--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/blahgeek/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf pin.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK11M0592
---------------+------------+------------+------------+------------+--------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
---------------+------------+------------+------------+------------+--------------------+--------+
BaseRamAddr<0> |   12.467(R)|      SLOW  |    3.355(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<1> |   13.509(R)|      SLOW  |    2.148(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<2> |   14.057(R)|      SLOW  |    1.676(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<3> |   16.419(R)|      SLOW  |    3.101(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<4> |   12.295(R)|      SLOW  |    2.542(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<5> |   13.083(R)|      SLOW  |    2.777(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<6> |   15.136(R)|      SLOW  |    2.055(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<7> |   14.250(R)|      SLOW  |    3.487(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<8> |   13.464(R)|      SLOW  |    2.026(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<9> |   13.041(R)|      SLOW  |    3.922(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<10>|   12.546(R)|      SLOW  |    3.649(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<11>|   12.068(R)|      SLOW  |    3.030(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<12>|    0.890(R)|      FAST  |    3.690(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<13>|   -0.237(R)|      FAST  |    4.767(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<14>|    1.078(R)|      SLOW  |    3.646(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<15>|   -0.786(R)|      FAST  |    3.668(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<16>|   -0.637(R)|      FAST  |    4.569(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<17>|   -0.543(R)|      FAST  |    4.055(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<18>|   -0.468(R)|      FAST  |    4.391(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamAddr<19>|   -0.491(R)|      FAST  |    3.753(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<0> |    2.104(R)|      SLOW  |    2.723(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<1> |    4.847(R)|      SLOW  |    5.233(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<2> |    2.366(R)|      SLOW  |    5.029(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<3> |    2.083(R)|      SLOW  |    4.936(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<4> |    3.336(R)|      SLOW  |    4.442(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<5> |    2.093(R)|      SLOW  |    4.121(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<6> |    3.259(R)|      SLOW  |    2.332(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<7> |    2.460(R)|      SLOW  |    4.996(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<8> |    4.107(R)|      SLOW  |    0.931(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<9> |    5.059(R)|      SLOW  |    1.789(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<10>|    4.160(R)|      SLOW  |    2.063(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<11>|    5.206(R)|      SLOW  |    1.985(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<12>|    4.368(R)|      SLOW  |    3.900(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<13>|    3.825(R)|      SLOW  |    3.350(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<14>|    5.495(R)|      SLOW  |    1.759(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<15>|    4.054(R)|      SLOW  |    3.282(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<16>|    1.480(R)|      SLOW  |    1.984(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<17>|    1.042(R)|      SLOW  |    3.225(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<18>|    0.049(R)|      FAST  |    3.873(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<19>|   -0.411(R)|      FAST  |    3.954(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<20>|   -0.810(R)|      FAST  |    4.583(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<21>|    1.260(R)|      SLOW  |    4.898(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<22>|    1.068(R)|      SLOW  |    4.549(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<23>|    0.070(R)|      FAST  |    4.877(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<24>|    4.713(R)|      SLOW  |    1.409(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<25>|    5.501(R)|      SLOW  |    1.491(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<26>|    5.112(R)|      SLOW  |    2.155(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<27>|    5.079(R)|      SLOW  |    2.593(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<28>|    5.926(R)|      SLOW  |    2.404(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<29>|    5.533(R)|      SLOW  |    2.577(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<30>|    5.256(R)|      SLOW  |    2.402(R)|      SLOW  |real_clock_BUFG     |   0.000|
BaseRamData<31>|    6.412(R)|      SLOW  |    2.464(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<0>      |    2.945(R)|      SLOW  |    3.340(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<1>      |    3.057(R)|      SLOW  |    3.641(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<2>      |    2.940(R)|      SLOW  |    3.314(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<3>      |    3.773(R)|      SLOW  |    3.309(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<4>      |    3.536(R)|      SLOW  |    3.351(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<5>      |    3.982(R)|      SLOW  |    3.237(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<6>      |    3.434(R)|      SLOW  |    3.457(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<7>      |    4.111(R)|      SLOW  |    3.154(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<8>      |    2.192(R)|      SLOW  |    3.554(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<9>      |    3.280(R)|      SLOW  |    3.591(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<10>     |    3.515(R)|      SLOW  |    3.331(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<11>     |    3.967(R)|      SLOW  |    2.910(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<12>     |    4.124(R)|      SLOW  |    3.550(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<13>     |    3.912(R)|      SLOW  |    3.213(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<14>     |    4.494(R)|      SLOW  |    3.742(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_D<15>     |    4.138(R)|      SLOW  |    3.397(R)|      SLOW  |real_clock_BUFG     |   0.000|
ENET_INT       |    0.784(R)|      SLOW  |    0.495(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<0>  |   -1.135(R)|      FAST  |    4.251(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<1>  |   -1.445(R)|      FAST  |    4.521(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<2>  |   -1.030(R)|      FAST  |    4.047(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<3>  |   -1.511(R)|      FAST  |    4.772(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<4>  |   -1.534(R)|      FAST  |    5.666(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<5>  |   -1.413(R)|      FAST  |    5.003(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<6>  |   -1.779(R)|      FAST  |    5.083(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<7>  |   -1.349(R)|      FAST  |    5.471(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<8>  |   -0.983(R)|      FAST  |    4.736(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<9>  |   -1.022(R)|      FAST  |    4.820(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<10> |   -0.963(R)|      FAST  |    4.168(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<11> |   -0.679(R)|      FAST  |    4.252(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<12> |   -0.925(R)|      FAST  |    3.208(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<13> |   -1.000(R)|      FAST  |    3.295(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<14> |   -0.903(R)|      FAST  |    2.961(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<15> |   -1.307(R)|      FAST  |    4.951(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<16> |   -0.867(R)|      FAST  |    4.732(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<17> |   -2.174(R)|      FAST  |    4.749(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<18> |   -1.896(R)|      FAST  |    4.474(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamAddr<19> |   -0.994(R)|      FAST  |    3.069(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<0>  |    4.969(R)|      SLOW  |    2.098(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<1>  |    6.891(R)|      SLOW  |    1.927(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<2>  |    5.400(R)|      SLOW  |    3.003(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<3>  |    4.962(R)|      SLOW  |    3.262(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<4>  |    5.701(R)|      SLOW  |    1.288(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<5>  |    4.770(R)|      SLOW  |    3.348(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<6>  |    5.462(R)|      SLOW  |   -0.025(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<7>  |    4.692(R)|      SLOW  |    3.475(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<8>  |    2.654(R)|      SLOW  |    3.293(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<9>  |    3.868(R)|      SLOW  |    2.297(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<10> |    5.984(R)|      SLOW  |    1.790(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<11> |    5.695(R)|      SLOW  |    1.522(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<12> |    4.189(R)|      SLOW  |    3.339(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<13> |    5.199(R)|      SLOW  |    2.049(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<14> |    3.945(R)|      SLOW  |    3.142(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<15> |    3.851(R)|      SLOW  |    3.484(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<16> |    0.275(R)|      FAST  |    4.951(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<17> |    0.311(R)|      FAST  |    5.600(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<18> |    1.090(R)|      FAST  |    5.423(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<19> |    0.562(R)|      FAST  |    5.491(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<20> |    0.672(R)|      FAST  |    5.160(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<21> |    3.222(R)|      SLOW  |    5.176(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<22> |    2.964(R)|      SLOW  |    4.834(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<23> |    1.995(R)|      SLOW  |    4.932(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<24> |    4.629(R)|      SLOW  |    1.781(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<25> |    4.837(R)|      SLOW  |    2.337(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<26> |    6.630(R)|      SLOW  |    3.056(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<27> |    6.786(R)|      SLOW  |    2.844(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<28> |    6.400(R)|      SLOW  |    2.980(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<29> |    5.728(R)|      SLOW  |    3.603(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<30> |    6.269(R)|      SLOW  |    3.765(R)|      SLOW  |real_clock_BUFG     |   0.000|
ExtRamData<31> |    4.657(R)|      SLOW  |    4.632(R)|      SLOW  |real_clock_BUFG     |   0.000|
InterConn<0>   |    3.808(R)|      SLOW  |   -1.817(R)|      FAST  |CLK11M0592_IBUF_BUFG|   0.000|
---------------+------------+------------+------------+------------+--------------------+--------+

Setup/Hold to clock CLK50M
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   13.097(R)|      SLOW  |    2.693(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   14.139(R)|      SLOW  |    1.486(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   14.687(R)|      SLOW  |    1.014(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   17.049(R)|      SLOW  |    2.439(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   12.925(R)|      SLOW  |    1.880(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   13.713(R)|      SLOW  |    2.115(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   15.766(R)|      SLOW  |    1.393(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   14.880(R)|      SLOW  |    2.825(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   14.094(R)|      SLOW  |    1.364(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   13.671(R)|      SLOW  |    3.260(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   13.176(R)|      SLOW  |    2.987(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   12.698(R)|      SLOW  |    2.368(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    1.440(R)|      SLOW  |    3.028(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.118(R)|      FAST  |    4.105(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    1.708(R)|      SLOW  |    2.984(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.431(R)|      FAST  |    3.006(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.282(R)|      FAST  |    3.907(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.188(R)|      FAST  |    3.393(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.113(R)|      FAST  |    3.729(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.136(R)|      FAST  |    3.091(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    2.734(R)|      SLOW  |    2.061(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    5.477(R)|      SLOW  |    4.571(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    2.996(R)|      SLOW  |    4.367(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    2.713(R)|      SLOW  |    4.274(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    3.966(R)|      SLOW  |    3.780(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    2.723(R)|      SLOW  |    3.459(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    3.889(R)|      SLOW  |    1.670(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    3.090(R)|      SLOW  |    4.334(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    4.737(R)|      SLOW  |    0.269(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    5.689(R)|      SLOW  |    1.127(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    4.790(R)|      SLOW  |    1.401(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    5.836(R)|      SLOW  |    1.323(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    4.998(R)|      SLOW  |    3.238(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    4.455(R)|      SLOW  |    2.688(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    6.125(R)|      SLOW  |    1.097(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    4.684(R)|      SLOW  |    2.620(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    2.110(R)|      SLOW  |    1.322(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    1.672(R)|      SLOW  |    2.563(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.404(R)|      FAST  |    3.211(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.056(R)|      FAST  |    3.292(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.455(R)|      FAST  |    3.921(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    1.890(R)|      SLOW  |    4.236(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    1.698(R)|      SLOW  |    3.887(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    0.689(R)|      SLOW  |    4.215(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    5.343(R)|      SLOW  |    0.747(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    6.131(R)|      SLOW  |    0.829(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    5.742(R)|      SLOW  |    1.493(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    5.709(R)|      SLOW  |    1.931(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    6.556(R)|      SLOW  |    1.742(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    6.163(R)|      SLOW  |    1.915(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    5.886(R)|      SLOW  |    1.740(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    7.042(R)|      SLOW  |    1.802(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    3.575(R)|      SLOW  |    2.678(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    3.687(R)|      SLOW  |    2.979(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    3.570(R)|      SLOW  |    2.652(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    4.403(R)|      SLOW  |    2.647(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    4.166(R)|      SLOW  |    2.689(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    4.612(R)|      SLOW  |    2.575(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    4.064(R)|      SLOW  |    2.795(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    4.741(R)|      SLOW  |    2.492(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    2.822(R)|      SLOW  |    2.892(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    3.910(R)|      SLOW  |    2.929(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    4.145(R)|      SLOW  |    2.669(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    4.597(R)|      SLOW  |    2.248(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    4.754(R)|      SLOW  |    2.888(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    4.542(R)|      SLOW  |    2.551(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    5.124(R)|      SLOW  |    3.080(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    4.768(R)|      SLOW  |    2.735(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    1.414(R)|      SLOW  |   -0.167(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.780(R)|      FAST  |    3.589(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.090(R)|      FAST  |    3.859(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.675(R)|      FAST  |    3.385(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.156(R)|      FAST  |    4.110(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.179(R)|      FAST  |    5.004(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.058(R)|      FAST  |    4.341(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.424(R)|      FAST  |    4.421(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -0.994(R)|      FAST  |    4.809(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.628(R)|      FAST  |    4.074(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.667(R)|      FAST  |    4.158(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.608(R)|      FAST  |    3.506(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.324(R)|      FAST  |    3.590(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.570(R)|      FAST  |    2.546(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.645(R)|      FAST  |    2.633(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.548(R)|      FAST  |    2.299(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -0.952(R)|      FAST  |    4.289(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.512(R)|      FAST  |    4.070(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.819(R)|      FAST  |    4.087(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.541(R)|      FAST  |    3.812(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.639(R)|      FAST  |    2.407(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    5.599(R)|      SLOW  |    1.436(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    7.521(R)|      SLOW  |    1.265(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    6.030(R)|      SLOW  |    2.341(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    5.592(R)|      SLOW  |    2.600(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    6.331(R)|      SLOW  |    0.626(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    5.400(R)|      SLOW  |    2.686(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    6.092(R)|      SLOW  |   -0.687(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    5.322(R)|      SLOW  |    2.813(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    3.284(R)|      SLOW  |    2.631(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    4.498(R)|      SLOW  |    1.635(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    6.614(R)|      SLOW  |    1.128(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    6.325(R)|      SLOW  |    0.860(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    4.819(R)|      SLOW  |    2.677(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    5.829(R)|      SLOW  |    1.387(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    4.575(R)|      SLOW  |    2.480(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    4.481(R)|      SLOW  |    2.822(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.630(R)|      FAST  |    4.289(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.719(R)|      SLOW  |    4.938(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    1.699(R)|      SLOW  |    4.761(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.945(R)|      SLOW  |    4.829(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    1.284(R)|      SLOW  |    4.498(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    3.852(R)|      SLOW  |    4.514(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    3.594(R)|      SLOW  |    4.172(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    2.625(R)|      SLOW  |    4.270(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    5.259(R)|      SLOW  |    1.119(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    5.467(R)|      SLOW  |    1.675(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    7.260(R)|      SLOW  |    2.394(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    7.416(R)|      SLOW  |    2.182(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    7.030(R)|      SLOW  |    2.318(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    6.358(R)|      SLOW  |    2.941(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    6.899(R)|      SLOW  |    3.103(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    5.287(R)|      SLOW  |    3.970(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CLK_From_Key
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   14.154(R)|      SLOW  |    1.589(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   15.196(R)|      SLOW  |    0.382(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   15.744(R)|      SLOW  |   -0.090(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   18.106(R)|      SLOW  |    1.335(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   13.982(R)|      SLOW  |    0.776(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   14.770(R)|      SLOW  |    1.011(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   16.823(R)|      SLOW  |    0.289(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   15.937(R)|      SLOW  |    1.721(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   15.151(R)|      SLOW  |    0.260(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   14.728(R)|      SLOW  |    2.156(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   14.233(R)|      SLOW  |    1.883(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   13.755(R)|      SLOW  |    1.264(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    2.497(R)|      SLOW  |    1.924(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.885(R)|      FAST  |    3.001(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    2.765(R)|      SLOW  |    1.880(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|    0.336(R)|      FAST  |    1.902(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|    0.485(R)|      FAST  |    2.803(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|    0.579(R)|      FAST  |    2.289(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|    0.654(R)|      FAST  |    2.625(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|    0.631(R)|      FAST  |    1.987(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    3.791(R)|      SLOW  |    0.957(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    6.534(R)|      SLOW  |    3.467(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    4.053(R)|      SLOW  |    3.263(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    3.770(R)|      SLOW  |    3.170(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    5.023(R)|      SLOW  |    2.676(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    3.780(R)|      SLOW  |    2.355(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    4.946(R)|      SLOW  |    0.566(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    4.147(R)|      SLOW  |    3.230(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    5.794(R)|      SLOW  |   -0.835(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    6.746(R)|      SLOW  |    0.023(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    5.847(R)|      SLOW  |    0.297(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    6.893(R)|      SLOW  |    0.219(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    6.055(R)|      SLOW  |    2.134(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    5.512(R)|      SLOW  |    1.584(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    7.182(R)|      SLOW  |   -0.007(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    5.741(R)|      SLOW  |    1.516(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    3.167(R)|      SLOW  |    0.218(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    2.729(R)|      SLOW  |    1.459(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    1.326(R)|      SLOW  |    2.107(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|    0.711(R)|      FAST  |    2.188(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|    0.312(R)|      FAST  |    2.817(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    2.947(R)|      SLOW  |    3.132(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    2.755(R)|      SLOW  |    2.783(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    1.746(R)|      SLOW  |    3.111(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    6.400(R)|      SLOW  |   -0.357(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    7.188(R)|      SLOW  |   -0.275(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    6.799(R)|      SLOW  |    0.389(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    6.766(R)|      SLOW  |    0.827(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    7.613(R)|      SLOW  |    0.638(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    7.220(R)|      SLOW  |    0.811(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    6.943(R)|      SLOW  |    0.636(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    8.099(R)|      SLOW  |    0.698(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    4.632(R)|      SLOW  |    1.574(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    4.744(R)|      SLOW  |    1.875(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    4.627(R)|      SLOW  |    1.548(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    5.460(R)|      SLOW  |    1.543(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    5.223(R)|      SLOW  |    1.585(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    5.669(R)|      SLOW  |    1.471(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    5.121(R)|      SLOW  |    1.691(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    5.798(R)|      SLOW  |    1.388(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    3.879(R)|      SLOW  |    1.788(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    4.967(R)|      SLOW  |    1.825(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    5.202(R)|      SLOW  |    1.565(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    5.654(R)|      SLOW  |    1.144(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    5.811(R)|      SLOW  |    1.784(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    5.599(R)|      SLOW  |    1.447(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    6.181(R)|      SLOW  |    1.976(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    5.825(R)|      SLOW  |    1.631(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    2.471(R)|      SLOW  |   -0.978(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.013(R)|      FAST  |    2.485(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -0.323(R)|      FAST  |    2.755(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |    0.092(R)|      FAST  |    2.281(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -0.389(R)|      FAST  |    3.006(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -0.412(R)|      FAST  |    3.900(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -0.291(R)|      FAST  |    3.237(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -0.657(R)|      FAST  |    3.317(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -0.227(R)|      FAST  |    3.705(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |    0.139(R)|      FAST  |    2.970(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |    0.100(R)|      FAST  |    3.054(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |    0.159(R)|      FAST  |    2.402(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |    0.443(R)|      FAST  |    2.486(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |    0.197(R)|      FAST  |    1.442(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |    0.122(R)|      FAST  |    1.529(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |    0.219(R)|      FAST  |    1.195(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -0.185(R)|      FAST  |    3.185(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |    0.255(R)|      FAST  |    2.966(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.052(R)|      FAST  |    2.983(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -0.774(R)|      FAST  |    2.708(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |    0.128(R)|      FAST  |    1.303(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    6.656(R)|      SLOW  |    0.332(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    8.578(R)|      SLOW  |    0.161(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    7.087(R)|      SLOW  |    1.237(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    6.649(R)|      SLOW  |    1.496(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    7.388(R)|      SLOW  |   -0.478(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    6.457(R)|      SLOW  |    1.582(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    7.149(R)|      SLOW  |   -1.564(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    6.379(R)|      SLOW  |    1.709(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    4.341(R)|      SLOW  |    1.527(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    5.555(R)|      SLOW  |    0.531(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    7.671(R)|      SLOW  |    0.024(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    7.382(R)|      SLOW  |   -0.244(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    5.876(R)|      SLOW  |    1.573(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    6.886(R)|      SLOW  |    0.283(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    5.632(R)|      SLOW  |    1.376(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    5.538(R)|      SLOW  |    1.718(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    1.646(R)|      SLOW  |    3.185(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    1.776(R)|      SLOW  |    3.834(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    2.756(R)|      SLOW  |    3.657(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    2.002(R)|      SLOW  |    3.725(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    2.341(R)|      SLOW  |    3.394(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    4.909(R)|      SLOW  |    3.410(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    4.651(R)|      SLOW  |    3.068(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    3.682(R)|      SLOW  |    3.166(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    6.316(R)|      SLOW  |    0.015(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    6.524(R)|      SLOW  |    0.571(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    8.317(R)|      SLOW  |    1.290(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    8.473(R)|      SLOW  |    1.078(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    8.087(R)|      SLOW  |    1.214(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    7.415(R)|      SLOW  |    1.837(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    7.956(R)|      SLOW  |    1.999(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    6.344(R)|      SLOW  |    2.866(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<0>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   11.517(R)|      SLOW  |    4.476(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   12.559(R)|      SLOW  |    3.269(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   13.107(R)|      SLOW  |    2.797(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   15.469(R)|      SLOW  |    4.222(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   11.345(R)|      SLOW  |    3.663(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   12.133(R)|      SLOW  |    3.898(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   14.186(R)|      SLOW  |    3.176(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   13.300(R)|      SLOW  |    4.608(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   12.514(R)|      SLOW  |    3.147(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   12.091(R)|      SLOW  |    5.043(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   11.596(R)|      SLOW  |    4.770(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   11.118(R)|      SLOW  |    4.151(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.298(R)|      FAST  |    4.811(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.829(R)|      FAST  |    5.888(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.453(R)|      FAST  |    4.767(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -1.378(R)|      FAST  |    4.789(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -1.229(R)|      FAST  |    5.690(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -1.135(R)|      FAST  |    5.176(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -1.060(R)|      FAST  |    5.512(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -1.083(R)|      FAST  |    4.874(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    1.154(R)|      SLOW  |    3.844(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    3.897(R)|      SLOW  |    6.354(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    1.416(R)|      SLOW  |    6.150(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    1.133(R)|      SLOW  |    6.057(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    2.386(R)|      SLOW  |    5.563(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    1.143(R)|      SLOW  |    5.242(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    2.309(R)|      SLOW  |    3.453(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    1.510(R)|      SLOW  |    6.117(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    3.157(R)|      SLOW  |    2.052(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    4.109(R)|      SLOW  |    2.910(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    3.210(R)|      SLOW  |    3.184(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    4.256(R)|      SLOW  |    3.106(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    3.418(R)|      SLOW  |    5.021(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    2.875(R)|      SLOW  |    4.471(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    4.545(R)|      SLOW  |    2.880(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    3.104(R)|      SLOW  |    4.403(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    0.554(R)|      FAST  |    3.105(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    0.215(R)|      FAST  |    4.346(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.543(R)|      FAST  |    4.994(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -1.003(R)|      FAST  |    5.075(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -1.402(R)|      FAST  |    5.704(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    0.365(R)|      FAST  |    6.019(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    0.118(R)|      SLOW  |    5.670(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.522(R)|      FAST  |    5.998(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    3.763(R)|      SLOW  |    2.530(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    4.551(R)|      SLOW  |    2.612(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    4.162(R)|      SLOW  |    3.276(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    4.129(R)|      SLOW  |    3.714(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    4.976(R)|      SLOW  |    3.525(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    4.583(R)|      SLOW  |    3.698(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    4.306(R)|      SLOW  |    3.523(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    5.462(R)|      SLOW  |    3.585(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    1.995(R)|      SLOW  |    4.461(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    2.107(R)|      SLOW  |    4.762(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    1.990(R)|      SLOW  |    4.435(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    2.823(R)|      SLOW  |    4.430(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    2.586(R)|      SLOW  |    4.472(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    3.032(R)|      SLOW  |    4.358(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    2.484(R)|      SLOW  |    4.578(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    3.161(R)|      SLOW  |    4.275(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    1.242(R)|      SLOW  |    4.675(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    2.330(R)|      SLOW  |    4.712(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    2.565(R)|      SLOW  |    4.452(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    3.017(R)|      SLOW  |    4.031(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    3.174(R)|      SLOW  |    4.671(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    2.962(R)|      SLOW  |    4.334(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    3.544(R)|      SLOW  |    4.863(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    3.188(R)|      SLOW  |    4.518(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    0.028(R)|      FAST  |    1.616(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.727(R)|      FAST  |    5.372(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -2.037(R)|      FAST  |    5.642(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.622(R)|      FAST  |    5.168(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -2.103(R)|      FAST  |    5.893(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -2.126(R)|      FAST  |    6.787(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -2.005(R)|      FAST  |    6.124(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -2.371(R)|      FAST  |    6.204(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.941(R)|      FAST  |    6.592(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.575(R)|      FAST  |    5.857(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.614(R)|      FAST  |    5.941(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.555(R)|      FAST  |    5.289(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -1.271(R)|      FAST  |    5.373(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.517(R)|      FAST  |    4.329(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.592(R)|      FAST  |    4.416(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.495(R)|      FAST  |    4.082(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.899(R)|      FAST  |    6.072(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.459(R)|      FAST  |    5.853(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.766(R)|      FAST  |    5.870(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.488(R)|      FAST  |    5.595(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.586(R)|      FAST  |    4.190(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    4.019(R)|      SLOW  |    3.219(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    5.941(R)|      SLOW  |    3.048(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    4.450(R)|      SLOW  |    4.124(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    4.012(R)|      SLOW  |    4.383(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    4.751(R)|      SLOW  |    2.409(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    3.820(R)|      SLOW  |    4.469(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    4.512(R)|      SLOW  |    1.096(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    3.742(R)|      SLOW  |    4.596(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    1.704(R)|      SLOW  |    4.414(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    2.918(R)|      SLOW  |    3.418(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    5.034(R)|      SLOW  |    2.911(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    4.745(R)|      SLOW  |    2.643(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    3.239(R)|      SLOW  |    4.460(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    4.249(R)|      SLOW  |    3.170(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    2.995(R)|      SLOW  |    4.263(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    2.901(R)|      SLOW  |    4.605(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |   -0.317(R)|      FAST  |    6.072(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |   -0.281(R)|      FAST  |    6.721(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.498(R)|      FAST  |    6.544(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |   -0.030(R)|      FAST  |    6.612(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.080(R)|      FAST  |    6.281(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    2.272(R)|      SLOW  |    6.297(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    2.014(R)|      SLOW  |    5.955(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    1.045(R)|      SLOW  |    6.053(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    3.679(R)|      SLOW  |    2.902(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    3.887(R)|      SLOW  |    3.458(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    5.680(R)|      SLOW  |    4.177(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    5.836(R)|      SLOW  |    3.965(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    5.450(R)|      SLOW  |    4.101(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    4.778(R)|      SLOW  |    4.724(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    5.319(R)|      SLOW  |    4.886(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    3.707(R)|      SLOW  |    5.753(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<1>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   13.777(R)|      SLOW  |    2.195(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   14.819(R)|      SLOW  |    0.988(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   15.367(R)|      SLOW  |    0.516(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   17.729(R)|      SLOW  |    1.941(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   13.605(R)|      SLOW  |    1.382(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   14.393(R)|      SLOW  |    1.617(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   16.446(R)|      SLOW  |    0.895(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   15.560(R)|      SLOW  |    2.327(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   14.774(R)|      SLOW  |    0.866(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   14.351(R)|      SLOW  |    2.762(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   13.856(R)|      SLOW  |    2.489(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   13.378(R)|      SLOW  |    1.870(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    2.120(R)|      SLOW  |    2.530(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.670(R)|      FAST  |    3.607(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    2.388(R)|      SLOW  |    2.486(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|    0.121(R)|      FAST  |    2.508(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|    0.270(R)|      FAST  |    3.409(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|    0.364(R)|      FAST  |    2.895(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|    0.439(R)|      FAST  |    3.231(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|    0.416(R)|      FAST  |    2.593(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    3.414(R)|      SLOW  |    1.563(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    6.157(R)|      SLOW  |    4.073(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    3.676(R)|      SLOW  |    3.869(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    3.393(R)|      SLOW  |    3.776(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    4.646(R)|      SLOW  |    3.282(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    3.403(R)|      SLOW  |    2.961(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    4.569(R)|      SLOW  |    1.172(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    3.770(R)|      SLOW  |    3.836(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    5.417(R)|      SLOW  |   -0.229(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    6.369(R)|      SLOW  |    0.629(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    5.470(R)|      SLOW  |    0.903(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    6.516(R)|      SLOW  |    0.825(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    5.678(R)|      SLOW  |    2.740(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    5.135(R)|      SLOW  |    2.190(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    6.805(R)|      SLOW  |    0.599(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    5.364(R)|      SLOW  |    2.122(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    2.790(R)|      SLOW  |    0.824(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    2.352(R)|      SLOW  |    2.065(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.956(R)|      FAST  |    2.713(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|    0.496(R)|      FAST  |    2.794(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|    0.097(R)|      FAST  |    3.423(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    2.570(R)|      SLOW  |    3.738(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    2.378(R)|      SLOW  |    3.389(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    1.369(R)|      SLOW  |    3.717(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    6.023(R)|      SLOW  |    0.249(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    6.811(R)|      SLOW  |    0.331(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    6.422(R)|      SLOW  |    0.995(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    6.389(R)|      SLOW  |    1.433(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    7.236(R)|      SLOW  |    1.244(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    6.843(R)|      SLOW  |    1.417(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    6.566(R)|      SLOW  |    1.242(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    7.722(R)|      SLOW  |    1.304(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    4.255(R)|      SLOW  |    2.180(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    4.367(R)|      SLOW  |    2.481(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    4.250(R)|      SLOW  |    2.154(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    5.083(R)|      SLOW  |    2.149(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    4.846(R)|      SLOW  |    2.191(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    5.292(R)|      SLOW  |    2.077(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    4.744(R)|      SLOW  |    2.297(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    5.421(R)|      SLOW  |    1.994(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    3.502(R)|      SLOW  |    2.394(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    4.590(R)|      SLOW  |    2.431(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    4.825(R)|      SLOW  |    2.171(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    5.277(R)|      SLOW  |    1.750(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    5.434(R)|      SLOW  |    2.390(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    5.222(R)|      SLOW  |    2.053(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    5.804(R)|      SLOW  |    2.582(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    5.448(R)|      SLOW  |    2.237(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    2.094(R)|      SLOW  |   -0.588(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.228(R)|      FAST  |    3.091(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -0.538(R)|      FAST  |    3.361(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.123(R)|      FAST  |    2.887(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -0.604(R)|      FAST  |    3.612(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -0.627(R)|      FAST  |    4.506(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -0.506(R)|      FAST  |    3.843(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -0.872(R)|      FAST  |    3.923(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -0.442(R)|      FAST  |    4.311(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.076(R)|      FAST  |    3.576(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.115(R)|      FAST  |    3.660(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.056(R)|      FAST  |    3.008(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |    0.228(R)|      FAST  |    3.092(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.018(R)|      FAST  |    2.048(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.093(R)|      FAST  |    2.135(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |    0.004(R)|      FAST  |    1.801(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -0.400(R)|      FAST  |    3.791(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |    0.040(R)|      FAST  |    3.572(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.267(R)|      FAST  |    3.589(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -0.989(R)|      FAST  |    3.314(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.087(R)|      FAST  |    1.909(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    6.279(R)|      SLOW  |    0.938(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    8.201(R)|      SLOW  |    0.767(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    6.710(R)|      SLOW  |    1.843(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    6.272(R)|      SLOW  |    2.102(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    7.011(R)|      SLOW  |    0.128(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    6.080(R)|      SLOW  |    2.188(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    6.772(R)|      SLOW  |   -1.174(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    6.002(R)|      SLOW  |    2.315(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    3.964(R)|      SLOW  |    2.133(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    5.178(R)|      SLOW  |    1.137(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    7.294(R)|      SLOW  |    0.630(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    7.005(R)|      SLOW  |    0.362(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    5.499(R)|      SLOW  |    2.179(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    6.509(R)|      SLOW  |    0.889(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    5.255(R)|      SLOW  |    1.982(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    5.161(R)|      SLOW  |    2.324(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    1.269(R)|      SLOW  |    3.791(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    1.399(R)|      SLOW  |    4.440(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    2.379(R)|      SLOW  |    4.263(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    1.625(R)|      SLOW  |    4.331(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    1.964(R)|      SLOW  |    4.000(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    4.532(R)|      SLOW  |    4.016(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    4.274(R)|      SLOW  |    3.674(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    3.305(R)|      SLOW  |    3.772(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    5.939(R)|      SLOW  |    0.621(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    6.147(R)|      SLOW  |    1.177(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    7.940(R)|      SLOW  |    1.896(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    8.096(R)|      SLOW  |    1.684(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    7.710(R)|      SLOW  |    1.820(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    7.038(R)|      SLOW  |    2.443(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    7.579(R)|      SLOW  |    2.605(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    5.967(R)|      SLOW  |    3.472(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<2>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   13.131(R)|      SLOW  |    2.685(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   14.173(R)|      SLOW  |    1.478(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   14.721(R)|      SLOW  |    1.006(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   17.083(R)|      SLOW  |    2.431(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   12.959(R)|      SLOW  |    1.872(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   13.747(R)|      SLOW  |    2.107(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   15.800(R)|      SLOW  |    1.385(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   14.914(R)|      SLOW  |    2.817(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   14.128(R)|      SLOW  |    1.356(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   13.705(R)|      SLOW  |    3.252(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   13.210(R)|      SLOW  |    2.979(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   12.732(R)|      SLOW  |    2.360(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    1.474(R)|      SLOW  |    3.020(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.237(R)|      FAST  |    4.097(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    1.742(R)|      SLOW  |    2.976(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.312(R)|      FAST  |    2.998(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.163(R)|      FAST  |    3.899(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.069(R)|      FAST  |    3.385(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|    0.006(R)|      FAST  |    3.721(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.017(R)|      FAST  |    3.083(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    2.768(R)|      SLOW  |    2.053(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    5.511(R)|      SLOW  |    4.563(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    3.030(R)|      SLOW  |    4.359(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    2.747(R)|      SLOW  |    4.266(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    4.000(R)|      SLOW  |    3.772(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    2.757(R)|      SLOW  |    3.451(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    3.923(R)|      SLOW  |    1.662(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    3.124(R)|      SLOW  |    4.326(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    4.771(R)|      SLOW  |    0.261(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    5.723(R)|      SLOW  |    1.119(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    4.824(R)|      SLOW  |    1.393(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    5.870(R)|      SLOW  |    1.315(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    5.032(R)|      SLOW  |    3.230(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    4.489(R)|      SLOW  |    2.680(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    6.159(R)|      SLOW  |    1.089(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    4.718(R)|      SLOW  |    2.612(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    2.144(R)|      SLOW  |    1.314(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    1.706(R)|      SLOW  |    2.555(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.523(R)|      FAST  |    3.203(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|    0.063(R)|      FAST  |    3.284(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.336(R)|      FAST  |    3.913(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    1.924(R)|      SLOW  |    4.228(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    1.732(R)|      SLOW  |    3.879(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    0.723(R)|      SLOW  |    4.207(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    5.377(R)|      SLOW  |    0.739(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    6.165(R)|      SLOW  |    0.821(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    5.776(R)|      SLOW  |    1.485(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    5.743(R)|      SLOW  |    1.923(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    6.590(R)|      SLOW  |    1.734(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    6.197(R)|      SLOW  |    1.907(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    5.920(R)|      SLOW  |    1.732(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    7.076(R)|      SLOW  |    1.794(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    3.609(R)|      SLOW  |    2.670(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    3.721(R)|      SLOW  |    2.971(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    3.604(R)|      SLOW  |    2.644(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    4.437(R)|      SLOW  |    2.639(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    4.200(R)|      SLOW  |    2.681(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    4.646(R)|      SLOW  |    2.567(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    4.098(R)|      SLOW  |    2.787(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    4.775(R)|      SLOW  |    2.484(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    2.856(R)|      SLOW  |    2.884(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    3.944(R)|      SLOW  |    2.921(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    4.179(R)|      SLOW  |    2.661(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    4.631(R)|      SLOW  |    2.240(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    4.788(R)|      SLOW  |    2.880(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    4.576(R)|      SLOW  |    2.543(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    5.158(R)|      SLOW  |    3.072(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    4.802(R)|      SLOW  |    2.727(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    1.448(R)|      SLOW  |   -0.175(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.661(R)|      FAST  |    3.581(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -0.971(R)|      FAST  |    3.851(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.556(R)|      FAST  |    3.377(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.037(R)|      FAST  |    4.102(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.060(R)|      FAST  |    4.996(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -0.939(R)|      FAST  |    4.333(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.305(R)|      FAST  |    4.413(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -0.875(R)|      FAST  |    4.801(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.509(R)|      FAST  |    4.066(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.548(R)|      FAST  |    4.150(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.489(R)|      FAST  |    3.498(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.205(R)|      FAST  |    3.582(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.451(R)|      FAST  |    2.538(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.526(R)|      FAST  |    2.625(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.429(R)|      FAST  |    2.291(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -0.833(R)|      FAST  |    4.281(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.393(R)|      FAST  |    4.062(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.700(R)|      FAST  |    4.079(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.422(R)|      FAST  |    3.804(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.520(R)|      FAST  |    2.399(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    5.633(R)|      SLOW  |    1.428(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    7.555(R)|      SLOW  |    1.257(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    6.064(R)|      SLOW  |    2.333(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    5.626(R)|      SLOW  |    2.592(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    6.365(R)|      SLOW  |    0.618(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    5.434(R)|      SLOW  |    2.678(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    6.126(R)|      SLOW  |   -0.695(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    5.356(R)|      SLOW  |    2.805(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    3.318(R)|      SLOW  |    2.623(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    4.532(R)|      SLOW  |    1.627(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    6.648(R)|      SLOW  |    1.120(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    6.359(R)|      SLOW  |    0.852(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    4.853(R)|      SLOW  |    2.669(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    5.863(R)|      SLOW  |    1.379(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    4.609(R)|      SLOW  |    2.472(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    4.515(R)|      SLOW  |    2.814(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.749(R)|      FAST  |    4.281(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.785(R)|      FAST  |    4.930(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    1.733(R)|      SLOW  |    4.753(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    1.036(R)|      FAST  |    4.821(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    1.318(R)|      SLOW  |    4.490(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    3.886(R)|      SLOW  |    4.506(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    3.628(R)|      SLOW  |    4.164(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    2.659(R)|      SLOW  |    4.262(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    5.293(R)|      SLOW  |    1.111(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    5.501(R)|      SLOW  |    1.667(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    7.294(R)|      SLOW  |    2.386(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    7.450(R)|      SLOW  |    2.174(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    7.064(R)|      SLOW  |    2.310(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    6.392(R)|      SLOW  |    2.933(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    6.933(R)|      SLOW  |    3.095(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    5.321(R)|      SLOW  |    3.962(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<6>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   14.573(R)|      SLOW  |    1.149(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   15.615(R)|      SLOW  |   -0.058(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   16.163(R)|      SLOW  |   -0.530(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   18.525(R)|      SLOW  |    0.895(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   14.401(R)|      SLOW  |    0.336(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   15.189(R)|      SLOW  |    0.571(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   17.242(R)|      SLOW  |   -0.151(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   16.356(R)|      SLOW  |    1.281(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   15.570(R)|      SLOW  |   -0.180(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   15.147(R)|      SLOW  |    1.716(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   14.652(R)|      SLOW  |    1.443(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   14.174(R)|      SLOW  |    0.824(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    2.916(R)|      SLOW  |    1.484(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    1.149(R)|      FAST  |    2.561(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    3.184(R)|      SLOW  |    1.440(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|    0.600(R)|      FAST  |    1.462(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|    0.855(R)|      SLOW  |    2.363(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|    0.961(R)|      SLOW  |    1.849(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|    0.995(R)|      SLOW  |    2.185(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|    0.916(R)|      SLOW  |    1.547(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    4.210(R)|      SLOW  |    0.517(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    6.953(R)|      SLOW  |    3.027(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    4.472(R)|      SLOW  |    2.823(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    4.189(R)|      SLOW  |    2.730(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    5.442(R)|      SLOW  |    2.236(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    4.199(R)|      SLOW  |    1.915(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    5.365(R)|      SLOW  |    0.126(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    4.566(R)|      SLOW  |    2.790(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    6.213(R)|      SLOW  |   -1.145(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    7.165(R)|      SLOW  |   -0.417(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    6.266(R)|      SLOW  |   -0.143(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    7.312(R)|      SLOW  |   -0.221(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    6.474(R)|      SLOW  |    1.694(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    5.931(R)|      SLOW  |    1.144(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    7.601(R)|      SLOW  |   -0.447(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    6.160(R)|      SLOW  |    1.076(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    3.586(R)|      SLOW  |   -0.222(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    3.148(R)|      SLOW  |    1.019(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    1.745(R)|      SLOW  |    1.667(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|    1.058(R)|      SLOW  |    1.748(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|    0.576(R)|      FAST  |    2.377(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    3.366(R)|      SLOW  |    2.692(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    3.174(R)|      SLOW  |    2.343(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    2.165(R)|      SLOW  |    2.671(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    6.819(R)|      SLOW  |   -0.797(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    7.607(R)|      SLOW  |   -0.715(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    7.218(R)|      SLOW  |   -0.051(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    7.185(R)|      SLOW  |    0.387(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    8.032(R)|      SLOW  |    0.198(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    7.639(R)|      SLOW  |    0.371(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    7.362(R)|      SLOW  |    0.196(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    8.518(R)|      SLOW  |    0.258(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    5.051(R)|      SLOW  |    1.134(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    5.163(R)|      SLOW  |    1.435(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    5.046(R)|      SLOW  |    1.108(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    5.879(R)|      SLOW  |    1.103(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    5.642(R)|      SLOW  |    1.145(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    6.088(R)|      SLOW  |    1.031(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    5.540(R)|      SLOW  |    1.251(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    6.217(R)|      SLOW  |    0.948(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    4.298(R)|      SLOW  |    1.348(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    5.386(R)|      SLOW  |    1.385(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    5.621(R)|      SLOW  |    1.125(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    6.073(R)|      SLOW  |    0.704(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    6.230(R)|      SLOW  |    1.344(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    6.018(R)|      SLOW  |    1.007(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    6.600(R)|      SLOW  |    1.536(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    6.244(R)|      SLOW  |    1.191(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    2.890(R)|      SLOW  |   -1.254(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |    0.251(R)|      FAST  |    2.045(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -0.059(R)|      FAST  |    2.315(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |    0.356(R)|      FAST  |    1.841(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -0.125(R)|      FAST  |    2.566(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -0.148(R)|      FAST  |    3.460(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -0.027(R)|      FAST  |    2.797(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -0.393(R)|      FAST  |    2.877(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |    0.037(R)|      FAST  |    3.265(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |    0.403(R)|      FAST  |    2.530(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |    0.364(R)|      FAST  |    2.614(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |    0.443(R)|      SLOW  |    1.962(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |    0.720(R)|      SLOW  |    2.046(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |    0.461(R)|      FAST  |    1.002(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |    0.386(R)|      FAST  |    1.089(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |    0.483(R)|      FAST  |    0.755(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |    0.079(R)|      FAST  |    2.745(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |    0.519(R)|      FAST  |    2.526(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -0.788(R)|      FAST  |    2.543(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -0.510(R)|      FAST  |    2.268(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |    0.392(R)|      FAST  |    0.863(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    7.075(R)|      SLOW  |   -0.108(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    8.997(R)|      SLOW  |   -0.279(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    7.506(R)|      SLOW  |    0.797(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    7.068(R)|      SLOW  |    1.056(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    7.807(R)|      SLOW  |   -0.918(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    6.876(R)|      SLOW  |    1.142(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    7.568(R)|      SLOW  |   -1.840(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    6.798(R)|      SLOW  |    1.269(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    4.760(R)|      SLOW  |    1.087(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    5.974(R)|      SLOW  |    0.091(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    8.090(R)|      SLOW  |   -0.416(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    7.801(R)|      SLOW  |   -0.628(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    6.295(R)|      SLOW  |    1.133(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    7.305(R)|      SLOW  |   -0.157(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    6.051(R)|      SLOW  |    0.936(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    5.957(R)|      SLOW  |    1.278(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    2.065(R)|      SLOW  |    2.745(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    2.195(R)|      SLOW  |    3.394(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    3.175(R)|      SLOW  |    3.217(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    2.421(R)|      SLOW  |    3.285(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    2.760(R)|      SLOW  |    2.954(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    5.328(R)|      SLOW  |    2.970(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    5.070(R)|      SLOW  |    2.628(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    4.101(R)|      SLOW  |    2.726(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    6.735(R)|      SLOW  |   -0.425(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    6.943(R)|      SLOW  |    0.131(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    8.736(R)|      SLOW  |    0.850(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    8.892(R)|      SLOW  |    0.638(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    8.506(R)|      SLOW  |    0.774(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    7.834(R)|      SLOW  |    1.397(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    8.375(R)|      SLOW  |    1.559(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    6.763(R)|      SLOW  |    2.426(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<8>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   13.060(R)|      SLOW  |    2.740(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   14.102(R)|      SLOW  |    1.533(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   14.650(R)|      SLOW  |    1.061(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   17.012(R)|      SLOW  |    2.486(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   12.888(R)|      SLOW  |    1.927(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   13.676(R)|      SLOW  |    2.162(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   15.729(R)|      SLOW  |    1.440(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   14.843(R)|      SLOW  |    2.872(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   14.057(R)|      SLOW  |    1.411(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   13.634(R)|      SLOW  |    3.307(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   13.139(R)|      SLOW  |    3.034(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   12.661(R)|      SLOW  |    2.415(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    1.403(R)|      SLOW  |    3.075(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.142(R)|      FAST  |    4.152(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    1.671(R)|      SLOW  |    3.031(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.407(R)|      FAST  |    3.053(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.258(R)|      FAST  |    3.954(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.164(R)|      FAST  |    3.440(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.089(R)|      FAST  |    3.776(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.112(R)|      FAST  |    3.138(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    2.697(R)|      SLOW  |    2.108(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    5.440(R)|      SLOW  |    4.618(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    2.959(R)|      SLOW  |    4.414(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    2.676(R)|      SLOW  |    4.321(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    3.929(R)|      SLOW  |    3.827(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    2.686(R)|      SLOW  |    3.506(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    3.852(R)|      SLOW  |    1.717(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    3.053(R)|      SLOW  |    4.381(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    4.700(R)|      SLOW  |    0.316(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    5.652(R)|      SLOW  |    1.174(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    4.753(R)|      SLOW  |    1.448(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    5.799(R)|      SLOW  |    1.370(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    4.961(R)|      SLOW  |    3.285(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    4.418(R)|      SLOW  |    2.735(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    6.088(R)|      SLOW  |    1.144(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    4.647(R)|      SLOW  |    2.667(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    2.073(R)|      SLOW  |    1.369(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    1.635(R)|      SLOW  |    2.610(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.428(R)|      FAST  |    3.258(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.032(R)|      FAST  |    3.339(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.431(R)|      FAST  |    3.968(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    1.853(R)|      SLOW  |    4.283(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    1.661(R)|      SLOW  |    3.934(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    0.652(R)|      SLOW  |    4.262(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    5.306(R)|      SLOW  |    0.794(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    6.094(R)|      SLOW  |    0.876(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    5.705(R)|      SLOW  |    1.540(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    5.672(R)|      SLOW  |    1.978(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    6.519(R)|      SLOW  |    1.789(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    6.126(R)|      SLOW  |    1.962(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    5.849(R)|      SLOW  |    1.787(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    7.005(R)|      SLOW  |    1.849(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    3.538(R)|      SLOW  |    2.725(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    3.650(R)|      SLOW  |    3.026(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    3.533(R)|      SLOW  |    2.699(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    4.366(R)|      SLOW  |    2.694(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    4.129(R)|      SLOW  |    2.736(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    4.575(R)|      SLOW  |    2.622(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    4.027(R)|      SLOW  |    2.842(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    4.704(R)|      SLOW  |    2.539(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    2.785(R)|      SLOW  |    2.939(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    3.873(R)|      SLOW  |    2.976(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    4.108(R)|      SLOW  |    2.716(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    4.560(R)|      SLOW  |    2.295(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    4.717(R)|      SLOW  |    2.935(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    4.505(R)|      SLOW  |    2.598(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    5.087(R)|      SLOW  |    3.127(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    4.731(R)|      SLOW  |    2.782(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    1.377(R)|      SLOW  |   -0.120(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.756(R)|      FAST  |    3.636(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.066(R)|      FAST  |    3.906(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.651(R)|      FAST  |    3.432(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.132(R)|      FAST  |    4.157(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.155(R)|      FAST  |    5.051(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.034(R)|      FAST  |    4.388(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.400(R)|      FAST  |    4.468(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -0.970(R)|      FAST  |    4.856(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.604(R)|      FAST  |    4.121(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.643(R)|      FAST  |    4.205(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.584(R)|      FAST  |    3.553(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.300(R)|      FAST  |    3.637(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.546(R)|      FAST  |    2.593(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.621(R)|      FAST  |    2.680(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.524(R)|      FAST  |    2.346(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -0.928(R)|      FAST  |    4.336(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.488(R)|      FAST  |    4.117(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.795(R)|      FAST  |    4.134(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.517(R)|      FAST  |    3.859(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.615(R)|      FAST  |    2.454(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    5.562(R)|      SLOW  |    1.483(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    7.484(R)|      SLOW  |    1.312(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    5.993(R)|      SLOW  |    2.388(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    5.555(R)|      SLOW  |    2.647(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    6.294(R)|      SLOW  |    0.673(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    5.363(R)|      SLOW  |    2.733(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    6.055(R)|      SLOW  |   -0.640(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    5.285(R)|      SLOW  |    2.860(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    3.247(R)|      SLOW  |    2.678(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    4.461(R)|      SLOW  |    1.682(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    6.577(R)|      SLOW  |    1.175(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    6.288(R)|      SLOW  |    0.907(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    4.782(R)|      SLOW  |    2.724(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    5.792(R)|      SLOW  |    1.434(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    4.538(R)|      SLOW  |    2.527(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    4.444(R)|      SLOW  |    2.869(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.654(R)|      FAST  |    4.336(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.690(R)|      FAST  |    4.985(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    1.662(R)|      SLOW  |    4.808(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.941(R)|      FAST  |    4.876(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    1.247(R)|      SLOW  |    4.545(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    3.815(R)|      SLOW  |    4.561(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    3.557(R)|      SLOW  |    4.219(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    2.588(R)|      SLOW  |    4.317(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    5.222(R)|      SLOW  |    1.166(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    5.430(R)|      SLOW  |    1.722(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    7.223(R)|      SLOW  |    2.441(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    7.379(R)|      SLOW  |    2.229(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    6.993(R)|      SLOW  |    2.365(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    6.321(R)|      SLOW  |    2.988(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    6.862(R)|      SLOW  |    3.150(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    5.250(R)|      SLOW  |    4.017(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<9>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   11.580(R)|      SLOW  |    4.305(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   12.622(R)|      SLOW  |    3.098(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   13.170(R)|      SLOW  |    2.626(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   15.532(R)|      SLOW  |    4.051(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   11.408(R)|      SLOW  |    3.492(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   12.196(R)|      SLOW  |    3.727(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   14.249(R)|      SLOW  |    3.005(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   13.363(R)|      SLOW  |    4.437(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   12.577(R)|      SLOW  |    2.976(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   12.154(R)|      SLOW  |    4.872(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   11.659(R)|      SLOW  |    4.599(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   11.181(R)|      SLOW  |    3.980(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.358(R)|      FAST  |    4.640(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.769(R)|      FAST  |    5.717(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.513(R)|      FAST  |    4.596(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -1.318(R)|      FAST  |    4.618(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -1.169(R)|      FAST  |    5.519(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -1.075(R)|      FAST  |    5.005(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -1.000(R)|      FAST  |    5.341(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -1.023(R)|      FAST  |    4.703(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    1.217(R)|      SLOW  |    3.673(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    3.960(R)|      SLOW  |    6.183(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    1.479(R)|      SLOW  |    5.979(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    1.196(R)|      SLOW  |    5.886(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    2.449(R)|      SLOW  |    5.392(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    1.206(R)|      SLOW  |    5.071(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    2.372(R)|      SLOW  |    3.282(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    1.573(R)|      SLOW  |    5.946(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    3.220(R)|      SLOW  |    1.881(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    4.172(R)|      SLOW  |    2.739(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    3.273(R)|      SLOW  |    3.013(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    4.319(R)|      SLOW  |    2.935(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    3.481(R)|      SLOW  |    4.850(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    2.938(R)|      SLOW  |    4.300(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    4.608(R)|      SLOW  |    2.709(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    3.167(R)|      SLOW  |    4.232(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    0.614(R)|      FAST  |    2.934(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    0.275(R)|      FAST  |    4.175(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.483(R)|      FAST  |    4.823(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.943(R)|      FAST  |    4.904(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -1.342(R)|      FAST  |    5.533(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    0.425(R)|      FAST  |    5.848(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    0.181(R)|      SLOW  |    5.499(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.462(R)|      FAST  |    5.827(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    3.826(R)|      SLOW  |    2.359(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    4.614(R)|      SLOW  |    2.441(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    4.225(R)|      SLOW  |    3.105(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    4.192(R)|      SLOW  |    3.543(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    5.039(R)|      SLOW  |    3.354(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    4.646(R)|      SLOW  |    3.527(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    4.369(R)|      SLOW  |    3.352(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    5.525(R)|      SLOW  |    3.414(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    2.058(R)|      SLOW  |    4.290(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    2.170(R)|      SLOW  |    4.591(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    2.053(R)|      SLOW  |    4.264(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    2.886(R)|      SLOW  |    4.259(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    2.649(R)|      SLOW  |    4.301(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    3.095(R)|      SLOW  |    4.187(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    2.547(R)|      SLOW  |    4.407(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    3.224(R)|      SLOW  |    4.104(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    1.305(R)|      SLOW  |    4.504(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    2.393(R)|      SLOW  |    4.541(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    2.628(R)|      SLOW  |    4.281(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    3.080(R)|      SLOW  |    3.860(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    3.237(R)|      SLOW  |    4.500(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    3.025(R)|      SLOW  |    4.163(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    3.607(R)|      SLOW  |    4.692(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    3.251(R)|      SLOW  |    4.347(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    0.088(R)|      FAST  |    1.445(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.667(R)|      FAST  |    5.201(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.977(R)|      FAST  |    5.471(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.562(R)|      FAST  |    4.997(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -2.043(R)|      FAST  |    5.722(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -2.066(R)|      FAST  |    6.616(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.945(R)|      FAST  |    5.953(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -2.311(R)|      FAST  |    6.033(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.881(R)|      FAST  |    6.421(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.515(R)|      FAST  |    5.686(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.554(R)|      FAST  |    5.770(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.495(R)|      FAST  |    5.118(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -1.211(R)|      FAST  |    5.202(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.457(R)|      FAST  |    4.158(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.532(R)|      FAST  |    4.245(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.435(R)|      FAST  |    3.911(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.839(R)|      FAST  |    5.901(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.399(R)|      FAST  |    5.682(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.706(R)|      FAST  |    5.699(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.428(R)|      FAST  |    5.424(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.526(R)|      FAST  |    4.019(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    4.082(R)|      SLOW  |    3.048(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    6.004(R)|      SLOW  |    2.877(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    4.513(R)|      SLOW  |    3.953(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    4.075(R)|      SLOW  |    4.212(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    4.814(R)|      SLOW  |    2.238(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    3.883(R)|      SLOW  |    4.298(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    4.575(R)|      SLOW  |    0.925(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    3.805(R)|      SLOW  |    4.425(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    1.767(R)|      SLOW  |    4.243(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    2.981(R)|      SLOW  |    3.247(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    5.097(R)|      SLOW  |    2.740(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    4.808(R)|      SLOW  |    2.472(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    3.302(R)|      SLOW  |    4.289(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    4.312(R)|      SLOW  |    2.999(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    3.058(R)|      SLOW  |    4.092(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    2.964(R)|      SLOW  |    4.434(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |   -0.257(R)|      FAST  |    5.901(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |   -0.221(R)|      FAST  |    6.550(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.558(R)|      FAST  |    6.373(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.030(R)|      FAST  |    6.441(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.140(R)|      FAST  |    6.110(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    2.335(R)|      SLOW  |    6.126(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    2.077(R)|      SLOW  |    5.784(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    1.108(R)|      SLOW  |    5.882(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    3.742(R)|      SLOW  |    2.731(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    3.950(R)|      SLOW  |    3.287(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    5.743(R)|      SLOW  |    4.006(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    5.899(R)|      SLOW  |    3.794(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    5.513(R)|      SLOW  |    3.930(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    4.841(R)|      SLOW  |    4.553(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    5.382(R)|      SLOW  |    4.715(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    3.770(R)|      SLOW  |    5.582(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<10>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   11.475(R)|      SLOW  |    4.419(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   12.517(R)|      SLOW  |    3.212(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   13.065(R)|      SLOW  |    2.740(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   15.427(R)|      SLOW  |    4.165(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   11.303(R)|      SLOW  |    3.606(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   12.091(R)|      SLOW  |    3.841(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   14.144(R)|      SLOW  |    3.119(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   13.258(R)|      SLOW  |    4.551(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   12.472(R)|      SLOW  |    3.090(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   12.049(R)|      SLOW  |    4.986(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   11.554(R)|      SLOW  |    4.713(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   11.076(R)|      SLOW  |    4.094(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.327(R)|      FAST  |    4.754(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.800(R)|      FAST  |    5.831(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.482(R)|      FAST  |    4.710(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -1.349(R)|      FAST  |    4.732(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -1.200(R)|      FAST  |    5.633(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -1.106(R)|      FAST  |    5.119(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -1.031(R)|      FAST  |    5.455(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -1.054(R)|      FAST  |    4.817(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    1.112(R)|      SLOW  |    3.787(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    3.855(R)|      SLOW  |    6.297(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    1.374(R)|      SLOW  |    6.093(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    1.091(R)|      SLOW  |    6.000(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    2.344(R)|      SLOW  |    5.506(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    1.101(R)|      SLOW  |    5.185(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    2.267(R)|      SLOW  |    3.396(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    1.468(R)|      SLOW  |    6.060(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    3.115(R)|      SLOW  |    1.995(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    4.067(R)|      SLOW  |    2.853(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    3.168(R)|      SLOW  |    3.127(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    4.214(R)|      SLOW  |    3.049(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    3.376(R)|      SLOW  |    4.964(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    2.833(R)|      SLOW  |    4.414(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    4.503(R)|      SLOW  |    2.823(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    3.062(R)|      SLOW  |    4.346(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    0.583(R)|      FAST  |    3.048(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    0.244(R)|      FAST  |    4.289(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.514(R)|      FAST  |    4.937(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.974(R)|      FAST  |    5.018(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -1.373(R)|      FAST  |    5.647(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    0.394(R)|      FAST  |    5.962(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    0.109(R)|      FAST  |    5.613(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.493(R)|      FAST  |    5.941(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    3.721(R)|      SLOW  |    2.473(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    4.509(R)|      SLOW  |    2.555(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    4.120(R)|      SLOW  |    3.219(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    4.087(R)|      SLOW  |    3.657(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    4.934(R)|      SLOW  |    3.468(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    4.541(R)|      SLOW  |    3.641(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    4.264(R)|      SLOW  |    3.466(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    5.420(R)|      SLOW  |    3.528(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    1.953(R)|      SLOW  |    4.404(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    2.065(R)|      SLOW  |    4.705(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    1.948(R)|      SLOW  |    4.378(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    2.781(R)|      SLOW  |    4.373(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    2.544(R)|      SLOW  |    4.415(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    2.990(R)|      SLOW  |    4.301(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    2.442(R)|      SLOW  |    4.521(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    3.119(R)|      SLOW  |    4.218(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    1.200(R)|      SLOW  |    4.618(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    2.288(R)|      SLOW  |    4.655(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    2.523(R)|      SLOW  |    4.395(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    2.975(R)|      SLOW  |    3.974(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    3.132(R)|      SLOW  |    4.614(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    2.920(R)|      SLOW  |    4.277(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    3.502(R)|      SLOW  |    4.806(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    3.146(R)|      SLOW  |    4.461(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    0.057(R)|      FAST  |    1.559(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.698(R)|      FAST  |    5.315(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -2.008(R)|      FAST  |    5.585(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.593(R)|      FAST  |    5.111(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -2.074(R)|      FAST  |    5.836(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -2.097(R)|      FAST  |    6.730(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.976(R)|      FAST  |    6.067(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -2.342(R)|      FAST  |    6.147(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.912(R)|      FAST  |    6.535(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.546(R)|      FAST  |    5.800(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.585(R)|      FAST  |    5.884(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.526(R)|      FAST  |    5.232(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -1.242(R)|      FAST  |    5.316(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.488(R)|      FAST  |    4.272(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.563(R)|      FAST  |    4.359(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.466(R)|      FAST  |    4.025(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.870(R)|      FAST  |    6.015(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.430(R)|      FAST  |    5.796(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.737(R)|      FAST  |    5.813(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.459(R)|      FAST  |    5.538(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.557(R)|      FAST  |    4.133(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    3.977(R)|      SLOW  |    3.162(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    5.899(R)|      SLOW  |    2.991(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    4.408(R)|      SLOW  |    4.067(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    3.970(R)|      SLOW  |    4.326(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    4.709(R)|      SLOW  |    2.352(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    3.778(R)|      SLOW  |    4.412(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    4.470(R)|      SLOW  |    1.039(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    3.700(R)|      SLOW  |    4.539(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    1.662(R)|      SLOW  |    4.357(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    2.876(R)|      SLOW  |    3.361(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    4.992(R)|      SLOW  |    2.854(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    4.703(R)|      SLOW  |    2.586(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    3.197(R)|      SLOW  |    4.403(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    4.207(R)|      SLOW  |    3.113(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    2.953(R)|      SLOW  |    4.206(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    2.859(R)|      SLOW  |    4.548(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |   -0.288(R)|      FAST  |    6.015(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |   -0.252(R)|      FAST  |    6.664(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.527(R)|      FAST  |    6.487(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |   -0.001(R)|      FAST  |    6.555(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.109(R)|      FAST  |    6.224(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    2.230(R)|      SLOW  |    6.240(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    1.972(R)|      SLOW  |    5.898(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    1.003(R)|      SLOW  |    5.996(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    3.637(R)|      SLOW  |    2.845(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    3.845(R)|      SLOW  |    3.401(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    5.638(R)|      SLOW  |    4.120(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    5.794(R)|      SLOW  |    3.908(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    5.408(R)|      SLOW  |    4.044(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    4.736(R)|      SLOW  |    4.667(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    5.277(R)|      SLOW  |    4.829(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    3.665(R)|      SLOW  |    5.696(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<11>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   11.298(R)|      SLOW  |    4.606(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   12.340(R)|      SLOW  |    3.399(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   12.888(R)|      SLOW  |    2.927(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   15.250(R)|      SLOW  |    4.352(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   11.126(R)|      SLOW  |    3.793(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   11.914(R)|      SLOW  |    4.028(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   13.967(R)|      SLOW  |    3.306(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   13.081(R)|      SLOW  |    4.738(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   12.295(R)|      SLOW  |    3.277(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   11.872(R)|      SLOW  |    5.173(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   11.377(R)|      SLOW  |    4.900(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   10.899(R)|      SLOW  |    4.281(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.184(R)|      FAST  |    4.941(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.943(R)|      FAST  |    6.018(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.339(R)|      FAST  |    4.897(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -1.492(R)|      FAST  |    4.919(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -1.343(R)|      FAST  |    5.820(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -1.249(R)|      FAST  |    5.306(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -1.174(R)|      FAST  |    5.642(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -1.197(R)|      FAST  |    5.004(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    0.935(R)|      SLOW  |    3.974(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    3.678(R)|      SLOW  |    6.484(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    1.197(R)|      SLOW  |    6.280(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    0.914(R)|      SLOW  |    6.187(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    2.167(R)|      SLOW  |    5.693(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    0.924(R)|      SLOW  |    5.372(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    2.090(R)|      SLOW  |    3.583(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    1.291(R)|      SLOW  |    6.247(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    2.938(R)|      SLOW  |    2.182(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    3.890(R)|      SLOW  |    3.040(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    2.991(R)|      SLOW  |    3.314(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    4.037(R)|      SLOW  |    3.236(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    3.199(R)|      SLOW  |    5.151(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    2.656(R)|      SLOW  |    4.601(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    4.326(R)|      SLOW  |    3.010(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    2.885(R)|      SLOW  |    4.533(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    0.440(R)|      FAST  |    3.235(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    0.101(R)|      FAST  |    4.476(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.657(R)|      FAST  |    5.124(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -1.117(R)|      FAST  |    5.205(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -1.516(R)|      FAST  |    5.834(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    0.251(R)|      FAST  |    6.149(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|   -0.034(R)|      FAST  |    5.800(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.636(R)|      FAST  |    6.128(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    3.544(R)|      SLOW  |    2.660(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    4.332(R)|      SLOW  |    2.742(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    3.943(R)|      SLOW  |    3.406(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    3.910(R)|      SLOW  |    3.844(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    4.757(R)|      SLOW  |    3.655(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    4.364(R)|      SLOW  |    3.828(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    4.087(R)|      SLOW  |    3.653(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    5.243(R)|      SLOW  |    3.715(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    1.776(R)|      SLOW  |    4.591(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    1.888(R)|      SLOW  |    4.892(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    1.771(R)|      SLOW  |    4.565(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    2.604(R)|      SLOW  |    4.560(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    2.367(R)|      SLOW  |    4.602(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    2.813(R)|      SLOW  |    4.488(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    2.265(R)|      SLOW  |    4.708(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    2.942(R)|      SLOW  |    4.405(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    1.023(R)|      SLOW  |    4.805(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    2.111(R)|      SLOW  |    4.842(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    2.346(R)|      SLOW  |    4.582(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    2.798(R)|      SLOW  |    4.161(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    2.955(R)|      SLOW  |    4.801(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    2.743(R)|      SLOW  |    4.464(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    3.325(R)|      SLOW  |    4.993(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    2.969(R)|      SLOW  |    4.648(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |   -0.086(R)|      FAST  |    1.746(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.841(R)|      FAST  |    5.502(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -2.151(R)|      FAST  |    5.772(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.736(R)|      FAST  |    5.298(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -2.217(R)|      FAST  |    6.023(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -2.240(R)|      FAST  |    6.917(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -2.119(R)|      FAST  |    6.254(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -2.485(R)|      FAST  |    6.334(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -2.055(R)|      FAST  |    6.722(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.689(R)|      FAST  |    5.987(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.728(R)|      FAST  |    6.071(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.669(R)|      FAST  |    5.419(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -1.385(R)|      FAST  |    5.503(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.631(R)|      FAST  |    4.459(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.706(R)|      FAST  |    4.546(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.609(R)|      FAST  |    4.212(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -2.013(R)|      FAST  |    6.202(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.573(R)|      FAST  |    5.983(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.880(R)|      FAST  |    6.000(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.602(R)|      FAST  |    5.725(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.700(R)|      FAST  |    4.320(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    3.800(R)|      SLOW  |    3.349(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    5.722(R)|      SLOW  |    3.178(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    4.231(R)|      SLOW  |    4.254(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    3.793(R)|      SLOW  |    4.513(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    4.532(R)|      SLOW  |    2.539(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    3.601(R)|      SLOW  |    4.599(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    4.293(R)|      SLOW  |    1.226(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    3.523(R)|      SLOW  |    4.726(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    1.485(R)|      SLOW  |    4.544(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    2.699(R)|      SLOW  |    3.548(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    4.815(R)|      SLOW  |    3.041(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    4.526(R)|      SLOW  |    2.773(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    3.020(R)|      SLOW  |    4.590(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    4.030(R)|      SLOW  |    3.300(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    2.776(R)|      SLOW  |    4.393(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    2.682(R)|      SLOW  |    4.735(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |   -0.431(R)|      FAST  |    6.202(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |   -0.395(R)|      FAST  |    6.851(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.384(R)|      FAST  |    6.674(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |   -0.144(R)|      FAST  |    6.742(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |   -0.034(R)|      FAST  |    6.411(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    2.053(R)|      SLOW  |    6.427(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    1.795(R)|      SLOW  |    6.085(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    0.826(R)|      SLOW  |    6.183(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    3.460(R)|      SLOW  |    3.032(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    3.668(R)|      SLOW  |    3.588(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    5.461(R)|      SLOW  |    4.307(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    5.617(R)|      SLOW  |    4.095(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    5.231(R)|      SLOW  |    4.231(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    4.559(R)|      SLOW  |    4.854(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    5.100(R)|      SLOW  |    5.016(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    3.488(R)|      SLOW  |    5.883(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<12>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   10.837(R)|      SLOW  |    5.091(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   11.879(R)|      SLOW  |    3.884(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   12.427(R)|      SLOW  |    3.412(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   14.789(R)|      SLOW  |    4.837(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   10.665(R)|      SLOW  |    4.278(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   11.453(R)|      SLOW  |    4.513(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   13.506(R)|      SLOW  |    3.791(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   12.620(R)|      SLOW  |    5.223(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   11.834(R)|      SLOW  |    3.762(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   11.411(R)|      SLOW  |    5.658(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   10.916(R)|      SLOW  |    5.385(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   10.438(R)|      SLOW  |    4.766(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|   -0.142(R)|      FAST  |    5.426(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -1.269(R)|      FAST  |    6.503(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.013(R)|      FAST  |    5.382(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -1.818(R)|      FAST  |    5.404(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -1.669(R)|      FAST  |    6.305(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -1.575(R)|      FAST  |    5.791(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -1.500(R)|      FAST  |    6.127(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -1.523(R)|      FAST  |    5.489(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    0.474(R)|      SLOW  |    4.459(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    3.217(R)|      SLOW  |    6.969(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    0.736(R)|      SLOW  |    6.765(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    0.471(R)|      FAST  |    6.672(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    1.706(R)|      SLOW  |    6.178(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    0.463(R)|      SLOW  |    5.857(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    1.629(R)|      SLOW  |    4.068(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    0.830(R)|      SLOW  |    6.732(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    2.477(R)|      SLOW  |    2.667(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    3.429(R)|      SLOW  |    3.525(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    2.530(R)|      SLOW  |    3.799(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    3.576(R)|      SLOW  |    3.721(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    2.738(R)|      SLOW  |    5.636(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    2.195(R)|      SLOW  |    5.086(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    3.865(R)|      SLOW  |    3.495(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    2.424(R)|      SLOW  |    5.018(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    0.114(R)|      FAST  |    3.720(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|   -0.225(R)|      FAST  |    4.961(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.983(R)|      FAST  |    5.609(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -1.443(R)|      FAST  |    5.690(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -1.842(R)|      FAST  |    6.319(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|   -0.075(R)|      FAST  |    6.634(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|   -0.360(R)|      FAST  |    6.285(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.962(R)|      FAST  |    6.613(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    3.083(R)|      SLOW  |    3.145(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    3.871(R)|      SLOW  |    3.227(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    3.482(R)|      SLOW  |    3.891(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    3.449(R)|      SLOW  |    4.329(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    4.296(R)|      SLOW  |    4.140(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    3.903(R)|      SLOW  |    4.313(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    3.626(R)|      SLOW  |    4.138(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    4.782(R)|      SLOW  |    4.200(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    1.315(R)|      SLOW  |    5.076(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    1.427(R)|      SLOW  |    5.377(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    1.310(R)|      SLOW  |    5.050(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    2.143(R)|      SLOW  |    5.045(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    1.906(R)|      SLOW  |    5.087(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    2.352(R)|      SLOW  |    4.973(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    1.804(R)|      SLOW  |    5.193(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    2.481(R)|      SLOW  |    4.890(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    0.562(R)|      SLOW  |    5.290(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    1.650(R)|      SLOW  |    5.327(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    1.885(R)|      SLOW  |    5.067(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    2.337(R)|      SLOW  |    4.646(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    2.494(R)|      SLOW  |    5.286(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    2.282(R)|      SLOW  |    4.949(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    2.864(R)|      SLOW  |    5.478(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    2.508(R)|      SLOW  |    5.133(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |   -0.412(R)|      FAST  |    2.231(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -2.167(R)|      FAST  |    5.987(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -2.477(R)|      FAST  |    6.257(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -2.062(R)|      FAST  |    5.783(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -2.543(R)|      FAST  |    6.508(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -2.566(R)|      FAST  |    7.402(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -2.445(R)|      FAST  |    6.739(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -2.811(R)|      FAST  |    6.819(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -2.381(R)|      FAST  |    7.207(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -2.015(R)|      FAST  |    6.472(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -2.054(R)|      FAST  |    6.556(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.995(R)|      FAST  |    5.904(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -1.711(R)|      FAST  |    5.988(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.957(R)|      FAST  |    4.944(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -2.032(R)|      FAST  |    5.031(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.935(R)|      FAST  |    4.697(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -2.339(R)|      FAST  |    6.687(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.899(R)|      FAST  |    6.468(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -3.206(R)|      FAST  |    6.485(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.928(R)|      FAST  |    6.210(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -2.026(R)|      FAST  |    4.805(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    3.339(R)|      SLOW  |    3.834(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    5.261(R)|      SLOW  |    3.663(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    3.770(R)|      SLOW  |    4.739(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    3.332(R)|      SLOW  |    4.998(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    4.071(R)|      SLOW  |    3.024(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    3.140(R)|      SLOW  |    5.084(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    3.832(R)|      SLOW  |    1.711(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    3.062(R)|      SLOW  |    5.211(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    1.024(R)|      SLOW  |    5.029(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    2.238(R)|      SLOW  |    4.033(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    4.354(R)|      SLOW  |    3.526(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    4.065(R)|      SLOW  |    3.258(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    2.559(R)|      SLOW  |    5.075(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    3.569(R)|      SLOW  |    3.785(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    2.315(R)|      SLOW  |    4.878(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    2.221(R)|      SLOW  |    5.220(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |   -0.757(R)|      FAST  |    6.687(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |   -0.721(R)|      FAST  |    7.336(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.058(R)|      FAST  |    7.159(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |   -0.470(R)|      FAST  |    7.227(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |   -0.360(R)|      FAST  |    6.896(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    1.592(R)|      SLOW  |    6.912(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    1.334(R)|      SLOW  |    6.570(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    0.461(R)|      FAST  |    6.668(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    2.999(R)|      SLOW  |    3.517(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    3.207(R)|      SLOW  |    4.073(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    5.000(R)|      SLOW  |    4.792(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    5.156(R)|      SLOW  |    4.580(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    4.770(R)|      SLOW  |    4.716(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    4.098(R)|      SLOW  |    5.339(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    4.639(R)|      SLOW  |    5.501(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    3.027(R)|      SLOW  |    6.368(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<13>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   11.077(R)|      SLOW  |    4.839(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   12.119(R)|      SLOW  |    3.632(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   12.667(R)|      SLOW  |    3.160(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   15.029(R)|      SLOW  |    4.585(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   10.905(R)|      SLOW  |    4.026(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   11.693(R)|      SLOW  |    4.261(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   13.746(R)|      SLOW  |    3.539(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   12.860(R)|      SLOW  |    4.971(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   12.074(R)|      SLOW  |    3.510(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   11.651(R)|      SLOW  |    5.406(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   11.156(R)|      SLOW  |    5.133(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   10.678(R)|      SLOW  |    4.514(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.069(R)|      FAST  |    5.174(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -1.058(R)|      FAST  |    6.251(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.224(R)|      FAST  |    5.130(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -1.607(R)|      FAST  |    5.152(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -1.458(R)|      FAST  |    6.053(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -1.364(R)|      FAST  |    5.539(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -1.289(R)|      FAST  |    5.875(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -1.312(R)|      FAST  |    5.237(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    0.714(R)|      SLOW  |    4.207(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    3.457(R)|      SLOW  |    6.717(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    0.976(R)|      SLOW  |    6.513(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    0.693(R)|      SLOW  |    6.420(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    1.946(R)|      SLOW  |    5.926(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    0.703(R)|      SLOW  |    5.605(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    1.869(R)|      SLOW  |    3.816(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    1.070(R)|      SLOW  |    6.480(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    2.717(R)|      SLOW  |    2.415(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    3.669(R)|      SLOW  |    3.273(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    2.770(R)|      SLOW  |    3.547(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    3.816(R)|      SLOW  |    3.469(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    2.978(R)|      SLOW  |    5.384(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    2.435(R)|      SLOW  |    4.834(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    4.105(R)|      SLOW  |    3.243(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    2.664(R)|      SLOW  |    4.766(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    0.325(R)|      FAST  |    3.468(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|   -0.014(R)|      FAST  |    4.709(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.772(R)|      FAST  |    5.357(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -1.232(R)|      FAST  |    5.438(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -1.631(R)|      FAST  |    6.067(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    0.136(R)|      FAST  |    6.382(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|   -0.149(R)|      FAST  |    6.033(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.751(R)|      FAST  |    6.361(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    3.323(R)|      SLOW  |    2.893(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    4.111(R)|      SLOW  |    2.975(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    3.722(R)|      SLOW  |    3.639(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    3.689(R)|      SLOW  |    4.077(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    4.536(R)|      SLOW  |    3.888(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    4.143(R)|      SLOW  |    4.061(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    3.866(R)|      SLOW  |    3.886(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    5.022(R)|      SLOW  |    3.948(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    1.555(R)|      SLOW  |    4.824(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    1.667(R)|      SLOW  |    5.125(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    1.550(R)|      SLOW  |    4.798(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    2.383(R)|      SLOW  |    4.793(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    2.146(R)|      SLOW  |    4.835(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    2.592(R)|      SLOW  |    4.721(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    2.044(R)|      SLOW  |    4.941(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    2.721(R)|      SLOW  |    4.638(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    0.802(R)|      SLOW  |    5.038(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    1.890(R)|      SLOW  |    5.075(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    2.125(R)|      SLOW  |    4.815(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    2.577(R)|      SLOW  |    4.394(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    2.734(R)|      SLOW  |    5.034(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    2.522(R)|      SLOW  |    4.697(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    3.104(R)|      SLOW  |    5.226(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    2.748(R)|      SLOW  |    4.881(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |   -0.201(R)|      FAST  |    1.979(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.956(R)|      FAST  |    5.735(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -2.266(R)|      FAST  |    6.005(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.851(R)|      FAST  |    5.531(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -2.332(R)|      FAST  |    6.256(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -2.355(R)|      FAST  |    7.150(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -2.234(R)|      FAST  |    6.487(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -2.600(R)|      FAST  |    6.567(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -2.170(R)|      FAST  |    6.955(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.804(R)|      FAST  |    6.220(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.843(R)|      FAST  |    6.304(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.784(R)|      FAST  |    5.652(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -1.500(R)|      FAST  |    5.736(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.746(R)|      FAST  |    4.692(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.821(R)|      FAST  |    4.779(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.724(R)|      FAST  |    4.445(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -2.128(R)|      FAST  |    6.435(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.688(R)|      FAST  |    6.216(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.995(R)|      FAST  |    6.233(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.717(R)|      FAST  |    5.958(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.815(R)|      FAST  |    4.553(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    3.579(R)|      SLOW  |    3.582(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    5.501(R)|      SLOW  |    3.411(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    4.010(R)|      SLOW  |    4.487(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    3.572(R)|      SLOW  |    4.746(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    4.311(R)|      SLOW  |    2.772(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    3.380(R)|      SLOW  |    4.832(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    4.072(R)|      SLOW  |    1.459(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    3.302(R)|      SLOW  |    4.959(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    1.264(R)|      SLOW  |    4.777(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    2.478(R)|      SLOW  |    3.781(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    4.594(R)|      SLOW  |    3.274(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    4.305(R)|      SLOW  |    3.006(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    2.799(R)|      SLOW  |    4.823(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    3.809(R)|      SLOW  |    3.533(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    2.555(R)|      SLOW  |    4.626(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    2.461(R)|      SLOW  |    4.968(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |   -0.546(R)|      FAST  |    6.435(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |   -0.510(R)|      FAST  |    7.084(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.269(R)|      FAST  |    6.907(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |   -0.259(R)|      FAST  |    6.975(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |   -0.149(R)|      FAST  |    6.644(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    1.832(R)|      SLOW  |    6.660(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    1.574(R)|      SLOW  |    6.318(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    0.672(R)|      FAST  |    6.416(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    3.239(R)|      SLOW  |    3.265(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    3.447(R)|      SLOW  |    3.821(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    5.240(R)|      SLOW  |    4.540(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    5.396(R)|      SLOW  |    4.328(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    5.010(R)|      SLOW  |    4.464(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    4.338(R)|      SLOW  |    5.087(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    4.879(R)|      SLOW  |    5.249(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    3.267(R)|      SLOW  |    6.116(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<14>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   10.826(R)|      SLOW  |    5.104(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   11.868(R)|      SLOW  |    3.897(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   12.416(R)|      SLOW  |    3.425(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   14.778(R)|      SLOW  |    4.850(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   10.654(R)|      SLOW  |    4.291(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   11.442(R)|      SLOW  |    4.526(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   13.495(R)|      SLOW  |    3.804(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   12.609(R)|      SLOW  |    5.236(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   11.823(R)|      SLOW  |    3.775(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   11.400(R)|      SLOW  |    5.671(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   10.905(R)|      SLOW  |    5.398(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   10.427(R)|      SLOW  |    4.779(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|   -0.076(R)|      FAST  |    5.439(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -1.203(R)|      FAST  |    6.516(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.079(R)|      FAST  |    5.395(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -1.752(R)|      FAST  |    5.417(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -1.603(R)|      FAST  |    6.318(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -1.509(R)|      FAST  |    5.804(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -1.434(R)|      FAST  |    6.140(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -1.457(R)|      FAST  |    5.502(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    0.463(R)|      SLOW  |    4.472(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    3.206(R)|      SLOW  |    6.982(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    0.725(R)|      SLOW  |    6.778(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    0.537(R)|      FAST  |    6.685(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    1.695(R)|      SLOW  |    6.191(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    0.452(R)|      SLOW  |    5.870(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    1.618(R)|      SLOW  |    4.081(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    0.819(R)|      SLOW  |    6.745(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    2.466(R)|      SLOW  |    2.680(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    3.418(R)|      SLOW  |    3.538(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    2.519(R)|      SLOW  |    3.812(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    3.565(R)|      SLOW  |    3.734(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    2.727(R)|      SLOW  |    5.649(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    2.184(R)|      SLOW  |    5.099(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    3.854(R)|      SLOW  |    3.508(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    2.413(R)|      SLOW  |    5.031(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    0.180(R)|      FAST  |    3.733(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|   -0.159(R)|      FAST  |    4.974(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.917(R)|      FAST  |    5.622(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -1.377(R)|      FAST  |    5.703(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -1.776(R)|      FAST  |    6.332(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|   -0.009(R)|      FAST  |    6.647(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|   -0.294(R)|      FAST  |    6.298(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.896(R)|      FAST  |    6.626(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    3.072(R)|      SLOW  |    3.158(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    3.860(R)|      SLOW  |    3.240(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    3.471(R)|      SLOW  |    3.904(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    3.438(R)|      SLOW  |    4.342(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    4.285(R)|      SLOW  |    4.153(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    3.892(R)|      SLOW  |    4.326(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    3.615(R)|      SLOW  |    4.151(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    4.771(R)|      SLOW  |    4.213(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    1.304(R)|      SLOW  |    5.089(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    1.416(R)|      SLOW  |    5.390(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    1.299(R)|      SLOW  |    5.063(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    2.132(R)|      SLOW  |    5.058(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    1.895(R)|      SLOW  |    5.100(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    2.341(R)|      SLOW  |    4.986(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    1.793(R)|      SLOW  |    5.206(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    2.470(R)|      SLOW  |    4.903(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    0.551(R)|      SLOW  |    5.303(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    1.639(R)|      SLOW  |    5.340(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    1.874(R)|      SLOW  |    5.080(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    2.326(R)|      SLOW  |    4.659(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    2.483(R)|      SLOW  |    5.299(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    2.271(R)|      SLOW  |    4.962(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    2.853(R)|      SLOW  |    5.491(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    2.497(R)|      SLOW  |    5.146(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |   -0.346(R)|      FAST  |    2.244(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -2.101(R)|      FAST  |    6.000(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -2.411(R)|      FAST  |    6.270(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.996(R)|      FAST  |    5.796(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -2.477(R)|      FAST  |    6.521(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -2.500(R)|      FAST  |    7.415(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -2.379(R)|      FAST  |    6.752(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -2.745(R)|      FAST  |    6.832(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -2.315(R)|      FAST  |    7.220(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.949(R)|      FAST  |    6.485(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.988(R)|      FAST  |    6.569(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.929(R)|      FAST  |    5.917(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -1.645(R)|      FAST  |    6.001(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.891(R)|      FAST  |    4.957(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.966(R)|      FAST  |    5.044(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.869(R)|      FAST  |    4.710(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -2.273(R)|      FAST  |    6.700(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.833(R)|      FAST  |    6.481(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -3.140(R)|      FAST  |    6.498(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.862(R)|      FAST  |    6.223(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.960(R)|      FAST  |    4.818(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    3.328(R)|      SLOW  |    3.847(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    5.250(R)|      SLOW  |    3.676(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    3.759(R)|      SLOW  |    4.752(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    3.321(R)|      SLOW  |    5.011(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    4.060(R)|      SLOW  |    3.037(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    3.129(R)|      SLOW  |    5.097(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    3.821(R)|      SLOW  |    1.724(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    3.051(R)|      SLOW  |    5.224(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    1.013(R)|      SLOW  |    5.042(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    2.227(R)|      SLOW  |    4.046(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    4.343(R)|      SLOW  |    3.539(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    4.054(R)|      SLOW  |    3.271(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    2.548(R)|      SLOW  |    5.088(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    3.558(R)|      SLOW  |    3.798(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    2.304(R)|      SLOW  |    4.891(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    2.210(R)|      SLOW  |    5.233(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |   -0.691(R)|      FAST  |    6.700(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |   -0.655(R)|      FAST  |    7.349(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.124(R)|      FAST  |    7.172(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |   -0.404(R)|      FAST  |    7.240(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |   -0.294(R)|      FAST  |    6.909(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    1.581(R)|      SLOW  |    6.925(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    1.323(R)|      SLOW  |    6.583(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    0.527(R)|      FAST  |    6.681(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    2.988(R)|      SLOW  |    3.530(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    3.196(R)|      SLOW  |    4.086(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    4.989(R)|      SLOW  |    4.805(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    5.145(R)|      SLOW  |    4.593(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    4.759(R)|      SLOW  |    4.729(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    4.087(R)|      SLOW  |    5.352(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    4.628(R)|      SLOW  |    5.514(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    3.016(R)|      SLOW  |    6.381(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<15>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   14.004(R)|      SLOW  |    1.743(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   15.046(R)|      SLOW  |    0.536(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   15.594(R)|      SLOW  |    0.064(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   17.956(R)|      SLOW  |    1.489(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   13.832(R)|      SLOW  |    0.930(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   14.620(R)|      SLOW  |    1.165(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   16.673(R)|      SLOW  |    0.443(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   15.787(R)|      SLOW  |    1.875(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   15.001(R)|      SLOW  |    0.414(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   14.578(R)|      SLOW  |    2.310(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   14.083(R)|      SLOW  |    2.037(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   13.605(R)|      SLOW  |    1.418(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    2.347(R)|      SLOW  |    2.078(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.796(R)|      FAST  |    3.155(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    2.615(R)|      SLOW  |    2.034(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|    0.247(R)|      FAST  |    2.056(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|    0.396(R)|      FAST  |    2.957(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|    0.490(R)|      FAST  |    2.443(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|    0.565(R)|      FAST  |    2.779(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|    0.542(R)|      FAST  |    2.141(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    3.641(R)|      SLOW  |    1.111(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    6.384(R)|      SLOW  |    3.621(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    3.903(R)|      SLOW  |    3.417(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    3.620(R)|      SLOW  |    3.324(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    4.873(R)|      SLOW  |    2.830(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    3.630(R)|      SLOW  |    2.509(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    4.796(R)|      SLOW  |    0.720(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    3.997(R)|      SLOW  |    3.384(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    5.644(R)|      SLOW  |   -0.681(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    6.596(R)|      SLOW  |    0.177(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    5.697(R)|      SLOW  |    0.451(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    6.743(R)|      SLOW  |    0.373(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    5.905(R)|      SLOW  |    2.288(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    5.362(R)|      SLOW  |    1.738(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    7.032(R)|      SLOW  |    0.147(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    5.591(R)|      SLOW  |    1.670(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    3.017(R)|      SLOW  |    0.372(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    2.579(R)|      SLOW  |    1.613(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    1.176(R)|      SLOW  |    2.261(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|    0.622(R)|      FAST  |    2.342(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|    0.223(R)|      FAST  |    2.971(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    2.797(R)|      SLOW  |    3.286(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    2.605(R)|      SLOW  |    2.937(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    1.596(R)|      SLOW  |    3.265(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    6.250(R)|      SLOW  |   -0.203(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    7.038(R)|      SLOW  |   -0.121(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    6.649(R)|      SLOW  |    0.543(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    6.616(R)|      SLOW  |    0.981(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    7.463(R)|      SLOW  |    0.792(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    7.070(R)|      SLOW  |    0.965(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    6.793(R)|      SLOW  |    0.790(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    7.949(R)|      SLOW  |    0.852(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    4.482(R)|      SLOW  |    1.728(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    4.594(R)|      SLOW  |    2.029(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    4.477(R)|      SLOW  |    1.702(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    5.310(R)|      SLOW  |    1.697(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    5.073(R)|      SLOW  |    1.739(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    5.519(R)|      SLOW  |    1.625(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    4.971(R)|      SLOW  |    1.845(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    5.648(R)|      SLOW  |    1.542(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    3.729(R)|      SLOW  |    1.942(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    4.817(R)|      SLOW  |    1.979(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    5.052(R)|      SLOW  |    1.719(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    5.504(R)|      SLOW  |    1.298(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    5.661(R)|      SLOW  |    1.938(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    5.449(R)|      SLOW  |    1.601(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    6.031(R)|      SLOW  |    2.130(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    5.675(R)|      SLOW  |    1.785(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    2.321(R)|      SLOW  |   -0.888(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.102(R)|      FAST  |    2.639(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -0.412(R)|      FAST  |    2.909(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |    0.003(R)|      FAST  |    2.435(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -0.478(R)|      FAST  |    3.160(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -0.501(R)|      FAST  |    4.054(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -0.380(R)|      FAST  |    3.391(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -0.746(R)|      FAST  |    3.471(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -0.316(R)|      FAST  |    3.859(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |    0.050(R)|      FAST  |    3.124(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |    0.011(R)|      FAST  |    3.208(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |    0.070(R)|      FAST  |    2.556(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |    0.354(R)|      FAST  |    2.640(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |    0.108(R)|      FAST  |    1.596(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |    0.033(R)|      FAST  |    1.683(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |    0.130(R)|      FAST  |    1.349(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -0.274(R)|      FAST  |    3.339(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |    0.166(R)|      FAST  |    3.120(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.141(R)|      FAST  |    3.137(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -0.863(R)|      FAST  |    2.862(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |    0.039(R)|      FAST  |    1.457(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    6.506(R)|      SLOW  |    0.486(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    8.428(R)|      SLOW  |    0.315(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    6.937(R)|      SLOW  |    1.391(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    6.499(R)|      SLOW  |    1.650(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    7.238(R)|      SLOW  |   -0.324(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    6.307(R)|      SLOW  |    1.736(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    6.999(R)|      SLOW  |   -1.474(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    6.229(R)|      SLOW  |    1.863(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    4.191(R)|      SLOW  |    1.681(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    5.405(R)|      SLOW  |    0.685(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    7.521(R)|      SLOW  |    0.178(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    7.232(R)|      SLOW  |   -0.090(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    5.726(R)|      SLOW  |    1.727(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    6.736(R)|      SLOW  |    0.437(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    5.482(R)|      SLOW  |    1.530(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    5.388(R)|      SLOW  |    1.872(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    1.496(R)|      SLOW  |    3.339(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    1.626(R)|      SLOW  |    3.988(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    2.606(R)|      SLOW  |    3.811(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    1.852(R)|      SLOW  |    3.879(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    2.191(R)|      SLOW  |    3.548(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    4.759(R)|      SLOW  |    3.564(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    4.501(R)|      SLOW  |    3.222(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    3.532(R)|      SLOW  |    3.320(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    6.166(R)|      SLOW  |    0.169(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    6.374(R)|      SLOW  |    0.725(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    8.167(R)|      SLOW  |    1.444(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    8.323(R)|      SLOW  |    1.232(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    7.937(R)|      SLOW  |    1.368(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    7.265(R)|      SLOW  |    1.991(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    7.806(R)|      SLOW  |    2.153(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    6.194(R)|      SLOW  |    3.020(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<16>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   13.801(R)|      SLOW  |    1.959(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   14.843(R)|      SLOW  |    0.752(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   15.391(R)|      SLOW  |    0.280(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   17.753(R)|      SLOW  |    1.705(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   13.629(R)|      SLOW  |    1.146(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   14.417(R)|      SLOW  |    1.381(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   16.470(R)|      SLOW  |    0.659(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   15.584(R)|      SLOW  |    2.091(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   14.798(R)|      SLOW  |    0.630(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   14.375(R)|      SLOW  |    2.526(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   13.880(R)|      SLOW  |    2.253(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   13.402(R)|      SLOW  |    1.634(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    2.144(R)|      SLOW  |    2.294(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.646(R)|      FAST  |    3.371(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    2.412(R)|      SLOW  |    2.250(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|    0.097(R)|      FAST  |    2.272(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|    0.246(R)|      FAST  |    3.173(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|    0.340(R)|      FAST  |    2.659(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|    0.415(R)|      FAST  |    2.995(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|    0.392(R)|      FAST  |    2.357(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    3.438(R)|      SLOW  |    1.327(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    6.181(R)|      SLOW  |    3.837(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    3.700(R)|      SLOW  |    3.633(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    3.417(R)|      SLOW  |    3.540(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    4.670(R)|      SLOW  |    3.046(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    3.427(R)|      SLOW  |    2.725(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    4.593(R)|      SLOW  |    0.936(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    3.794(R)|      SLOW  |    3.600(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    5.441(R)|      SLOW  |   -0.465(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    6.393(R)|      SLOW  |    0.393(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    5.494(R)|      SLOW  |    0.667(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    6.540(R)|      SLOW  |    0.589(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    5.702(R)|      SLOW  |    2.504(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    5.159(R)|      SLOW  |    1.954(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    6.829(R)|      SLOW  |    0.363(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    5.388(R)|      SLOW  |    1.886(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    2.814(R)|      SLOW  |    0.588(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    2.376(R)|      SLOW  |    1.829(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.973(R)|      SLOW  |    2.477(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|    0.472(R)|      FAST  |    2.558(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|    0.073(R)|      FAST  |    3.187(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    2.594(R)|      SLOW  |    3.502(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    2.402(R)|      SLOW  |    3.153(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    1.393(R)|      SLOW  |    3.481(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    6.047(R)|      SLOW  |    0.013(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    6.835(R)|      SLOW  |    0.095(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    6.446(R)|      SLOW  |    0.759(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    6.413(R)|      SLOW  |    1.197(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    7.260(R)|      SLOW  |    1.008(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    6.867(R)|      SLOW  |    1.181(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    6.590(R)|      SLOW  |    1.006(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    7.746(R)|      SLOW  |    1.068(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    4.279(R)|      SLOW  |    1.944(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    4.391(R)|      SLOW  |    2.245(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    4.274(R)|      SLOW  |    1.918(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    5.107(R)|      SLOW  |    1.913(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    4.870(R)|      SLOW  |    1.955(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    5.316(R)|      SLOW  |    1.841(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    4.768(R)|      SLOW  |    2.061(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    5.445(R)|      SLOW  |    1.758(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    3.526(R)|      SLOW  |    2.158(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    4.614(R)|      SLOW  |    2.195(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    4.849(R)|      SLOW  |    1.935(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    5.301(R)|      SLOW  |    1.514(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    5.458(R)|      SLOW  |    2.154(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    5.246(R)|      SLOW  |    1.817(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    5.828(R)|      SLOW  |    2.346(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    5.472(R)|      SLOW  |    2.001(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    2.118(R)|      SLOW  |   -0.729(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.252(R)|      FAST  |    2.855(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -0.562(R)|      FAST  |    3.125(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.147(R)|      FAST  |    2.651(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -0.628(R)|      FAST  |    3.376(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -0.651(R)|      FAST  |    4.270(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -0.530(R)|      FAST  |    3.607(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -0.896(R)|      FAST  |    3.687(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -0.466(R)|      FAST  |    4.075(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.100(R)|      FAST  |    3.340(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.139(R)|      FAST  |    3.424(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.080(R)|      FAST  |    2.772(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |    0.204(R)|      FAST  |    2.856(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.042(R)|      FAST  |    1.812(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.117(R)|      FAST  |    1.899(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.020(R)|      FAST  |    1.565(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -0.424(R)|      FAST  |    3.555(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |    0.016(R)|      FAST  |    3.336(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.291(R)|      FAST  |    3.353(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.013(R)|      FAST  |    3.078(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.111(R)|      FAST  |    1.673(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    6.303(R)|      SLOW  |    0.702(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    8.225(R)|      SLOW  |    0.531(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    6.734(R)|      SLOW  |    1.607(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    6.296(R)|      SLOW  |    1.866(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    7.035(R)|      SLOW  |   -0.108(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    6.104(R)|      SLOW  |    1.952(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    6.796(R)|      SLOW  |   -1.315(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    6.026(R)|      SLOW  |    2.079(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    3.988(R)|      SLOW  |    1.897(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    5.202(R)|      SLOW  |    0.901(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    7.318(R)|      SLOW  |    0.394(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    7.029(R)|      SLOW  |    0.126(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    5.523(R)|      SLOW  |    1.943(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    6.533(R)|      SLOW  |    0.653(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    5.279(R)|      SLOW  |    1.746(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    5.185(R)|      SLOW  |    2.088(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    1.293(R)|      SLOW  |    3.555(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    1.423(R)|      SLOW  |    4.204(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    2.403(R)|      SLOW  |    4.027(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    1.649(R)|      SLOW  |    4.095(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    1.988(R)|      SLOW  |    3.764(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    4.556(R)|      SLOW  |    3.780(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    4.298(R)|      SLOW  |    3.438(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    3.329(R)|      SLOW  |    3.536(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    5.963(R)|      SLOW  |    0.385(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    6.171(R)|      SLOW  |    0.941(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    7.964(R)|      SLOW  |    1.660(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    8.120(R)|      SLOW  |    1.448(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    7.734(R)|      SLOW  |    1.584(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    7.062(R)|      SLOW  |    2.207(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    7.603(R)|      SLOW  |    2.369(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    5.991(R)|      SLOW  |    3.236(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<17>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   13.658(R)|      SLOW  |    2.110(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   14.700(R)|      SLOW  |    0.903(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   15.248(R)|      SLOW  |    0.431(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   17.610(R)|      SLOW  |    1.856(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   13.486(R)|      SLOW  |    1.297(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   14.274(R)|      SLOW  |    1.532(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   16.327(R)|      SLOW  |    0.810(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   15.441(R)|      SLOW  |    2.242(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   14.655(R)|      SLOW  |    0.781(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   14.232(R)|      SLOW  |    2.677(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   13.737(R)|      SLOW  |    2.404(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   13.259(R)|      SLOW  |    1.785(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    2.001(R)|      SLOW  |    2.445(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.577(R)|      FAST  |    3.522(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    2.269(R)|      SLOW  |    2.401(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|    0.028(R)|      FAST  |    2.423(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|    0.177(R)|      FAST  |    3.324(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|    0.271(R)|      FAST  |    2.810(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|    0.346(R)|      FAST  |    3.146(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|    0.323(R)|      FAST  |    2.508(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    3.295(R)|      SLOW  |    1.478(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    6.038(R)|      SLOW  |    3.988(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    3.557(R)|      SLOW  |    3.784(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    3.274(R)|      SLOW  |    3.691(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    4.527(R)|      SLOW  |    3.197(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    3.284(R)|      SLOW  |    2.876(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    4.450(R)|      SLOW  |    1.087(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    3.651(R)|      SLOW  |    3.751(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    5.298(R)|      SLOW  |   -0.314(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    6.250(R)|      SLOW  |    0.544(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    5.351(R)|      SLOW  |    0.818(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    6.397(R)|      SLOW  |    0.740(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    5.559(R)|      SLOW  |    2.655(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    5.016(R)|      SLOW  |    2.105(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    6.686(R)|      SLOW  |    0.514(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    5.245(R)|      SLOW  |    2.037(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    2.671(R)|      SLOW  |    0.739(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    2.233(R)|      SLOW  |    1.980(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.863(R)|      FAST  |    2.628(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|    0.403(R)|      FAST  |    2.709(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|    0.004(R)|      FAST  |    3.338(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    2.451(R)|      SLOW  |    3.653(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    2.259(R)|      SLOW  |    3.304(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    1.250(R)|      SLOW  |    3.632(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    5.904(R)|      SLOW  |    0.164(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    6.692(R)|      SLOW  |    0.246(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    6.303(R)|      SLOW  |    0.910(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    6.270(R)|      SLOW  |    1.348(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    7.117(R)|      SLOW  |    1.159(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    6.724(R)|      SLOW  |    1.332(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    6.447(R)|      SLOW  |    1.157(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    7.603(R)|      SLOW  |    1.219(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    4.136(R)|      SLOW  |    2.095(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    4.248(R)|      SLOW  |    2.396(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    4.131(R)|      SLOW  |    2.069(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    4.964(R)|      SLOW  |    2.064(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    4.727(R)|      SLOW  |    2.106(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    5.173(R)|      SLOW  |    1.992(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    4.625(R)|      SLOW  |    2.212(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    5.302(R)|      SLOW  |    1.909(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    3.383(R)|      SLOW  |    2.309(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    4.471(R)|      SLOW  |    2.346(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    4.706(R)|      SLOW  |    2.086(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    5.158(R)|      SLOW  |    1.665(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    5.315(R)|      SLOW  |    2.305(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    5.103(R)|      SLOW  |    1.968(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    5.685(R)|      SLOW  |    2.497(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    5.329(R)|      SLOW  |    2.152(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    1.975(R)|      SLOW  |   -0.656(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.321(R)|      FAST  |    3.006(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -0.631(R)|      FAST  |    3.276(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.216(R)|      FAST  |    2.802(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -0.697(R)|      FAST  |    3.527(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -0.720(R)|      FAST  |    4.421(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -0.599(R)|      FAST  |    3.758(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -0.965(R)|      FAST  |    3.838(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -0.535(R)|      FAST  |    4.226(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.169(R)|      FAST  |    3.491(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.208(R)|      FAST  |    3.575(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.149(R)|      FAST  |    2.923(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |    0.135(R)|      FAST  |    3.007(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.111(R)|      FAST  |    1.963(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.186(R)|      FAST  |    2.050(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.089(R)|      FAST  |    1.716(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -0.493(R)|      FAST  |    3.706(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.053(R)|      FAST  |    3.487(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.360(R)|      FAST  |    3.504(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.082(R)|      FAST  |    3.229(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.180(R)|      FAST  |    1.824(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    6.160(R)|      SLOW  |    0.853(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    8.082(R)|      SLOW  |    0.682(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    6.591(R)|      SLOW  |    1.758(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    6.153(R)|      SLOW  |    2.017(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    6.892(R)|      SLOW  |    0.043(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    5.961(R)|      SLOW  |    2.103(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    6.653(R)|      SLOW  |   -1.242(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    5.883(R)|      SLOW  |    2.230(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    3.845(R)|      SLOW  |    2.048(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    5.059(R)|      SLOW  |    1.052(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    7.175(R)|      SLOW  |    0.545(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    6.886(R)|      SLOW  |    0.277(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    5.380(R)|      SLOW  |    2.094(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    6.390(R)|      SLOW  |    0.804(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    5.136(R)|      SLOW  |    1.897(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    5.042(R)|      SLOW  |    2.239(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    1.150(R)|      SLOW  |    3.706(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    1.280(R)|      SLOW  |    4.355(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    2.260(R)|      SLOW  |    4.178(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    1.506(R)|      SLOW  |    4.246(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    1.845(R)|      SLOW  |    3.915(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    4.413(R)|      SLOW  |    3.931(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    4.155(R)|      SLOW  |    3.589(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    3.186(R)|      SLOW  |    3.687(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    5.820(R)|      SLOW  |    0.536(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    6.028(R)|      SLOW  |    1.092(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    7.821(R)|      SLOW  |    1.811(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    7.977(R)|      SLOW  |    1.599(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    7.591(R)|      SLOW  |    1.735(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    6.919(R)|      SLOW  |    2.358(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    7.460(R)|      SLOW  |    2.520(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    5.848(R)|      SLOW  |    3.387(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<18>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   11.818(R)|      SLOW  |    4.058(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   12.860(R)|      SLOW  |    2.851(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   13.408(R)|      SLOW  |    2.379(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   15.770(R)|      SLOW  |    3.804(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   11.646(R)|      SLOW  |    3.245(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   12.434(R)|      SLOW  |    3.480(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   14.487(R)|      SLOW  |    2.758(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   13.601(R)|      SLOW  |    4.190(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   12.815(R)|      SLOW  |    2.729(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   12.392(R)|      SLOW  |    4.625(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   11.897(R)|      SLOW  |    4.352(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   11.419(R)|      SLOW  |    3.733(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.514(R)|      FAST  |    4.393(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.613(R)|      FAST  |    5.470(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.669(R)|      FAST  |    4.349(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -1.162(R)|      FAST  |    4.371(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -1.013(R)|      FAST  |    5.272(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.919(R)|      FAST  |    4.758(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.844(R)|      FAST  |    5.094(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.867(R)|      FAST  |    4.456(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    1.455(R)|      SLOW  |    3.426(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    4.198(R)|      SLOW  |    5.936(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    1.717(R)|      SLOW  |    5.732(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    1.434(R)|      SLOW  |    5.639(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    2.687(R)|      SLOW  |    5.145(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    1.444(R)|      SLOW  |    4.824(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    2.610(R)|      SLOW  |    3.035(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    1.811(R)|      SLOW  |    5.699(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    3.458(R)|      SLOW  |    1.634(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    4.410(R)|      SLOW  |    2.492(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    3.511(R)|      SLOW  |    2.766(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    4.557(R)|      SLOW  |    2.688(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    3.719(R)|      SLOW  |    4.603(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    3.176(R)|      SLOW  |    4.053(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    4.846(R)|      SLOW  |    2.462(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    3.405(R)|      SLOW  |    3.985(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    0.831(R)|      SLOW  |    2.687(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    0.431(R)|      FAST  |    3.928(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.327(R)|      FAST  |    4.576(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.787(R)|      FAST  |    4.657(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -1.186(R)|      FAST  |    5.286(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    0.611(R)|      SLOW  |    5.601(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    0.419(R)|      SLOW  |    5.252(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.306(R)|      FAST  |    5.580(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    4.064(R)|      SLOW  |    2.112(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    4.852(R)|      SLOW  |    2.194(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    4.463(R)|      SLOW  |    2.858(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    4.430(R)|      SLOW  |    3.296(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    5.277(R)|      SLOW  |    3.107(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    4.884(R)|      SLOW  |    3.280(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    4.607(R)|      SLOW  |    3.105(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    5.763(R)|      SLOW  |    3.167(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    2.296(R)|      SLOW  |    4.043(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    2.408(R)|      SLOW  |    4.344(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    2.291(R)|      SLOW  |    4.017(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    3.124(R)|      SLOW  |    4.012(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    2.887(R)|      SLOW  |    4.054(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    3.333(R)|      SLOW  |    3.940(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    2.785(R)|      SLOW  |    4.160(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    3.462(R)|      SLOW  |    3.857(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    1.543(R)|      SLOW  |    4.257(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    2.631(R)|      SLOW  |    4.294(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    2.866(R)|      SLOW  |    4.034(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    3.318(R)|      SLOW  |    3.613(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    3.475(R)|      SLOW  |    4.253(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    3.263(R)|      SLOW  |    3.916(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    3.845(R)|      SLOW  |    4.445(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    3.489(R)|      SLOW  |    4.100(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    0.244(R)|      FAST  |    1.198(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.511(R)|      FAST  |    4.954(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.821(R)|      FAST  |    5.224(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.406(R)|      FAST  |    4.750(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.887(R)|      FAST  |    5.475(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.910(R)|      FAST  |    6.369(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.789(R)|      FAST  |    5.706(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -2.155(R)|      FAST  |    5.786(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.725(R)|      FAST  |    6.174(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.359(R)|      FAST  |    5.439(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.398(R)|      FAST  |    5.523(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.339(R)|      FAST  |    4.871(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -1.055(R)|      FAST  |    4.955(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.301(R)|      FAST  |    3.911(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.376(R)|      FAST  |    3.998(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.279(R)|      FAST  |    3.664(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.683(R)|      FAST  |    5.654(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.243(R)|      FAST  |    5.435(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.550(R)|      FAST  |    5.452(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.272(R)|      FAST  |    5.177(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.370(R)|      FAST  |    3.772(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    4.320(R)|      SLOW  |    2.801(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    6.242(R)|      SLOW  |    2.630(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    4.751(R)|      SLOW  |    3.706(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    4.313(R)|      SLOW  |    3.965(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    5.052(R)|      SLOW  |    1.991(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    4.121(R)|      SLOW  |    4.051(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    4.813(R)|      SLOW  |    0.678(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    4.043(R)|      SLOW  |    4.178(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    2.005(R)|      SLOW  |    3.996(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    3.219(R)|      SLOW  |    3.000(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    5.335(R)|      SLOW  |    2.493(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    5.046(R)|      SLOW  |    2.225(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    3.540(R)|      SLOW  |    4.042(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    4.550(R)|      SLOW  |    2.752(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    3.296(R)|      SLOW  |    3.845(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    3.202(R)|      SLOW  |    4.187(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |   -0.101(R)|      FAST  |    5.654(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |   -0.065(R)|      FAST  |    6.303(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.714(R)|      FAST  |    6.126(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.186(R)|      FAST  |    6.194(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.296(R)|      FAST  |    5.863(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    2.573(R)|      SLOW  |    5.879(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    2.315(R)|      SLOW  |    5.537(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    1.346(R)|      SLOW  |    5.635(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    3.980(R)|      SLOW  |    2.484(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    4.188(R)|      SLOW  |    3.040(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    5.981(R)|      SLOW  |    3.759(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    6.137(R)|      SLOW  |    3.547(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    5.751(R)|      SLOW  |    3.683(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    5.079(R)|      SLOW  |    4.306(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    5.620(R)|      SLOW  |    4.468(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    4.008(R)|      SLOW  |    5.335(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<19>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   12.146(R)|      SLOW  |    3.707(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   13.188(R)|      SLOW  |    2.500(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   13.736(R)|      SLOW  |    2.028(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   16.098(R)|      SLOW  |    3.453(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   11.974(R)|      SLOW  |    2.894(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   12.762(R)|      SLOW  |    3.129(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   14.815(R)|      SLOW  |    2.407(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   13.929(R)|      SLOW  |    3.839(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   13.143(R)|      SLOW  |    2.378(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   12.720(R)|      SLOW  |    4.274(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   12.225(R)|      SLOW  |    4.001(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   11.747(R)|      SLOW  |    3.382(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.712(R)|      FAST  |    4.042(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.415(R)|      FAST  |    5.119(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.867(R)|      FAST  |    3.998(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.964(R)|      FAST  |    4.020(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.815(R)|      FAST  |    4.921(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.721(R)|      FAST  |    4.407(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.646(R)|      FAST  |    4.743(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.669(R)|      FAST  |    4.105(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    1.783(R)|      SLOW  |    3.075(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    4.526(R)|      SLOW  |    5.585(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    2.045(R)|      SLOW  |    5.381(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    1.762(R)|      SLOW  |    5.288(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    3.015(R)|      SLOW  |    4.794(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    1.772(R)|      SLOW  |    4.473(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    2.938(R)|      SLOW  |    2.684(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    2.139(R)|      SLOW  |    5.348(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    3.786(R)|      SLOW  |    1.283(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    4.738(R)|      SLOW  |    2.141(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    3.839(R)|      SLOW  |    2.415(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    4.885(R)|      SLOW  |    2.337(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    4.047(R)|      SLOW  |    4.252(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    3.504(R)|      SLOW  |    3.702(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    5.174(R)|      SLOW  |    2.111(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    3.733(R)|      SLOW  |    3.634(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    1.159(R)|      SLOW  |    2.336(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    0.721(R)|      SLOW  |    3.577(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.129(R)|      FAST  |    4.225(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.589(R)|      FAST  |    4.306(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.988(R)|      FAST  |    4.935(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    0.939(R)|      SLOW  |    5.250(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    0.747(R)|      SLOW  |    4.901(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.108(R)|      FAST  |    5.229(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    4.392(R)|      SLOW  |    1.761(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    5.180(R)|      SLOW  |    1.843(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    4.791(R)|      SLOW  |    2.507(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    4.758(R)|      SLOW  |    2.945(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    5.605(R)|      SLOW  |    2.756(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    5.212(R)|      SLOW  |    2.929(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    4.935(R)|      SLOW  |    2.754(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    6.091(R)|      SLOW  |    2.816(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    2.624(R)|      SLOW  |    3.692(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    2.736(R)|      SLOW  |    3.993(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    2.619(R)|      SLOW  |    3.666(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    3.452(R)|      SLOW  |    3.661(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    3.215(R)|      SLOW  |    3.703(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    3.661(R)|      SLOW  |    3.589(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    3.113(R)|      SLOW  |    3.809(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    3.790(R)|      SLOW  |    3.506(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    1.871(R)|      SLOW  |    3.906(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    2.959(R)|      SLOW  |    3.943(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    3.194(R)|      SLOW  |    3.683(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    3.646(R)|      SLOW  |    3.262(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    3.803(R)|      SLOW  |    3.902(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    3.591(R)|      SLOW  |    3.565(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    4.173(R)|      SLOW  |    4.094(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    3.817(R)|      SLOW  |    3.749(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    0.463(R)|      SLOW  |    0.847(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.313(R)|      FAST  |    4.603(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.623(R)|      FAST  |    4.873(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.208(R)|      FAST  |    4.399(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.689(R)|      FAST  |    5.124(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.712(R)|      FAST  |    6.018(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.591(R)|      FAST  |    5.355(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.957(R)|      FAST  |    5.435(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.527(R)|      FAST  |    5.823(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.161(R)|      FAST  |    5.088(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.200(R)|      FAST  |    5.172(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.141(R)|      FAST  |    4.520(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.857(R)|      FAST  |    4.604(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.103(R)|      FAST  |    3.560(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.178(R)|      FAST  |    3.647(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.081(R)|      FAST  |    3.313(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.485(R)|      FAST  |    5.303(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.045(R)|      FAST  |    5.084(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.352(R)|      FAST  |    5.101(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.074(R)|      FAST  |    4.826(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.172(R)|      FAST  |    3.421(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    4.648(R)|      SLOW  |    2.450(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    6.570(R)|      SLOW  |    2.279(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    5.079(R)|      SLOW  |    3.355(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    4.641(R)|      SLOW  |    3.614(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    5.380(R)|      SLOW  |    1.640(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    4.449(R)|      SLOW  |    3.700(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    5.141(R)|      SLOW  |    0.327(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    4.371(R)|      SLOW  |    3.827(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    2.333(R)|      SLOW  |    3.645(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    3.547(R)|      SLOW  |    2.649(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    5.663(R)|      SLOW  |    2.142(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    5.374(R)|      SLOW  |    1.874(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    3.868(R)|      SLOW  |    3.691(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    4.878(R)|      SLOW  |    2.401(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    3.624(R)|      SLOW  |    3.494(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    3.530(R)|      SLOW  |    3.836(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.097(R)|      FAST  |    5.303(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.133(R)|      FAST  |    5.952(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.912(R)|      FAST  |    5.775(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.384(R)|      FAST  |    5.843(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.494(R)|      FAST  |    5.512(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    2.901(R)|      SLOW  |    5.528(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    2.643(R)|      SLOW  |    5.186(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    1.674(R)|      SLOW  |    5.284(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    4.308(R)|      SLOW  |    2.133(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    4.516(R)|      SLOW  |    2.689(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    6.309(R)|      SLOW  |    3.408(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    6.465(R)|      SLOW  |    3.196(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    6.079(R)|      SLOW  |    3.332(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    5.407(R)|      SLOW  |    3.955(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    5.948(R)|      SLOW  |    4.117(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    4.336(R)|      SLOW  |    4.984(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<20>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   11.456(R)|      SLOW  |    4.441(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   12.498(R)|      SLOW  |    3.234(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   13.046(R)|      SLOW  |    2.762(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   15.408(R)|      SLOW  |    4.187(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   11.284(R)|      SLOW  |    3.628(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   12.072(R)|      SLOW  |    3.863(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   14.125(R)|      SLOW  |    3.141(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   13.239(R)|      SLOW  |    4.573(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   12.453(R)|      SLOW  |    3.112(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   12.030(R)|      SLOW  |    5.008(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   11.535(R)|      SLOW  |    4.735(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   11.057(R)|      SLOW  |    4.116(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.262(R)|      FAST  |    4.776(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.865(R)|      FAST  |    5.853(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.417(R)|      FAST  |    4.732(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -1.414(R)|      FAST  |    4.754(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -1.265(R)|      FAST  |    5.655(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -1.171(R)|      FAST  |    5.141(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -1.096(R)|      FAST  |    5.477(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -1.119(R)|      FAST  |    4.839(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    1.093(R)|      SLOW  |    3.809(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    3.836(R)|      SLOW  |    6.319(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    1.355(R)|      SLOW  |    6.115(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    1.072(R)|      SLOW  |    6.022(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    2.325(R)|      SLOW  |    5.528(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    1.082(R)|      SLOW  |    5.207(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    2.248(R)|      SLOW  |    3.418(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    1.449(R)|      SLOW  |    6.082(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    3.096(R)|      SLOW  |    2.017(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    4.048(R)|      SLOW  |    2.875(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    3.149(R)|      SLOW  |    3.149(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    4.195(R)|      SLOW  |    3.071(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    3.357(R)|      SLOW  |    4.986(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    2.814(R)|      SLOW  |    4.436(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    4.484(R)|      SLOW  |    2.845(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    3.043(R)|      SLOW  |    4.368(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    0.518(R)|      FAST  |    3.070(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    0.179(R)|      FAST  |    4.311(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.579(R)|      FAST  |    4.959(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -1.039(R)|      FAST  |    5.040(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -1.438(R)|      FAST  |    5.669(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    0.329(R)|      FAST  |    5.984(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    0.057(R)|      SLOW  |    5.635(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.558(R)|      FAST  |    5.963(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    3.702(R)|      SLOW  |    2.495(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    4.490(R)|      SLOW  |    2.577(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    4.101(R)|      SLOW  |    3.241(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    4.068(R)|      SLOW  |    3.679(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    4.915(R)|      SLOW  |    3.490(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    4.522(R)|      SLOW  |    3.663(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    4.245(R)|      SLOW  |    3.488(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    5.401(R)|      SLOW  |    3.550(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    1.934(R)|      SLOW  |    4.426(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    2.046(R)|      SLOW  |    4.727(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    1.929(R)|      SLOW  |    4.400(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    2.762(R)|      SLOW  |    4.395(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    2.525(R)|      SLOW  |    4.437(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    2.971(R)|      SLOW  |    4.323(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    2.423(R)|      SLOW  |    4.543(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    3.100(R)|      SLOW  |    4.240(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    1.181(R)|      SLOW  |    4.640(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    2.269(R)|      SLOW  |    4.677(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    2.504(R)|      SLOW  |    4.417(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    2.956(R)|      SLOW  |    3.996(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    3.113(R)|      SLOW  |    4.636(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    2.901(R)|      SLOW  |    4.299(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    3.483(R)|      SLOW  |    4.828(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    3.127(R)|      SLOW  |    4.483(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |   -0.008(R)|      FAST  |    1.581(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.763(R)|      FAST  |    5.337(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -2.073(R)|      FAST  |    5.607(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.658(R)|      FAST  |    5.133(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -2.139(R)|      FAST  |    5.858(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -2.162(R)|      FAST  |    6.752(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -2.041(R)|      FAST  |    6.089(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -2.407(R)|      FAST  |    6.169(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.977(R)|      FAST  |    6.557(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.611(R)|      FAST  |    5.822(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.650(R)|      FAST  |    5.906(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.591(R)|      FAST  |    5.254(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -1.307(R)|      FAST  |    5.338(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.553(R)|      FAST  |    4.294(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.628(R)|      FAST  |    4.381(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.531(R)|      FAST  |    4.047(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.935(R)|      FAST  |    6.037(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.495(R)|      FAST  |    5.818(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.802(R)|      FAST  |    5.835(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.524(R)|      FAST  |    5.560(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.622(R)|      FAST  |    4.155(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    3.958(R)|      SLOW  |    3.184(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    5.880(R)|      SLOW  |    3.013(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    4.389(R)|      SLOW  |    4.089(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    3.951(R)|      SLOW  |    4.348(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    4.690(R)|      SLOW  |    2.374(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    3.759(R)|      SLOW  |    4.434(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    4.451(R)|      SLOW  |    1.061(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    3.681(R)|      SLOW  |    4.561(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    1.643(R)|      SLOW  |    4.379(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    2.857(R)|      SLOW  |    3.383(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    4.973(R)|      SLOW  |    2.876(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    4.684(R)|      SLOW  |    2.608(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    3.178(R)|      SLOW  |    4.425(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    4.188(R)|      SLOW  |    3.135(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    2.934(R)|      SLOW  |    4.228(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    2.840(R)|      SLOW  |    4.570(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |   -0.353(R)|      FAST  |    6.037(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |   -0.317(R)|      FAST  |    6.686(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.462(R)|      FAST  |    6.509(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |   -0.066(R)|      FAST  |    6.577(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.044(R)|      FAST  |    6.246(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    2.211(R)|      SLOW  |    6.262(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    1.953(R)|      SLOW  |    5.920(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    0.984(R)|      SLOW  |    6.018(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    3.618(R)|      SLOW  |    2.867(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    3.826(R)|      SLOW  |    3.423(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    5.619(R)|      SLOW  |    4.142(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    5.775(R)|      SLOW  |    3.930(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    5.389(R)|      SLOW  |    4.066(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    4.717(R)|      SLOW  |    4.689(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    5.258(R)|      SLOW  |    4.851(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    3.646(R)|      SLOW  |    5.718(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<21>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   13.371(R)|      SLOW  |    2.422(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   14.413(R)|      SLOW  |    1.215(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   14.961(R)|      SLOW  |    0.743(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   17.323(R)|      SLOW  |    2.168(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   13.199(R)|      SLOW  |    1.609(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   13.987(R)|      SLOW  |    1.844(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   16.040(R)|      SLOW  |    1.122(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   15.154(R)|      SLOW  |    2.554(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   14.368(R)|      SLOW  |    1.093(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   13.945(R)|      SLOW  |    2.989(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   13.450(R)|      SLOW  |    2.716(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   12.972(R)|      SLOW  |    2.097(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    1.714(R)|      SLOW  |    2.757(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.377(R)|      FAST  |    3.834(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    1.982(R)|      SLOW  |    2.713(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.172(R)|      FAST  |    2.735(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.023(R)|      FAST  |    3.636(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|    0.071(R)|      FAST  |    3.122(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|    0.146(R)|      FAST  |    3.458(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|    0.123(R)|      FAST  |    2.820(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    3.008(R)|      SLOW  |    1.790(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    5.751(R)|      SLOW  |    4.300(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    3.270(R)|      SLOW  |    4.096(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    2.987(R)|      SLOW  |    4.003(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    4.240(R)|      SLOW  |    3.509(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    2.997(R)|      SLOW  |    3.188(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    4.163(R)|      SLOW  |    1.399(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    3.364(R)|      SLOW  |    4.063(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    5.011(R)|      SLOW  |   -0.002(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    5.963(R)|      SLOW  |    0.856(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    5.064(R)|      SLOW  |    1.130(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    6.110(R)|      SLOW  |    1.052(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    5.272(R)|      SLOW  |    2.967(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    4.729(R)|      SLOW  |    2.417(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    6.399(R)|      SLOW  |    0.826(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    4.958(R)|      SLOW  |    2.349(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    2.384(R)|      SLOW  |    1.051(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    1.946(R)|      SLOW  |    2.292(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.663(R)|      FAST  |    2.940(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|    0.203(R)|      FAST  |    3.021(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.196(R)|      FAST  |    3.650(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    2.164(R)|      SLOW  |    3.965(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    1.972(R)|      SLOW  |    3.616(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    0.963(R)|      SLOW  |    3.944(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    5.617(R)|      SLOW  |    0.476(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    6.405(R)|      SLOW  |    0.558(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    6.016(R)|      SLOW  |    1.222(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    5.983(R)|      SLOW  |    1.660(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    6.830(R)|      SLOW  |    1.471(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    6.437(R)|      SLOW  |    1.644(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    6.160(R)|      SLOW  |    1.469(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    7.316(R)|      SLOW  |    1.531(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    3.849(R)|      SLOW  |    2.407(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    3.961(R)|      SLOW  |    2.708(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    3.844(R)|      SLOW  |    2.381(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    4.677(R)|      SLOW  |    2.376(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    4.440(R)|      SLOW  |    2.418(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    4.886(R)|      SLOW  |    2.304(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    4.338(R)|      SLOW  |    2.524(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    5.015(R)|      SLOW  |    2.221(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    3.096(R)|      SLOW  |    2.621(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    4.184(R)|      SLOW  |    2.658(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    4.419(R)|      SLOW  |    2.398(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    4.871(R)|      SLOW  |    1.977(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    5.028(R)|      SLOW  |    2.617(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    4.816(R)|      SLOW  |    2.280(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    5.398(R)|      SLOW  |    2.809(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    5.042(R)|      SLOW  |    2.464(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    1.688(R)|      SLOW  |   -0.437(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.521(R)|      FAST  |    3.318(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -0.831(R)|      FAST  |    3.588(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.416(R)|      FAST  |    3.114(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -0.897(R)|      FAST  |    3.839(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -0.920(R)|      FAST  |    4.733(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -0.799(R)|      FAST  |    4.070(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.165(R)|      FAST  |    4.150(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -0.735(R)|      FAST  |    4.538(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.369(R)|      FAST  |    3.803(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.408(R)|      FAST  |    3.887(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.349(R)|      FAST  |    3.235(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.065(R)|      FAST  |    3.319(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.311(R)|      FAST  |    2.275(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.386(R)|      FAST  |    2.362(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.289(R)|      FAST  |    2.028(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -0.693(R)|      FAST  |    4.018(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.253(R)|      FAST  |    3.799(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.560(R)|      FAST  |    3.816(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.282(R)|      FAST  |    3.541(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.380(R)|      FAST  |    2.136(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    5.873(R)|      SLOW  |    1.165(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    7.795(R)|      SLOW  |    0.994(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    6.304(R)|      SLOW  |    2.070(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    5.866(R)|      SLOW  |    2.329(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    6.605(R)|      SLOW  |    0.355(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    5.674(R)|      SLOW  |    2.415(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    6.366(R)|      SLOW  |   -0.958(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    5.596(R)|      SLOW  |    2.542(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    3.558(R)|      SLOW  |    2.360(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    4.772(R)|      SLOW  |    1.364(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    6.888(R)|      SLOW  |    0.857(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    6.599(R)|      SLOW  |    0.589(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    5.093(R)|      SLOW  |    2.406(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    6.103(R)|      SLOW  |    1.116(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    4.849(R)|      SLOW  |    2.209(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    4.755(R)|      SLOW  |    2.551(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.889(R)|      FAST  |    4.018(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.993(R)|      SLOW  |    4.667(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    1.973(R)|      SLOW  |    4.490(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    1.219(R)|      SLOW  |    4.558(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    1.558(R)|      SLOW  |    4.227(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    4.126(R)|      SLOW  |    4.243(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    3.868(R)|      SLOW  |    3.901(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    2.899(R)|      SLOW  |    3.999(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    5.533(R)|      SLOW  |    0.848(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    5.741(R)|      SLOW  |    1.404(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    7.534(R)|      SLOW  |    2.123(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    7.690(R)|      SLOW  |    1.911(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    7.304(R)|      SLOW  |    2.047(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    6.632(R)|      SLOW  |    2.670(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    7.173(R)|      SLOW  |    2.832(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    5.561(R)|      SLOW  |    3.699(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<22>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   13.618(R)|      SLOW  |    2.156(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   14.660(R)|      SLOW  |    0.949(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   15.208(R)|      SLOW  |    0.477(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   17.570(R)|      SLOW  |    1.902(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   13.446(R)|      SLOW  |    1.343(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   14.234(R)|      SLOW  |    1.578(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   16.287(R)|      SLOW  |    0.856(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   15.401(R)|      SLOW  |    2.288(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   14.615(R)|      SLOW  |    0.827(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   14.192(R)|      SLOW  |    2.723(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   13.697(R)|      SLOW  |    2.450(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   13.219(R)|      SLOW  |    1.831(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    1.961(R)|      SLOW  |    2.491(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.551(R)|      FAST  |    3.568(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    2.229(R)|      SLOW  |    2.447(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|    0.002(R)|      FAST  |    2.469(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|    0.151(R)|      FAST  |    3.370(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|    0.245(R)|      FAST  |    2.856(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|    0.320(R)|      FAST  |    3.192(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|    0.297(R)|      FAST  |    2.554(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    3.255(R)|      SLOW  |    1.524(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    5.998(R)|      SLOW  |    4.034(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    3.517(R)|      SLOW  |    3.830(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    3.234(R)|      SLOW  |    3.737(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    4.487(R)|      SLOW  |    3.243(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    3.244(R)|      SLOW  |    2.922(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    4.410(R)|      SLOW  |    1.133(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    3.611(R)|      SLOW  |    3.797(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    5.258(R)|      SLOW  |   -0.268(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    6.210(R)|      SLOW  |    0.590(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    5.311(R)|      SLOW  |    0.864(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    6.357(R)|      SLOW  |    0.786(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    5.519(R)|      SLOW  |    2.701(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    4.976(R)|      SLOW  |    2.151(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    6.646(R)|      SLOW  |    0.560(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    5.205(R)|      SLOW  |    2.083(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    2.631(R)|      SLOW  |    0.785(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    2.193(R)|      SLOW  |    2.026(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.837(R)|      FAST  |    2.674(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|    0.377(R)|      FAST  |    2.755(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.022(R)|      FAST  |    3.384(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    2.411(R)|      SLOW  |    3.699(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    2.219(R)|      SLOW  |    3.350(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    1.210(R)|      SLOW  |    3.678(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    5.864(R)|      SLOW  |    0.210(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    6.652(R)|      SLOW  |    0.292(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    6.263(R)|      SLOW  |    0.956(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    6.230(R)|      SLOW  |    1.394(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    7.077(R)|      SLOW  |    1.205(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    6.684(R)|      SLOW  |    1.378(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    6.407(R)|      SLOW  |    1.203(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    7.563(R)|      SLOW  |    1.265(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    4.096(R)|      SLOW  |    2.141(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    4.208(R)|      SLOW  |    2.442(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    4.091(R)|      SLOW  |    2.115(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    4.924(R)|      SLOW  |    2.110(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    4.687(R)|      SLOW  |    2.152(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    5.133(R)|      SLOW  |    2.038(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    4.585(R)|      SLOW  |    2.258(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    5.262(R)|      SLOW  |    1.955(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    3.343(R)|      SLOW  |    2.355(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    4.431(R)|      SLOW  |    2.392(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    4.666(R)|      SLOW  |    2.132(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    5.118(R)|      SLOW  |    1.711(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    5.275(R)|      SLOW  |    2.351(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    5.063(R)|      SLOW  |    2.014(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    5.645(R)|      SLOW  |    2.543(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    5.289(R)|      SLOW  |    2.198(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    1.935(R)|      SLOW  |   -0.625(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.347(R)|      FAST  |    3.052(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -0.657(R)|      FAST  |    3.322(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.242(R)|      FAST  |    2.848(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -0.723(R)|      FAST  |    3.573(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -0.746(R)|      FAST  |    4.467(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -0.625(R)|      FAST  |    3.804(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -0.991(R)|      FAST  |    3.884(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -0.561(R)|      FAST  |    4.272(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.195(R)|      FAST  |    3.537(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.234(R)|      FAST  |    3.621(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.175(R)|      FAST  |    2.969(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |    0.109(R)|      FAST  |    3.053(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.137(R)|      FAST  |    2.009(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.212(R)|      FAST  |    2.096(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.115(R)|      FAST  |    1.762(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -0.519(R)|      FAST  |    3.752(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.079(R)|      FAST  |    3.533(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.386(R)|      FAST  |    3.550(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.108(R)|      FAST  |    3.275(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.206(R)|      FAST  |    1.870(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    6.120(R)|      SLOW  |    0.899(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    8.042(R)|      SLOW  |    0.728(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    6.551(R)|      SLOW  |    1.804(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    6.113(R)|      SLOW  |    2.063(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    6.852(R)|      SLOW  |    0.089(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    5.921(R)|      SLOW  |    2.149(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    6.613(R)|      SLOW  |   -1.211(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    5.843(R)|      SLOW  |    2.276(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    3.805(R)|      SLOW  |    2.094(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    5.019(R)|      SLOW  |    1.098(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    7.135(R)|      SLOW  |    0.591(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    6.846(R)|      SLOW  |    0.323(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    5.340(R)|      SLOW  |    2.140(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    6.350(R)|      SLOW  |    0.850(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    5.096(R)|      SLOW  |    1.943(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    5.002(R)|      SLOW  |    2.285(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    1.110(R)|      SLOW  |    3.752(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    1.240(R)|      SLOW  |    4.401(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    2.220(R)|      SLOW  |    4.224(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    1.466(R)|      SLOW  |    4.292(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    1.805(R)|      SLOW  |    3.961(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    4.373(R)|      SLOW  |    3.977(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    4.115(R)|      SLOW  |    3.635(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    3.146(R)|      SLOW  |    3.733(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    5.780(R)|      SLOW  |    0.582(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    5.988(R)|      SLOW  |    1.138(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    7.781(R)|      SLOW  |    1.857(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    7.937(R)|      SLOW  |    1.645(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    7.551(R)|      SLOW  |    1.781(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    6.879(R)|      SLOW  |    2.404(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    7.420(R)|      SLOW  |    2.566(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    5.808(R)|      SLOW  |    3.433(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<23>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   12.533(R)|      SLOW  |    3.309(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   13.575(R)|      SLOW  |    2.102(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   14.123(R)|      SLOW  |    1.630(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   16.485(R)|      SLOW  |    3.055(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   12.361(R)|      SLOW  |    2.496(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   13.149(R)|      SLOW  |    2.731(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   15.202(R)|      SLOW  |    2.009(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   14.316(R)|      SLOW  |    3.441(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   13.530(R)|      SLOW  |    1.980(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   13.107(R)|      SLOW  |    3.876(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   12.612(R)|      SLOW  |    3.603(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   12.134(R)|      SLOW  |    2.984(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    1.017(R)|      FAST  |    3.644(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.110(R)|      FAST  |    4.721(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    1.172(R)|      FAST  |    3.600(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.659(R)|      FAST  |    3.622(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.510(R)|      FAST  |    4.523(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.416(R)|      FAST  |    4.009(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.341(R)|      FAST  |    4.345(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.364(R)|      FAST  |    3.707(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    2.170(R)|      SLOW  |    2.677(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    4.913(R)|      SLOW  |    5.187(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    2.432(R)|      SLOW  |    4.983(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    2.149(R)|      SLOW  |    4.890(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    3.402(R)|      SLOW  |    4.396(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    2.159(R)|      SLOW  |    4.075(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    3.325(R)|      SLOW  |    2.286(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    2.526(R)|      SLOW  |    4.950(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    4.173(R)|      SLOW  |    0.885(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    5.125(R)|      SLOW  |    1.743(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    4.226(R)|      SLOW  |    2.017(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    5.272(R)|      SLOW  |    1.939(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    4.434(R)|      SLOW  |    3.854(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    3.891(R)|      SLOW  |    3.304(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    5.561(R)|      SLOW  |    1.713(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    4.120(R)|      SLOW  |    3.236(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    1.546(R)|      SLOW  |    1.938(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    1.108(R)|      SLOW  |    3.179(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.176(R)|      FAST  |    3.827(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.284(R)|      FAST  |    3.908(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.683(R)|      FAST  |    4.537(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    1.326(R)|      SLOW  |    4.852(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    1.134(R)|      SLOW  |    4.503(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    0.197(R)|      FAST  |    4.831(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    4.779(R)|      SLOW  |    1.363(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    5.567(R)|      SLOW  |    1.445(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    5.178(R)|      SLOW  |    2.109(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    5.145(R)|      SLOW  |    2.547(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    5.992(R)|      SLOW  |    2.358(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    5.599(R)|      SLOW  |    2.531(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    5.322(R)|      SLOW  |    2.356(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    6.478(R)|      SLOW  |    2.418(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    3.011(R)|      SLOW  |    3.294(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    3.123(R)|      SLOW  |    3.595(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    3.006(R)|      SLOW  |    3.268(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    3.839(R)|      SLOW  |    3.263(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    3.602(R)|      SLOW  |    3.305(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    4.048(R)|      SLOW  |    3.191(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    3.500(R)|      SLOW  |    3.411(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    4.177(R)|      SLOW  |    3.108(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    2.258(R)|      SLOW  |    3.508(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    3.346(R)|      SLOW  |    3.545(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    3.581(R)|      SLOW  |    3.285(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    4.033(R)|      SLOW  |    2.864(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    4.190(R)|      SLOW  |    3.504(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    3.978(R)|      SLOW  |    3.167(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    4.560(R)|      SLOW  |    3.696(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    4.204(R)|      SLOW  |    3.351(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    0.850(R)|      SLOW  |    0.449(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.008(R)|      FAST  |    4.205(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.318(R)|      FAST  |    4.475(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.903(R)|      FAST  |    4.001(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.384(R)|      FAST  |    4.726(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.407(R)|      FAST  |    5.620(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.286(R)|      FAST  |    4.957(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.652(R)|      FAST  |    5.037(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.222(R)|      FAST  |    5.425(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.856(R)|      FAST  |    4.690(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.895(R)|      FAST  |    4.774(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.836(R)|      FAST  |    4.122(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.552(R)|      FAST  |    4.206(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.798(R)|      FAST  |    3.162(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.873(R)|      FAST  |    3.249(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.776(R)|      FAST  |    2.915(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.180(R)|      FAST  |    4.905(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.740(R)|      FAST  |    4.686(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.047(R)|      FAST  |    4.703(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.769(R)|      FAST  |    4.428(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.867(R)|      FAST  |    3.023(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    5.035(R)|      SLOW  |    2.052(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    6.957(R)|      SLOW  |    1.881(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    5.466(R)|      SLOW  |    2.957(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    5.028(R)|      SLOW  |    3.216(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    5.767(R)|      SLOW  |    1.242(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    4.836(R)|      SLOW  |    3.302(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    5.528(R)|      SLOW  |   -0.071(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    4.758(R)|      SLOW  |    3.429(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    2.720(R)|      SLOW  |    3.247(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    3.934(R)|      SLOW  |    2.251(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    6.050(R)|      SLOW  |    1.744(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    5.761(R)|      SLOW  |    1.476(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    4.255(R)|      SLOW  |    3.293(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    5.265(R)|      SLOW  |    2.003(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    4.011(R)|      SLOW  |    3.096(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    3.917(R)|      SLOW  |    3.438(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.402(R)|      FAST  |    4.905(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.438(R)|      FAST  |    5.554(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    1.217(R)|      FAST  |    5.377(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.689(R)|      FAST  |    5.445(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.799(R)|      FAST  |    5.114(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    3.288(R)|      SLOW  |    5.130(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    3.030(R)|      SLOW  |    4.788(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    2.061(R)|      SLOW  |    4.886(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    4.695(R)|      SLOW  |    1.735(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    4.903(R)|      SLOW  |    2.291(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    6.696(R)|      SLOW  |    3.010(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    6.852(R)|      SLOW  |    2.798(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    6.466(R)|      SLOW  |    2.934(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    5.794(R)|      SLOW  |    3.557(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    6.335(R)|      SLOW  |    3.719(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    4.723(R)|      SLOW  |    4.586(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<24>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   13.148(R)|      SLOW  |    2.659(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   14.190(R)|      SLOW  |    1.452(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   14.738(R)|      SLOW  |    0.980(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   17.100(R)|      SLOW  |    2.405(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   12.976(R)|      SLOW  |    1.846(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   13.764(R)|      SLOW  |    2.081(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   15.817(R)|      SLOW  |    1.359(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   14.931(R)|      SLOW  |    2.791(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   14.145(R)|      SLOW  |    1.330(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   13.722(R)|      SLOW  |    3.226(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   13.227(R)|      SLOW  |    2.953(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   12.749(R)|      SLOW  |    2.334(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    1.491(R)|      SLOW  |    2.994(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.271(R)|      FAST  |    4.071(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    1.759(R)|      SLOW  |    2.950(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.278(R)|      FAST  |    2.972(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.129(R)|      FAST  |    3.873(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.035(R)|      FAST  |    3.359(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|    0.040(R)|      FAST  |    3.695(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|    0.017(R)|      FAST  |    3.057(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    2.785(R)|      SLOW  |    2.027(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    5.528(R)|      SLOW  |    4.537(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    3.047(R)|      SLOW  |    4.333(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    2.764(R)|      SLOW  |    4.240(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    4.017(R)|      SLOW  |    3.746(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    2.774(R)|      SLOW  |    3.425(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    3.940(R)|      SLOW  |    1.636(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    3.141(R)|      SLOW  |    4.300(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    4.788(R)|      SLOW  |    0.235(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    5.740(R)|      SLOW  |    1.093(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    4.841(R)|      SLOW  |    1.367(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    5.887(R)|      SLOW  |    1.289(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    5.049(R)|      SLOW  |    3.204(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    4.506(R)|      SLOW  |    2.654(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    6.176(R)|      SLOW  |    1.063(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    4.735(R)|      SLOW  |    2.586(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    2.161(R)|      SLOW  |    1.288(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    1.723(R)|      SLOW  |    2.529(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.557(R)|      FAST  |    3.177(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|    0.097(R)|      FAST  |    3.258(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.302(R)|      FAST  |    3.887(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    1.941(R)|      SLOW  |    4.202(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    1.749(R)|      SLOW  |    3.853(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    0.740(R)|      SLOW  |    4.181(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    5.394(R)|      SLOW  |    0.713(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    6.182(R)|      SLOW  |    0.795(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    5.793(R)|      SLOW  |    1.459(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    5.760(R)|      SLOW  |    1.897(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    6.607(R)|      SLOW  |    1.708(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    6.214(R)|      SLOW  |    1.881(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    5.937(R)|      SLOW  |    1.706(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    7.093(R)|      SLOW  |    1.768(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    3.626(R)|      SLOW  |    2.644(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    3.738(R)|      SLOW  |    2.945(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    3.621(R)|      SLOW  |    2.618(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    4.454(R)|      SLOW  |    2.613(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    4.217(R)|      SLOW  |    2.655(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    4.663(R)|      SLOW  |    2.541(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    4.115(R)|      SLOW  |    2.761(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    4.792(R)|      SLOW  |    2.458(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    2.873(R)|      SLOW  |    2.858(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    3.961(R)|      SLOW  |    2.895(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    4.196(R)|      SLOW  |    2.635(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    4.648(R)|      SLOW  |    2.214(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    4.805(R)|      SLOW  |    2.854(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    4.593(R)|      SLOW  |    2.517(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    5.175(R)|      SLOW  |    3.046(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    4.819(R)|      SLOW  |    2.701(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    1.465(R)|      SLOW  |   -0.201(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.627(R)|      FAST  |    3.555(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -0.937(R)|      FAST  |    3.825(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.522(R)|      FAST  |    3.351(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.003(R)|      FAST  |    4.076(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.026(R)|      FAST  |    4.970(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -0.905(R)|      FAST  |    4.307(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.271(R)|      FAST  |    4.387(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -0.841(R)|      FAST  |    4.775(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.475(R)|      FAST  |    4.040(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.514(R)|      FAST  |    4.124(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.455(R)|      FAST  |    3.472(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.171(R)|      FAST  |    3.556(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.417(R)|      FAST  |    2.512(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.492(R)|      FAST  |    2.599(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.395(R)|      FAST  |    2.265(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -0.799(R)|      FAST  |    4.255(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.359(R)|      FAST  |    4.036(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.666(R)|      FAST  |    4.053(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.388(R)|      FAST  |    3.778(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.486(R)|      FAST  |    2.373(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    5.650(R)|      SLOW  |    1.402(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    7.572(R)|      SLOW  |    1.231(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    6.081(R)|      SLOW  |    2.307(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    5.643(R)|      SLOW  |    2.566(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    6.382(R)|      SLOW  |    0.592(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    5.451(R)|      SLOW  |    2.652(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    6.143(R)|      SLOW  |   -0.721(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    5.373(R)|      SLOW  |    2.779(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    3.335(R)|      SLOW  |    2.597(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    4.549(R)|      SLOW  |    1.601(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    6.665(R)|      SLOW  |    1.094(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    6.376(R)|      SLOW  |    0.826(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    4.870(R)|      SLOW  |    2.643(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    5.880(R)|      SLOW  |    1.353(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    4.626(R)|      SLOW  |    2.446(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    4.532(R)|      SLOW  |    2.788(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.783(R)|      FAST  |    4.255(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.819(R)|      FAST  |    4.904(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    1.750(R)|      SLOW  |    4.727(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    1.070(R)|      FAST  |    4.795(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    1.335(R)|      SLOW  |    4.464(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    3.903(R)|      SLOW  |    4.480(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    3.645(R)|      SLOW  |    4.138(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    2.676(R)|      SLOW  |    4.236(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    5.310(R)|      SLOW  |    1.085(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    5.518(R)|      SLOW  |    1.641(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    7.311(R)|      SLOW  |    2.360(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    7.467(R)|      SLOW  |    2.148(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    7.081(R)|      SLOW  |    2.284(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    6.409(R)|      SLOW  |    2.907(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    6.950(R)|      SLOW  |    3.069(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    5.338(R)|      SLOW  |    3.936(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<25>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   12.466(R)|      SLOW  |    3.379(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   13.508(R)|      SLOW  |    2.172(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   14.056(R)|      SLOW  |    1.700(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   16.418(R)|      SLOW  |    3.125(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   12.294(R)|      SLOW  |    2.566(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   13.082(R)|      SLOW  |    2.801(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   15.135(R)|      SLOW  |    2.079(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   14.249(R)|      SLOW  |    3.511(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   13.463(R)|      SLOW  |    2.050(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   13.040(R)|      SLOW  |    3.946(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   12.545(R)|      SLOW  |    3.673(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   12.067(R)|      SLOW  |    3.054(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.971(R)|      FAST  |    3.714(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.156(R)|      FAST  |    4.791(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    1.126(R)|      FAST  |    3.670(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.705(R)|      FAST  |    3.692(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.556(R)|      FAST  |    4.593(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.462(R)|      FAST  |    4.079(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.387(R)|      FAST  |    4.415(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.410(R)|      FAST  |    3.777(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    2.103(R)|      SLOW  |    2.747(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    4.846(R)|      SLOW  |    5.257(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    2.365(R)|      SLOW  |    5.053(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    2.082(R)|      SLOW  |    4.960(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    3.335(R)|      SLOW  |    4.466(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    2.092(R)|      SLOW  |    4.145(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    3.258(R)|      SLOW  |    2.356(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    2.459(R)|      SLOW  |    5.020(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    4.106(R)|      SLOW  |    0.955(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    5.058(R)|      SLOW  |    1.813(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    4.159(R)|      SLOW  |    2.087(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    5.205(R)|      SLOW  |    2.009(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    4.367(R)|      SLOW  |    3.924(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    3.824(R)|      SLOW  |    3.374(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    5.494(R)|      SLOW  |    1.783(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    4.053(R)|      SLOW  |    3.306(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    1.479(R)|      SLOW  |    2.008(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    1.041(R)|      SLOW  |    3.249(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.130(R)|      FAST  |    3.897(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.330(R)|      FAST  |    3.978(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.729(R)|      FAST  |    4.607(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    1.259(R)|      SLOW  |    4.922(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    1.067(R)|      SLOW  |    4.573(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    0.151(R)|      FAST  |    4.901(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    4.712(R)|      SLOW  |    1.433(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    5.500(R)|      SLOW  |    1.515(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    5.111(R)|      SLOW  |    2.179(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    5.078(R)|      SLOW  |    2.617(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    5.925(R)|      SLOW  |    2.428(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    5.532(R)|      SLOW  |    2.601(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    5.255(R)|      SLOW  |    2.426(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    6.411(R)|      SLOW  |    2.488(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    2.944(R)|      SLOW  |    3.364(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    3.056(R)|      SLOW  |    3.665(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    2.939(R)|      SLOW  |    3.338(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    3.772(R)|      SLOW  |    3.333(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    3.535(R)|      SLOW  |    3.375(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    3.981(R)|      SLOW  |    3.261(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    3.433(R)|      SLOW  |    3.481(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    4.110(R)|      SLOW  |    3.178(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    2.191(R)|      SLOW  |    3.578(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    3.279(R)|      SLOW  |    3.615(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    3.514(R)|      SLOW  |    3.355(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    3.966(R)|      SLOW  |    2.934(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    4.123(R)|      SLOW  |    3.574(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    3.911(R)|      SLOW  |    3.237(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    4.493(R)|      SLOW  |    3.766(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    4.137(R)|      SLOW  |    3.421(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    0.783(R)|      SLOW  |    0.519(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.054(R)|      FAST  |    4.275(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.364(R)|      FAST  |    4.545(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.949(R)|      FAST  |    4.071(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.430(R)|      FAST  |    4.796(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.453(R)|      FAST  |    5.690(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.332(R)|      FAST  |    5.027(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.698(R)|      FAST  |    5.107(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.268(R)|      FAST  |    5.495(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.902(R)|      FAST  |    4.760(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.941(R)|      FAST  |    4.844(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.882(R)|      FAST  |    4.192(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.598(R)|      FAST  |    4.276(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.844(R)|      FAST  |    3.232(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.919(R)|      FAST  |    3.319(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.822(R)|      FAST  |    2.985(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.226(R)|      FAST  |    4.975(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.786(R)|      FAST  |    4.756(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.093(R)|      FAST  |    4.773(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.815(R)|      FAST  |    4.498(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.913(R)|      FAST  |    3.093(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    4.968(R)|      SLOW  |    2.122(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    6.890(R)|      SLOW  |    1.951(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    5.399(R)|      SLOW  |    3.027(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    4.961(R)|      SLOW  |    3.286(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    5.700(R)|      SLOW  |    1.312(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    4.769(R)|      SLOW  |    3.372(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    5.461(R)|      SLOW  |   -0.001(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    4.691(R)|      SLOW  |    3.499(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    2.653(R)|      SLOW  |    3.317(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    3.867(R)|      SLOW  |    2.321(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    5.983(R)|      SLOW  |    1.814(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    5.694(R)|      SLOW  |    1.546(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    4.188(R)|      SLOW  |    3.363(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    5.198(R)|      SLOW  |    2.073(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    3.944(R)|      SLOW  |    3.166(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    3.850(R)|      SLOW  |    3.508(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.356(R)|      FAST  |    4.975(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.392(R)|      FAST  |    5.624(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    1.171(R)|      FAST  |    5.447(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.643(R)|      FAST  |    5.515(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.753(R)|      FAST  |    5.184(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    3.221(R)|      SLOW  |    5.200(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    2.963(R)|      SLOW  |    4.858(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    1.994(R)|      SLOW  |    4.956(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    4.628(R)|      SLOW  |    1.805(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    4.836(R)|      SLOW  |    2.361(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    6.629(R)|      SLOW  |    3.080(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    6.785(R)|      SLOW  |    2.868(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    6.399(R)|      SLOW  |    3.004(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    5.727(R)|      SLOW  |    3.627(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    6.268(R)|      SLOW  |    3.789(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    4.656(R)|      SLOW  |    4.656(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<26>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   12.719(R)|      SLOW  |    3.108(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   13.761(R)|      SLOW  |    1.901(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   14.309(R)|      SLOW  |    1.429(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   16.671(R)|      SLOW  |    2.854(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   12.547(R)|      SLOW  |    2.295(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   13.335(R)|      SLOW  |    2.530(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   15.388(R)|      SLOW  |    1.808(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   14.502(R)|      SLOW  |    3.240(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   13.716(R)|      SLOW  |    1.779(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   13.293(R)|      SLOW  |    3.675(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   12.798(R)|      SLOW  |    3.402(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   12.320(R)|      SLOW  |    2.783(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    1.086(R)|      FAST  |    3.443(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.041(R)|      FAST  |    4.520(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    1.330(R)|      SLOW  |    3.399(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.590(R)|      FAST  |    3.421(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.441(R)|      FAST  |    4.322(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.347(R)|      FAST  |    3.808(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.272(R)|      FAST  |    4.144(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.295(R)|      FAST  |    3.506(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    2.356(R)|      SLOW  |    2.476(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    5.099(R)|      SLOW  |    4.986(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    2.618(R)|      SLOW  |    4.782(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    2.335(R)|      SLOW  |    4.689(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    3.588(R)|      SLOW  |    4.195(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    2.345(R)|      SLOW  |    3.874(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    3.511(R)|      SLOW  |    2.085(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    2.712(R)|      SLOW  |    4.749(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    4.359(R)|      SLOW  |    0.684(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    5.311(R)|      SLOW  |    1.542(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    4.412(R)|      SLOW  |    1.816(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    5.458(R)|      SLOW  |    1.738(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    4.620(R)|      SLOW  |    3.653(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    4.077(R)|      SLOW  |    3.103(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    5.747(R)|      SLOW  |    1.512(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    4.306(R)|      SLOW  |    3.035(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    1.732(R)|      SLOW  |    1.737(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    1.294(R)|      SLOW  |    2.978(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.245(R)|      FAST  |    3.626(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.215(R)|      FAST  |    3.707(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.614(R)|      FAST  |    4.336(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    1.512(R)|      SLOW  |    4.651(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    1.320(R)|      SLOW  |    4.302(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    0.311(R)|      SLOW  |    4.630(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    4.965(R)|      SLOW  |    1.162(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    5.753(R)|      SLOW  |    1.244(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    5.364(R)|      SLOW  |    1.908(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    5.331(R)|      SLOW  |    2.346(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    6.178(R)|      SLOW  |    2.157(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    5.785(R)|      SLOW  |    2.330(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    5.508(R)|      SLOW  |    2.155(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    6.664(R)|      SLOW  |    2.217(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    3.197(R)|      SLOW  |    3.093(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    3.309(R)|      SLOW  |    3.394(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    3.192(R)|      SLOW  |    3.067(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    4.025(R)|      SLOW  |    3.062(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    3.788(R)|      SLOW  |    3.104(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    4.234(R)|      SLOW  |    2.990(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    3.686(R)|      SLOW  |    3.210(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    4.363(R)|      SLOW  |    2.907(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    2.444(R)|      SLOW  |    3.307(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    3.532(R)|      SLOW  |    3.344(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    3.767(R)|      SLOW  |    3.084(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    4.219(R)|      SLOW  |    2.663(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    4.376(R)|      SLOW  |    3.303(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    4.164(R)|      SLOW  |    2.966(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    4.746(R)|      SLOW  |    3.495(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    4.390(R)|      SLOW  |    3.150(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    1.036(R)|      SLOW  |    0.248(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.939(R)|      FAST  |    4.004(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.249(R)|      FAST  |    4.274(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.834(R)|      FAST  |    3.800(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.315(R)|      FAST  |    4.525(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.338(R)|      FAST  |    5.419(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.217(R)|      FAST  |    4.756(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.583(R)|      FAST  |    4.836(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.153(R)|      FAST  |    5.224(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.787(R)|      FAST  |    4.489(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.826(R)|      FAST  |    4.573(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.767(R)|      FAST  |    3.921(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.483(R)|      FAST  |    4.005(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.729(R)|      FAST  |    2.961(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.804(R)|      FAST  |    3.048(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.707(R)|      FAST  |    2.714(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.111(R)|      FAST  |    4.704(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.671(R)|      FAST  |    4.485(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.978(R)|      FAST  |    4.502(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.700(R)|      FAST  |    4.227(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.798(R)|      FAST  |    2.822(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    5.221(R)|      SLOW  |    1.851(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    7.143(R)|      SLOW  |    1.680(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    5.652(R)|      SLOW  |    2.756(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    5.214(R)|      SLOW  |    3.015(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    5.953(R)|      SLOW  |    1.041(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    5.022(R)|      SLOW  |    3.101(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    5.714(R)|      SLOW  |   -0.272(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    4.944(R)|      SLOW  |    3.228(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    2.906(R)|      SLOW  |    3.046(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    4.120(R)|      SLOW  |    2.050(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    6.236(R)|      SLOW  |    1.543(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    5.947(R)|      SLOW  |    1.275(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    4.441(R)|      SLOW  |    3.092(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    5.451(R)|      SLOW  |    1.802(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    4.197(R)|      SLOW  |    2.895(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    4.103(R)|      SLOW  |    3.237(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.471(R)|      FAST  |    4.704(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.507(R)|      FAST  |    5.353(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    1.321(R)|      SLOW  |    5.176(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.758(R)|      FAST  |    5.244(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.906(R)|      SLOW  |    4.913(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    3.474(R)|      SLOW  |    4.929(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    3.216(R)|      SLOW  |    4.587(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    2.247(R)|      SLOW  |    4.685(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    4.881(R)|      SLOW  |    1.534(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    5.089(R)|      SLOW  |    2.090(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    6.882(R)|      SLOW  |    2.809(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    7.038(R)|      SLOW  |    2.597(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    6.652(R)|      SLOW  |    2.733(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    5.980(R)|      SLOW  |    3.356(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    6.521(R)|      SLOW  |    3.518(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    4.909(R)|      SLOW  |    4.385(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<27>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   12.728(R)|      SLOW  |    3.100(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   13.770(R)|      SLOW  |    1.893(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   14.318(R)|      SLOW  |    1.421(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   16.680(R)|      SLOW  |    2.846(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   12.556(R)|      SLOW  |    2.287(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   13.344(R)|      SLOW  |    2.522(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   15.397(R)|      SLOW  |    1.800(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   14.511(R)|      SLOW  |    3.232(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   13.725(R)|      SLOW  |    1.771(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   13.302(R)|      SLOW  |    3.667(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   12.807(R)|      SLOW  |    3.394(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   12.329(R)|      SLOW  |    2.775(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    1.129(R)|      FAST  |    3.435(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|    0.002(R)|      FAST  |    4.512(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    1.339(R)|      SLOW  |    3.391(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.547(R)|      FAST  |    3.413(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.398(R)|      FAST  |    4.314(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.304(R)|      FAST  |    3.800(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.229(R)|      FAST  |    4.136(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.252(R)|      FAST  |    3.498(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    2.365(R)|      SLOW  |    2.468(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    5.108(R)|      SLOW  |    4.978(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    2.627(R)|      SLOW  |    4.774(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    2.344(R)|      SLOW  |    4.681(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    3.597(R)|      SLOW  |    4.187(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    2.354(R)|      SLOW  |    3.866(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    3.520(R)|      SLOW  |    2.077(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    2.721(R)|      SLOW  |    4.741(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    4.368(R)|      SLOW  |    0.676(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    5.320(R)|      SLOW  |    1.534(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    4.421(R)|      SLOW  |    1.808(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    5.467(R)|      SLOW  |    1.730(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    4.629(R)|      SLOW  |    3.645(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    4.086(R)|      SLOW  |    3.095(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    5.756(R)|      SLOW  |    1.504(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    4.315(R)|      SLOW  |    3.027(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    1.741(R)|      SLOW  |    1.729(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    1.303(R)|      SLOW  |    2.970(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.288(R)|      FAST  |    3.618(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.172(R)|      FAST  |    3.699(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.571(R)|      FAST  |    4.328(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    1.521(R)|      SLOW  |    4.643(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    1.329(R)|      SLOW  |    4.294(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    0.320(R)|      SLOW  |    4.622(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    4.974(R)|      SLOW  |    1.154(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    5.762(R)|      SLOW  |    1.236(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    5.373(R)|      SLOW  |    1.900(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    5.340(R)|      SLOW  |    2.338(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    6.187(R)|      SLOW  |    2.149(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    5.794(R)|      SLOW  |    2.322(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    5.517(R)|      SLOW  |    2.147(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    6.673(R)|      SLOW  |    2.209(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    3.206(R)|      SLOW  |    3.085(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    3.318(R)|      SLOW  |    3.386(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    3.201(R)|      SLOW  |    3.059(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    4.034(R)|      SLOW  |    3.054(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    3.797(R)|      SLOW  |    3.096(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    4.243(R)|      SLOW  |    2.982(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    3.695(R)|      SLOW  |    3.202(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    4.372(R)|      SLOW  |    2.899(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    2.453(R)|      SLOW  |    3.299(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    3.541(R)|      SLOW  |    3.336(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    3.776(R)|      SLOW  |    3.076(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    4.228(R)|      SLOW  |    2.655(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    4.385(R)|      SLOW  |    3.295(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    4.173(R)|      SLOW  |    2.958(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    4.755(R)|      SLOW  |    3.487(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    4.399(R)|      SLOW  |    3.142(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    1.045(R)|      SLOW  |    0.240(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.896(R)|      FAST  |    3.996(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.206(R)|      FAST  |    4.266(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.791(R)|      FAST  |    3.792(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.272(R)|      FAST  |    4.517(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.295(R)|      FAST  |    5.411(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.174(R)|      FAST  |    4.748(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.540(R)|      FAST  |    4.828(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.110(R)|      FAST  |    5.216(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.744(R)|      FAST  |    4.481(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.783(R)|      FAST  |    4.565(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.724(R)|      FAST  |    3.913(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.440(R)|      FAST  |    3.997(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.686(R)|      FAST  |    2.953(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.761(R)|      FAST  |    3.040(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.664(R)|      FAST  |    2.706(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.068(R)|      FAST  |    4.696(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.628(R)|      FAST  |    4.477(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.935(R)|      FAST  |    4.494(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.657(R)|      FAST  |    4.219(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.755(R)|      FAST  |    2.814(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    5.230(R)|      SLOW  |    1.843(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    7.152(R)|      SLOW  |    1.672(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    5.661(R)|      SLOW  |    2.748(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    5.223(R)|      SLOW  |    3.007(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    5.962(R)|      SLOW  |    1.033(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    5.031(R)|      SLOW  |    3.093(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    5.723(R)|      SLOW  |   -0.280(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    4.953(R)|      SLOW  |    3.220(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    2.915(R)|      SLOW  |    3.038(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    4.129(R)|      SLOW  |    2.042(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    6.245(R)|      SLOW  |    1.535(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    5.956(R)|      SLOW  |    1.267(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    4.450(R)|      SLOW  |    3.084(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    5.460(R)|      SLOW  |    1.794(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    4.206(R)|      SLOW  |    2.887(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    4.112(R)|      SLOW  |    3.229(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.514(R)|      FAST  |    4.696(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.550(R)|      FAST  |    5.345(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    1.330(R)|      SLOW  |    5.168(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.801(R)|      FAST  |    5.236(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.915(R)|      SLOW  |    4.905(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    3.483(R)|      SLOW  |    4.921(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    3.225(R)|      SLOW  |    4.579(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    2.256(R)|      SLOW  |    4.677(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    4.890(R)|      SLOW  |    1.526(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    5.098(R)|      SLOW  |    2.082(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    6.891(R)|      SLOW  |    2.801(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    7.047(R)|      SLOW  |    2.589(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    6.661(R)|      SLOW  |    2.725(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    5.989(R)|      SLOW  |    3.348(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    6.530(R)|      SLOW  |    3.510(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    4.918(R)|      SLOW  |    4.377(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<28>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   12.221(R)|      SLOW  |    3.635(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   13.263(R)|      SLOW  |    2.428(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   13.811(R)|      SLOW  |    1.956(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   16.173(R)|      SLOW  |    3.381(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   12.049(R)|      SLOW  |    2.822(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   12.837(R)|      SLOW  |    3.057(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   14.890(R)|      SLOW  |    2.335(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   14.004(R)|      SLOW  |    3.767(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   13.218(R)|      SLOW  |    2.306(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   12.795(R)|      SLOW  |    4.202(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   12.300(R)|      SLOW  |    3.929(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   11.822(R)|      SLOW  |    3.310(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.772(R)|      FAST  |    3.970(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.355(R)|      FAST  |    5.047(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.927(R)|      FAST  |    3.926(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.904(R)|      FAST  |    3.948(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.755(R)|      FAST  |    4.849(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.661(R)|      FAST  |    4.335(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.586(R)|      FAST  |    4.671(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.609(R)|      FAST  |    4.033(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    1.858(R)|      SLOW  |    3.003(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    4.601(R)|      SLOW  |    5.513(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    2.120(R)|      SLOW  |    5.309(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    1.837(R)|      SLOW  |    5.216(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    3.090(R)|      SLOW  |    4.722(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    1.847(R)|      SLOW  |    4.401(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    3.013(R)|      SLOW  |    2.612(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    2.214(R)|      SLOW  |    5.276(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    3.861(R)|      SLOW  |    1.211(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    4.813(R)|      SLOW  |    2.069(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    3.914(R)|      SLOW  |    2.343(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    4.960(R)|      SLOW  |    2.265(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    4.122(R)|      SLOW  |    4.180(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    3.579(R)|      SLOW  |    3.630(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    5.249(R)|      SLOW  |    2.039(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    3.808(R)|      SLOW  |    3.562(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    1.234(R)|      SLOW  |    2.264(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    0.796(R)|      SLOW  |    3.505(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.069(R)|      FAST  |    4.153(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.529(R)|      FAST  |    4.234(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.928(R)|      FAST  |    4.863(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    1.014(R)|      SLOW  |    5.178(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    0.822(R)|      SLOW  |    4.829(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.048(R)|      FAST  |    5.157(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    4.467(R)|      SLOW  |    1.689(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    5.255(R)|      SLOW  |    1.771(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    4.866(R)|      SLOW  |    2.435(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    4.833(R)|      SLOW  |    2.873(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    5.680(R)|      SLOW  |    2.684(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    5.287(R)|      SLOW  |    2.857(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    5.010(R)|      SLOW  |    2.682(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    6.166(R)|      SLOW  |    2.744(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    2.699(R)|      SLOW  |    3.620(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    2.811(R)|      SLOW  |    3.921(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    2.694(R)|      SLOW  |    3.594(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    3.527(R)|      SLOW  |    3.589(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    3.290(R)|      SLOW  |    3.631(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    3.736(R)|      SLOW  |    3.517(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    3.188(R)|      SLOW  |    3.737(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    3.865(R)|      SLOW  |    3.434(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    1.946(R)|      SLOW  |    3.834(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    3.034(R)|      SLOW  |    3.871(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    3.269(R)|      SLOW  |    3.611(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    3.721(R)|      SLOW  |    3.190(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    3.878(R)|      SLOW  |    3.830(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    3.666(R)|      SLOW  |    3.493(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    4.248(R)|      SLOW  |    4.022(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    3.892(R)|      SLOW  |    3.677(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    0.538(R)|      SLOW  |    0.775(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.253(R)|      FAST  |    4.531(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.563(R)|      FAST  |    4.801(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.148(R)|      FAST  |    4.327(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.629(R)|      FAST  |    5.052(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.652(R)|      FAST  |    5.946(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.531(R)|      FAST  |    5.283(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.897(R)|      FAST  |    5.363(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.467(R)|      FAST  |    5.751(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.101(R)|      FAST  |    5.016(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.140(R)|      FAST  |    5.100(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.081(R)|      FAST  |    4.448(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.797(R)|      FAST  |    4.532(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.043(R)|      FAST  |    3.488(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.118(R)|      FAST  |    3.575(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.021(R)|      FAST  |    3.241(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.425(R)|      FAST  |    5.231(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.985(R)|      FAST  |    5.012(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.292(R)|      FAST  |    5.029(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.014(R)|      FAST  |    4.754(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.112(R)|      FAST  |    3.349(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    4.723(R)|      SLOW  |    2.378(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    6.645(R)|      SLOW  |    2.207(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    5.154(R)|      SLOW  |    3.283(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    4.716(R)|      SLOW  |    3.542(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    5.455(R)|      SLOW  |    1.568(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    4.524(R)|      SLOW  |    3.628(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    5.216(R)|      SLOW  |    0.255(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    4.446(R)|      SLOW  |    3.755(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    2.408(R)|      SLOW  |    3.573(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    3.622(R)|      SLOW  |    2.577(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    5.738(R)|      SLOW  |    2.070(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    5.449(R)|      SLOW  |    1.802(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    3.943(R)|      SLOW  |    3.619(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    4.953(R)|      SLOW  |    2.329(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    3.699(R)|      SLOW  |    3.422(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    3.605(R)|      SLOW  |    3.764(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.157(R)|      FAST  |    5.231(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.193(R)|      FAST  |    5.880(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.972(R)|      FAST  |    5.703(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.444(R)|      FAST  |    5.771(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.554(R)|      FAST  |    5.440(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    2.976(R)|      SLOW  |    5.456(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    2.718(R)|      SLOW  |    5.114(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    1.749(R)|      SLOW  |    5.212(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    4.383(R)|      SLOW  |    2.061(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    4.591(R)|      SLOW  |    2.617(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    6.384(R)|      SLOW  |    3.336(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    6.540(R)|      SLOW  |    3.124(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    6.154(R)|      SLOW  |    3.260(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    5.482(R)|      SLOW  |    3.883(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    6.023(R)|      SLOW  |    4.045(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    4.411(R)|      SLOW  |    4.912(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<29>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   11.806(R)|      SLOW  |    4.074(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   12.848(R)|      SLOW  |    2.867(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   13.396(R)|      SLOW  |    2.395(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   15.758(R)|      SLOW  |    3.820(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   11.634(R)|      SLOW  |    3.261(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   12.422(R)|      SLOW  |    3.496(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   14.475(R)|      SLOW  |    2.774(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   13.589(R)|      SLOW  |    4.206(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   12.803(R)|      SLOW  |    2.745(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   12.380(R)|      SLOW  |    4.641(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   11.885(R)|      SLOW  |    4.368(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   11.407(R)|      SLOW  |    3.749(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.606(R)|      FAST  |    4.409(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.521(R)|      FAST  |    5.486(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.761(R)|      FAST  |    4.365(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -1.070(R)|      FAST  |    4.387(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.921(R)|      FAST  |    5.288(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.827(R)|      FAST  |    4.774(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.752(R)|      FAST  |    5.110(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.775(R)|      FAST  |    4.472(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    1.443(R)|      SLOW  |    3.442(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    4.186(R)|      SLOW  |    5.952(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    1.705(R)|      SLOW  |    5.748(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    1.422(R)|      SLOW  |    5.655(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    2.675(R)|      SLOW  |    5.161(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    1.432(R)|      SLOW  |    4.840(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    2.598(R)|      SLOW  |    3.051(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    1.799(R)|      SLOW  |    5.715(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    3.446(R)|      SLOW  |    1.650(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    4.398(R)|      SLOW  |    2.508(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    3.499(R)|      SLOW  |    2.782(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    4.545(R)|      SLOW  |    2.704(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    3.707(R)|      SLOW  |    4.619(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    3.164(R)|      SLOW  |    4.069(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    4.834(R)|      SLOW  |    2.478(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    3.393(R)|      SLOW  |    4.001(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    0.862(R)|      FAST  |    2.703(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    0.523(R)|      FAST  |    3.944(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.235(R)|      FAST  |    4.592(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.695(R)|      FAST  |    4.673(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -1.094(R)|      FAST  |    5.302(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    0.673(R)|      FAST  |    5.617(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    0.407(R)|      SLOW  |    5.268(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.214(R)|      FAST  |    5.596(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    4.052(R)|      SLOW  |    2.128(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    4.840(R)|      SLOW  |    2.210(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    4.451(R)|      SLOW  |    2.874(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    4.418(R)|      SLOW  |    3.312(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    5.265(R)|      SLOW  |    3.123(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    4.872(R)|      SLOW  |    3.296(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    4.595(R)|      SLOW  |    3.121(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    5.751(R)|      SLOW  |    3.183(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    2.284(R)|      SLOW  |    4.059(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    2.396(R)|      SLOW  |    4.360(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    2.279(R)|      SLOW  |    4.033(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    3.112(R)|      SLOW  |    4.028(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    2.875(R)|      SLOW  |    4.070(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    3.321(R)|      SLOW  |    3.956(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    2.773(R)|      SLOW  |    4.176(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    3.450(R)|      SLOW  |    3.873(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    1.531(R)|      SLOW  |    4.273(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    2.619(R)|      SLOW  |    4.310(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    2.854(R)|      SLOW  |    4.050(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    3.306(R)|      SLOW  |    3.629(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    3.463(R)|      SLOW  |    4.269(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    3.251(R)|      SLOW  |    3.932(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    3.833(R)|      SLOW  |    4.461(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    3.477(R)|      SLOW  |    4.116(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    0.336(R)|      FAST  |    1.214(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.419(R)|      FAST  |    4.970(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.729(R)|      FAST  |    5.240(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.314(R)|      FAST  |    4.766(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.795(R)|      FAST  |    5.491(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.818(R)|      FAST  |    6.385(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.697(R)|      FAST  |    5.722(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -2.063(R)|      FAST  |    5.802(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.633(R)|      FAST  |    6.190(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.267(R)|      FAST  |    5.455(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.306(R)|      FAST  |    5.539(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.247(R)|      FAST  |    4.887(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.963(R)|      FAST  |    4.971(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.209(R)|      FAST  |    3.927(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.284(R)|      FAST  |    4.014(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.187(R)|      FAST  |    3.680(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.591(R)|      FAST  |    5.670(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.151(R)|      FAST  |    5.451(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.458(R)|      FAST  |    5.468(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.180(R)|      FAST  |    5.193(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.278(R)|      FAST  |    3.788(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    4.308(R)|      SLOW  |    2.817(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    6.230(R)|      SLOW  |    2.646(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    4.739(R)|      SLOW  |    3.722(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    4.301(R)|      SLOW  |    3.981(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    5.040(R)|      SLOW  |    2.007(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    4.109(R)|      SLOW  |    4.067(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    4.801(R)|      SLOW  |    0.694(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    4.031(R)|      SLOW  |    4.194(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    1.993(R)|      SLOW  |    4.012(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    3.207(R)|      SLOW  |    3.016(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    5.323(R)|      SLOW  |    2.509(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    5.034(R)|      SLOW  |    2.241(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    3.528(R)|      SLOW  |    4.058(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    4.538(R)|      SLOW  |    2.768(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    3.284(R)|      SLOW  |    3.861(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    3.190(R)|      SLOW  |    4.203(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |   -0.009(R)|      FAST  |    5.670(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.027(R)|      FAST  |    6.319(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.806(R)|      FAST  |    6.142(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.278(R)|      FAST  |    6.210(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.388(R)|      FAST  |    5.879(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    2.561(R)|      SLOW  |    5.895(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    2.303(R)|      SLOW  |    5.553(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    1.334(R)|      SLOW  |    5.651(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    3.968(R)|      SLOW  |    2.500(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    4.176(R)|      SLOW  |    3.056(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    5.969(R)|      SLOW  |    3.775(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    6.125(R)|      SLOW  |    3.563(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    5.739(R)|      SLOW  |    3.699(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    5.067(R)|      SLOW  |    4.322(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    5.608(R)|      SLOW  |    4.484(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    3.996(R)|      SLOW  |    5.351(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<30>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   12.628(R)|      SLOW  |    3.207(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   13.670(R)|      SLOW  |    2.000(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   14.218(R)|      SLOW  |    1.528(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   16.580(R)|      SLOW  |    2.953(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   12.456(R)|      SLOW  |    2.394(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   13.244(R)|      SLOW  |    2.629(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   15.297(R)|      SLOW  |    1.907(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   14.411(R)|      SLOW  |    3.339(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   13.625(R)|      SLOW  |    1.878(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   13.202(R)|      SLOW  |    3.774(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   12.707(R)|      SLOW  |    3.501(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   12.229(R)|      SLOW  |    2.882(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    1.079(R)|      FAST  |    3.542(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.048(R)|      FAST  |    4.619(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    1.239(R)|      SLOW  |    3.498(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.597(R)|      FAST  |    3.520(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.448(R)|      FAST  |    4.421(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.354(R)|      FAST  |    3.907(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.279(R)|      FAST  |    4.243(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.302(R)|      FAST  |    3.605(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    2.265(R)|      SLOW  |    2.575(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    5.008(R)|      SLOW  |    5.085(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    2.527(R)|      SLOW  |    4.881(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    2.244(R)|      SLOW  |    4.788(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    3.497(R)|      SLOW  |    4.294(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    2.254(R)|      SLOW  |    3.973(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    3.420(R)|      SLOW  |    2.184(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    2.621(R)|      SLOW  |    4.848(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    4.268(R)|      SLOW  |    0.783(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    5.220(R)|      SLOW  |    1.641(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    4.321(R)|      SLOW  |    1.915(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    5.367(R)|      SLOW  |    1.837(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    4.529(R)|      SLOW  |    3.752(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    3.986(R)|      SLOW  |    3.202(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    5.656(R)|      SLOW  |    1.611(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    4.215(R)|      SLOW  |    3.134(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    1.641(R)|      SLOW  |    1.836(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    1.203(R)|      SLOW  |    3.077(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|    0.238(R)|      FAST  |    3.725(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.222(R)|      FAST  |    3.806(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.621(R)|      FAST  |    4.435(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    1.421(R)|      SLOW  |    4.750(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    1.229(R)|      SLOW  |    4.401(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|    0.259(R)|      FAST  |    4.729(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    4.874(R)|      SLOW  |    1.261(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    5.662(R)|      SLOW  |    1.343(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    5.273(R)|      SLOW  |    2.007(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    5.240(R)|      SLOW  |    2.445(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    6.087(R)|      SLOW  |    2.256(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    5.694(R)|      SLOW  |    2.429(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    5.417(R)|      SLOW  |    2.254(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    6.573(R)|      SLOW  |    2.316(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    3.106(R)|      SLOW  |    3.192(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    3.218(R)|      SLOW  |    3.493(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    3.101(R)|      SLOW  |    3.166(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    3.934(R)|      SLOW  |    3.161(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    3.697(R)|      SLOW  |    3.203(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    4.143(R)|      SLOW  |    3.089(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    3.595(R)|      SLOW  |    3.309(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    4.272(R)|      SLOW  |    3.006(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    2.353(R)|      SLOW  |    3.406(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    3.441(R)|      SLOW  |    3.443(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    3.676(R)|      SLOW  |    3.183(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    4.128(R)|      SLOW  |    2.762(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    4.285(R)|      SLOW  |    3.402(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    4.073(R)|      SLOW  |    3.065(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    4.655(R)|      SLOW  |    3.594(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    4.299(R)|      SLOW  |    3.249(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    0.945(R)|      SLOW  |    0.347(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -0.946(R)|      FAST  |    4.103(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.256(R)|      FAST  |    4.373(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -0.841(R)|      FAST  |    3.899(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.322(R)|      FAST  |    4.624(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.345(R)|      FAST  |    5.518(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.224(R)|      FAST  |    4.855(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.590(R)|      FAST  |    4.935(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.160(R)|      FAST  |    5.323(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -0.794(R)|      FAST  |    4.588(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -0.833(R)|      FAST  |    4.672(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -0.774(R)|      FAST  |    4.020(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.490(R)|      FAST  |    4.104(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -0.736(R)|      FAST  |    3.060(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -0.811(R)|      FAST  |    3.147(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -0.714(R)|      FAST  |    2.813(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.118(R)|      FAST  |    4.803(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -0.678(R)|      FAST  |    4.584(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -1.985(R)|      FAST  |    4.601(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -1.707(R)|      FAST  |    4.326(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -0.805(R)|      FAST  |    2.921(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    5.130(R)|      SLOW  |    1.950(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    7.052(R)|      SLOW  |    1.779(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    5.561(R)|      SLOW  |    2.855(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    5.123(R)|      SLOW  |    3.114(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    5.862(R)|      SLOW  |    1.140(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    4.931(R)|      SLOW  |    3.200(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    5.623(R)|      SLOW  |   -0.173(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    4.853(R)|      SLOW  |    3.327(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    2.815(R)|      SLOW  |    3.145(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    4.029(R)|      SLOW  |    2.149(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    6.145(R)|      SLOW  |    1.642(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    5.856(R)|      SLOW  |    1.374(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    4.350(R)|      SLOW  |    3.191(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    5.360(R)|      SLOW  |    1.901(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    4.106(R)|      SLOW  |    2.994(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    4.012(R)|      SLOW  |    3.336(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.464(R)|      FAST  |    4.803(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.500(R)|      FAST  |    5.452(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    1.279(R)|      FAST  |    5.275(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.751(R)|      FAST  |    5.343(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.861(R)|      FAST  |    5.012(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    3.383(R)|      SLOW  |    5.028(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    3.125(R)|      SLOW  |    4.686(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    2.156(R)|      SLOW  |    4.784(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    4.790(R)|      SLOW  |    1.633(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    4.998(R)|      SLOW  |    2.189(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    6.791(R)|      SLOW  |    2.908(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    6.947(R)|      SLOW  |    2.696(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    6.561(R)|      SLOW  |    2.832(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    5.889(R)|      SLOW  |    3.455(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    6.430(R)|      SLOW  |    3.617(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    4.818(R)|      SLOW  |    4.484(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW_DIP<31>
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
BaseRamAddr<0> |   12.244(R)|      SLOW  |    3.613(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |   13.286(R)|      SLOW  |    2.406(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |   13.834(R)|      SLOW  |    1.934(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |   16.196(R)|      SLOW  |    3.359(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |   12.072(R)|      SLOW  |    2.800(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |   12.860(R)|      SLOW  |    3.035(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |   14.913(R)|      SLOW  |    2.313(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |   14.027(R)|      SLOW  |    3.745(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |   13.241(R)|      SLOW  |    2.284(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |   12.818(R)|      SLOW  |    4.180(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|   12.323(R)|      SLOW  |    3.907(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|   11.845(R)|      SLOW  |    3.288(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|    0.757(R)|      FAST  |    3.948(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|   -0.370(R)|      FAST  |    5.025(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|    0.912(R)|      FAST  |    3.904(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|   -0.919(R)|      FAST  |    3.926(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|   -0.770(R)|      FAST  |    4.827(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|   -0.676(R)|      FAST  |    4.313(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|   -0.601(R)|      FAST  |    4.649(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|   -0.624(R)|      FAST  |    4.011(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<0> |    1.881(R)|      SLOW  |    2.981(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<1> |    4.624(R)|      SLOW  |    5.491(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<2> |    2.143(R)|      SLOW  |    5.287(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<3> |    1.860(R)|      SLOW  |    5.194(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<4> |    3.113(R)|      SLOW  |    4.700(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<5> |    1.870(R)|      SLOW  |    4.379(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<6> |    3.036(R)|      SLOW  |    2.590(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<7> |    2.237(R)|      SLOW  |    5.254(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<8> |    3.884(R)|      SLOW  |    1.189(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<9> |    4.836(R)|      SLOW  |    2.047(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<10>|    3.937(R)|      SLOW  |    2.321(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<11>|    4.983(R)|      SLOW  |    2.243(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<12>|    4.145(R)|      SLOW  |    4.158(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<13>|    3.602(R)|      SLOW  |    3.608(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<14>|    5.272(R)|      SLOW  |    2.017(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<15>|    3.831(R)|      SLOW  |    3.540(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<16>|    1.257(R)|      SLOW  |    2.242(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<17>|    0.819(R)|      SLOW  |    3.483(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<18>|   -0.084(R)|      FAST  |    4.131(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<19>|   -0.544(R)|      FAST  |    4.212(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<20>|   -0.943(R)|      FAST  |    4.841(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<21>|    1.037(R)|      SLOW  |    5.156(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<22>|    0.845(R)|      SLOW  |    4.807(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<23>|   -0.063(R)|      FAST  |    5.135(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<24>|    4.490(R)|      SLOW  |    1.667(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<25>|    5.278(R)|      SLOW  |    1.749(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<26>|    4.889(R)|      SLOW  |    2.413(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<27>|    4.856(R)|      SLOW  |    2.851(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<28>|    5.703(R)|      SLOW  |    2.662(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<29>|    5.310(R)|      SLOW  |    2.835(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<30>|    5.033(R)|      SLOW  |    2.660(R)|      SLOW  |real_clock_BUFG   |   0.000|
BaseRamData<31>|    6.189(R)|      SLOW  |    2.722(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<0>      |    2.722(R)|      SLOW  |    3.598(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<1>      |    2.834(R)|      SLOW  |    3.899(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<2>      |    2.717(R)|      SLOW  |    3.572(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<3>      |    3.550(R)|      SLOW  |    3.567(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<4>      |    3.313(R)|      SLOW  |    3.609(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<5>      |    3.759(R)|      SLOW  |    3.495(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<6>      |    3.211(R)|      SLOW  |    3.715(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<7>      |    3.888(R)|      SLOW  |    3.412(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<8>      |    1.969(R)|      SLOW  |    3.812(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<9>      |    3.057(R)|      SLOW  |    3.849(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<10>     |    3.292(R)|      SLOW  |    3.589(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<11>     |    3.744(R)|      SLOW  |    3.168(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<12>     |    3.901(R)|      SLOW  |    3.808(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<13>     |    3.689(R)|      SLOW  |    3.471(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<14>     |    4.271(R)|      SLOW  |    4.000(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_D<15>     |    3.915(R)|      SLOW  |    3.655(R)|      SLOW  |real_clock_BUFG   |   0.000|
ENET_INT       |    0.561(R)|      SLOW  |    0.753(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |   -1.268(R)|      FAST  |    4.509(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |   -1.578(R)|      FAST  |    4.779(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |   -1.163(R)|      FAST  |    4.305(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |   -1.644(R)|      FAST  |    5.030(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |   -1.667(R)|      FAST  |    5.924(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |   -1.546(R)|      FAST  |    5.261(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |   -1.912(R)|      FAST  |    5.341(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |   -1.482(R)|      FAST  |    5.729(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |   -1.116(R)|      FAST  |    4.994(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |   -1.155(R)|      FAST  |    5.078(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |   -1.096(R)|      FAST  |    4.426(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |   -0.812(R)|      FAST  |    4.510(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |   -1.058(R)|      FAST  |    3.466(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |   -1.133(R)|      FAST  |    3.553(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |   -1.036(R)|      FAST  |    3.219(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |   -1.440(R)|      FAST  |    5.209(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |   -1.000(R)|      FAST  |    4.990(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |   -2.307(R)|      FAST  |    5.007(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |   -2.029(R)|      FAST  |    4.732(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |   -1.127(R)|      FAST  |    3.327(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |    4.746(R)|      SLOW  |    2.356(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |    6.668(R)|      SLOW  |    2.185(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |    5.177(R)|      SLOW  |    3.261(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |    4.739(R)|      SLOW  |    3.520(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |    5.478(R)|      SLOW  |    1.546(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |    4.547(R)|      SLOW  |    3.606(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |    5.239(R)|      SLOW  |    0.233(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |    4.469(R)|      SLOW  |    3.733(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |    2.431(R)|      SLOW  |    3.551(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |    3.645(R)|      SLOW  |    2.555(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<10> |    5.761(R)|      SLOW  |    2.048(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<11> |    5.472(R)|      SLOW  |    1.780(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<12> |    3.966(R)|      SLOW  |    3.597(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<13> |    4.976(R)|      SLOW  |    2.307(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<14> |    3.722(R)|      SLOW  |    3.400(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<15> |    3.628(R)|      SLOW  |    3.742(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<16> |    0.142(R)|      FAST  |    5.209(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<17> |    0.178(R)|      FAST  |    5.858(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<18> |    0.957(R)|      FAST  |    5.681(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<19> |    0.429(R)|      FAST  |    5.749(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<20> |    0.539(R)|      FAST  |    5.418(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<21> |    2.999(R)|      SLOW  |    5.434(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<22> |    2.741(R)|      SLOW  |    5.092(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<23> |    1.772(R)|      SLOW  |    5.190(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<24> |    4.406(R)|      SLOW  |    2.039(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<25> |    4.614(R)|      SLOW  |    2.595(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<26> |    6.407(R)|      SLOW  |    3.314(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<27> |    6.563(R)|      SLOW  |    3.102(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<28> |    6.177(R)|      SLOW  |    3.238(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<29> |    5.505(R)|      SLOW  |    3.861(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<30> |    6.046(R)|      SLOW  |    4.023(R)|      SLOW  |real_clock_BUFG   |   0.000|
ExtRamData<31> |    4.434(R)|      SLOW  |    4.890(R)|      SLOW  |real_clock_BUFG   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock CLK11M0592 to Pad
---------------+-----------------+------------+-----------------+------------+--------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
---------------+-----------------+------------+-----------------+------------+--------------------+--------+
BaseRamAddr<0> |        20.085(R)|      SLOW  |        10.091(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<1> |        20.392(R)|      SLOW  |        10.454(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<2> |        19.857(R)|      SLOW  |        10.183(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<3> |        19.883(R)|      SLOW  |        10.332(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<4> |        20.993(R)|      SLOW  |        10.029(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<5> |        25.024(R)|      SLOW  |        10.501(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<6> |        25.248(R)|      SLOW  |        10.612(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<7> |        25.248(R)|      SLOW  |        10.140(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<8> |        24.977(R)|      SLOW  |        10.030(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<9> |        26.053(R)|      SLOW  |        10.728(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<10>|        26.762(R)|      SLOW  |        10.948(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<11>|        26.385(R)|      SLOW  |        10.940(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<12>|        26.385(R)|      SLOW  |        10.039(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<13>|        21.507(R)|      SLOW  |         9.398(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<14>|        27.084(R)|      SLOW  |        10.413(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<15>|        20.196(R)|      SLOW  |        10.244(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<16>|        20.741(R)|      SLOW  |         9.553(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<17>|        20.050(R)|      SLOW  |        10.477(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<18>|        21.893(R)|      SLOW  |        10.033(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamAddr<19>|        20.114(R)|      SLOW  |        10.823(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<0> |        16.976(R)|      SLOW  |         9.617(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<1> |        19.126(R)|      SLOW  |         9.178(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<2> |        18.403(R)|      SLOW  |         8.933(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<3> |        18.764(R)|      SLOW  |         9.031(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<4> |        19.473(R)|      SLOW  |         9.147(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<5> |        16.370(R)|      SLOW  |         9.340(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<6> |        17.877(R)|      SLOW  |         9.981(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<7> |        18.764(R)|      SLOW  |         8.812(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<8> |        18.854(R)|      SLOW  |        10.961(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<9> |        18.827(R)|      SLOW  |        10.896(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<10>|        18.567(R)|      SLOW  |        10.843(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<11>|        19.015(R)|      SLOW  |        10.737(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<12>|        19.182(R)|      SLOW  |        10.390(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<13>|        19.521(R)|      SLOW  |        10.945(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<14>|        19.521(R)|      SLOW  |        10.813(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<15>|        19.227(R)|      SLOW  |        10.888(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<16>|        17.696(R)|      SLOW  |        10.255(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<17>|        17.696(R)|      SLOW  |        10.263(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<18>|        16.819(R)|      SLOW  |         9.634(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<19>|        16.819(R)|      SLOW  |         9.640(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<20>|        17.802(R)|      SLOW  |         9.260(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<21>|        17.802(R)|      SLOW  |         9.267(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<22>|        19.126(R)|      SLOW  |         9.140(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<23>|        18.403(R)|      SLOW  |         8.989(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<24>|        19.072(R)|      SLOW  |        11.027(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<25>|        19.072(R)|      SLOW  |        10.984(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<26>|        18.567(R)|      SLOW  |        10.785(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<27>|        18.782(R)|      SLOW  |        10.724(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<28>|        18.782(R)|      SLOW  |        11.012(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<29>|        18.939(R)|      SLOW  |        10.834(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<30>|        19.004(R)|      SLOW  |        10.768(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamData<31>|        18.640(R)|      SLOW  |        10.646(R)|      FAST  |real_clock_BUFG     |   0.000|
BaseRamWE      |        15.547(R)|      SLOW  |         9.076(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP0<0>        |        14.001(R)|      SLOW  |         8.036(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP0<1>        |        14.105(R)|      SLOW  |         8.095(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP0<2>        |        13.596(R)|      SLOW  |         7.787(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP0<3>        |        14.050(R)|      SLOW  |         8.050(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP0<4>        |        14.090(R)|      SLOW  |         8.084(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP0<5>        |        14.105(R)|      SLOW  |         8.095(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP0<6>        |        13.510(R)|      SLOW  |         7.732(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP1<0>        |        14.585(R)|      SLOW  |         8.449(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP1<1>        |        14.612(R)|      SLOW  |         8.461(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP1<2>        |        14.328(R)|      SLOW  |         8.279(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP1<3>        |        14.818(R)|      SLOW  |         8.573(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP1<4>        |        14.747(R)|      SLOW  |         8.528(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP1<5>        |        14.493(R)|      SLOW  |         8.376(R)|      FAST  |real_clock_BUFG     |   0.000|
DYP1<6>        |        14.875(R)|      SLOW  |         8.616(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_CMD       |        18.364(R)|      SLOW  |        10.702(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<0>      |        17.859(R)|      SLOW  |         9.957(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<1>      |        17.859(R)|      SLOW  |         9.962(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<2>      |        18.496(R)|      SLOW  |        10.056(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<3>      |        17.692(R)|      SLOW  |        10.170(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<4>      |        18.261(R)|      SLOW  |        10.140(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<5>      |        18.261(R)|      SLOW  |        10.207(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<6>      |        18.238(R)|      SLOW  |        10.081(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<7>      |        18.104(R)|      SLOW  |        10.131(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<8>      |        17.337(R)|      SLOW  |         9.940(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<9>      |        17.970(R)|      SLOW  |        10.098(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<10>     |        17.970(R)|      SLOW  |        10.209(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<11>     |        17.308(R)|      SLOW  |         9.865(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<12>     |        17.308(R)|      SLOW  |         9.936(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<13>     |        17.806(R)|      SLOW  |         9.975(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<14>     |        17.595(R)|      SLOW  |         9.939(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_D<15>     |        17.595(R)|      SLOW  |         9.875(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_IOR       |        18.675(R)|      SLOW  |        10.875(R)|      FAST  |real_clock_BUFG     |   0.000|
ENET_IOW       |        19.241(R)|      SLOW  |        11.201(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<0>  |        19.285(R)|      SLOW  |        10.105(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<1>  |        19.036(R)|      SLOW  |         9.675(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<2>  |        21.899(R)|      SLOW  |        10.031(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<3>  |        17.896(R)|      SLOW  |         9.556(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<4>  |        17.908(R)|      SLOW  |         9.106(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<5>  |        23.204(R)|      SLOW  |         9.774(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<6>  |        22.678(R)|      SLOW  |         9.503(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<7>  |        20.817(R)|      SLOW  |         9.066(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<8>  |        20.577(R)|      SLOW  |         9.463(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<9>  |        21.259(R)|      SLOW  |         9.450(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<10> |        21.259(R)|      SLOW  |         9.524(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<11> |        21.061(R)|      SLOW  |         9.648(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<12> |        19.183(R)|      SLOW  |         9.505(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<13> |        19.910(R)|      SLOW  |         9.776(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<14> |        19.682(R)|      SLOW  |        10.555(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<15> |        17.020(R)|      SLOW  |         8.917(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<16> |        18.645(R)|      SLOW  |         9.659(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<17> |        16.534(R)|      SLOW  |         8.622(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<18> |        17.154(R)|      SLOW  |         9.110(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamAddr<19> |        18.296(R)|      SLOW  |         9.411(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<0>  |        20.763(R)|      SLOW  |        10.090(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<1>  |        20.763(R)|      SLOW  |        10.175(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<2>  |        20.990(R)|      SLOW  |        10.283(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<3>  |        20.990(R)|      SLOW  |        10.310(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<4>  |        21.009(R)|      SLOW  |        10.274(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<5>  |        20.701(R)|      SLOW  |        10.198(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<6>  |        20.793(R)|      SLOW  |        10.345(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<7>  |        20.333(R)|      SLOW  |        10.019(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<8>  |        17.501(R)|      SLOW  |        10.167(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<9>  |        18.403(R)|      SLOW  |        10.168(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<10> |        18.381(R)|      SLOW  |        10.293(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<11> |        18.381(R)|      SLOW  |        10.315(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<12> |        16.812(R)|      SLOW  |         9.526(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<13> |        18.140(R)|      SLOW  |        10.053(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<14> |        17.299(R)|      SLOW  |         9.734(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<15> |        17.261(R)|      SLOW  |        10.002(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<16> |        18.026(R)|      SLOW  |         9.790(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<17> |        18.026(R)|      SLOW  |         8.655(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<18> |        17.303(R)|      SLOW  |         8.884(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<19> |        17.665(R)|      SLOW  |         8.937(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<20> |        17.665(R)|      SLOW  |         8.660(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<21> |        16.921(R)|      SLOW  |         9.039(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<22> |        18.379(R)|      SLOW  |         9.287(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<23> |        18.379(R)|      SLOW  |         9.142(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<24> |        20.333(R)|      SLOW  |        11.185(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<25> |        19.922(R)|      SLOW  |        10.331(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<26> |        19.101(R)|      SLOW  |        10.246(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<27> |        19.101(R)|      SLOW  |        10.157(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<28> |        19.099(R)|      SLOW  |        10.224(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<29> |        18.800(R)|      SLOW  |         9.839(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<30> |        18.800(R)|      SLOW  |         9.842(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamData<31> |        16.812(R)|      SLOW  |         9.546(R)|      FAST  |real_clock_BUFG     |   0.000|
ExtRamWE       |        18.556(R)|      SLOW  |        10.938(R)|      FAST  |real_clock_BUFG     |   0.000|
InterConn<5>   |         8.803(R)|      SLOW  |         4.739(R)|      FAST  |CLK11M0592_IBUF_BUFG|   0.000|
---------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock CLK50M to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        19.423(R)|      SLOW  |         9.736(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        19.730(R)|      SLOW  |        10.099(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        19.195(R)|      SLOW  |         9.828(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        19.221(R)|      SLOW  |         9.977(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        20.331(R)|      SLOW  |         9.674(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        24.362(R)|      SLOW  |        10.146(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        24.586(R)|      SLOW  |        10.257(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        24.586(R)|      SLOW  |         9.785(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        24.315(R)|      SLOW  |         9.675(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        25.391(R)|      SLOW  |        10.373(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        26.100(R)|      SLOW  |        10.593(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        25.723(R)|      SLOW  |        10.585(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        25.723(R)|      SLOW  |         9.684(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        20.845(R)|      SLOW  |         9.043(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        26.422(R)|      SLOW  |        10.058(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        19.534(R)|      SLOW  |         9.889(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        20.079(R)|      SLOW  |         9.198(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        19.388(R)|      SLOW  |        10.122(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        21.231(R)|      SLOW  |         9.678(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        19.452(R)|      SLOW  |        10.468(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        16.314(R)|      SLOW  |         9.262(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        18.464(R)|      SLOW  |         8.823(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        17.741(R)|      SLOW  |         8.578(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        18.102(R)|      SLOW  |         8.676(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        18.811(R)|      SLOW  |         8.792(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        15.708(R)|      SLOW  |         8.985(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        17.215(R)|      SLOW  |         9.626(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        18.102(R)|      SLOW  |         8.457(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        18.192(R)|      SLOW  |        10.606(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        18.165(R)|      SLOW  |        10.541(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        17.905(R)|      SLOW  |        10.488(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        18.353(R)|      SLOW  |        10.382(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        18.520(R)|      SLOW  |        10.035(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        18.859(R)|      SLOW  |        10.590(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        18.859(R)|      SLOW  |        10.458(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        18.565(R)|      SLOW  |        10.533(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        17.034(R)|      SLOW  |         9.900(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        17.034(R)|      SLOW  |         9.908(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        16.157(R)|      SLOW  |         9.279(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        16.157(R)|      SLOW  |         9.285(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        17.140(R)|      SLOW  |         8.905(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        17.140(R)|      SLOW  |         8.912(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        18.464(R)|      SLOW  |         8.785(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        17.741(R)|      SLOW  |         8.634(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        18.410(R)|      SLOW  |        10.672(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        18.410(R)|      SLOW  |        10.629(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        17.905(R)|      SLOW  |        10.430(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        18.120(R)|      SLOW  |        10.369(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        18.120(R)|      SLOW  |        10.657(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        18.277(R)|      SLOW  |        10.479(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        18.342(R)|      SLOW  |        10.413(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        17.978(R)|      SLOW  |        10.291(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        14.885(R)|      SLOW  |         8.721(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        13.339(R)|      SLOW  |         7.681(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        13.443(R)|      SLOW  |         7.740(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        12.934(R)|      SLOW  |         7.432(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        13.388(R)|      SLOW  |         7.695(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        13.428(R)|      SLOW  |         7.729(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        13.443(R)|      SLOW  |         7.740(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        12.848(R)|      SLOW  |         7.377(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        13.923(R)|      SLOW  |         8.094(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        13.950(R)|      SLOW  |         8.106(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        13.666(R)|      SLOW  |         7.924(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        14.156(R)|      SLOW  |         8.218(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        14.085(R)|      SLOW  |         8.173(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        13.831(R)|      SLOW  |         8.021(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        14.213(R)|      SLOW  |         8.261(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_25M       |        12.977(R)|      SLOW  |         7.269(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
ENET_CMD       |        17.702(R)|      SLOW  |        10.347(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        17.197(R)|      SLOW  |         9.602(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        17.197(R)|      SLOW  |         9.607(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        17.834(R)|      SLOW  |         9.701(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        17.030(R)|      SLOW  |         9.815(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        17.599(R)|      SLOW  |         9.785(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        17.599(R)|      SLOW  |         9.852(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        17.576(R)|      SLOW  |         9.726(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        17.442(R)|      SLOW  |         9.776(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        16.675(R)|      SLOW  |         9.585(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        17.308(R)|      SLOW  |         9.743(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        17.308(R)|      SLOW  |         9.854(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        16.646(R)|      SLOW  |         9.510(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        16.646(R)|      SLOW  |         9.581(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        17.144(R)|      SLOW  |         9.620(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        16.933(R)|      SLOW  |         9.584(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        16.933(R)|      SLOW  |         9.520(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        18.013(R)|      SLOW  |        10.520(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        18.579(R)|      SLOW  |        10.846(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        18.623(R)|      SLOW  |         9.750(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        18.374(R)|      SLOW  |         9.320(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        21.237(R)|      SLOW  |         9.676(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        17.234(R)|      SLOW  |         9.201(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        17.246(R)|      SLOW  |         8.751(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        22.542(R)|      SLOW  |         9.419(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        22.016(R)|      SLOW  |         9.148(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        20.155(R)|      SLOW  |         8.711(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        19.915(R)|      SLOW  |         9.108(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        20.597(R)|      SLOW  |         9.095(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        20.597(R)|      SLOW  |         9.169(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        20.399(R)|      SLOW  |         9.293(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        18.521(R)|      SLOW  |         9.150(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        19.248(R)|      SLOW  |         9.421(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        19.020(R)|      SLOW  |        10.200(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        16.358(R)|      SLOW  |         8.562(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        17.983(R)|      SLOW  |         9.304(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        15.872(R)|      SLOW  |         8.267(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        16.492(R)|      SLOW  |         8.755(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        17.634(R)|      SLOW  |         9.056(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        20.101(R)|      SLOW  |         9.735(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        20.101(R)|      SLOW  |         9.820(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        20.328(R)|      SLOW  |         9.928(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        20.328(R)|      SLOW  |         9.955(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        20.347(R)|      SLOW  |         9.919(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        20.039(R)|      SLOW  |         9.843(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        20.131(R)|      SLOW  |         9.990(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        19.671(R)|      SLOW  |         9.664(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        16.839(R)|      SLOW  |         9.812(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        17.741(R)|      SLOW  |         9.813(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        17.719(R)|      SLOW  |         9.938(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        17.719(R)|      SLOW  |         9.960(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        16.150(R)|      SLOW  |         9.171(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        17.478(R)|      SLOW  |         9.698(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        16.637(R)|      SLOW  |         9.379(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        16.599(R)|      SLOW  |         9.647(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        17.364(R)|      SLOW  |         9.435(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        17.364(R)|      SLOW  |         8.300(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        16.641(R)|      SLOW  |         8.529(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        17.003(R)|      SLOW  |         8.582(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        17.003(R)|      SLOW  |         8.305(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        16.259(R)|      SLOW  |         8.684(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        17.717(R)|      SLOW  |         8.932(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        17.717(R)|      SLOW  |         8.787(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        19.671(R)|      SLOW  |        10.830(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        19.260(R)|      SLOW  |         9.976(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        18.439(R)|      SLOW  |         9.891(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        18.439(R)|      SLOW  |         9.802(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        18.437(R)|      SLOW  |         9.869(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        18.138(R)|      SLOW  |         9.484(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        18.138(R)|      SLOW  |         9.487(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        16.150(R)|      SLOW  |         9.191(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        17.894(R)|      SLOW  |        10.583(R)|      FAST  |real_clock_BUFG   |   0.000|
VGA_Blue<0>    |        11.116(R)|      SLOW  |         5.715(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
VGA_Blue<1>    |        12.419(R)|      SLOW  |         6.390(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
VGA_Blue<2>    |        11.321(R)|      SLOW  |         5.912(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
VGA_Green<0>   |        13.667(R)|      SLOW  |         7.143(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
VGA_Green<1>   |        12.095(R)|      SLOW  |         6.213(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
VGA_Green<2>   |        12.061(R)|      SLOW  |         6.191(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
VGA_Hhync      |         8.974(R)|      SLOW  |         4.841(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
VGA_Red<0>     |        10.841(R)|      SLOW  |         5.468(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
VGA_Red<1>     |        10.226(R)|      SLOW  |         5.081(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
VGA_Red<2>     |        10.651(R)|      SLOW  |         5.362(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
VGA_Vhync      |        10.024(R)|      SLOW  |         5.503(R)|      FAST  |CLK50M_IBUF_BUFG  |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock CLK_From_Key to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        18.319(R)|      SLOW  |         8.969(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        18.626(R)|      SLOW  |         9.332(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        18.091(R)|      SLOW  |         9.061(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        18.117(R)|      SLOW  |         9.210(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        19.227(R)|      SLOW  |         8.907(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        23.258(R)|      SLOW  |         9.379(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        23.482(R)|      SLOW  |         9.490(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        23.482(R)|      SLOW  |         9.018(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        23.211(R)|      SLOW  |         8.908(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        24.287(R)|      SLOW  |         9.606(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        24.996(R)|      SLOW  |         9.826(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        24.619(R)|      SLOW  |         9.818(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        24.619(R)|      SLOW  |         8.917(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        19.741(R)|      SLOW  |         8.276(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        25.318(R)|      SLOW  |         9.291(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        18.430(R)|      SLOW  |         9.122(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        18.975(R)|      SLOW  |         8.431(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        18.284(R)|      SLOW  |         9.355(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        20.127(R)|      SLOW  |         8.911(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        18.348(R)|      SLOW  |         9.701(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        15.210(R)|      SLOW  |         8.495(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        17.360(R)|      SLOW  |         8.056(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        16.637(R)|      SLOW  |         7.811(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        16.998(R)|      SLOW  |         7.909(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        17.707(R)|      SLOW  |         8.025(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        14.604(R)|      SLOW  |         8.218(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        16.111(R)|      SLOW  |         8.859(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        16.998(R)|      SLOW  |         7.690(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        17.088(R)|      SLOW  |         9.839(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        17.061(R)|      SLOW  |         9.774(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        16.801(R)|      SLOW  |         9.721(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        17.249(R)|      SLOW  |         9.615(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        17.416(R)|      SLOW  |         9.268(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        17.755(R)|      SLOW  |         9.823(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        17.755(R)|      SLOW  |         9.691(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        17.461(R)|      SLOW  |         9.766(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        15.930(R)|      SLOW  |         9.133(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        15.930(R)|      SLOW  |         9.141(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        15.053(R)|      SLOW  |         8.512(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        15.053(R)|      SLOW  |         8.518(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        16.036(R)|      SLOW  |         8.138(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        16.036(R)|      SLOW  |         8.145(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        17.360(R)|      SLOW  |         8.018(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        16.637(R)|      SLOW  |         7.867(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        17.306(R)|      SLOW  |         9.905(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        17.306(R)|      SLOW  |         9.862(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        16.801(R)|      SLOW  |         9.663(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        17.016(R)|      SLOW  |         9.602(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        17.016(R)|      SLOW  |         9.890(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        17.173(R)|      SLOW  |         9.712(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        17.238(R)|      SLOW  |         9.646(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        16.874(R)|      SLOW  |         9.524(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        13.781(R)|      SLOW  |         7.954(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        12.235(R)|      SLOW  |         6.914(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        12.339(R)|      SLOW  |         6.973(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        11.830(R)|      SLOW  |         6.665(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        12.284(R)|      SLOW  |         6.928(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        12.324(R)|      SLOW  |         6.962(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        12.339(R)|      SLOW  |         6.973(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        11.744(R)|      SLOW  |         6.610(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        12.819(R)|      SLOW  |         7.327(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        12.846(R)|      SLOW  |         7.339(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        12.562(R)|      SLOW  |         7.157(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        13.052(R)|      SLOW  |         7.451(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        12.981(R)|      SLOW  |         7.406(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        12.727(R)|      SLOW  |         7.254(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        13.109(R)|      SLOW  |         7.494(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        16.598(R)|      SLOW  |         9.580(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        16.093(R)|      SLOW  |         8.835(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        16.093(R)|      SLOW  |         8.840(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        16.730(R)|      SLOW  |         8.934(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        15.926(R)|      SLOW  |         9.048(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        16.495(R)|      SLOW  |         9.018(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        16.495(R)|      SLOW  |         9.085(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        16.472(R)|      SLOW  |         8.959(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        16.338(R)|      SLOW  |         9.009(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        15.571(R)|      SLOW  |         8.818(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        16.204(R)|      SLOW  |         8.976(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        16.204(R)|      SLOW  |         9.087(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        15.542(R)|      SLOW  |         8.743(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        15.542(R)|      SLOW  |         8.814(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        16.040(R)|      SLOW  |         8.853(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        15.829(R)|      SLOW  |         8.817(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        15.829(R)|      SLOW  |         8.753(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        16.909(R)|      SLOW  |         9.753(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        17.475(R)|      SLOW  |        10.079(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        17.519(R)|      SLOW  |         8.983(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        17.270(R)|      SLOW  |         8.553(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        20.133(R)|      SLOW  |         8.909(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        16.130(R)|      SLOW  |         8.434(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        16.142(R)|      SLOW  |         7.984(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        21.438(R)|      SLOW  |         8.652(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        20.912(R)|      SLOW  |         8.381(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        19.051(R)|      SLOW  |         7.944(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        18.811(R)|      SLOW  |         8.341(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        19.493(R)|      SLOW  |         8.328(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        19.493(R)|      SLOW  |         8.402(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        19.295(R)|      SLOW  |         8.526(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        17.417(R)|      SLOW  |         8.383(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        18.144(R)|      SLOW  |         8.654(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        17.916(R)|      SLOW  |         9.433(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        15.254(R)|      SLOW  |         7.795(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        16.879(R)|      SLOW  |         8.537(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        14.768(R)|      SLOW  |         7.500(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        15.388(R)|      SLOW  |         7.988(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        16.530(R)|      SLOW  |         8.289(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        18.997(R)|      SLOW  |         8.968(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        18.997(R)|      SLOW  |         9.053(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        19.224(R)|      SLOW  |         9.161(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        19.224(R)|      SLOW  |         9.188(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        19.243(R)|      SLOW  |         9.152(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        18.935(R)|      SLOW  |         9.076(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        19.027(R)|      SLOW  |         9.223(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        18.567(R)|      SLOW  |         8.897(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        15.735(R)|      SLOW  |         9.045(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        16.637(R)|      SLOW  |         9.046(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        16.615(R)|      SLOW  |         9.171(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        16.615(R)|      SLOW  |         9.193(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        15.046(R)|      SLOW  |         8.404(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        16.374(R)|      SLOW  |         8.931(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        15.533(R)|      SLOW  |         8.612(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        15.495(R)|      SLOW  |         8.880(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        16.260(R)|      SLOW  |         8.668(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        16.260(R)|      SLOW  |         7.533(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        15.537(R)|      SLOW  |         7.762(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        15.899(R)|      SLOW  |         7.815(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        15.899(R)|      SLOW  |         7.538(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        15.155(R)|      SLOW  |         7.917(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        16.613(R)|      SLOW  |         8.165(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        16.613(R)|      SLOW  |         8.020(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        18.567(R)|      SLOW  |        10.063(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        18.156(R)|      SLOW  |         9.209(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        17.335(R)|      SLOW  |         9.124(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        17.335(R)|      SLOW  |         9.035(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        17.333(R)|      SLOW  |         9.102(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        17.034(R)|      SLOW  |         8.717(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        17.034(R)|      SLOW  |         8.720(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        15.046(R)|      SLOW  |         8.424(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        16.790(R)|      SLOW  |         9.816(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<0> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        21.206(R)|      SLOW  |        10.683(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        21.513(R)|      SLOW  |        11.046(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        20.978(R)|      SLOW  |        10.775(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        21.004(R)|      SLOW  |        10.924(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        22.114(R)|      SLOW  |        10.621(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        26.145(R)|      SLOW  |        11.093(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        26.369(R)|      SLOW  |        11.204(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        26.369(R)|      SLOW  |        10.732(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        26.098(R)|      SLOW  |        10.622(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        27.174(R)|      SLOW  |        11.320(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        27.883(R)|      SLOW  |        11.540(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        27.506(R)|      SLOW  |        11.532(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        27.506(R)|      SLOW  |        10.631(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        22.628(R)|      SLOW  |         9.990(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        28.205(R)|      SLOW  |        11.005(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        21.317(R)|      SLOW  |        10.836(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        21.862(R)|      SLOW  |        10.145(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        21.171(R)|      SLOW  |        11.069(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        23.014(R)|      SLOW  |        10.625(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        21.235(R)|      SLOW  |        11.415(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        18.097(R)|      SLOW  |        10.209(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        20.247(R)|      SLOW  |         9.770(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        19.524(R)|      SLOW  |         9.525(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        19.885(R)|      SLOW  |         9.623(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        20.594(R)|      SLOW  |         9.739(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        17.491(R)|      SLOW  |         9.932(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        18.998(R)|      SLOW  |        10.573(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        19.885(R)|      SLOW  |         9.404(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        19.975(R)|      SLOW  |        11.553(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        19.948(R)|      SLOW  |        11.488(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        19.688(R)|      SLOW  |        11.435(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        20.136(R)|      SLOW  |        11.329(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        20.303(R)|      SLOW  |        10.982(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        20.642(R)|      SLOW  |        11.537(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        20.642(R)|      SLOW  |        11.405(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        20.348(R)|      SLOW  |        11.480(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        18.817(R)|      SLOW  |        10.847(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        18.817(R)|      SLOW  |        10.855(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        17.940(R)|      SLOW  |        10.226(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        17.940(R)|      SLOW  |        10.232(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        18.923(R)|      SLOW  |         9.852(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        18.923(R)|      SLOW  |         9.859(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        20.247(R)|      SLOW  |         9.732(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        19.524(R)|      SLOW  |         9.581(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        20.193(R)|      SLOW  |        11.619(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        20.193(R)|      SLOW  |        11.576(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        19.688(R)|      SLOW  |        11.377(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        19.903(R)|      SLOW  |        11.316(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        19.903(R)|      SLOW  |        11.604(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        20.060(R)|      SLOW  |        11.426(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        20.125(R)|      SLOW  |        11.360(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        19.761(R)|      SLOW  |        11.238(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        16.668(R)|      SLOW  |         9.668(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        15.122(R)|      SLOW  |         8.628(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        15.226(R)|      SLOW  |         8.687(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        14.717(R)|      SLOW  |         8.379(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        15.171(R)|      SLOW  |         8.642(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        15.211(R)|      SLOW  |         8.676(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        15.226(R)|      SLOW  |         8.687(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        14.631(R)|      SLOW  |         8.324(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        15.706(R)|      SLOW  |         9.041(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        15.733(R)|      SLOW  |         9.053(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        15.449(R)|      SLOW  |         8.871(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        15.939(R)|      SLOW  |         9.165(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        15.868(R)|      SLOW  |         9.120(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        15.614(R)|      SLOW  |         8.968(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        15.996(R)|      SLOW  |         9.208(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        19.485(R)|      SLOW  |        11.294(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        18.980(R)|      SLOW  |        10.549(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        18.980(R)|      SLOW  |        10.554(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        19.617(R)|      SLOW  |        10.648(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        18.813(R)|      SLOW  |        10.762(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        19.382(R)|      SLOW  |        10.732(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        19.382(R)|      SLOW  |        10.799(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        19.359(R)|      SLOW  |        10.673(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        19.225(R)|      SLOW  |        10.723(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        18.458(R)|      SLOW  |        10.532(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        19.091(R)|      SLOW  |        10.690(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        19.091(R)|      SLOW  |        10.801(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        18.429(R)|      SLOW  |        10.457(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        18.429(R)|      SLOW  |        10.528(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        18.927(R)|      SLOW  |        10.567(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        18.716(R)|      SLOW  |        10.531(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        18.716(R)|      SLOW  |        10.467(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        19.796(R)|      SLOW  |        11.467(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        20.362(R)|      SLOW  |        11.793(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        20.406(R)|      SLOW  |        10.697(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        20.157(R)|      SLOW  |        10.267(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        23.020(R)|      SLOW  |        10.623(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        19.017(R)|      SLOW  |        10.148(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        19.029(R)|      SLOW  |         9.698(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        24.325(R)|      SLOW  |        10.366(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        23.799(R)|      SLOW  |        10.095(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        21.938(R)|      SLOW  |         9.658(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        21.698(R)|      SLOW  |        10.055(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        22.380(R)|      SLOW  |        10.042(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        22.380(R)|      SLOW  |        10.116(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        22.182(R)|      SLOW  |        10.240(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        20.304(R)|      SLOW  |        10.097(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        21.031(R)|      SLOW  |        10.368(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        20.803(R)|      SLOW  |        11.147(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        18.141(R)|      SLOW  |         9.509(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        19.766(R)|      SLOW  |        10.251(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        17.655(R)|      SLOW  |         9.214(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        18.275(R)|      SLOW  |         9.702(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        19.417(R)|      SLOW  |        10.003(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        21.884(R)|      SLOW  |        10.682(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        21.884(R)|      SLOW  |        10.767(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        22.111(R)|      SLOW  |        10.875(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        22.111(R)|      SLOW  |        10.902(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        22.130(R)|      SLOW  |        10.866(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        21.822(R)|      SLOW  |        10.790(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        21.914(R)|      SLOW  |        10.937(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        21.454(R)|      SLOW  |        10.611(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        18.622(R)|      SLOW  |        10.759(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        19.524(R)|      SLOW  |        10.760(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        19.502(R)|      SLOW  |        10.885(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        19.502(R)|      SLOW  |        10.907(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        17.933(R)|      SLOW  |        10.118(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        19.261(R)|      SLOW  |        10.645(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        18.420(R)|      SLOW  |        10.326(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        18.382(R)|      SLOW  |        10.594(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        19.147(R)|      SLOW  |        10.382(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        19.147(R)|      SLOW  |         9.247(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        18.424(R)|      SLOW  |         9.476(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        18.786(R)|      SLOW  |         9.529(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        18.786(R)|      SLOW  |         9.252(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        18.042(R)|      SLOW  |         9.631(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        19.500(R)|      SLOW  |         9.879(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        19.500(R)|      SLOW  |         9.734(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        21.454(R)|      SLOW  |        11.777(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        21.043(R)|      SLOW  |        10.923(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        20.222(R)|      SLOW  |        10.838(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        20.222(R)|      SLOW  |        10.749(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        20.220(R)|      SLOW  |        10.816(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        19.921(R)|      SLOW  |        10.431(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        19.921(R)|      SLOW  |        10.434(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        17.933(R)|      SLOW  |        10.138(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        19.677(R)|      SLOW  |        11.530(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<1> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        18.925(R)|      SLOW  |         9.184(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        19.232(R)|      SLOW  |         9.547(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        18.697(R)|      SLOW  |         9.276(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        18.723(R)|      SLOW  |         9.425(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        19.833(R)|      SLOW  |         9.122(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        23.864(R)|      SLOW  |         9.594(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        24.088(R)|      SLOW  |         9.705(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        24.088(R)|      SLOW  |         9.233(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        23.817(R)|      SLOW  |         9.123(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        24.893(R)|      SLOW  |         9.821(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        25.602(R)|      SLOW  |        10.041(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        25.225(R)|      SLOW  |        10.033(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        25.225(R)|      SLOW  |         9.132(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        20.347(R)|      SLOW  |         8.491(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        25.924(R)|      SLOW  |         9.506(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        19.036(R)|      SLOW  |         9.337(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        19.581(R)|      SLOW  |         8.646(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        18.890(R)|      SLOW  |         9.570(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        20.733(R)|      SLOW  |         9.126(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        18.954(R)|      SLOW  |         9.916(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        15.816(R)|      SLOW  |         8.710(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        17.966(R)|      SLOW  |         8.271(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        17.243(R)|      SLOW  |         8.026(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        17.604(R)|      SLOW  |         8.124(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        18.313(R)|      SLOW  |         8.240(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        15.210(R)|      SLOW  |         8.433(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        16.717(R)|      SLOW  |         9.074(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        17.604(R)|      SLOW  |         7.905(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        17.694(R)|      SLOW  |        10.054(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        17.667(R)|      SLOW  |         9.989(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        17.407(R)|      SLOW  |         9.936(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        17.855(R)|      SLOW  |         9.830(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        18.022(R)|      SLOW  |         9.483(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        18.361(R)|      SLOW  |        10.038(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        18.361(R)|      SLOW  |         9.906(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        18.067(R)|      SLOW  |         9.981(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        16.536(R)|      SLOW  |         9.348(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        16.536(R)|      SLOW  |         9.356(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        15.659(R)|      SLOW  |         8.727(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        15.659(R)|      SLOW  |         8.733(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        16.642(R)|      SLOW  |         8.353(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        16.642(R)|      SLOW  |         8.360(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        17.966(R)|      SLOW  |         8.233(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        17.243(R)|      SLOW  |         8.082(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        17.912(R)|      SLOW  |        10.120(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        17.912(R)|      SLOW  |        10.077(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        17.407(R)|      SLOW  |         9.878(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        17.622(R)|      SLOW  |         9.817(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        17.622(R)|      SLOW  |        10.105(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        17.779(R)|      SLOW  |         9.927(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        17.844(R)|      SLOW  |         9.861(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        17.480(R)|      SLOW  |         9.739(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        14.387(R)|      SLOW  |         8.169(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        12.841(R)|      SLOW  |         7.129(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        12.945(R)|      SLOW  |         7.188(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        12.436(R)|      SLOW  |         6.880(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        12.890(R)|      SLOW  |         7.143(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        12.930(R)|      SLOW  |         7.177(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        12.945(R)|      SLOW  |         7.188(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        12.350(R)|      SLOW  |         6.825(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        13.425(R)|      SLOW  |         7.542(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        13.452(R)|      SLOW  |         7.554(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        13.168(R)|      SLOW  |         7.372(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        13.658(R)|      SLOW  |         7.666(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        13.587(R)|      SLOW  |         7.621(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        13.333(R)|      SLOW  |         7.469(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        13.715(R)|      SLOW  |         7.709(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        17.204(R)|      SLOW  |         9.795(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        16.699(R)|      SLOW  |         9.050(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        16.699(R)|      SLOW  |         9.055(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        17.336(R)|      SLOW  |         9.149(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        16.532(R)|      SLOW  |         9.263(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        17.101(R)|      SLOW  |         9.233(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        17.101(R)|      SLOW  |         9.300(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        17.078(R)|      SLOW  |         9.174(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        16.944(R)|      SLOW  |         9.224(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        16.177(R)|      SLOW  |         9.033(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        16.810(R)|      SLOW  |         9.191(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        16.810(R)|      SLOW  |         9.302(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        16.148(R)|      SLOW  |         8.958(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        16.148(R)|      SLOW  |         9.029(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        16.646(R)|      SLOW  |         9.068(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        16.435(R)|      SLOW  |         9.032(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        16.435(R)|      SLOW  |         8.968(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        17.515(R)|      SLOW  |         9.968(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        18.081(R)|      SLOW  |        10.294(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        18.125(R)|      SLOW  |         9.198(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        17.876(R)|      SLOW  |         8.768(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        20.739(R)|      SLOW  |         9.124(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        16.736(R)|      SLOW  |         8.649(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        16.748(R)|      SLOW  |         8.199(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        22.044(R)|      SLOW  |         8.867(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        21.518(R)|      SLOW  |         8.596(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        19.657(R)|      SLOW  |         8.159(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        19.417(R)|      SLOW  |         8.556(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        20.099(R)|      SLOW  |         8.543(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        20.099(R)|      SLOW  |         8.617(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        19.901(R)|      SLOW  |         8.741(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        18.023(R)|      SLOW  |         8.598(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        18.750(R)|      SLOW  |         8.869(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        18.522(R)|      SLOW  |         9.648(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        15.860(R)|      SLOW  |         8.010(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        17.485(R)|      SLOW  |         8.752(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        15.374(R)|      SLOW  |         7.715(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        15.994(R)|      SLOW  |         8.203(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        17.136(R)|      SLOW  |         8.504(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        19.603(R)|      SLOW  |         9.183(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        19.603(R)|      SLOW  |         9.268(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        19.830(R)|      SLOW  |         9.376(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        19.830(R)|      SLOW  |         9.403(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        19.849(R)|      SLOW  |         9.367(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        19.541(R)|      SLOW  |         9.291(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        19.633(R)|      SLOW  |         9.438(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        19.173(R)|      SLOW  |         9.112(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        16.341(R)|      SLOW  |         9.260(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        17.243(R)|      SLOW  |         9.261(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        17.221(R)|      SLOW  |         9.386(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        17.221(R)|      SLOW  |         9.408(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        15.652(R)|      SLOW  |         8.619(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        16.980(R)|      SLOW  |         9.146(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        16.139(R)|      SLOW  |         8.827(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        16.101(R)|      SLOW  |         9.095(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        16.866(R)|      SLOW  |         8.883(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        16.866(R)|      SLOW  |         7.748(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        16.143(R)|      SLOW  |         7.977(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        16.505(R)|      SLOW  |         8.030(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        16.505(R)|      SLOW  |         7.753(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        15.761(R)|      SLOW  |         8.132(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        17.219(R)|      SLOW  |         8.380(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        17.219(R)|      SLOW  |         8.235(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        19.173(R)|      SLOW  |        10.278(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        18.762(R)|      SLOW  |         9.424(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        17.941(R)|      SLOW  |         9.339(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        17.941(R)|      SLOW  |         9.250(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        17.939(R)|      SLOW  |         9.317(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        17.640(R)|      SLOW  |         8.932(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        17.640(R)|      SLOW  |         8.935(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        15.652(R)|      SLOW  |         8.639(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        17.396(R)|      SLOW  |        10.031(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<2> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        19.415(R)|      SLOW  |         9.617(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        19.722(R)|      SLOW  |         9.980(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        19.187(R)|      SLOW  |         9.709(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        19.213(R)|      SLOW  |         9.858(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        20.323(R)|      SLOW  |         9.555(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        24.354(R)|      SLOW  |        10.027(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        24.578(R)|      SLOW  |        10.138(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        24.578(R)|      SLOW  |         9.666(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        24.307(R)|      SLOW  |         9.556(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        25.383(R)|      SLOW  |        10.254(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        26.092(R)|      SLOW  |        10.474(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        25.715(R)|      SLOW  |        10.466(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        25.715(R)|      SLOW  |         9.565(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        20.837(R)|      SLOW  |         8.924(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        26.414(R)|      SLOW  |         9.939(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        19.526(R)|      SLOW  |         9.770(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        20.071(R)|      SLOW  |         9.079(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        19.380(R)|      SLOW  |        10.003(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        21.223(R)|      SLOW  |         9.559(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        19.444(R)|      SLOW  |        10.349(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        16.306(R)|      SLOW  |         9.143(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        18.456(R)|      SLOW  |         8.704(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        17.733(R)|      SLOW  |         8.459(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        18.094(R)|      SLOW  |         8.557(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        18.803(R)|      SLOW  |         8.673(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        15.700(R)|      SLOW  |         8.866(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        17.207(R)|      SLOW  |         9.507(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        18.094(R)|      SLOW  |         8.338(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        18.184(R)|      SLOW  |        10.487(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        18.157(R)|      SLOW  |        10.422(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        17.897(R)|      SLOW  |        10.369(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        18.345(R)|      SLOW  |        10.263(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        18.512(R)|      SLOW  |         9.916(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        18.851(R)|      SLOW  |        10.471(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        18.851(R)|      SLOW  |        10.339(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        18.557(R)|      SLOW  |        10.414(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        17.026(R)|      SLOW  |         9.781(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        17.026(R)|      SLOW  |         9.789(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        16.149(R)|      SLOW  |         9.160(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        16.149(R)|      SLOW  |         9.166(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        17.132(R)|      SLOW  |         8.786(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        17.132(R)|      SLOW  |         8.793(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        18.456(R)|      SLOW  |         8.666(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        17.733(R)|      SLOW  |         8.515(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        18.402(R)|      SLOW  |        10.553(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        18.402(R)|      SLOW  |        10.510(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        17.897(R)|      SLOW  |        10.311(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        18.112(R)|      SLOW  |        10.250(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        18.112(R)|      SLOW  |        10.538(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        18.269(R)|      SLOW  |        10.360(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        18.334(R)|      SLOW  |        10.294(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        17.970(R)|      SLOW  |        10.172(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        14.877(R)|      SLOW  |         8.602(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        13.331(R)|      SLOW  |         7.562(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        13.435(R)|      SLOW  |         7.621(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        12.926(R)|      SLOW  |         7.313(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        13.380(R)|      SLOW  |         7.576(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        13.420(R)|      SLOW  |         7.610(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        13.435(R)|      SLOW  |         7.621(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        12.840(R)|      SLOW  |         7.258(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        13.915(R)|      SLOW  |         7.975(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        13.942(R)|      SLOW  |         7.987(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        13.658(R)|      SLOW  |         7.805(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        14.148(R)|      SLOW  |         8.099(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        14.077(R)|      SLOW  |         8.054(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        13.823(R)|      SLOW  |         7.902(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        14.205(R)|      SLOW  |         8.142(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        17.694(R)|      SLOW  |        10.228(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        17.189(R)|      SLOW  |         9.483(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        17.189(R)|      SLOW  |         9.488(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        17.826(R)|      SLOW  |         9.582(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        17.022(R)|      SLOW  |         9.696(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        17.591(R)|      SLOW  |         9.666(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        17.591(R)|      SLOW  |         9.733(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        17.568(R)|      SLOW  |         9.607(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        17.434(R)|      SLOW  |         9.657(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        16.667(R)|      SLOW  |         9.466(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        17.300(R)|      SLOW  |         9.624(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        17.300(R)|      SLOW  |         9.735(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        16.638(R)|      SLOW  |         9.391(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        16.638(R)|      SLOW  |         9.462(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        17.136(R)|      SLOW  |         9.501(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        16.925(R)|      SLOW  |         9.465(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        16.925(R)|      SLOW  |         9.401(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        18.005(R)|      SLOW  |        10.401(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        18.571(R)|      SLOW  |        10.727(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        18.615(R)|      SLOW  |         9.631(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        18.366(R)|      SLOW  |         9.201(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        21.229(R)|      SLOW  |         9.557(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        17.226(R)|      SLOW  |         9.082(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        17.238(R)|      SLOW  |         8.632(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        22.534(R)|      SLOW  |         9.300(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        22.008(R)|      SLOW  |         9.029(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        20.147(R)|      SLOW  |         8.592(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        19.907(R)|      SLOW  |         8.989(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        20.589(R)|      SLOW  |         8.976(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        20.589(R)|      SLOW  |         9.050(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        20.391(R)|      SLOW  |         9.174(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        18.513(R)|      SLOW  |         9.031(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        19.240(R)|      SLOW  |         9.302(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        19.012(R)|      SLOW  |        10.081(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        16.350(R)|      SLOW  |         8.443(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        17.975(R)|      SLOW  |         9.185(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        15.864(R)|      SLOW  |         8.148(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        16.484(R)|      SLOW  |         8.636(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        17.626(R)|      SLOW  |         8.937(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        20.093(R)|      SLOW  |         9.616(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        20.093(R)|      SLOW  |         9.701(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        20.320(R)|      SLOW  |         9.809(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        20.320(R)|      SLOW  |         9.836(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        20.339(R)|      SLOW  |         9.800(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        20.031(R)|      SLOW  |         9.724(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        20.123(R)|      SLOW  |         9.871(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        19.663(R)|      SLOW  |         9.545(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        16.831(R)|      SLOW  |         9.693(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        17.733(R)|      SLOW  |         9.694(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        17.711(R)|      SLOW  |         9.819(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        17.711(R)|      SLOW  |         9.841(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        16.142(R)|      SLOW  |         9.052(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        17.470(R)|      SLOW  |         9.579(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        16.629(R)|      SLOW  |         9.260(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        16.591(R)|      SLOW  |         9.528(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        17.356(R)|      SLOW  |         9.316(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        17.356(R)|      SLOW  |         8.181(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        16.633(R)|      SLOW  |         8.410(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        16.995(R)|      SLOW  |         8.463(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        16.995(R)|      SLOW  |         8.186(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        16.251(R)|      SLOW  |         8.565(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        17.709(R)|      SLOW  |         8.813(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        17.709(R)|      SLOW  |         8.668(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        19.663(R)|      SLOW  |        10.711(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        19.252(R)|      SLOW  |         9.857(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        18.431(R)|      SLOW  |         9.772(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        18.431(R)|      SLOW  |         9.683(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        18.429(R)|      SLOW  |         9.750(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        18.130(R)|      SLOW  |         9.365(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        18.130(R)|      SLOW  |         9.368(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        16.142(R)|      SLOW  |         9.072(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        17.886(R)|      SLOW  |        10.464(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<6> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        17.879(R)|      SLOW  |         8.705(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        18.186(R)|      SLOW  |         9.068(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        17.651(R)|      SLOW  |         8.797(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        17.677(R)|      SLOW  |         8.946(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        18.787(R)|      SLOW  |         8.643(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        22.818(R)|      SLOW  |         9.115(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        23.042(R)|      SLOW  |         9.226(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        23.042(R)|      SLOW  |         8.754(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        22.771(R)|      SLOW  |         8.644(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        23.847(R)|      SLOW  |         9.342(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        24.556(R)|      SLOW  |         9.562(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        24.179(R)|      SLOW  |         9.554(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        24.179(R)|      SLOW  |         8.653(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        19.301(R)|      SLOW  |         8.012(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        24.878(R)|      SLOW  |         9.027(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        17.990(R)|      SLOW  |         8.858(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        18.535(R)|      SLOW  |         8.167(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        17.844(R)|      SLOW  |         9.091(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        19.687(R)|      SLOW  |         8.647(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        17.908(R)|      SLOW  |         9.437(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        14.770(R)|      SLOW  |         8.231(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        16.920(R)|      SLOW  |         7.792(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        16.197(R)|      SLOW  |         7.547(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        16.558(R)|      SLOW  |         7.645(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        17.267(R)|      SLOW  |         7.761(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        14.164(R)|      SLOW  |         7.954(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        15.671(R)|      SLOW  |         8.595(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        16.558(R)|      SLOW  |         7.426(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        16.648(R)|      SLOW  |         9.575(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        16.621(R)|      SLOW  |         9.510(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        16.361(R)|      SLOW  |         9.457(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        16.809(R)|      SLOW  |         9.351(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        16.976(R)|      SLOW  |         9.004(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        17.315(R)|      SLOW  |         9.559(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        17.315(R)|      SLOW  |         9.427(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        17.021(R)|      SLOW  |         9.502(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        15.490(R)|      SLOW  |         8.869(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        15.490(R)|      SLOW  |         8.877(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        14.613(R)|      SLOW  |         8.248(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        14.613(R)|      SLOW  |         8.254(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        15.596(R)|      SLOW  |         7.874(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        15.596(R)|      SLOW  |         7.881(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        16.920(R)|      SLOW  |         7.754(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        16.197(R)|      SLOW  |         7.603(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        16.866(R)|      SLOW  |         9.641(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        16.866(R)|      SLOW  |         9.598(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        16.361(R)|      SLOW  |         9.399(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        16.576(R)|      SLOW  |         9.338(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        16.576(R)|      SLOW  |         9.626(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        16.733(R)|      SLOW  |         9.448(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        16.798(R)|      SLOW  |         9.382(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        16.434(R)|      SLOW  |         9.260(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        13.341(R)|      SLOW  |         7.690(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        11.795(R)|      SLOW  |         6.650(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        11.899(R)|      SLOW  |         6.709(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        11.390(R)|      SLOW  |         6.401(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        11.844(R)|      SLOW  |         6.664(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        11.884(R)|      SLOW  |         6.698(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        11.899(R)|      SLOW  |         6.709(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        11.304(R)|      SLOW  |         6.346(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        12.379(R)|      SLOW  |         7.063(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        12.406(R)|      SLOW  |         7.075(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        12.122(R)|      SLOW  |         6.893(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        12.612(R)|      SLOW  |         7.187(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        12.541(R)|      SLOW  |         7.142(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        12.287(R)|      SLOW  |         6.990(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        12.669(R)|      SLOW  |         7.230(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        16.158(R)|      SLOW  |         9.316(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        15.653(R)|      SLOW  |         8.571(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        15.653(R)|      SLOW  |         8.576(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        16.290(R)|      SLOW  |         8.670(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        15.486(R)|      SLOW  |         8.784(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        16.055(R)|      SLOW  |         8.754(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        16.055(R)|      SLOW  |         8.821(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        16.032(R)|      SLOW  |         8.695(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        15.898(R)|      SLOW  |         8.745(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        15.131(R)|      SLOW  |         8.554(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        15.764(R)|      SLOW  |         8.712(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        15.764(R)|      SLOW  |         8.823(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        15.102(R)|      SLOW  |         8.479(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        15.102(R)|      SLOW  |         8.550(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        15.600(R)|      SLOW  |         8.589(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        15.389(R)|      SLOW  |         8.553(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        15.389(R)|      SLOW  |         8.489(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        16.469(R)|      SLOW  |         9.489(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        17.035(R)|      SLOW  |         9.815(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        17.079(R)|      SLOW  |         8.719(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        16.830(R)|      SLOW  |         8.289(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        19.693(R)|      SLOW  |         8.645(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        15.690(R)|      SLOW  |         8.170(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        15.702(R)|      SLOW  |         7.720(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        20.998(R)|      SLOW  |         8.388(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        20.472(R)|      SLOW  |         8.117(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        18.611(R)|      SLOW  |         7.680(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        18.371(R)|      SLOW  |         8.077(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        19.053(R)|      SLOW  |         8.064(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        19.053(R)|      SLOW  |         8.138(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        18.855(R)|      SLOW  |         8.262(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        16.977(R)|      SLOW  |         8.119(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        17.704(R)|      SLOW  |         8.390(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        17.476(R)|      SLOW  |         9.169(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        14.814(R)|      SLOW  |         7.531(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        16.439(R)|      SLOW  |         8.273(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        14.328(R)|      SLOW  |         7.236(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        14.948(R)|      SLOW  |         7.724(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        16.090(R)|      SLOW  |         8.025(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        18.557(R)|      SLOW  |         8.704(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        18.557(R)|      SLOW  |         8.789(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        18.784(R)|      SLOW  |         8.897(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        18.784(R)|      SLOW  |         8.924(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        18.803(R)|      SLOW  |         8.888(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        18.495(R)|      SLOW  |         8.812(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        18.587(R)|      SLOW  |         8.959(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        18.127(R)|      SLOW  |         8.633(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        15.295(R)|      SLOW  |         8.781(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        16.197(R)|      SLOW  |         8.782(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        16.175(R)|      SLOW  |         8.907(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        16.175(R)|      SLOW  |         8.929(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        14.606(R)|      SLOW  |         8.140(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        15.934(R)|      SLOW  |         8.667(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        15.093(R)|      SLOW  |         8.348(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        15.055(R)|      SLOW  |         8.616(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        15.820(R)|      SLOW  |         8.404(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        15.820(R)|      SLOW  |         7.269(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        15.097(R)|      SLOW  |         7.498(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        15.459(R)|      SLOW  |         7.551(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        15.459(R)|      SLOW  |         7.274(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        14.715(R)|      SLOW  |         7.653(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        16.173(R)|      SLOW  |         7.901(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        16.173(R)|      SLOW  |         7.756(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        18.127(R)|      SLOW  |         9.799(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        17.716(R)|      SLOW  |         8.945(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        16.895(R)|      SLOW  |         8.860(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        16.895(R)|      SLOW  |         8.771(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        16.893(R)|      SLOW  |         8.838(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        16.594(R)|      SLOW  |         8.453(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        16.594(R)|      SLOW  |         8.456(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        14.606(R)|      SLOW  |         8.160(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        16.350(R)|      SLOW  |         9.552(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<8> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        19.470(R)|      SLOW  |         9.712(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        19.777(R)|      SLOW  |        10.075(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        19.242(R)|      SLOW  |         9.804(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        19.268(R)|      SLOW  |         9.953(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        20.378(R)|      SLOW  |         9.650(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        24.409(R)|      SLOW  |        10.122(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        24.633(R)|      SLOW  |        10.233(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        24.633(R)|      SLOW  |         9.761(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        24.362(R)|      SLOW  |         9.651(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        25.438(R)|      SLOW  |        10.349(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        26.147(R)|      SLOW  |        10.569(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        25.770(R)|      SLOW  |        10.561(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        25.770(R)|      SLOW  |         9.660(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        20.892(R)|      SLOW  |         9.019(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        26.469(R)|      SLOW  |        10.034(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        19.581(R)|      SLOW  |         9.865(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        20.126(R)|      SLOW  |         9.174(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        19.435(R)|      SLOW  |        10.098(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        21.278(R)|      SLOW  |         9.654(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        19.499(R)|      SLOW  |        10.444(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        16.361(R)|      SLOW  |         9.238(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        18.511(R)|      SLOW  |         8.799(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        17.788(R)|      SLOW  |         8.554(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        18.149(R)|      SLOW  |         8.652(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        18.858(R)|      SLOW  |         8.768(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        15.755(R)|      SLOW  |         8.961(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        17.262(R)|      SLOW  |         9.602(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        18.149(R)|      SLOW  |         8.433(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        18.239(R)|      SLOW  |        10.582(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        18.212(R)|      SLOW  |        10.517(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        17.952(R)|      SLOW  |        10.464(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        18.400(R)|      SLOW  |        10.358(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        18.567(R)|      SLOW  |        10.011(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        18.906(R)|      SLOW  |        10.566(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        18.906(R)|      SLOW  |        10.434(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        18.612(R)|      SLOW  |        10.509(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        17.081(R)|      SLOW  |         9.876(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        17.081(R)|      SLOW  |         9.884(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        16.204(R)|      SLOW  |         9.255(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        16.204(R)|      SLOW  |         9.261(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        17.187(R)|      SLOW  |         8.881(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        17.187(R)|      SLOW  |         8.888(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        18.511(R)|      SLOW  |         8.761(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        17.788(R)|      SLOW  |         8.610(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        18.457(R)|      SLOW  |        10.648(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        18.457(R)|      SLOW  |        10.605(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        17.952(R)|      SLOW  |        10.406(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        18.167(R)|      SLOW  |        10.345(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        18.167(R)|      SLOW  |        10.633(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        18.324(R)|      SLOW  |        10.455(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        18.389(R)|      SLOW  |        10.389(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        18.025(R)|      SLOW  |        10.267(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        14.932(R)|      SLOW  |         8.697(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        13.386(R)|      SLOW  |         7.657(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        13.490(R)|      SLOW  |         7.716(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        12.981(R)|      SLOW  |         7.408(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        13.435(R)|      SLOW  |         7.671(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        13.475(R)|      SLOW  |         7.705(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        13.490(R)|      SLOW  |         7.716(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        12.895(R)|      SLOW  |         7.353(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        13.970(R)|      SLOW  |         8.070(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        13.997(R)|      SLOW  |         8.082(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        13.713(R)|      SLOW  |         7.900(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        14.203(R)|      SLOW  |         8.194(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        14.132(R)|      SLOW  |         8.149(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        13.878(R)|      SLOW  |         7.997(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        14.260(R)|      SLOW  |         8.237(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        17.749(R)|      SLOW  |        10.323(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        17.244(R)|      SLOW  |         9.578(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        17.244(R)|      SLOW  |         9.583(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        17.881(R)|      SLOW  |         9.677(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        17.077(R)|      SLOW  |         9.791(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        17.646(R)|      SLOW  |         9.761(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        17.646(R)|      SLOW  |         9.828(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        17.623(R)|      SLOW  |         9.702(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        17.489(R)|      SLOW  |         9.752(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        16.722(R)|      SLOW  |         9.561(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        17.355(R)|      SLOW  |         9.719(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        17.355(R)|      SLOW  |         9.830(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        16.693(R)|      SLOW  |         9.486(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        16.693(R)|      SLOW  |         9.557(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        17.191(R)|      SLOW  |         9.596(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        16.980(R)|      SLOW  |         9.560(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        16.980(R)|      SLOW  |         9.496(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        18.060(R)|      SLOW  |        10.496(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        18.626(R)|      SLOW  |        10.822(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        18.670(R)|      SLOW  |         9.726(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        18.421(R)|      SLOW  |         9.296(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        21.284(R)|      SLOW  |         9.652(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        17.281(R)|      SLOW  |         9.177(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        17.293(R)|      SLOW  |         8.727(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        22.589(R)|      SLOW  |         9.395(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        22.063(R)|      SLOW  |         9.124(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        20.202(R)|      SLOW  |         8.687(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        19.962(R)|      SLOW  |         9.084(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        20.644(R)|      SLOW  |         9.071(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        20.644(R)|      SLOW  |         9.145(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        20.446(R)|      SLOW  |         9.269(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        18.568(R)|      SLOW  |         9.126(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        19.295(R)|      SLOW  |         9.397(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        19.067(R)|      SLOW  |        10.176(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        16.405(R)|      SLOW  |         8.538(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        18.030(R)|      SLOW  |         9.280(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        15.919(R)|      SLOW  |         8.243(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        16.539(R)|      SLOW  |         8.731(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        17.681(R)|      SLOW  |         9.032(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        20.148(R)|      SLOW  |         9.711(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        20.148(R)|      SLOW  |         9.796(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        20.375(R)|      SLOW  |         9.904(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        20.375(R)|      SLOW  |         9.931(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        20.394(R)|      SLOW  |         9.895(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        20.086(R)|      SLOW  |         9.819(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        20.178(R)|      SLOW  |         9.966(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        19.718(R)|      SLOW  |         9.640(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        16.886(R)|      SLOW  |         9.788(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        17.788(R)|      SLOW  |         9.789(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        17.766(R)|      SLOW  |         9.914(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        17.766(R)|      SLOW  |         9.936(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        16.197(R)|      SLOW  |         9.147(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        17.525(R)|      SLOW  |         9.674(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        16.684(R)|      SLOW  |         9.355(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        16.646(R)|      SLOW  |         9.623(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        17.411(R)|      SLOW  |         9.411(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        17.411(R)|      SLOW  |         8.276(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        16.688(R)|      SLOW  |         8.505(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        17.050(R)|      SLOW  |         8.558(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        17.050(R)|      SLOW  |         8.281(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        16.306(R)|      SLOW  |         8.660(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        17.764(R)|      SLOW  |         8.908(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        17.764(R)|      SLOW  |         8.763(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        19.718(R)|      SLOW  |        10.806(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        19.307(R)|      SLOW  |         9.952(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        18.486(R)|      SLOW  |         9.867(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        18.486(R)|      SLOW  |         9.778(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        18.484(R)|      SLOW  |         9.845(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        18.185(R)|      SLOW  |         9.460(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        18.185(R)|      SLOW  |         9.463(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        16.197(R)|      SLOW  |         9.167(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        17.941(R)|      SLOW  |        10.559(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<9> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        21.035(R)|      SLOW  |        10.623(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        21.342(R)|      SLOW  |        10.986(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        20.807(R)|      SLOW  |        10.715(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        20.833(R)|      SLOW  |        10.864(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        21.943(R)|      SLOW  |        10.561(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        25.974(R)|      SLOW  |        11.033(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        26.198(R)|      SLOW  |        11.144(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        26.198(R)|      SLOW  |        10.672(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        25.927(R)|      SLOW  |        10.562(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        27.003(R)|      SLOW  |        11.260(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        27.712(R)|      SLOW  |        11.480(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        27.335(R)|      SLOW  |        11.472(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        27.335(R)|      SLOW  |        10.571(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        22.457(R)|      SLOW  |         9.930(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        28.034(R)|      SLOW  |        10.945(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        21.146(R)|      SLOW  |        10.776(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        21.691(R)|      SLOW  |        10.085(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        21.000(R)|      SLOW  |        11.009(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        22.843(R)|      SLOW  |        10.565(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        21.064(R)|      SLOW  |        11.355(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        17.926(R)|      SLOW  |        10.149(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        20.076(R)|      SLOW  |         9.710(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        19.353(R)|      SLOW  |         9.465(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        19.714(R)|      SLOW  |         9.563(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        20.423(R)|      SLOW  |         9.679(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        17.320(R)|      SLOW  |         9.872(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        18.827(R)|      SLOW  |        10.513(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        19.714(R)|      SLOW  |         9.344(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        19.804(R)|      SLOW  |        11.493(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        19.777(R)|      SLOW  |        11.428(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        19.517(R)|      SLOW  |        11.375(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        19.965(R)|      SLOW  |        11.269(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        20.132(R)|      SLOW  |        10.922(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        20.471(R)|      SLOW  |        11.477(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        20.471(R)|      SLOW  |        11.345(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        20.177(R)|      SLOW  |        11.420(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        18.646(R)|      SLOW  |        10.787(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        18.646(R)|      SLOW  |        10.795(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        17.769(R)|      SLOW  |        10.166(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        17.769(R)|      SLOW  |        10.172(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        18.752(R)|      SLOW  |         9.792(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        18.752(R)|      SLOW  |         9.799(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        20.076(R)|      SLOW  |         9.672(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        19.353(R)|      SLOW  |         9.521(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        20.022(R)|      SLOW  |        11.559(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        20.022(R)|      SLOW  |        11.516(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        19.517(R)|      SLOW  |        11.317(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        19.732(R)|      SLOW  |        11.256(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        19.732(R)|      SLOW  |        11.544(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        19.889(R)|      SLOW  |        11.366(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        19.954(R)|      SLOW  |        11.300(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        19.590(R)|      SLOW  |        11.178(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        16.497(R)|      SLOW  |         9.608(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        14.951(R)|      SLOW  |         8.568(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        15.055(R)|      SLOW  |         8.627(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        14.546(R)|      SLOW  |         8.319(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        15.000(R)|      SLOW  |         8.582(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        15.040(R)|      SLOW  |         8.616(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        15.055(R)|      SLOW  |         8.627(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        14.460(R)|      SLOW  |         8.264(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        15.535(R)|      SLOW  |         8.981(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        15.562(R)|      SLOW  |         8.993(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        15.278(R)|      SLOW  |         8.811(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        15.768(R)|      SLOW  |         9.105(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        15.697(R)|      SLOW  |         9.060(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        15.443(R)|      SLOW  |         8.908(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        15.825(R)|      SLOW  |         9.148(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        19.314(R)|      SLOW  |        11.234(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        18.809(R)|      SLOW  |        10.489(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        18.809(R)|      SLOW  |        10.494(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        19.446(R)|      SLOW  |        10.588(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        18.642(R)|      SLOW  |        10.702(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        19.211(R)|      SLOW  |        10.672(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        19.211(R)|      SLOW  |        10.739(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        19.188(R)|      SLOW  |        10.613(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        19.054(R)|      SLOW  |        10.663(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        18.287(R)|      SLOW  |        10.472(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        18.920(R)|      SLOW  |        10.630(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        18.920(R)|      SLOW  |        10.741(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        18.258(R)|      SLOW  |        10.397(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        18.258(R)|      SLOW  |        10.468(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        18.756(R)|      SLOW  |        10.507(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        18.545(R)|      SLOW  |        10.471(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        18.545(R)|      SLOW  |        10.407(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        19.625(R)|      SLOW  |        11.407(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        20.191(R)|      SLOW  |        11.733(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        20.235(R)|      SLOW  |        10.637(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        19.986(R)|      SLOW  |        10.207(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        22.849(R)|      SLOW  |        10.563(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        18.846(R)|      SLOW  |        10.088(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        18.858(R)|      SLOW  |         9.638(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        24.154(R)|      SLOW  |        10.306(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        23.628(R)|      SLOW  |        10.035(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        21.767(R)|      SLOW  |         9.598(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        21.527(R)|      SLOW  |         9.995(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        22.209(R)|      SLOW  |         9.982(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        22.209(R)|      SLOW  |        10.056(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        22.011(R)|      SLOW  |        10.180(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        20.133(R)|      SLOW  |        10.037(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        20.860(R)|      SLOW  |        10.308(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        20.632(R)|      SLOW  |        11.087(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        17.970(R)|      SLOW  |         9.449(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        19.595(R)|      SLOW  |        10.191(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        17.484(R)|      SLOW  |         9.154(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        18.104(R)|      SLOW  |         9.642(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        19.246(R)|      SLOW  |         9.943(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        21.713(R)|      SLOW  |        10.622(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        21.713(R)|      SLOW  |        10.707(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        21.940(R)|      SLOW  |        10.815(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        21.940(R)|      SLOW  |        10.842(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        21.959(R)|      SLOW  |        10.806(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        21.651(R)|      SLOW  |        10.730(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        21.743(R)|      SLOW  |        10.877(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        21.283(R)|      SLOW  |        10.551(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        18.451(R)|      SLOW  |        10.699(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        19.353(R)|      SLOW  |        10.700(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        19.331(R)|      SLOW  |        10.825(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        19.331(R)|      SLOW  |        10.847(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        17.762(R)|      SLOW  |        10.058(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        19.090(R)|      SLOW  |        10.585(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        18.249(R)|      SLOW  |        10.266(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        18.211(R)|      SLOW  |        10.534(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        18.976(R)|      SLOW  |        10.322(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        18.976(R)|      SLOW  |         9.187(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        18.253(R)|      SLOW  |         9.416(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        18.615(R)|      SLOW  |         9.469(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        18.615(R)|      SLOW  |         9.192(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        17.871(R)|      SLOW  |         9.571(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        19.329(R)|      SLOW  |         9.819(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        19.329(R)|      SLOW  |         9.674(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        21.283(R)|      SLOW  |        11.717(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        20.872(R)|      SLOW  |        10.863(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        20.051(R)|      SLOW  |        10.778(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        20.051(R)|      SLOW  |        10.689(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        20.049(R)|      SLOW  |        10.756(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        19.750(R)|      SLOW  |        10.371(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        19.750(R)|      SLOW  |        10.374(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        17.762(R)|      SLOW  |        10.078(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        19.506(R)|      SLOW  |        11.470(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<10> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        21.149(R)|      SLOW  |        10.654(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        21.456(R)|      SLOW  |        11.017(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        20.921(R)|      SLOW  |        10.746(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        20.947(R)|      SLOW  |        10.895(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        22.057(R)|      SLOW  |        10.592(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        26.088(R)|      SLOW  |        11.064(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        26.312(R)|      SLOW  |        11.175(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        26.312(R)|      SLOW  |        10.703(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        26.041(R)|      SLOW  |        10.593(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        27.117(R)|      SLOW  |        11.291(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        27.826(R)|      SLOW  |        11.511(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        27.449(R)|      SLOW  |        11.503(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        27.449(R)|      SLOW  |        10.602(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        22.571(R)|      SLOW  |         9.961(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        28.148(R)|      SLOW  |        10.976(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        21.260(R)|      SLOW  |        10.807(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        21.805(R)|      SLOW  |        10.116(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        21.114(R)|      SLOW  |        11.040(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        22.957(R)|      SLOW  |        10.596(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        21.178(R)|      SLOW  |        11.386(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        18.040(R)|      SLOW  |        10.180(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        20.190(R)|      SLOW  |         9.741(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        19.467(R)|      SLOW  |         9.496(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        19.828(R)|      SLOW  |         9.594(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        20.537(R)|      SLOW  |         9.710(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        17.434(R)|      SLOW  |         9.903(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        18.941(R)|      SLOW  |        10.544(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        19.828(R)|      SLOW  |         9.375(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        19.918(R)|      SLOW  |        11.524(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        19.891(R)|      SLOW  |        11.459(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        19.631(R)|      SLOW  |        11.406(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        20.079(R)|      SLOW  |        11.300(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        20.246(R)|      SLOW  |        10.953(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        20.585(R)|      SLOW  |        11.508(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        20.585(R)|      SLOW  |        11.376(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        20.291(R)|      SLOW  |        11.451(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        18.760(R)|      SLOW  |        10.818(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        18.760(R)|      SLOW  |        10.826(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        17.883(R)|      SLOW  |        10.197(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        17.883(R)|      SLOW  |        10.203(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        18.866(R)|      SLOW  |         9.823(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        18.866(R)|      SLOW  |         9.830(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        20.190(R)|      SLOW  |         9.703(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        19.467(R)|      SLOW  |         9.552(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        20.136(R)|      SLOW  |        11.590(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        20.136(R)|      SLOW  |        11.547(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        19.631(R)|      SLOW  |        11.348(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        19.846(R)|      SLOW  |        11.287(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        19.846(R)|      SLOW  |        11.575(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        20.003(R)|      SLOW  |        11.397(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        20.068(R)|      SLOW  |        11.331(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        19.704(R)|      SLOW  |        11.209(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        16.611(R)|      SLOW  |         9.639(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        15.065(R)|      SLOW  |         8.599(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        15.169(R)|      SLOW  |         8.658(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        14.660(R)|      SLOW  |         8.350(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        15.114(R)|      SLOW  |         8.613(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        15.154(R)|      SLOW  |         8.647(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        15.169(R)|      SLOW  |         8.658(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        14.574(R)|      SLOW  |         8.295(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        15.649(R)|      SLOW  |         9.012(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        15.676(R)|      SLOW  |         9.024(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        15.392(R)|      SLOW  |         8.842(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        15.882(R)|      SLOW  |         9.136(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        15.811(R)|      SLOW  |         9.091(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        15.557(R)|      SLOW  |         8.939(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        15.939(R)|      SLOW  |         9.179(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        19.428(R)|      SLOW  |        11.265(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        18.923(R)|      SLOW  |        10.520(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        18.923(R)|      SLOW  |        10.525(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        19.560(R)|      SLOW  |        10.619(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        18.756(R)|      SLOW  |        10.733(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        19.325(R)|      SLOW  |        10.703(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        19.325(R)|      SLOW  |        10.770(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        19.302(R)|      SLOW  |        10.644(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        19.168(R)|      SLOW  |        10.694(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        18.401(R)|      SLOW  |        10.503(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        19.034(R)|      SLOW  |        10.661(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        19.034(R)|      SLOW  |        10.772(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        18.372(R)|      SLOW  |        10.428(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        18.372(R)|      SLOW  |        10.499(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        18.870(R)|      SLOW  |        10.538(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        18.659(R)|      SLOW  |        10.502(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        18.659(R)|      SLOW  |        10.438(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        19.739(R)|      SLOW  |        11.438(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        20.305(R)|      SLOW  |        11.764(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        20.349(R)|      SLOW  |        10.668(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        20.100(R)|      SLOW  |        10.238(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        22.963(R)|      SLOW  |        10.594(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        18.960(R)|      SLOW  |        10.119(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        18.972(R)|      SLOW  |         9.669(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        24.268(R)|      SLOW  |        10.337(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        23.742(R)|      SLOW  |        10.066(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        21.881(R)|      SLOW  |         9.629(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        21.641(R)|      SLOW  |        10.026(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        22.323(R)|      SLOW  |        10.013(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        22.323(R)|      SLOW  |        10.087(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        22.125(R)|      SLOW  |        10.211(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        20.247(R)|      SLOW  |        10.068(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        20.974(R)|      SLOW  |        10.339(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        20.746(R)|      SLOW  |        11.118(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        18.084(R)|      SLOW  |         9.480(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        19.709(R)|      SLOW  |        10.222(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        17.598(R)|      SLOW  |         9.185(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        18.218(R)|      SLOW  |         9.673(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        19.360(R)|      SLOW  |         9.974(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        21.827(R)|      SLOW  |        10.653(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        21.827(R)|      SLOW  |        10.738(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        22.054(R)|      SLOW  |        10.846(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        22.054(R)|      SLOW  |        10.873(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        22.073(R)|      SLOW  |        10.837(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        21.765(R)|      SLOW  |        10.761(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        21.857(R)|      SLOW  |        10.908(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        21.397(R)|      SLOW  |        10.582(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        18.565(R)|      SLOW  |        10.730(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        19.467(R)|      SLOW  |        10.731(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        19.445(R)|      SLOW  |        10.856(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        19.445(R)|      SLOW  |        10.878(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        17.876(R)|      SLOW  |        10.089(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        19.204(R)|      SLOW  |        10.616(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        18.363(R)|      SLOW  |        10.297(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        18.325(R)|      SLOW  |        10.565(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        19.090(R)|      SLOW  |        10.353(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        19.090(R)|      SLOW  |         9.218(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        18.367(R)|      SLOW  |         9.447(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        18.729(R)|      SLOW  |         9.500(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        18.729(R)|      SLOW  |         9.223(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        17.985(R)|      SLOW  |         9.602(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        19.443(R)|      SLOW  |         9.850(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        19.443(R)|      SLOW  |         9.705(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        21.397(R)|      SLOW  |        11.748(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        20.986(R)|      SLOW  |        10.894(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        20.165(R)|      SLOW  |        10.809(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        20.165(R)|      SLOW  |        10.720(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        20.163(R)|      SLOW  |        10.787(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        19.864(R)|      SLOW  |        10.402(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        19.864(R)|      SLOW  |        10.405(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        17.876(R)|      SLOW  |        10.109(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        19.620(R)|      SLOW  |        11.501(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<11> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        21.336(R)|      SLOW  |        10.797(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        21.643(R)|      SLOW  |        11.160(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        21.108(R)|      SLOW  |        10.889(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        21.134(R)|      SLOW  |        11.038(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        22.244(R)|      SLOW  |        10.735(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        26.275(R)|      SLOW  |        11.207(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        26.499(R)|      SLOW  |        11.318(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        26.499(R)|      SLOW  |        10.846(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        26.228(R)|      SLOW  |        10.736(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        27.304(R)|      SLOW  |        11.434(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        28.013(R)|      SLOW  |        11.654(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        27.636(R)|      SLOW  |        11.646(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        27.636(R)|      SLOW  |        10.745(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        22.758(R)|      SLOW  |        10.104(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        28.335(R)|      SLOW  |        11.119(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        21.447(R)|      SLOW  |        10.950(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        21.992(R)|      SLOW  |        10.259(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        21.301(R)|      SLOW  |        11.183(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        23.144(R)|      SLOW  |        10.739(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        21.365(R)|      SLOW  |        11.529(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        18.227(R)|      SLOW  |        10.323(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        20.377(R)|      SLOW  |         9.884(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        19.654(R)|      SLOW  |         9.639(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        20.015(R)|      SLOW  |         9.737(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        20.724(R)|      SLOW  |         9.853(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        17.621(R)|      SLOW  |        10.046(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        19.128(R)|      SLOW  |        10.687(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        20.015(R)|      SLOW  |         9.518(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        20.105(R)|      SLOW  |        11.667(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        20.078(R)|      SLOW  |        11.602(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        19.818(R)|      SLOW  |        11.549(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        20.266(R)|      SLOW  |        11.443(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        20.433(R)|      SLOW  |        11.096(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        20.772(R)|      SLOW  |        11.651(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        20.772(R)|      SLOW  |        11.519(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        20.478(R)|      SLOW  |        11.594(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        18.947(R)|      SLOW  |        10.961(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        18.947(R)|      SLOW  |        10.969(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        18.070(R)|      SLOW  |        10.340(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        18.070(R)|      SLOW  |        10.346(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        19.053(R)|      SLOW  |         9.966(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        19.053(R)|      SLOW  |         9.973(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        20.377(R)|      SLOW  |         9.846(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        19.654(R)|      SLOW  |         9.695(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        20.323(R)|      SLOW  |        11.733(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        20.323(R)|      SLOW  |        11.690(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        19.818(R)|      SLOW  |        11.491(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        20.033(R)|      SLOW  |        11.430(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        20.033(R)|      SLOW  |        11.718(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        20.190(R)|      SLOW  |        11.540(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        20.255(R)|      SLOW  |        11.474(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        19.891(R)|      SLOW  |        11.352(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        16.798(R)|      SLOW  |         9.782(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        15.252(R)|      SLOW  |         8.742(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        15.356(R)|      SLOW  |         8.801(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        14.847(R)|      SLOW  |         8.493(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        15.301(R)|      SLOW  |         8.756(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        15.341(R)|      SLOW  |         8.790(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        15.356(R)|      SLOW  |         8.801(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        14.761(R)|      SLOW  |         8.438(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        15.836(R)|      SLOW  |         9.155(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        15.863(R)|      SLOW  |         9.167(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        15.579(R)|      SLOW  |         8.985(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        16.069(R)|      SLOW  |         9.279(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        15.998(R)|      SLOW  |         9.234(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        15.744(R)|      SLOW  |         9.082(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        16.126(R)|      SLOW  |         9.322(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        19.615(R)|      SLOW  |        11.408(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        19.110(R)|      SLOW  |        10.663(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        19.110(R)|      SLOW  |        10.668(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        19.747(R)|      SLOW  |        10.762(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        18.943(R)|      SLOW  |        10.876(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        19.512(R)|      SLOW  |        10.846(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        19.512(R)|      SLOW  |        10.913(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        19.489(R)|      SLOW  |        10.787(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        19.355(R)|      SLOW  |        10.837(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        18.588(R)|      SLOW  |        10.646(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        19.221(R)|      SLOW  |        10.804(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        19.221(R)|      SLOW  |        10.915(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        18.559(R)|      SLOW  |        10.571(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        18.559(R)|      SLOW  |        10.642(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        19.057(R)|      SLOW  |        10.681(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        18.846(R)|      SLOW  |        10.645(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        18.846(R)|      SLOW  |        10.581(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        19.926(R)|      SLOW  |        11.581(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        20.492(R)|      SLOW  |        11.907(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        20.536(R)|      SLOW  |        10.811(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        20.287(R)|      SLOW  |        10.381(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        23.150(R)|      SLOW  |        10.737(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        19.147(R)|      SLOW  |        10.262(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        19.159(R)|      SLOW  |         9.812(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        24.455(R)|      SLOW  |        10.480(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        23.929(R)|      SLOW  |        10.209(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        22.068(R)|      SLOW  |         9.772(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        21.828(R)|      SLOW  |        10.169(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        22.510(R)|      SLOW  |        10.156(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        22.510(R)|      SLOW  |        10.230(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        22.312(R)|      SLOW  |        10.354(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        20.434(R)|      SLOW  |        10.211(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        21.161(R)|      SLOW  |        10.482(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        20.933(R)|      SLOW  |        11.261(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        18.271(R)|      SLOW  |         9.623(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        19.896(R)|      SLOW  |        10.365(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        17.785(R)|      SLOW  |         9.328(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        18.405(R)|      SLOW  |         9.816(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        19.547(R)|      SLOW  |        10.117(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        22.014(R)|      SLOW  |        10.796(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        22.014(R)|      SLOW  |        10.881(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        22.241(R)|      SLOW  |        10.989(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        22.241(R)|      SLOW  |        11.016(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        22.260(R)|      SLOW  |        10.980(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        21.952(R)|      SLOW  |        10.904(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        22.044(R)|      SLOW  |        11.051(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        21.584(R)|      SLOW  |        10.725(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        18.752(R)|      SLOW  |        10.873(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        19.654(R)|      SLOW  |        10.874(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        19.632(R)|      SLOW  |        10.999(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        19.632(R)|      SLOW  |        11.021(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        18.063(R)|      SLOW  |        10.232(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        19.391(R)|      SLOW  |        10.759(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        18.550(R)|      SLOW  |        10.440(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        18.512(R)|      SLOW  |        10.708(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        19.277(R)|      SLOW  |        10.496(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        19.277(R)|      SLOW  |         9.361(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        18.554(R)|      SLOW  |         9.590(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        18.916(R)|      SLOW  |         9.643(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        18.916(R)|      SLOW  |         9.366(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        18.172(R)|      SLOW  |         9.745(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        19.630(R)|      SLOW  |         9.993(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        19.630(R)|      SLOW  |         9.848(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        21.584(R)|      SLOW  |        11.891(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        21.173(R)|      SLOW  |        11.037(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        20.352(R)|      SLOW  |        10.952(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        20.352(R)|      SLOW  |        10.863(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        20.350(R)|      SLOW  |        10.930(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        20.051(R)|      SLOW  |        10.545(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        20.051(R)|      SLOW  |        10.548(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        18.063(R)|      SLOW  |        10.252(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        19.807(R)|      SLOW  |        11.644(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<12> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        21.821(R)|      SLOW  |        11.123(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        22.128(R)|      SLOW  |        11.486(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        21.593(R)|      SLOW  |        11.215(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        21.619(R)|      SLOW  |        11.364(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        22.729(R)|      SLOW  |        11.061(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        26.760(R)|      SLOW  |        11.533(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        26.984(R)|      SLOW  |        11.644(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        26.984(R)|      SLOW  |        11.172(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        26.713(R)|      SLOW  |        11.062(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        27.789(R)|      SLOW  |        11.760(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        28.498(R)|      SLOW  |        11.980(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        28.121(R)|      SLOW  |        11.972(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        28.121(R)|      SLOW  |        11.071(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        23.243(R)|      SLOW  |        10.430(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        28.820(R)|      SLOW  |        11.445(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        21.932(R)|      SLOW  |        11.276(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        22.477(R)|      SLOW  |        10.585(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        21.786(R)|      SLOW  |        11.509(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        23.629(R)|      SLOW  |        11.065(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        21.850(R)|      SLOW  |        11.855(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        18.712(R)|      SLOW  |        10.649(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        20.862(R)|      SLOW  |        10.210(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        20.139(R)|      SLOW  |         9.965(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        20.500(R)|      SLOW  |        10.063(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        21.209(R)|      SLOW  |        10.179(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        18.106(R)|      SLOW  |        10.372(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        19.613(R)|      SLOW  |        11.013(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        20.500(R)|      SLOW  |         9.844(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        20.590(R)|      SLOW  |        11.993(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        20.563(R)|      SLOW  |        11.928(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        20.303(R)|      SLOW  |        11.875(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        20.751(R)|      SLOW  |        11.769(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        20.918(R)|      SLOW  |        11.422(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        21.257(R)|      SLOW  |        11.977(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        21.257(R)|      SLOW  |        11.845(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        20.963(R)|      SLOW  |        11.920(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        19.432(R)|      SLOW  |        11.287(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        19.432(R)|      SLOW  |        11.295(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        18.555(R)|      SLOW  |        10.666(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        18.555(R)|      SLOW  |        10.672(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        19.538(R)|      SLOW  |        10.292(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        19.538(R)|      SLOW  |        10.299(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        20.862(R)|      SLOW  |        10.172(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        20.139(R)|      SLOW  |        10.021(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        20.808(R)|      SLOW  |        12.059(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        20.808(R)|      SLOW  |        12.016(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        20.303(R)|      SLOW  |        11.817(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        20.518(R)|      SLOW  |        11.756(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        20.518(R)|      SLOW  |        12.044(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        20.675(R)|      SLOW  |        11.866(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        20.740(R)|      SLOW  |        11.800(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        20.376(R)|      SLOW  |        11.678(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        17.283(R)|      SLOW  |        10.108(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        15.737(R)|      SLOW  |         9.068(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        15.841(R)|      SLOW  |         9.127(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        15.332(R)|      SLOW  |         8.819(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        15.786(R)|      SLOW  |         9.082(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        15.826(R)|      SLOW  |         9.116(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        15.841(R)|      SLOW  |         9.127(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        15.246(R)|      SLOW  |         8.764(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        16.321(R)|      SLOW  |         9.481(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        16.348(R)|      SLOW  |         9.493(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        16.064(R)|      SLOW  |         9.311(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        16.554(R)|      SLOW  |         9.605(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        16.483(R)|      SLOW  |         9.560(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        16.229(R)|      SLOW  |         9.408(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        16.611(R)|      SLOW  |         9.648(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        20.100(R)|      SLOW  |        11.734(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        19.595(R)|      SLOW  |        10.989(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        19.595(R)|      SLOW  |        10.994(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        20.232(R)|      SLOW  |        11.088(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        19.428(R)|      SLOW  |        11.202(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        19.997(R)|      SLOW  |        11.172(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        19.997(R)|      SLOW  |        11.239(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        19.974(R)|      SLOW  |        11.113(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        19.840(R)|      SLOW  |        11.163(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        19.073(R)|      SLOW  |        10.972(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        19.706(R)|      SLOW  |        11.130(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        19.706(R)|      SLOW  |        11.241(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        19.044(R)|      SLOW  |        10.897(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        19.044(R)|      SLOW  |        10.968(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        19.542(R)|      SLOW  |        11.007(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        19.331(R)|      SLOW  |        10.971(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        19.331(R)|      SLOW  |        10.907(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        20.411(R)|      SLOW  |        11.907(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        20.977(R)|      SLOW  |        12.233(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        21.021(R)|      SLOW  |        11.137(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        20.772(R)|      SLOW  |        10.707(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        23.635(R)|      SLOW  |        11.063(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        19.632(R)|      SLOW  |        10.588(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        19.644(R)|      SLOW  |        10.138(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        24.940(R)|      SLOW  |        10.806(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        24.414(R)|      SLOW  |        10.535(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        22.553(R)|      SLOW  |        10.098(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        22.313(R)|      SLOW  |        10.495(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        22.995(R)|      SLOW  |        10.482(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        22.995(R)|      SLOW  |        10.556(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        22.797(R)|      SLOW  |        10.680(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        20.919(R)|      SLOW  |        10.537(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        21.646(R)|      SLOW  |        10.808(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        21.418(R)|      SLOW  |        11.587(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        18.756(R)|      SLOW  |         9.949(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        20.381(R)|      SLOW  |        10.691(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        18.270(R)|      SLOW  |         9.654(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        18.890(R)|      SLOW  |        10.142(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        20.032(R)|      SLOW  |        10.443(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        22.499(R)|      SLOW  |        11.122(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        22.499(R)|      SLOW  |        11.207(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        22.726(R)|      SLOW  |        11.315(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        22.726(R)|      SLOW  |        11.342(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        22.745(R)|      SLOW  |        11.306(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        22.437(R)|      SLOW  |        11.230(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        22.529(R)|      SLOW  |        11.377(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        22.069(R)|      SLOW  |        11.051(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        19.237(R)|      SLOW  |        11.199(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        20.139(R)|      SLOW  |        11.200(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        20.117(R)|      SLOW  |        11.325(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        20.117(R)|      SLOW  |        11.347(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        18.548(R)|      SLOW  |        10.558(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        19.876(R)|      SLOW  |        11.085(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        19.035(R)|      SLOW  |        10.766(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        18.997(R)|      SLOW  |        11.034(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        19.762(R)|      SLOW  |        10.822(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        19.762(R)|      SLOW  |         9.687(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        19.039(R)|      SLOW  |         9.916(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        19.401(R)|      SLOW  |         9.969(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        19.401(R)|      SLOW  |         9.692(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        18.657(R)|      SLOW  |        10.071(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        20.115(R)|      SLOW  |        10.319(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        20.115(R)|      SLOW  |        10.174(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        22.069(R)|      SLOW  |        12.217(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        21.658(R)|      SLOW  |        11.363(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        20.837(R)|      SLOW  |        11.278(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        20.837(R)|      SLOW  |        11.189(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        20.835(R)|      SLOW  |        11.256(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        20.536(R)|      SLOW  |        10.871(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        20.536(R)|      SLOW  |        10.874(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        18.548(R)|      SLOW  |        10.578(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        20.292(R)|      SLOW  |        11.970(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<13> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        21.569(R)|      SLOW  |        10.912(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        21.876(R)|      SLOW  |        11.275(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        21.341(R)|      SLOW  |        11.004(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        21.367(R)|      SLOW  |        11.153(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        22.477(R)|      SLOW  |        10.850(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        26.508(R)|      SLOW  |        11.322(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        26.732(R)|      SLOW  |        11.433(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        26.732(R)|      SLOW  |        10.961(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        26.461(R)|      SLOW  |        10.851(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        27.537(R)|      SLOW  |        11.549(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        28.246(R)|      SLOW  |        11.769(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        27.869(R)|      SLOW  |        11.761(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        27.869(R)|      SLOW  |        10.860(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        22.991(R)|      SLOW  |        10.219(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        28.568(R)|      SLOW  |        11.234(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        21.680(R)|      SLOW  |        11.065(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        22.225(R)|      SLOW  |        10.374(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        21.534(R)|      SLOW  |        11.298(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        23.377(R)|      SLOW  |        10.854(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        21.598(R)|      SLOW  |        11.644(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        18.460(R)|      SLOW  |        10.438(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        20.610(R)|      SLOW  |         9.999(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        19.887(R)|      SLOW  |         9.754(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        20.248(R)|      SLOW  |         9.852(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        20.957(R)|      SLOW  |         9.968(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        17.854(R)|      SLOW  |        10.161(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        19.361(R)|      SLOW  |        10.802(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        20.248(R)|      SLOW  |         9.633(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        20.338(R)|      SLOW  |        11.782(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        20.311(R)|      SLOW  |        11.717(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        20.051(R)|      SLOW  |        11.664(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        20.499(R)|      SLOW  |        11.558(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        20.666(R)|      SLOW  |        11.211(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        21.005(R)|      SLOW  |        11.766(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        21.005(R)|      SLOW  |        11.634(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        20.711(R)|      SLOW  |        11.709(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        19.180(R)|      SLOW  |        11.076(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        19.180(R)|      SLOW  |        11.084(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        18.303(R)|      SLOW  |        10.455(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        18.303(R)|      SLOW  |        10.461(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        19.286(R)|      SLOW  |        10.081(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        19.286(R)|      SLOW  |        10.088(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        20.610(R)|      SLOW  |         9.961(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        19.887(R)|      SLOW  |         9.810(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        20.556(R)|      SLOW  |        11.848(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        20.556(R)|      SLOW  |        11.805(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        20.051(R)|      SLOW  |        11.606(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        20.266(R)|      SLOW  |        11.545(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        20.266(R)|      SLOW  |        11.833(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        20.423(R)|      SLOW  |        11.655(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        20.488(R)|      SLOW  |        11.589(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        20.124(R)|      SLOW  |        11.467(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        17.031(R)|      SLOW  |         9.897(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        15.485(R)|      SLOW  |         8.857(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        15.589(R)|      SLOW  |         8.916(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        15.080(R)|      SLOW  |         8.608(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        15.534(R)|      SLOW  |         8.871(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        15.574(R)|      SLOW  |         8.905(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        15.589(R)|      SLOW  |         8.916(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        14.994(R)|      SLOW  |         8.553(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        16.069(R)|      SLOW  |         9.270(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        16.096(R)|      SLOW  |         9.282(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        15.812(R)|      SLOW  |         9.100(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        16.302(R)|      SLOW  |         9.394(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        16.231(R)|      SLOW  |         9.349(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        15.977(R)|      SLOW  |         9.197(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        16.359(R)|      SLOW  |         9.437(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        19.848(R)|      SLOW  |        11.523(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        19.343(R)|      SLOW  |        10.778(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        19.343(R)|      SLOW  |        10.783(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        19.980(R)|      SLOW  |        10.877(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        19.176(R)|      SLOW  |        10.991(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        19.745(R)|      SLOW  |        10.961(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        19.745(R)|      SLOW  |        11.028(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        19.722(R)|      SLOW  |        10.902(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        19.588(R)|      SLOW  |        10.952(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        18.821(R)|      SLOW  |        10.761(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        19.454(R)|      SLOW  |        10.919(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        19.454(R)|      SLOW  |        11.030(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        18.792(R)|      SLOW  |        10.686(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        18.792(R)|      SLOW  |        10.757(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        19.290(R)|      SLOW  |        10.796(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        19.079(R)|      SLOW  |        10.760(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        19.079(R)|      SLOW  |        10.696(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        20.159(R)|      SLOW  |        11.696(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        20.725(R)|      SLOW  |        12.022(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        20.769(R)|      SLOW  |        10.926(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        20.520(R)|      SLOW  |        10.496(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        23.383(R)|      SLOW  |        10.852(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        19.380(R)|      SLOW  |        10.377(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        19.392(R)|      SLOW  |         9.927(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        24.688(R)|      SLOW  |        10.595(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        24.162(R)|      SLOW  |        10.324(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        22.301(R)|      SLOW  |         9.887(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        22.061(R)|      SLOW  |        10.284(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        22.743(R)|      SLOW  |        10.271(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        22.743(R)|      SLOW  |        10.345(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        22.545(R)|      SLOW  |        10.469(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        20.667(R)|      SLOW  |        10.326(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        21.394(R)|      SLOW  |        10.597(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        21.166(R)|      SLOW  |        11.376(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        18.504(R)|      SLOW  |         9.738(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        20.129(R)|      SLOW  |        10.480(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        18.018(R)|      SLOW  |         9.443(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        18.638(R)|      SLOW  |         9.931(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        19.780(R)|      SLOW  |        10.232(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        22.247(R)|      SLOW  |        10.911(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        22.247(R)|      SLOW  |        10.996(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        22.474(R)|      SLOW  |        11.104(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        22.474(R)|      SLOW  |        11.131(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        22.493(R)|      SLOW  |        11.095(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        22.185(R)|      SLOW  |        11.019(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        22.277(R)|      SLOW  |        11.166(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        21.817(R)|      SLOW  |        10.840(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        18.985(R)|      SLOW  |        10.988(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        19.887(R)|      SLOW  |        10.989(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        19.865(R)|      SLOW  |        11.114(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        19.865(R)|      SLOW  |        11.136(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        18.296(R)|      SLOW  |        10.347(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        19.624(R)|      SLOW  |        10.874(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        18.783(R)|      SLOW  |        10.555(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        18.745(R)|      SLOW  |        10.823(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        19.510(R)|      SLOW  |        10.611(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        19.510(R)|      SLOW  |         9.476(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        18.787(R)|      SLOW  |         9.705(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        19.149(R)|      SLOW  |         9.758(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        19.149(R)|      SLOW  |         9.481(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        18.405(R)|      SLOW  |         9.860(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        19.863(R)|      SLOW  |        10.108(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        19.863(R)|      SLOW  |         9.963(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        21.817(R)|      SLOW  |        12.006(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        21.406(R)|      SLOW  |        11.152(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        20.585(R)|      SLOW  |        11.067(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        20.585(R)|      SLOW  |        10.978(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        20.583(R)|      SLOW  |        11.045(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        20.284(R)|      SLOW  |        10.660(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        20.284(R)|      SLOW  |        10.663(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        18.296(R)|      SLOW  |        10.367(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        20.040(R)|      SLOW  |        11.759(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<14> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        21.834(R)|      SLOW  |        11.057(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        22.141(R)|      SLOW  |        11.420(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        21.606(R)|      SLOW  |        11.149(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        21.632(R)|      SLOW  |        11.298(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        22.742(R)|      SLOW  |        10.995(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        26.773(R)|      SLOW  |        11.467(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        26.997(R)|      SLOW  |        11.578(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        26.997(R)|      SLOW  |        11.106(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        26.726(R)|      SLOW  |        10.996(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        27.802(R)|      SLOW  |        11.694(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        28.511(R)|      SLOW  |        11.914(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        28.134(R)|      SLOW  |        11.906(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        28.134(R)|      SLOW  |        11.005(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        23.256(R)|      SLOW  |        10.364(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        28.833(R)|      SLOW  |        11.379(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        21.945(R)|      SLOW  |        11.210(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        22.490(R)|      SLOW  |        10.519(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        21.799(R)|      SLOW  |        11.443(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        23.642(R)|      SLOW  |        10.999(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        21.863(R)|      SLOW  |        11.789(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        18.725(R)|      SLOW  |        10.583(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        20.875(R)|      SLOW  |        10.144(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        20.152(R)|      SLOW  |         9.899(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        20.513(R)|      SLOW  |         9.997(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        21.222(R)|      SLOW  |        10.113(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        18.119(R)|      SLOW  |        10.306(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        19.626(R)|      SLOW  |        10.947(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        20.513(R)|      SLOW  |         9.778(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        20.603(R)|      SLOW  |        11.927(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        20.576(R)|      SLOW  |        11.862(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        20.316(R)|      SLOW  |        11.809(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        20.764(R)|      SLOW  |        11.703(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        20.931(R)|      SLOW  |        11.356(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        21.270(R)|      SLOW  |        11.911(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        21.270(R)|      SLOW  |        11.779(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        20.976(R)|      SLOW  |        11.854(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        19.445(R)|      SLOW  |        11.221(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        19.445(R)|      SLOW  |        11.229(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        18.568(R)|      SLOW  |        10.600(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        18.568(R)|      SLOW  |        10.606(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        19.551(R)|      SLOW  |        10.226(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        19.551(R)|      SLOW  |        10.233(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        20.875(R)|      SLOW  |        10.106(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        20.152(R)|      SLOW  |         9.955(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        20.821(R)|      SLOW  |        11.993(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        20.821(R)|      SLOW  |        11.950(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        20.316(R)|      SLOW  |        11.751(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        20.531(R)|      SLOW  |        11.690(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        20.531(R)|      SLOW  |        11.978(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        20.688(R)|      SLOW  |        11.800(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        20.753(R)|      SLOW  |        11.734(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        20.389(R)|      SLOW  |        11.612(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        17.296(R)|      SLOW  |        10.042(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        15.750(R)|      SLOW  |         9.002(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        15.854(R)|      SLOW  |         9.061(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        15.345(R)|      SLOW  |         8.753(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        15.799(R)|      SLOW  |         9.016(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        15.839(R)|      SLOW  |         9.050(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        15.854(R)|      SLOW  |         9.061(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        15.259(R)|      SLOW  |         8.698(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        16.334(R)|      SLOW  |         9.415(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        16.361(R)|      SLOW  |         9.427(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        16.077(R)|      SLOW  |         9.245(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        16.567(R)|      SLOW  |         9.539(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        16.496(R)|      SLOW  |         9.494(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        16.242(R)|      SLOW  |         9.342(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        16.624(R)|      SLOW  |         9.582(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        20.113(R)|      SLOW  |        11.668(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        19.608(R)|      SLOW  |        10.923(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        19.608(R)|      SLOW  |        10.928(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        20.245(R)|      SLOW  |        11.022(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        19.441(R)|      SLOW  |        11.136(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        20.010(R)|      SLOW  |        11.106(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        20.010(R)|      SLOW  |        11.173(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        19.987(R)|      SLOW  |        11.047(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        19.853(R)|      SLOW  |        11.097(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        19.086(R)|      SLOW  |        10.906(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        19.719(R)|      SLOW  |        11.064(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        19.719(R)|      SLOW  |        11.175(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        19.057(R)|      SLOW  |        10.831(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        19.057(R)|      SLOW  |        10.902(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        19.555(R)|      SLOW  |        10.941(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        19.344(R)|      SLOW  |        10.905(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        19.344(R)|      SLOW  |        10.841(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        20.424(R)|      SLOW  |        11.841(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        20.990(R)|      SLOW  |        12.167(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        21.034(R)|      SLOW  |        11.071(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        20.785(R)|      SLOW  |        10.641(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        23.648(R)|      SLOW  |        10.997(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        19.645(R)|      SLOW  |        10.522(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        19.657(R)|      SLOW  |        10.072(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        24.953(R)|      SLOW  |        10.740(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        24.427(R)|      SLOW  |        10.469(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        22.566(R)|      SLOW  |        10.032(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        22.326(R)|      SLOW  |        10.429(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        23.008(R)|      SLOW  |        10.416(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        23.008(R)|      SLOW  |        10.490(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        22.810(R)|      SLOW  |        10.614(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        20.932(R)|      SLOW  |        10.471(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        21.659(R)|      SLOW  |        10.742(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        21.431(R)|      SLOW  |        11.521(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        18.769(R)|      SLOW  |         9.883(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        20.394(R)|      SLOW  |        10.625(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        18.283(R)|      SLOW  |         9.588(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        18.903(R)|      SLOW  |        10.076(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        20.045(R)|      SLOW  |        10.377(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        22.512(R)|      SLOW  |        11.056(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        22.512(R)|      SLOW  |        11.141(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        22.739(R)|      SLOW  |        11.249(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        22.739(R)|      SLOW  |        11.276(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        22.758(R)|      SLOW  |        11.240(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        22.450(R)|      SLOW  |        11.164(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        22.542(R)|      SLOW  |        11.311(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        22.082(R)|      SLOW  |        10.985(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        19.250(R)|      SLOW  |        11.133(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        20.152(R)|      SLOW  |        11.134(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        20.130(R)|      SLOW  |        11.259(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        20.130(R)|      SLOW  |        11.281(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        18.561(R)|      SLOW  |        10.492(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        19.889(R)|      SLOW  |        11.019(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        19.048(R)|      SLOW  |        10.700(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        19.010(R)|      SLOW  |        10.968(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        19.775(R)|      SLOW  |        10.756(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        19.775(R)|      SLOW  |         9.621(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        19.052(R)|      SLOW  |         9.850(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        19.414(R)|      SLOW  |         9.903(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        19.414(R)|      SLOW  |         9.626(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        18.670(R)|      SLOW  |        10.005(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        20.128(R)|      SLOW  |        10.253(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        20.128(R)|      SLOW  |        10.108(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        22.082(R)|      SLOW  |        12.151(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        21.671(R)|      SLOW  |        11.297(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        20.850(R)|      SLOW  |        11.212(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        20.850(R)|      SLOW  |        11.123(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        20.848(R)|      SLOW  |        11.190(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        20.549(R)|      SLOW  |        10.805(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        20.549(R)|      SLOW  |        10.808(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        18.561(R)|      SLOW  |        10.512(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        20.305(R)|      SLOW  |        11.904(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<15> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        18.473(R)|      SLOW  |         9.058(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        18.780(R)|      SLOW  |         9.421(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        18.245(R)|      SLOW  |         9.150(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        18.271(R)|      SLOW  |         9.299(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        19.381(R)|      SLOW  |         8.996(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        23.412(R)|      SLOW  |         9.468(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        23.636(R)|      SLOW  |         9.579(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        23.636(R)|      SLOW  |         9.107(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        23.365(R)|      SLOW  |         8.997(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        24.441(R)|      SLOW  |         9.695(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        25.150(R)|      SLOW  |         9.915(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        24.773(R)|      SLOW  |         9.907(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        24.773(R)|      SLOW  |         9.006(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        19.895(R)|      SLOW  |         8.365(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        25.472(R)|      SLOW  |         9.380(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        18.584(R)|      SLOW  |         9.211(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        19.129(R)|      SLOW  |         8.520(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        18.438(R)|      SLOW  |         9.444(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        20.281(R)|      SLOW  |         9.000(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        18.502(R)|      SLOW  |         9.790(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        15.364(R)|      SLOW  |         8.584(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        17.514(R)|      SLOW  |         8.145(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        16.791(R)|      SLOW  |         7.900(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        17.152(R)|      SLOW  |         7.998(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        17.861(R)|      SLOW  |         8.114(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        14.758(R)|      SLOW  |         8.307(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        16.265(R)|      SLOW  |         8.948(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        17.152(R)|      SLOW  |         7.779(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        17.242(R)|      SLOW  |         9.928(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        17.215(R)|      SLOW  |         9.863(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        16.955(R)|      SLOW  |         9.810(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        17.403(R)|      SLOW  |         9.704(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        17.570(R)|      SLOW  |         9.357(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        17.909(R)|      SLOW  |         9.912(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        17.909(R)|      SLOW  |         9.780(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        17.615(R)|      SLOW  |         9.855(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        16.084(R)|      SLOW  |         9.222(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        16.084(R)|      SLOW  |         9.230(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        15.207(R)|      SLOW  |         8.601(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        15.207(R)|      SLOW  |         8.607(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        16.190(R)|      SLOW  |         8.227(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        16.190(R)|      SLOW  |         8.234(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        17.514(R)|      SLOW  |         8.107(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        16.791(R)|      SLOW  |         7.956(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        17.460(R)|      SLOW  |         9.994(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        17.460(R)|      SLOW  |         9.951(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        16.955(R)|      SLOW  |         9.752(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        17.170(R)|      SLOW  |         9.691(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        17.170(R)|      SLOW  |         9.979(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        17.327(R)|      SLOW  |         9.801(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        17.392(R)|      SLOW  |         9.735(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        17.028(R)|      SLOW  |         9.613(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        13.935(R)|      SLOW  |         8.043(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        12.389(R)|      SLOW  |         7.003(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        12.493(R)|      SLOW  |         7.062(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        11.984(R)|      SLOW  |         6.754(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        12.438(R)|      SLOW  |         7.017(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        12.478(R)|      SLOW  |         7.051(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        12.493(R)|      SLOW  |         7.062(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        11.898(R)|      SLOW  |         6.699(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        12.973(R)|      SLOW  |         7.416(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        13.000(R)|      SLOW  |         7.428(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        12.716(R)|      SLOW  |         7.246(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        13.206(R)|      SLOW  |         7.540(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        13.135(R)|      SLOW  |         7.495(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        12.881(R)|      SLOW  |         7.343(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        13.263(R)|      SLOW  |         7.583(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        16.752(R)|      SLOW  |         9.669(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        16.247(R)|      SLOW  |         8.924(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        16.247(R)|      SLOW  |         8.929(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        16.884(R)|      SLOW  |         9.023(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        16.080(R)|      SLOW  |         9.137(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        16.649(R)|      SLOW  |         9.107(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        16.649(R)|      SLOW  |         9.174(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        16.626(R)|      SLOW  |         9.048(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        16.492(R)|      SLOW  |         9.098(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        15.725(R)|      SLOW  |         8.907(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        16.358(R)|      SLOW  |         9.065(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        16.358(R)|      SLOW  |         9.176(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        15.696(R)|      SLOW  |         8.832(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        15.696(R)|      SLOW  |         8.903(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        16.194(R)|      SLOW  |         8.942(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        15.983(R)|      SLOW  |         8.906(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        15.983(R)|      SLOW  |         8.842(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        17.063(R)|      SLOW  |         9.842(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        17.629(R)|      SLOW  |        10.168(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        17.673(R)|      SLOW  |         9.072(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        17.424(R)|      SLOW  |         8.642(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        20.287(R)|      SLOW  |         8.998(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        16.284(R)|      SLOW  |         8.523(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        16.296(R)|      SLOW  |         8.073(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        21.592(R)|      SLOW  |         8.741(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        21.066(R)|      SLOW  |         8.470(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        19.205(R)|      SLOW  |         8.033(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        18.965(R)|      SLOW  |         8.430(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        19.647(R)|      SLOW  |         8.417(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        19.647(R)|      SLOW  |         8.491(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        19.449(R)|      SLOW  |         8.615(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        17.571(R)|      SLOW  |         8.472(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        18.298(R)|      SLOW  |         8.743(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        18.070(R)|      SLOW  |         9.522(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        15.408(R)|      SLOW  |         7.884(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        17.033(R)|      SLOW  |         8.626(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        14.922(R)|      SLOW  |         7.589(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        15.542(R)|      SLOW  |         8.077(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        16.684(R)|      SLOW  |         8.378(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        19.151(R)|      SLOW  |         9.057(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        19.151(R)|      SLOW  |         9.142(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        19.378(R)|      SLOW  |         9.250(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        19.378(R)|      SLOW  |         9.277(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        19.397(R)|      SLOW  |         9.241(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        19.089(R)|      SLOW  |         9.165(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        19.181(R)|      SLOW  |         9.312(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        18.721(R)|      SLOW  |         8.986(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        15.889(R)|      SLOW  |         9.134(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        16.791(R)|      SLOW  |         9.135(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        16.769(R)|      SLOW  |         9.260(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        16.769(R)|      SLOW  |         9.282(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        15.200(R)|      SLOW  |         8.493(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        16.528(R)|      SLOW  |         9.020(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        15.687(R)|      SLOW  |         8.701(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        15.649(R)|      SLOW  |         8.969(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        16.414(R)|      SLOW  |         8.757(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        16.414(R)|      SLOW  |         7.622(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        15.691(R)|      SLOW  |         7.851(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        16.053(R)|      SLOW  |         7.904(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        16.053(R)|      SLOW  |         7.627(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        15.309(R)|      SLOW  |         8.006(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        16.767(R)|      SLOW  |         8.254(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        16.767(R)|      SLOW  |         8.109(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        18.721(R)|      SLOW  |        10.152(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        18.310(R)|      SLOW  |         9.298(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        17.489(R)|      SLOW  |         9.213(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        17.489(R)|      SLOW  |         9.124(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        17.487(R)|      SLOW  |         9.191(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        17.188(R)|      SLOW  |         8.806(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        17.188(R)|      SLOW  |         8.809(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        15.200(R)|      SLOW  |         8.513(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        16.944(R)|      SLOW  |         9.905(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<16> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        18.689(R)|      SLOW  |         9.208(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        18.996(R)|      SLOW  |         9.571(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        18.461(R)|      SLOW  |         9.300(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        18.487(R)|      SLOW  |         9.449(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        19.597(R)|      SLOW  |         9.146(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        23.628(R)|      SLOW  |         9.618(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        23.852(R)|      SLOW  |         9.729(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        23.852(R)|      SLOW  |         9.257(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        23.581(R)|      SLOW  |         9.147(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        24.657(R)|      SLOW  |         9.845(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        25.366(R)|      SLOW  |        10.065(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        24.989(R)|      SLOW  |        10.057(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        24.989(R)|      SLOW  |         9.156(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        20.111(R)|      SLOW  |         8.515(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        25.688(R)|      SLOW  |         9.530(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        18.800(R)|      SLOW  |         9.361(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        19.345(R)|      SLOW  |         8.670(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        18.654(R)|      SLOW  |         9.594(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        20.497(R)|      SLOW  |         9.150(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        18.718(R)|      SLOW  |         9.940(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        15.580(R)|      SLOW  |         8.734(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        17.730(R)|      SLOW  |         8.295(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        17.007(R)|      SLOW  |         8.050(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        17.368(R)|      SLOW  |         8.148(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        18.077(R)|      SLOW  |         8.264(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        14.974(R)|      SLOW  |         8.457(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        16.481(R)|      SLOW  |         9.098(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        17.368(R)|      SLOW  |         7.929(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        17.458(R)|      SLOW  |        10.078(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        17.431(R)|      SLOW  |        10.013(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        17.171(R)|      SLOW  |         9.960(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        17.619(R)|      SLOW  |         9.854(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        17.786(R)|      SLOW  |         9.507(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        18.125(R)|      SLOW  |        10.062(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        18.125(R)|      SLOW  |         9.930(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        17.831(R)|      SLOW  |        10.005(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        16.300(R)|      SLOW  |         9.372(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        16.300(R)|      SLOW  |         9.380(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        15.423(R)|      SLOW  |         8.751(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        15.423(R)|      SLOW  |         8.757(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        16.406(R)|      SLOW  |         8.377(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        16.406(R)|      SLOW  |         8.384(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        17.730(R)|      SLOW  |         8.257(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        17.007(R)|      SLOW  |         8.106(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        17.676(R)|      SLOW  |        10.144(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        17.676(R)|      SLOW  |        10.101(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        17.171(R)|      SLOW  |         9.902(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        17.386(R)|      SLOW  |         9.841(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        17.386(R)|      SLOW  |        10.129(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        17.543(R)|      SLOW  |         9.951(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        17.608(R)|      SLOW  |         9.885(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        17.244(R)|      SLOW  |         9.763(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        14.151(R)|      SLOW  |         8.193(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        12.605(R)|      SLOW  |         7.153(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        12.709(R)|      SLOW  |         7.212(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        12.200(R)|      SLOW  |         6.904(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        12.654(R)|      SLOW  |         7.167(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        12.694(R)|      SLOW  |         7.201(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        12.709(R)|      SLOW  |         7.212(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        12.114(R)|      SLOW  |         6.849(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        13.189(R)|      SLOW  |         7.566(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        13.216(R)|      SLOW  |         7.578(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        12.932(R)|      SLOW  |         7.396(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        13.422(R)|      SLOW  |         7.690(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        13.351(R)|      SLOW  |         7.645(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        13.097(R)|      SLOW  |         7.493(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        13.479(R)|      SLOW  |         7.733(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        16.968(R)|      SLOW  |         9.819(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        16.463(R)|      SLOW  |         9.074(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        16.463(R)|      SLOW  |         9.079(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        17.100(R)|      SLOW  |         9.173(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        16.296(R)|      SLOW  |         9.287(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        16.865(R)|      SLOW  |         9.257(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        16.865(R)|      SLOW  |         9.324(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        16.842(R)|      SLOW  |         9.198(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        16.708(R)|      SLOW  |         9.248(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        15.941(R)|      SLOW  |         9.057(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        16.574(R)|      SLOW  |         9.215(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        16.574(R)|      SLOW  |         9.326(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        15.912(R)|      SLOW  |         8.982(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        15.912(R)|      SLOW  |         9.053(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        16.410(R)|      SLOW  |         9.092(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        16.199(R)|      SLOW  |         9.056(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        16.199(R)|      SLOW  |         8.992(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        17.279(R)|      SLOW  |         9.992(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        17.845(R)|      SLOW  |        10.318(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        17.889(R)|      SLOW  |         9.222(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        17.640(R)|      SLOW  |         8.792(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        20.503(R)|      SLOW  |         9.148(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        16.500(R)|      SLOW  |         8.673(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        16.512(R)|      SLOW  |         8.223(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        21.808(R)|      SLOW  |         8.891(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        21.282(R)|      SLOW  |         8.620(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        19.421(R)|      SLOW  |         8.183(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        19.181(R)|      SLOW  |         8.580(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        19.863(R)|      SLOW  |         8.567(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        19.863(R)|      SLOW  |         8.641(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        19.665(R)|      SLOW  |         8.765(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        17.787(R)|      SLOW  |         8.622(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        18.514(R)|      SLOW  |         8.893(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        18.286(R)|      SLOW  |         9.672(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        15.624(R)|      SLOW  |         8.034(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        17.249(R)|      SLOW  |         8.776(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        15.138(R)|      SLOW  |         7.739(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        15.758(R)|      SLOW  |         8.227(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        16.900(R)|      SLOW  |         8.528(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        19.367(R)|      SLOW  |         9.207(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        19.367(R)|      SLOW  |         9.292(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        19.594(R)|      SLOW  |         9.400(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        19.594(R)|      SLOW  |         9.427(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        19.613(R)|      SLOW  |         9.391(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        19.305(R)|      SLOW  |         9.315(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        19.397(R)|      SLOW  |         9.462(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        18.937(R)|      SLOW  |         9.136(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        16.105(R)|      SLOW  |         9.284(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        17.007(R)|      SLOW  |         9.285(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        16.985(R)|      SLOW  |         9.410(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        16.985(R)|      SLOW  |         9.432(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        15.416(R)|      SLOW  |         8.643(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        16.744(R)|      SLOW  |         9.170(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        15.903(R)|      SLOW  |         8.851(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        15.865(R)|      SLOW  |         9.119(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        16.630(R)|      SLOW  |         8.907(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        16.630(R)|      SLOW  |         7.772(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        15.907(R)|      SLOW  |         8.001(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        16.269(R)|      SLOW  |         8.054(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        16.269(R)|      SLOW  |         7.777(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        15.525(R)|      SLOW  |         8.156(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        16.983(R)|      SLOW  |         8.404(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        16.983(R)|      SLOW  |         8.259(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        18.937(R)|      SLOW  |        10.302(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        18.526(R)|      SLOW  |         9.448(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        17.705(R)|      SLOW  |         9.363(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        17.705(R)|      SLOW  |         9.274(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        17.703(R)|      SLOW  |         9.341(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        17.404(R)|      SLOW  |         8.956(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        17.404(R)|      SLOW  |         8.959(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        15.416(R)|      SLOW  |         8.663(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        17.160(R)|      SLOW  |        10.055(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<17> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        18.840(R)|      SLOW  |         9.277(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        19.147(R)|      SLOW  |         9.640(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        18.612(R)|      SLOW  |         9.369(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        18.638(R)|      SLOW  |         9.518(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        19.748(R)|      SLOW  |         9.215(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        23.779(R)|      SLOW  |         9.687(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        24.003(R)|      SLOW  |         9.798(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        24.003(R)|      SLOW  |         9.326(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        23.732(R)|      SLOW  |         9.216(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        24.808(R)|      SLOW  |         9.914(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        25.517(R)|      SLOW  |        10.134(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        25.140(R)|      SLOW  |        10.126(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        25.140(R)|      SLOW  |         9.225(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        20.262(R)|      SLOW  |         8.584(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        25.839(R)|      SLOW  |         9.599(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        18.951(R)|      SLOW  |         9.430(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        19.496(R)|      SLOW  |         8.739(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        18.805(R)|      SLOW  |         9.663(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        20.648(R)|      SLOW  |         9.219(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        18.869(R)|      SLOW  |        10.009(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        15.731(R)|      SLOW  |         8.803(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        17.881(R)|      SLOW  |         8.364(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        17.158(R)|      SLOW  |         8.119(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        17.519(R)|      SLOW  |         8.217(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        18.228(R)|      SLOW  |         8.333(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        15.125(R)|      SLOW  |         8.526(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        16.632(R)|      SLOW  |         9.167(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        17.519(R)|      SLOW  |         7.998(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        17.609(R)|      SLOW  |        10.147(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        17.582(R)|      SLOW  |        10.082(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        17.322(R)|      SLOW  |        10.029(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        17.770(R)|      SLOW  |         9.923(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        17.937(R)|      SLOW  |         9.576(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        18.276(R)|      SLOW  |        10.131(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        18.276(R)|      SLOW  |         9.999(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        17.982(R)|      SLOW  |        10.074(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        16.451(R)|      SLOW  |         9.441(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        16.451(R)|      SLOW  |         9.449(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        15.574(R)|      SLOW  |         8.820(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        15.574(R)|      SLOW  |         8.826(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        16.557(R)|      SLOW  |         8.446(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        16.557(R)|      SLOW  |         8.453(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        17.881(R)|      SLOW  |         8.326(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        17.158(R)|      SLOW  |         8.175(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        17.827(R)|      SLOW  |        10.213(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        17.827(R)|      SLOW  |        10.170(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        17.322(R)|      SLOW  |         9.971(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        17.537(R)|      SLOW  |         9.910(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        17.537(R)|      SLOW  |        10.198(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        17.694(R)|      SLOW  |        10.020(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        17.759(R)|      SLOW  |         9.954(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        17.395(R)|      SLOW  |         9.832(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        14.302(R)|      SLOW  |         8.262(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        12.756(R)|      SLOW  |         7.222(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        12.860(R)|      SLOW  |         7.281(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        12.351(R)|      SLOW  |         6.973(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        12.805(R)|      SLOW  |         7.236(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        12.845(R)|      SLOW  |         7.270(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        12.860(R)|      SLOW  |         7.281(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        12.265(R)|      SLOW  |         6.918(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        13.340(R)|      SLOW  |         7.635(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        13.367(R)|      SLOW  |         7.647(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        13.083(R)|      SLOW  |         7.465(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        13.573(R)|      SLOW  |         7.759(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        13.502(R)|      SLOW  |         7.714(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        13.248(R)|      SLOW  |         7.562(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        13.630(R)|      SLOW  |         7.802(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        17.119(R)|      SLOW  |         9.888(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        16.614(R)|      SLOW  |         9.143(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        16.614(R)|      SLOW  |         9.148(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        17.251(R)|      SLOW  |         9.242(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        16.447(R)|      SLOW  |         9.356(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        17.016(R)|      SLOW  |         9.326(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        17.016(R)|      SLOW  |         9.393(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        16.993(R)|      SLOW  |         9.267(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        16.859(R)|      SLOW  |         9.317(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        16.092(R)|      SLOW  |         9.126(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        16.725(R)|      SLOW  |         9.284(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        16.725(R)|      SLOW  |         9.395(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        16.063(R)|      SLOW  |         9.051(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        16.063(R)|      SLOW  |         9.122(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        16.561(R)|      SLOW  |         9.161(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        16.350(R)|      SLOW  |         9.125(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        16.350(R)|      SLOW  |         9.061(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        17.430(R)|      SLOW  |        10.061(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        17.996(R)|      SLOW  |        10.387(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        18.040(R)|      SLOW  |         9.291(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        17.791(R)|      SLOW  |         8.861(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        20.654(R)|      SLOW  |         9.217(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        16.651(R)|      SLOW  |         8.742(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        16.663(R)|      SLOW  |         8.292(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        21.959(R)|      SLOW  |         8.960(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        21.433(R)|      SLOW  |         8.689(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        19.572(R)|      SLOW  |         8.252(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        19.332(R)|      SLOW  |         8.649(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        20.014(R)|      SLOW  |         8.636(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        20.014(R)|      SLOW  |         8.710(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        19.816(R)|      SLOW  |         8.834(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        17.938(R)|      SLOW  |         8.691(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        18.665(R)|      SLOW  |         8.962(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        18.437(R)|      SLOW  |         9.741(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        15.775(R)|      SLOW  |         8.103(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        17.400(R)|      SLOW  |         8.845(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        15.289(R)|      SLOW  |         7.808(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        15.909(R)|      SLOW  |         8.296(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        17.051(R)|      SLOW  |         8.597(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        19.518(R)|      SLOW  |         9.276(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        19.518(R)|      SLOW  |         9.361(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        19.745(R)|      SLOW  |         9.469(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        19.745(R)|      SLOW  |         9.496(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        19.764(R)|      SLOW  |         9.460(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        19.456(R)|      SLOW  |         9.384(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        19.548(R)|      SLOW  |         9.531(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        19.088(R)|      SLOW  |         9.205(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        16.256(R)|      SLOW  |         9.353(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        17.158(R)|      SLOW  |         9.354(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        17.136(R)|      SLOW  |         9.479(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        17.136(R)|      SLOW  |         9.501(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        15.567(R)|      SLOW  |         8.712(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        16.895(R)|      SLOW  |         9.239(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        16.054(R)|      SLOW  |         8.920(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        16.016(R)|      SLOW  |         9.188(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        16.781(R)|      SLOW  |         8.976(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        16.781(R)|      SLOW  |         7.841(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        16.058(R)|      SLOW  |         8.070(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        16.420(R)|      SLOW  |         8.123(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        16.420(R)|      SLOW  |         7.846(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        15.676(R)|      SLOW  |         8.225(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        17.134(R)|      SLOW  |         8.473(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        17.134(R)|      SLOW  |         8.328(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        19.088(R)|      SLOW  |        10.371(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        18.677(R)|      SLOW  |         9.517(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        17.856(R)|      SLOW  |         9.432(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        17.856(R)|      SLOW  |         9.343(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        17.854(R)|      SLOW  |         9.410(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        17.555(R)|      SLOW  |         9.025(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        17.555(R)|      SLOW  |         9.028(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        15.567(R)|      SLOW  |         8.732(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        17.311(R)|      SLOW  |        10.124(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<18> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        20.788(R)|      SLOW  |        10.467(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        21.095(R)|      SLOW  |        10.830(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        20.560(R)|      SLOW  |        10.559(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        20.586(R)|      SLOW  |        10.708(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        21.696(R)|      SLOW  |        10.405(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        25.727(R)|      SLOW  |        10.877(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        25.951(R)|      SLOW  |        10.988(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        25.951(R)|      SLOW  |        10.516(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        25.680(R)|      SLOW  |        10.406(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        26.756(R)|      SLOW  |        11.104(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        27.465(R)|      SLOW  |        11.324(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        27.088(R)|      SLOW  |        11.316(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        27.088(R)|      SLOW  |        10.415(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        22.210(R)|      SLOW  |         9.774(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        27.787(R)|      SLOW  |        10.789(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        20.899(R)|      SLOW  |        10.620(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        21.444(R)|      SLOW  |         9.929(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        20.753(R)|      SLOW  |        10.853(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        22.596(R)|      SLOW  |        10.409(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        20.817(R)|      SLOW  |        11.199(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        17.679(R)|      SLOW  |         9.993(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        19.829(R)|      SLOW  |         9.554(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        19.106(R)|      SLOW  |         9.309(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        19.467(R)|      SLOW  |         9.407(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        20.176(R)|      SLOW  |         9.523(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        17.073(R)|      SLOW  |         9.716(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        18.580(R)|      SLOW  |        10.357(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        19.467(R)|      SLOW  |         9.188(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        19.557(R)|      SLOW  |        11.337(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        19.530(R)|      SLOW  |        11.272(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        19.270(R)|      SLOW  |        11.219(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        19.718(R)|      SLOW  |        11.113(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        19.885(R)|      SLOW  |        10.766(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        20.224(R)|      SLOW  |        11.321(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        20.224(R)|      SLOW  |        11.189(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        19.930(R)|      SLOW  |        11.264(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        18.399(R)|      SLOW  |        10.631(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        18.399(R)|      SLOW  |        10.639(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        17.522(R)|      SLOW  |        10.010(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        17.522(R)|      SLOW  |        10.016(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        18.505(R)|      SLOW  |         9.636(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        18.505(R)|      SLOW  |         9.643(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        19.829(R)|      SLOW  |         9.516(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        19.106(R)|      SLOW  |         9.365(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        19.775(R)|      SLOW  |        11.403(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        19.775(R)|      SLOW  |        11.360(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        19.270(R)|      SLOW  |        11.161(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        19.485(R)|      SLOW  |        11.100(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        19.485(R)|      SLOW  |        11.388(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        19.642(R)|      SLOW  |        11.210(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        19.707(R)|      SLOW  |        11.144(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        19.343(R)|      SLOW  |        11.022(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        16.250(R)|      SLOW  |         9.452(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        14.704(R)|      SLOW  |         8.412(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        14.808(R)|      SLOW  |         8.471(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        14.299(R)|      SLOW  |         8.163(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        14.753(R)|      SLOW  |         8.426(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        14.793(R)|      SLOW  |         8.460(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        14.808(R)|      SLOW  |         8.471(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        14.213(R)|      SLOW  |         8.108(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        15.288(R)|      SLOW  |         8.825(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        15.315(R)|      SLOW  |         8.837(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        15.031(R)|      SLOW  |         8.655(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        15.521(R)|      SLOW  |         8.949(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        15.450(R)|      SLOW  |         8.904(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        15.196(R)|      SLOW  |         8.752(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        15.578(R)|      SLOW  |         8.992(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        19.067(R)|      SLOW  |        11.078(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        18.562(R)|      SLOW  |        10.333(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        18.562(R)|      SLOW  |        10.338(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        19.199(R)|      SLOW  |        10.432(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        18.395(R)|      SLOW  |        10.546(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        18.964(R)|      SLOW  |        10.516(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        18.964(R)|      SLOW  |        10.583(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        18.941(R)|      SLOW  |        10.457(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        18.807(R)|      SLOW  |        10.507(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        18.040(R)|      SLOW  |        10.316(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        18.673(R)|      SLOW  |        10.474(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        18.673(R)|      SLOW  |        10.585(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        18.011(R)|      SLOW  |        10.241(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        18.011(R)|      SLOW  |        10.312(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        18.509(R)|      SLOW  |        10.351(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        18.298(R)|      SLOW  |        10.315(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        18.298(R)|      SLOW  |        10.251(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        19.378(R)|      SLOW  |        11.251(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        19.944(R)|      SLOW  |        11.577(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        19.988(R)|      SLOW  |        10.481(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        19.739(R)|      SLOW  |        10.051(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        22.602(R)|      SLOW  |        10.407(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        18.599(R)|      SLOW  |         9.932(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        18.611(R)|      SLOW  |         9.482(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        23.907(R)|      SLOW  |        10.150(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        23.381(R)|      SLOW  |         9.879(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        21.520(R)|      SLOW  |         9.442(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        21.280(R)|      SLOW  |         9.839(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        21.962(R)|      SLOW  |         9.826(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        21.962(R)|      SLOW  |         9.900(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        21.764(R)|      SLOW  |        10.024(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        19.886(R)|      SLOW  |         9.881(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        20.613(R)|      SLOW  |        10.152(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        20.385(R)|      SLOW  |        10.931(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        17.723(R)|      SLOW  |         9.293(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        19.348(R)|      SLOW  |        10.035(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        17.237(R)|      SLOW  |         8.998(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        17.857(R)|      SLOW  |         9.486(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        18.999(R)|      SLOW  |         9.787(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        21.466(R)|      SLOW  |        10.466(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        21.466(R)|      SLOW  |        10.551(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        21.693(R)|      SLOW  |        10.659(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        21.693(R)|      SLOW  |        10.686(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        21.712(R)|      SLOW  |        10.650(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        21.404(R)|      SLOW  |        10.574(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        21.496(R)|      SLOW  |        10.721(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        21.036(R)|      SLOW  |        10.395(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        18.204(R)|      SLOW  |        10.543(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        19.106(R)|      SLOW  |        10.544(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        19.084(R)|      SLOW  |        10.669(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        19.084(R)|      SLOW  |        10.691(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        17.515(R)|      SLOW  |         9.902(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        18.843(R)|      SLOW  |        10.429(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        18.002(R)|      SLOW  |        10.110(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        17.964(R)|      SLOW  |        10.378(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        18.729(R)|      SLOW  |        10.166(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        18.729(R)|      SLOW  |         9.031(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        18.006(R)|      SLOW  |         9.260(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        18.368(R)|      SLOW  |         9.313(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        18.368(R)|      SLOW  |         9.036(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        17.624(R)|      SLOW  |         9.415(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        19.082(R)|      SLOW  |         9.663(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        19.082(R)|      SLOW  |         9.518(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        21.036(R)|      SLOW  |        11.561(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        20.625(R)|      SLOW  |        10.707(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        19.804(R)|      SLOW  |        10.622(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        19.804(R)|      SLOW  |        10.533(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        19.802(R)|      SLOW  |        10.600(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        19.503(R)|      SLOW  |        10.215(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        19.503(R)|      SLOW  |        10.218(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        17.515(R)|      SLOW  |         9.922(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        19.259(R)|      SLOW  |        11.314(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<19> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        20.437(R)|      SLOW  |        10.269(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        20.744(R)|      SLOW  |        10.632(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        20.209(R)|      SLOW  |        10.361(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        20.235(R)|      SLOW  |        10.510(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        21.345(R)|      SLOW  |        10.207(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        25.376(R)|      SLOW  |        10.679(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        25.600(R)|      SLOW  |        10.790(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        25.600(R)|      SLOW  |        10.318(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        25.329(R)|      SLOW  |        10.208(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        26.405(R)|      SLOW  |        10.906(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        27.114(R)|      SLOW  |        11.126(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        26.737(R)|      SLOW  |        11.118(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        26.737(R)|      SLOW  |        10.217(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        21.859(R)|      SLOW  |         9.576(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        27.436(R)|      SLOW  |        10.591(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        20.548(R)|      SLOW  |        10.422(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        21.093(R)|      SLOW  |         9.731(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        20.402(R)|      SLOW  |        10.655(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        22.245(R)|      SLOW  |        10.211(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        20.466(R)|      SLOW  |        11.001(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        17.328(R)|      SLOW  |         9.795(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        19.478(R)|      SLOW  |         9.356(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        18.755(R)|      SLOW  |         9.111(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        19.116(R)|      SLOW  |         9.209(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        19.825(R)|      SLOW  |         9.325(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        16.722(R)|      SLOW  |         9.518(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        18.229(R)|      SLOW  |        10.159(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        19.116(R)|      SLOW  |         8.990(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        19.206(R)|      SLOW  |        11.139(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        19.179(R)|      SLOW  |        11.074(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        18.919(R)|      SLOW  |        11.021(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        19.367(R)|      SLOW  |        10.915(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        19.534(R)|      SLOW  |        10.568(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        19.873(R)|      SLOW  |        11.123(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        19.873(R)|      SLOW  |        10.991(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        19.579(R)|      SLOW  |        11.066(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        18.048(R)|      SLOW  |        10.433(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        18.048(R)|      SLOW  |        10.441(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        17.171(R)|      SLOW  |         9.812(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        17.171(R)|      SLOW  |         9.818(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        18.154(R)|      SLOW  |         9.438(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        18.154(R)|      SLOW  |         9.445(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        19.478(R)|      SLOW  |         9.318(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        18.755(R)|      SLOW  |         9.167(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        19.424(R)|      SLOW  |        11.205(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        19.424(R)|      SLOW  |        11.162(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        18.919(R)|      SLOW  |        10.963(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        19.134(R)|      SLOW  |        10.902(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        19.134(R)|      SLOW  |        11.190(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        19.291(R)|      SLOW  |        11.012(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        19.356(R)|      SLOW  |        10.946(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        18.992(R)|      SLOW  |        10.824(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        15.899(R)|      SLOW  |         9.254(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        14.353(R)|      SLOW  |         8.214(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        14.457(R)|      SLOW  |         8.273(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        13.948(R)|      SLOW  |         7.965(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        14.402(R)|      SLOW  |         8.228(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        14.442(R)|      SLOW  |         8.262(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        14.457(R)|      SLOW  |         8.273(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        13.862(R)|      SLOW  |         7.910(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        14.937(R)|      SLOW  |         8.627(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        14.964(R)|      SLOW  |         8.639(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        14.680(R)|      SLOW  |         8.457(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        15.170(R)|      SLOW  |         8.751(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        15.099(R)|      SLOW  |         8.706(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        14.845(R)|      SLOW  |         8.554(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        15.227(R)|      SLOW  |         8.794(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        18.716(R)|      SLOW  |        10.880(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        18.211(R)|      SLOW  |        10.135(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        18.211(R)|      SLOW  |        10.140(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        18.848(R)|      SLOW  |        10.234(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        18.044(R)|      SLOW  |        10.348(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        18.613(R)|      SLOW  |        10.318(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        18.613(R)|      SLOW  |        10.385(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        18.590(R)|      SLOW  |        10.259(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        18.456(R)|      SLOW  |        10.309(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        17.689(R)|      SLOW  |        10.118(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        18.322(R)|      SLOW  |        10.276(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        18.322(R)|      SLOW  |        10.387(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        17.660(R)|      SLOW  |        10.043(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        17.660(R)|      SLOW  |        10.114(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        18.158(R)|      SLOW  |        10.153(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        17.947(R)|      SLOW  |        10.117(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        17.947(R)|      SLOW  |        10.053(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        19.027(R)|      SLOW  |        11.053(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        19.593(R)|      SLOW  |        11.379(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        19.637(R)|      SLOW  |        10.283(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        19.388(R)|      SLOW  |         9.853(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        22.251(R)|      SLOW  |        10.209(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        18.248(R)|      SLOW  |         9.734(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        18.260(R)|      SLOW  |         9.284(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        23.556(R)|      SLOW  |         9.952(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        23.030(R)|      SLOW  |         9.681(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        21.169(R)|      SLOW  |         9.244(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        20.929(R)|      SLOW  |         9.641(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        21.611(R)|      SLOW  |         9.628(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        21.611(R)|      SLOW  |         9.702(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        21.413(R)|      SLOW  |         9.826(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        19.535(R)|      SLOW  |         9.683(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        20.262(R)|      SLOW  |         9.954(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        20.034(R)|      SLOW  |        10.733(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        17.372(R)|      SLOW  |         9.095(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        18.997(R)|      SLOW  |         9.837(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        16.886(R)|      SLOW  |         8.800(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        17.506(R)|      SLOW  |         9.288(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        18.648(R)|      SLOW  |         9.589(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        21.115(R)|      SLOW  |        10.268(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        21.115(R)|      SLOW  |        10.353(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        21.342(R)|      SLOW  |        10.461(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        21.342(R)|      SLOW  |        10.488(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        21.361(R)|      SLOW  |        10.452(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        21.053(R)|      SLOW  |        10.376(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        21.145(R)|      SLOW  |        10.523(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        20.685(R)|      SLOW  |        10.197(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        17.853(R)|      SLOW  |        10.345(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        18.755(R)|      SLOW  |        10.346(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        18.733(R)|      SLOW  |        10.471(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        18.733(R)|      SLOW  |        10.493(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        17.164(R)|      SLOW  |         9.704(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        18.492(R)|      SLOW  |        10.231(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        17.651(R)|      SLOW  |         9.912(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        17.613(R)|      SLOW  |        10.180(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        18.378(R)|      SLOW  |         9.968(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        18.378(R)|      SLOW  |         8.833(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        17.655(R)|      SLOW  |         9.062(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        18.017(R)|      SLOW  |         9.115(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        18.017(R)|      SLOW  |         8.838(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        17.273(R)|      SLOW  |         9.217(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        18.731(R)|      SLOW  |         9.465(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        18.731(R)|      SLOW  |         9.320(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        20.685(R)|      SLOW  |        11.363(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        20.274(R)|      SLOW  |        10.509(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        19.453(R)|      SLOW  |        10.424(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        19.453(R)|      SLOW  |        10.335(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        19.451(R)|      SLOW  |        10.402(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        19.152(R)|      SLOW  |        10.017(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        19.152(R)|      SLOW  |        10.020(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        17.164(R)|      SLOW  |         9.724(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        18.908(R)|      SLOW  |        11.116(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<20> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        21.171(R)|      SLOW  |        10.719(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        21.478(R)|      SLOW  |        11.082(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        20.943(R)|      SLOW  |        10.811(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        20.969(R)|      SLOW  |        10.960(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        22.079(R)|      SLOW  |        10.657(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        26.110(R)|      SLOW  |        11.129(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        26.334(R)|      SLOW  |        11.240(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        26.334(R)|      SLOW  |        10.768(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        26.063(R)|      SLOW  |        10.658(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        27.139(R)|      SLOW  |        11.356(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        27.848(R)|      SLOW  |        11.576(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        27.471(R)|      SLOW  |        11.568(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        27.471(R)|      SLOW  |        10.667(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        22.593(R)|      SLOW  |        10.026(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        28.170(R)|      SLOW  |        11.041(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        21.282(R)|      SLOW  |        10.872(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        21.827(R)|      SLOW  |        10.181(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        21.136(R)|      SLOW  |        11.105(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        22.979(R)|      SLOW  |        10.661(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        21.200(R)|      SLOW  |        11.451(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        18.062(R)|      SLOW  |        10.245(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        20.212(R)|      SLOW  |         9.806(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        19.489(R)|      SLOW  |         9.561(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        19.850(R)|      SLOW  |         9.659(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        20.559(R)|      SLOW  |         9.775(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        17.456(R)|      SLOW  |         9.968(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        18.963(R)|      SLOW  |        10.609(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        19.850(R)|      SLOW  |         9.440(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        19.940(R)|      SLOW  |        11.589(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        19.913(R)|      SLOW  |        11.524(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        19.653(R)|      SLOW  |        11.471(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        20.101(R)|      SLOW  |        11.365(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        20.268(R)|      SLOW  |        11.018(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        20.607(R)|      SLOW  |        11.573(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        20.607(R)|      SLOW  |        11.441(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        20.313(R)|      SLOW  |        11.516(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        18.782(R)|      SLOW  |        10.883(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        18.782(R)|      SLOW  |        10.891(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        17.905(R)|      SLOW  |        10.262(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        17.905(R)|      SLOW  |        10.268(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        18.888(R)|      SLOW  |         9.888(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        18.888(R)|      SLOW  |         9.895(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        20.212(R)|      SLOW  |         9.768(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        19.489(R)|      SLOW  |         9.617(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        20.158(R)|      SLOW  |        11.655(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        20.158(R)|      SLOW  |        11.612(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        19.653(R)|      SLOW  |        11.413(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        19.868(R)|      SLOW  |        11.352(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        19.868(R)|      SLOW  |        11.640(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        20.025(R)|      SLOW  |        11.462(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        20.090(R)|      SLOW  |        11.396(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        19.726(R)|      SLOW  |        11.274(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        16.633(R)|      SLOW  |         9.704(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        15.087(R)|      SLOW  |         8.664(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        15.191(R)|      SLOW  |         8.723(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        14.682(R)|      SLOW  |         8.415(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        15.136(R)|      SLOW  |         8.678(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        15.176(R)|      SLOW  |         8.712(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        15.191(R)|      SLOW  |         8.723(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        14.596(R)|      SLOW  |         8.360(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        15.671(R)|      SLOW  |         9.077(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        15.698(R)|      SLOW  |         9.089(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        15.414(R)|      SLOW  |         8.907(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        15.904(R)|      SLOW  |         9.201(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        15.833(R)|      SLOW  |         9.156(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        15.579(R)|      SLOW  |         9.004(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        15.961(R)|      SLOW  |         9.244(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        19.450(R)|      SLOW  |        11.330(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        18.945(R)|      SLOW  |        10.585(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        18.945(R)|      SLOW  |        10.590(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        19.582(R)|      SLOW  |        10.684(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        18.778(R)|      SLOW  |        10.798(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        19.347(R)|      SLOW  |        10.768(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        19.347(R)|      SLOW  |        10.835(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        19.324(R)|      SLOW  |        10.709(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        19.190(R)|      SLOW  |        10.759(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        18.423(R)|      SLOW  |        10.568(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        19.056(R)|      SLOW  |        10.726(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        19.056(R)|      SLOW  |        10.837(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        18.394(R)|      SLOW  |        10.493(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        18.394(R)|      SLOW  |        10.564(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        18.892(R)|      SLOW  |        10.603(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        18.681(R)|      SLOW  |        10.567(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        18.681(R)|      SLOW  |        10.503(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        19.761(R)|      SLOW  |        11.503(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        20.327(R)|      SLOW  |        11.829(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        20.371(R)|      SLOW  |        10.733(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        20.122(R)|      SLOW  |        10.303(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        22.985(R)|      SLOW  |        10.659(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        18.982(R)|      SLOW  |        10.184(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        18.994(R)|      SLOW  |         9.734(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        24.290(R)|      SLOW  |        10.402(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        23.764(R)|      SLOW  |        10.131(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        21.903(R)|      SLOW  |         9.694(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        21.663(R)|      SLOW  |        10.091(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        22.345(R)|      SLOW  |        10.078(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        22.345(R)|      SLOW  |        10.152(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        22.147(R)|      SLOW  |        10.276(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        20.269(R)|      SLOW  |        10.133(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        20.996(R)|      SLOW  |        10.404(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        20.768(R)|      SLOW  |        11.183(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        18.106(R)|      SLOW  |         9.545(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        19.731(R)|      SLOW  |        10.287(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        17.620(R)|      SLOW  |         9.250(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        18.240(R)|      SLOW  |         9.738(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        19.382(R)|      SLOW  |        10.039(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        21.849(R)|      SLOW  |        10.718(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        21.849(R)|      SLOW  |        10.803(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        22.076(R)|      SLOW  |        10.911(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        22.076(R)|      SLOW  |        10.938(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        22.095(R)|      SLOW  |        10.902(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        21.787(R)|      SLOW  |        10.826(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        21.879(R)|      SLOW  |        10.973(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        21.419(R)|      SLOW  |        10.647(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        18.587(R)|      SLOW  |        10.795(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        19.489(R)|      SLOW  |        10.796(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        19.467(R)|      SLOW  |        10.921(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        19.467(R)|      SLOW  |        10.943(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        17.898(R)|      SLOW  |        10.154(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        19.226(R)|      SLOW  |        10.681(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        18.385(R)|      SLOW  |        10.362(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        18.347(R)|      SLOW  |        10.630(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        19.112(R)|      SLOW  |        10.418(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        19.112(R)|      SLOW  |         9.283(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        18.389(R)|      SLOW  |         9.512(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        18.751(R)|      SLOW  |         9.565(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        18.751(R)|      SLOW  |         9.288(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        18.007(R)|      SLOW  |         9.667(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        19.465(R)|      SLOW  |         9.915(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        19.465(R)|      SLOW  |         9.770(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        21.419(R)|      SLOW  |        11.813(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        21.008(R)|      SLOW  |        10.959(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        20.187(R)|      SLOW  |        10.874(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        20.187(R)|      SLOW  |        10.785(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        20.185(R)|      SLOW  |        10.852(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        19.886(R)|      SLOW  |        10.467(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        19.886(R)|      SLOW  |        10.470(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        17.898(R)|      SLOW  |        10.174(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        19.642(R)|      SLOW  |        11.566(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<21> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        19.152(R)|      SLOW  |         9.477(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        19.459(R)|      SLOW  |         9.840(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        18.924(R)|      SLOW  |         9.569(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        18.950(R)|      SLOW  |         9.718(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        20.060(R)|      SLOW  |         9.415(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        24.091(R)|      SLOW  |         9.887(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        24.315(R)|      SLOW  |         9.998(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        24.315(R)|      SLOW  |         9.526(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        24.044(R)|      SLOW  |         9.416(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        25.120(R)|      SLOW  |        10.114(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        25.829(R)|      SLOW  |        10.334(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        25.452(R)|      SLOW  |        10.326(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        25.452(R)|      SLOW  |         9.425(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        20.574(R)|      SLOW  |         8.784(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        26.151(R)|      SLOW  |         9.799(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        19.263(R)|      SLOW  |         9.630(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        19.808(R)|      SLOW  |         8.939(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        19.117(R)|      SLOW  |         9.863(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        20.960(R)|      SLOW  |         9.419(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        19.181(R)|      SLOW  |        10.209(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        16.043(R)|      SLOW  |         9.003(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        18.193(R)|      SLOW  |         8.564(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        17.470(R)|      SLOW  |         8.319(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        17.831(R)|      SLOW  |         8.417(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        18.540(R)|      SLOW  |         8.533(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        15.437(R)|      SLOW  |         8.726(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        16.944(R)|      SLOW  |         9.367(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        17.831(R)|      SLOW  |         8.198(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        17.921(R)|      SLOW  |        10.347(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        17.894(R)|      SLOW  |        10.282(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        17.634(R)|      SLOW  |        10.229(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        18.082(R)|      SLOW  |        10.123(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        18.249(R)|      SLOW  |         9.776(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        18.588(R)|      SLOW  |        10.331(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        18.588(R)|      SLOW  |        10.199(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        18.294(R)|      SLOW  |        10.274(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        16.763(R)|      SLOW  |         9.641(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        16.763(R)|      SLOW  |         9.649(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        15.886(R)|      SLOW  |         9.020(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        15.886(R)|      SLOW  |         9.026(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        16.869(R)|      SLOW  |         8.646(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        16.869(R)|      SLOW  |         8.653(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        18.193(R)|      SLOW  |         8.526(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        17.470(R)|      SLOW  |         8.375(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        18.139(R)|      SLOW  |        10.413(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        18.139(R)|      SLOW  |        10.370(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        17.634(R)|      SLOW  |        10.171(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        17.849(R)|      SLOW  |        10.110(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        17.849(R)|      SLOW  |        10.398(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        18.006(R)|      SLOW  |        10.220(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        18.071(R)|      SLOW  |        10.154(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        17.707(R)|      SLOW  |        10.032(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        14.614(R)|      SLOW  |         8.462(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        13.068(R)|      SLOW  |         7.422(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        13.172(R)|      SLOW  |         7.481(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        12.663(R)|      SLOW  |         7.173(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        13.117(R)|      SLOW  |         7.436(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        13.157(R)|      SLOW  |         7.470(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        13.172(R)|      SLOW  |         7.481(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        12.577(R)|      SLOW  |         7.118(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        13.652(R)|      SLOW  |         7.835(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        13.679(R)|      SLOW  |         7.847(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        13.395(R)|      SLOW  |         7.665(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        13.885(R)|      SLOW  |         7.959(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        13.814(R)|      SLOW  |         7.914(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        13.560(R)|      SLOW  |         7.762(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        13.942(R)|      SLOW  |         8.002(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        17.431(R)|      SLOW  |        10.088(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        16.926(R)|      SLOW  |         9.343(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        16.926(R)|      SLOW  |         9.348(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        17.563(R)|      SLOW  |         9.442(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        16.759(R)|      SLOW  |         9.556(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        17.328(R)|      SLOW  |         9.526(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        17.328(R)|      SLOW  |         9.593(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        17.305(R)|      SLOW  |         9.467(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        17.171(R)|      SLOW  |         9.517(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        16.404(R)|      SLOW  |         9.326(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        17.037(R)|      SLOW  |         9.484(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        17.037(R)|      SLOW  |         9.595(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        16.375(R)|      SLOW  |         9.251(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        16.375(R)|      SLOW  |         9.322(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        16.873(R)|      SLOW  |         9.361(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        16.662(R)|      SLOW  |         9.325(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        16.662(R)|      SLOW  |         9.261(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        17.742(R)|      SLOW  |        10.261(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        18.308(R)|      SLOW  |        10.587(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        18.352(R)|      SLOW  |         9.491(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        18.103(R)|      SLOW  |         9.061(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        20.966(R)|      SLOW  |         9.417(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        16.963(R)|      SLOW  |         8.942(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        16.975(R)|      SLOW  |         8.492(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        22.271(R)|      SLOW  |         9.160(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        21.745(R)|      SLOW  |         8.889(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        19.884(R)|      SLOW  |         8.452(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        19.644(R)|      SLOW  |         8.849(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        20.326(R)|      SLOW  |         8.836(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        20.326(R)|      SLOW  |         8.910(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        20.128(R)|      SLOW  |         9.034(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        18.250(R)|      SLOW  |         8.891(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        18.977(R)|      SLOW  |         9.162(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        18.749(R)|      SLOW  |         9.941(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        16.087(R)|      SLOW  |         8.303(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        17.712(R)|      SLOW  |         9.045(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        15.601(R)|      SLOW  |         8.008(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        16.221(R)|      SLOW  |         8.496(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        17.363(R)|      SLOW  |         8.797(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        19.830(R)|      SLOW  |         9.476(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        19.830(R)|      SLOW  |         9.561(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        20.057(R)|      SLOW  |         9.669(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        20.057(R)|      SLOW  |         9.696(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        20.076(R)|      SLOW  |         9.660(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        19.768(R)|      SLOW  |         9.584(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        19.860(R)|      SLOW  |         9.731(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        19.400(R)|      SLOW  |         9.405(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        16.568(R)|      SLOW  |         9.553(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        17.470(R)|      SLOW  |         9.554(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        17.448(R)|      SLOW  |         9.679(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        17.448(R)|      SLOW  |         9.701(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        15.879(R)|      SLOW  |         8.912(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        17.207(R)|      SLOW  |         9.439(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        16.366(R)|      SLOW  |         9.120(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        16.328(R)|      SLOW  |         9.388(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        17.093(R)|      SLOW  |         9.176(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        17.093(R)|      SLOW  |         8.041(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        16.370(R)|      SLOW  |         8.270(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        16.732(R)|      SLOW  |         8.323(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        16.732(R)|      SLOW  |         8.046(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        15.988(R)|      SLOW  |         8.425(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        17.446(R)|      SLOW  |         8.673(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        17.446(R)|      SLOW  |         8.528(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        19.400(R)|      SLOW  |        10.571(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        18.989(R)|      SLOW  |         9.717(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        18.168(R)|      SLOW  |         9.632(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        18.168(R)|      SLOW  |         9.543(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        18.166(R)|      SLOW  |         9.610(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        17.867(R)|      SLOW  |         9.225(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        17.867(R)|      SLOW  |         9.228(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        15.879(R)|      SLOW  |         8.932(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        17.623(R)|      SLOW  |        10.324(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<22> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        18.886(R)|      SLOW  |         9.303(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        19.193(R)|      SLOW  |         9.666(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        18.658(R)|      SLOW  |         9.395(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        18.684(R)|      SLOW  |         9.544(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        19.794(R)|      SLOW  |         9.241(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        23.825(R)|      SLOW  |         9.713(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        24.049(R)|      SLOW  |         9.824(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        24.049(R)|      SLOW  |         9.352(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        23.778(R)|      SLOW  |         9.242(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        24.854(R)|      SLOW  |         9.940(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        25.563(R)|      SLOW  |        10.160(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        25.186(R)|      SLOW  |        10.152(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        25.186(R)|      SLOW  |         9.251(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        20.308(R)|      SLOW  |         8.610(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        25.885(R)|      SLOW  |         9.625(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        18.997(R)|      SLOW  |         9.456(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        19.542(R)|      SLOW  |         8.765(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        18.851(R)|      SLOW  |         9.689(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        20.694(R)|      SLOW  |         9.245(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        18.915(R)|      SLOW  |        10.035(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        15.777(R)|      SLOW  |         8.829(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        17.927(R)|      SLOW  |         8.390(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        17.204(R)|      SLOW  |         8.145(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        17.565(R)|      SLOW  |         8.243(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        18.274(R)|      SLOW  |         8.359(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        15.171(R)|      SLOW  |         8.552(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        16.678(R)|      SLOW  |         9.193(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        17.565(R)|      SLOW  |         8.024(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        17.655(R)|      SLOW  |        10.173(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        17.628(R)|      SLOW  |        10.108(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        17.368(R)|      SLOW  |        10.055(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        17.816(R)|      SLOW  |         9.949(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        17.983(R)|      SLOW  |         9.602(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        18.322(R)|      SLOW  |        10.157(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        18.322(R)|      SLOW  |        10.025(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        18.028(R)|      SLOW  |        10.100(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        16.497(R)|      SLOW  |         9.467(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        16.497(R)|      SLOW  |         9.475(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        15.620(R)|      SLOW  |         8.846(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        15.620(R)|      SLOW  |         8.852(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        16.603(R)|      SLOW  |         8.472(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        16.603(R)|      SLOW  |         8.479(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        17.927(R)|      SLOW  |         8.352(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        17.204(R)|      SLOW  |         8.201(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        17.873(R)|      SLOW  |        10.239(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        17.873(R)|      SLOW  |        10.196(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        17.368(R)|      SLOW  |         9.997(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        17.583(R)|      SLOW  |         9.936(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        17.583(R)|      SLOW  |        10.224(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        17.740(R)|      SLOW  |        10.046(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        17.805(R)|      SLOW  |         9.980(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        17.441(R)|      SLOW  |         9.858(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        14.348(R)|      SLOW  |         8.288(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        12.802(R)|      SLOW  |         7.248(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        12.906(R)|      SLOW  |         7.307(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        12.397(R)|      SLOW  |         6.999(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        12.851(R)|      SLOW  |         7.262(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        12.891(R)|      SLOW  |         7.296(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        12.906(R)|      SLOW  |         7.307(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        12.311(R)|      SLOW  |         6.944(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        13.386(R)|      SLOW  |         7.661(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        13.413(R)|      SLOW  |         7.673(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        13.129(R)|      SLOW  |         7.491(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        13.619(R)|      SLOW  |         7.785(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        13.548(R)|      SLOW  |         7.740(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        13.294(R)|      SLOW  |         7.588(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        13.676(R)|      SLOW  |         7.828(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        17.165(R)|      SLOW  |         9.914(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        16.660(R)|      SLOW  |         9.169(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        16.660(R)|      SLOW  |         9.174(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        17.297(R)|      SLOW  |         9.268(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        16.493(R)|      SLOW  |         9.382(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        17.062(R)|      SLOW  |         9.352(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        17.062(R)|      SLOW  |         9.419(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        17.039(R)|      SLOW  |         9.293(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        16.905(R)|      SLOW  |         9.343(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        16.138(R)|      SLOW  |         9.152(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        16.771(R)|      SLOW  |         9.310(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        16.771(R)|      SLOW  |         9.421(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        16.109(R)|      SLOW  |         9.077(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        16.109(R)|      SLOW  |         9.148(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        16.607(R)|      SLOW  |         9.187(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        16.396(R)|      SLOW  |         9.151(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        16.396(R)|      SLOW  |         9.087(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        17.476(R)|      SLOW  |        10.087(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        18.042(R)|      SLOW  |        10.413(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        18.086(R)|      SLOW  |         9.317(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        17.837(R)|      SLOW  |         8.887(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        20.700(R)|      SLOW  |         9.243(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        16.697(R)|      SLOW  |         8.768(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        16.709(R)|      SLOW  |         8.318(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        22.005(R)|      SLOW  |         8.986(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        21.479(R)|      SLOW  |         8.715(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        19.618(R)|      SLOW  |         8.278(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        19.378(R)|      SLOW  |         8.675(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        20.060(R)|      SLOW  |         8.662(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        20.060(R)|      SLOW  |         8.736(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        19.862(R)|      SLOW  |         8.860(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        17.984(R)|      SLOW  |         8.717(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        18.711(R)|      SLOW  |         8.988(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        18.483(R)|      SLOW  |         9.767(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        15.821(R)|      SLOW  |         8.129(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        17.446(R)|      SLOW  |         8.871(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        15.335(R)|      SLOW  |         7.834(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        15.955(R)|      SLOW  |         8.322(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        17.097(R)|      SLOW  |         8.623(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        19.564(R)|      SLOW  |         9.302(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        19.564(R)|      SLOW  |         9.387(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        19.791(R)|      SLOW  |         9.495(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        19.791(R)|      SLOW  |         9.522(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        19.810(R)|      SLOW  |         9.486(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        19.502(R)|      SLOW  |         9.410(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        19.594(R)|      SLOW  |         9.557(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        19.134(R)|      SLOW  |         9.231(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        16.302(R)|      SLOW  |         9.379(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        17.204(R)|      SLOW  |         9.380(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        17.182(R)|      SLOW  |         9.505(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        17.182(R)|      SLOW  |         9.527(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        15.613(R)|      SLOW  |         8.738(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        16.941(R)|      SLOW  |         9.265(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        16.100(R)|      SLOW  |         8.946(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        16.062(R)|      SLOW  |         9.214(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        16.827(R)|      SLOW  |         9.002(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        16.827(R)|      SLOW  |         7.867(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        16.104(R)|      SLOW  |         8.096(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        16.466(R)|      SLOW  |         8.149(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        16.466(R)|      SLOW  |         7.872(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        15.722(R)|      SLOW  |         8.251(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        17.180(R)|      SLOW  |         8.499(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        17.180(R)|      SLOW  |         8.354(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        19.134(R)|      SLOW  |        10.397(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        18.723(R)|      SLOW  |         9.543(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        17.902(R)|      SLOW  |         9.458(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        17.902(R)|      SLOW  |         9.369(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        17.900(R)|      SLOW  |         9.436(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        17.601(R)|      SLOW  |         9.051(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        17.601(R)|      SLOW  |         9.054(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        15.613(R)|      SLOW  |         8.758(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        17.357(R)|      SLOW  |        10.150(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<23> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        20.039(R)|      SLOW  |         9.964(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        20.346(R)|      SLOW  |        10.327(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        19.811(R)|      SLOW  |        10.056(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        19.837(R)|      SLOW  |        10.205(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        20.947(R)|      SLOW  |         9.902(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        24.978(R)|      SLOW  |        10.374(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        25.202(R)|      SLOW  |        10.485(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        25.202(R)|      SLOW  |        10.013(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        24.931(R)|      SLOW  |         9.903(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        26.007(R)|      SLOW  |        10.601(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        26.716(R)|      SLOW  |        10.821(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        26.339(R)|      SLOW  |        10.813(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        26.339(R)|      SLOW  |         9.912(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        21.461(R)|      SLOW  |         9.271(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        27.038(R)|      SLOW  |        10.286(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        20.150(R)|      SLOW  |        10.117(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        20.695(R)|      SLOW  |         9.426(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        20.004(R)|      SLOW  |        10.350(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        21.847(R)|      SLOW  |         9.906(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        20.068(R)|      SLOW  |        10.696(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        16.930(R)|      SLOW  |         9.490(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        19.080(R)|      SLOW  |         9.051(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        18.357(R)|      SLOW  |         8.806(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        18.718(R)|      SLOW  |         8.904(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        19.427(R)|      SLOW  |         9.020(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        16.324(R)|      SLOW  |         9.213(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        17.831(R)|      SLOW  |         9.854(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        18.718(R)|      SLOW  |         8.685(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        18.808(R)|      SLOW  |        10.834(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        18.781(R)|      SLOW  |        10.769(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        18.521(R)|      SLOW  |        10.716(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        18.969(R)|      SLOW  |        10.610(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        19.136(R)|      SLOW  |        10.263(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        19.475(R)|      SLOW  |        10.818(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        19.475(R)|      SLOW  |        10.686(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        19.181(R)|      SLOW  |        10.761(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        17.650(R)|      SLOW  |        10.128(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        17.650(R)|      SLOW  |        10.136(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        16.773(R)|      SLOW  |         9.507(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        16.773(R)|      SLOW  |         9.513(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        17.756(R)|      SLOW  |         9.133(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        17.756(R)|      SLOW  |         9.140(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        19.080(R)|      SLOW  |         9.013(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        18.357(R)|      SLOW  |         8.862(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        19.026(R)|      SLOW  |        10.900(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        19.026(R)|      SLOW  |        10.857(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        18.521(R)|      SLOW  |        10.658(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        18.736(R)|      SLOW  |        10.597(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        18.736(R)|      SLOW  |        10.885(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        18.893(R)|      SLOW  |        10.707(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        18.958(R)|      SLOW  |        10.641(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        18.594(R)|      SLOW  |        10.519(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        15.501(R)|      SLOW  |         8.949(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        13.955(R)|      SLOW  |         7.909(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        14.059(R)|      SLOW  |         7.968(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        13.550(R)|      SLOW  |         7.660(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        14.004(R)|      SLOW  |         7.923(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        14.044(R)|      SLOW  |         7.957(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        14.059(R)|      SLOW  |         7.968(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        13.464(R)|      SLOW  |         7.605(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        14.539(R)|      SLOW  |         8.322(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        14.566(R)|      SLOW  |         8.334(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        14.282(R)|      SLOW  |         8.152(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        14.772(R)|      SLOW  |         8.446(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        14.701(R)|      SLOW  |         8.401(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        14.447(R)|      SLOW  |         8.249(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        14.829(R)|      SLOW  |         8.489(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        18.318(R)|      SLOW  |        10.575(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        17.813(R)|      SLOW  |         9.830(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        17.813(R)|      SLOW  |         9.835(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        18.450(R)|      SLOW  |         9.929(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        17.646(R)|      SLOW  |        10.043(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        18.215(R)|      SLOW  |        10.013(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        18.215(R)|      SLOW  |        10.080(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        18.192(R)|      SLOW  |         9.954(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        18.058(R)|      SLOW  |        10.004(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        17.291(R)|      SLOW  |         9.813(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        17.924(R)|      SLOW  |         9.971(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        17.924(R)|      SLOW  |        10.082(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        17.262(R)|      SLOW  |         9.738(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        17.262(R)|      SLOW  |         9.809(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        17.760(R)|      SLOW  |         9.848(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        17.549(R)|      SLOW  |         9.812(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        17.549(R)|      SLOW  |         9.748(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        18.629(R)|      SLOW  |        10.748(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        19.195(R)|      SLOW  |        11.074(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        19.239(R)|      SLOW  |         9.978(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        18.990(R)|      SLOW  |         9.548(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        21.853(R)|      SLOW  |         9.904(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        17.850(R)|      SLOW  |         9.429(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        17.862(R)|      SLOW  |         8.979(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        23.158(R)|      SLOW  |         9.647(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        22.632(R)|      SLOW  |         9.376(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        20.771(R)|      SLOW  |         8.939(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        20.531(R)|      SLOW  |         9.336(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        21.213(R)|      SLOW  |         9.323(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        21.213(R)|      SLOW  |         9.397(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        21.015(R)|      SLOW  |         9.521(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        19.137(R)|      SLOW  |         9.378(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        19.864(R)|      SLOW  |         9.649(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        19.636(R)|      SLOW  |        10.428(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        16.974(R)|      SLOW  |         8.790(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        18.599(R)|      SLOW  |         9.532(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        16.488(R)|      SLOW  |         8.495(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        17.108(R)|      SLOW  |         8.983(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        18.250(R)|      SLOW  |         9.284(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        20.717(R)|      SLOW  |         9.963(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        20.717(R)|      SLOW  |        10.048(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        20.944(R)|      SLOW  |        10.156(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        20.944(R)|      SLOW  |        10.183(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        20.963(R)|      SLOW  |        10.147(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        20.655(R)|      SLOW  |        10.071(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        20.747(R)|      SLOW  |        10.218(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        20.287(R)|      SLOW  |         9.892(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        17.455(R)|      SLOW  |        10.040(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        18.357(R)|      SLOW  |        10.041(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        18.335(R)|      SLOW  |        10.166(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        18.335(R)|      SLOW  |        10.188(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        16.766(R)|      SLOW  |         9.399(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        18.094(R)|      SLOW  |         9.926(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        17.253(R)|      SLOW  |         9.607(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        17.215(R)|      SLOW  |         9.875(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        17.980(R)|      SLOW  |         9.663(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        17.980(R)|      SLOW  |         8.528(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        17.257(R)|      SLOW  |         8.757(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        17.619(R)|      SLOW  |         8.810(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        17.619(R)|      SLOW  |         8.533(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        16.875(R)|      SLOW  |         8.912(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        18.333(R)|      SLOW  |         9.160(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        18.333(R)|      SLOW  |         9.015(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        20.287(R)|      SLOW  |        11.058(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        19.876(R)|      SLOW  |        10.204(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        19.055(R)|      SLOW  |        10.119(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        19.055(R)|      SLOW  |        10.030(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        19.053(R)|      SLOW  |        10.097(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        18.754(R)|      SLOW  |         9.712(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        18.754(R)|      SLOW  |         9.715(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        16.766(R)|      SLOW  |         9.419(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        18.510(R)|      SLOW  |        10.811(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<24> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        19.389(R)|      SLOW  |         9.583(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        19.696(R)|      SLOW  |         9.946(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        19.161(R)|      SLOW  |         9.675(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        19.187(R)|      SLOW  |         9.824(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        20.297(R)|      SLOW  |         9.521(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        24.328(R)|      SLOW  |         9.993(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        24.552(R)|      SLOW  |        10.104(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        24.552(R)|      SLOW  |         9.632(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        24.281(R)|      SLOW  |         9.522(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        25.357(R)|      SLOW  |        10.220(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        26.066(R)|      SLOW  |        10.440(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        25.689(R)|      SLOW  |        10.432(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        25.689(R)|      SLOW  |         9.531(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        20.811(R)|      SLOW  |         8.890(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        26.388(R)|      SLOW  |         9.905(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        19.500(R)|      SLOW  |         9.736(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        20.045(R)|      SLOW  |         9.045(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        19.354(R)|      SLOW  |         9.969(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        21.197(R)|      SLOW  |         9.525(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        19.418(R)|      SLOW  |        10.315(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        16.280(R)|      SLOW  |         9.109(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        18.430(R)|      SLOW  |         8.670(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        17.707(R)|      SLOW  |         8.425(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        18.068(R)|      SLOW  |         8.523(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        18.777(R)|      SLOW  |         8.639(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        15.674(R)|      SLOW  |         8.832(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        17.181(R)|      SLOW  |         9.473(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        18.068(R)|      SLOW  |         8.304(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        18.158(R)|      SLOW  |        10.453(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        18.131(R)|      SLOW  |        10.388(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        17.871(R)|      SLOW  |        10.335(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        18.319(R)|      SLOW  |        10.229(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        18.486(R)|      SLOW  |         9.882(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        18.825(R)|      SLOW  |        10.437(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        18.825(R)|      SLOW  |        10.305(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        18.531(R)|      SLOW  |        10.380(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        17.000(R)|      SLOW  |         9.747(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        17.000(R)|      SLOW  |         9.755(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        16.123(R)|      SLOW  |         9.126(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        16.123(R)|      SLOW  |         9.132(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        17.106(R)|      SLOW  |         8.752(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        17.106(R)|      SLOW  |         8.759(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        18.430(R)|      SLOW  |         8.632(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        17.707(R)|      SLOW  |         8.481(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        18.376(R)|      SLOW  |        10.519(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        18.376(R)|      SLOW  |        10.476(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        17.871(R)|      SLOW  |        10.277(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        18.086(R)|      SLOW  |        10.216(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        18.086(R)|      SLOW  |        10.504(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        18.243(R)|      SLOW  |        10.326(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        18.308(R)|      SLOW  |        10.260(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        17.944(R)|      SLOW  |        10.138(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        14.851(R)|      SLOW  |         8.568(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        13.305(R)|      SLOW  |         7.528(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        13.409(R)|      SLOW  |         7.587(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        12.900(R)|      SLOW  |         7.279(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        13.354(R)|      SLOW  |         7.542(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        13.394(R)|      SLOW  |         7.576(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        13.409(R)|      SLOW  |         7.587(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        12.814(R)|      SLOW  |         7.224(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        13.889(R)|      SLOW  |         7.941(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        13.916(R)|      SLOW  |         7.953(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        13.632(R)|      SLOW  |         7.771(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        14.122(R)|      SLOW  |         8.065(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        14.051(R)|      SLOW  |         8.020(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        13.797(R)|      SLOW  |         7.868(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        14.179(R)|      SLOW  |         8.108(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        17.668(R)|      SLOW  |        10.194(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        17.163(R)|      SLOW  |         9.449(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        17.163(R)|      SLOW  |         9.454(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        17.800(R)|      SLOW  |         9.548(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        16.996(R)|      SLOW  |         9.662(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        17.565(R)|      SLOW  |         9.632(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        17.565(R)|      SLOW  |         9.699(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        17.542(R)|      SLOW  |         9.573(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        17.408(R)|      SLOW  |         9.623(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        16.641(R)|      SLOW  |         9.432(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        17.274(R)|      SLOW  |         9.590(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        17.274(R)|      SLOW  |         9.701(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        16.612(R)|      SLOW  |         9.357(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        16.612(R)|      SLOW  |         9.428(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        17.110(R)|      SLOW  |         9.467(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        16.899(R)|      SLOW  |         9.431(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        16.899(R)|      SLOW  |         9.367(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        17.979(R)|      SLOW  |        10.367(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        18.545(R)|      SLOW  |        10.693(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        18.589(R)|      SLOW  |         9.597(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        18.340(R)|      SLOW  |         9.167(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        21.203(R)|      SLOW  |         9.523(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        17.200(R)|      SLOW  |         9.048(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        17.212(R)|      SLOW  |         8.598(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        22.508(R)|      SLOW  |         9.266(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        21.982(R)|      SLOW  |         8.995(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        20.121(R)|      SLOW  |         8.558(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        19.881(R)|      SLOW  |         8.955(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        20.563(R)|      SLOW  |         8.942(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        20.563(R)|      SLOW  |         9.016(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        20.365(R)|      SLOW  |         9.140(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        18.487(R)|      SLOW  |         8.997(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        19.214(R)|      SLOW  |         9.268(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        18.986(R)|      SLOW  |        10.047(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        16.324(R)|      SLOW  |         8.409(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        17.949(R)|      SLOW  |         9.151(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        15.838(R)|      SLOW  |         8.114(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        16.458(R)|      SLOW  |         8.602(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        17.600(R)|      SLOW  |         8.903(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        20.067(R)|      SLOW  |         9.582(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        20.067(R)|      SLOW  |         9.667(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        20.294(R)|      SLOW  |         9.775(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        20.294(R)|      SLOW  |         9.802(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        20.313(R)|      SLOW  |         9.766(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        20.005(R)|      SLOW  |         9.690(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        20.097(R)|      SLOW  |         9.837(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        19.637(R)|      SLOW  |         9.511(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        16.805(R)|      SLOW  |         9.659(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        17.707(R)|      SLOW  |         9.660(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        17.685(R)|      SLOW  |         9.785(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        17.685(R)|      SLOW  |         9.807(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        16.116(R)|      SLOW  |         9.018(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        17.444(R)|      SLOW  |         9.545(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        16.603(R)|      SLOW  |         9.226(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        16.565(R)|      SLOW  |         9.494(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        17.330(R)|      SLOW  |         9.282(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        17.330(R)|      SLOW  |         8.147(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        16.607(R)|      SLOW  |         8.376(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        16.969(R)|      SLOW  |         8.429(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        16.969(R)|      SLOW  |         8.152(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        16.225(R)|      SLOW  |         8.531(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        17.683(R)|      SLOW  |         8.779(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        17.683(R)|      SLOW  |         8.634(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        19.637(R)|      SLOW  |        10.677(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        19.226(R)|      SLOW  |         9.823(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        18.405(R)|      SLOW  |         9.738(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        18.405(R)|      SLOW  |         9.649(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        18.403(R)|      SLOW  |         9.716(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        18.104(R)|      SLOW  |         9.331(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        18.104(R)|      SLOW  |         9.334(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        16.116(R)|      SLOW  |         9.038(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        17.860(R)|      SLOW  |        10.430(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<25> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        20.109(R)|      SLOW  |        10.010(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        20.416(R)|      SLOW  |        10.373(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        19.881(R)|      SLOW  |        10.102(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        19.907(R)|      SLOW  |        10.251(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        21.017(R)|      SLOW  |         9.948(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        25.048(R)|      SLOW  |        10.420(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        25.272(R)|      SLOW  |        10.531(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        25.272(R)|      SLOW  |        10.059(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        25.001(R)|      SLOW  |         9.949(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        26.077(R)|      SLOW  |        10.647(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        26.786(R)|      SLOW  |        10.867(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        26.409(R)|      SLOW  |        10.859(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        26.409(R)|      SLOW  |         9.958(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        21.531(R)|      SLOW  |         9.317(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        27.108(R)|      SLOW  |        10.332(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        20.220(R)|      SLOW  |        10.163(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        20.765(R)|      SLOW  |         9.472(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        20.074(R)|      SLOW  |        10.396(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        21.917(R)|      SLOW  |         9.952(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        20.138(R)|      SLOW  |        10.742(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        17.000(R)|      SLOW  |         9.536(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        19.150(R)|      SLOW  |         9.097(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        18.427(R)|      SLOW  |         8.852(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        18.788(R)|      SLOW  |         8.950(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        19.497(R)|      SLOW  |         9.066(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        16.394(R)|      SLOW  |         9.259(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        17.901(R)|      SLOW  |         9.900(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        18.788(R)|      SLOW  |         8.731(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        18.878(R)|      SLOW  |        10.880(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        18.851(R)|      SLOW  |        10.815(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        18.591(R)|      SLOW  |        10.762(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        19.039(R)|      SLOW  |        10.656(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        19.206(R)|      SLOW  |        10.309(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        19.545(R)|      SLOW  |        10.864(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        19.545(R)|      SLOW  |        10.732(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        19.251(R)|      SLOW  |        10.807(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        17.720(R)|      SLOW  |        10.174(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        17.720(R)|      SLOW  |        10.182(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        16.843(R)|      SLOW  |         9.553(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        16.843(R)|      SLOW  |         9.559(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        17.826(R)|      SLOW  |         9.179(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        17.826(R)|      SLOW  |         9.186(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        19.150(R)|      SLOW  |         9.059(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        18.427(R)|      SLOW  |         8.908(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        19.096(R)|      SLOW  |        10.946(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        19.096(R)|      SLOW  |        10.903(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        18.591(R)|      SLOW  |        10.704(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        18.806(R)|      SLOW  |        10.643(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        18.806(R)|      SLOW  |        10.931(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        18.963(R)|      SLOW  |        10.753(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        19.028(R)|      SLOW  |        10.687(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        18.664(R)|      SLOW  |        10.565(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        15.571(R)|      SLOW  |         8.995(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        14.025(R)|      SLOW  |         7.955(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        14.129(R)|      SLOW  |         8.014(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        13.620(R)|      SLOW  |         7.706(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        14.074(R)|      SLOW  |         7.969(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        14.114(R)|      SLOW  |         8.003(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        14.129(R)|      SLOW  |         8.014(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        13.534(R)|      SLOW  |         7.651(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        14.609(R)|      SLOW  |         8.368(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        14.636(R)|      SLOW  |         8.380(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        14.352(R)|      SLOW  |         8.198(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        14.842(R)|      SLOW  |         8.492(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        14.771(R)|      SLOW  |         8.447(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        14.517(R)|      SLOW  |         8.295(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        14.899(R)|      SLOW  |         8.535(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        18.388(R)|      SLOW  |        10.621(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        17.883(R)|      SLOW  |         9.876(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        17.883(R)|      SLOW  |         9.881(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        18.520(R)|      SLOW  |         9.975(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        17.716(R)|      SLOW  |        10.089(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        18.285(R)|      SLOW  |        10.059(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        18.285(R)|      SLOW  |        10.126(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        18.262(R)|      SLOW  |        10.000(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        18.128(R)|      SLOW  |        10.050(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        17.361(R)|      SLOW  |         9.859(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        17.994(R)|      SLOW  |        10.017(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        17.994(R)|      SLOW  |        10.128(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        17.332(R)|      SLOW  |         9.784(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        17.332(R)|      SLOW  |         9.855(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        17.830(R)|      SLOW  |         9.894(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        17.619(R)|      SLOW  |         9.858(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        17.619(R)|      SLOW  |         9.794(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        18.699(R)|      SLOW  |        10.794(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        19.265(R)|      SLOW  |        11.120(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        19.309(R)|      SLOW  |        10.024(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        19.060(R)|      SLOW  |         9.594(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        21.923(R)|      SLOW  |         9.950(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        17.920(R)|      SLOW  |         9.475(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        17.932(R)|      SLOW  |         9.025(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        23.228(R)|      SLOW  |         9.693(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        22.702(R)|      SLOW  |         9.422(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        20.841(R)|      SLOW  |         8.985(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        20.601(R)|      SLOW  |         9.382(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        21.283(R)|      SLOW  |         9.369(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        21.283(R)|      SLOW  |         9.443(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        21.085(R)|      SLOW  |         9.567(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        19.207(R)|      SLOW  |         9.424(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        19.934(R)|      SLOW  |         9.695(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        19.706(R)|      SLOW  |        10.474(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        17.044(R)|      SLOW  |         8.836(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        18.669(R)|      SLOW  |         9.578(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        16.558(R)|      SLOW  |         8.541(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        17.178(R)|      SLOW  |         9.029(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        18.320(R)|      SLOW  |         9.330(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        20.787(R)|      SLOW  |        10.009(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        20.787(R)|      SLOW  |        10.094(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        21.014(R)|      SLOW  |        10.202(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        21.014(R)|      SLOW  |        10.229(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        21.033(R)|      SLOW  |        10.193(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        20.725(R)|      SLOW  |        10.117(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        20.817(R)|      SLOW  |        10.264(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        20.357(R)|      SLOW  |         9.938(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        17.525(R)|      SLOW  |        10.086(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        18.427(R)|      SLOW  |        10.087(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        18.405(R)|      SLOW  |        10.212(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        18.405(R)|      SLOW  |        10.234(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        16.836(R)|      SLOW  |         9.445(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        18.164(R)|      SLOW  |         9.972(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        17.323(R)|      SLOW  |         9.653(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        17.285(R)|      SLOW  |         9.921(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        18.050(R)|      SLOW  |         9.709(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        18.050(R)|      SLOW  |         8.574(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        17.327(R)|      SLOW  |         8.803(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        17.689(R)|      SLOW  |         8.856(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        17.689(R)|      SLOW  |         8.579(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        16.945(R)|      SLOW  |         8.958(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        18.403(R)|      SLOW  |         9.206(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        18.403(R)|      SLOW  |         9.061(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        20.357(R)|      SLOW  |        11.104(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        19.946(R)|      SLOW  |        10.250(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        19.125(R)|      SLOW  |        10.165(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        19.125(R)|      SLOW  |        10.076(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        19.123(R)|      SLOW  |        10.143(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        18.824(R)|      SLOW  |         9.758(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        18.824(R)|      SLOW  |         9.761(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        16.836(R)|      SLOW  |         9.465(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        18.580(R)|      SLOW  |        10.857(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<26> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        19.838(R)|      SLOW  |         9.895(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        20.145(R)|      SLOW  |        10.258(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        19.610(R)|      SLOW  |         9.987(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        19.636(R)|      SLOW  |        10.136(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        20.746(R)|      SLOW  |         9.833(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        24.777(R)|      SLOW  |        10.305(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        25.001(R)|      SLOW  |        10.416(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        25.001(R)|      SLOW  |         9.944(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        24.730(R)|      SLOW  |         9.834(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        25.806(R)|      SLOW  |        10.532(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        26.515(R)|      SLOW  |        10.752(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        26.138(R)|      SLOW  |        10.744(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        26.138(R)|      SLOW  |         9.843(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        21.260(R)|      SLOW  |         9.202(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        26.837(R)|      SLOW  |        10.217(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        19.949(R)|      SLOW  |        10.048(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        20.494(R)|      SLOW  |         9.357(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        19.803(R)|      SLOW  |        10.281(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        21.646(R)|      SLOW  |         9.837(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        19.867(R)|      SLOW  |        10.627(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        16.729(R)|      SLOW  |         9.421(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        18.879(R)|      SLOW  |         8.982(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        18.156(R)|      SLOW  |         8.737(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        18.517(R)|      SLOW  |         8.835(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        19.226(R)|      SLOW  |         8.951(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        16.123(R)|      SLOW  |         9.144(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        17.630(R)|      SLOW  |         9.785(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        18.517(R)|      SLOW  |         8.616(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        18.607(R)|      SLOW  |        10.765(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        18.580(R)|      SLOW  |        10.700(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        18.320(R)|      SLOW  |        10.647(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        18.768(R)|      SLOW  |        10.541(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        18.935(R)|      SLOW  |        10.194(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        19.274(R)|      SLOW  |        10.749(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        19.274(R)|      SLOW  |        10.617(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        18.980(R)|      SLOW  |        10.692(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        17.449(R)|      SLOW  |        10.059(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        17.449(R)|      SLOW  |        10.067(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        16.572(R)|      SLOW  |         9.438(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        16.572(R)|      SLOW  |         9.444(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        17.555(R)|      SLOW  |         9.064(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        17.555(R)|      SLOW  |         9.071(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        18.879(R)|      SLOW  |         8.944(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        18.156(R)|      SLOW  |         8.793(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        18.825(R)|      SLOW  |        10.831(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        18.825(R)|      SLOW  |        10.788(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        18.320(R)|      SLOW  |        10.589(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        18.535(R)|      SLOW  |        10.528(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        18.535(R)|      SLOW  |        10.816(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        18.692(R)|      SLOW  |        10.638(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        18.757(R)|      SLOW  |        10.572(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        18.393(R)|      SLOW  |        10.450(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        15.300(R)|      SLOW  |         8.880(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        13.754(R)|      SLOW  |         7.840(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        13.858(R)|      SLOW  |         7.899(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        13.349(R)|      SLOW  |         7.591(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        13.803(R)|      SLOW  |         7.854(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        13.843(R)|      SLOW  |         7.888(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        13.858(R)|      SLOW  |         7.899(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        13.263(R)|      SLOW  |         7.536(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        14.338(R)|      SLOW  |         8.253(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        14.365(R)|      SLOW  |         8.265(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        14.081(R)|      SLOW  |         8.083(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        14.571(R)|      SLOW  |         8.377(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        14.500(R)|      SLOW  |         8.332(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        14.246(R)|      SLOW  |         8.180(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        14.628(R)|      SLOW  |         8.420(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        18.117(R)|      SLOW  |        10.506(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        17.612(R)|      SLOW  |         9.761(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        17.612(R)|      SLOW  |         9.766(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        18.249(R)|      SLOW  |         9.860(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        17.445(R)|      SLOW  |         9.974(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        18.014(R)|      SLOW  |         9.944(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        18.014(R)|      SLOW  |        10.011(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        17.991(R)|      SLOW  |         9.885(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        17.857(R)|      SLOW  |         9.935(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        17.090(R)|      SLOW  |         9.744(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        17.723(R)|      SLOW  |         9.902(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        17.723(R)|      SLOW  |        10.013(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        17.061(R)|      SLOW  |         9.669(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        17.061(R)|      SLOW  |         9.740(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        17.559(R)|      SLOW  |         9.779(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        17.348(R)|      SLOW  |         9.743(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        17.348(R)|      SLOW  |         9.679(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        18.428(R)|      SLOW  |        10.679(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        18.994(R)|      SLOW  |        11.005(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        19.038(R)|      SLOW  |         9.909(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        18.789(R)|      SLOW  |         9.479(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        21.652(R)|      SLOW  |         9.835(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        17.649(R)|      SLOW  |         9.360(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        17.661(R)|      SLOW  |         8.910(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        22.957(R)|      SLOW  |         9.578(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        22.431(R)|      SLOW  |         9.307(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        20.570(R)|      SLOW  |         8.870(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        20.330(R)|      SLOW  |         9.267(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        21.012(R)|      SLOW  |         9.254(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        21.012(R)|      SLOW  |         9.328(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        20.814(R)|      SLOW  |         9.452(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        18.936(R)|      SLOW  |         9.309(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        19.663(R)|      SLOW  |         9.580(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        19.435(R)|      SLOW  |        10.359(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        16.773(R)|      SLOW  |         8.721(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        18.398(R)|      SLOW  |         9.463(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        16.287(R)|      SLOW  |         8.426(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        16.907(R)|      SLOW  |         8.914(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        18.049(R)|      SLOW  |         9.215(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        20.516(R)|      SLOW  |         9.894(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        20.516(R)|      SLOW  |         9.979(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        20.743(R)|      SLOW  |        10.087(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        20.743(R)|      SLOW  |        10.114(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        20.762(R)|      SLOW  |        10.078(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        20.454(R)|      SLOW  |        10.002(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        20.546(R)|      SLOW  |        10.149(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        20.086(R)|      SLOW  |         9.823(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        17.254(R)|      SLOW  |         9.971(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        18.156(R)|      SLOW  |         9.972(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        18.134(R)|      SLOW  |        10.097(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        18.134(R)|      SLOW  |        10.119(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        16.565(R)|      SLOW  |         9.330(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        17.893(R)|      SLOW  |         9.857(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        17.052(R)|      SLOW  |         9.538(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        17.014(R)|      SLOW  |         9.806(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        17.779(R)|      SLOW  |         9.594(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        17.779(R)|      SLOW  |         8.459(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        17.056(R)|      SLOW  |         8.688(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        17.418(R)|      SLOW  |         8.741(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        17.418(R)|      SLOW  |         8.464(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        16.674(R)|      SLOW  |         8.843(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        18.132(R)|      SLOW  |         9.091(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        18.132(R)|      SLOW  |         8.946(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        20.086(R)|      SLOW  |        10.989(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        19.675(R)|      SLOW  |        10.135(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        18.854(R)|      SLOW  |        10.050(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        18.854(R)|      SLOW  |         9.961(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        18.852(R)|      SLOW  |        10.028(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        18.553(R)|      SLOW  |         9.643(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        18.553(R)|      SLOW  |         9.646(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        16.565(R)|      SLOW  |         9.350(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        18.309(R)|      SLOW  |        10.742(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<27> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        19.830(R)|      SLOW  |         9.852(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        20.137(R)|      SLOW  |        10.215(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        19.602(R)|      SLOW  |         9.944(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        19.628(R)|      SLOW  |        10.093(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        20.738(R)|      SLOW  |         9.790(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        24.769(R)|      SLOW  |        10.262(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        24.993(R)|      SLOW  |        10.373(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        24.993(R)|      SLOW  |         9.901(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        24.722(R)|      SLOW  |         9.791(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        25.798(R)|      SLOW  |        10.489(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        26.507(R)|      SLOW  |        10.709(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        26.130(R)|      SLOW  |        10.701(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        26.130(R)|      SLOW  |         9.800(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        21.252(R)|      SLOW  |         9.159(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        26.829(R)|      SLOW  |        10.174(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        19.941(R)|      SLOW  |        10.005(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        20.486(R)|      SLOW  |         9.314(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        19.795(R)|      SLOW  |        10.238(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        21.638(R)|      SLOW  |         9.794(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        19.859(R)|      SLOW  |        10.584(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        16.721(R)|      SLOW  |         9.378(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        18.871(R)|      SLOW  |         8.939(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        18.148(R)|      SLOW  |         8.694(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        18.509(R)|      SLOW  |         8.792(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        19.218(R)|      SLOW  |         8.908(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        16.115(R)|      SLOW  |         9.101(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        17.622(R)|      SLOW  |         9.742(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        18.509(R)|      SLOW  |         8.573(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        18.599(R)|      SLOW  |        10.722(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        18.572(R)|      SLOW  |        10.657(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        18.312(R)|      SLOW  |        10.604(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        18.760(R)|      SLOW  |        10.498(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        18.927(R)|      SLOW  |        10.151(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        19.266(R)|      SLOW  |        10.706(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        19.266(R)|      SLOW  |        10.574(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        18.972(R)|      SLOW  |        10.649(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        17.441(R)|      SLOW  |        10.016(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        17.441(R)|      SLOW  |        10.024(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        16.564(R)|      SLOW  |         9.395(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        16.564(R)|      SLOW  |         9.401(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        17.547(R)|      SLOW  |         9.021(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        17.547(R)|      SLOW  |         9.028(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        18.871(R)|      SLOW  |         8.901(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        18.148(R)|      SLOW  |         8.750(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        18.817(R)|      SLOW  |        10.788(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        18.817(R)|      SLOW  |        10.745(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        18.312(R)|      SLOW  |        10.546(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        18.527(R)|      SLOW  |        10.485(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        18.527(R)|      SLOW  |        10.773(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        18.684(R)|      SLOW  |        10.595(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        18.749(R)|      SLOW  |        10.529(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        18.385(R)|      SLOW  |        10.407(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        15.292(R)|      SLOW  |         8.837(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        13.746(R)|      SLOW  |         7.797(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        13.850(R)|      SLOW  |         7.856(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        13.341(R)|      SLOW  |         7.548(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        13.795(R)|      SLOW  |         7.811(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        13.835(R)|      SLOW  |         7.845(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        13.850(R)|      SLOW  |         7.856(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        13.255(R)|      SLOW  |         7.493(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        14.330(R)|      SLOW  |         8.210(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        14.357(R)|      SLOW  |         8.222(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        14.073(R)|      SLOW  |         8.040(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        14.563(R)|      SLOW  |         8.334(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        14.492(R)|      SLOW  |         8.289(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        14.238(R)|      SLOW  |         8.137(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        14.620(R)|      SLOW  |         8.377(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        18.109(R)|      SLOW  |        10.463(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        17.604(R)|      SLOW  |         9.718(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        17.604(R)|      SLOW  |         9.723(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        18.241(R)|      SLOW  |         9.817(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        17.437(R)|      SLOW  |         9.931(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        18.006(R)|      SLOW  |         9.901(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        18.006(R)|      SLOW  |         9.968(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        17.983(R)|      SLOW  |         9.842(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        17.849(R)|      SLOW  |         9.892(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        17.082(R)|      SLOW  |         9.701(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        17.715(R)|      SLOW  |         9.859(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        17.715(R)|      SLOW  |         9.970(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        17.053(R)|      SLOW  |         9.626(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        17.053(R)|      SLOW  |         9.697(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        17.551(R)|      SLOW  |         9.736(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        17.340(R)|      SLOW  |         9.700(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        17.340(R)|      SLOW  |         9.636(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        18.420(R)|      SLOW  |        10.636(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        18.986(R)|      SLOW  |        10.962(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        19.030(R)|      SLOW  |         9.866(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        18.781(R)|      SLOW  |         9.436(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        21.644(R)|      SLOW  |         9.792(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        17.641(R)|      SLOW  |         9.317(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        17.653(R)|      SLOW  |         8.867(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        22.949(R)|      SLOW  |         9.535(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        22.423(R)|      SLOW  |         9.264(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        20.562(R)|      SLOW  |         8.827(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        20.322(R)|      SLOW  |         9.224(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        21.004(R)|      SLOW  |         9.211(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        21.004(R)|      SLOW  |         9.285(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        20.806(R)|      SLOW  |         9.409(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        18.928(R)|      SLOW  |         9.266(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        19.655(R)|      SLOW  |         9.537(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        19.427(R)|      SLOW  |        10.316(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        16.765(R)|      SLOW  |         8.678(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        18.390(R)|      SLOW  |         9.420(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        16.279(R)|      SLOW  |         8.383(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        16.899(R)|      SLOW  |         8.871(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        18.041(R)|      SLOW  |         9.172(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        20.508(R)|      SLOW  |         9.851(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        20.508(R)|      SLOW  |         9.936(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        20.735(R)|      SLOW  |        10.044(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        20.735(R)|      SLOW  |        10.071(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        20.754(R)|      SLOW  |        10.035(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        20.446(R)|      SLOW  |         9.959(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        20.538(R)|      SLOW  |        10.106(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        20.078(R)|      SLOW  |         9.780(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        17.246(R)|      SLOW  |         9.928(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        18.148(R)|      SLOW  |         9.929(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        18.126(R)|      SLOW  |        10.054(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        18.126(R)|      SLOW  |        10.076(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        16.557(R)|      SLOW  |         9.287(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        17.885(R)|      SLOW  |         9.814(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        17.044(R)|      SLOW  |         9.495(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        17.006(R)|      SLOW  |         9.763(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        17.771(R)|      SLOW  |         9.551(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        17.771(R)|      SLOW  |         8.416(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        17.048(R)|      SLOW  |         8.645(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        17.410(R)|      SLOW  |         8.698(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        17.410(R)|      SLOW  |         8.421(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        16.666(R)|      SLOW  |         8.800(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        18.124(R)|      SLOW  |         9.048(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        18.124(R)|      SLOW  |         8.903(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        20.078(R)|      SLOW  |        10.946(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        19.667(R)|      SLOW  |        10.092(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        18.846(R)|      SLOW  |        10.007(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        18.846(R)|      SLOW  |         9.918(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        18.844(R)|      SLOW  |         9.985(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        18.545(R)|      SLOW  |         9.600(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        18.545(R)|      SLOW  |         9.603(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        16.557(R)|      SLOW  |         9.307(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        18.301(R)|      SLOW  |        10.699(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<28> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        20.365(R)|      SLOW  |        10.209(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        20.672(R)|      SLOW  |        10.572(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        20.137(R)|      SLOW  |        10.301(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        20.163(R)|      SLOW  |        10.450(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        21.273(R)|      SLOW  |        10.147(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        25.304(R)|      SLOW  |        10.619(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        25.528(R)|      SLOW  |        10.730(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        25.528(R)|      SLOW  |        10.258(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        25.257(R)|      SLOW  |        10.148(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        26.333(R)|      SLOW  |        10.846(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        27.042(R)|      SLOW  |        11.066(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        26.665(R)|      SLOW  |        11.058(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        26.665(R)|      SLOW  |        10.157(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        21.787(R)|      SLOW  |         9.516(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        27.364(R)|      SLOW  |        10.531(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        20.476(R)|      SLOW  |        10.362(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        21.021(R)|      SLOW  |         9.671(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        20.330(R)|      SLOW  |        10.595(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        22.173(R)|      SLOW  |        10.151(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        20.394(R)|      SLOW  |        10.941(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        17.256(R)|      SLOW  |         9.735(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        19.406(R)|      SLOW  |         9.296(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        18.683(R)|      SLOW  |         9.051(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        19.044(R)|      SLOW  |         9.149(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        19.753(R)|      SLOW  |         9.265(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        16.650(R)|      SLOW  |         9.458(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        18.157(R)|      SLOW  |        10.099(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        19.044(R)|      SLOW  |         8.930(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        19.134(R)|      SLOW  |        11.079(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        19.107(R)|      SLOW  |        11.014(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        18.847(R)|      SLOW  |        10.961(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        19.295(R)|      SLOW  |        10.855(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        19.462(R)|      SLOW  |        10.508(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        19.801(R)|      SLOW  |        11.063(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        19.801(R)|      SLOW  |        10.931(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        19.507(R)|      SLOW  |        11.006(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        17.976(R)|      SLOW  |        10.373(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        17.976(R)|      SLOW  |        10.381(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        17.099(R)|      SLOW  |         9.752(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        17.099(R)|      SLOW  |         9.758(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        18.082(R)|      SLOW  |         9.378(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        18.082(R)|      SLOW  |         9.385(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        19.406(R)|      SLOW  |         9.258(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        18.683(R)|      SLOW  |         9.107(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        19.352(R)|      SLOW  |        11.145(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        19.352(R)|      SLOW  |        11.102(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        18.847(R)|      SLOW  |        10.903(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        19.062(R)|      SLOW  |        10.842(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        19.062(R)|      SLOW  |        11.130(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        19.219(R)|      SLOW  |        10.952(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        19.284(R)|      SLOW  |        10.886(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        18.920(R)|      SLOW  |        10.764(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        15.827(R)|      SLOW  |         9.194(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        14.281(R)|      SLOW  |         8.154(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        14.385(R)|      SLOW  |         8.213(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        13.876(R)|      SLOW  |         7.905(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        14.330(R)|      SLOW  |         8.168(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        14.370(R)|      SLOW  |         8.202(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        14.385(R)|      SLOW  |         8.213(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        13.790(R)|      SLOW  |         7.850(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        14.865(R)|      SLOW  |         8.567(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        14.892(R)|      SLOW  |         8.579(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        14.608(R)|      SLOW  |         8.397(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        15.098(R)|      SLOW  |         8.691(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        15.027(R)|      SLOW  |         8.646(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        14.773(R)|      SLOW  |         8.494(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        15.155(R)|      SLOW  |         8.734(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        18.644(R)|      SLOW  |        10.820(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        18.139(R)|      SLOW  |        10.075(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        18.139(R)|      SLOW  |        10.080(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        18.776(R)|      SLOW  |        10.174(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        17.972(R)|      SLOW  |        10.288(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        18.541(R)|      SLOW  |        10.258(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        18.541(R)|      SLOW  |        10.325(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        18.518(R)|      SLOW  |        10.199(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        18.384(R)|      SLOW  |        10.249(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        17.617(R)|      SLOW  |        10.058(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        18.250(R)|      SLOW  |        10.216(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        18.250(R)|      SLOW  |        10.327(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        17.588(R)|      SLOW  |         9.983(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        17.588(R)|      SLOW  |        10.054(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        18.086(R)|      SLOW  |        10.093(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        17.875(R)|      SLOW  |        10.057(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        17.875(R)|      SLOW  |         9.993(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        18.955(R)|      SLOW  |        10.993(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        19.521(R)|      SLOW  |        11.319(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        19.565(R)|      SLOW  |        10.223(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        19.316(R)|      SLOW  |         9.793(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        22.179(R)|      SLOW  |        10.149(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        18.176(R)|      SLOW  |         9.674(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        18.188(R)|      SLOW  |         9.224(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        23.484(R)|      SLOW  |         9.892(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        22.958(R)|      SLOW  |         9.621(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        21.097(R)|      SLOW  |         9.184(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        20.857(R)|      SLOW  |         9.581(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        21.539(R)|      SLOW  |         9.568(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        21.539(R)|      SLOW  |         9.642(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        21.341(R)|      SLOW  |         9.766(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        19.463(R)|      SLOW  |         9.623(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        20.190(R)|      SLOW  |         9.894(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        19.962(R)|      SLOW  |        10.673(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        17.300(R)|      SLOW  |         9.035(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        18.925(R)|      SLOW  |         9.777(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        16.814(R)|      SLOW  |         8.740(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        17.434(R)|      SLOW  |         9.228(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        18.576(R)|      SLOW  |         9.529(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        21.043(R)|      SLOW  |        10.208(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        21.043(R)|      SLOW  |        10.293(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        21.270(R)|      SLOW  |        10.401(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        21.270(R)|      SLOW  |        10.428(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        21.289(R)|      SLOW  |        10.392(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        20.981(R)|      SLOW  |        10.316(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        21.073(R)|      SLOW  |        10.463(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        20.613(R)|      SLOW  |        10.137(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        17.781(R)|      SLOW  |        10.285(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        18.683(R)|      SLOW  |        10.286(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        18.661(R)|      SLOW  |        10.411(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        18.661(R)|      SLOW  |        10.433(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        17.092(R)|      SLOW  |         9.644(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        18.420(R)|      SLOW  |        10.171(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        17.579(R)|      SLOW  |         9.852(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        17.541(R)|      SLOW  |        10.120(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        18.306(R)|      SLOW  |         9.908(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        18.306(R)|      SLOW  |         8.773(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        17.583(R)|      SLOW  |         9.002(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        17.945(R)|      SLOW  |         9.055(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        17.945(R)|      SLOW  |         8.778(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        17.201(R)|      SLOW  |         9.157(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        18.659(R)|      SLOW  |         9.405(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        18.659(R)|      SLOW  |         9.260(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        20.613(R)|      SLOW  |        11.303(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        20.202(R)|      SLOW  |        10.449(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        19.381(R)|      SLOW  |        10.364(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        19.381(R)|      SLOW  |        10.275(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        19.379(R)|      SLOW  |        10.342(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        19.080(R)|      SLOW  |         9.957(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        19.080(R)|      SLOW  |         9.960(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        17.092(R)|      SLOW  |         9.664(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        18.836(R)|      SLOW  |        11.056(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<29> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        20.804(R)|      SLOW  |        10.375(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        21.111(R)|      SLOW  |        10.738(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        20.576(R)|      SLOW  |        10.467(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        20.602(R)|      SLOW  |        10.616(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        21.712(R)|      SLOW  |        10.313(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        25.743(R)|      SLOW  |        10.785(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        25.967(R)|      SLOW  |        10.896(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        25.967(R)|      SLOW  |        10.424(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        25.696(R)|      SLOW  |        10.314(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        26.772(R)|      SLOW  |        11.012(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        27.481(R)|      SLOW  |        11.232(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        27.104(R)|      SLOW  |        11.224(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        27.104(R)|      SLOW  |        10.323(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        22.226(R)|      SLOW  |         9.682(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        27.803(R)|      SLOW  |        10.697(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        20.915(R)|      SLOW  |        10.528(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        21.460(R)|      SLOW  |         9.837(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        20.769(R)|      SLOW  |        10.761(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        22.612(R)|      SLOW  |        10.317(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        20.833(R)|      SLOW  |        11.107(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        17.695(R)|      SLOW  |         9.901(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        19.845(R)|      SLOW  |         9.462(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        19.122(R)|      SLOW  |         9.217(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        19.483(R)|      SLOW  |         9.315(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        20.192(R)|      SLOW  |         9.431(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        17.089(R)|      SLOW  |         9.624(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        18.596(R)|      SLOW  |        10.265(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        19.483(R)|      SLOW  |         9.096(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        19.573(R)|      SLOW  |        11.245(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        19.546(R)|      SLOW  |        11.180(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        19.286(R)|      SLOW  |        11.127(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        19.734(R)|      SLOW  |        11.021(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        19.901(R)|      SLOW  |        10.674(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        20.240(R)|      SLOW  |        11.229(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        20.240(R)|      SLOW  |        11.097(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        19.946(R)|      SLOW  |        11.172(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        18.415(R)|      SLOW  |        10.539(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        18.415(R)|      SLOW  |        10.547(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        17.538(R)|      SLOW  |         9.918(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        17.538(R)|      SLOW  |         9.924(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        18.521(R)|      SLOW  |         9.544(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        18.521(R)|      SLOW  |         9.551(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        19.845(R)|      SLOW  |         9.424(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        19.122(R)|      SLOW  |         9.273(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        19.791(R)|      SLOW  |        11.311(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        19.791(R)|      SLOW  |        11.268(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        19.286(R)|      SLOW  |        11.069(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        19.501(R)|      SLOW  |        11.008(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        19.501(R)|      SLOW  |        11.296(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        19.658(R)|      SLOW  |        11.118(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        19.723(R)|      SLOW  |        11.052(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        19.359(R)|      SLOW  |        10.930(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        16.266(R)|      SLOW  |         9.360(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        14.720(R)|      SLOW  |         8.320(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        14.824(R)|      SLOW  |         8.379(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        14.315(R)|      SLOW  |         8.071(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        14.769(R)|      SLOW  |         8.334(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        14.809(R)|      SLOW  |         8.368(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        14.824(R)|      SLOW  |         8.379(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        14.229(R)|      SLOW  |         8.016(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        15.304(R)|      SLOW  |         8.733(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        15.331(R)|      SLOW  |         8.745(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        15.047(R)|      SLOW  |         8.563(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        15.537(R)|      SLOW  |         8.857(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        15.466(R)|      SLOW  |         8.812(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        15.212(R)|      SLOW  |         8.660(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        15.594(R)|      SLOW  |         8.900(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        19.083(R)|      SLOW  |        10.986(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        18.578(R)|      SLOW  |        10.241(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        18.578(R)|      SLOW  |        10.246(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        19.215(R)|      SLOW  |        10.340(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        18.411(R)|      SLOW  |        10.454(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        18.980(R)|      SLOW  |        10.424(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        18.980(R)|      SLOW  |        10.491(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        18.957(R)|      SLOW  |        10.365(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        18.823(R)|      SLOW  |        10.415(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        18.056(R)|      SLOW  |        10.224(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        18.689(R)|      SLOW  |        10.382(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        18.689(R)|      SLOW  |        10.493(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        18.027(R)|      SLOW  |        10.149(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        18.027(R)|      SLOW  |        10.220(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        18.525(R)|      SLOW  |        10.259(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        18.314(R)|      SLOW  |        10.223(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        18.314(R)|      SLOW  |        10.159(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        19.394(R)|      SLOW  |        11.159(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        19.960(R)|      SLOW  |        11.485(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        20.004(R)|      SLOW  |        10.389(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        19.755(R)|      SLOW  |         9.959(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        22.618(R)|      SLOW  |        10.315(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        18.615(R)|      SLOW  |         9.840(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        18.627(R)|      SLOW  |         9.390(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        23.923(R)|      SLOW  |        10.058(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        23.397(R)|      SLOW  |         9.787(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        21.536(R)|      SLOW  |         9.350(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        21.296(R)|      SLOW  |         9.747(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        21.978(R)|      SLOW  |         9.734(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        21.978(R)|      SLOW  |         9.808(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        21.780(R)|      SLOW  |         9.932(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        19.902(R)|      SLOW  |         9.789(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        20.629(R)|      SLOW  |        10.060(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        20.401(R)|      SLOW  |        10.839(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        17.739(R)|      SLOW  |         9.201(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        19.364(R)|      SLOW  |         9.943(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        17.253(R)|      SLOW  |         8.906(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        17.873(R)|      SLOW  |         9.394(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        19.015(R)|      SLOW  |         9.695(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        21.482(R)|      SLOW  |        10.374(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        21.482(R)|      SLOW  |        10.459(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        21.709(R)|      SLOW  |        10.567(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        21.709(R)|      SLOW  |        10.594(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        21.728(R)|      SLOW  |        10.558(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        21.420(R)|      SLOW  |        10.482(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        21.512(R)|      SLOW  |        10.629(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        21.052(R)|      SLOW  |        10.303(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        18.220(R)|      SLOW  |        10.451(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        19.122(R)|      SLOW  |        10.452(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        19.100(R)|      SLOW  |        10.577(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        19.100(R)|      SLOW  |        10.599(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        17.531(R)|      SLOW  |         9.810(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        18.859(R)|      SLOW  |        10.337(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        18.018(R)|      SLOW  |        10.018(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        17.980(R)|      SLOW  |        10.286(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        18.745(R)|      SLOW  |        10.074(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        18.745(R)|      SLOW  |         8.939(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        18.022(R)|      SLOW  |         9.168(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        18.384(R)|      SLOW  |         9.221(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        18.384(R)|      SLOW  |         8.944(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        17.640(R)|      SLOW  |         9.323(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        19.098(R)|      SLOW  |         9.571(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        19.098(R)|      SLOW  |         9.426(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        21.052(R)|      SLOW  |        11.469(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        20.641(R)|      SLOW  |        10.615(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        19.820(R)|      SLOW  |        10.530(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        19.820(R)|      SLOW  |        10.441(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        19.818(R)|      SLOW  |        10.508(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        19.519(R)|      SLOW  |        10.123(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        19.519(R)|      SLOW  |        10.126(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        17.531(R)|      SLOW  |         9.830(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        19.275(R)|      SLOW  |        11.222(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<30> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        19.937(R)|      SLOW  |         9.902(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        20.244(R)|      SLOW  |        10.265(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        19.709(R)|      SLOW  |         9.994(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        19.735(R)|      SLOW  |        10.143(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        20.845(R)|      SLOW  |         9.840(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        24.876(R)|      SLOW  |        10.312(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        25.100(R)|      SLOW  |        10.423(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        25.100(R)|      SLOW  |         9.951(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        24.829(R)|      SLOW  |         9.841(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        25.905(R)|      SLOW  |        10.539(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        26.614(R)|      SLOW  |        10.759(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        26.237(R)|      SLOW  |        10.751(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        26.237(R)|      SLOW  |         9.850(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        21.359(R)|      SLOW  |         9.209(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        26.936(R)|      SLOW  |        10.224(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        20.048(R)|      SLOW  |        10.055(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        20.593(R)|      SLOW  |         9.364(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        19.902(R)|      SLOW  |        10.288(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        21.745(R)|      SLOW  |         9.844(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        19.966(R)|      SLOW  |        10.634(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        16.828(R)|      SLOW  |         9.428(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        18.978(R)|      SLOW  |         8.989(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        18.255(R)|      SLOW  |         8.744(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        18.616(R)|      SLOW  |         8.842(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        19.325(R)|      SLOW  |         8.958(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        16.222(R)|      SLOW  |         9.151(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        17.729(R)|      SLOW  |         9.792(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        18.616(R)|      SLOW  |         8.623(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        18.706(R)|      SLOW  |        10.772(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        18.679(R)|      SLOW  |        10.707(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        18.419(R)|      SLOW  |        10.654(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        18.867(R)|      SLOW  |        10.548(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        19.034(R)|      SLOW  |        10.201(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        19.373(R)|      SLOW  |        10.756(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        19.373(R)|      SLOW  |        10.624(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        19.079(R)|      SLOW  |        10.699(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        17.548(R)|      SLOW  |        10.066(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        17.548(R)|      SLOW  |        10.074(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        16.671(R)|      SLOW  |         9.445(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        16.671(R)|      SLOW  |         9.451(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        17.654(R)|      SLOW  |         9.071(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        17.654(R)|      SLOW  |         9.078(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        18.978(R)|      SLOW  |         8.951(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        18.255(R)|      SLOW  |         8.800(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        18.924(R)|      SLOW  |        10.838(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        18.924(R)|      SLOW  |        10.795(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        18.419(R)|      SLOW  |        10.596(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        18.634(R)|      SLOW  |        10.535(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        18.634(R)|      SLOW  |        10.823(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        18.791(R)|      SLOW  |        10.645(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        18.856(R)|      SLOW  |        10.579(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        18.492(R)|      SLOW  |        10.457(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        15.399(R)|      SLOW  |         8.887(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        13.853(R)|      SLOW  |         7.847(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        13.957(R)|      SLOW  |         7.906(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        13.448(R)|      SLOW  |         7.598(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        13.902(R)|      SLOW  |         7.861(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        13.942(R)|      SLOW  |         7.895(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        13.957(R)|      SLOW  |         7.906(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        13.362(R)|      SLOW  |         7.543(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        14.437(R)|      SLOW  |         8.260(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        14.464(R)|      SLOW  |         8.272(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        14.180(R)|      SLOW  |         8.090(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        14.670(R)|      SLOW  |         8.384(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        14.599(R)|      SLOW  |         8.339(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        14.345(R)|      SLOW  |         8.187(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        14.727(R)|      SLOW  |         8.427(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        18.216(R)|      SLOW  |        10.513(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        17.711(R)|      SLOW  |         9.768(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        17.711(R)|      SLOW  |         9.773(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        18.348(R)|      SLOW  |         9.867(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        17.544(R)|      SLOW  |         9.981(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        18.113(R)|      SLOW  |         9.951(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        18.113(R)|      SLOW  |        10.018(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        18.090(R)|      SLOW  |         9.892(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        17.956(R)|      SLOW  |         9.942(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        17.189(R)|      SLOW  |         9.751(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        17.822(R)|      SLOW  |         9.909(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        17.822(R)|      SLOW  |        10.020(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        17.160(R)|      SLOW  |         9.676(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        17.160(R)|      SLOW  |         9.747(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        17.658(R)|      SLOW  |         9.786(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        17.447(R)|      SLOW  |         9.750(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        17.447(R)|      SLOW  |         9.686(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        18.527(R)|      SLOW  |        10.686(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        19.093(R)|      SLOW  |        11.012(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        19.137(R)|      SLOW  |         9.916(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        18.888(R)|      SLOW  |         9.486(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        21.751(R)|      SLOW  |         9.842(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        17.748(R)|      SLOW  |         9.367(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        17.760(R)|      SLOW  |         8.917(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        23.056(R)|      SLOW  |         9.585(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        22.530(R)|      SLOW  |         9.314(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        20.669(R)|      SLOW  |         8.877(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        20.429(R)|      SLOW  |         9.274(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        21.111(R)|      SLOW  |         9.261(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        21.111(R)|      SLOW  |         9.335(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        20.913(R)|      SLOW  |         9.459(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        19.035(R)|      SLOW  |         9.316(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        19.762(R)|      SLOW  |         9.587(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        19.534(R)|      SLOW  |        10.366(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        16.872(R)|      SLOW  |         8.728(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        18.497(R)|      SLOW  |         9.470(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        16.386(R)|      SLOW  |         8.433(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        17.006(R)|      SLOW  |         8.921(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        18.148(R)|      SLOW  |         9.222(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        20.615(R)|      SLOW  |         9.901(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        20.615(R)|      SLOW  |         9.986(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        20.842(R)|      SLOW  |        10.094(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        20.842(R)|      SLOW  |        10.121(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        20.861(R)|      SLOW  |        10.085(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        20.553(R)|      SLOW  |        10.009(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        20.645(R)|      SLOW  |        10.156(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        20.185(R)|      SLOW  |         9.830(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        17.353(R)|      SLOW  |         9.978(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        18.255(R)|      SLOW  |         9.979(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        18.233(R)|      SLOW  |        10.104(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        18.233(R)|      SLOW  |        10.126(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        16.664(R)|      SLOW  |         9.337(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        17.992(R)|      SLOW  |         9.864(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        17.151(R)|      SLOW  |         9.545(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        17.113(R)|      SLOW  |         9.813(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        17.878(R)|      SLOW  |         9.601(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        17.878(R)|      SLOW  |         8.466(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        17.155(R)|      SLOW  |         8.695(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        17.517(R)|      SLOW  |         8.748(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        17.517(R)|      SLOW  |         8.471(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        16.773(R)|      SLOW  |         8.850(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        18.231(R)|      SLOW  |         9.098(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        18.231(R)|      SLOW  |         8.953(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        20.185(R)|      SLOW  |        10.996(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        19.774(R)|      SLOW  |        10.142(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        18.953(R)|      SLOW  |        10.057(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        18.953(R)|      SLOW  |         9.968(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        18.951(R)|      SLOW  |        10.035(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        18.652(R)|      SLOW  |         9.650(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        18.652(R)|      SLOW  |         9.653(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        16.664(R)|      SLOW  |         9.357(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        18.408(R)|      SLOW  |        10.749(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW_DIP<31> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
BaseRamAddr<0> |        20.343(R)|      SLOW  |        10.224(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<1> |        20.650(R)|      SLOW  |        10.587(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<2> |        20.115(R)|      SLOW  |        10.316(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<3> |        20.141(R)|      SLOW  |        10.465(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<4> |        21.251(R)|      SLOW  |        10.162(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<5> |        25.282(R)|      SLOW  |        10.634(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<6> |        25.506(R)|      SLOW  |        10.745(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<7> |        25.506(R)|      SLOW  |        10.273(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<8> |        25.235(R)|      SLOW  |        10.163(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<9> |        26.311(R)|      SLOW  |        10.861(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<10>|        27.020(R)|      SLOW  |        11.081(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<11>|        26.643(R)|      SLOW  |        11.073(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<12>|        26.643(R)|      SLOW  |        10.172(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<13>|        21.765(R)|      SLOW  |         9.531(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<14>|        27.342(R)|      SLOW  |        10.546(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<15>|        20.454(R)|      SLOW  |        10.377(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<16>|        20.999(R)|      SLOW  |         9.686(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<17>|        20.308(R)|      SLOW  |        10.610(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<18>|        22.151(R)|      SLOW  |        10.166(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamAddr<19>|        20.372(R)|      SLOW  |        10.956(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<0> |        17.234(R)|      SLOW  |         9.750(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<1> |        19.384(R)|      SLOW  |         9.311(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<2> |        18.661(R)|      SLOW  |         9.066(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<3> |        19.022(R)|      SLOW  |         9.164(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<4> |        19.731(R)|      SLOW  |         9.280(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<5> |        16.628(R)|      SLOW  |         9.473(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<6> |        18.135(R)|      SLOW  |        10.114(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<7> |        19.022(R)|      SLOW  |         8.945(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<8> |        19.112(R)|      SLOW  |        11.094(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<9> |        19.085(R)|      SLOW  |        11.029(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<10>|        18.825(R)|      SLOW  |        10.976(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<11>|        19.273(R)|      SLOW  |        10.870(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<12>|        19.440(R)|      SLOW  |        10.523(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<13>|        19.779(R)|      SLOW  |        11.078(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<14>|        19.779(R)|      SLOW  |        10.946(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<15>|        19.485(R)|      SLOW  |        11.021(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<16>|        17.954(R)|      SLOW  |        10.388(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<17>|        17.954(R)|      SLOW  |        10.396(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<18>|        17.077(R)|      SLOW  |         9.767(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<19>|        17.077(R)|      SLOW  |         9.773(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<20>|        18.060(R)|      SLOW  |         9.393(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<21>|        18.060(R)|      SLOW  |         9.400(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<22>|        19.384(R)|      SLOW  |         9.273(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<23>|        18.661(R)|      SLOW  |         9.122(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<24>|        19.330(R)|      SLOW  |        11.160(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<25>|        19.330(R)|      SLOW  |        11.117(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<26>|        18.825(R)|      SLOW  |        10.918(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<27>|        19.040(R)|      SLOW  |        10.857(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<28>|        19.040(R)|      SLOW  |        11.145(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<29>|        19.197(R)|      SLOW  |        10.967(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<30>|        19.262(R)|      SLOW  |        10.901(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamData<31>|        18.898(R)|      SLOW  |        10.779(R)|      FAST  |real_clock_BUFG   |   0.000|
BaseRamWE      |        15.805(R)|      SLOW  |         9.209(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<0>        |        14.259(R)|      SLOW  |         8.169(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<1>        |        14.363(R)|      SLOW  |         8.228(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<2>        |        13.854(R)|      SLOW  |         7.920(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<3>        |        14.308(R)|      SLOW  |         8.183(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<4>        |        14.348(R)|      SLOW  |         8.217(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<5>        |        14.363(R)|      SLOW  |         8.228(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP0<6>        |        13.768(R)|      SLOW  |         7.865(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<0>        |        14.843(R)|      SLOW  |         8.582(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<1>        |        14.870(R)|      SLOW  |         8.594(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<2>        |        14.586(R)|      SLOW  |         8.412(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<3>        |        15.076(R)|      SLOW  |         8.706(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<4>        |        15.005(R)|      SLOW  |         8.661(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<5>        |        14.751(R)|      SLOW  |         8.509(R)|      FAST  |real_clock_BUFG   |   0.000|
DYP1<6>        |        15.133(R)|      SLOW  |         8.749(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_CMD       |        18.622(R)|      SLOW  |        10.835(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<0>      |        18.117(R)|      SLOW  |        10.090(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<1>      |        18.117(R)|      SLOW  |        10.095(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<2>      |        18.754(R)|      SLOW  |        10.189(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<3>      |        17.950(R)|      SLOW  |        10.303(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<4>      |        18.519(R)|      SLOW  |        10.273(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<5>      |        18.519(R)|      SLOW  |        10.340(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<6>      |        18.496(R)|      SLOW  |        10.214(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<7>      |        18.362(R)|      SLOW  |        10.264(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<8>      |        17.595(R)|      SLOW  |        10.073(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<9>      |        18.228(R)|      SLOW  |        10.231(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<10>     |        18.228(R)|      SLOW  |        10.342(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<11>     |        17.566(R)|      SLOW  |         9.998(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<12>     |        17.566(R)|      SLOW  |        10.069(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<13>     |        18.064(R)|      SLOW  |        10.108(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<14>     |        17.853(R)|      SLOW  |        10.072(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_D<15>     |        17.853(R)|      SLOW  |        10.008(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOR       |        18.933(R)|      SLOW  |        11.008(R)|      FAST  |real_clock_BUFG   |   0.000|
ENET_IOW       |        19.499(R)|      SLOW  |        11.334(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<0>  |        19.543(R)|      SLOW  |        10.238(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<1>  |        19.294(R)|      SLOW  |         9.808(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<2>  |        22.157(R)|      SLOW  |        10.164(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<3>  |        18.154(R)|      SLOW  |         9.689(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<4>  |        18.166(R)|      SLOW  |         9.239(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<5>  |        23.462(R)|      SLOW  |         9.907(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<6>  |        22.936(R)|      SLOW  |         9.636(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<7>  |        21.075(R)|      SLOW  |         9.199(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<8>  |        20.835(R)|      SLOW  |         9.596(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<9>  |        21.517(R)|      SLOW  |         9.583(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<10> |        21.517(R)|      SLOW  |         9.657(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<11> |        21.319(R)|      SLOW  |         9.781(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<12> |        19.441(R)|      SLOW  |         9.638(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<13> |        20.168(R)|      SLOW  |         9.909(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<14> |        19.940(R)|      SLOW  |        10.688(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<15> |        17.278(R)|      SLOW  |         9.050(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<16> |        18.903(R)|      SLOW  |         9.792(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<17> |        16.792(R)|      SLOW  |         8.755(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<18> |        17.412(R)|      SLOW  |         9.243(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamAddr<19> |        18.554(R)|      SLOW  |         9.544(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<0>  |        21.021(R)|      SLOW  |        10.223(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<1>  |        21.021(R)|      SLOW  |        10.308(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<2>  |        21.248(R)|      SLOW  |        10.416(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<3>  |        21.248(R)|      SLOW  |        10.443(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<4>  |        21.267(R)|      SLOW  |        10.407(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<5>  |        20.959(R)|      SLOW  |        10.331(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<6>  |        21.051(R)|      SLOW  |        10.478(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<7>  |        20.591(R)|      SLOW  |        10.152(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<8>  |        17.759(R)|      SLOW  |        10.300(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<9>  |        18.661(R)|      SLOW  |        10.301(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<10> |        18.639(R)|      SLOW  |        10.426(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<11> |        18.639(R)|      SLOW  |        10.448(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<12> |        17.070(R)|      SLOW  |         9.659(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<13> |        18.398(R)|      SLOW  |        10.186(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<14> |        17.557(R)|      SLOW  |         9.867(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<15> |        17.519(R)|      SLOW  |        10.135(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<16> |        18.284(R)|      SLOW  |         9.923(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<17> |        18.284(R)|      SLOW  |         8.788(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<18> |        17.561(R)|      SLOW  |         9.017(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<19> |        17.923(R)|      SLOW  |         9.070(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<20> |        17.923(R)|      SLOW  |         8.793(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<21> |        17.179(R)|      SLOW  |         9.172(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<22> |        18.637(R)|      SLOW  |         9.420(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<23> |        18.637(R)|      SLOW  |         9.275(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<24> |        20.591(R)|      SLOW  |        11.318(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<25> |        20.180(R)|      SLOW  |        10.464(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<26> |        19.359(R)|      SLOW  |        10.379(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<27> |        19.359(R)|      SLOW  |        10.290(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<28> |        19.357(R)|      SLOW  |        10.357(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<29> |        19.058(R)|      SLOW  |         9.972(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<30> |        19.058(R)|      SLOW  |         9.975(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamData<31> |        17.070(R)|      SLOW  |         9.679(R)|      FAST  |real_clock_BUFG   |   0.000|
ExtRamWE       |        18.814(R)|      SLOW  |        11.071(R)|      FAST  |real_clock_BUFG   |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK11M0592
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    1.483|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    2.113|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_From_Key
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    3.170|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    0.625|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    2.793|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    2.147|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    3.589|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW_DIP<7>      |         |         |   -0.266|   -0.266|
reset          |         |         |   -0.201|   -0.201|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<8>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    2.076|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<9>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    0.685|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<10>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    0.654|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<11>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    0.511|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<12>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    0.185|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    0.396|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<14>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    0.251|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    3.020|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<16>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    2.817|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<17>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    2.674|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<18>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    0.841|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<19>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    1.162|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<20>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    0.589|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<21>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    2.387|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<22>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    2.634|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<23>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    1.549|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<24>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    2.164|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<25>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    1.482|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<26>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    1.735|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<27>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    1.744|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<28>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    1.237|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<29>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    0.933|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<30>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    1.644|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_DIP<31>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |    1.260|   14.921|         |         |
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|   14.921|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11M0592     |   19.296|         |         |         |
CLK50M         |   19.296|         |         |         |
CLK_From_Key   |   19.296|         |         |         |
SW_DIP<0>      |   19.296|         |         |         |
SW_DIP<1>      |   19.296|         |         |         |
SW_DIP<2>      |   19.296|         |         |         |
SW_DIP<6>      |   19.296|         |         |         |
SW_DIP<7>      |         |         |   -0.331|   -0.331|
SW_DIP<8>      |   19.296|         |         |         |
SW_DIP<9>      |   19.296|         |         |         |
SW_DIP<10>     |   19.296|         |         |         |
SW_DIP<11>     |   19.296|         |         |         |
SW_DIP<12>     |   19.296|         |         |         |
SW_DIP<13>     |   19.296|         |         |         |
SW_DIP<14>     |   19.296|         |         |         |
SW_DIP<15>     |   19.296|         |         |         |
SW_DIP<16>     |   19.296|         |         |         |
SW_DIP<17>     |   19.296|         |         |         |
SW_DIP<18>     |   19.296|         |         |         |
SW_DIP<19>     |   19.296|         |         |         |
SW_DIP<20>     |   19.296|         |         |         |
SW_DIP<21>     |   19.296|         |         |         |
SW_DIP<22>     |   19.296|         |         |         |
SW_DIP<23>     |   19.296|         |         |         |
SW_DIP<24>     |   19.296|         |         |         |
SW_DIP<25>     |   19.296|         |         |         |
SW_DIP<26>     |   19.296|         |         |         |
SW_DIP<27>     |   19.296|         |         |         |
SW_DIP<28>     |   19.296|         |         |         |
SW_DIP<29>     |   19.296|         |         |         |
SW_DIP<30>     |   19.296|         |         |         |
SW_DIP<31>     |   19.296|         |         |         |
reset          |   19.296|    3.994|   -0.266|   -0.266|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BaseRamAddr<0> |LED<0>         |   16.620|
BaseRamAddr<0> |LED<1>         |   16.555|
BaseRamAddr<0> |LED<2>         |   15.727|
BaseRamAddr<0> |LED<3>         |   17.872|
BaseRamAddr<0> |LED<4>         |   17.014|
BaseRamAddr<0> |LED<5>         |   12.051|
BaseRamAddr<0> |LED<6>         |   13.743|
BaseRamAddr<0> |LED<7>         |   17.475|
BaseRamAddr<0> |LED<8>         |   19.426|
BaseRamAddr<0> |LED<9>         |   15.020|
BaseRamAddr<0> |LED<10>        |   14.021|
BaseRamAddr<0> |LED<11>        |   18.022|
BaseRamAddr<0> |LED<12>        |   15.339|
BaseRamAddr<0> |LED<13>        |   18.058|
BaseRamAddr<0> |LED<15>        |   20.411|
BaseRamAddr<1> |LED<0>         |   18.233|
BaseRamAddr<1> |LED<1>         |   18.033|
BaseRamAddr<1> |LED<2>         |   16.432|
BaseRamAddr<1> |LED<3>         |   17.493|
BaseRamAddr<1> |LED<4>         |   18.474|
BaseRamAddr<1> |LED<5>         |   12.305|
BaseRamAddr<1> |LED<6>         |   12.578|
BaseRamAddr<1> |LED<7>         |   16.114|
BaseRamAddr<1> |LED<8>         |   20.565|
BaseRamAddr<1> |LED<9>         |   18.898|
BaseRamAddr<1> |LED<10>        |   13.689|
BaseRamAddr<1> |LED<11>        |   18.151|
BaseRamAddr<1> |LED<12>        |   17.036|
BaseRamAddr<1> |LED<13>        |   20.043|
BaseRamAddr<1> |LED<15>        |   20.156|
BaseRamAddr<2> |LED<0>         |   18.622|
BaseRamAddr<2> |LED<1>         |   20.521|
BaseRamAddr<2> |LED<2>         |   20.210|
BaseRamAddr<2> |LED<3>         |   17.763|
BaseRamAddr<2> |LED<4>         |   18.284|
BaseRamAddr<2> |LED<5>         |   12.731|
BaseRamAddr<2> |LED<6>         |   12.460|
BaseRamAddr<2> |LED<7>         |   19.976|
BaseRamAddr<2> |LED<8>         |   19.892|
BaseRamAddr<2> |LED<9>         |   18.225|
BaseRamAddr<2> |LED<10>        |   18.827|
BaseRamAddr<2> |LED<11>        |   18.882|
BaseRamAddr<2> |LED<12>        |   16.027|
BaseRamAddr<2> |LED<13>        |   20.091|
BaseRamAddr<2> |LED<15>        |   23.285|
BaseRamAddr<3> |LED<0>         |   17.372|
BaseRamAddr<3> |LED<1>         |   21.112|
BaseRamAddr<3> |LED<2>         |   16.785|
BaseRamAddr<3> |LED<3>         |   22.463|
BaseRamAddr<3> |LED<4>         |   18.484|
BaseRamAddr<3> |LED<5>         |   12.100|
BaseRamAddr<3> |LED<6>         |   13.174|
BaseRamAddr<3> |LED<7>         |   19.895|
BaseRamAddr<3> |LED<8>         |   21.806|
BaseRamAddr<3> |LED<9>         |   17.955|
BaseRamAddr<3> |LED<10>        |   17.962|
BaseRamAddr<3> |LED<11>        |   18.076|
BaseRamAddr<3> |LED<12>        |   13.609|
BaseRamAddr<3> |LED<13>        |   20.666|
BaseRamAddr<3> |LED<15>        |   24.494|
BaseRamAddr<4> |LED<0>         |   17.936|
BaseRamAddr<4> |LED<1>         |   17.535|
BaseRamAddr<4> |LED<2>         |   16.509|
BaseRamAddr<4> |LED<3>         |   16.904|
BaseRamAddr<4> |LED<4>         |   17.986|
BaseRamAddr<4> |LED<5>         |   11.938|
BaseRamAddr<4> |LED<6>         |   11.915|
BaseRamAddr<4> |LED<7>         |   17.384|
BaseRamAddr<4> |LED<8>         |   19.134|
BaseRamAddr<4> |LED<9>         |   17.467|
BaseRamAddr<4> |LED<10>        |   13.728|
BaseRamAddr<4> |LED<11>        |   18.079|
BaseRamAddr<4> |LED<12>        |   15.125|
BaseRamAddr<4> |LED<13>        |   15.020|
BaseRamAddr<4> |LED<15>        |   18.692|
BaseRamAddr<5> |LED<0>         |   21.914|
BaseRamAddr<5> |LED<1>         |   19.250|
BaseRamAddr<5> |LED<2>         |   22.248|
BaseRamAddr<5> |LED<3>         |   19.928|
BaseRamAddr<5> |LED<4>         |   20.170|
BaseRamAddr<5> |LED<5>         |   19.358|
BaseRamAddr<5> |LED<6>         |   20.689|
BaseRamAddr<5> |LED<7>         |   17.540|
BaseRamAddr<5> |LED<8>         |   24.722|
BaseRamAddr<5> |LED<9>         |   23.055|
BaseRamAddr<5> |LED<10>        |   19.678|
BaseRamAddr<5> |LED<11>        |   18.146|
BaseRamAddr<5> |LED<12>        |   19.579|
BaseRamAddr<5> |LED<13>        |   17.799|
BaseRamAddr<5> |LED<15>        |   22.724|
BaseRamAddr<6> |LED<0>         |   23.173|
BaseRamAddr<6> |LED<1>         |   22.849|
BaseRamAddr<6> |LED<2>         |   22.442|
BaseRamAddr<6> |LED<3>         |   19.926|
BaseRamAddr<6> |LED<4>         |   21.679|
BaseRamAddr<6> |LED<5>         |   18.067|
BaseRamAddr<6> |LED<6>         |   21.151|
BaseRamAddr<6> |LED<7>         |   19.916|
BaseRamAddr<6> |LED<8>         |   26.220|
BaseRamAddr<6> |LED<9>         |   24.553|
BaseRamAddr<6> |LED<10>        |   20.415|
BaseRamAddr<6> |LED<11>        |   19.418|
BaseRamAddr<6> |LED<12>        |   22.230|
BaseRamAddr<6> |LED<13>        |   22.567|
BaseRamAddr<6> |LED<15>        |   21.728|
BaseRamAddr<7> |LED<0>         |   22.567|
BaseRamAddr<7> |LED<1>         |   20.897|
BaseRamAddr<7> |LED<2>         |   21.760|
BaseRamAddr<7> |LED<3>         |   19.141|
BaseRamAddr<7> |LED<4>         |   20.404|
BaseRamAddr<7> |LED<5>         |   19.763|
BaseRamAddr<7> |LED<6>         |   18.659|
BaseRamAddr<7> |LED<7>         |   18.165|
BaseRamAddr<7> |LED<8>         |   23.956|
BaseRamAddr<7> |LED<9>         |   19.381|
BaseRamAddr<7> |LED<10>        |   18.540|
BaseRamAddr<7> |LED<11>        |   18.096|
BaseRamAddr<7> |LED<12>        |   21.344|
BaseRamAddr<7> |LED<13>        |   21.231|
BaseRamAddr<7> |LED<15>        |   21.737|
BaseRamAddr<8> |LED<0>         |   19.441|
BaseRamAddr<8> |LED<1>         |   20.246|
BaseRamAddr<8> |LED<2>         |   20.081|
BaseRamAddr<8> |LED<3>         |   19.943|
BaseRamAddr<8> |LED<4>         |   20.881|
BaseRamAddr<8> |LED<5>         |   16.632|
BaseRamAddr<8> |LED<6>         |   18.759|
BaseRamAddr<8> |LED<7>         |   19.553|
BaseRamAddr<8> |LED<8>         |   25.314|
BaseRamAddr<8> |LED<9>         |   20.464|
BaseRamAddr<8> |LED<10>        |   18.213|
BaseRamAddr<8> |LED<11>        |   17.424|
BaseRamAddr<8> |LED<12>        |   18.392|
BaseRamAddr<8> |LED<13>        |   22.994|
BaseRamAddr<8> |LED<15>        |   20.934|
BaseRamAddr<9> |LED<0>         |   18.805|
BaseRamAddr<9> |LED<1>         |   21.650|
BaseRamAddr<9> |LED<2>         |   21.050|
BaseRamAddr<9> |LED<3>         |   18.434|
BaseRamAddr<9> |LED<4>         |   19.791|
BaseRamAddr<9> |LED<5>         |   15.206|
BaseRamAddr<9> |LED<6>         |   17.019|
BaseRamAddr<9> |LED<7>         |   18.858|
BaseRamAddr<9> |LED<8>         |   23.986|
BaseRamAddr<9> |LED<9>         |   19.072|
BaseRamAddr<9> |LED<10>        |   17.293|
BaseRamAddr<9> |LED<11>        |   16.157|
BaseRamAddr<9> |LED<12>        |   16.966|
BaseRamAddr<9> |LED<13>        |   22.571|
BaseRamAddr<9> |LED<15>        |   21.677|
BaseRamAddr<10>|LED<0>         |   19.779|
BaseRamAddr<10>|LED<1>         |   20.584|
BaseRamAddr<10>|LED<2>         |   20.527|
BaseRamAddr<10>|LED<3>         |   20.930|
BaseRamAddr<10>|LED<4>         |   21.218|
BaseRamAddr<10>|LED<5>         |   17.369|
BaseRamAddr<10>|LED<6>         |   19.634|
BaseRamAddr<10>|LED<7>         |   16.076|
BaseRamAddr<10>|LED<8>         |   25.128|
BaseRamAddr<10>|LED<9>         |   21.442|
BaseRamAddr<10>|LED<10>        |   17.165|
BaseRamAddr<10>|LED<11>        |   18.329|
BaseRamAddr<10>|LED<12>        |   19.640|
BaseRamAddr<10>|LED<13>        |   18.979|
BaseRamAddr<10>|LED<15>        |   20.804|
BaseRamAddr<11>|LED<0>         |   18.928|
BaseRamAddr<11>|LED<1>         |   19.733|
BaseRamAddr<11>|LED<2>         |   20.117|
BaseRamAddr<11>|LED<3>         |   18.120|
BaseRamAddr<11>|LED<4>         |   19.882|
BaseRamAddr<11>|LED<5>         |   18.036|
BaseRamAddr<11>|LED<6>         |   19.597|
BaseRamAddr<11>|LED<7>         |   15.745|
BaseRamAddr<11>|LED<8>         |   19.953|
BaseRamAddr<11>|LED<9>         |   21.182|
BaseRamAddr<11>|LED<10>        |   16.755|
BaseRamAddr<11>|LED<11>        |   17.065|
BaseRamAddr<11>|LED<12>        |   19.162|
BaseRamAddr<11>|LED<13>        |   17.010|
BaseRamAddr<11>|LED<15>        |   19.419|
reset          |ENET_RESET     |   16.623|
---------------+---------------+---------+


Analysis completed Fri Jul 11 16:50:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 692 MB



