Loading verilog file '/home/ecelrc/students/atung/vlsi1/vlsi1_project/rtl/40fracs/apr/gs_div'
Loading db file '/home/ecelrc/students/naggarwal/vlsi/lab2/gscl45nm.db'
Linking design gs_div...
Information: Removing 6045 unneeded designs..... (LNK-034)
Information: 16 (51.61%) library cells are unused in library gscl45nm..... (LNK-045)
Information: total 16 library cells are unused (LNK-046)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Design 'gs_div' was successfully linked.
Information: There are 48525 leaf cells, ports, hiers and 73868 nets in the design (LNK-047)
Warning: Creating virtual clock named 'vclk' with no sources. (UITE-121)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : gs_div
Version: K-2015.12
Date   : Wed Dec 13 15:29:32 2017
****************************************


  Startpoint: done_reg (positive level-sensitive latch)
  Endpoint: done (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  done_reg/CLK (LATCH)                     0.00       0.00 r
  done_reg/Q (LATCH)                       0.07       0.07 f
  done (out)                               0.00       0.07 f
  data arrival time                                   0.07
  ---------------------------------------------------------------
  (Path is unconstrained)


1
1
