INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/Register_Slices/Register_Slices.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/Final_FifoBuffers/Fifo_Buffers.srcs/sources_1/new/FifoTesting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/Top_Module/Top_Module.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
