C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/tb_dec_4_16.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/tb_dec_4_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_dec_4_16

Top level modules:
	tb_dec_4_16

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/dec_N_M.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/dec_N_M.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dec_N_M

Top level modules:
	dec_N_M

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/dec_4_16.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/dec_4_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dec_4_16

Top level modules:
	dec_4_16

} {} {}}
