--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Users/wuxy3/Desktop/Pipeline_WU_NEW/Pipeline_WU_NEW.ise -intstyle ise -e 3
-s 4 -xml Main Main.ncd -o Main.twr Main.pcf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    6.920(R)|    0.092(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
final_address<0> |    8.228(R)|clock_BUFGP       |   0.000|
final_address<1> |    8.496(R)|clock_BUFGP       |   0.000|
final_address<2> |   11.644(R)|clock_BUFGP       |   0.000|
final_address<3> |   14.282(R)|clock_BUFGP       |   0.000|
final_address<4> |   12.886(R)|clock_BUFGP       |   0.000|
final_address<5> |   13.946(R)|clock_BUFGP       |   0.000|
final_address<6> |   14.237(R)|clock_BUFGP       |   0.000|
final_address<7> |   14.276(R)|clock_BUFGP       |   0.000|
final_address<8> |   13.964(R)|clock_BUFGP       |   0.000|
final_address<9> |   14.436(R)|clock_BUFGP       |   0.000|
final_address<10>|   14.605(R)|clock_BUFGP       |   0.000|
final_address<11>|   14.698(R)|clock_BUFGP       |   0.000|
final_address<12>|   14.637(R)|clock_BUFGP       |   0.000|
final_address<13>|   14.517(R)|clock_BUFGP       |   0.000|
final_address<14>|   14.908(R)|clock_BUFGP       |   0.000|
final_address<15>|   14.909(R)|clock_BUFGP       |   0.000|
final_address<16>|   14.621(R)|clock_BUFGP       |   0.000|
final_address<17>|   15.305(R)|clock_BUFGP       |   0.000|
final_address<18>|   14.841(R)|clock_BUFGP       |   0.000|
final_address<19>|   15.119(R)|clock_BUFGP       |   0.000|
final_address<20>|   15.366(R)|clock_BUFGP       |   0.000|
final_address<21>|   14.989(R)|clock_BUFGP       |   0.000|
final_address<22>|   15.158(R)|clock_BUFGP       |   0.000|
final_address<23>|   15.866(R)|clock_BUFGP       |   0.000|
final_address<24>|   15.738(R)|clock_BUFGP       |   0.000|
final_address<25>|   16.058(R)|clock_BUFGP       |   0.000|
final_address<26>|   15.766(R)|clock_BUFGP       |   0.000|
final_address<27>|   15.933(R)|clock_BUFGP       |   0.000|
final_address<28>|   15.559(R)|clock_BUFGP       |   0.000|
final_address<29>|   15.939(R)|clock_BUFGP       |   0.000|
final_address<30>|   16.259(R)|clock_BUFGP       |   0.000|
final_address<31>|   16.117(R)|clock_BUFGP       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   17.188|    4.120|    9.245|         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 27 05:22:01 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 149 MB



