-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Sat Jul  6 20:52:34 2024
-- Host        : DESKTOP-9CMCGP1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/ip/uart_blk_mem_gen_0_0/uart_blk_mem_gen_0_0_sim_netlist.vhdl
-- Design      : uart_blk_mem_gen_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity uart_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of uart_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end uart_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of uart_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F45154FCF45654FCF45054FCF45754FCF45454FCF45754FCF45754FCF45754F4",
      INITP_01 => X"CDCF6FD4C6D577474775D6C4DF6FCDCCCDCF6FD4C6D577444775D6C4DF6FCDC4",
      INITP_02 => X"F574DF626FD475FCF574DF646FD475F4F574DF646FD475F4F574DF666FD475F4",
      INITP_03 => X"D6C5CD74C7DF4F646F4FD7C47DC5C6DCD6C5CD74C7DF4F676F4FD7C47DC5C6D4",
      INITP_04 => X"445C7C34546C5C2C5C4C7C1C745C44545C247C4C5C4C7C74744C4C746C547454",
      INITP_05 => X"D6C5CD74C7DF4F656F4FD7C47DC5C6D4D6C5CD74C7DF4F676F4FD7C47DC5C6D4",
      INITP_06 => X"F574DF646FD475F4F574DF646FD475FCF574DF676FD475FCF574DF676FD475F4",
      INITP_07 => X"CDCF6FD4C6D577434775D6C4DF6FCDC4CDCF6FD4C6D577474775D6C4DF6FCDC4",
      INITP_08 => X"F45554F4F45454FCF45154FCF45454FCF45454FCF45454FCF45754FCF45554F4",
      INITP_09 => X"C76F76C44FC5DDD4DDD5CF44C67F67CCC76F76C44FC5DDD4DDD5CF44C67F67C4",
      INITP_0A => X"7F64F5D6D5F46F7C7F64F5D5D5F46F7C7F64F5D5D5F46F7C7F64F5D4D5F46F74",
      INITP_0B => X"7FD5C764DD4FC6C4C6CF4DD467C5DF7C7FD5C764DD4FC6C5C6CF4DD467C5DF74",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D7B0F71567CD82F3A7DB415E1454E4CAB7DB415E77CD82F3C7B0F71507E00000",
      INIT_01 => X"C7B0F71577CD82F3B7DB415E04876B58A7DB415E67CD82F3D7B0F71557E00000",
      INIT_02 => X"D7B0F71567CD82F3A7DB415E14D0170FB7DB415E77CD82F3C7B0F71547E00000",
      INIT_03 => X"C7B0F71577CD82F3B7DB415E1483AFDEA7DB415E67CD82F3D7B0F71517E00000",
      INIT_04 => X"D7B0F71567CD82F3A7DB415E14DD9082B7DB415E77CD82F3C7B0F71547E00000",
      INIT_05 => X"C7B0F71577CD82F3B7DB415E050133AFA7DB415E67CD82F3D7B0F715F7E00000",
      INIT_06 => X"D7B0F71567CD82F3A7DB415E04D4F60CB7DB415E77CD82F3C7B0F71507E00000",
      INIT_07 => X"C7B0F71577CD82F3B7DB415E052268A6A7DB415E67CD82F3D7B0F715D7E00000",
      INIT_08 => X"57D8E298C791E2C2C7DF626DC7B0F71537D1F20357D56D3167A5503107E00000",
      INIT_09 => X"27DD7D0B27C31CDA77C83399B7DB415EA7725E3647DE8ABE07BCADEA77CD82F3",
      INIT_0A => X"17BCADEA57DE8ABEB7725E36A7DB415E67C8339937C31CDA37DD7D0B14A3A408",
      INIT_0B => X"77A5503147D56D3127D1F203D7B0F715D7DF626DD791E2C247D8E29867CD82F3",
      INIT_0C => X"47D8E298D791E2C2D7DF626DD7B0F71527D1F20347D56D3177A5503117E00000",
      INIT_0D => X"37DD7D0B37C31CDA67C83399A7DB415EB7725E3657DE8ABE17BCADEA67CD82F3",
      INIT_0E => X"07BCADEA47DE8ABEA7725E36B7DB415E77C8339927C31CDA27DD7D0B14E504FA",
      INIT_0F => X"67A5503157D56D3137D1F203C7B0F715C7DF626DC791E2C257D8E29877CD82F3",
      INIT_10 => X"57DE8ABED7B0F71547D56D3167CD82F337C31CDAB7DB415EC791E2C207E00000",
      INIT_11 => X"D791E2C2A7DB415E27C31CDA77CD82F357D56D31C7B0F71547DE8ABE147D8B17",
      INIT_12 => X"47DE8ABEC7B0F71557D56D3177CD82F327C31CDAA7DB415ED791E2C2F7E00000",
      INIT_13 => X"C791E2C2B7DB415E37C31CDA67CD82F347D56D31D7B0F71557DE8ABE1483AFDE",
      INIT_14 => X"57DE8ABED7B0F71547D56D3167CD82F337C31CDAB7DB415EC791E2C2E7E00000",
      INIT_15 => X"D791E2C2A7DB415E27C31CDA77CD82F357D56D31C7B0F71547DE8ABE14E39BE7",
      INIT_16 => X"47DE8ABEC7B0F71557D56D3177CD82F327C31CDAA7DB415ED791E2C2D7E00000",
      INIT_17 => X"C791E2C2B7DB415E37C31CDA67CD82F347D56D31D7B0F71557DE8ABE050506D5",
      INIT_18 => X"77C8339957D56D3107BCADEAA7DB415E77A5503157DE8ABEA7725E3607E00000",
      INIT_19 => X"D7DF626DD791E2C227DD7D0BC7B0F71557D8E29837C31CDA27D1F20367CD82F3",
      INIT_1A => X"37D1F20327C31CDA47D8E298D7B0F71537DD7D0BC791E2C2C7DF626D14D0170F",
      INIT_1B => X"B7725E3647DE8ABE67A55031B7DB415E17BCADEA47D56D3167C8339977CD82F3",
      INIT_1C => X"67C8339947D56D3117BCADEAB7DB415E67A5503147DE8ABEB7725E36F7E00000",
      INIT_1D => X"C7DF626DC791E2C237DD7D0BD7B0F71547D8E29827C31CDA37D1F20377CD82F3",
      INIT_1E => X"27D1F20337C31CDA57D8E298C7B0F71527DD7D0BD791E2C2D7DF626D04A38D5B",
      INIT_1F => X"A7725E3657DE8ABE77A55031A7DB415E07BCADEA57D56D3177C8339967CD82F3",
      INIT_20 => X"147D8B1757E00000046C3E7E47E000001454E4CA57E000000423983207E00000",
      INIT_21 => X"14D0170FF7E0000014A3A40847E0000014CC44E9D7E0000004876B5847E00000",
      INIT_22 => X"14D9BD5C37E000001483AFDEC7E0000014D4EA3517E000001494FB7747E00000",
      INIT_23 => X"14E131D4F7E00000144D58DBE7E0000014DD908217E000001463C68A47E00000",
      INIT_24 => X"14E504FAB7E000000483818507E0000014E39BE7F7E0000004636AD947E00000",
      INIT_25 => X"04CC4FBF97E0000004A38D5B27E0000014E76E0DD7E0000005039CC2C7E00000",
      INIT_26 => X"04C3A97357E0000004B4D9F407E0000014EC413457E00000050506D547E00000",
      INIT_27 => X"04B5074D97E0000004C392C7E7E0000014F0145A77E0000005076FE8E7E00000",
      INIT_28 => X"67C8339957D56D3117BCADEAA7DB415E67A5503157DE8ABEB7725E3607E00000",
      INIT_29 => X"C7DF626DD791E2C237DD7D0BC7B0F71547D8E29837C31CDA37D1F20367CD82F3",
      INIT_2A => X"27D1F20327C31CDA57D8E298D7B0F71527DD7D0BC791E2C2D7DF626D1494FB77",
      INIT_2B => X"A7725E3647DE8ABE77A55031B7DB415E07BCADEA47D56D3177C8339977CD82F3",
      INIT_2C => X"77C8339947D56D3107BCADEAB7DB415E77A5503147DE8ABEA7725E36F7E00000",
      INIT_2D => X"D7DF626DC791E2C227DD7D0BD7B0F71557D8E29827C31CDA27D1F20377CD82F3",
      INIT_2E => X"37D1F20337C31CDA47D8E298C7B0F71537DD7D0BD791E2C2C7DF626D14EC4134",
      INIT_2F => X"B7725E3657DE8ABE67A55031A7DB415E17BCADEA57D56D3167C8339967CD82F3",
      INIT_30 => X"47DE8ABED7B0F71557D56D3167CD82F327C31CDAB7DB415ED791E2C207E00000",
      INIT_31 => X"C791E2C2A7DB415E37C31CDA77CD82F347D56D31C7B0F71557DE8ABE04876B58",
      INIT_32 => X"57DE8ABEC7B0F71547D56D3177CD82F337C31CDAA7DB415EC791E2C217E00000",
      INIT_33 => X"D791E2C2B7DB415E27C31CDA67CD82F357D56D31D7B0F71547DE8ABE14DD9082",
      INIT_34 => X"47DE8ABED7B0F71557D56D3167CD82F327C31CDAB7DB415ED791E2C207E00000",
      INIT_35 => X"C791E2C2A7DB415E37C31CDA77CD82F347D56D31C7B0F71557DE8ABE04A38D5B",
      INIT_36 => X"57DE8ABEC7B0F71547D56D3177CD82F337C31CDAA7DB415EC791E2C257E00000",
      INIT_37 => X"D791E2C2B7DB415E27C31CDA67CD82F357D56D31D7B0F71547DE8ABE04B5074D",
      INIT_38 => X"47D8E298C791E2C2D7DF626DC7B0F71527D1F20357D56D3177A5503107E00000",
      INIT_39 => X"37DD7D0B27C31CDA67C83399B7DB415EB7725E3647DE8ABE17BCADEA77CD82F3",
      INIT_3A => X"07BCADEA57DE8ABEA7725E36A7DB415E77C8339937C31CDA27DD7D0B14D4EA35",
      INIT_3B => X"67A5503147D56D3137D1F203D7B0F715C7DF626DD791E2C257D8E29867CD82F3",
      INIT_3C => X"57D8E298D791E2C2C7DF626DD7B0F71537D1F20347D56D3167A55031B7E00000",
      INIT_3D => X"27DD7D0B37C31CDA77C83399A7DB415EA7725E3657DE8ABE07BCADEA67CD82F3",
      INIT_3E => X"17BCADEA47DE8ABEB7725E36B7DB415E67C8339927C31CDA37DD7D0B05076FE8",
      INIT_3F => X"77A5503157D56D3127D1F203C7B0F715D7DF626DC791E2C247D8E29877CD82F3",
      INIT_40 => X"C7B0F71567CD82F3B7DB415E046C3E7EA7DB415E77CD82F3D7B0F71507E00000",
      INIT_41 => X"D7B0F71577CD82F3A7DB415E14D0170FB7DB415E67CD82F3C7B0F715D7E00000",
      INIT_42 => X"C7B0F71567CD82F3B7DB415E1463C68AA7DB415E77CD82F3D7B0F715C7E00000",
      INIT_43 => X"D7B0F71577CD82F3A7DB415E14E39BE7B7DB415E67CD82F3C7B0F715F7E00000",
      INIT_44 => X"C7B0F71567CD82F3B7DB415E04A38D5BA7DB415E77CD82F3D7B0F715C7E00000",
      INIT_45 => X"D7B0F71577CD82F3A7DB415E15175523B7DB415E67CD82F3C7B0F71557E00000",
      INIT_46 => X"C7B0F71567CD82F3B7DB415E14EC4D0AA7DB415E77CD82F3D7B0F715E7E00000",
      INIT_47 => X"D7B0F71577CD82F3A7DB415E14F9BAA6B7DB415E67CD82F3C7B0F715F7E00000",
      INIT_48 => X"77A5503147DE8ABE77C83399D7B0F715C7DF626D37C31CDA17BCADEA07E00000",
      INIT_49 => X"47D8E29857D56D31B7725E36A7DB415E37D1F203D791E2C227DD7D0B77CD82F3",
      INIT_4A => X"37DD7D0BC791E2C227D1F203B7DB415EA7725E3647D56D3157D8E2981483AFDE",
      INIT_4B => X"07BCADEA27C31CDAD7DF626DC7B0F71567C8339957DE8ABE67A5503167CD82F3",
      INIT_4C => X"67A5503157DE8ABE67C83399C7B0F715D7DF626D27C31CDA07BCADEAD7E00000",
      INIT_4D => X"57D8E29847D56D31A7725E36B7DB415E27D1F203C791E2C237DD7D0B67CD82F3",
      INIT_4E => X"27DD7D0BD791E2C237D1F203A7DB415EB7725E3657D56D3147D8E29804B5074D",
      INIT_4F => X"17BCADEA37C31CDAC7DF626DD7B0F71577C8339947DE8ABE77A5503177CD82F3",
      INIT_50 => X"57D56D31A7DB415ED791E2C277CD82F347DE8ABED7B0F71537C31CDA07E00000",
      INIT_51 => X"27C31CDAC7B0F71557DE8ABE67CD82F3C791E2C2B7DB415E47D56D3114CC44E9",
      INIT_52 => X"47D56D31B7DB415EC791E2C267CD82F357DE8ABEC7B0F71527C31CDA37E00000",
      INIT_53 => X"37C31CDAD7B0F71547DE8ABE77CD82F3D791E2C2A7DB415E57D56D3104636AD9",
      INIT_54 => X"57D56D31A7DB415ED791E2C277CD82F347DE8ABED7B0F71537C31CDA27E00000",
      INIT_55 => X"27C31CDAC7B0F71557DE8ABE67CD82F3C791E2C2B7DB415E47D56D3104C3A973",
      INIT_56 => X"47D56D31B7DB415EC791E2C267CD82F357DE8ABEC7B0F71527C31CDA37E00000",
      INIT_57 => X"37C31CDAD7B0F71547DE8ABE77CD82F3D791E2C2A7DB415E57D56D3104D4DF5F",
      INIT_58 => X"D7DF626D27C31CDA67A55031B7DB415E47D8E298D791E2C277C8339907E00000",
      INIT_59 => X"37D1F20347DE8ABE17BCADEAD7B0F71527DD7D0B57D56D31A7725E3667CD82F3",
      INIT_5A => X"B7725E3647D56D3137DD7D0BC7B0F71507BCADEA57DE8ABE27D1F20314D9BD5C",
      INIT_5B => X"67C83399C791E2C257D8E298A7DB415E77A5503137C31CDAC7DF626D77CD82F3",
      INIT_5C => X"C7DF626D37C31CDA77A55031A7DB415E57D8E298C791E2C267C8339997E00000",
      INIT_5D => X"27D1F20357DE8ABE07BCADEAC7B0F71537DD7D0B47D56D31B7725E3677CD82F3",
      INIT_5E => X"A7725E3657D56D3127DD7D0BD7B0F71517BCADEA47DE8ABE37D1F20304CC3913",
      INIT_5F => X"77C83399D791E2C247D8E298B7DB415E67A5503127C31CDAD7DF626D67CD82F3",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 24) => douta(34 downto 27),
      DOADO(23 downto 16) => douta(25 downto 18),
      DOADO(15 downto 8) => douta(16 downto 9),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3) => douta(35),
      DOPADOP(2) => douta(26),
      DOPADOP(1) => douta(17),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \uart_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \uart_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \uart_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \uart_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1F5B10351F4D204F5F307D715F6000005F307D711F4D204F1F5B103500000000",
      INIT_01 => X"5F5B10355F4D204F1F307D711F6000001F307D715F4D204F5F5B10351274791C",
      INIT_02 => X"1F5B10351F4D204F5F307D715F6000005F307D711F4D204F1F5B10355314791C",
      INIT_03 => X"5F5B10355F4D204F1F307D711F6000001F307D715F4D204F5F5B103513275A75",
      INIT_04 => X"1F5B10351F4D204F5F307D715F6000005F307D711F4D204F1F5B10355334791C",
      INIT_05 => X"5F5B10355F4D204F1F307D711F6000001F307D715F4D204F5F5B103513704570",
      INIT_06 => X"1F5B10351F4D204F5F307D715F6000005F307D711F4D204F1F5B103553475A75",
      INIT_07 => X"5F5B10355F4D204F1F307D711F6000001F307D715F4D204F5F5B103553232B6D",
      INIT_08 => X"1F3C2B2E1F5E624B1E7217535F5B10355F484C791F43471D1F5D1F2000000000",
      INIT_09 => X"1F2514035F551B335F513C401F307D711F5F58461F11785C5F5838595F4D204F",
      INIT_0A => X"5F5838591F11785C1F5F58461F307D715F513C405F551B331F2514031F600000",
      INIT_0B => X"1F5D1F201F43471D5F484C795F5B10351E7217531F5E624B1F3C2B2E5F4D204F",
      INIT_0C => X"5F3C2B2E5F5E624B5E7217531F5B10351F484C795F43471D5F5D1F2053432900",
      INIT_0D => X"5F2514031F551B331F513C405F307D715F5F58465F11785C1F5838591F4D204F",
      INIT_0E => X"1F5838595F11785C5F5F58465F307D711F513C401F551B335F2514035F600000",
      INIT_0F => X"5F5D1F205F43471D1F484C791F5B10355E7217535F5E624B5F3C2B2E1F4D204F",
      INIT_10 => X"5F11785C1F5B10351F43471D5F4D204F5F551B331F307D711F5E624B00000000",
      INIT_11 => X"1F5E624B1F307D715F551B335F4D204F1F43471D1F5B10355F11785C5F600000",
      INIT_12 => X"1F11785C5F5B10355F43471D1F4D204F1F551B335F307D715F5E624B131D6261",
      INIT_13 => X"5F5E624B5F307D711F551B331F4D204F5F43471D5F5B10351F11785C1F600000",
      INIT_14 => X"5F11785C1F5B10351F43471D5F4D204F5F551B331F307D711F5E624B533D6261",
      INIT_15 => X"1F5E624B1F307D715F551B335F4D204F1F43471D1F5B10355F11785C5F600000",
      INIT_16 => X"1F11785C5F5B10355F43471D1F4D204F1F551B335F307D715F5E624B53232B6D",
      INIT_17 => X"5F5E624B5F307D711F551B331F4D204F5F43471D5F5B10351F11785C1F600000",
      INIT_18 => X"5F513C401F43471D1F5838595F307D715F5D1F201F11785C1F5F584600000000",
      INIT_19 => X"5E7217531F5E624B1F2514035F5B10355F3C2B2E1F551B331F484C795F4D204F",
      INIT_1A => X"1F484C791F551B335F3C2B2E5F5B10351F2514031F5E624B5E7217535F600000",
      INIT_1B => X"1F5F58461F11785C5F5D1F205F307D711F5838591F43471D5F513C405F4D204F",
      INIT_1C => X"1F513C405F43471D5F5838591F307D711F5D1F205F11785C5F5F584613704570",
      INIT_1D => X"1E7217535F5E624B5F2514031F5B10351F3C2B2E5F551B335F484C791F4D204F",
      INIT_1E => X"5F484C795F551B331F3C2B2E1F5B10355F2514035F5E624B1E7217531F600000",
      INIT_1F => X"5F5F58465F11785C1F5D1F201F307D715F5838595F43471D1F513C401F4D204F",
      INIT_20 => X"5F6000001274791C1F600000526326135F600000124326131F60000000000000",
      INIT_21 => X"5F600000131D62611F6000005314791C5F600000130C0F571F60000053032613",
      INIT_22 => X"5F600000136C110E1F600000532C0F575F60000013275A751F60000053232613",
      INIT_23 => X"5F600000137045701F600000533D62615F600000534329001F6000005334791C",
      INIT_24 => X"5F60000013747A531F60000053475A755F60000053347E771F60000053432613",
      INIT_25 => X"5F60000013792F351F600000540C110E5F60000053232B6D1F600000534C0F57",
      INIT_26 => X"5F600000137D64181F600000136329005F600000530331481F6000005354791C",
      INIT_27 => X"5F60000014010C3D1F600000541045705F600000506D560D1F600000535D6261",
      INIT_28 => X"5F513C405F43471D1F5838591F307D715F5D1F205F11785C1F5F584600000000",
      INIT_29 => X"5E7217535F5E624B1F2514031F5B10355F3C2B2E5F551B331F484C791F4D204F",
      INIT_2A => X"1F484C795F551B335F3C2B2E1F5B10351F2514035F5E624B5E7217531F600000",
      INIT_2B => X"1F5F58465F11785C5F5D1F201F307D711F5838595F43471D5F513C401F4D204F",
      INIT_2C => X"1F513C401F43471D5F5838595F307D711F5D1F201F11785C5F5F584653347E77",
      INIT_2D => X"1E7217531F5E624B5F2514035F5B10351F3C2B2E1F551B335F484C795F4D204F",
      INIT_2E => X"5F484C791F551B331F3C2B2E5F5B10355F2514031F5E624B1E7217535F600000",
      INIT_2F => X"5F5F58461F11785C1F5D1F205F307D715F5838591F43471D1F513C405F4D204F",
      INIT_30 => X"5F11785C5F5B10351F43471D1F4D204F5F551B335F307D711F5E624B00000000",
      INIT_31 => X"1F5E624B5F307D715F551B331F4D204F1F43471D5F5B10355F11785C1F600000",
      INIT_32 => X"1F11785C1F5B10355F43471D5F4D204F1F551B331F307D715F5E624B13275A75",
      INIT_33 => X"5F5E624B1F307D711F551B335F4D204F5F43471D1F5B10351F11785C5F600000",
      INIT_34 => X"5F11785C5F5B10351F43471D1F4D204F5F551B335F307D711F5E624B53475A75",
      INIT_35 => X"1F5E624B5F307D715F551B331F4D204F1F43471D5F5B10355F11785C1F600000",
      INIT_36 => X"1F11785C1F5B10355F43471D5F4D204F1F551B331F307D715F5E624B137D6418",
      INIT_37 => X"5F5E624B1F307D711F551B335F4D204F5F43471D1F5B10351F11785C5F600000",
      INIT_38 => X"1F3C2B2E5F5E624B1E7217531F5B10355F484C795F43471D1F5D1F2000000000",
      INIT_39 => X"1F2514031F551B335F513C405F307D711F5F58465F11785C5F5838591F4D204F",
      INIT_3A => X"5F5838595F11785C1F5F58465F307D715F513C401F551B331F2514035F600000",
      INIT_3B => X"1F5D1F205F43471D5F484C791F5B10351E7217535F5E624B1F3C2B2E1F4D204F",
      INIT_3C => X"5F3C2B2E1F5E624B5E7217535F5B10351F484C791F43471D5F5D1F2013747A53",
      INIT_3D => X"5F2514035F551B331F513C401F307D715F5F58461F11785C1F5838595F4D204F",
      INIT_3E => X"1F5838591F11785C5F5F58461F307D711F513C405F551B335F2514031F600000",
      INIT_3F => X"5F5D1F201F43471D1F484C795F5B10355E7217531F5E624B5F3C2B2E5F4D204F",
      INIT_40 => X"1F5B10355F4D204F5F307D711F6000005F307D715F4D204F1F5B103500000000",
      INIT_41 => X"5F5B10351F4D204F1F307D715F6000001F307D711F4D204F5F5B1035130C0F57",
      INIT_42 => X"1F5B10355F4D204F5F307D711F6000005F307D715F4D204F1F5B1035532C0F57",
      INIT_43 => X"5F5B10351F4D204F1F307D715F6000001F307D711F4D204F5F5B103513704570",
      INIT_44 => X"1F5B10355F4D204F5F307D711F6000005F307D715F4D204F1F5B1035534C0F57",
      INIT_45 => X"5F5B10351F4D204F1F307D715F6000001F307D711F4D204F5F5B103553033148",
      INIT_46 => X"1F5B10355F4D204F5F307D711F6000005F307D715F4D204F1F5B103554104570",
      INIT_47 => X"5F5B10351F4D204F1F307D715F6000001F307D711F4D204F5F5B10351403266E",
      INIT_48 => X"1F5D1F205F11785C5F513C401F5B10355E7217535F551B331F58385900000000",
      INIT_49 => X"5F3C2B2E5F43471D1F5F58465F307D715F484C791F5E624B5F2514035F4D204F",
      INIT_4A => X"5F2514031F5E624B5F484C795F307D711F5F58465F43471D5F3C2B2E1F600000",
      INIT_4B => X"1F5838595F551B335E7217531F5B10355F513C405F11785C1F5D1F205F4D204F",
      INIT_4C => X"5F5D1F201F11785C1F513C405F5B10351E7217531F551B335F58385953232B6D",
      INIT_4D => X"1F3C2B2E1F43471D5F5F58461F307D711F484C795F5E624B1F2514031F4D204F",
      INIT_4E => X"1F2514035F5E624B1F484C791F307D715F5F58461F43471D1F3C2B2E5F600000",
      INIT_4F => X"5F5838591F551B331E7217535F5B10351F513C401F11785C5F5D1F201F4D204F",
      INIT_50 => X"1F43471D1F307D715F5E624B1F4D204F1F11785C5F5B10351F551B3300000000",
      INIT_51 => X"1F551B335F5B10351F11785C1F4D204F5F5E624B1F307D711F43471D5F600000",
      INIT_52 => X"5F43471D5F307D711F5E624B5F4D204F5F11785C1F5B10355F551B33136C110E",
      INIT_53 => X"5F551B331F5B10355F11785C5F4D204F1F5E624B5F307D715F43471D1F600000",
      INIT_54 => X"1F43471D1F307D715F5E624B1F4D204F1F11785C5F5B10351F551B33540C110E",
      INIT_55 => X"1F551B335F5B10351F11785C1F4D204F5F5E624B1F307D711F43471D5F600000",
      INIT_56 => X"5F43471D5F307D711F5E624B5F4D204F5F11785C1F5B10355F551B3313031A5D",
      INIT_57 => X"5F551B331F5B10355F11785C5F4D204F1F5E624B5F307D715F43471D1F600000",
      INIT_58 => X"5E7217531F551B335F5D1F201F307D711F3C2B2E5F5E624B1F513C4000000000",
      INIT_59 => X"1F484C791F11785C5F5838591F5B10355F2514035F43471D1F5F58465F4D204F",
      INIT_5A => X"1F5F58465F43471D5F2514031F5B10355F5838591F11785C1F484C795F600000",
      INIT_5B => X"1F513C405F5E624B1F3C2B2E1F307D715F5D1F201F551B335E7217535F4D204F",
      INIT_5C => X"1E7217535F551B331F5D1F205F307D715F3C2B2E1F5E624B5F513C4013792F35",
      INIT_5D => X"5F484C795F11785C1F5838595F5B10351F2514031F43471D5F5F58461F4D204F",
      INIT_5E => X"5F5F58461F43471D1F2514035F5B10351F5838595F11785C5F484C791F600000",
      INIT_5F => X"5F513C401F5E624B5F3C2B2E5F307D711F5D1F205F551B331E7217531F4D204F",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_4\,
      DOADO(30 downto 24) => douta(27 downto 21),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_12\,
      DOADO(22 downto 16) => douta(20 downto 14),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_20\,
      DOADO(14 downto 8) => douta(13 downto 7),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_68\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_69\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity uart_blk_mem_gen_0_0_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of uart_blk_mem_gen_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end uart_blk_mem_gen_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of uart_blk_mem_gen_0_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.uart_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(35 downto 0) => douta(35 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \uart_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \uart_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \uart_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \uart_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\uart_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(27 downto 0) => douta(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity uart_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of uart_blk_mem_gen_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end uart_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of uart_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.uart_blk_mem_gen_0_0_blk_mem_gen_prim_width
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(35 downto 0) => douta(35 downto 0)
    );
\ramloop[1].ram.r\: entity work.\uart_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(27 downto 0) => douta(63 downto 36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity uart_blk_mem_gen_0_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of uart_blk_mem_gen_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end uart_blk_mem_gen_0_0_blk_mem_gen_top;

architecture STRUCTURE of uart_blk_mem_gen_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.uart_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(63 downto 0) => douta(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.uart_blk_mem_gen_0_0_blk_mem_gen_top
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(63 downto 0) => douta(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 63 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.244 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "uart_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 768;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 64;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 64;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 768;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 768;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 64;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 64;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "yes";
end uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4;

architecture STRUCTURE of uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(63) <= \<const0>\;
  doutb(62) <= \<const0>\;
  doutb(61) <= \<const0>\;
  doutb(60) <= \<const0>\;
  doutb(59) <= \<const0>\;
  doutb(58) <= \<const0>\;
  doutb(57) <= \<const0>\;
  doutb(56) <= \<const0>\;
  doutb(55) <= \<const0>\;
  doutb(54) <= \<const0>\;
  doutb(53) <= \<const0>\;
  doutb(52) <= \<const0>\;
  doutb(51) <= \<const0>\;
  doutb(50) <= \<const0>\;
  doutb(49) <= \<const0>\;
  doutb(48) <= \<const0>\;
  doutb(47) <= \<const0>\;
  doutb(46) <= \<const0>\;
  doutb(45) <= \<const0>\;
  doutb(44) <= \<const0>\;
  doutb(43) <= \<const0>\;
  doutb(42) <= \<const0>\;
  doutb(41) <= \<const0>\;
  doutb(40) <= \<const0>\;
  doutb(39) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36) <= \<const0>\;
  doutb(35) <= \<const0>\;
  doutb(34) <= \<const0>\;
  doutb(33) <= \<const0>\;
  doutb(32) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(63 downto 0) => douta(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity uart_blk_mem_gen_0_0 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of uart_blk_mem_gen_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of uart_blk_mem_gen_0_0 : entity is "uart_blk_mem_gen_0_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of uart_blk_mem_gen_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of uart_blk_mem_gen_0_0 : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end uart_blk_mem_gen_0_0;

architecture STRUCTURE of uart_blk_mem_gen_0_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.244 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "uart_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 768;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 64;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 64;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 768;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 768;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 64;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 64;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_ONLY, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.uart_blk_mem_gen_0_0_blk_mem_gen_v8_4_4
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dinb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      douta(63 downto 0) => douta(63 downto 0),
      doutb(63 downto 0) => NLW_U0_doutb_UNCONNECTED(63 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
