// ****************************************************************************** 
// Copyright     :  Copyright (C) 2019, Hisilicon Technologies Co. Ltd.
// File name     :  dha_reg_offset_field.h
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1
// Date          :  2013/3/10
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V4.2 
// History       :  xxx 2019/06/18 22:47:19 Create file
// ******************************************************************************

#ifndef __DHA_REG_OFFSET_FIELD_H__
#define __DHA_REG_OFFSET_FIELD_H__

#define DHA_CTRL_REG_CTRL_L2ALLOCOPT_LEN          2
#define DHA_CTRL_REG_CTRL_L2ALLOCOPT_OFFSET       29
#define DHA_CTRL_REG_CTRL_RDRECEIPTCOMB_LEN       1
#define DHA_CTRL_REG_CTRL_RDRECEIPTCOMB_OFFSET    28
#define DHA_CTRL_REG_CTRL_POISONERR_LEN           1
#define DHA_CTRL_REG_CTRL_POISONERR_OFFSET        27
#define DHA_CTRL_REG_CTRL_TRANSERR_LEN            1
#define DHA_CTRL_REG_CTRL_TRANSERR_OFFSET         26
#define DHA_CTRL_REG_CTRL_ATOMICRPT_LEN           1
#define DHA_CTRL_REG_CTRL_ATOMICRPT_OFFSET        25
#define DHA_CTRL_REG_CTRL_DATPUSH_LEN             1
#define DHA_CTRL_REG_CTRL_DATPUSH_OFFSET          24
#define DHA_CTRL_REG_CTRL_SPILLPREFETCH_LEN       1
#define DHA_CTRL_REG_CTRL_SPILLPREFETCH_OFFSET    22
#define DHA_CTRL_REG_CTRL_MPAMEN_LEN              1
#define DHA_CTRL_REG_CTRL_MPAMEN_OFFSET           21
#define DHA_CTRL_REG_CTRL_MPAMQOS_LEN             1
#define DHA_CTRL_REG_CTRL_MPAMQOS_OFFSET          20
#define DHA_CTRL_REG_CTRL_POISON_LEN              1
#define DHA_CTRL_REG_CTRL_POISON_OFFSET           19
#define DHA_CTRL_REG_CTRL_DEFOKRPT_LEN            1
#define DHA_CTRL_REG_CTRL_DEFOKRPT_OFFSET         18
#define DHA_CTRL_REG_CTRL_ERRVALUE_LEN            1
#define DHA_CTRL_REG_CTRL_ERRVALUE_OFFSET         17
#define DHA_CTRL_REG_CTRL_ERRPOISON_LEN           1
#define DHA_CTRL_REG_CTRL_ERRPOISON_OFFSET        16
#define DHA_CTRL_REG_CTRL_ERRRPT_LEN              1
#define DHA_CTRL_REG_CTRL_ERRRPT_OFFSET           15
#define DHA_CTRL_REG_CTRL_DEFVALUE_LEN            1
#define DHA_CTRL_REG_CTRL_DEFVALUE_OFFSET         14
#define DHA_CTRL_REG_CTRL_DEFPOISON_LEN           1
#define DHA_CTRL_REG_CTRL_DEFPOISON_OFFSET        13
#define DHA_CTRL_REG_CTRL_DEFRPT_LEN              1
#define DHA_CTRL_REG_CTRL_DEFRPT_OFFSET           12
#define DHA_CTRL_REG_CTRL_PREFETCHTGT_FULL_LEN    1
#define DHA_CTRL_REG_CTRL_PREFETCHTGT_FULL_OFFSET 11
#define DHA_CTRL_REG_CTRL_COMPRESS_SPEC_LEN       1
#define DHA_CTRL_REG_CTRL_COMPRESS_SPEC_OFFSET    10
#define DHA_CTRL_REG_CTRL_COMPRESS_LEN            1
#define DHA_CTRL_REG_CTRL_COMPRESS_OFFSET         9
#define DHA_CTRL_REG_CTRL_DATA_RESIDE_LEN         1
#define DHA_CTRL_REG_CTRL_DATA_RESIDE_OFFSET      8
#define DHA_CTRL_REG_CTRL_WRITEEVICT_DROP_LEN     1
#define DHA_CTRL_REG_CTRL_WRITEEVICT_DROP_OFFSET  7
#define DHA_CTRL_REG_CTRL_PREFETCH_DROP_LEN       1
#define DHA_CTRL_REG_CTRL_PREFETCH_DROP_OFFSET    6
#define DHA_CTRL_REG_CTRL_DMCASSIGN_LEN           1
#define DHA_CTRL_REG_CTRL_DMCASSIGN_OFFSET        5
#define DHA_CTRL_REG_CTRL_RDATABYP_LEN            1
#define DHA_CTRL_REG_CTRL_RDATABYP_OFFSET         4
#define DHA_CTRL_REG_CTRL_EXCL_CLEAR_DIS_LEN      1
#define DHA_CTRL_REG_CTRL_EXCL_CLEAR_DIS_OFFSET   3
#define DHA_CTRL_REG_CTRL_EXCL_EVENTEN_LEN        1
#define DHA_CTRL_REG_CTRL_EXCL_EVENTEN_OFFSET     2
#define DHA_CTRL_REG_CTRL_ECCEN_LEN               1
#define DHA_CTRL_REG_CTRL_ECCEN_OFFSET            1
#define DHA_CTRL_REG_CTRL_LINKDOWN_LEN            1
#define DHA_CTRL_REG_CTRL_LINKDOWN_OFFSET         0

#define DHA_CC_CTRL_REG_READONCESNP_DIS_LEN        2
#define DHA_CC_CTRL_REG_READONCESNP_DIS_OFFSET     30
#define DHA_CC_CTRL_REG_CC_EXTER_STASH_LEN         1
#define DHA_CC_CTRL_REG_CC_EXTER_STASH_OFFSET      29
#define DHA_CC_CTRL_REG_CC_ROSHARE_LEN             1
#define DHA_CC_CTRL_REG_CC_ROSHARE_OFFSET          28
#define DHA_CC_CTRL_REG_CC_ROCIDROP_LEN            1
#define DHA_CC_CTRL_REG_CC_ROCIDROP_OFFSET         27
#define DHA_CC_CTRL_REG_CC_L2NOTDATAPULL_LEN       1
#define DHA_CC_CTRL_REG_CC_L2NOTDATAPULL_OFFSET    23
#define DHA_CC_CTRL_REG_CC_ATOMICSTASHL2_LEN       1
#define DHA_CC_CTRL_REG_CC_ATOMICSTASHL2_OFFSET    22
#define DHA_CC_CTRL_REG_CC_ATOMICSTASHL3_LEN       1
#define DHA_CC_CTRL_REG_CC_ATOMICSTASHL3_OFFSET    21
#define DHA_CC_CTRL_REG_CC_ATOMICSTASHCLR_LEN      1
#define DHA_CC_CTRL_REG_CC_ATOMICSTASHCLR_OFFSET   20
#define DHA_CC_CTRL_REG_CC_CMO_SNPME_LEN           1
#define DHA_CC_CTRL_REG_CC_CMO_SNPME_OFFSET        19
#define DHA_CC_CTRL_REG_CC_MAKEE_EXCLFAIL_LEN      1
#define DHA_CC_CTRL_REG_CC_MAKEE_EXCLFAIL_OFFSET   18
#define DHA_CC_CTRL_REG_CC_MAKEE_DROP_LEN          1
#define DHA_CC_CTRL_REG_CC_MAKEE_DROP_OFFSET       17
#define DHA_CC_CTRL_REG_CC_MAKEE_CHANGE_LEN        1
#define DHA_CC_CTRL_REG_CC_MAKEE_CHANGE_OFFSET     16
#define DHA_CC_CTRL_REG_CC_IOC_HITSCA_DIS_LEN      1
#define DHA_CC_CTRL_REG_CC_IOC_HITSCA_DIS_OFFSET   15
#define DHA_CC_CTRL_REG_CC_WU_STASH2SCA_DIS_LEN    1
#define DHA_CC_CTRL_REG_CC_WU_STASH2SCA_DIS_OFFSET 14
#define DHA_CC_CTRL_REG_CC_WUSTASH_LEN             1
#define DHA_CC_CTRL_REG_CC_WUSTASH_OFFSET          13
#define DHA_CC_CTRL_REG_CC_EXTER_UPGRADE_LEN       1
#define DHA_CC_CTRL_REG_CC_EXTER_UPGRADE_OFFSET    11
#define DHA_CC_CTRL_REG_CC_PACKET_UPGRADE_LEN      1
#define DHA_CC_CTRL_REG_CC_PACKET_UPGRADE_OFFSET   9
#define DHA_CC_CTRL_REG_CC_PREFETCH_UPGRADE_LEN    1
#define DHA_CC_CTRL_REG_CC_PREFETCH_UPGRADE_OFFSET 8
#define DHA_CC_CTRL_REG_CC_NOSNP_CC_DIS_LEN        1
#define DHA_CC_CTRL_REG_CC_NOSNP_CC_DIS_OFFSET     7
#define DHA_CC_CTRL_REG_CC_RUMEDIATED_LEN          1
#define DHA_CC_CTRL_REG_CC_RUMEDIATED_OFFSET       6
#define DHA_CC_CTRL_REG_CC_PASSDIRTY_LEN           1
#define DHA_CC_CTRL_REG_CC_PASSDIRTY_OFFSET        5
#define DHA_CC_CTRL_REG_CC_SNPDROP_LEN             1
#define DHA_CC_CTRL_REG_CC_SNPDROP_OFFSET          4
#define DHA_CC_CTRL_REG_CC_UPGRADE_LEN             1
#define DHA_CC_CTRL_REG_CC_UPGRADE_OFFSET          3
#define DHA_CC_CTRL_REG_CC_MEDIATED_LEN            1
#define DHA_CC_CTRL_REG_CC_MEDIATED_OFFSET         1
#define DHA_CC_CTRL_REG_CC_BCAST_LEN               1
#define DHA_CC_CTRL_REG_CC_BCAST_OFFSET            0

#define DHA_INIT_CTRL_REG_INIT_EDIR_LEN    1
#define DHA_INIT_CTRL_REG_INIT_EDIR_OFFSET 1
#define DHA_INIT_CTRL_REG_INIT_SDIR_LEN    1
#define DHA_INIT_CTRL_REG_INIT_SDIR_OFFSET 0

#define DHA_DIR_CTRL_REG_PRECISIONSNP_DIS_LEN    1
#define DHA_DIR_CTRL_REG_PRECISIONSNP_DIS_OFFSET 18
#define DHA_DIR_CTRL_REG_NOTONLY_EXCL_LEN        1
#define DHA_DIR_CTRL_REG_NOTONLY_EXCL_OFFSET     17
#define DHA_DIR_CTRL_REG_BUFFER_SHARE_DIS_LEN    1
#define DHA_DIR_CTRL_REG_BUFFER_SHARE_DIS_OFFSET 16
#define DHA_DIR_CTRL_REG_MISS_ALLINDEX_LEN       1
#define DHA_DIR_CTRL_REG_MISS_ALLINDEX_OFFSET    15
#define DHA_DIR_CTRL_REG_MISS_CBACKTH_LEN        1
#define DHA_DIR_CTRL_REG_MISS_CBACKTH_OFFSET     14
#define DHA_DIR_CTRL_REG_MISS_NORMALTH_LEN       1
#define DHA_DIR_CTRL_REG_MISS_NORMALTH_OFFSET    13
#define DHA_DIR_CTRL_REG_MISS_TOSDIR_LEN         1
#define DHA_DIR_CTRL_REG_MISS_TOSDIR_OFFSET      12
#define DHA_DIR_CTRL_REG_STREAM_FILTER_LEN       1
#define DHA_DIR_CTRL_REG_STREAM_FILTER_OFFSET    11
#define DHA_DIR_CTRL_REG_ENTRY_EXCEPT_LEN        1
#define DHA_DIR_CTRL_REG_ENTRY_EXCEPT_OFFSET     10
#define DHA_DIR_CTRL_REG_EDIR_FILTER_LEN         1
#define DHA_DIR_CTRL_REG_EDIR_FILTER_OFFSET      9
#define DHA_DIR_CTRL_REG_EDIR_EN_LEN             1
#define DHA_DIR_CTRL_REG_EDIR_EN_OFFSET          8
#define DHA_DIR_CTRL_REG_DIR_INDEXHASH_LEN       1
#define DHA_DIR_CTRL_REG_DIR_INDEXHASH_OFFSET    7
#define DHA_DIR_CTRL_REG_DIR_PRECISION_LEN       1
#define DHA_DIR_CTRL_REG_DIR_PRECISION_OFFSET    6
#define DHA_DIR_CTRL_REG_DIR_SHARE_MODE_LEN      1
#define DHA_DIR_CTRL_REG_DIR_SHARE_MODE_OFFSET   5
#define DHA_DIR_CTRL_REG_DIR_MCA_MODE_LEN        1
#define DHA_DIR_CTRL_REG_DIR_MCA_MODE_OFFSET     4
#define DHA_DIR_CTRL_REG_ALLOC_TOEDIR_LEN        1
#define DHA_DIR_CTRL_REG_ALLOC_TOEDIR_OFFSET     3
#define DHA_DIR_CTRL_REG_ALLOC_TOSDIR_LEN        1
#define DHA_DIR_CTRL_REG_ALLOC_TOSDIR_OFFSET     2
#define DHA_DIR_CTRL_REG_DIR_REPLACE_ALG_LEN     2
#define DHA_DIR_CTRL_REG_DIR_REPLACE_ALG_OFFSET  0

#define DHA_FUNC_DIS_REG_FUNC_DIS_FULLWR_NOTSNP_LEN    1
#define DHA_FUNC_DIS_REG_FUNC_DIS_FULLWR_NOTSNP_OFFSET 31
#define DHA_FUNC_DIS_REG_FUNC_DIS_RDWR_ARBITOR_LEN     1
#define DHA_FUNC_DIS_REG_FUNC_DIS_RDWR_ARBITOR_OFFSET  30
#define DHA_FUNC_DIS_REG_FUNC_DIS_SDMAUTL_LEN          2
#define DHA_FUNC_DIS_REG_FUNC_DIS_SDMAUTL_OFFSET       28
#define DHA_FUNC_DIS_REG_FUNC_DIS_LOCALATOMIC_LEN      1
#define DHA_FUNC_DIS_REG_FUNC_DIS_LOCALATOMIC_OFFSET   27
#define DHA_FUNC_DIS_REG_FUNC_DIS_WRFWD_LEN            1
#define DHA_FUNC_DIS_REG_FUNC_DIS_WRFWD_OFFSET         26
#define DHA_FUNC_DIS_REG_FUNC_DIS_HQOS2HBUF_LEN        1
#define DHA_FUNC_DIS_REG_FUNC_DIS_HQOS2HBUF_OFFSET     25
#define DHA_FUNC_DIS_REG_FUNC_DIS_EXTERQOS_LEN         1
#define DHA_FUNC_DIS_REG_FUNC_DIS_EXTERQOS_OFFSET      24
#define DHA_FUNC_DIS_STRICT_ORDER_LEN                  1
#define DHA_FUNC_DIS_STRICT_ORDER_OFFSET               23
#define DHA_FUNC_DIS_NCEXCL_FAIL_LEN                   1
#define DHA_FUNC_DIS_NCEXCL_FAIL_OFFSET                22
#define DHA_FUNC_DIS_PREFETCH_COMB_LEN                 1
#define DHA_FUNC_DIS_PREFETCH_COMB_OFFSET              21
#define DHA_FUNC_DIS_CANCEL_TIMEOUT_LEN                1
#define DHA_FUNC_DIS_CANCEL_TIMEOUT_OFFSET             20
#define DHA_FUNC_DIS_EVICT_GREEN_LEN                   1
#define DHA_FUNC_DIS_EVICT_GREEN_OFFSET                19
#define DHA_FUNC_DIS_BLOCK_RETRY_LEN                   1
#define DHA_FUNC_DIS_BLOCK_RETRY_OFFSET                18
#define DHA_FUNC_DIS_BUFFER_PRIO_LEN                   1
#define DHA_FUNC_DIS_BUFFER_PRIO_OFFSET                17
#define DHA_FUNC_DIS_HALF_WR_RDDDR_DELAY_LEN           1
#define DHA_FUNC_DIS_HALF_WR_RDDDR_DELAY_OFFSET        16
#define DHA_FUNC_DIS_DMC_DOUBLE_CH_LEN                 1
#define DHA_FUNC_DIS_DMC_DOUBLE_CH_OFFSET              15
#define DHA_FUNC_DIS_WBACK_CNFL_RDHALF_LEN             1
#define DHA_FUNC_DIS_WBACK_CNFL_RDHALF_OFFSET          14
#define DHA_FUNC_DIS_REG_FUNCDIS_PENDPRECISION_LEN     1
#define DHA_FUNC_DIS_REG_FUNCDIS_PENDPRECISION_OFFSET  13
#define DHA_FUNC_DIS_REG_FUNCDIS_READIINVL2_LEN        1
#define DHA_FUNC_DIS_REG_FUNCDIS_READIINVL2_OFFSET     12
#define DHA_FUNC_DIS_REG_FUNCDIS_EXTERFHOME_LEN        1
#define DHA_FUNC_DIS_REG_FUNCDIS_EXTERFHOME_OFFSET     11
#define DHA_FUNC_DIS_REG_FUNCDIS_COMBRDDDR_LEN         1
#define DHA_FUNC_DIS_REG_FUNCDIS_COMBRDDDR_OFFSET      10
#define DHA_FUNC_DIS_REG_FUNCDIS_SCRAMBLE_LEN          1
#define DHA_FUNC_DIS_REG_FUNCDIS_SCRAMBLE_OFFSET       9
#define DHA_FUNC_DIS_REG_FUNCDIS_STASHIDPG_LEN         1
#define DHA_FUNC_DIS_REG_FUNCDIS_STASHIDPG_OFFSET      8
#define DHA_FUNC_DIS_REG_FUNCDIS_RDATATIME_LEN         1
#define DHA_FUNC_DIS_REG_FUNCDIS_RDATATIME_OFFSET      7
#define DHA_FUNC_DIS_REG_FUNCDIS_DMCUTL_LEN            1
#define DHA_FUNC_DIS_REG_FUNCDIS_DMCUTL_OFFSET         6
#define DHA_FUNC_DIS_REG_FUNCDIS_CANCELEXCEPT_LEN      1
#define DHA_FUNC_DIS_REG_FUNCDIS_CANCELEXCEPT_OFFSET   5
#define DHA_FUNC_DIS_REG_FUNCDIS_CCIXCBUPDATE_LEN      1
#define DHA_FUNC_DIS_REG_FUNCDIS_CCIXCBUPDATE_OFFSET   4
#define DHA_FUNC_DIS_REG_FUNCDIS_UPDATEOPEN_LEN        1
#define DHA_FUNC_DIS_REG_FUNCDIS_UPDATEOPEN_OFFSET     3
#define DHA_FUNC_DIS_REG_FUNCDIS_COMB_LEN              1
#define DHA_FUNC_DIS_REG_FUNCDIS_COMB_OFFSET           2
#define DHA_FUNC_DIS_REG_FUNCDIS_PREFETCHACK_LEN       1
#define DHA_FUNC_DIS_REG_FUNCDIS_PREFETCHACK_OFFSET    1
#define DHA_FUNC_DIS_REG_FUNCDIS_DDRWRAP_LEN           1
#define DHA_FUNC_DIS_REG_FUNCDIS_DDRWRAP_OFFSET        0

#define DHA_L2_CTRL_REG_L2_WAY_VALID_LEN         8
#define DHA_L2_CTRL_REG_L2_WAY_VALID_OFFSET      24
#define DHA_L2_CTRL_REG_L2_STASHFWD_LEN          1
#define DHA_L2_CTRL_REG_L2_STASHFWD_OFFSET       14
#define DHA_L2_CTRL_REG_L2_NOTNEEDWB_EN_LEN      1
#define DHA_L2_CTRL_REG_L2_NOTNEEDWB_EN_OFFSET   13
#define DHA_L2_CTRL_REG_L2_READINVALID_EN_LEN    1
#define DHA_L2_CTRL_REG_L2_READINVALID_EN_OFFSET 12
#define DHA_L2_CTRL_REG_L2_CNT1_RDREP_EN_LEN     1
#define DHA_L2_CTRL_REG_L2_CNT1_RDREP_EN_OFFSET  11
#define DHA_L2_CTRL_REG_L2_CNT1_WRREP_EN_LEN     1
#define DHA_L2_CTRL_REG_L2_CNT1_WRREP_EN_OFFSET  10
#define DHA_L2_CTRL_REG_L2_SEL_CFG_LEN           1
#define DHA_L2_CTRL_REG_L2_SEL_CFG_OFFSET        9
#define DHA_L2_CTRL_REG_L2_ATOMICUSERC_LEN       1
#define DHA_L2_CTRL_REG_L2_ATOMICUSERC_OFFSET    8
#define DHA_L2_CTRL_REG_L2_RLMAYALLOC_LEN        1
#define DHA_L2_CTRL_REG_L2_RLMAYALLOC_OFFSET     7
#define DHA_L2_CTRL_REG_L2_RCREP_EN_LEN          1
#define DHA_L2_CTRL_REG_L2_RCREP_EN_OFFSET       6
#define DHA_L2_CTRL_REG_L2_NOFWD_EN_LEN          1
#define DHA_L2_CTRL_REG_L2_NOFWD_EN_OFFSET       5
#define DHA_L2_CTRL_REG_L2WT_DYNAMIC_EN_LEN      1
#define DHA_L2_CTRL_REG_L2WT_DYNAMIC_EN_OFFSET   4
#define DHA_L2_CTRL_REG_L2WT_STATIC_EN_LEN       1
#define DHA_L2_CTRL_REG_L2WT_STATIC_EN_OFFSET    3
#define DHA_L2_CTRL_REG_L2WT_READ_EN_LEN         1
#define DHA_L2_CTRL_REG_L2WT_READ_EN_OFFSET      2
#define DHA_L2_CTRL_REG_REPLACE_ALG_L2_LEN       1
#define DHA_L2_CTRL_REG_REPLACE_ALG_L2_OFFSET    1
#define DHA_L2_CTRL_REG_L2_CACHE_EN_LEN          1
#define DHA_L2_CTRL_REG_L2_CACHE_EN_OFFSET       0

#define DHA_L2_FLUSH_CTRL_REG_L2_FLUSH_EN_LEN    4
#define DHA_L2_FLUSH_CTRL_REG_L2_FLUSH_EN_OFFSET 0

#define DHA_L2_FLUSH_REG_L2_FLUSH_DONE_LEN    4
#define DHA_L2_FLUSH_REG_L2_FLUSH_DONE_OFFSET 0

#define DHA_TOTEM_NUM_REG_TOTEM_DUAL_LEN      1
#define DHA_TOTEM_NUM_REG_TOTEM_DUAL_OFFSET   4
#define DHA_TOTEM_NUM_REG_CANUM_SKTVEC_LEN    4
#define DHA_TOTEM_NUM_REG_CANUM_SKTVEC_OFFSET 0

#define DHA_CANUML_REG_SKT1_TB_CAVEC_LEN    8
#define DHA_CANUML_REG_SKT1_TB_CAVEC_OFFSET 24
#define DHA_CANUML_REG_SKT1_TA_CAVEC_LEN    8
#define DHA_CANUML_REG_SKT1_TA_CAVEC_OFFSET 16
#define DHA_CANUML_REG_SKT0_TB_CAVEC_LEN    8
#define DHA_CANUML_REG_SKT0_TB_CAVEC_OFFSET 8
#define DHA_CANUML_REG_SKT0_TA_CAVEC_LEN    8
#define DHA_CANUML_REG_SKT0_TA_CAVEC_OFFSET 0

#define DHA_CANUMH_REG_SKT3_TB_CAVEC_LEN    8
#define DHA_CANUMH_REG_SKT3_TB_CAVEC_OFFSET 24
#define DHA_CANUMH_REG_SKT3_TA_CAVEC_LEN    8
#define DHA_CANUMH_REG_SKT3_TA_CAVEC_OFFSET 16
#define DHA_CANUMH_REG_SKT2_TB_CAVEC_LEN    8
#define DHA_CANUMH_REG_SKT2_TB_CAVEC_OFFSET 8
#define DHA_CANUMH_REG_SKT2_TA_CAVEC_LEN    8
#define DHA_CANUMH_REG_SKT2_TA_CAVEC_OFFSET 0

#define DHA_INTLV_INTLV_DMC_MAP_LEN    3
#define DHA_INTLV_INTLV_DMC_MAP_OFFSET 8
#define DHA_INTLV_INTLV_DMC_XOR_LEN    1
#define DHA_INTLV_INTLV_DMC_XOR_OFFSET 4
#define DHA_INTLV_INTLV_DMCEN_LEN      3
#define DHA_INTLV_INTLV_DMCEN_OFFSET   0

#define DHA_CBUF_SCH_TH_REG_HQINTERCMD_TH_LEN        10
#define DHA_CBUF_SCH_TH_REG_HQINTERCMD_TH_OFFSET     20
#define DHA_CBUF_SCH_TH_REG_HQINTERCMD_SCH_TH_LEN    10
#define DHA_CBUF_SCH_TH_REG_HQINTERCMD_SCH_TH_OFFSET 10
#define DHA_CBUF_SCH_TH_REG_LQINTERCMD_SCH_TH_LEN    10
#define DHA_CBUF_SCH_TH_REG_LQINTERCMD_SCH_TH_OFFSET 0

#define DHA_CBUF_RETRY_TH_REG_HQINTERCMD_RETRY_H_TH_LEN     10
#define DHA_CBUF_RETRY_TH_REG_HQINTERCMD_RETRY_H_TH_OFFSET  20
#define DHA_CBUF_RETRY_TH_REG_LQINTERCMD_RETRY_L_TH_LEN     10
#define DHA_CBUF_RETRY_TH_REG_LQINTERCMD_RETRY_L_TH_OFFSET  10
#define DHA_CBUF_RETRY_TH_REG_LQINTERCMD_RETRY_LL_TH_LEN    10
#define DHA_CBUF_RETRY_TH_REG_LQINTERCMD_RETRY_LL_TH_OFFSET 0

#define DHA_RXREQ_SCHCOEF_REG_RXREQ_CBUFSCHCOEF_LEN    8
#define DHA_RXREQ_SCHCOEF_REG_RXREQ_CBUFSCHCOEF_OFFSET 8
#define DHA_RXREQ_SCHCOEF_REG_RXREQ_PGNTSCHCOEF_LEN    8
#define DHA_RXREQ_SCHCOEF_REG_RXREQ_PGNTSCHCOEF_OFFSET 0

#define DHA_DMA_CTRL_LEVEL1_SPLIT_EN_LEN       8
#define DHA_DMA_CTRL_LEVEL1_SPLIT_EN_OFFSET    4
#define DHA_DMA_CTRL_LEVEL1_SPLIT_ORDER_LEN    1
#define DHA_DMA_CTRL_LEVEL1_SPLIT_ORDER_OFFSET 1
#define DHA_DMA_CTRL_DMA_DEFAULT_LEN           1
#define DHA_DMA_CTRL_DMA_DEFAULT_OFFSET        0

#define DHA_DMA_THRES_DMA_REQ_THRES_LEN    8
#define DHA_DMA_THRES_DMA_REQ_THRES_OFFSET 8
#define DHA_DMA_THRES_DMA_RUN_THRES_LEN    8
#define DHA_DMA_THRES_DMA_RUN_THRES_OFFSET 0

#define DHA_DMABW_CTRL0_BWC_EN_LEN            1
#define DHA_DMABW_CTRL0_BWC_EN_OFFSET         31
#define DHA_DMABW_CTRL0_BWC_BANDWIDTH_LEN     13
#define DHA_DMABW_CTRL0_BWC_BANDWIDTH_OFFSET  16
#define DHA_DMABW_CTRL0_BWC_SATURATION_LEN    14
#define DHA_DMABW_CTRL0_BWC_SATURATION_OFFSET 0

#define DHA_DMABW_CTRL1_BWC_EN_LEN            1
#define DHA_DMABW_CTRL1_BWC_EN_OFFSET         31
#define DHA_DMABW_CTRL1_BWC_BANDWIDTH_LEN     13
#define DHA_DMABW_CTRL1_BWC_BANDWIDTH_OFFSET  16
#define DHA_DMABW_CTRL1_BWC_SATURATION_LEN    14
#define DHA_DMABW_CTRL1_BWC_SATURATION_OFFSET 0

#define DHA_RSPCOMB_PORT0_REG_RSPCOMB0_MASKID_LEN    9
#define DHA_RSPCOMB_PORT0_REG_RSPCOMB0_MASKID_OFFSET 20
#define DHA_RSPCOMB_PORT0_REG_RSPCOMB0_NODEID_LEN    9
#define DHA_RSPCOMB_PORT0_REG_RSPCOMB0_NODEID_OFFSET 8
#define DHA_RSPCOMB_PORT0_REG_RSPCOMB0_EN_LEN        1
#define DHA_RSPCOMB_PORT0_REG_RSPCOMB0_EN_OFFSET     0

#define DHA_RSPCOMB_PORT1_REG_RSPCOMB1_MASKID_LEN    9
#define DHA_RSPCOMB_PORT1_REG_RSPCOMB1_MASKID_OFFSET 20
#define DHA_RSPCOMB_PORT1_REG_RSPCOMB1_NODEID_LEN    9
#define DHA_RSPCOMB_PORT1_REG_RSPCOMB1_NODEID_OFFSET 8
#define DHA_RSPCOMB_PORT1_REG_RSPCOMB1_EN_LEN        1
#define DHA_RSPCOMB_PORT1_REG_RSPCOMB1_EN_OFFSET     0

#define DHA_CACHE_MODE_L2BUF_INTLV_MODE_LEN    2
#define DHA_CACHE_MODE_L2BUF_INTLV_MODE_OFFSET 6
#define DHA_CACHE_MODE_PG_INTLV_EN_LEN         1
#define DHA_CACHE_MODE_PG_INTLV_EN_OFFSET      5
#define DHA_CACHE_MODE_L3_INTLV_MODE_LEN       1
#define DHA_CACHE_MODE_L3_INTLV_MODE_OFFSET    4
#define DHA_CACHE_MODE_EXTERNAL_SHARE_LEN      1
#define DHA_CACHE_MODE_EXTERNAL_SHARE_OFFSET   1
#define DHA_CACHE_MODE_INTERNAL_SHARE_LEN      1
#define DHA_CACHE_MODE_INTERNAL_SHARE_OFFSET   0

#define DHA_DDRINTLV_ADDR_SKT_INTLV_ADDR_SET_SEL_XOR_LEN    1
#define DHA_DDRINTLV_ADDR_SKT_INTLV_ADDR_SET_SEL_XOR_OFFSET 15
#define DHA_DDRINTLV_ADDR_SKT_INTLV_ADDR_SET_SEL_LEN        3
#define DHA_DDRINTLV_ADDR_SKT_INTLV_ADDR_SET_SEL_OFFSET     12
#define DHA_DDRINTLV_ADDR_DIE_INTLV_ADDR_SET_SEL_XOR_LEN    1
#define DHA_DDRINTLV_ADDR_DIE_INTLV_ADDR_SET_SEL_XOR_OFFSET 11
#define DHA_DDRINTLV_ADDR_DIE_INTLV_ADDR_SET_SEL_LEN        3
#define DHA_DDRINTLV_ADDR_DIE_INTLV_ADDR_SET_SEL_OFFSET     8
#define DHA_DDRINTLV_ADDR_DHA_INTLV_ADDR_SET_SEL_XOR_LEN    1
#define DHA_DDRINTLV_ADDR_DHA_INTLV_ADDR_SET_SEL_XOR_OFFSET 7
#define DHA_DDRINTLV_ADDR_DHA_INTLV_ADDR_SET_SEL_LEN        3
#define DHA_DDRINTLV_ADDR_DHA_INTLV_ADDR_SET_SEL_OFFSET     4
#define DHA_DDRINTLV_ADDR_DMC_INTLV_ADDR_SET_SEL_XOR_LEN    1
#define DHA_DDRINTLV_ADDR_DMC_INTLV_ADDR_SET_SEL_XOR_OFFSET 3
#define DHA_DDRINTLV_ADDR_DMC_INTLV_ADDR_SET_SEL_LEN        3
#define DHA_DDRINTLV_ADDR_DMC_INTLV_ADDR_SET_SEL_OFFSET     0

#define DHA_SRAMINTLV_SRAM_INTLV_EN_LEN    1
#define DHA_SRAMINTLV_SRAM_INTLV_EN_OFFSET 0

#define DHA_DAW_CTRL_DAW_CFG_EN_LEN     1
#define DHA_DAW_CTRL_DAW_CFG_EN_OFFSET  1
#define DHA_DAW_CTRL_DAW_RESET_N_LEN    1
#define DHA_DAW_CTRL_DAW_RESET_N_OFFSET 0

#define DHA_DAW_EN_SYSDAW_EN_LEN    32
#define DHA_DAW_EN_SYSDAW_EN_OFFSET 0

#define DHA_DAW0_ADDR_SYSDAW0_ADDR_LEN    28
#define DHA_DAW0_ADDR_SYSDAW0_ADDR_OFFSET 0

#define DHA_DAW0_SIZE_ID_HOLE_EN0_LEN                  1
#define DHA_DAW0_SIZE_ID_HOLE_EN0_OFFSET               31
#define DHA_DAW0_SIZE_ID_SYSDAW0_TWO_CHIP_LEN          1
#define DHA_DAW0_SIZE_ID_SYSDAW0_TWO_CHIP_OFFSET       30
#define DHA_DAW0_SIZE_ID_SYSDAW0_FOUR_CHIP_LEN         1
#define DHA_DAW0_SIZE_ID_SYSDAW0_FOUR_CHIP_OFFSET      29
#define DHA_DAW0_SIZE_ID_SYSDAW0_CPA_TWO_CHIP_LEN      1
#define DHA_DAW0_SIZE_ID_SYSDAW0_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW0_SIZE_ID_SYSDAW0_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW0_SIZE_ID_SYSDAW0_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW0_SIZE_ID_SYSDAW0_TWO_CONTI_PORT_LEN    1
#define DHA_DAW0_SIZE_ID_SYSDAW0_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW0_SIZE_ID_SYSDAW0_SIZE_LEN              5
#define DHA_DAW0_SIZE_ID_SYSDAW0_SIZE_OFFSET           16
#define DHA_DAW0_SIZE_ID_SYSDAW0_SKTID_LEN             2
#define DHA_DAW0_SIZE_ID_SYSDAW0_SKTID_OFFSET          12
#define DHA_DAW0_SIZE_ID_SYSDAW0_DIEID_LEN             2
#define DHA_DAW0_SIZE_ID_SYSDAW0_DIEID_OFFSET          8
#define DHA_DAW0_SIZE_ID_SYSDAW0_PORTID_LEN            5
#define DHA_DAW0_SIZE_ID_SYSDAW0_PORTID_OFFSET         0

#define DHA_DAW1_ADDR_SYSDAW1_ADDR_LEN    28
#define DHA_DAW1_ADDR_SYSDAW1_ADDR_OFFSET 0

#define DHA_DAW1_SIZE_ID_HOLE_EN1_LEN                  1
#define DHA_DAW1_SIZE_ID_HOLE_EN1_OFFSET               31
#define DHA_DAW1_SIZE_ID_SYSDAW1_TWO_CHIP_LEN          1
#define DHA_DAW1_SIZE_ID_SYSDAW1_TWO_CHIP_OFFSET       30
#define DHA_DAW1_SIZE_ID_SYSDAW1_FOUR_CHIP_LEN         1
#define DHA_DAW1_SIZE_ID_SYSDAW1_FOUR_CHIP_OFFSET      29
#define DHA_DAW1_SIZE_ID_SYSDAW1_CPA_TWO_CHIP_LEN      1
#define DHA_DAW1_SIZE_ID_SYSDAW1_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW1_SIZE_ID_SYSDAW1_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW1_SIZE_ID_SYSDAW1_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW1_SIZE_ID_SYSDAW1_TWO_CONTI_PORT_LEN    1
#define DHA_DAW1_SIZE_ID_SYSDAW1_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW1_SIZE_ID_SYSDAW1_SIZE_LEN              5
#define DHA_DAW1_SIZE_ID_SYSDAW1_SIZE_OFFSET           16
#define DHA_DAW1_SIZE_ID_SYSDAW1_SKTID_LEN             2
#define DHA_DAW1_SIZE_ID_SYSDAW1_SKTID_OFFSET          12
#define DHA_DAW1_SIZE_ID_SYSDAW1_DIEID_LEN             2
#define DHA_DAW1_SIZE_ID_SYSDAW1_DIEID_OFFSET          8
#define DHA_DAW1_SIZE_ID_SYSDAW1_PORTID_LEN            5
#define DHA_DAW1_SIZE_ID_SYSDAW1_PORTID_OFFSET         0

#define DHA_DAW2_ADDR_SYSDAW2_ADDR_LEN    28
#define DHA_DAW2_ADDR_SYSDAW2_ADDR_OFFSET 0

#define DHA_DAW2_SIZE_ID_HOLE_EN2_LEN                  1
#define DHA_DAW2_SIZE_ID_HOLE_EN2_OFFSET               31
#define DHA_DAW2_SIZE_ID_SYSDAW2_TWO_CHIP_LEN          1
#define DHA_DAW2_SIZE_ID_SYSDAW2_TWO_CHIP_OFFSET       30
#define DHA_DAW2_SIZE_ID_SYSDAW2_FOUR_CHIP_LEN         1
#define DHA_DAW2_SIZE_ID_SYSDAW2_FOUR_CHIP_OFFSET      29
#define DHA_DAW2_SIZE_ID_SYSDAW2_CPA_TWO_CHIP_LEN      1
#define DHA_DAW2_SIZE_ID_SYSDAW2_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW2_SIZE_ID_SYSDAW2_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW2_SIZE_ID_SYSDAW2_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW2_SIZE_ID_SYSDAW2_TWO_CONTI_PORT_LEN    1
#define DHA_DAW2_SIZE_ID_SYSDAW2_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW2_SIZE_ID_SYSDAW2_SIZE_LEN              5
#define DHA_DAW2_SIZE_ID_SYSDAW2_SIZE_OFFSET           16
#define DHA_DAW2_SIZE_ID_SYSDAW2_SKTID_LEN             2
#define DHA_DAW2_SIZE_ID_SYSDAW2_SKTID_OFFSET          12
#define DHA_DAW2_SIZE_ID_SYSDAW2_DIEID_LEN             2
#define DHA_DAW2_SIZE_ID_SYSDAW2_DIEID_OFFSET          8
#define DHA_DAW2_SIZE_ID_SYSDAW2_PORTID_LEN            5
#define DHA_DAW2_SIZE_ID_SYSDAW2_PORTID_OFFSET         0

#define DHA_DAW3_ADDR_SYSDAW3_ADDR_LEN    28
#define DHA_DAW3_ADDR_SYSDAW3_ADDR_OFFSET 0

#define DHA_DAW3_SIZE_ID_HOLE_EN3_LEN                  1
#define DHA_DAW3_SIZE_ID_HOLE_EN3_OFFSET               31
#define DHA_DAW3_SIZE_ID_SYSDAW3_TWO_CHIP_LEN          1
#define DHA_DAW3_SIZE_ID_SYSDAW3_TWO_CHIP_OFFSET       30
#define DHA_DAW3_SIZE_ID_SYSDAW3_FOUR_CHIP_LEN         1
#define DHA_DAW3_SIZE_ID_SYSDAW3_FOUR_CHIP_OFFSET      29
#define DHA_DAW3_SIZE_ID_SYSDAW3_CPA_TWO_CHIP_LEN      1
#define DHA_DAW3_SIZE_ID_SYSDAW3_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW3_SIZE_ID_SYSDAW3_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW3_SIZE_ID_SYSDAW3_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW3_SIZE_ID_SYSDAW3_TWO_CONTI_PORT_LEN    1
#define DHA_DAW3_SIZE_ID_SYSDAW3_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW3_SIZE_ID_SYSDAW3_SIZE_LEN              5
#define DHA_DAW3_SIZE_ID_SYSDAW3_SIZE_OFFSET           16
#define DHA_DAW3_SIZE_ID_SYSDAW3_SKTID_LEN             2
#define DHA_DAW3_SIZE_ID_SYSDAW3_SKTID_OFFSET          12
#define DHA_DAW3_SIZE_ID_SYSDAW3_DIEID_LEN             2
#define DHA_DAW3_SIZE_ID_SYSDAW3_DIEID_OFFSET          8
#define DHA_DAW3_SIZE_ID_SYSDAW3_PORTID_LEN            5
#define DHA_DAW3_SIZE_ID_SYSDAW3_PORTID_OFFSET         0

#define DHA_DAW4_ADDR_SYSDAW4_ADDR_LEN    28
#define DHA_DAW4_ADDR_SYSDAW4_ADDR_OFFSET 0

#define DHA_DAW4_SIZE_ID_HOLE_EN4_LEN                  1
#define DHA_DAW4_SIZE_ID_HOLE_EN4_OFFSET               31
#define DHA_DAW4_SIZE_ID_SYSDAW4_TWO_CHIP_LEN          1
#define DHA_DAW4_SIZE_ID_SYSDAW4_TWO_CHIP_OFFSET       30
#define DHA_DAW4_SIZE_ID_SYSDAW4_FOUR_CHIP_LEN         1
#define DHA_DAW4_SIZE_ID_SYSDAW4_FOUR_CHIP_OFFSET      29
#define DHA_DAW4_SIZE_ID_SYSDAW4_CPA_TWO_CHIP_LEN      1
#define DHA_DAW4_SIZE_ID_SYSDAW4_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW4_SIZE_ID_SYSDAW4_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW4_SIZE_ID_SYSDAW4_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW4_SIZE_ID_SYSDAW4_TWO_CONTI_PORT_LEN    1
#define DHA_DAW4_SIZE_ID_SYSDAW4_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW4_SIZE_ID_SYSDAW4_SIZE_LEN              5
#define DHA_DAW4_SIZE_ID_SYSDAW4_SIZE_OFFSET           16
#define DHA_DAW4_SIZE_ID_SYSDAW4_SKTID_LEN             2
#define DHA_DAW4_SIZE_ID_SYSDAW4_SKTID_OFFSET          12
#define DHA_DAW4_SIZE_ID_SYSDAW4_DIEID_LEN             2
#define DHA_DAW4_SIZE_ID_SYSDAW4_DIEID_OFFSET          8
#define DHA_DAW4_SIZE_ID_SYSDAW4_PORTID_LEN            5
#define DHA_DAW4_SIZE_ID_SYSDAW4_PORTID_OFFSET         0

#define DHA_DAW5_ADDR_SYSDAW5_ADDR_LEN    28
#define DHA_DAW5_ADDR_SYSDAW5_ADDR_OFFSET 0

#define DHA_DAW5_SIZE_ID_HOLE_EN5_LEN                  1
#define DHA_DAW5_SIZE_ID_HOLE_EN5_OFFSET               31
#define DHA_DAW5_SIZE_ID_SYSDAW5_TWO_CHIP_LEN          1
#define DHA_DAW5_SIZE_ID_SYSDAW5_TWO_CHIP_OFFSET       30
#define DHA_DAW5_SIZE_ID_SYSDAW5_FOUR_CHIP_LEN         1
#define DHA_DAW5_SIZE_ID_SYSDAW5_FOUR_CHIP_OFFSET      29
#define DHA_DAW5_SIZE_ID_SYSDAW5_CPA_TWO_CHIP_LEN      1
#define DHA_DAW5_SIZE_ID_SYSDAW5_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW5_SIZE_ID_SYSDAW5_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW5_SIZE_ID_SYSDAW5_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW5_SIZE_ID_SYSDAW5_TWO_CONTI_PORT_LEN    1
#define DHA_DAW5_SIZE_ID_SYSDAW5_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW5_SIZE_ID_SYSDAW5_SIZE_LEN              5
#define DHA_DAW5_SIZE_ID_SYSDAW5_SIZE_OFFSET           16
#define DHA_DAW5_SIZE_ID_SYSDAW5_SKTID_LEN             2
#define DHA_DAW5_SIZE_ID_SYSDAW5_SKTID_OFFSET          12
#define DHA_DAW5_SIZE_ID_SYSDAW5_DIEID_LEN             2
#define DHA_DAW5_SIZE_ID_SYSDAW5_DIEID_OFFSET          8
#define DHA_DAW5_SIZE_ID_SYSDAW5_PORTID_LEN            5
#define DHA_DAW5_SIZE_ID_SYSDAW5_PORTID_OFFSET         0

#define DHA_DAW6_ADDR_SYSDAW6_ADDR_LEN    28
#define DHA_DAW6_ADDR_SYSDAW6_ADDR_OFFSET 0

#define DHA_DAW6_SIZE_ID_HOLE_EN6_LEN                  1
#define DHA_DAW6_SIZE_ID_HOLE_EN6_OFFSET               31
#define DHA_DAW6_SIZE_ID_SYSDAW6_TWO_CHIP_LEN          1
#define DHA_DAW6_SIZE_ID_SYSDAW6_TWO_CHIP_OFFSET       30
#define DHA_DAW6_SIZE_ID_SYSDAW6_FOUR_CHIP_LEN         1
#define DHA_DAW6_SIZE_ID_SYSDAW6_FOUR_CHIP_OFFSET      29
#define DHA_DAW6_SIZE_ID_SYSDAW6_CPA_TWO_CHIP_LEN      1
#define DHA_DAW6_SIZE_ID_SYSDAW6_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW6_SIZE_ID_SYSDAW6_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW6_SIZE_ID_SYSDAW6_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW6_SIZE_ID_SYSDAW6_TWO_CONTI_PORT_LEN    1
#define DHA_DAW6_SIZE_ID_SYSDAW6_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW6_SIZE_ID_SYSDAW6_SIZE_LEN              5
#define DHA_DAW6_SIZE_ID_SYSDAW6_SIZE_OFFSET           16
#define DHA_DAW6_SIZE_ID_SYSDAW6_SKTID_LEN             2
#define DHA_DAW6_SIZE_ID_SYSDAW6_SKTID_OFFSET          12
#define DHA_DAW6_SIZE_ID_SYSDAW6_DIEID_LEN             2
#define DHA_DAW6_SIZE_ID_SYSDAW6_DIEID_OFFSET          8
#define DHA_DAW6_SIZE_ID_SYSDAW6_PORTID_LEN            5
#define DHA_DAW6_SIZE_ID_SYSDAW6_PORTID_OFFSET         0

#define DHA_DAW7_ADDR_SYSDAW7_ADDR_LEN    28
#define DHA_DAW7_ADDR_SYSDAW7_ADDR_OFFSET 0

#define DHA_DAW7_SIZE_ID_HOLE_EN7_LEN                  1
#define DHA_DAW7_SIZE_ID_HOLE_EN7_OFFSET               31
#define DHA_DAW7_SIZE_ID_SYSDAW7_TWO_CHIP_LEN          1
#define DHA_DAW7_SIZE_ID_SYSDAW7_TWO_CHIP_OFFSET       30
#define DHA_DAW7_SIZE_ID_SYSDAW7_FOUR_CHIP_LEN         1
#define DHA_DAW7_SIZE_ID_SYSDAW7_FOUR_CHIP_OFFSET      29
#define DHA_DAW7_SIZE_ID_SYSDAW7_CPA_TWO_CHIP_LEN      1
#define DHA_DAW7_SIZE_ID_SYSDAW7_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW7_SIZE_ID_SYSDAW7_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW7_SIZE_ID_SYSDAW7_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW7_SIZE_ID_SYSDAW7_TWO_CONTI_PORT_LEN    1
#define DHA_DAW7_SIZE_ID_SYSDAW7_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW7_SIZE_ID_SYSDAW7_SIZE_LEN              5
#define DHA_DAW7_SIZE_ID_SYSDAW7_SIZE_OFFSET           16
#define DHA_DAW7_SIZE_ID_SYSDAW7_SKTID_LEN             2
#define DHA_DAW7_SIZE_ID_SYSDAW7_SKTID_OFFSET          12
#define DHA_DAW7_SIZE_ID_SYSDAW7_DIEID_LEN             2
#define DHA_DAW7_SIZE_ID_SYSDAW7_DIEID_OFFSET          8
#define DHA_DAW7_SIZE_ID_SYSDAW7_PORTID_LEN            5
#define DHA_DAW7_SIZE_ID_SYSDAW7_PORTID_OFFSET         0

#define DHA_DAW8_ADDR_SYSDAW8_ADDR_LEN    28
#define DHA_DAW8_ADDR_SYSDAW8_ADDR_OFFSET 0

#define DHA_DAW8_SIZE_ID_HOLE_EN8_LEN                  1
#define DHA_DAW8_SIZE_ID_HOLE_EN8_OFFSET               31
#define DHA_DAW8_SIZE_ID_SYSDAW8_TWO_CHIP_LEN          1
#define DHA_DAW8_SIZE_ID_SYSDAW8_TWO_CHIP_OFFSET       30
#define DHA_DAW8_SIZE_ID_SYSDAW8_FOUR_CHIP_LEN         1
#define DHA_DAW8_SIZE_ID_SYSDAW8_FOUR_CHIP_OFFSET      29
#define DHA_DAW8_SIZE_ID_SYSDAW8_CPA_TWO_CHIP_LEN      1
#define DHA_DAW8_SIZE_ID_SYSDAW8_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW8_SIZE_ID_SYSDAW8_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW8_SIZE_ID_SYSDAW8_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW8_SIZE_ID_SYSDAW8_TWO_CONTI_PORT_LEN    1
#define DHA_DAW8_SIZE_ID_SYSDAW8_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW8_SIZE_ID_SYSDAW8_SIZE_LEN              5
#define DHA_DAW8_SIZE_ID_SYSDAW8_SIZE_OFFSET           16
#define DHA_DAW8_SIZE_ID_SYSDAW8_SKTID_LEN             2
#define DHA_DAW8_SIZE_ID_SYSDAW8_SKTID_OFFSET          12
#define DHA_DAW8_SIZE_ID_SYSDAW8_DIEID_LEN             2
#define DHA_DAW8_SIZE_ID_SYSDAW8_DIEID_OFFSET          8
#define DHA_DAW8_SIZE_ID_SYSDAW8_PORTID_LEN            5
#define DHA_DAW8_SIZE_ID_SYSDAW8_PORTID_OFFSET         0

#define DHA_DAW9_ADDR_SYSDAW9_ADDR_LEN    28
#define DHA_DAW9_ADDR_SYSDAW9_ADDR_OFFSET 0

#define DHA_DAW9_SIZE_ID_HOLE_EN_LEN                   1
#define DHA_DAW9_SIZE_ID_HOLE_EN_OFFSET                31
#define DHA_DAW9_SIZE_ID_SYSDAW9_TWO_CHIP_LEN          1
#define DHA_DAW9_SIZE_ID_SYSDAW9_TWO_CHIP_OFFSET       30
#define DHA_DAW9_SIZE_ID_SYSDAW9_FOUR_CHIP_LEN         1
#define DHA_DAW9_SIZE_ID_SYSDAW9_FOUR_CHIP_OFFSET      29
#define DHA_DAW9_SIZE_ID_SYSDAW9_CPA_TWO_CHIP_LEN      1
#define DHA_DAW9_SIZE_ID_SYSDAW9_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW9_SIZE_ID_SYSDAW9_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW9_SIZE_ID_SYSDAW9_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW9_SIZE_ID_SYSDAW9_TWO_CONTI_PORT_LEN    1
#define DHA_DAW9_SIZE_ID_SYSDAW9_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW9_SIZE_ID_SYSDAW9_SIZE_LEN              5
#define DHA_DAW9_SIZE_ID_SYSDAW9_SIZE_OFFSET           16
#define DHA_DAW9_SIZE_ID_SYSDAW9_SKTID_LEN             2
#define DHA_DAW9_SIZE_ID_SYSDAW9_SKTID_OFFSET          12
#define DHA_DAW9_SIZE_ID_SYSDAW9_DIEID_LEN             2
#define DHA_DAW9_SIZE_ID_SYSDAW9_DIEID_OFFSET          8
#define DHA_DAW9_SIZE_ID_SYSDAW9_PORTID_LEN            5
#define DHA_DAW9_SIZE_ID_SYSDAW9_PORTID_OFFSET         0

#define DHA_DAW10_ADDR_SYSDAW10_ADDR_LEN    28
#define DHA_DAW10_ADDR_SYSDAW10_ADDR_OFFSET 0

#define DHA_DAW10_SIZE_ID_HOLE_EN10_LEN                  1
#define DHA_DAW10_SIZE_ID_HOLE_EN10_OFFSET               31
#define DHA_DAW10_SIZE_ID_SYSDAW10_TWO_CHIP_LEN          1
#define DHA_DAW10_SIZE_ID_SYSDAW10_TWO_CHIP_OFFSET       30
#define DHA_DAW10_SIZE_ID_SYSDAW10_FOUR_CHIP_LEN         1
#define DHA_DAW10_SIZE_ID_SYSDAW10_FOUR_CHIP_OFFSET      29
#define DHA_DAW10_SIZE_ID_SYSDAW10_CPA_TWO_CHIP_LEN      1
#define DHA_DAW10_SIZE_ID_SYSDAW10_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW10_SIZE_ID_SYSDAW10_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW10_SIZE_ID_SYSDAW10_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW10_SIZE_ID_SYSDAW10_TWO_CONTI_PORT_LEN    1
#define DHA_DAW10_SIZE_ID_SYSDAW10_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW10_SIZE_ID_SYSDAW10_SIZE_LEN              5
#define DHA_DAW10_SIZE_ID_SYSDAW10_SIZE_OFFSET           16
#define DHA_DAW10_SIZE_ID_SYSDAW10_SKTID_LEN             2
#define DHA_DAW10_SIZE_ID_SYSDAW10_SKTID_OFFSET          12
#define DHA_DAW10_SIZE_ID_SYSDAW10_DIEID_LEN             2
#define DHA_DAW10_SIZE_ID_SYSDAW10_DIEID_OFFSET          8
#define DHA_DAW10_SIZE_ID_SYSDAW10_PORTID_LEN            5
#define DHA_DAW10_SIZE_ID_SYSDAW10_PORTID_OFFSET         0

#define DHA_DAW11_ADDR_SYSDAW11_ADDR_LEN    28
#define DHA_DAW11_ADDR_SYSDAW11_ADDR_OFFSET 0

#define DHA_DAW11_SIZE_ID_HOLE_EN11_LEN                  1
#define DHA_DAW11_SIZE_ID_HOLE_EN11_OFFSET               31
#define DHA_DAW11_SIZE_ID_SYSDAW11_TWO_CHIP_LEN          1
#define DHA_DAW11_SIZE_ID_SYSDAW11_TWO_CHIP_OFFSET       30
#define DHA_DAW11_SIZE_ID_SYSDAW11_FOUR_CHIP_LEN         1
#define DHA_DAW11_SIZE_ID_SYSDAW11_FOUR_CHIP_OFFSET      29
#define DHA_DAW11_SIZE_ID_SYSDAW11_CPA_TWO_CHIP_LEN      1
#define DHA_DAW11_SIZE_ID_SYSDAW11_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW11_SIZE_ID_SYSDAW11_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW11_SIZE_ID_SYSDAW11_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW11_SIZE_ID_SYSDAW11_TWO_CONTI_PORT_LEN    1
#define DHA_DAW11_SIZE_ID_SYSDAW11_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW11_SIZE_ID_SYSDAW11_SIZE_LEN              5
#define DHA_DAW11_SIZE_ID_SYSDAW11_SIZE_OFFSET           16
#define DHA_DAW11_SIZE_ID_SYSDAW11_SKTID_LEN             2
#define DHA_DAW11_SIZE_ID_SYSDAW11_SKTID_OFFSET          12
#define DHA_DAW11_SIZE_ID_SYSDAW11_DIEID_LEN             2
#define DHA_DAW11_SIZE_ID_SYSDAW11_DIEID_OFFSET          8
#define DHA_DAW11_SIZE_ID_SYSDAW11_PORTID_LEN            5
#define DHA_DAW11_SIZE_ID_SYSDAW11_PORTID_OFFSET         0

#define DHA_DAW12_ADDR_SYSDAW12_ADDR_LEN    28
#define DHA_DAW12_ADDR_SYSDAW12_ADDR_OFFSET 0

#define DHA_DAW12_SIZE_ID_HOLE_EN12_LEN                  1
#define DHA_DAW12_SIZE_ID_HOLE_EN12_OFFSET               31
#define DHA_DAW12_SIZE_ID_SYSDAW12_TWO_CHIP_LEN          1
#define DHA_DAW12_SIZE_ID_SYSDAW12_TWO_CHIP_OFFSET       30
#define DHA_DAW12_SIZE_ID_SYSDAW12_FOUR_CHIP_LEN         1
#define DHA_DAW12_SIZE_ID_SYSDAW12_FOUR_CHIP_OFFSET      29
#define DHA_DAW12_SIZE_ID_SYSDAW12_CPA_TWO_CHIP_LEN      1
#define DHA_DAW12_SIZE_ID_SYSDAW12_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW12_SIZE_ID_SYSDAW12_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW12_SIZE_ID_SYSDAW12_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW12_SIZE_ID_SYSDAW12_TWO_CONTI_PORT_LEN    1
#define DHA_DAW12_SIZE_ID_SYSDAW12_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW12_SIZE_ID_SYSDAW12_SIZE_LEN              5
#define DHA_DAW12_SIZE_ID_SYSDAW12_SIZE_OFFSET           16
#define DHA_DAW12_SIZE_ID_SYSDAW12_SKTID_LEN             2
#define DHA_DAW12_SIZE_ID_SYSDAW12_SKTID_OFFSET          12
#define DHA_DAW12_SIZE_ID_SYSDAW12_DIEID_LEN             2
#define DHA_DAW12_SIZE_ID_SYSDAW12_DIEID_OFFSET          8
#define DHA_DAW12_SIZE_ID_SYSDAW12_PORTID_LEN            5
#define DHA_DAW12_SIZE_ID_SYSDAW12_PORTID_OFFSET         0

#define DHA_DAW13_ADDR_SYSDAW13_ADDR_LEN    28
#define DHA_DAW13_ADDR_SYSDAW13_ADDR_OFFSET 0

#define DHA_DAW13_SIZE_ID_HOLE_EN13_LEN                  1
#define DHA_DAW13_SIZE_ID_HOLE_EN13_OFFSET               31
#define DHA_DAW13_SIZE_ID_SYSDAW13_TWO_CHIP_LEN          1
#define DHA_DAW13_SIZE_ID_SYSDAW13_TWO_CHIP_OFFSET       30
#define DHA_DAW13_SIZE_ID_SYSDAW13_FOUR_CHIP_LEN         1
#define DHA_DAW13_SIZE_ID_SYSDAW13_FOUR_CHIP_OFFSET      29
#define DHA_DAW13_SIZE_ID_SYSDAW13_CPA_TWO_CHIP_LEN      1
#define DHA_DAW13_SIZE_ID_SYSDAW13_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW13_SIZE_ID_SYSDAW13_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW13_SIZE_ID_SYSDAW13_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW13_SIZE_ID_SYSDAW13_TWO_CONTI_PORT_LEN    1
#define DHA_DAW13_SIZE_ID_SYSDAW13_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW13_SIZE_ID_SYSDAW13_SIZE_LEN              5
#define DHA_DAW13_SIZE_ID_SYSDAW13_SIZE_OFFSET           16
#define DHA_DAW13_SIZE_ID_SYSDAW13_SKTID_LEN             2
#define DHA_DAW13_SIZE_ID_SYSDAW13_SKTID_OFFSET          12
#define DHA_DAW13_SIZE_ID_SYSDAW13_DIEID_LEN             2
#define DHA_DAW13_SIZE_ID_SYSDAW13_DIEID_OFFSET          8
#define DHA_DAW13_SIZE_ID_SYSDAW13_PORTID_LEN            5
#define DHA_DAW13_SIZE_ID_SYSDAW13_PORTID_OFFSET         0

#define DHA_DAW14_ADDR_SYSDAW14_ADDR_LEN    28
#define DHA_DAW14_ADDR_SYSDAW14_ADDR_OFFSET 0

#define DHA_DAW14_SIZE_ID_HOLE_EN14_LEN                  1
#define DHA_DAW14_SIZE_ID_HOLE_EN14_OFFSET               31
#define DHA_DAW14_SIZE_ID_SYSDAW14_TWO_CHIP_LEN          1
#define DHA_DAW14_SIZE_ID_SYSDAW14_TWO_CHIP_OFFSET       30
#define DHA_DAW14_SIZE_ID_SYSDAW14_FOUR_CHIP_LEN         1
#define DHA_DAW14_SIZE_ID_SYSDAW14_FOUR_CHIP_OFFSET      29
#define DHA_DAW14_SIZE_ID_SYSDAW14_CPA_TWO_CHIP_LEN      1
#define DHA_DAW14_SIZE_ID_SYSDAW14_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW14_SIZE_ID_SYSDAW14_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW14_SIZE_ID_SYSDAW14_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW14_SIZE_ID_SYSDAW14_TWO_CONTI_PORT_LEN    1
#define DHA_DAW14_SIZE_ID_SYSDAW14_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW14_SIZE_ID_SYSDAW14_SIZE_LEN              5
#define DHA_DAW14_SIZE_ID_SYSDAW14_SIZE_OFFSET           16
#define DHA_DAW14_SIZE_ID_SYSDAW14_SKTID_LEN             2
#define DHA_DAW14_SIZE_ID_SYSDAW14_SKTID_OFFSET          12
#define DHA_DAW14_SIZE_ID_SYSDAW14_DIEID_LEN             2
#define DHA_DAW14_SIZE_ID_SYSDAW14_DIEID_OFFSET          8
#define DHA_DAW14_SIZE_ID_SYSDAW14_PORTID_LEN            5
#define DHA_DAW14_SIZE_ID_SYSDAW14_PORTID_OFFSET         0

#define DHA_DAW15_ADDR_SYSDAW15_ADDR_LEN    28
#define DHA_DAW15_ADDR_SYSDAW15_ADDR_OFFSET 0

#define DHA_DAW15_SIZE_ID_HOLE_EN15_LEN                  1
#define DHA_DAW15_SIZE_ID_HOLE_EN15_OFFSET               31
#define DHA_DAW15_SIZE_ID_SYSDAW15_TWO_CHIP_LEN          1
#define DHA_DAW15_SIZE_ID_SYSDAW15_TWO_CHIP_OFFSET       30
#define DHA_DAW15_SIZE_ID_SYSDAW15_FOUR_CHIP_LEN         1
#define DHA_DAW15_SIZE_ID_SYSDAW15_FOUR_CHIP_OFFSET      29
#define DHA_DAW15_SIZE_ID_SYSDAW15_CPA_TWO_CHIP_LEN      1
#define DHA_DAW15_SIZE_ID_SYSDAW15_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW15_SIZE_ID_SYSDAW15_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW15_SIZE_ID_SYSDAW15_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW15_SIZE_ID_SYSDAW15_TWO_CONTI_PORT_LEN    1
#define DHA_DAW15_SIZE_ID_SYSDAW15_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW15_SIZE_ID_SYSDAW15_SIZE_LEN              5
#define DHA_DAW15_SIZE_ID_SYSDAW15_SIZE_OFFSET           16
#define DHA_DAW15_SIZE_ID_SYSDAW15_SKTID_LEN             2
#define DHA_DAW15_SIZE_ID_SYSDAW15_SKTID_OFFSET          12
#define DHA_DAW15_SIZE_ID_SYSDAW15_DIEID_LEN             2
#define DHA_DAW15_SIZE_ID_SYSDAW15_DIEID_OFFSET          8
#define DHA_DAW15_SIZE_ID_SYSDAW15_PORTID_LEN            5
#define DHA_DAW15_SIZE_ID_SYSDAW15_PORTID_OFFSET         0

#define DHA_DAW16_ADDR_SYSDAW16_ADDR_LEN    28
#define DHA_DAW16_ADDR_SYSDAW16_ADDR_OFFSET 0

#define DHA_DAW16_SIZE_ID_HOLE_EN16_LEN                  1
#define DHA_DAW16_SIZE_ID_HOLE_EN16_OFFSET               31
#define DHA_DAW16_SIZE_ID_SYSDAW16_TWO_CHIP_LEN          1
#define DHA_DAW16_SIZE_ID_SYSDAW16_TWO_CHIP_OFFSET       30
#define DHA_DAW16_SIZE_ID_SYSDAW16_FOUR_CHIP_LEN         1
#define DHA_DAW16_SIZE_ID_SYSDAW16_FOUR_CHIP_OFFSET      29
#define DHA_DAW16_SIZE_ID_SYSDAW16_CPA_TWO_CHIP_LEN      1
#define DHA_DAW16_SIZE_ID_SYSDAW16_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW16_SIZE_ID_SYSDAW16_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW16_SIZE_ID_SYSDAW16_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW16_SIZE_ID_SYSDAW16_TWO_CONTI_PORT_LEN    1
#define DHA_DAW16_SIZE_ID_SYSDAW16_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW16_SIZE_ID_SYSDAW16_SIZE_LEN              5
#define DHA_DAW16_SIZE_ID_SYSDAW16_SIZE_OFFSET           16
#define DHA_DAW16_SIZE_ID_SYSDAW16_SKTID_LEN             2
#define DHA_DAW16_SIZE_ID_SYSDAW16_SKTID_OFFSET          12
#define DHA_DAW16_SIZE_ID_SYSDAW16_DIEID_LEN             2
#define DHA_DAW16_SIZE_ID_SYSDAW16_DIEID_OFFSET          8
#define DHA_DAW16_SIZE_ID_SYSDAW16_PORTID_LEN            5
#define DHA_DAW16_SIZE_ID_SYSDAW16_PORTID_OFFSET         0

#define DHA_DAW17_ADDR_SYSDAW17_ADDR_LEN    28
#define DHA_DAW17_ADDR_SYSDAW17_ADDR_OFFSET 0

#define DHA_DAW17_SIZE_ID_HOLE_EN17_LEN                  1
#define DHA_DAW17_SIZE_ID_HOLE_EN17_OFFSET               31
#define DHA_DAW17_SIZE_ID_SYSDAW17_TWO_CHIP_LEN          1
#define DHA_DAW17_SIZE_ID_SYSDAW17_TWO_CHIP_OFFSET       30
#define DHA_DAW17_SIZE_ID_SYSDAW17_FOUR_CHIP_LEN         1
#define DHA_DAW17_SIZE_ID_SYSDAW17_FOUR_CHIP_OFFSET      29
#define DHA_DAW17_SIZE_ID_SYSDAW17_CPA_TWO_CHIP_LEN      1
#define DHA_DAW17_SIZE_ID_SYSDAW17_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW17_SIZE_ID_SYSDAW17_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW17_SIZE_ID_SYSDAW17_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW17_SIZE_ID_SYSDAW17_TWO_CONTI_PORT_LEN    1
#define DHA_DAW17_SIZE_ID_SYSDAW17_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW17_SIZE_ID_SYSDAW17_SIZE_LEN              5
#define DHA_DAW17_SIZE_ID_SYSDAW17_SIZE_OFFSET           16
#define DHA_DAW17_SIZE_ID_SYSDAW17_SKTID_LEN             2
#define DHA_DAW17_SIZE_ID_SYSDAW17_SKTID_OFFSET          12
#define DHA_DAW17_SIZE_ID_SYSDAW17_DIEID_LEN             2
#define DHA_DAW17_SIZE_ID_SYSDAW17_DIEID_OFFSET          8
#define DHA_DAW17_SIZE_ID_SYSDAW17_PORTID_LEN            5
#define DHA_DAW17_SIZE_ID_SYSDAW17_PORTID_OFFSET         0

#define DHA_DAW18_ADDR_SYSDAW18_ADDR_LEN    28
#define DHA_DAW18_ADDR_SYSDAW18_ADDR_OFFSET 0

#define DHA_DAW18_SIZE_ID_HOLE_EN18_LEN                  1
#define DHA_DAW18_SIZE_ID_HOLE_EN18_OFFSET               31
#define DHA_DAW18_SIZE_ID_SYSDAW18_TWO_CHIP_LEN          1
#define DHA_DAW18_SIZE_ID_SYSDAW18_TWO_CHIP_OFFSET       30
#define DHA_DAW18_SIZE_ID_SYSDAW18_FOUR_CHIP_LEN         1
#define DHA_DAW18_SIZE_ID_SYSDAW18_FOUR_CHIP_OFFSET      29
#define DHA_DAW18_SIZE_ID_SYSDAW18_CPA_TWO_CHIP_LEN      1
#define DHA_DAW18_SIZE_ID_SYSDAW18_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW18_SIZE_ID_SYSDAW18_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW18_SIZE_ID_SYSDAW18_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW18_SIZE_ID_SYSDAW18_TWO_CONTI_PORT_LEN    1
#define DHA_DAW18_SIZE_ID_SYSDAW18_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW18_SIZE_ID_SYSDAW18_SIZE_LEN              5
#define DHA_DAW18_SIZE_ID_SYSDAW18_SIZE_OFFSET           16
#define DHA_DAW18_SIZE_ID_SYSDAW18_SKTID_LEN             2
#define DHA_DAW18_SIZE_ID_SYSDAW18_SKTID_OFFSET          12
#define DHA_DAW18_SIZE_ID_SYSDAW18_DIEID_LEN             2
#define DHA_DAW18_SIZE_ID_SYSDAW18_DIEID_OFFSET          8
#define DHA_DAW18_SIZE_ID_SYSDAW18_PORTID_LEN            5
#define DHA_DAW18_SIZE_ID_SYSDAW18_PORTID_OFFSET         0

#define DHA_DAW19_ADDR_SYSDAW19_ADDR_LEN    28
#define DHA_DAW19_ADDR_SYSDAW19_ADDR_OFFSET 0

#define DHA_DAW19_SIZE_ID_HOLE_EN19_LEN                  1
#define DHA_DAW19_SIZE_ID_HOLE_EN19_OFFSET               31
#define DHA_DAW19_SIZE_ID_SYSDAW19_TWO_CHIP_LEN          1
#define DHA_DAW19_SIZE_ID_SYSDAW19_TWO_CHIP_OFFSET       30
#define DHA_DAW19_SIZE_ID_SYSDAW19_FOUR_CHIP_LEN         1
#define DHA_DAW19_SIZE_ID_SYSDAW19_FOUR_CHIP_OFFSET      29
#define DHA_DAW19_SIZE_ID_SYSDAW19_CPA_TWO_CHIP_LEN      1
#define DHA_DAW19_SIZE_ID_SYSDAW19_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW19_SIZE_ID_SYSDAW19_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW19_SIZE_ID_SYSDAW19_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW19_SIZE_ID_SYSDAW19_TWO_CONTI_PORT_LEN    1
#define DHA_DAW19_SIZE_ID_SYSDAW19_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW19_SIZE_ID_SYSDAW19_SIZE_LEN              5
#define DHA_DAW19_SIZE_ID_SYSDAW19_SIZE_OFFSET           16
#define DHA_DAW19_SIZE_ID_SYSDAW19_SKTID_LEN             2
#define DHA_DAW19_SIZE_ID_SYSDAW19_SKTID_OFFSET          12
#define DHA_DAW19_SIZE_ID_SYSDAW19_DIEID_LEN             2
#define DHA_DAW19_SIZE_ID_SYSDAW19_DIEID_OFFSET          8
#define DHA_DAW19_SIZE_ID_SYSDAW19_PORTID_LEN            5
#define DHA_DAW19_SIZE_ID_SYSDAW19_PORTID_OFFSET         0

#define DHA_DAW20_ADDR_SYSDAW20_ADDR_LEN    28
#define DHA_DAW20_ADDR_SYSDAW20_ADDR_OFFSET 0

#define DHA_DAW20_SIZE_ID_HOLE_EN20_LEN                  1
#define DHA_DAW20_SIZE_ID_HOLE_EN20_OFFSET               31
#define DHA_DAW20_SIZE_ID_SYSDAW20_TWO_CHIP_LEN          1
#define DHA_DAW20_SIZE_ID_SYSDAW20_TWO_CHIP_OFFSET       30
#define DHA_DAW20_SIZE_ID_SYSDAW20_FOUR_CHIP_LEN         1
#define DHA_DAW20_SIZE_ID_SYSDAW20_FOUR_CHIP_OFFSET      29
#define DHA_DAW20_SIZE_ID_SYSDAW20_CPA_TWO_CHIP_LEN      1
#define DHA_DAW20_SIZE_ID_SYSDAW20_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW20_SIZE_ID_SYSDAW20_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW20_SIZE_ID_SYSDAW20_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW20_SIZE_ID_SYSDAW20_TWO_CONTI_PORT_LEN    1
#define DHA_DAW20_SIZE_ID_SYSDAW20_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW20_SIZE_ID_SYSDAW20_SIZE_LEN              5
#define DHA_DAW20_SIZE_ID_SYSDAW20_SIZE_OFFSET           16
#define DHA_DAW20_SIZE_ID_SYSDAW20_SKTID_LEN             2
#define DHA_DAW20_SIZE_ID_SYSDAW20_SKTID_OFFSET          12
#define DHA_DAW20_SIZE_ID_SYSDAW20_DIEID_LEN             2
#define DHA_DAW20_SIZE_ID_SYSDAW20_DIEID_OFFSET          8
#define DHA_DAW20_SIZE_ID_SYSDAW20_PORTID_LEN            5
#define DHA_DAW20_SIZE_ID_SYSDAW20_PORTID_OFFSET         0

#define DHA_DAW21_ADDR_SYSDAW21_ADDR_LEN    28
#define DHA_DAW21_ADDR_SYSDAW21_ADDR_OFFSET 0

#define DHA_DAW21_SIZE_ID_HOLE_EN21_LEN                  1
#define DHA_DAW21_SIZE_ID_HOLE_EN21_OFFSET               31
#define DHA_DAW21_SIZE_ID_SYSDAW21_TWO_CHIP_LEN          1
#define DHA_DAW21_SIZE_ID_SYSDAW21_TWO_CHIP_OFFSET       30
#define DHA_DAW21_SIZE_ID_SYSDAW21_FOUR_CHIP_LEN         1
#define DHA_DAW21_SIZE_ID_SYSDAW21_FOUR_CHIP_OFFSET      29
#define DHA_DAW21_SIZE_ID_SYSDAW21_CPA_TWO_CHIP_LEN      1
#define DHA_DAW21_SIZE_ID_SYSDAW21_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW21_SIZE_ID_SYSDAW21_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW21_SIZE_ID_SYSDAW21_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW21_SIZE_ID_SYSDAW21_TWO_CONTI_PORT_LEN    1
#define DHA_DAW21_SIZE_ID_SYSDAW21_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW21_SIZE_ID_SYSDAW21_SIZE_LEN              5
#define DHA_DAW21_SIZE_ID_SYSDAW21_SIZE_OFFSET           16
#define DHA_DAW21_SIZE_ID_SYSDAW21_SKTID_LEN             2
#define DHA_DAW21_SIZE_ID_SYSDAW21_SKTID_OFFSET          12
#define DHA_DAW21_SIZE_ID_SYSDAW21_DIEID_LEN             2
#define DHA_DAW21_SIZE_ID_SYSDAW21_DIEID_OFFSET          8
#define DHA_DAW21_SIZE_ID_SYSDAW21_PORTID_LEN            5
#define DHA_DAW21_SIZE_ID_SYSDAW21_PORTID_OFFSET         0

#define DHA_DAW22_ADDR_SYSDAW22_ADDR_LEN    28
#define DHA_DAW22_ADDR_SYSDAW22_ADDR_OFFSET 0

#define DHA_DAW22_SIZE_ID_HOLE_EN22_LEN                  1
#define DHA_DAW22_SIZE_ID_HOLE_EN22_OFFSET               31
#define DHA_DAW22_SIZE_ID_SYSDAW22_TWO_CHIP_LEN          1
#define DHA_DAW22_SIZE_ID_SYSDAW22_TWO_CHIP_OFFSET       30
#define DHA_DAW22_SIZE_ID_SYSDAW22_FOUR_CHIP_LEN         1
#define DHA_DAW22_SIZE_ID_SYSDAW22_FOUR_CHIP_OFFSET      29
#define DHA_DAW22_SIZE_ID_SYSDAW22_CPA_TWO_CHIP_LEN      1
#define DHA_DAW22_SIZE_ID_SYSDAW22_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW22_SIZE_ID_SYSDAW22_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW22_SIZE_ID_SYSDAW22_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW22_SIZE_ID_SYSDAW22_TWO_CONTI_PORT_LEN    1
#define DHA_DAW22_SIZE_ID_SYSDAW22_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW22_SIZE_ID_SYSDAW22_SIZE_LEN              5
#define DHA_DAW22_SIZE_ID_SYSDAW22_SIZE_OFFSET           16
#define DHA_DAW22_SIZE_ID_SYSDAW22_SKTID_LEN             2
#define DHA_DAW22_SIZE_ID_SYSDAW22_SKTID_OFFSET          12
#define DHA_DAW22_SIZE_ID_SYSDAW22_DIEID_LEN             2
#define DHA_DAW22_SIZE_ID_SYSDAW22_DIEID_OFFSET          8
#define DHA_DAW22_SIZE_ID_SYSDAW22_PORTID_LEN            5
#define DHA_DAW22_SIZE_ID_SYSDAW22_PORTID_OFFSET         0

#define DHA_DAW23_ADDR_SYSDAW23_ADDR_LEN    28
#define DHA_DAW23_ADDR_SYSDAW23_ADDR_OFFSET 0

#define DHA_DAW23_SIZE_ID_HOLE_EN23_LEN                  1
#define DHA_DAW23_SIZE_ID_HOLE_EN23_OFFSET               31
#define DHA_DAW23_SIZE_ID_SYSDAW23_TWO_CHIP_LEN          1
#define DHA_DAW23_SIZE_ID_SYSDAW23_TWO_CHIP_OFFSET       30
#define DHA_DAW23_SIZE_ID_SYSDAW23_FOUR_CHIP_LEN         1
#define DHA_DAW23_SIZE_ID_SYSDAW23_FOUR_CHIP_OFFSET      29
#define DHA_DAW23_SIZE_ID_SYSDAW23_CPA_TWO_CHIP_LEN      1
#define DHA_DAW23_SIZE_ID_SYSDAW23_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW23_SIZE_ID_SYSDAW23_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW23_SIZE_ID_SYSDAW23_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW23_SIZE_ID_SYSDAW23_TWO_CONTI_PORT_LEN    1
#define DHA_DAW23_SIZE_ID_SYSDAW23_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW23_SIZE_ID_SYSDAW23_SIZE_LEN              5
#define DHA_DAW23_SIZE_ID_SYSDAW23_SIZE_OFFSET           16
#define DHA_DAW23_SIZE_ID_SYSDAW23_SKTID_LEN             2
#define DHA_DAW23_SIZE_ID_SYSDAW23_SKTID_OFFSET          12
#define DHA_DAW23_SIZE_ID_SYSDAW23_DIEID_LEN             2
#define DHA_DAW23_SIZE_ID_SYSDAW23_DIEID_OFFSET          8
#define DHA_DAW23_SIZE_ID_SYSDAW23_PORTID_LEN            5
#define DHA_DAW23_SIZE_ID_SYSDAW23_PORTID_OFFSET         0

#define DHA_DAW24_ADDR_SYSDAW24_ADDR_LEN    28
#define DHA_DAW24_ADDR_SYSDAW24_ADDR_OFFSET 0

#define DHA_DAW24_SIZE_ID_HOLE_EN24_LEN                  1
#define DHA_DAW24_SIZE_ID_HOLE_EN24_OFFSET               31
#define DHA_DAW24_SIZE_ID_SYSDAW24_TWO_CHIP_LEN          1
#define DHA_DAW24_SIZE_ID_SYSDAW24_TWO_CHIP_OFFSET       30
#define DHA_DAW24_SIZE_ID_SYSDAW24_FOUR_CHIP_LEN         1
#define DHA_DAW24_SIZE_ID_SYSDAW24_FOUR_CHIP_OFFSET      29
#define DHA_DAW24_SIZE_ID_SYSDAW24_CPA_TWO_CHIP_LEN      1
#define DHA_DAW24_SIZE_ID_SYSDAW24_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW24_SIZE_ID_SYSDAW24_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW24_SIZE_ID_SYSDAW24_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW24_SIZE_ID_SYSDAW24_TWO_CONTI_PORT_LEN    1
#define DHA_DAW24_SIZE_ID_SYSDAW24_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW24_SIZE_ID_SYSDAW24_SIZE_LEN              5
#define DHA_DAW24_SIZE_ID_SYSDAW24_SIZE_OFFSET           16
#define DHA_DAW24_SIZE_ID_SYSDAW24_SKTID_LEN             2
#define DHA_DAW24_SIZE_ID_SYSDAW24_SKTID_OFFSET          12
#define DHA_DAW24_SIZE_ID_SYSDAW24_DIEID_LEN             2
#define DHA_DAW24_SIZE_ID_SYSDAW24_DIEID_OFFSET          8
#define DHA_DAW24_SIZE_ID_SYSDAW24_PORTID_LEN            5
#define DHA_DAW24_SIZE_ID_SYSDAW24_PORTID_OFFSET         0

#define DHA_DAW25_ADDR_SYSDAW25_ADDR_LEN    28
#define DHA_DAW25_ADDR_SYSDAW25_ADDR_OFFSET 0

#define DHA_DAW25_SIZE_ID_HOLE_EN25_LEN                  1
#define DHA_DAW25_SIZE_ID_HOLE_EN25_OFFSET               31
#define DHA_DAW25_SIZE_ID_SYSDAW25_TWO_CHIP_LEN          1
#define DHA_DAW25_SIZE_ID_SYSDAW25_TWO_CHIP_OFFSET       30
#define DHA_DAW25_SIZE_ID_SYSDAW25_FOUR_CHIP_LEN         1
#define DHA_DAW25_SIZE_ID_SYSDAW25_FOUR_CHIP_OFFSET      29
#define DHA_DAW25_SIZE_ID_SYSDAW25_CPA_TWO_CHIP_LEN      1
#define DHA_DAW25_SIZE_ID_SYSDAW25_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW25_SIZE_ID_SYSDAW25_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW25_SIZE_ID_SYSDAW25_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW25_SIZE_ID_SYSDAW25_TWO_CONTI_PORT_LEN    1
#define DHA_DAW25_SIZE_ID_SYSDAW25_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW25_SIZE_ID_SYSDAW25_SIZE_LEN              5
#define DHA_DAW25_SIZE_ID_SYSDAW25_SIZE_OFFSET           16
#define DHA_DAW25_SIZE_ID_SYSDAW25_SKTID_LEN             2
#define DHA_DAW25_SIZE_ID_SYSDAW25_SKTID_OFFSET          12
#define DHA_DAW25_SIZE_ID_SYSDAW25_DIEID_LEN             2
#define DHA_DAW25_SIZE_ID_SYSDAW25_DIEID_OFFSET          8
#define DHA_DAW25_SIZE_ID_SYSDAW25_PORTID_LEN            5
#define DHA_DAW25_SIZE_ID_SYSDAW25_PORTID_OFFSET         0

#define DHA_DAW26_ADDR_SYSDAW26_ADDR_LEN    28
#define DHA_DAW26_ADDR_SYSDAW26_ADDR_OFFSET 0

#define DHA_DAW26_SIZE_ID_HOLE_EN26_LEN                  1
#define DHA_DAW26_SIZE_ID_HOLE_EN26_OFFSET               31
#define DHA_DAW26_SIZE_ID_SYSDAW26_TWO_CHIP_LEN          1
#define DHA_DAW26_SIZE_ID_SYSDAW26_TWO_CHIP_OFFSET       30
#define DHA_DAW26_SIZE_ID_SYSDAW26_FOUR_CHIP_LEN         1
#define DHA_DAW26_SIZE_ID_SYSDAW26_FOUR_CHIP_OFFSET      29
#define DHA_DAW26_SIZE_ID_SYSDAW26_CPA_TWO_CHIP_LEN      1
#define DHA_DAW26_SIZE_ID_SYSDAW26_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW26_SIZE_ID_SYSDAW26_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW26_SIZE_ID_SYSDAW26_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW26_SIZE_ID_SYSDAW26_TWO_CONTI_PORT_LEN    1
#define DHA_DAW26_SIZE_ID_SYSDAW26_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW26_SIZE_ID_SYSDAW26_SIZE_LEN              5
#define DHA_DAW26_SIZE_ID_SYSDAW26_SIZE_OFFSET           16
#define DHA_DAW26_SIZE_ID_SYSDAW26_SKTID_LEN             2
#define DHA_DAW26_SIZE_ID_SYSDAW26_SKTID_OFFSET          12
#define DHA_DAW26_SIZE_ID_SYSDAW26_DIEID_LEN             2
#define DHA_DAW26_SIZE_ID_SYSDAW26_DIEID_OFFSET          8
#define DHA_DAW26_SIZE_ID_SYSDAW26_PORTID_LEN            5
#define DHA_DAW26_SIZE_ID_SYSDAW26_PORTID_OFFSET         0

#define DHA_DAW27_ADDR_SYSDAW27_ADDR_LEN    28
#define DHA_DAW27_ADDR_SYSDAW27_ADDR_OFFSET 0

#define DHA_DAW27_SIZE_ID_HOLE_EN27_LEN                  1
#define DHA_DAW27_SIZE_ID_HOLE_EN27_OFFSET               31
#define DHA_DAW27_SIZE_ID_SYSDAW27_TWO_CHIP_LEN          1
#define DHA_DAW27_SIZE_ID_SYSDAW27_TWO_CHIP_OFFSET       30
#define DHA_DAW27_SIZE_ID_SYSDAW27_FOUR_CHIP_LEN         1
#define DHA_DAW27_SIZE_ID_SYSDAW27_FOUR_CHIP_OFFSET      29
#define DHA_DAW27_SIZE_ID_SYSDAW27_CPA_TWO_CHIP_LEN      1
#define DHA_DAW27_SIZE_ID_SYSDAW27_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW27_SIZE_ID_SYSDAW27_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW27_SIZE_ID_SYSDAW27_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW27_SIZE_ID_SYSDAW27_TWO_CONTI_PORT_LEN    1
#define DHA_DAW27_SIZE_ID_SYSDAW27_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW27_SIZE_ID_SYSDAW27_SIZE_LEN              5
#define DHA_DAW27_SIZE_ID_SYSDAW27_SIZE_OFFSET           16
#define DHA_DAW27_SIZE_ID_SYSDAW27_SKTID_LEN             2
#define DHA_DAW27_SIZE_ID_SYSDAW27_SKTID_OFFSET          12
#define DHA_DAW27_SIZE_ID_SYSDAW27_DIEID_LEN             2
#define DHA_DAW27_SIZE_ID_SYSDAW27_DIEID_OFFSET          8
#define DHA_DAW27_SIZE_ID_SYSDAW27_PORTID_LEN            5
#define DHA_DAW27_SIZE_ID_SYSDAW27_PORTID_OFFSET         0

#define DHA_DAW28_ADDR_SYSDAW28_ADDR_LEN    28
#define DHA_DAW28_ADDR_SYSDAW28_ADDR_OFFSET 0

#define DHA_DAW28_SIZE_ID_HOLE_EN28_LEN                  1
#define DHA_DAW28_SIZE_ID_HOLE_EN28_OFFSET               31
#define DHA_DAW28_SIZE_ID_SYSDAW28_TWO_CHIP_LEN          1
#define DHA_DAW28_SIZE_ID_SYSDAW28_TWO_CHIP_OFFSET       30
#define DHA_DAW28_SIZE_ID_SYSDAW28_FOUR_CHIP_LEN         1
#define DHA_DAW28_SIZE_ID_SYSDAW28_FOUR_CHIP_OFFSET      29
#define DHA_DAW28_SIZE_ID_SYSDAW28_CPA_TWO_CHIP_LEN      1
#define DHA_DAW28_SIZE_ID_SYSDAW28_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW28_SIZE_ID_SYSDAW28_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW28_SIZE_ID_SYSDAW28_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW28_SIZE_ID_SYSDAW28_TWO_CONTI_PORT_LEN    1
#define DHA_DAW28_SIZE_ID_SYSDAW28_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW28_SIZE_ID_SYSDAW28_SIZE_LEN              5
#define DHA_DAW28_SIZE_ID_SYSDAW28_SIZE_OFFSET           16
#define DHA_DAW28_SIZE_ID_SYSDAW28_SKTID_LEN             2
#define DHA_DAW28_SIZE_ID_SYSDAW28_SKTID_OFFSET          12
#define DHA_DAW28_SIZE_ID_SYSDAW28_DIEID_LEN             2
#define DHA_DAW28_SIZE_ID_SYSDAW28_DIEID_OFFSET          8
#define DHA_DAW28_SIZE_ID_SYSDAW28_PORTID_LEN            5
#define DHA_DAW28_SIZE_ID_SYSDAW28_PORTID_OFFSET         0

#define DHA_DAW29_ADDR_SYSDAW29_ADDR_LEN    28
#define DHA_DAW29_ADDR_SYSDAW29_ADDR_OFFSET 0

#define DHA_DAW29_SIZE_ID_HOLE_EN29_LEN                  1
#define DHA_DAW29_SIZE_ID_HOLE_EN29_OFFSET               31
#define DHA_DAW29_SIZE_ID_SYSDAW29_TWO_CHIP_LEN          1
#define DHA_DAW29_SIZE_ID_SYSDAW29_TWO_CHIP_OFFSET       30
#define DHA_DAW29_SIZE_ID_SYSDAW29_FOUR_CHIP_LEN         1
#define DHA_DAW29_SIZE_ID_SYSDAW29_FOUR_CHIP_OFFSET      29
#define DHA_DAW29_SIZE_ID_SYSDAW29_CPA_TWO_CHIP_LEN      1
#define DHA_DAW29_SIZE_ID_SYSDAW29_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW29_SIZE_ID_SYSDAW29_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW29_SIZE_ID_SYSDAW29_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW29_SIZE_ID_SYSDAW29_TWO_CONTI_PORT_LEN    1
#define DHA_DAW29_SIZE_ID_SYSDAW29_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW29_SIZE_ID_SYSDAW29_SIZE_LEN              5
#define DHA_DAW29_SIZE_ID_SYSDAW29_SIZE_OFFSET           16
#define DHA_DAW29_SIZE_ID_SYSDAW29_SKTID_LEN             2
#define DHA_DAW29_SIZE_ID_SYSDAW29_SKTID_OFFSET          12
#define DHA_DAW29_SIZE_ID_SYSDAW29_DIEID_LEN             2
#define DHA_DAW29_SIZE_ID_SYSDAW29_DIEID_OFFSET          8
#define DHA_DAW29_SIZE_ID_SYSDAW29_PORTID_LEN            5
#define DHA_DAW29_SIZE_ID_SYSDAW29_PORTID_OFFSET         0

#define DHA_DAW30_ADDR_SYSDAW30_ADDR_LEN    28
#define DHA_DAW30_ADDR_SYSDAW30_ADDR_OFFSET 0

#define DHA_DAW30_SIZE_ID_HOLE_EN30_LEN                  1
#define DHA_DAW30_SIZE_ID_HOLE_EN30_OFFSET               31
#define DHA_DAW30_SIZE_ID_SYSDAW30_TWO_CHIP_LEN          1
#define DHA_DAW30_SIZE_ID_SYSDAW30_TWO_CHIP_OFFSET       30
#define DHA_DAW30_SIZE_ID_SYSDAW30_FOUR_CHIP_LEN         1
#define DHA_DAW30_SIZE_ID_SYSDAW30_FOUR_CHIP_OFFSET      29
#define DHA_DAW30_SIZE_ID_SYSDAW30_CPA_TWO_CHIP_LEN      1
#define DHA_DAW30_SIZE_ID_SYSDAW30_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW30_SIZE_ID_SYSDAW30_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW30_SIZE_ID_SYSDAW30_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW30_SIZE_ID_SYSDAW30_TWO_CONTI_PORT_LEN    1
#define DHA_DAW30_SIZE_ID_SYSDAW30_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW30_SIZE_ID_SYSDAW30_SIZE_LEN              5
#define DHA_DAW30_SIZE_ID_SYSDAW30_SIZE_OFFSET           16
#define DHA_DAW30_SIZE_ID_SYSDAW30_SKTID_LEN             2
#define DHA_DAW30_SIZE_ID_SYSDAW30_SKTID_OFFSET          12
#define DHA_DAW30_SIZE_ID_SYSDAW30_DIEID_LEN             2
#define DHA_DAW30_SIZE_ID_SYSDAW30_DIEID_OFFSET          8
#define DHA_DAW30_SIZE_ID_SYSDAW30_PORTID_LEN            5
#define DHA_DAW30_SIZE_ID_SYSDAW30_PORTID_OFFSET         0

#define DHA_DAW31_ADDR_SYSDAW31_ADDR_LEN    28
#define DHA_DAW31_ADDR_SYSDAW31_ADDR_OFFSET 0

#define DHA_DAW31_SIZE_ID_HOLE_EN31_LEN                  1
#define DHA_DAW31_SIZE_ID_HOLE_EN31_OFFSET               31
#define DHA_DAW31_SIZE_ID_SYSDAW31_TWO_CHIP_LEN          1
#define DHA_DAW31_SIZE_ID_SYSDAW31_TWO_CHIP_OFFSET       30
#define DHA_DAW31_SIZE_ID_SYSDAW31_FOUR_CHIP_LEN         1
#define DHA_DAW31_SIZE_ID_SYSDAW31_FOUR_CHIP_OFFSET      29
#define DHA_DAW31_SIZE_ID_SYSDAW31_CPA_TWO_CHIP_LEN      1
#define DHA_DAW31_SIZE_ID_SYSDAW31_CPA_TWO_CHIP_OFFSET   28
#define DHA_DAW31_SIZE_ID_SYSDAW31_CPA_FOUR_CHIP_LEN     1
#define DHA_DAW31_SIZE_ID_SYSDAW31_CPA_FOUR_CHIP_OFFSET  27
#define DHA_DAW31_SIZE_ID_SYSDAW31_TWO_CONTI_PORT_LEN    1
#define DHA_DAW31_SIZE_ID_SYSDAW31_TWO_CONTI_PORT_OFFSET 26
#define DHA_DAW31_SIZE_ID_SYSDAW31_SIZE_LEN              5
#define DHA_DAW31_SIZE_ID_SYSDAW31_SIZE_OFFSET           16
#define DHA_DAW31_SIZE_ID_SYSDAW31_SKTID_LEN             2
#define DHA_DAW31_SIZE_ID_SYSDAW31_SKTID_OFFSET          12
#define DHA_DAW31_SIZE_ID_SYSDAW31_DIEID_LEN             2
#define DHA_DAW31_SIZE_ID_SYSDAW31_DIEID_OFFSET          8
#define DHA_DAW31_SIZE_ID_SYSDAW31_PORTID_LEN            5
#define DHA_DAW31_SIZE_ID_SYSDAW31_PORTID_OFFSET         0

#define DHA_SEC_CTRL_REG_SEC_REGION_LEN    8
#define DHA_SEC_CTRL_REG_SEC_REGION_OFFSET 8
#define DHA_SEC_CTRL_REG_SEC_REPORT_LEN    1
#define DHA_SEC_CTRL_REG_SEC_REPORT_OFFSET 2
#define DHA_SEC_CTRL_REG_SEC_ALL_LEN       1
#define DHA_SEC_CTRL_REG_SEC_ALL_OFFSET    0

#define DHA_SEC_ADDR0_REG_SEC_ADDR_LEN    32
#define DHA_SEC_ADDR0_REG_SEC_ADDR_OFFSET 0

#define DHA_SEC_ADDR1_REG_SEC_ADDR_LEN    32
#define DHA_SEC_ADDR1_REG_SEC_ADDR_OFFSET 0

#define DHA_SEC_ADDR2_REG_SEC_ADDR_LEN    32
#define DHA_SEC_ADDR2_REG_SEC_ADDR_OFFSET 0

#define DHA_SEC_ADDR3_REG_SEC_ADDR_LEN    32
#define DHA_SEC_ADDR3_REG_SEC_ADDR_OFFSET 0

#define DHA_SEC_ADDR4_REG_SEC_ADDR_LEN    32
#define DHA_SEC_ADDR4_REG_SEC_ADDR_OFFSET 0

#define DHA_SEC_ADDR5_REG_SEC_ADDR_LEN    32
#define DHA_SEC_ADDR5_REG_SEC_ADDR_OFFSET 0

#define DHA_SEC_ADDR6_REG_SEC_ADDR_LEN    32
#define DHA_SEC_ADDR6_REG_SEC_ADDR_OFFSET 0

#define DHA_SEC_ADDR7_REG_SEC_ADDR_LEN    32
#define DHA_SEC_ADDR7_REG_SEC_ADDR_OFFSET 0

#define DHA_SEC_SIZE0_REG_SEC_SIZE_LEN    6
#define DHA_SEC_SIZE0_REG_SEC_SIZE_OFFSET 0

#define DHA_SEC_SIZE1_REG_SEC_SIZE_LEN    6
#define DHA_SEC_SIZE1_REG_SEC_SIZE_OFFSET 0

#define DHA_SEC_SIZE2_REG_SEC_SIZE_LEN    6
#define DHA_SEC_SIZE2_REG_SEC_SIZE_OFFSET 0

#define DHA_SEC_SIZE3_REG_SEC_SIZE_LEN    6
#define DHA_SEC_SIZE3_REG_SEC_SIZE_OFFSET 0

#define DHA_SEC_SIZE4_REG_SEC_SIZE_LEN    6
#define DHA_SEC_SIZE4_REG_SEC_SIZE_OFFSET 0

#define DHA_SEC_SIZE5_REG_SEC_SIZE_LEN    6
#define DHA_SEC_SIZE5_REG_SEC_SIZE_OFFSET 0

#define DHA_SEC_SIZE6_REG_SEC_SIZE_LEN    6
#define DHA_SEC_SIZE6_REG_SEC_SIZE_OFFSET 0

#define DHA_SEC_SIZE7_REG_SEC_SIZE_LEN    6
#define DHA_SEC_SIZE7_REG_SEC_SIZE_OFFSET 0

#define DHA_DDR_LEVEL_REG_PREFETCHTGT_OUTSTANDING_LEN    6
#define DHA_DDR_LEVEL_REG_PREFETCHTGT_OUTSTANDING_OFFSET 24
#define DHA_DDR_LEVEL_REG_PREFETCHTGT_LEVEL_LEN          6
#define DHA_DDR_LEVEL_REG_PREFETCHTGT_LEVEL_OFFSET       18
#define DHA_DDR_LEVEL_REG_L2WT_LEVEL_LEN                 6
#define DHA_DDR_LEVEL_REG_L2WT_LEVEL_OFFSET              12
#define DHA_DDR_LEVEL_REG_SPEC_RD_LEVEL_LEN              6
#define DHA_DDR_LEVEL_REG_SPEC_RD_LEVEL_OFFSET           6
#define DHA_DDR_LEVEL_REG_DROP_LEVEL_LEN                 6
#define DHA_DDR_LEVEL_REG_DROP_LEVEL_OFFSET              0

#define DHA_INTCMD_NUM_BUFFER_TIMEOUT_LEN      1
#define DHA_INTCMD_NUM_BUFFER_TIMEOUT_OFFSET   31
#define DHA_INTCMD_NUM_BUFFER_THRES_LEN        5
#define DHA_INTCMD_NUM_BUFFER_THRES_OFFSET     24
#define DHA_INTCMD_NUM_BLOCK_TIMEOUT_LEN       1
#define DHA_INTCMD_NUM_BLOCK_TIMEOUT_OFFSET    23
#define DHA_INTCMD_NUM_BLOCK_THRES_LEN         5
#define DHA_INTCMD_NUM_BLOCK_THRES_OFFSET      16
#define DHA_INTCMD_NUM_BUFCMD_BANDWIDTH_LEN    4
#define DHA_INTCMD_NUM_BUFCMD_BANDWIDTH_OFFSET 12
#define DHA_INTCMD_NUM_INTERNAL_CMD_NUM_LEN    10
#define DHA_INTCMD_NUM_INTERNAL_CMD_NUM_OFFSET 0

#define DHA_EXTSNP_TH_HYDRA_2P_X16_EN_LEN      1
#define DHA_EXTSNP_TH_HYDRA_2P_X16_EN_OFFSET   13
#define DHA_EXTSNP_TH_HYDRA_2P_X24_EN_LEN      1
#define DHA_EXTSNP_TH_HYDRA_2P_X24_EN_OFFSET   12
#define DHA_EXTSNP_TH_REG_EXTSNP_EXPDAT_LEN    1
#define DHA_EXTSNP_TH_REG_EXTSNP_EXPDAT_OFFSET 10
#define DHA_EXTSNP_TH_REG_EXTSNP_TH_LEN        10
#define DHA_EXTSNP_TH_REG_EXTSNP_TH_OFFSET     0

#define DHA_SPILL_TH_REG_CBACK_GREEN_TH_LEN    7
#define DHA_SPILL_TH_REG_CBACK_GREEN_TH_OFFSET 8
#define DHA_SPILL_TH_REG_SPILL_TH_LEN          7
#define DHA_SPILL_TH_REG_SPILL_TH_OFFSET       0

#define DHA_ALLOC_TH_REG_UTL_HTH_LEN     8
#define DHA_ALLOC_TH_REG_UTL_HTH_OFFSET  24
#define DHA_ALLOC_TH_REG_UTL_MTH_LEN     8
#define DHA_ALLOC_TH_REG_UTL_MTH_OFFSET  16
#define DHA_ALLOC_TH_REG_UTL_LTH_LEN     8
#define DHA_ALLOC_TH_REG_UTL_LTH_OFFSET  8
#define DHA_ALLOC_TH_REG_ALLOC_TH_LEN    8
#define DHA_ALLOC_TH_REG_ALLOC_TH_OFFSET 0

#define DHA_DDR_BW_REG_HHUTL_BANDWIDTH_LEN    4
#define DHA_DDR_BW_REG_HHUTL_BANDWIDTH_OFFSET 16
#define DHA_DDR_BW_REG_HUTL_BANDWIDTH_LEN     4
#define DHA_DDR_BW_REG_HUTL_BANDWIDTH_OFFSET  12
#define DHA_DDR_BW_REG_LUTL_BANDWIDTH_LEN     4
#define DHA_DDR_BW_REG_LUTL_BANDWIDTH_OFFSET  8
#define DHA_DDR_BW_REG_LLUTL_BANDWIDTH_LEN    4
#define DHA_DDR_BW_REG_LLUTL_BANDWIDTH_OFFSET 4
#define DHA_DDR_BW_REG_DDR_BANDWIDTH_LEN      4
#define DHA_DDR_BW_REG_DDR_BANDWIDTH_OFFSET   0

#define DHA_CMDSCH_TH_BLOCK_TIMEOUT_LEN         1
#define DHA_CMDSCH_TH_BLOCK_TIMEOUT_OFFSET      31
#define DHA_CMDSCH_TH_BLOCK_TH_LEN              5
#define DHA_CMDSCH_TH_BLOCK_TH_OFFSET           24
#define DHA_CMDSCH_TH_WINDOW_NUMBER_LEN         2
#define DHA_CMDSCH_TH_WINDOW_NUMBER_OFFSET      20
#define DHA_CMDSCH_TH_PQ_TIMEOUT_LEN            8
#define DHA_CMDSCH_TH_PQ_TIMEOUT_OFFSET         12
#define DHA_CMDSCH_TH_RETRY_CMD_TIMES_LEN       2
#define DHA_CMDSCH_TH_RETRY_CMD_TIMES_OFFSET    8
#define DHA_CMDSCH_TH_INGRESS_TIMEOUT_TH_LEN    8
#define DHA_CMDSCH_TH_INGRESS_TIMEOUT_TH_OFFSET 0

#define DHA_ATOMIC_TH_REG_ATOMIC_SHARE_REPLEVEL_LEN     8
#define DHA_ATOMIC_TH_REG_ATOMIC_SHARE_REPLEVEL_OFFSET  16
#define DHA_ATOMIC_TH_REG_ATOMIC_SHARE_ALWAYSREP_LEN    1
#define DHA_ATOMIC_TH_REG_ATOMIC_SHARE_ALWAYSREP_OFFSET 15
#define DHA_ATOMIC_TH_REG_ATOMIC_SHARE_NOREP_LEN        1
#define DHA_ATOMIC_TH_REG_ATOMIC_SHARE_NOREP_OFFSET     14
#define DHA_ATOMIC_TH_REG_ATOMIC_TIMEOUT_LEVEL_LEN      4
#define DHA_ATOMIC_TH_REG_ATOMIC_TIMEOUT_LEVEL_OFFSET   8
#define DHA_ATOMIC_TH_REG_ATOMIC_SELF_TH_LEN            4
#define DHA_ATOMIC_TH_REG_ATOMIC_SELF_TH_OFFSET         4
#define DHA_ATOMIC_TH_REG_ATOMIC_LOCAL_TH_LEN           4
#define DHA_ATOMIC_TH_REG_ATOMIC_LOCAL_TH_OFFSET        0

#define DHA_COMSPEC_TH_DDR_COMPRESS_SPECTH_LEN         10
#define DHA_COMSPEC_TH_DDR_COMPRESS_SPECTH_OFFSET      14
#define DHA_COMSPEC_TH_DDR_CCOMPRESS_RATIO_EN_LEN      1
#define DHA_COMSPEC_TH_DDR_CCOMPRESS_RATIO_EN_OFFSET   13
#define DHA_COMSPEC_TH_DDR_CCOMPRESS_ALWAYSSPEC_LEN    1
#define DHA_COMSPEC_TH_DDR_CCOMPRESS_ALWAYSSPEC_OFFSET 12
#define DHA_COMSPEC_TH_DDR_BW_CYCLE_LEN                12
#define DHA_COMSPEC_TH_DDR_BW_CYCLE_OFFSET             0

#define DHA_DMCLBW_TH_REG_DMCLBW_TH_LEN    31
#define DHA_DMCLBW_TH_REG_DMCLBW_TH_OFFSET 0

#define DHA_MSD0_CTRL_MSD_EN_LEN                  1
#define DHA_MSD0_CTRL_MSD_EN_OFFSET               31
#define DHA_MSD0_CTRL_DDR_INTLV_SKT_LEN           2
#define DHA_MSD0_CTRL_DDR_INTLV_SKT_OFFSET        29
#define DHA_MSD0_CTRL_DDR_NONINTLV_DIE_TGT_LEN    1
#define DHA_MSD0_CTRL_DDR_NONINTLV_DIE_TGT_OFFSET 28
#define DHA_MSD0_CTRL_DDR_INTLV_DIE_LEN           1
#define DHA_MSD0_CTRL_DDR_INTLV_DIE_OFFSET        27
#define DHA_MSD0_CTRL_DDR_INTLV_CH_LEN            3
#define DHA_MSD0_CTRL_DDR_INTLV_CH_OFFSET         24
#define DHA_MSD0_CTRL_DDR_INTLV_SIZE_LEN          4
#define DHA_MSD0_CTRL_DDR_INTLV_SIZE_OFFSET       20
#define DHA_MSD0_CTRL_DDR_INTLV_BASEADDR_LEN      20
#define DHA_MSD0_CTRL_DDR_INTLV_BASEADDR_OFFSET   0

#define DHA_MSD1_CTRL_MSD_EN_LEN                  1
#define DHA_MSD1_CTRL_MSD_EN_OFFSET               31
#define DHA_MSD1_CTRL_DDR_INTLV_SKT_LEN           2
#define DHA_MSD1_CTRL_DDR_INTLV_SKT_OFFSET        29
#define DHA_MSD1_CTRL_DDR_NONINTLV_DIE_TGT_LEN    1
#define DHA_MSD1_CTRL_DDR_NONINTLV_DIE_TGT_OFFSET 28
#define DHA_MSD1_CTRL_DDR_INTLV_DIE_LEN           1
#define DHA_MSD1_CTRL_DDR_INTLV_DIE_OFFSET        27
#define DHA_MSD1_CTRL_DDR_INTLV_CH_LEN            3
#define DHA_MSD1_CTRL_DDR_INTLV_CH_OFFSET         24
#define DHA_MSD1_CTRL_DDR_INTLV_SIZE_LEN          4
#define DHA_MSD1_CTRL_DDR_INTLV_SIZE_OFFSET       20
#define DHA_MSD1_CTRL_DDR_INTLV_BASEADDR_LEN      20
#define DHA_MSD1_CTRL_DDR_INTLV_BASEADDR_OFFSET   0

#define DHA_MSD2_CTRL_MSD_EN_LEN                  1
#define DHA_MSD2_CTRL_MSD_EN_OFFSET               31
#define DHA_MSD2_CTRL_DDR_INTLV_SKT_LEN           2
#define DHA_MSD2_CTRL_DDR_INTLV_SKT_OFFSET        29
#define DHA_MSD2_CTRL_DDR_NONINTLV_DIE_TGT_LEN    1
#define DHA_MSD2_CTRL_DDR_NONINTLV_DIE_TGT_OFFSET 28
#define DHA_MSD2_CTRL_DDR_INTLV_DIE_LEN           1
#define DHA_MSD2_CTRL_DDR_INTLV_DIE_OFFSET        27
#define DHA_MSD2_CTRL_DDR_INTLV_CH_LEN            3
#define DHA_MSD2_CTRL_DDR_INTLV_CH_OFFSET         24
#define DHA_MSD2_CTRL_DDR_INTLV_SIZE_LEN          4
#define DHA_MSD2_CTRL_DDR_INTLV_SIZE_OFFSET       20
#define DHA_MSD2_CTRL_DDR_INTLV_BASEADDR_LEN      20
#define DHA_MSD2_CTRL_DDR_INTLV_BASEADDR_OFFSET   0

#define DHA_MSD3_CTRL_MSD_EN_LEN                  1
#define DHA_MSD3_CTRL_MSD_EN_OFFSET               31
#define DHA_MSD3_CTRL_DDR_INTLV_SKT_LEN           2
#define DHA_MSD3_CTRL_DDR_INTLV_SKT_OFFSET        29
#define DHA_MSD3_CTRL_DDR_NONINTLV_DIE_TGT_LEN    1
#define DHA_MSD3_CTRL_DDR_NONINTLV_DIE_TGT_OFFSET 28
#define DHA_MSD3_CTRL_DDR_INTLV_DIE_LEN           1
#define DHA_MSD3_CTRL_DDR_INTLV_DIE_OFFSET        27
#define DHA_MSD3_CTRL_DDR_INTLV_CH_LEN            3
#define DHA_MSD3_CTRL_DDR_INTLV_CH_OFFSET         24
#define DHA_MSD3_CTRL_DDR_INTLV_SIZE_LEN          4
#define DHA_MSD3_CTRL_DDR_INTLV_SIZE_OFFSET       20
#define DHA_MSD3_CTRL_DDR_INTLV_BASEADDR_LEN      20
#define DHA_MSD3_CTRL_DDR_INTLV_BASEADDR_OFFSET   0

#define DHA_MSD4_CTRL_MSD_EN_LEN                  1
#define DHA_MSD4_CTRL_MSD_EN_OFFSET               31
#define DHA_MSD4_CTRL_DDR_INTLV_SKT_LEN           2
#define DHA_MSD4_CTRL_DDR_INTLV_SKT_OFFSET        29
#define DHA_MSD4_CTRL_DDR_NONINTLV_DIE_TGT_LEN    1
#define DHA_MSD4_CTRL_DDR_NONINTLV_DIE_TGT_OFFSET 28
#define DHA_MSD4_CTRL_DDR_INTLV_DIE_LEN           1
#define DHA_MSD4_CTRL_DDR_INTLV_DIE_OFFSET        27
#define DHA_MSD4_CTRL_DDR_INTLV_CH_LEN            3
#define DHA_MSD4_CTRL_DDR_INTLV_CH_OFFSET         24
#define DHA_MSD4_CTRL_DDR_INTLV_SIZE_LEN          4
#define DHA_MSD4_CTRL_DDR_INTLV_SIZE_OFFSET       20
#define DHA_MSD4_CTRL_DDR_INTLV_BASEADDR_LEN      20
#define DHA_MSD4_CTRL_DDR_INTLV_BASEADDR_OFFSET   0

#define DHA_MSD5_CTRL_MSD_EN_LEN                  1
#define DHA_MSD5_CTRL_MSD_EN_OFFSET               31
#define DHA_MSD5_CTRL_DDR_INTLV_SKT_LEN           2
#define DHA_MSD5_CTRL_DDR_INTLV_SKT_OFFSET        29
#define DHA_MSD5_CTRL_DDR_NONINTLV_DIE_TGT_LEN    1
#define DHA_MSD5_CTRL_DDR_NONINTLV_DIE_TGT_OFFSET 28
#define DHA_MSD5_CTRL_DDR_INTLV_DIE_LEN           1
#define DHA_MSD5_CTRL_DDR_INTLV_DIE_OFFSET        27
#define DHA_MSD5_CTRL_DDR_INTLV_CH_LEN            3
#define DHA_MSD5_CTRL_DDR_INTLV_CH_OFFSET         24
#define DHA_MSD5_CTRL_DDR_INTLV_SIZE_LEN          4
#define DHA_MSD5_CTRL_DDR_INTLV_SIZE_OFFSET       20
#define DHA_MSD5_CTRL_DDR_INTLV_BASEADDR_LEN      20
#define DHA_MSD5_CTRL_DDR_INTLV_BASEADDR_OFFSET   0

#define DHA_MSD6_CTRL_MSD_EN_LEN                  1
#define DHA_MSD6_CTRL_MSD_EN_OFFSET               31
#define DHA_MSD6_CTRL_DDR_INTLV_SKT_LEN           2
#define DHA_MSD6_CTRL_DDR_INTLV_SKT_OFFSET        29
#define DHA_MSD6_CTRL_DDR_NONINTLV_DIE_TGT_LEN    1
#define DHA_MSD6_CTRL_DDR_NONINTLV_DIE_TGT_OFFSET 28
#define DHA_MSD6_CTRL_DDR_INTLV_DIE_LEN           1
#define DHA_MSD6_CTRL_DDR_INTLV_DIE_OFFSET        27
#define DHA_MSD6_CTRL_DDR_INTLV_CH_LEN            3
#define DHA_MSD6_CTRL_DDR_INTLV_CH_OFFSET         24
#define DHA_MSD6_CTRL_DDR_INTLV_SIZE_LEN          4
#define DHA_MSD6_CTRL_DDR_INTLV_SIZE_OFFSET       20
#define DHA_MSD6_CTRL_DDR_INTLV_BASEADDR_LEN      20
#define DHA_MSD6_CTRL_DDR_INTLV_BASEADDR_OFFSET   0

#define DHA_MSD7_CTRL_MSD_EN_LEN                  1
#define DHA_MSD7_CTRL_MSD_EN_OFFSET               31
#define DHA_MSD7_CTRL_DDR_INTLV_SKT_LEN           2
#define DHA_MSD7_CTRL_DDR_INTLV_SKT_OFFSET        29
#define DHA_MSD7_CTRL_DDR_NONINTLV_DIE_TGT_LEN    1
#define DHA_MSD7_CTRL_DDR_NONINTLV_DIE_TGT_OFFSET 28
#define DHA_MSD7_CTRL_DDR_INTLV_DIE_LEN           1
#define DHA_MSD7_CTRL_DDR_INTLV_DIE_OFFSET        27
#define DHA_MSD7_CTRL_DDR_INTLV_CH_LEN            3
#define DHA_MSD7_CTRL_DDR_INTLV_CH_OFFSET         24
#define DHA_MSD7_CTRL_DDR_INTLV_SIZE_LEN          4
#define DHA_MSD7_CTRL_DDR_INTLV_SIZE_OFFSET       20
#define DHA_MSD7_CTRL_DDR_INTLV_BASEADDR_LEN      20
#define DHA_MSD7_CTRL_DDR_INTLV_BASEADDR_OFFSET   0

#define DHA_MSD0_MAP_SKT_REMAP3_LEN        2
#define DHA_MSD0_MAP_SKT_REMAP3_OFFSET     30
#define DHA_MSD0_MAP_SKT_REMAP2_LEN        2
#define DHA_MSD0_MAP_SKT_REMAP2_OFFSET     28
#define DHA_MSD0_MAP_SKT_REMAP1_LEN        2
#define DHA_MSD0_MAP_SKT_REMAP1_OFFSET     26
#define DHA_MSD0_MAP_SKT_REMAP0_LEN        2
#define DHA_MSD0_MAP_SKT_REMAP0_OFFSET     24
#define DHA_MSD0_MAP_TOTEM_B_REMAP5_LEN    2
#define DHA_MSD0_MAP_TOTEM_B_REMAP5_OFFSET 22
#define DHA_MSD0_MAP_TOTEM_B_REMAP4_LEN    2
#define DHA_MSD0_MAP_TOTEM_B_REMAP4_OFFSET 20
#define DHA_MSD0_MAP_TOTEM_B_REMAP3_LEN    2
#define DHA_MSD0_MAP_TOTEM_B_REMAP3_OFFSET 18
#define DHA_MSD0_MAP_TOTEM_B_REMAP2_LEN    2
#define DHA_MSD0_MAP_TOTEM_B_REMAP2_OFFSET 16
#define DHA_MSD0_MAP_TOTEM_B_REMAP1_LEN    2
#define DHA_MSD0_MAP_TOTEM_B_REMAP1_OFFSET 14
#define DHA_MSD0_MAP_TOTEM_B_REMAP0_LEN    2
#define DHA_MSD0_MAP_TOTEM_B_REMAP0_OFFSET 12
#define DHA_MSD0_MAP_TOTEM_A_REMAP5_LEN    2
#define DHA_MSD0_MAP_TOTEM_A_REMAP5_OFFSET 10
#define DHA_MSD0_MAP_TOTEM_A_REMAP4_LEN    2
#define DHA_MSD0_MAP_TOTEM_A_REMAP4_OFFSET 8
#define DHA_MSD0_MAP_TOTEM_A_REMAP3_LEN    2
#define DHA_MSD0_MAP_TOTEM_A_REMAP3_OFFSET 6
#define DHA_MSD0_MAP_TOTEM_A_REMAP2_LEN    2
#define DHA_MSD0_MAP_TOTEM_A_REMAP2_OFFSET 4
#define DHA_MSD0_MAP_TOTEM_A_REMAP1_LEN    2
#define DHA_MSD0_MAP_TOTEM_A_REMAP1_OFFSET 2
#define DHA_MSD0_MAP_TOTEM_A_REMAP0_LEN    2
#define DHA_MSD0_MAP_TOTEM_A_REMAP0_OFFSET 0

#define DHA_MSD1_MAP_SKT_REMAP3_LEN        2
#define DHA_MSD1_MAP_SKT_REMAP3_OFFSET     30
#define DHA_MSD1_MAP_SKT_REMAP2_LEN        2
#define DHA_MSD1_MAP_SKT_REMAP2_OFFSET     28
#define DHA_MSD1_MAP_SKT_REMAP1_LEN        2
#define DHA_MSD1_MAP_SKT_REMAP1_OFFSET     26
#define DHA_MSD1_MAP_SKT_REMAP0_LEN        2
#define DHA_MSD1_MAP_SKT_REMAP0_OFFSET     24
#define DHA_MSD1_MAP_TOTEM_B_REMAP5_LEN    2
#define DHA_MSD1_MAP_TOTEM_B_REMAP5_OFFSET 22
#define DHA_MSD1_MAP_TOTEM_B_REMAP4_LEN    2
#define DHA_MSD1_MAP_TOTEM_B_REMAP4_OFFSET 20
#define DHA_MSD1_MAP_TOTEM_B_REMAP3_LEN    2
#define DHA_MSD1_MAP_TOTEM_B_REMAP3_OFFSET 18
#define DHA_MSD1_MAP_TOTEM_B_REMAP2_LEN    2
#define DHA_MSD1_MAP_TOTEM_B_REMAP2_OFFSET 16
#define DHA_MSD1_MAP_TOTEM_B_REMAP1_LEN    2
#define DHA_MSD1_MAP_TOTEM_B_REMAP1_OFFSET 14
#define DHA_MSD1_MAP_TOTEM_B_REMAP0_LEN    2
#define DHA_MSD1_MAP_TOTEM_B_REMAP0_OFFSET 12
#define DHA_MSD1_MAP_TOTEM_A_REMAP5_LEN    2
#define DHA_MSD1_MAP_TOTEM_A_REMAP5_OFFSET 10
#define DHA_MSD1_MAP_TOTEM_A_REMAP4_LEN    2
#define DHA_MSD1_MAP_TOTEM_A_REMAP4_OFFSET 8
#define DHA_MSD1_MAP_TOTEM_A_REMAP3_LEN    2
#define DHA_MSD1_MAP_TOTEM_A_REMAP3_OFFSET 6
#define DHA_MSD1_MAP_TOTEM_A_REMAP2_LEN    2
#define DHA_MSD1_MAP_TOTEM_A_REMAP2_OFFSET 4
#define DHA_MSD1_MAP_TOTEM_A_REMAP1_LEN    2
#define DHA_MSD1_MAP_TOTEM_A_REMAP1_OFFSET 2
#define DHA_MSD1_MAP_TOTEM_A_REMAP0_LEN    2
#define DHA_MSD1_MAP_TOTEM_A_REMAP0_OFFSET 0

#define DHA_MSD2_MAP_SKT_REMAP3_LEN        2
#define DHA_MSD2_MAP_SKT_REMAP3_OFFSET     30
#define DHA_MSD2_MAP_SKT_REMAP2_LEN        2
#define DHA_MSD2_MAP_SKT_REMAP2_OFFSET     28
#define DHA_MSD2_MAP_SKT_REMAP1_LEN        2
#define DHA_MSD2_MAP_SKT_REMAP1_OFFSET     26
#define DHA_MSD2_MAP_SKT_REMAP0_LEN        2
#define DHA_MSD2_MAP_SKT_REMAP0_OFFSET     24
#define DHA_MSD2_MAP_TOTEM_B_REMAP5_LEN    2
#define DHA_MSD2_MAP_TOTEM_B_REMAP5_OFFSET 22
#define DHA_MSD2_MAP_TOTEM_B_REMAP4_LEN    2
#define DHA_MSD2_MAP_TOTEM_B_REMAP4_OFFSET 20
#define DHA_MSD2_MAP_TOTEM_B_REMAP3_LEN    2
#define DHA_MSD2_MAP_TOTEM_B_REMAP3_OFFSET 18
#define DHA_MSD2_MAP_TOTEM_B_REMAP2_LEN    2
#define DHA_MSD2_MAP_TOTEM_B_REMAP2_OFFSET 16
#define DHA_MSD2_MAP_TOTEM_B_REMAP1_LEN    2
#define DHA_MSD2_MAP_TOTEM_B_REMAP1_OFFSET 14
#define DHA_MSD2_MAP_TOTEM_B_REMAP0_LEN    2
#define DHA_MSD2_MAP_TOTEM_B_REMAP0_OFFSET 12
#define DHA_MSD2_MAP_TOTEM_A_REMAP5_LEN    2
#define DHA_MSD2_MAP_TOTEM_A_REMAP5_OFFSET 10
#define DHA_MSD2_MAP_TOTEM_A_REMAP4_LEN    2
#define DHA_MSD2_MAP_TOTEM_A_REMAP4_OFFSET 8
#define DHA_MSD2_MAP_TOTEM_A_REMAP3_LEN    2
#define DHA_MSD2_MAP_TOTEM_A_REMAP3_OFFSET 6
#define DHA_MSD2_MAP_TOTEM_A_REMAP2_LEN    2
#define DHA_MSD2_MAP_TOTEM_A_REMAP2_OFFSET 4
#define DHA_MSD2_MAP_TOTEM_A_REMAP1_LEN    2
#define DHA_MSD2_MAP_TOTEM_A_REMAP1_OFFSET 2
#define DHA_MSD2_MAP_TOTEM_A_REMAP0_LEN    2
#define DHA_MSD2_MAP_TOTEM_A_REMAP0_OFFSET 0

#define DHA_MSD3_MAP_SKT_REMAP3_LEN        2
#define DHA_MSD3_MAP_SKT_REMAP3_OFFSET     30
#define DHA_MSD3_MAP_SKT_REMAP2_LEN        2
#define DHA_MSD3_MAP_SKT_REMAP2_OFFSET     28
#define DHA_MSD3_MAP_SKT_REMAP1_LEN        2
#define DHA_MSD3_MAP_SKT_REMAP1_OFFSET     26
#define DHA_MSD3_MAP_SKT_REMAP0_LEN        2
#define DHA_MSD3_MAP_SKT_REMAP0_OFFSET     24
#define DHA_MSD3_MAP_TOTEM_B_REMAP5_LEN    2
#define DHA_MSD3_MAP_TOTEM_B_REMAP5_OFFSET 22
#define DHA_MSD3_MAP_TOTEM_B_REMAP4_LEN    2
#define DHA_MSD3_MAP_TOTEM_B_REMAP4_OFFSET 20
#define DHA_MSD3_MAP_TOTEM_B_REMAP3_LEN    2
#define DHA_MSD3_MAP_TOTEM_B_REMAP3_OFFSET 18
#define DHA_MSD3_MAP_TOTEM_B_REMAP2_LEN    2
#define DHA_MSD3_MAP_TOTEM_B_REMAP2_OFFSET 16
#define DHA_MSD3_MAP_TOTEM_B_REMAP1_LEN    2
#define DHA_MSD3_MAP_TOTEM_B_REMAP1_OFFSET 14
#define DHA_MSD3_MAP_TOTEM_B_REMAP0_LEN    2
#define DHA_MSD3_MAP_TOTEM_B_REMAP0_OFFSET 12
#define DHA_MSD3_MAP_TOTEM_A_REMAP5_LEN    2
#define DHA_MSD3_MAP_TOTEM_A_REMAP5_OFFSET 10
#define DHA_MSD3_MAP_TOTEM_A_REMAP4_LEN    2
#define DHA_MSD3_MAP_TOTEM_A_REMAP4_OFFSET 8
#define DHA_MSD3_MAP_TOTEM_A_REMAP3_LEN    2
#define DHA_MSD3_MAP_TOTEM_A_REMAP3_OFFSET 6
#define DHA_MSD3_MAP_TOTEM_A_REMAP2_LEN    2
#define DHA_MSD3_MAP_TOTEM_A_REMAP2_OFFSET 4
#define DHA_MSD3_MAP_TOTEM_A_REMAP1_LEN    2
#define DHA_MSD3_MAP_TOTEM_A_REMAP1_OFFSET 2
#define DHA_MSD3_MAP_TOTEM_A_REMAP0_LEN    2
#define DHA_MSD3_MAP_TOTEM_A_REMAP0_OFFSET 0

#define DHA_MSD4_MAP_SKT_REMAP3_LEN        2
#define DHA_MSD4_MAP_SKT_REMAP3_OFFSET     30
#define DHA_MSD4_MAP_SKT_REMAP2_LEN        2
#define DHA_MSD4_MAP_SKT_REMAP2_OFFSET     28
#define DHA_MSD4_MAP_SKT_REMAP1_LEN        2
#define DHA_MSD4_MAP_SKT_REMAP1_OFFSET     26
#define DHA_MSD4_MAP_SKT_REMAP0_LEN        2
#define DHA_MSD4_MAP_SKT_REMAP0_OFFSET     24
#define DHA_MSD4_MAP_TOTEM_B_REMAP5_LEN    2
#define DHA_MSD4_MAP_TOTEM_B_REMAP5_OFFSET 22
#define DHA_MSD4_MAP_TOTEM_B_REMAP4_LEN    2
#define DHA_MSD4_MAP_TOTEM_B_REMAP4_OFFSET 20
#define DHA_MSD4_MAP_TOTEM_B_REMAP3_LEN    2
#define DHA_MSD4_MAP_TOTEM_B_REMAP3_OFFSET 18
#define DHA_MSD4_MAP_TOTEM_B_REMAP2_LEN    2
#define DHA_MSD4_MAP_TOTEM_B_REMAP2_OFFSET 16
#define DHA_MSD4_MAP_TOTEM_B_REMAP1_LEN    2
#define DHA_MSD4_MAP_TOTEM_B_REMAP1_OFFSET 14
#define DHA_MSD4_MAP_TOTEM_B_REMAP0_LEN    2
#define DHA_MSD4_MAP_TOTEM_B_REMAP0_OFFSET 12
#define DHA_MSD4_MAP_TOTEM_A_REMAP5_LEN    2
#define DHA_MSD4_MAP_TOTEM_A_REMAP5_OFFSET 10
#define DHA_MSD4_MAP_TOTEM_A_REMAP4_LEN    2
#define DHA_MSD4_MAP_TOTEM_A_REMAP4_OFFSET 8
#define DHA_MSD4_MAP_TOTEM_A_REMAP3_LEN    2
#define DHA_MSD4_MAP_TOTEM_A_REMAP3_OFFSET 6
#define DHA_MSD4_MAP_TOTEM_A_REMAP2_LEN    2
#define DHA_MSD4_MAP_TOTEM_A_REMAP2_OFFSET 4
#define DHA_MSD4_MAP_TOTEM_A_REMAP1_LEN    2
#define DHA_MSD4_MAP_TOTEM_A_REMAP1_OFFSET 2
#define DHA_MSD4_MAP_TOTEM_A_REMAP0_LEN    2
#define DHA_MSD4_MAP_TOTEM_A_REMAP0_OFFSET 0

#define DHA_MSD5_MAP_SKT_REMAP3_LEN        2
#define DHA_MSD5_MAP_SKT_REMAP3_OFFSET     30
#define DHA_MSD5_MAP_SKT_REMAP2_LEN        2
#define DHA_MSD5_MAP_SKT_REMAP2_OFFSET     28
#define DHA_MSD5_MAP_SKT_REMAP1_LEN        2
#define DHA_MSD5_MAP_SKT_REMAP1_OFFSET     26
#define DHA_MSD5_MAP_SKT_REMAP0_LEN        2
#define DHA_MSD5_MAP_SKT_REMAP0_OFFSET     24
#define DHA_MSD5_MAP_TOTEM_B_REMAP5_LEN    2
#define DHA_MSD5_MAP_TOTEM_B_REMAP5_OFFSET 22
#define DHA_MSD5_MAP_TOTEM_B_REMAP4_LEN    2
#define DHA_MSD5_MAP_TOTEM_B_REMAP4_OFFSET 20
#define DHA_MSD5_MAP_TOTEM_B_REMAP3_LEN    2
#define DHA_MSD5_MAP_TOTEM_B_REMAP3_OFFSET 18
#define DHA_MSD5_MAP_TOTEM_B_REMAP2_LEN    2
#define DHA_MSD5_MAP_TOTEM_B_REMAP2_OFFSET 16
#define DHA_MSD5_MAP_TOTEM_B_REMAP1_LEN    2
#define DHA_MSD5_MAP_TOTEM_B_REMAP1_OFFSET 14
#define DHA_MSD5_MAP_TOTEM_B_REMAP0_LEN    2
#define DHA_MSD5_MAP_TOTEM_B_REMAP0_OFFSET 12
#define DHA_MSD5_MAP_TOTEM_A_REMAP5_LEN    2
#define DHA_MSD5_MAP_TOTEM_A_REMAP5_OFFSET 10
#define DHA_MSD5_MAP_TOTEM_A_REMAP4_LEN    2
#define DHA_MSD5_MAP_TOTEM_A_REMAP4_OFFSET 8
#define DHA_MSD5_MAP_TOTEM_A_REMAP3_LEN    2
#define DHA_MSD5_MAP_TOTEM_A_REMAP3_OFFSET 6
#define DHA_MSD5_MAP_TOTEM_A_REMAP2_LEN    2
#define DHA_MSD5_MAP_TOTEM_A_REMAP2_OFFSET 4
#define DHA_MSD5_MAP_TOTEM_A_REMAP1_LEN    2
#define DHA_MSD5_MAP_TOTEM_A_REMAP1_OFFSET 2
#define DHA_MSD5_MAP_TOTEM_A_REMAP0_LEN    2
#define DHA_MSD5_MAP_TOTEM_A_REMAP0_OFFSET 0

#define DHA_MSD6_MAP_SKT_REMAP3_LEN        2
#define DHA_MSD6_MAP_SKT_REMAP3_OFFSET     30
#define DHA_MSD6_MAP_SKT_REMAP2_LEN        2
#define DHA_MSD6_MAP_SKT_REMAP2_OFFSET     28
#define DHA_MSD6_MAP_SKT_REMAP1_LEN        2
#define DHA_MSD6_MAP_SKT_REMAP1_OFFSET     26
#define DHA_MSD6_MAP_SKT_REMAP0_LEN        2
#define DHA_MSD6_MAP_SKT_REMAP0_OFFSET     24
#define DHA_MSD6_MAP_TOTEM_B_REMAP5_LEN    2
#define DHA_MSD6_MAP_TOTEM_B_REMAP5_OFFSET 22
#define DHA_MSD6_MAP_TOTEM_B_REMAP4_LEN    2
#define DHA_MSD6_MAP_TOTEM_B_REMAP4_OFFSET 20
#define DHA_MSD6_MAP_TOTEM_B_REMAP3_LEN    2
#define DHA_MSD6_MAP_TOTEM_B_REMAP3_OFFSET 18
#define DHA_MSD6_MAP_TOTEM_B_REMAP2_LEN    2
#define DHA_MSD6_MAP_TOTEM_B_REMAP2_OFFSET 16
#define DHA_MSD6_MAP_TOTEM_B_REMAP1_LEN    2
#define DHA_MSD6_MAP_TOTEM_B_REMAP1_OFFSET 14
#define DHA_MSD6_MAP_TOTEM_B_REMAP0_LEN    2
#define DHA_MSD6_MAP_TOTEM_B_REMAP0_OFFSET 12
#define DHA_MSD6_MAP_TOTEM_A_REMAP5_LEN    2
#define DHA_MSD6_MAP_TOTEM_A_REMAP5_OFFSET 10
#define DHA_MSD6_MAP_TOTEM_A_REMAP4_LEN    2
#define DHA_MSD6_MAP_TOTEM_A_REMAP4_OFFSET 8
#define DHA_MSD6_MAP_TOTEM_A_REMAP3_LEN    2
#define DHA_MSD6_MAP_TOTEM_A_REMAP3_OFFSET 6
#define DHA_MSD6_MAP_TOTEM_A_REMAP2_LEN    2
#define DHA_MSD6_MAP_TOTEM_A_REMAP2_OFFSET 4
#define DHA_MSD6_MAP_TOTEM_A_REMAP1_LEN    2
#define DHA_MSD6_MAP_TOTEM_A_REMAP1_OFFSET 2
#define DHA_MSD6_MAP_TOTEM_A_REMAP0_LEN    2
#define DHA_MSD6_MAP_TOTEM_A_REMAP0_OFFSET 0

#define DHA_MSD7_MAP_SKT_REMAP3_LEN        2
#define DHA_MSD7_MAP_SKT_REMAP3_OFFSET     30
#define DHA_MSD7_MAP_SKT_REMAP2_LEN        2
#define DHA_MSD7_MAP_SKT_REMAP2_OFFSET     28
#define DHA_MSD7_MAP_SKT_REMAP1_LEN        2
#define DHA_MSD7_MAP_SKT_REMAP1_OFFSET     26
#define DHA_MSD7_MAP_SKT_REMAP0_LEN        2
#define DHA_MSD7_MAP_SKT_REMAP0_OFFSET     24
#define DHA_MSD7_MAP_TOTEM_B_REMAP5_LEN    2
#define DHA_MSD7_MAP_TOTEM_B_REMAP5_OFFSET 22
#define DHA_MSD7_MAP_TOTEM_B_REMAP4_LEN    2
#define DHA_MSD7_MAP_TOTEM_B_REMAP4_OFFSET 20
#define DHA_MSD7_MAP_TOTEM_B_REMAP3_LEN    2
#define DHA_MSD7_MAP_TOTEM_B_REMAP3_OFFSET 18
#define DHA_MSD7_MAP_TOTEM_B_REMAP2_LEN    2
#define DHA_MSD7_MAP_TOTEM_B_REMAP2_OFFSET 16
#define DHA_MSD7_MAP_TOTEM_B_REMAP1_LEN    2
#define DHA_MSD7_MAP_TOTEM_B_REMAP1_OFFSET 14
#define DHA_MSD7_MAP_TOTEM_B_REMAP0_LEN    2
#define DHA_MSD7_MAP_TOTEM_B_REMAP0_OFFSET 12
#define DHA_MSD7_MAP_TOTEM_A_REMAP5_LEN    2
#define DHA_MSD7_MAP_TOTEM_A_REMAP5_OFFSET 10
#define DHA_MSD7_MAP_TOTEM_A_REMAP4_LEN    2
#define DHA_MSD7_MAP_TOTEM_A_REMAP4_OFFSET 8
#define DHA_MSD7_MAP_TOTEM_A_REMAP3_LEN    2
#define DHA_MSD7_MAP_TOTEM_A_REMAP3_OFFSET 6
#define DHA_MSD7_MAP_TOTEM_A_REMAP2_LEN    2
#define DHA_MSD7_MAP_TOTEM_A_REMAP2_OFFSET 4
#define DHA_MSD7_MAP_TOTEM_A_REMAP1_LEN    2
#define DHA_MSD7_MAP_TOTEM_A_REMAP1_OFFSET 2
#define DHA_MSD7_MAP_TOTEM_A_REMAP0_LEN    2
#define DHA_MSD7_MAP_TOTEM_A_REMAP0_OFFSET 0

#define DHA_DIR_SCAN_CTRL_REG_DIR_SCAN_INTERVAL_LEN    28
#define DHA_DIR_SCAN_CTRL_REG_DIR_SCAN_INTERVAL_OFFSET 4
#define DHA_DIR_SCAN_CTRL_REG_DIR_SCAN_EN_LEN          1
#define DHA_DIR_SCAN_CTRL_REG_DIR_SCAN_EN_OFFSET       0

#define DHA_AICRC0_REG_AIC_CNT3_DECODE_LEN    6
#define DHA_AICRC0_REG_AIC_CNT3_DECODE_OFFSET 24
#define DHA_AICRC0_REG_AIC_CNT2_DECODE_LEN    6
#define DHA_AICRC0_REG_AIC_CNT2_DECODE_OFFSET 16
#define DHA_AICRC0_REG_AIC_CNT1_DECODE_LEN    6
#define DHA_AICRC0_REG_AIC_CNT1_DECODE_OFFSET 8
#define DHA_AICRC0_REG_AIC_CNT0_DECODE_LEN    6
#define DHA_AICRC0_REG_AIC_CNT0_DECODE_OFFSET 0

#define DHA_AICRC1_REG_AIC_CNT7_DECODE_LEN    6
#define DHA_AICRC1_REG_AIC_CNT7_DECODE_OFFSET 24
#define DHA_AICRC1_REG_AIC_CNT6_DECODE_LEN    6
#define DHA_AICRC1_REG_AIC_CNT6_DECODE_OFFSET 16
#define DHA_AICRC1_REG_AIC_CNT5_DECODE_LEN    6
#define DHA_AICRC1_REG_AIC_CNT5_DECODE_OFFSET 8
#define DHA_AICRC1_REG_AIC_CNT4_DECODE_LEN    6
#define DHA_AICRC1_REG_AIC_CNT4_DECODE_OFFSET 0

#define DHA_AICRC2_REG_AIC_CNT11_DECODE_LEN    6
#define DHA_AICRC2_REG_AIC_CNT11_DECODE_OFFSET 24
#define DHA_AICRC2_REG_AIC_CNT10_DECODE_LEN    6
#define DHA_AICRC2_REG_AIC_CNT10_DECODE_OFFSET 16
#define DHA_AICRC2_REG_AIC_CNT9_DECODE_LEN     6
#define DHA_AICRC2_REG_AIC_CNT9_DECODE_OFFSET  8
#define DHA_AICRC2_REG_AIC_CNT8_DECODE_LEN     6
#define DHA_AICRC2_REG_AIC_CNT8_DECODE_OFFSET  0

#define DHA_AICRC3_REG_AIC_CNT15_DECODE_LEN    6
#define DHA_AICRC3_REG_AIC_CNT15_DECODE_OFFSET 24
#define DHA_AICRC3_REG_AIC_CNT14_DECODE_LEN    6
#define DHA_AICRC3_REG_AIC_CNT14_DECODE_OFFSET 16
#define DHA_AICRC3_REG_AIC_CNT13_DECODE_LEN    6
#define DHA_AICRC3_REG_AIC_CNT13_DECODE_OFFSET 8
#define DHA_AICRC3_REG_AIC_CNT12_DECODE_LEN    6
#define DHA_AICRC3_REG_AIC_CNT12_DECODE_OFFSET 0

#define DHA_FLOW_MODE_REG_PUSH_SUB_TH_LEN        3
#define DHA_FLOW_MODE_REG_PUSH_SUB_TH_OFFSET     12
#define DHA_FLOW_MODE_REG_DETECT_SUB_TH_LEN      3
#define DHA_FLOW_MODE_REG_DETECT_SUB_TH_OFFSET   8
#define DHA_FLOW_MODE_REG_TXDAT_PUSH_EN_LEN      1
#define DHA_FLOW_MODE_REG_TXDAT_PUSH_EN_OFFSET   5
#define DHA_FLOW_MODE_REG_TXDAT_DETECT_EN_LEN    1
#define DHA_FLOW_MODE_REG_TXDAT_DETECT_EN_OFFSET 4
#define DHA_FLOW_MODE_REG_FLOW_IQ_LEN            1
#define DHA_FLOW_MODE_REG_FLOW_IQ_OFFSET         2
#define DHA_FLOW_MODE_REG_FLOW_CMD_LEN           1
#define DHA_FLOW_MODE_REG_FLOW_CMD_OFFSET        1
#define DHA_FLOW_MODE_REG_FLOW_PQ_LEN            1
#define DHA_FLOW_MODE_REG_FLOW_PQ_OFFSET         0

#define DHA_CMD_UTL_TH0_REG_CMD_UTL_MTH_LEN    10
#define DHA_CMD_UTL_TH0_REG_CMD_UTL_MTH_OFFSET 12
#define DHA_CMD_UTL_TH0_REG_CMD_UTL_LTH_LEN    10
#define DHA_CMD_UTL_TH0_REG_CMD_UTL_LTH_OFFSET 0

#define DHA_CMD_UTL_TH1_REG_CMD_UTL_HTH_LEN    10
#define DHA_CMD_UTL_TH1_REG_CMD_UTL_HTH_OFFSET 0

#define DHA_IQ_UTL_TH_REG_IQ_UTL_HTH_LEN    8
#define DHA_IQ_UTL_TH_REG_IQ_UTL_HTH_OFFSET 16
#define DHA_IQ_UTL_TH_REG_IQ_UTL_MTH_LEN    8
#define DHA_IQ_UTL_TH_REG_IQ_UTL_MTH_OFFSET 8
#define DHA_IQ_UTL_TH_REG_IQ_UTL_LTH_LEN    8
#define DHA_IQ_UTL_TH_REG_IQ_UTL_LTH_OFFSET 0

#define DHA_TXDAT_DET_TTIME_REG_DETECT_RECOVER_TIME_LEN    16
#define DHA_TXDAT_DET_TTIME_REG_DETECT_RECOVER_TIME_OFFSET 16
#define DHA_TXDAT_DET_TTIME_REG_DETECT_WAIT_TIME_LEN       16
#define DHA_TXDAT_DET_TTIME_REG_DETECT_WAIT_TIME_OFFSET    0

#define DHA_TXDAT_PUSH_TTIME_REG_PUSH_RECOVER_TIME_LEN    16
#define DHA_TXDAT_PUSH_TTIME_REG_PUSH_RECOVER_TIME_OFFSET 16
#define DHA_TXDAT_PUSH_TTIME_REG_PUSH_WAIT_TIME_LEN       16
#define DHA_TXDAT_PUSH_TTIME_REG_PUSH_WAIT_TIME_OFFSET    0

#define DHA_DYN_CTRL_FUNC_MBIST_CLKEN_LEN    1
#define DHA_DYN_CTRL_FUNC_MBIST_CLKEN_OFFSET 0

#define DHA_ECC_INJECT_INJECT_2BIT_EN_LEN        1
#define DHA_ECC_INJECT_INJECT_2BIT_EN_OFFSET     24
#define DHA_ECC_INJECT_INJECT_2BIT_SEL_LEN       8
#define DHA_ECC_INJECT_INJECT_2BIT_SEL_OFFSET    16
#define DHA_ECC_INJECT_SDMA_INJECT_EN_LEN        1
#define DHA_ECC_INJECT_SDMA_INJECT_EN_OFFSET     15
#define DHA_ECC_INJECT_SHAREBUF_INJECT_EN_LEN    1
#define DHA_ECC_INJECT_SHAREBUF_INJECT_EN_OFFSET 14
#define DHA_ECC_INJECT_EDIRINFO_INJECT_EN_LEN    1
#define DHA_ECC_INJECT_EDIRINFO_INJECT_EN_OFFSET 13
#define DHA_ECC_INJECT_SDIRINFO_INJECT_EN_LEN    1
#define DHA_ECC_INJECT_SDIRINFO_INJECT_EN_OFFSET 12
#define DHA_ECC_INJECT_EDIR_INJECT_EN_LEN        1
#define DHA_ECC_INJECT_EDIR_INJECT_EN_OFFSET     11
#define DHA_ECC_INJECT_SDIR_INJECT_EN_LEN        1
#define DHA_ECC_INJECT_SDIR_INJECT_EN_OFFSET     10
#define DHA_ECC_INJECT_DBUF_INJECT_EN_LEN        1
#define DHA_ECC_INJECT_DBUF_INJECT_EN_OFFSET     9
#define DHA_ECC_INJECT_CBUF_INJECT_EN_LEN        1
#define DHA_ECC_INJECT_CBUF_INJECT_EN_OFFSET     8
#define DHA_ECC_INJECT_INJECT_1BIT_SEL_LEN       8
#define DHA_ECC_INJECT_INJECT_1BIT_SEL_OFFSET    0

#define DHA_MAGIC_WORD_MAGIC_WORD_LEN    32
#define DHA_MAGIC_WORD_MAGIC_WORD_OFFSET 0

#define DHA_PERF_INTR_MPAM_MON_OVFLW_NONSEC_INTR_LEN    1
#define DHA_PERF_INTR_MPAM_MON_OVFLW_NONSEC_INTR_OFFSET 11
#define DHA_PERF_INTR_MPAM_MON_OVFLW_SEC_INTR_LEN       1
#define DHA_PERF_INTR_MPAM_MON_OVFLW_SEC_INTR_OFFSET    10
#define DHA_PERF_INTR_MPAM_MON_CFG_NONSEC_INTR_LEN      1
#define DHA_PERF_INTR_MPAM_MON_CFG_NONSEC_INTR_OFFSET   9
#define DHA_PERF_INTR_MPAM_MON_CFG_SEC_INTR_LEN         1
#define DHA_PERF_INTR_MPAM_MON_CFG_SEC_INTR_OFFSET      8
#define DHA_PERF_INTR_PERF_INTR_LEN                     8
#define DHA_PERF_INTR_PERF_INTR_OFFSET                  0

#define DHA_PERF_INTM_MPAM_MON_OVFLW_NONSEC_INTM_LEN    1
#define DHA_PERF_INTM_MPAM_MON_OVFLW_NONSEC_INTM_OFFSET 11
#define DHA_PERF_INTM_MPAM_MON_OVFLW_SEC_INTM_LEN       1
#define DHA_PERF_INTM_MPAM_MON_OVFLW_SEC_INTM_OFFSET    10
#define DHA_PERF_INTM_MPAM_MON_CFG_NONSEC_INTM_LEN      1
#define DHA_PERF_INTM_MPAM_MON_CFG_NONSEC_INTM_OFFSET   9
#define DHA_PERF_INTM_MPAM_MON_CFG_SEC_INTM_LEN         1
#define DHA_PERF_INTM_MPAM_MON_CFG_SEC_INTM_OFFSET      8
#define DHA_PERF_INTM_PERF_INTM_LEN                     8
#define DHA_PERF_INTM_PERF_INTM_OFFSET                  0

#define DHA_PERF_INTS_MPAM_MON_OVFLW_NONSEC_INTS_LEN    1
#define DHA_PERF_INTS_MPAM_MON_OVFLW_NONSEC_INTS_OFFSET 11
#define DHA_PERF_INTS_MPAM_MON_OVFLW_SEC_INTS_LEN       1
#define DHA_PERF_INTS_MPAM_MON_OVFLW_SEC_INTS_OFFSET    10
#define DHA_PERF_INTS_MPAM_MON_CFG_NONSEC_INTS_LEN      1
#define DHA_PERF_INTS_MPAM_MON_CFG_NONSEC_INTS_OFFSET   9
#define DHA_PERF_INTS_MPAM_MON_CFG_SEC_INTS_LEN         1
#define DHA_PERF_INTS_MPAM_MON_CFG_SEC_INTS_OFFSET      8
#define DHA_PERF_INTS_PERF_INTS_LEN                     8
#define DHA_PERF_INTS_PERF_INTS_OFFSET                  0

#define DHA_PERF_INTC_MPAM_MON_OVFLW_NONSEC_INTC_LEN    1
#define DHA_PERF_INTC_MPAM_MON_OVFLW_NONSEC_INTC_OFFSET 11
#define DHA_PERF_INTC_MPAM_MON_OVFLW_SEC_INTC_LEN       1
#define DHA_PERF_INTC_MPAM_MON_OVFLW_SEC_INTC_OFFSET    10
#define DHA_PERF_INTC_MPAM_MON_CFG_NONSEC_INTC_LEN      1
#define DHA_PERF_INTC_MPAM_MON_CFG_NONSEC_INTC_OFFSET   9
#define DHA_PERF_INTC_MPAM_MON_CFG_SEC_INTC_LEN         1
#define DHA_PERF_INTC_MPAM_MON_CFG_SEC_INTC_OFFSET      8
#define DHA_PERF_INTC_PERF_INTC_LEN                     8
#define DHA_PERF_INTC_PERF_INTC_OFFSET                  0









#define DHA_VERSION0_MAIN_VERSION_LEN         4
#define DHA_VERSION0_MAIN_VERSION_OFFSET      16
#define DHA_VERSION0_SUB_VERSION_LEN          4
#define DHA_VERSION0_SUB_VERSION_OFFSET       12
#define DHA_VERSION0_HISILICON_VERSION_LEN    12
#define DHA_VERSION0_HISILICON_VERSION_OFFSET 0



#define DHA_STATUS0_REG_DDRIF3_IDLE_LEN    1
#define DHA_STATUS0_REG_DDRIF3_IDLE_OFFSET 31
#define DHA_STATUS0_REG_DDRIF2_IDLE_LEN    1
#define DHA_STATUS0_REG_DDRIF2_IDLE_OFFSET 30
#define DHA_STATUS0_REG_DDRIF1_IDLE_LEN    1
#define DHA_STATUS0_REG_DDRIF1_IDLE_OFFSET 29
#define DHA_STATUS0_REG_DDRIF0_IDLE_LEN    1
#define DHA_STATUS0_REG_DDRIF0_IDLE_OFFSET 28
#define DHA_STATUS0_REG_PQ3_IDLE_LEN       1
#define DHA_STATUS0_REG_PQ3_IDLE_OFFSET    27
#define DHA_STATUS0_REG_PQ2_IDLE_LEN       1
#define DHA_STATUS0_REG_PQ2_IDLE_OFFSET    26
#define DHA_STATUS0_REG_PQ1_IDLE_LEN       1
#define DHA_STATUS0_REG_PQ1_IDLE_OFFSET    25
#define DHA_STATUS0_REG_PQ0_IDLE_LEN       1
#define DHA_STATUS0_REG_PQ0_IDLE_OFFSET    24
#define DHA_STATUS0_REG_SBUF3_IDLE_LEN     1
#define DHA_STATUS0_REG_SBUF3_IDLE_OFFSET  23
#define DHA_STATUS0_REG_SBUF2_IDLE_LEN     1
#define DHA_STATUS0_REG_SBUF2_IDLE_OFFSET  22
#define DHA_STATUS0_REG_SBUF1_IDLE_LEN     1
#define DHA_STATUS0_REG_SBUF1_IDLE_OFFSET  21
#define DHA_STATUS0_REG_SBUF0_IDLE_LEN     1
#define DHA_STATUS0_REG_SBUF0_IDLE_OFFSET  20
#define DHA_STATUS0_REG_RBUF3_IDLE_LEN     1
#define DHA_STATUS0_REG_RBUF3_IDLE_OFFSET  19
#define DHA_STATUS0_REG_RBUF2_IDLE_LEN     1
#define DHA_STATUS0_REG_RBUF2_IDLE_OFFSET  18
#define DHA_STATUS0_REG_RBUF1_IDLE_LEN     1
#define DHA_STATUS0_REG_RBUF1_IDLE_OFFSET  17
#define DHA_STATUS0_REG_RBUF0_IDLE_LEN     1
#define DHA_STATUS0_REG_RBUF0_IDLE_OFFSET  16
#define DHA_STATUS0_REG_MQ3_IDLE_LEN       1
#define DHA_STATUS0_REG_MQ3_IDLE_OFFSET    15
#define DHA_STATUS0_REG_MQ2_IDLE_LEN       1
#define DHA_STATUS0_REG_MQ2_IDLE_OFFSET    14
#define DHA_STATUS0_REG_MQ1_IDLE_LEN       1
#define DHA_STATUS0_REG_MQ1_IDLE_OFFSET    13
#define DHA_STATUS0_REG_MQ0_IDLE_LEN       1
#define DHA_STATUS0_REG_MQ0_IDLE_OFFSET    12
#define DHA_STATUS0_REG_DBID3_IDLE_LEN     1
#define DHA_STATUS0_REG_DBID3_IDLE_OFFSET  11
#define DHA_STATUS0_REG_DBID2_IDLE_LEN     1
#define DHA_STATUS0_REG_DBID2_IDLE_OFFSET  10
#define DHA_STATUS0_REG_DBID1_IDLE_LEN     1
#define DHA_STATUS0_REG_DBID1_IDLE_OFFSET  9
#define DHA_STATUS0_REG_DBID0_IDLE_LEN     1
#define DHA_STATUS0_REG_DBID0_IDLE_OFFSET  8
#define DHA_STATUS0_REG_CBUF_IDLE_LEN      1
#define DHA_STATUS0_REG_CBUF_IDLE_OFFSET   7
#define DHA_STATUS0_REG_RETRY1_IDLE_LEN    1
#define DHA_STATUS0_REG_RETRY1_IDLE_OFFSET 6
#define DHA_STATUS0_REG_IQ1_IDLE_LEN       1
#define DHA_STATUS0_REG_IQ1_IDLE_OFFSET    5
#define DHA_STATUS0_REG_RETRY0_IDLE_LEN    1
#define DHA_STATUS0_REG_RETRY0_IDLE_OFFSET 4
#define DHA_STATUS0_REG_IQ0_IDLE_LEN       1
#define DHA_STATUS0_REG_IQ0_IDLE_OFFSET    3
#define DHA_STATUS0_REG_DHA_IDLE_LEN       1
#define DHA_STATUS0_REG_DHA_IDLE_OFFSET    2
#define DHA_STATUS0_SDIR_INIT_OVER_LEN     2
#define DHA_STATUS0_SDIR_INIT_OVER_OFFSET  0

#define DHA_STATUS1_REG_ERROR_ATOMICERR_LEN     1
#define DHA_STATUS1_REG_ERROR_ATOMICERR_OFFSET  18
#define DHA_STATUS1_REG_ERROR_MSDERROR_LEN      3
#define DHA_STATUS1_REG_ERROR_MSDERROR_OFFSET   15
#define DHA_STATUS1_REG_ERROR_PQ3ST_LEN         1
#define DHA_STATUS1_REG_ERROR_PQ3ST_OFFSET      14
#define DHA_STATUS1_REG_ERROR_PQ2ST_LEN         1
#define DHA_STATUS1_REG_ERROR_PQ2ST_OFFSET      13
#define DHA_STATUS1_REG_ERROR_PQ1ST_LEN         1
#define DHA_STATUS1_REG_ERROR_PQ1ST_OFFSET      12
#define DHA_STATUS1_REG_ERROR_PQ0ST_LEN         1
#define DHA_STATUS1_REG_ERROR_PQ0ST_OFFSET      11
#define DHA_STATUS1_REG_ERROR_MECC_LEN          1
#define DHA_STATUS1_REG_ERROR_MECC_OFFSET       10
#define DHA_STATUS1_REG_ERROR_SECC_LEN          1
#define DHA_STATUS1_REG_ERROR_SECC_OFFSET       9
#define DHA_STATUS1_REG_ERROR_NONSEC_LEN        1
#define DHA_STATUS1_REG_ERROR_NONSEC_OFFSET     8
#define DHA_STATUS1_REG_ERROR_SEC_LEN           1
#define DHA_STATUS1_REG_ERROR_SEC_OFFSET        7
#define DHA_STATUS1_REG_ERROR_REQ_LEN           1
#define DHA_STATUS1_REG_ERROR_REQ_OFFSET        6
#define DHA_STATUS1_REG_ERROR_DEFAULT_LEN       1
#define DHA_STATUS1_REG_ERROR_DEFAULT_OFFSET    5
#define DHA_STATUS1_REG_ERROR_MSDCCIXHIT_LEN    1
#define DHA_STATUS1_REG_ERROR_MSDCCIXHIT_OFFSET 4
#define DHA_STATUS1_REG_DDRIF7_IDLE_LEN         1
#define DHA_STATUS1_REG_DDRIF7_IDLE_OFFSET      3
#define DHA_STATUS1_REG_DDRIF6_IDLE_LEN         1
#define DHA_STATUS1_REG_DDRIF6_IDLE_OFFSET      2
#define DHA_STATUS1_REG_DDRIF5_IDLE_LEN         1
#define DHA_STATUS1_REG_DDRIF5_IDLE_OFFSET      1
#define DHA_STATUS1_REG_DDRIF4_IDLE_LEN         1
#define DHA_STATUS1_REG_DDRIF4_IDLE_OFFSET      0

#define DHA_OVERFLOW_SDIR3_OVERFLOW_LEN          1
#define DHA_OVERFLOW_SDIR3_OVERFLOW_OFFSET       19
#define DHA_OVERFLOW_SDIR2_OVERFLOW_LEN          1
#define DHA_OVERFLOW_SDIR2_OVERFLOW_OFFSET       18
#define DHA_OVERFLOW_SDIR1_OVERFLOW_LEN          1
#define DHA_OVERFLOW_SDIR1_OVERFLOW_OFFSET       17
#define DHA_OVERFLOW_SDIR0_OVERFLOW_LEN          1
#define DHA_OVERFLOW_SDIR0_OVERFLOW_OFFSET       16
#define DHA_OVERFLOW_SNPRSPDATA3_OVERFLOW_LEN    1
#define DHA_OVERFLOW_SNPRSPDATA3_OVERFLOW_OFFSET 15
#define DHA_OVERFLOW_SNPRSPDATA2_OVERFLOW_LEN    1
#define DHA_OVERFLOW_SNPRSPDATA2_OVERFLOW_OFFSET 14
#define DHA_OVERFLOW_SNPRSPDATA1_OVERFLOW_LEN    1
#define DHA_OVERFLOW_SNPRSPDATA1_OVERFLOW_OFFSET 13
#define DHA_OVERFLOW_SNPRSPDATA0_OVERFLOW_LEN    1
#define DHA_OVERFLOW_SNPRSPDATA0_OVERFLOW_OFFSET 12
#define DHA_OVERFLOW_RBUF3_OVERFLOW_LEN          1
#define DHA_OVERFLOW_RBUF3_OVERFLOW_OFFSET       11
#define DHA_OVERFLOW_RBUF2_OVERFLOW_LEN          1
#define DHA_OVERFLOW_RBUF2_OVERFLOW_OFFSET       10
#define DHA_OVERFLOW_RBUF1_OVERFLOW_LEN          1
#define DHA_OVERFLOW_RBUF1_OVERFLOW_OFFSET       9
#define DHA_OVERFLOW_RBUF0_OVERFLOW_LEN          1
#define DHA_OVERFLOW_RBUF0_OVERFLOW_OFFSET       8
#define DHA_OVERFLOW_SBUF3_OVERFLOW_LEN          1
#define DHA_OVERFLOW_SBUF3_OVERFLOW_OFFSET       7
#define DHA_OVERFLOW_SBUF2_OVERFLOW_LEN          1
#define DHA_OVERFLOW_SBUF2_OVERFLOW_OFFSET       6
#define DHA_OVERFLOW_SBUF1_OVERFLOW_LEN          1
#define DHA_OVERFLOW_SBUF1_OVERFLOW_OFFSET       5
#define DHA_OVERFLOW_SBUF0_OVERFLOW_LEN          1
#define DHA_OVERFLOW_SBUF0_OVERFLOW_OFFSET       4
#define DHA_OVERFLOW_PQ3_OVERFLOW_LEN            1
#define DHA_OVERFLOW_PQ3_OVERFLOW_OFFSET         3
#define DHA_OVERFLOW_PQ2_OVERFLOW_LEN            1
#define DHA_OVERFLOW_PQ2_OVERFLOW_OFFSET         2
#define DHA_OVERFLOW_PQ1_OVERFLOW_LEN            1
#define DHA_OVERFLOW_PQ1_OVERFLOW_OFFSET         1
#define DHA_OVERFLOW_PQ0_OVERFLOW_LEN            1
#define DHA_OVERFLOW_PQ0_OVERFLOW_OFFSET         0

#define DHA_STATUS_IFL_DMC7_RESPRDATA_READY_LEN    2
#define DHA_STATUS_IFL_DMC7_RESPRDATA_READY_OFFSET 30
#define DHA_STATUS_IFL_DMC7_WDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC7_WDATA_READY_OFFSET     29
#define DHA_STATUS_IFL_DMC7_REQ_READY_LEN          1
#define DHA_STATUS_IFL_DMC7_REQ_READY_OFFSET       28
#define DHA_STATUS_IFL_DMC6_RESP_READY_LEN         1
#define DHA_STATUS_IFL_DMC6_RESP_READY_OFFSET      27
#define DHA_STATUS_IFL_DMC6_RDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC6_RDATA_READY_OFFSET     26
#define DHA_STATUS_IFL_DMC6_WDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC6_WDATA_READY_OFFSET     25
#define DHA_STATUS_IFL_DMC6_REQ_READY_LEN          1
#define DHA_STATUS_IFL_DMC6_REQ_READY_OFFSET       24
#define DHA_STATUS_IFL_DMC5_RESP_READY_LEN         1
#define DHA_STATUS_IFL_DMC5_RESP_READY_OFFSET      23
#define DHA_STATUS_IFL_DMC5_RDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC5_RDATA_READY_OFFSET     22
#define DHA_STATUS_IFL_DMC5_WDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC5_WDATA_READY_OFFSET     21
#define DHA_STATUS_IFL_DMC5_REQ_READY_LEN          1
#define DHA_STATUS_IFL_DMC5_REQ_READY_OFFSET       20
#define DHA_STATUS_IFL_DMC4_RESP_READY_LEN         1
#define DHA_STATUS_IFL_DMC4_RESP_READY_OFFSET      19
#define DHA_STATUS_IFL_DMC4_RDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC4_RDATA_READY_OFFSET     18
#define DHA_STATUS_IFL_DMC4_WDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC4_WDATA_READY_OFFSET     17
#define DHA_STATUS_IFL_DMC4_REQ_READY_LEN          1
#define DHA_STATUS_IFL_DMC4_REQ_READY_OFFSET       16
#define DHA_STATUS_IFL_DMC3_RESP_READY_LEN         1
#define DHA_STATUS_IFL_DMC3_RESP_READY_OFFSET      15
#define DHA_STATUS_IFL_DMC3_RDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC3_RDATA_READY_OFFSET     14
#define DHA_STATUS_IFL_DMC3_WDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC3_WDATA_READY_OFFSET     13
#define DHA_STATUS_IFL_DMC3_REQ_READY_LEN          1
#define DHA_STATUS_IFL_DMC3_REQ_READY_OFFSET       12
#define DHA_STATUS_IFL_DMC2_RESP_READY_LEN         1
#define DHA_STATUS_IFL_DMC2_RESP_READY_OFFSET      11
#define DHA_STATUS_IFL_DMC2_RDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC2_RDATA_READY_OFFSET     10
#define DHA_STATUS_IFL_DMC2_WDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC2_WDATA_READY_OFFSET     9
#define DHA_STATUS_IFL_DMC2_REQ_READY_LEN          1
#define DHA_STATUS_IFL_DMC2_REQ_READY_OFFSET       8
#define DHA_STATUS_IFL_DMC1_RESP_READY_LEN         1
#define DHA_STATUS_IFL_DMC1_RESP_READY_OFFSET      7
#define DHA_STATUS_IFL_DMC1_RDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC1_RDATA_READY_OFFSET     6
#define DHA_STATUS_IFL_DMC1_WDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC1_WDATA_READY_OFFSET     5
#define DHA_STATUS_IFL_DMC1_REQ_READY_LEN          1
#define DHA_STATUS_IFL_DMC1_REQ_READY_OFFSET       4
#define DHA_STATUS_IFL_DMC0_RESP_READY_LEN         1
#define DHA_STATUS_IFL_DMC0_RESP_READY_OFFSET      3
#define DHA_STATUS_IFL_DMC0_RDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC0_RDATA_READY_OFFSET     2
#define DHA_STATUS_IFL_DMC0_WDATA_READY_LEN        1
#define DHA_STATUS_IFL_DMC0_WDATA_READY_OFFSET     1
#define DHA_STATUS_IFL_DMC0_REQ_READY_LEN          1
#define DHA_STATUS_IFL_DMC0_REQ_READY_OFFSET       0

#define DHA_STATUS_IFH_TX_LINK_RUN0_LEN        1
#define DHA_STATUS_IFH_TX_LINK_RUN0_OFFSET     8
#define DHA_STATUS_IFH_RX_LINK_RUN0_LEN        1
#define DHA_STATUS_IFH_RX_LINK_RUN0_OFFSET     7
#define DHA_STATUS_IFH_TXDAT_LCRD_EMPTY_LEN    1
#define DHA_STATUS_IFH_TXDAT_LCRD_EMPTY_OFFSET 6
#define DHA_STATUS_IFH_TXRSP_LCRD_EMPTY_LEN    1
#define DHA_STATUS_IFH_TXRSP_LCRD_EMPTY_OFFSET 5
#define DHA_STATUS_IFH_TXSNP_LCRD_EMPTY_LEN    1
#define DHA_STATUS_IFH_TXSNP_LCRD_EMPTY_OFFSET 4
#define DHA_STATUS_IFH_TXREQ_LCRD_EMPTY_LEN    1
#define DHA_STATUS_IFH_TXREQ_LCRD_EMPTY_OFFSET 3
#define DHA_STATUS_IFH_RXDAT_LCRD_EMPTY_LEN    1
#define DHA_STATUS_IFH_RXDAT_LCRD_EMPTY_OFFSET 2
#define DHA_STATUS_IFH_RXRSP_LCRD_EMPTY_LEN    1
#define DHA_STATUS_IFH_RXRSP_LCRD_EMPTY_OFFSET 1
#define DHA_STATUS_IFH_IQ_LCRD_EMPTY_LEN       1
#define DHA_STATUS_IFH_IQ_LCRD_EMPTY_OFFSET    0

#define DHA_PROBE_CTRL_REG_ENTRY_SEL_LEN     7
#define DHA_PROBE_CTRL_REG_ENTRY_SEL_OFFSET  9
#define DHA_PROBE_CTRL_REG_QUEUE_SEL_LEN     5
#define DHA_PROBE_CTRL_REG_QUEUE_SEL_OFFSET  4
#define DHA_PROBE_CTRL_REG_PROBE_MODE_LEN    1
#define DHA_PROBE_CTRL_REG_PROBE_MODE_OFFSET 1
#define DHA_PROBE_CTRL_REG_PROBE_EN_LEN      1
#define DHA_PROBE_CTRL_REG_PROBE_EN_OFFSET   0

#define DHA_ERR_MASKL_CBUF_SECC_MASK_LEN          1
#define DHA_ERR_MASKL_CBUF_SECC_MASK_OFFSET       29
#define DHA_ERR_MASKL_CBUF_MECC_MASK_LEN          1
#define DHA_ERR_MASKL_CBUF_MECC_MASK_OFFSET       28
#define DHA_ERR_MASKL_SDIR3_SECC_MASK_LEN         1
#define DHA_ERR_MASKL_SDIR3_SECC_MASK_OFFSET      27
#define DHA_ERR_MASKL_SDIR3_MECC_MASK_LEN         1
#define DHA_ERR_MASKL_SDIR3_MECC_MASK_OFFSET      26
#define DHA_ERR_MASKL_SDIR2_SECC_MASK_LEN         1
#define DHA_ERR_MASKL_SDIR2_SECC_MASK_OFFSET      25
#define DHA_ERR_MASKL_SDIR2_MECC_MASK_LEN         1
#define DHA_ERR_MASKL_SDIR2_MECC_MASK_OFFSET      24
#define DHA_ERR_MASKL_SDIR1_SECC_MASK_LEN         1
#define DHA_ERR_MASKL_SDIR1_SECC_MASK_OFFSET      23
#define DHA_ERR_MASKL_SDIR1_MECC_MASK_LEN         1
#define DHA_ERR_MASKL_SDIR1_MECC_MASK_OFFSET      22
#define DHA_ERR_MASKL_SDIR0_SECC_MASK_LEN         1
#define DHA_ERR_MASKL_SDIR0_SECC_MASK_OFFSET      21
#define DHA_ERR_MASKL_SDIR0_MECC_MASK_LEN         1
#define DHA_ERR_MASKL_SDIR0_MECC_MASK_OFFSET      20
#define DHA_ERR_MASKL_PQ3_DEFAULT_ERR_MASK_LEN    1
#define DHA_ERR_MASKL_PQ3_DEFAULT_ERR_MASK_OFFSET 19
#define DHA_ERR_MASKL_PQ3_NONSEC_ERR_MASK_LEN     1
#define DHA_ERR_MASKL_PQ3_NONSEC_ERR_MASK_OFFSET  18
#define DHA_ERR_MASKL_PQ3_SEC_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ3_SEC_ERR_MASK_OFFSET     17
#define DHA_ERR_MASKL_PQ3_REQ_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ3_REQ_ERR_MASK_OFFSET     16
#define DHA_ERR_MASKL_PQ3_DMC_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ3_DMC_ERR_MASK_OFFSET     15
#define DHA_ERR_MASKL_PQ2_DEFUALT_ERR_MASK_LEN    1
#define DHA_ERR_MASKL_PQ2_DEFUALT_ERR_MASK_OFFSET 14
#define DHA_ERR_MASKL_PQ2_NONSEC_ERR_MASK_LEN     1
#define DHA_ERR_MASKL_PQ2_NONSEC_ERR_MASK_OFFSET  13
#define DHA_ERR_MASKL_PQ2_SEC_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ2_SEC_ERR_MASK_OFFSET     12
#define DHA_ERR_MASKL_PQ2_REQ_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ2_REQ_ERR_MASK_OFFSET     11
#define DHA_ERR_MASKL_PQ2_DMC_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ2_DMC_ERR_MASK_OFFSET     10
#define DHA_ERR_MASKL_PQ1_DEFAULT_ERR_MASK_LEN    1
#define DHA_ERR_MASKL_PQ1_DEFAULT_ERR_MASK_OFFSET 9
#define DHA_ERR_MASKL_PQ1_NONSEC_ERR_MASK_LEN     1
#define DHA_ERR_MASKL_PQ1_NONSEC_ERR_MASK_OFFSET  8
#define DHA_ERR_MASKL_PQ1_SEC_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ1_SEC_ERR_MASK_OFFSET     7
#define DHA_ERR_MASKL_PQ1_REQ_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ1_REQ_ERR_MASK_OFFSET     6
#define DHA_ERR_MASKL_PQ1_DMC_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ1_DMC_ERR_MASK_OFFSET     5
#define DHA_ERR_MASKL_PQ0_DEFUALT_ERR_MASK_LEN    1
#define DHA_ERR_MASKL_PQ0_DEFUALT_ERR_MASK_OFFSET 4
#define DHA_ERR_MASKL_PQ0_NONSEC_ERR_MASK_LEN     1
#define DHA_ERR_MASKL_PQ0_NONSEC_ERR_MASK_OFFSET  3
#define DHA_ERR_MASKL_PQ0_SEC_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ0_SEC_ERR_MASK_OFFSET     2
#define DHA_ERR_MASKL_PQ0_REQ_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ0_REQ_ERR_MASK_OFFSET     1
#define DHA_ERR_MASKL_PQ0_DMC_ERR_MASK_LEN        1
#define DHA_ERR_MASKL_PQ0_DMC_ERR_MASK_OFFSET     0

#define DHA_ERR_MASKH_PQ3_ATOMIC_ERR_MASK_LEN    1
#define DHA_ERR_MASKH_PQ3_ATOMIC_ERR_MASK_OFFSET 11
#define DHA_ERR_MASKH_PQ2_ATOMIC_ERR_MASK_LEN    1
#define DHA_ERR_MASKH_PQ2_ATOMIC_ERR_MASK_OFFSET 10
#define DHA_ERR_MASKH_PQ1_ATOMIC_ERR_MASK_LEN    1
#define DHA_ERR_MASKH_PQ1_ATOMIC_ERR_MASK_OFFSET 9
#define DHA_ERR_MASKH_PQ0_ATOMIC_ERR_MASK_LEN    1
#define DHA_ERR_MASKH_PQ0_ATOMIC_ERR_MASK_OFFSET 8
#define DHA_ERR_MASKH_DBUF3_SECC_MASK_LEN        1
#define DHA_ERR_MASKH_DBUF3_SECC_MASK_OFFSET     7
#define DHA_ERR_MASKH_DBUF3_MECC_MASK_LEN        1
#define DHA_ERR_MASKH_DBUF3_MECC_MASK_OFFSET     6
#define DHA_ERR_MASKH_DBUF2_SECC_MASK_LEN        1
#define DHA_ERR_MASKH_DBUF2_SECC_MASK_OFFSET     5
#define DHA_ERR_MASKH_DBUF2_MECC_MASK_LEN        1
#define DHA_ERR_MASKH_DBUF2_MECC_MASK_OFFSET     4
#define DHA_ERR_MASKH_DBUF1_SECC_MASK_LEN        1
#define DHA_ERR_MASKH_DBUF1_SECC_MASK_OFFSET     3
#define DHA_ERR_MASKH_DBUF1_MECC_MASK_LEN        1
#define DHA_ERR_MASKH_DBUF1_MECC_MASK_OFFSET     2
#define DHA_ERR_MASKH_DBUF0_SECC_MASK_LEN        1
#define DHA_ERR_MASKH_DBUF0_SECC_MASK_OFFSET     1
#define DHA_ERR_MASKH_DBUF0_MECC_MASK_LEN        1
#define DHA_ERR_MASKH_DBUF0_MECC_MASK_OFFSET     0

#define DHA_MEMCTRL_HISI_MEM_CTRL_HISI_SP_HC_LEN    8
#define DHA_MEMCTRL_HISI_MEM_CTRL_HISI_SP_HC_OFFSET 16
#define DHA_MEMCTRL_HISI_MEM_CTRL_HISI_SP_HD_LEN    8
#define DHA_MEMCTRL_HISI_MEM_CTRL_HISI_SP_HD_OFFSET 8
#define DHA_MEMCTRL_HISI_MEM_CTRL_HISI_TP_LEN       8
#define DHA_MEMCTRL_HISI_MEM_CTRL_HISI_TP_OFFSET    0

#define DHA_SUBEVENT_CTRL_REGION_CMD_EVENT_EN_LEN    1
#define DHA_SUBEVENT_CTRL_REGION_CMD_EVENT_EN_OFFSET 4
#define DHA_SUBEVENT_CTRL_REGION_DDR_EVENT_EN_LEN    1
#define DHA_SUBEVENT_CTRL_REGION_DDR_EVENT_EN_OFFSET 3
#define DHA_SUBEVENT_CTRL_DIR_EVNT_EN_LEN            1
#define DHA_SUBEVENT_CTRL_DIR_EVNT_EN_OFFSET         2
#define DHA_SUBEVENT_CTRL_DDR_LATENCY_EN_LEN         1
#define DHA_SUBEVENT_CTRL_DDR_LATENCY_EN_OFFSET      1
#define DHA_SUBEVENT_CTRL_DHA_LATENCY_EN_LEN         1
#define DHA_SUBEVENT_CTRL_DHA_LATENCY_EN_OFFSET      0

#define DHA_EVENT_REGION0_DHA_EVENT_ADDRL_LEN    29
#define DHA_EVENT_REGION0_DHA_EVENT_ADDRL_OFFSET 3

#define DHA_EVENT_REGION1_DHA_EVENT_SIZE_LEN     6
#define DHA_EVENT_REGION1_DHA_EVENT_SIZE_OFFSET  16
#define DHA_EVENT_REGION1_DHA_EVENT_ADDRH_LEN    12
#define DHA_EVENT_REGION1_DHA_EVENT_ADDRH_OFFSET 0

#define DHA_TOTAL_CMDLATL_TOTAL_CMD_LATANCYL_LEN    32
#define DHA_TOTAL_CMDLATL_TOTAL_CMD_LATANCYL_OFFSET 0

#define DHA_TOTAL_CMDLATH_TOTAL_CMD_LATANCYH_LEN    32
#define DHA_TOTAL_CMDLATH_TOTAL_CMD_LATANCYH_OFFSET 0

#define DHA_TOTAL_CMDCNTL_TOTAL_CMD_CNTL_LEN    32
#define DHA_TOTAL_CMDCNTL_TOTAL_CMD_CNTL_OFFSET 0

#define DHA_TOTAL_CMDCNTH_TOTAL_CMD_CNTH_LEN    16
#define DHA_TOTAL_CMDCNTH_TOTAL_CMD_CNTH_OFFSET 0

#define DHA_TOTAL_DDRLATL_TOTAL_CMD_LATANCYL_LEN    32
#define DHA_TOTAL_DDRLATL_TOTAL_CMD_LATANCYL_OFFSET 0

#define DHA_TOTAL_DDRLATH_TOTAL_CMD_LATANCYH_LEN    32
#define DHA_TOTAL_DDRLATH_TOTAL_CMD_LATANCYH_OFFSET 0

#define DHA_TOTAL_DDRCNTL_TOTAL_CMD_CNTL_LEN    32
#define DHA_TOTAL_DDRCNTL_TOTAL_CMD_CNTL_OFFSET 0

#define DHA_TOTAL_DDRCNTH_TOTAL_CMD_CNTH_LEN    16
#define DHA_TOTAL_DDRCNTH_TOTAL_CMD_CNTH_OFFSET 0

#define DHA_SENTRY_CNT_SINGLE_ENTRY_CNT_LEN    20
#define DHA_SENTRY_CNT_SINGLE_ENTRY_CNT_OFFSET 0

#define DHA_DENTRY_CNT_DOUBLE_ENTRY_CNT_LEN    20
#define DHA_DENTRY_CNT_DOUBLE_ENTRY_CNT_OFFSET 0

#define DHA_MCA_CNT_MCA_DIR_CNT_LEN    20
#define DHA_MCA_CNT_MCA_DIR_CNT_OFFSET 0

#define DHA_EST_CNT_EST_DIR_CNT_LEN    20
#define DHA_EST_CNT_EST_DIR_CNT_OFFSET 0

#define DHA_TCA_CNT_TCA_DIR_CNT_LEN    20
#define DHA_TCA_CNT_TCA_DIR_CNT_OFFSET 0

#define DHA_VCA_CNT_VCA_DIR_CNT_LEN    20
#define DHA_VCA_CNT_VCA_DIR_CNT_OFFSET 0

#define DHA_PERF_ENABLE_PERF_ENABLE_LEN    1
#define DHA_PERF_ENABLE_PERF_ENABLE_OFFSET 0

#define DHA_EVENT_CTRL_EVENT_EN_LEN        24
#define DHA_EVENT_CTRL_EVENT_EN_OFFSET     8
#define DHA_EVENT_CTRL_EVENT_CNT_EN_LEN    8
#define DHA_EVENT_CTRL_EVENT_CNT_EN_OFFSET 0

#define DHA_EVENT_TYPE0_EVENT_CNT3_TYPE_LEN    8
#define DHA_EVENT_TYPE0_EVENT_CNT3_TYPE_OFFSET 24
#define DHA_EVENT_TYPE0_EVENT_CNT2_TYPE_LEN    8
#define DHA_EVENT_TYPE0_EVENT_CNT2_TYPE_OFFSET 16
#define DHA_EVENT_TYPE0_EVENT_CNT1_TYPE_LEN    8
#define DHA_EVENT_TYPE0_EVENT_CNT1_TYPE_OFFSET 8
#define DHA_EVENT_TYPE0_EVENT_CNT0_TYPE_LEN    8
#define DHA_EVENT_TYPE0_EVENT_CNT0_TYPE_OFFSET 0

#define DHA_EVENT_TYPE1_EVENT_CNT7_TYPE_LEN    8
#define DHA_EVENT_TYPE1_EVENT_CNT7_TYPE_OFFSET 24
#define DHA_EVENT_TYPE1_EVENT_CNT6_TYPE_LEN    8
#define DHA_EVENT_TYPE1_EVENT_CNT6_TYPE_OFFSET 16
#define DHA_EVENT_TYPE1_EVENT_CNT5_TYPE_LEN    8
#define DHA_EVENT_TYPE1_EVENT_CNT5_TYPE_OFFSET 8
#define DHA_EVENT_TYPE1_EVENT_CNT4_TYPE_LEN    8
#define DHA_EVENT_TYPE1_EVENT_CNT4_TYPE_OFFSET 0

#define DHA_EVENT_CNT0L_EVENT_CNT0_L_LEN    32
#define DHA_EVENT_CNT0L_EVENT_CNT0_L_OFFSET 0

#define DHA_EVENT_CNT0H_EVENT_CNT0_H_LEN    16
#define DHA_EVENT_CNT0H_EVENT_CNT0_H_OFFSET 0

#define DHA_EVENT_CNT1L_EVENT_CNT1_L_LEN    32
#define DHA_EVENT_CNT1L_EVENT_CNT1_L_OFFSET 0

#define DHA_EVENT_CNT1H_EVENT_CNT1_H_LEN    16
#define DHA_EVENT_CNT1H_EVENT_CNT1_H_OFFSET 0

#define DHA_EVENT_CNT2L_EVENT_CNT2_L_LEN    32
#define DHA_EVENT_CNT2L_EVENT_CNT2_L_OFFSET 0

#define DHA_EVENT_CNT2H_EVENT_CNT2_H_LEN    16
#define DHA_EVENT_CNT2H_EVENT_CNT2_H_OFFSET 0

#define DHA_EVENT_CNT3L_EVENT_CNT3_L_LEN    32
#define DHA_EVENT_CNT3L_EVENT_CNT3_L_OFFSET 0

#define DHA_EVENT_CNT3H_EVENT_CN3_H_LEN    16
#define DHA_EVENT_CNT3H_EVENT_CN3_H_OFFSET 0

#define DHA_EVENT_CNT4L_EVENT_CNT4_L_LEN    32
#define DHA_EVENT_CNT4L_EVENT_CNT4_L_OFFSET 0

#define DHA_EVENT_CNT4H_EVENT_CNT4_H_LEN    16
#define DHA_EVENT_CNT4H_EVENT_CNT4_H_OFFSET 0

#define DHA_EVENT_CNT5L_EVENT_CNT5_L_LEN    32
#define DHA_EVENT_CNT5L_EVENT_CNT5_L_OFFSET 0

#define DHA_EVENT_CNT5H_EVENT_CNT5_H_LEN    16
#define DHA_EVENT_CNT5H_EVENT_CNT5_H_OFFSET 0

#define DHA_EVENT_CNT6L_EVENT_CNT6_L_LEN    32
#define DHA_EVENT_CNT6L_EVENT_CNT6_L_OFFSET 0

#define DHA_EVENT_CNT6H_EVENT_CNT6_H_LEN    16
#define DHA_EVENT_CNT6H_EVENT_CNT6_H_OFFSET 0

#define DHA_EVENT_CNT7L_EVENT_CNT7_L_LEN    32
#define DHA_EVENT_CNT7L_EVENT_CNT7_L_OFFSET 0

#define DHA_EVENT_CNT7H_EVENT_CNT7_H_LEN    16
#define DHA_EVENT_CNT7H_EVENT_CNT7_H_OFFSET 0

#define DHA_ERR_FRL_CEO_LEN    2
#define DHA_ERR_FRL_CEO_OFFSET 18
#define DHA_ERR_FRL_DUI_LEN    2
#define DHA_ERR_FRL_DUI_OFFSET 16
#define DHA_ERR_FRL_RP_LEN     1
#define DHA_ERR_FRL_RP_OFFSET  15
#define DHA_ERR_FRL_CEC_LEN    3
#define DHA_ERR_FRL_CEC_OFFSET 12
#define DHA_ERR_FRL_CFI_LEN    2
#define DHA_ERR_FRL_CFI_OFFSET 10
#define DHA_ERR_FRL_UE_LEN     2
#define DHA_ERR_FRL_UE_OFFSET  8
#define DHA_ERR_FRL_FI_LEN     2
#define DHA_ERR_FRL_FI_OFFSET  6
#define DHA_ERR_FRL_UI_LEN     2
#define DHA_ERR_FRL_UI_OFFSET  4
#define DHA_ERR_FRL_ED_LEN     2
#define DHA_ERR_FRL_ED_OFFSET  0



#define DHA_ERR_CTRLL_DUI_LEN    1
#define DHA_ERR_CTRLL_DUI_OFFSET 10
#define DHA_ERR_CTRLL_CFI_LEN    1
#define DHA_ERR_CTRLL_CFI_OFFSET 8
#define DHA_ERR_CTRLL_UE_LEN     1
#define DHA_ERR_CTRLL_UE_OFFSET  4
#define DHA_ERR_CTRLL_FI_LEN     1
#define DHA_ERR_CTRLL_FI_OFFSET  3
#define DHA_ERR_CTRLL_UI_LEN     1
#define DHA_ERR_CTRLL_UI_OFFSET  2
#define DHA_ERR_CTRLL_ED_LEN     1
#define DHA_ERR_CTRLL_ED_OFFSET  0



#define DHA_ERR_STATUSL_AV_LEN      1
#define DHA_ERR_STATUSL_AV_OFFSET   31
#define DHA_ERR_STATUSL_V_LEN       1
#define DHA_ERR_STATUSL_V_OFFSET    30
#define DHA_ERR_STATUSL_UE_LEN      1
#define DHA_ERR_STATUSL_UE_OFFSET   29
#define DHA_ERR_STATUSL_ER_LEN      1
#define DHA_ERR_STATUSL_ER_OFFSET   28
#define DHA_ERR_STATUSL_OF_LEN      1
#define DHA_ERR_STATUSL_OF_OFFSET   27
#define DHA_ERR_STATUSL_MV_LEN      1
#define DHA_ERR_STATUSL_MV_OFFSET   26
#define DHA_ERR_STATUSL_CE_LEN      2
#define DHA_ERR_STATUSL_CE_OFFSET   24
#define DHA_ERR_STATUSL_DE_LEN      1
#define DHA_ERR_STATUSL_DE_OFFSET   23
#define DHA_ERR_STATUSL_PN_LEN      1
#define DHA_ERR_STATUSL_PN_OFFSET   22
#define DHA_ERR_STATUSL_UET_LEN     2
#define DHA_ERR_STATUSL_UET_OFFSET  20
#define DHA_ERR_STATUSL_IERR_LEN    8
#define DHA_ERR_STATUSL_IERR_OFFSET 8
#define DHA_ERR_STATUSL_SERR_LEN    8
#define DHA_ERR_STATUSL_SERR_OFFSET 0



#define DHA_ERR_ADDRL_ERR_ADDR_LOW_LEN    32
#define DHA_ERR_ADDRL_ERR_ADDR_LOW_OFFSET 0

#define DHA_ERR_ADDRH_ADDR_NS_LEN          1
#define DHA_ERR_ADDRH_ADDR_NS_OFFSET       31
#define DHA_ERR_ADDRH_ADDR_AI_LEN          1
#define DHA_ERR_ADDRH_ADDR_AI_OFFSET       29
#define DHA_ERR_ADDRH_ERR_ADDR_HIGH_LEN    16
#define DHA_ERR_ADDRH_ERR_ADDR_HIGH_OFFSET 0

#define DHA_ERR_MISC0L_DHA_RAS_MISC0_MECC_LEN    1
#define DHA_ERR_MISC0L_DHA_RAS_MISC0_MECC_OFFSET 29
#define DHA_ERR_MISC0L_DHA_RAS_MISC0_SECC_LEN    1
#define DHA_ERR_MISC0L_DHA_RAS_MISC0_SECC_OFFSET 28
#define DHA_ERR_MISC0L_ECC_INFO_PTR_LEN          4
#define DHA_ERR_MISC0L_ECC_INFO_PTR_OFFSET       24
#define DHA_ERR_MISC0L_ECC_INFO_VEC_LEN          12
#define DHA_ERR_MISC0L_ECC_INFO_VEC_OFFSET       12
#define DHA_ERR_MISC0L_ECC_INFO_ADDR_LEN         12
#define DHA_ERR_MISC0L_ECC_INFO_ADDR_OFFSET      0



#define DHA_ERR_MISC1L_ERR_REQ_DEC_LEN       4
#define DHA_ERR_MISC1L_ERR_REQ_DEC_OFFSET    28
#define DHA_ERR_MISC1L_ERR_REQ_TXSIZE_LEN    4
#define DHA_ERR_MISC1L_ERR_REQ_TXSIZE_OFFSET 24
#define DHA_ERR_MISC1L_ERR_REQ_TXNID_LEN     8
#define DHA_ERR_MISC1L_ERR_REQ_TXNID_OFFSET  16
#define DHA_ERR_MISC1L_ERR_REQ_OPCODE_LEN    6
#define DHA_ERR_MISC1L_ERR_REQ_OPCODE_OFFSET 9
#define DHA_ERR_MISC1L_ERR_REQ_SRCID_LEN     9
#define DHA_ERR_MISC1L_ERR_REQ_SRCID_OFFSET  0

#define DHA_ERR_MISC1H_ERR_REQ_AICORETASKID_LEN    6
#define DHA_ERR_MISC1H_ERR_REQ_AICORETASKID_OFFSET 20
#define DHA_ERR_MISC1H_ERR_REQ_ATOMICERR_LEN       3
#define DHA_ERR_MISC1H_ERR_REQ_ATOMICERR_OFFSET    17
#define DHA_ERR_MISC1H_ERR_REQ_MSD_CCIX_HIT_LEN    1
#define DHA_ERR_MISC1H_ERR_REQ_MSD_CCIX_HIT_OFFSET 16
#define DHA_ERR_MISC1H_ERR_REQ_MSDINVERT_LEN       1
#define DHA_ERR_MISC1H_ERR_REQ_MSDINVERT_OFFSET    15
#define DHA_ERR_MISC1H_ERR_REQ_MSDOVERLAP_LEN      1
#define DHA_ERR_MISC1H_ERR_REQ_MSDOVERLAP_OFFSET   14
#define DHA_ERR_MISC1H_ERR_REQ_MSDMISS_LEN         1
#define DHA_ERR_MISC1H_ERR_REQ_MSDMISS_OFFSET      13
#define DHA_ERR_MISC1H_ERR_REQ_DMCERR_LEN          1
#define DHA_ERR_MISC1H_ERR_REQ_DMCERR_OFFSET       12
#define DHA_ERR_MISC1H_ERR_REQ_ERRREQ_LEN          1
#define DHA_ERR_MISC1H_ERR_REQ_ERRREQ_OFFSET       11
#define DHA_ERR_MISC1H_ERR_REQ_SECERR_LEN          1
#define DHA_ERR_MISC1H_ERR_REQ_SECERR_OFFSET       10
#define DHA_ERR_MISC1H_ERR_REQ_NONSECERR_LEN       1
#define DHA_ERR_MISC1H_ERR_REQ_NONSECERR_OFFSET    9
#define DHA_ERR_MISC1H_ERR_REQ_DEFAULT_LEN         1
#define DHA_ERR_MISC1H_ERR_REQ_DEFAULT_OFFSET      8
#define DHA_ERR_MISC1H_ERR_REQ_EXPACK_LEN          1
#define DHA_ERR_MISC1H_ERR_REQ_EXPACK_OFFSET       2
#define DHA_ERR_MISC1H_ERR_REQ_NS_LEN              1
#define DHA_ERR_MISC1H_ERR_REQ_NS_OFFSET           1
#define DHA_ERR_MISC1H_ERR_REQ_EXCL_LEN            1
#define DHA_ERR_MISC1H_ERR_REQ_EXCL_OFFSET         0

#define SC_DHA_CLK_EN_SC_ICG_EN_MBIST_LEN       2
#define SC_DHA_CLK_EN_SC_ICG_EN_MBIST_OFFSET    3
#define SC_DHA_CLK_EN_SC_ICG_EN_DHA_LEN         1
#define SC_DHA_CLK_EN_SC_ICG_EN_DHA_OFFSET      2
#define SC_DHA_CLK_EN_SC_ICG_EN_ULTRASOC_LEN    1
#define SC_DHA_CLK_EN_SC_ICG_EN_ULTRASOC_OFFSET 1
#define SC_DHA_CLK_EN_SC_ICG_EN_CHIE_MON_LEN    1
#define SC_DHA_CLK_EN_SC_ICG_EN_CHIE_MON_OFFSET 0

#define SC_DHA_CLK_DIS_SC_ICG_DIS_MBIST_LEN       2
#define SC_DHA_CLK_DIS_SC_ICG_DIS_MBIST_OFFSET    3
#define SC_DHA_CLK_DIS_SC_ICG_DIS_DHA_LEN         1
#define SC_DHA_CLK_DIS_SC_ICG_DIS_DHA_OFFSET      2
#define SC_DHA_CLK_DIS_SC_ICG_DIS_ULTRASOC_LEN    1
#define SC_DHA_CLK_DIS_SC_ICG_DIS_ULTRASOC_OFFSET 1
#define SC_DHA_CLK_DIS_SC_ICG_DIS_CHIE_MON_LEN    1
#define SC_DHA_CLK_DIS_SC_ICG_DIS_CHIE_MON_OFFSET 0

#define SC_DHA_RESET_REQ_SC_SRST_REQ_DHA_LEN         1
#define SC_DHA_RESET_REQ_SC_SRST_REQ_DHA_OFFSET      2
#define SC_DHA_RESET_REQ_SC_SRST_REQ_ULTRASOC_LEN    1
#define SC_DHA_RESET_REQ_SC_SRST_REQ_ULTRASOC_OFFSET 1
#define SC_DHA_RESET_REQ_SC_SRST_REQ_CHIE_MON_LEN    1
#define SC_DHA_RESET_REQ_SC_SRST_REQ_CHIE_MON_OFFSET 0

#define SC_DHA_RESET_DREQ_SC_SRST_DREQ_DHA_LEN         1
#define SC_DHA_RESET_DREQ_SC_SRST_DREQ_DHA_OFFSET      2
#define SC_DHA_RESET_DREQ_SC_SRST_DREQ_ULTRASOC_LEN    1
#define SC_DHA_RESET_DREQ_SC_SRST_DREQ_ULTRASOC_OFFSET 1
#define SC_DHA_RESET_DREQ_SC_SRST_DREQ_CHIE_MON_LEN    1
#define SC_DHA_RESET_DREQ_SC_SRST_DREQ_CHIE_MON_OFFSET 0

#define SC_DHA_MBIST_REQ_SC_MBIST_REQ_LEN    1
#define SC_DHA_MBIST_REQ_SC_MBIST_REQ_OFFSET 0

#define SC_DHA_CLK_ST_SC_ICG_ST_MBIST_LEN       2
#define SC_DHA_CLK_ST_SC_ICG_ST_MBIST_OFFSET    3
#define SC_DHA_CLK_ST_SC_ICG_ST_DHA_LEN         1
#define SC_DHA_CLK_ST_SC_ICG_ST_DHA_OFFSET      2
#define SC_DHA_CLK_ST_SC_ICG_ST_ULTRASOC_LEN    1
#define SC_DHA_CLK_ST_SC_ICG_ST_ULTRASOC_OFFSET 1
#define SC_DHA_CLK_ST_SC_ICG_ST_CHIE_MON_LEN    1
#define SC_DHA_CLK_ST_SC_ICG_ST_CHIE_MON_OFFSET 0

#define SC_DHA_RESET_ST_SC_SRST_ST_DHA_LEN         1
#define SC_DHA_RESET_ST_SC_SRST_ST_DHA_OFFSET      2
#define SC_DHA_RESET_ST_SC_SRST_ST_ULTRASOC_LEN    1
#define SC_DHA_RESET_ST_SC_SRST_ST_ULTRASOC_OFFSET 1
#define SC_DHA_RESET_ST_SC_SRST_ST_CHIE_MON_LEN    1
#define SC_DHA_RESET_ST_SC_SRST_ST_CHIE_MON_OFFSET 0

#endif // __DHA_REG_OFFSET_FIELD_H__
