
"D:/2023.2.0.38.1_Radiant/tcltk/windows/bin/tclsh" "TP3_E4_TP3_E4_synthesize.tcl"

synthesis -f TP3_E4_TP3_E4_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.2.0.38.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thu Jun  6 19:08:42 2024


Command Line:  D:\2023.2.0.38.1_Radiant\ispfpga\bin\nt64\synthesis.exe -f TP3_E4_TP3_E4_lattice.synproj -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
The -top option is not used.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = TP3_E4_TP3_E4.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/source/TP3_E4/TP3_E4.sdc.
-path D:/2023.2.0.38.1_Radiant/ispfpga/ice40tp/data (searchpath added)
-path D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4 (searchpath added)
-path D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/TP3_E4 (searchpath added)
Mixed language design
CRITICAL <35001476> - A top-level module has not been specified for the mixed language design.
Verilog design file = D:/2023.2.0.38.1_Radiant/ip/pmi/pmi_iCE40UP.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/source/TP3_E4/Comparator.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/source/TP3_E4/ModulatingWaves.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/source/TP3_E4/TriangularWaves.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/source/TP3_E4/SineWaveLUT.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/source/TP3_E4/Main.v
VHDL library = pmi
VHDL design file = D:/2023.2.0.38.1_Radiant/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(1): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_addsub.v(40): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(2): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_add.v(50): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(3): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(4): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_counter.v(39): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(5): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo.v(44): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(6): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(7): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mac.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(8): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(9): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(10): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mult.v(51): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(11): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(12): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(13): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_rom.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(14): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_sub.v(50): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(15): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(16): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(17): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/comparator.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/modulatingwaves.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/triangularwaves.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/sinewavelut.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/main.v. VERI-1482
Analyzing VHDL file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
WARNING <35001200> - Setting Main as the top-level module. To specify the top-level module explicitly, go to View->Set Views->Hierarchy or Project->Active Implementation->Set Top-Level Unit.
INFO <35921504> - The default VHDL library search path is now "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/TP3_E4". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): Main
INFO <35901018> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/main.v(5): compiling module Main. VERI-1018
INFO <35901018> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/triangularwaves.v(6): compiling module triangular_wave. VERI-1018
WARNING <35901209> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/triangularwaves.v(41): expression size 20 truncated to fit in target size 16. VERI-1209
INFO <35901018> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/modulatingwaves.v(3): compiling module SineWaveGenerator. VERI-1018
WARNING <35901220> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/modulatingwaves.v(20): using initial value of p1 since it is never assigned. VERI-1220
WARNING <35901220> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/modulatingwaves.v(21): using initial value of p2 since it is never assigned. VERI-1220
WARNING <35901220> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/modulatingwaves.v(22): using initial value of p3 since it is never assigned. VERI-1220
INFO <35901018> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/sinewavelut.v(5): compiling module SineWaveLUT. VERI-1018
WARNING <35931002> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/sinewavelut.v(15): net data_tbl does not have a driver. VDB-1002
WARNING <35901209> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/modulatingwaves.v(35): expression size 32 truncated to fit in target size 15. VERI-1209
WARNING <35901209> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/modulatingwaves.v(36): expression size 32 truncated to fit in target size 15. VERI-1209
WARNING <35901209> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/modulatingwaves.v(37): expression size 32 truncated to fit in target size 15. VERI-1209
INFO <35901018> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/comparator.v(3): compiling module Comparator. VERI-1018
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net pwr will be ignored due to unrecognized driver type
WARNING <35931038> - d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits bis/tp3_e4/source/tp3_e4/sinewavelut.v(15): ram data_tbl_original_ramnet has no write-port on it. VDB-1038
CRITICAL <35001747> - Bit(s) of register driving SineWaveLUT/data2[15:0] stuck at '0': 15
CRITICAL <35001747> - Bit(s) of register driving SineWaveLUT/data3[15:0] stuck at '0': 15
CRITICAL <35001747> - Bit(s) of register driving SineWaveLUT/data1[15:0] stuck at '0': 15
CRITICAL <35001747> - Bit(s) of register driving sine_wave1[15:0] stuck at '0': 15
CRITICAL <35001747> - Bit(s) of register driving sine_wave2[15:0] stuck at '0': 15
CRITICAL <35001747> - Bit(s) of register driving sine_wave3[15:0] stuck at '0': 15



WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
Mapped 1 multiplier(s)


WARNING <35935040> - Register \tw_gen/internal_count_i0 clock is stuck at Zero. VDB-5040

################### Begin Area Report (Main)######################
Number of register bits => 151 of 5280 (2 % )
CCU2 => 128
FD1P3XZ => 151
IB => 2
LUT4 => 2823
MAC16 => 1
OB => 6
################### End Area Report ##################
Number of odd-length carry chains : 12
Number of even-length carry chains : 6

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sine_gen/address3[3], loads : 381
  Net : sine_gen/address2[3], loads : 378
  Net : sine_gen/address1[3], loads : 378
  Net : sine_gen/address1[2], loads : 355
  Net : sine_gen/address2[2], loads : 351
  Net : sine_gen/address3[2], loads : 349
  Net : sine_gen/address1[1], loads : 349
  Net : sine_gen/address2[1], loads : 348
  Net : sine_gen/address3[0], loads : 346
  Net : sine_gen/address2[0], loads : 346
################### End Clock Report ##################

Peak Memory Usage: 2817 MB

--------------------------------------------------------------
Total CPU Time: 1 mins 52 secs 
Total REAL Time: 1 mins 57 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: 18970269f3919bdfabc1e33e15913459bcbf03c0



postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o TP3_E4_TP3_E4_syn.udb TP3_E4_TP3_E4.vm -ldc "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/TP3_E4/TP3_E4_TP3_E4.ldc"
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.2.0.38.1
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o TP3_E4_TP3_E4_syn.udb -ldc D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/TP3_E4/TP3_E4_TP3_E4.ldc -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/promote.xml TP3_E4_TP3_E4.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'TP3_E4_TP3_E4.vm' ...
CPU Time to convert: 0.421875
REAL Time to convert: 0
convert PEAK Memory Usage: 51 MB
convert CURRENT Memory Usage: 50 MB
Reading constraint file 'D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/TP3_E4/TP3_E4_TP3_E4.ldc' ...
Removing unused logic ...
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 0
   Total number of constraints dropped: 0
 
Writing output file 'TP3_E4_TP3_E4_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 51 MB
Checksum -- postsyn: 7ed6b30b5fb31fc55f0cffe6a83270ba3bc3fbeb



pnmainc -run pnmain "TP3_E4_TP3_E4_map.tcl"
map:  version Radiant Software (64-bit) 2023.2.0.38.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i TP3_E4_TP3_E4_syn.udb -pdc D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/source/TP3_E4/TP3_E4.pdc -o TP3_E4_TP3_E4_map.udb -mp TP3_E4_TP3_E4.mrp -hierrpt -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/promote.xml 

Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.



Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...




Design Summary:
   Number of slice registers: 151 out of  5280 (3%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           3125 out of  5280 (59%)
      Number of logic LUT4s:             2824
      Number of inserted feedthru LUT4s:  45
      Number of ripple logic:            128 (256 LUT4s)
   Number of IO sites used:   8 out of 39 (21%)
      Number of IO sites used for general PIO: 8
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 8 out of 36 (22%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 8 out of 39 (21%)
   Number of DSPs:             1 out of 8 (13%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 130 loads, 130 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  1
      Net tw_gen.n268: 15 loads, 15 SLICEs
   Number of LSRs:  7
      Net sine_gen.n10146: 8 loads, 8 SLICEs
      Net sine_gen.n9727: 14 loads, 14 SLICEs
      Net sine_gen.n10145: 8 loads, 8 SLICEs
      Net sine_gen.n10144: 8 loads, 8 SLICEs
      Net sine_gen.n9716: 14 loads, 14 SLICEs
      Net sine_gen.lut.n9741: 14 loads, 14 SLICEs
      Pin reset: 16 loads, 16 SLICEs (Net: reset_c)
   Top 10 highest fanout non-clock nets:
      Net sine_gen.address3[3]: 391 loads
      Net sine_gen.address2[3]: 384 loads
      Net sine_gen.address1[3]: 382 loads
      Net sine_gen.address1[2]: 361 loads
      Net sine_gen.address2[2]: 360 loads
      Net sine_gen.address3[2]: 360 loads
      Net sine_gen.address2[1]: 356 loads
      Net sine_gen.address3[1]: 355 loads
      Net sine_gen.address1[1]: 354 loads
      Net sine_gen.address2[0]: 354 loads
Running physical design DRC...

 


   Number of warnings:  0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 8
   Total number of constraints dropped: 0


Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 104 MB

Checksum -- map: 44781c6b4e83a9c921c48a38911fdde829da2418
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /2 secs 

timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1   -html -rpt "TP3_E4_TP3_E4.tw1" "TP3_E4_TP3_E4_map.udb" 
timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt TP3_E4_TP3_E4.tw1 TP3_E4_TP3_E4_map.udb -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.17 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  130  counted  11418  covered  0
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 108 MB

 1.790085s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (91.7%)


pnmainc -run pnmain "TP3_E4_TP3_E4_par.tcl"

Lattice Place and Route Report for Design "TP3_E4_TP3_E4_map.udb"
Thu Jun  6 19:10:53 2024

PAR: Place And Route Radiant Software (64-bit) 2023.2.0.38.1.
Command Line: par -w -t 1 -cores 1 -hsp m -exp parPathBased=ON \
	TP3_E4_TP3_E4_map.udb TP3_E4_TP3_E4_par.dir/5_1.udb 

Loading TP3_E4_TP3_E4_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Number of Signals: 3510
Number of Connections: 11773
Device utilization summary:

   SLICE (est.)    1642/2640         62% used
     LUT           3125/5280         59% used
     REG            151/5280          3% used
   PIO                8/56           14% used
                      8/36           22% bonded
   IOLOGIC            0/56            0% used
   DSP                1/8            13% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   8 out of 8 pins locked (100% locked).

Finished Placer Phase 0 (HIER). CPU time: 23 secs , REAL time: 24 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 24 secs , REAL time: 25 secs 

Starting Placer Phase 1. CPU time: 24 secs , REAL time: 25 secs 
..  ..
....................

Placer score = 574155.

Device SLICE utilization summary after final SLICE packing:
   SLICE           1638/2640         62% used

Finished Placer Phase 1. CPU time: 48 secs , REAL time: 50 secs 

Starting Placer Phase 2.
.

Placer score =  1277050
Finished Placer Phase 2.  CPU time: 48 secs , REAL time: 51 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "clk_c" from comp "clk" on PIO site "21 (PL19B)", clk load = 80, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   8 out of 56 (14.3%) I/O sites used.
   8 out of 36 (22.2%) bonded I/O sites used.
   Number of I/O components: 8; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 14 (  0%) | OFF        |            |            |
| 1        | 6 / 14 ( 42%) | 3.3V       |            |            |
| 2        | 2 / 8 ( 25%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 48 secs , REAL time: 51 secs 


Checksum -- place: 708ecaca2545e4c5a31260ea875d552dae91f86c
Writing design to file TP3_E4_TP3_E4_par.dir/5_1.udb ...


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------


Start NBR router at 19:11:44 06/06/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
370 connections routed with dedicated routing resources
1 global clock signals routed
450 connections routed (of 11688 total) (3.85%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (1 used out of 8 available):
#7  Signal "clk_c"
       Clock   loads: 80    out of    80 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment

Start NBR section for initial routing at 19:11:45 06/06/24
Level 4, iteration 1
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
783(0.30%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 19:11:47 06/06/24
Level 4, iteration 1
337(0.13%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 
Level 4, iteration 2
240(0.09%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 
Level 4, iteration 3
130(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 4
80(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 5
36(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 6
15(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 7
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 8
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 10
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 

Start NBR section for post-routing at 19:11:49 06/06/24

End NBR router with 0 unrouted connection

Checksum -- route: 9b1a414cd4f123d9cbdb8e03a3b47015a2b49a5

Total CPU time 2 secs 
Total REAL time: 6 secs 
Completely routed.
End of route.  11688 routed (100.00%); 0 unrouted.

Writing design to file TP3_E4_TP3_E4_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold/<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 51 secs 
Total REAL Time: 57 secs 
Peak Memory Usage: 164.00 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /57 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "TP3_E4_TP3_E4.twr" "TP3_E4_TP3_E4.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt TP3_E4_TP3_E4.twr TP3_E4_TP3_E4.udb -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.19 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  80  counted  11383  covered  0
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 137 MB

 6.773303s wall, 6.203125s user + 0.171875s system = 6.375000s CPU (94.1%)


tmcheck -par "TP3_E4_TP3_E4.par" 

pnmainc -run pnmain "TP3_E4_TP3_E4_bit.tcl"
Loading TP3_E4_TP3_E4.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.2.0.38.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/TP3_E4/TP3_E4_TP3_E4.bin".
INFO <1081100> - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 152 MB

Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /2 secs 

ibisgen "TP3_E4_TP3_E4.udb" "D:/2023.2.0.38.1_Radiant/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.2.0.38.1

Thu Jun  6 19:12:03 2024

Loading TP3_E4_TP3_E4.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: D:\Facultad ITBA\Ano 5\Cuatrimestre 1\E4\TPs-G1_E4\TP3\Laticce\16bits bis\TP3_E4\TP3_E4\IBIS\TP3_E4_TP3_E4.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.

backanno "TP3_E4_TP3_E4.udb"  -o "TP3_E4_TP3_E4_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.2.0.38.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: D:/2023.2.0.38.1_Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the TP3_E4_TP3_E4 design file.

Writing Verilog netlist to file TP3_E4_TP3_E4_vo.vo
Writing SDF timing to file TP3_E4_TP3_E4_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 7 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 183 MB
