

================================================================
== Vitis HLS Report for 'dataflow_in_loop_LOOP_S_OUTER'
================================================================
* Date:           Sat Jan 22 01:13:15 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.947 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |runSysArr_U0                              |runSysArr                              |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |runWeight2Reg_U0                          |runWeight2Reg                          |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        |runDataL2toL1_U0                          |runDataL2toL1                          |       53|       53| 0.530 us | 0.530 us |   53|   53|   none  |
        |runOutputL1toL2_U0                        |runOutputL1toL2                        |       54|       54| 0.540 us | 0.540 us |   54|   54|   none  |
        |dataflow_in_loop_LOOP_S_OUTER_entry24_U0  |dataflow_in_loop_LOOP_S_OUTER_entry24  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      149|    -|
|FIFO                 |        -|     -|     4158|     2814|    -|
|Instance             |        4|    47|     2503|     3980|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      270|    -|
|Register             |        -|     -|       33|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       20|    47|     6694|     7213|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     2|    ~0   |        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |dataflow_in_loop_LOOP_S_OUTER_entry24_U0  |dataflow_in_loop_LOOP_S_OUTER_entry24  |        0|   0|     2|   200|    0|
    |runDataL2toL1_U0                          |runDataL2toL1                          |        0|  13|   473|   650|    0|
    |runOutputL1toL2_U0                        |runOutputL1toL2                        |        0|  13|   518|   610|    0|
    |runSysArr_U0                              |runSysArr                              |        4|  15|  1199|  1508|    0|
    |runWeight2Reg_U0                          |runWeight2Reg                          |        0|   6|   311|  1012|    0|
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                     |                                       |        4|  47|  2503|  3980|    0|
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |data_l1_0_U    |dataflow_in_loop_LOOP_S_OUTER_data_l1_0    |        2|  0|   0|    0|   196|    8|     1|         1568|
    |data_l1_1_U    |dataflow_in_loop_LOOP_S_OUTER_data_l1_0    |        2|  0|   0|    0|   196|    8|     1|         1568|
    |data_l1_2_U    |dataflow_in_loop_LOOP_S_OUTER_data_l1_0    |        2|  0|   0|    0|   196|    8|     1|         1568|
    |data_l1_3_U    |dataflow_in_loop_LOOP_S_OUTER_data_l1_0    |        2|  0|   0|    0|   196|    8|     1|         1568|
    |output_l1_0_U  |dataflow_in_loop_LOOP_S_OUTER_output_l1_0  |        2|  0|   0|    0|   196|   32|     1|         6272|
    |output_l1_1_U  |dataflow_in_loop_LOOP_S_OUTER_output_l1_0  |        2|  0|   0|    0|   196|   32|     1|         6272|
    |output_l1_2_U  |dataflow_in_loop_LOOP_S_OUTER_output_l1_0  |        2|  0|   0|    0|   196|   32|     1|         6272|
    |output_l1_3_U  |dataflow_in_loop_LOOP_S_OUTER_output_l1_0  |        2|  0|   0|    0|   196|   32|     1|         6272|
    +---------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                           |       16|  0|   0|    0|  1568|  160|     8|        31360|
    +---------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------+---------+----+----+-----+------+-----+---------+
    |         Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |co_1_c2_U             |        0|  99|   0|    -|     2|   20|       40|
    |co_1_c_U              |        0|  99|   0|    -|     2|   18|       36|
    |ho_c9_U               |        0|  99|   0|    -|     4|   20|       80|
    |ho_c_U                |        0|  99|   0|    -|     2|   20|       40|
    |ko_2_c15_U            |        0|  99|   0|    -|     3|   20|       60|
    |ko_2_c_U              |        0|  99|   0|    -|     2|   20|       40|
    |p_c11_U               |        0|  99|   0|    -|     2|   20|       40|
    |p_c12_U               |        0|  99|   0|    -|     3|   32|       96|
    |p_c13_U               |        0|  99|   0|    -|     3|   32|       96|
    |p_c14_U               |        0|  99|   0|    -|     4|   20|       80|
    |p_c18_U               |        0|  99|   0|    -|     2|   32|       64|
    |p_c19_U               |        0|  99|   0|    -|     2|   32|       64|
    |p_c1_U                |        0|  99|   0|    -|     2|   20|       40|
    |p_c5_U                |        0|  99|   0|    -|     2|   32|       64|
    |p_c6_U                |        0|  99|   0|    -|     3|   32|       96|
    |p_c7_U                |        0|  99|   0|    -|     2|   32|       64|
    |p_c8_U                |        0|  99|   0|    -|     3|   32|       96|
    |p_c_U                 |        0|  99|   0|    -|     2|   20|       40|
    |ro_c16_U              |        0|  99|   0|    -|     2|   32|       64|
    |ro_c3_U               |        0|  99|   0|    -|     2|   20|       40|
    |ro_c_U                |        0|  99|   0|    -|     2|   32|       64|
    |so_c17_U              |        0|  99|   0|    -|     2|   32|       64|
    |so_c4_U               |        0|  99|   0|    -|     2|   20|       40|
    |so_c_U                |        0|  99|   0|    -|     2|   32|       64|
    |weight_regfile_0_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_0_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_0_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_0_3_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_3_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_3_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_3_U  |        0|  99|   0|    -|     2|    8|       16|
    |wo_c10_U              |        0|  99|   0|    -|     4|   20|       80|
    |wo_c_U                |        0|  99|   0|    -|     2|   20|       40|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |Total                 |        0|4158|   0|    0|    95|  790|     1848|
    +----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |dataflow_in_loop_LOOP_S_OUTER_entry24_U0_ap_ready_count    |     +    |   0|  0|   9|           2|           1|
    |runDataL2toL1_U0_ap_ready_count                            |     +    |   0|  0|   9|           2|           1|
    |runWeight2Reg_U0_ap_ready_count                            |     +    |   0|  0|   9|           2|           1|
    |ap_channel_done_data_l1_0                                  |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_data_l1_1                                  |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_data_l1_2                                  |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_data_l1_3                                  |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_output_l1_0                                |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_output_l1_1                                |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_output_l1_2                                |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_output_l1_3                                |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_0                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_1                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_2                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_3                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_0                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_1                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_2                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_3                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_0                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_1                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_2                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_3                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_0                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_1                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_2                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_3                         |    and   |   0|  0|   2|           1|           1|
    |ap_idle                                                    |    and   |   0|  0|   2|           1|           1|
    |ap_sync_ready                                              |    and   |   0|  0|   2|           1|           1|
    |dataflow_in_loop_LOOP_S_OUTER_entry24_U0_ap_start          |    and   |   0|  0|   2|           1|           1|
    |runDataL2toL1_U0_ap_continue                               |    and   |   0|  0|   2|           1|           1|
    |runDataL2toL1_U0_ap_start                                  |    and   |   0|  0|   2|           1|           1|
    |runOutputL1toL2_U0_ap_start                                |    and   |   0|  0|   2|           1|           1|
    |runSysArr_U0_ap_continue                                   |    and   |   0|  0|   2|           1|           1|
    |runSysArr_U0_ap_start                                      |    and   |   0|  0|   2|           1|           1|
    |runWeight2Reg_U0_ap_continue                               |    and   |   0|  0|   2|           1|           1|
    |runWeight2Reg_U0_ap_start                                  |    and   |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1_0                            |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1_1                            |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1_2                            |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1_3                            |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_output_l1_0                          |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_output_l1_1                          |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_output_l1_2                          |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_output_l1_3                          |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_0                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_1                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_2                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_3                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_0                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_1                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_2                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_3                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_0                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_1                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_2                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_3                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_0                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_1                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_2                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_3                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_dataflow_in_loop_LOOP_S_OUTER_entry24_U0_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |ap_sync_runDataL2toL1_U0_ap_ready                          |    or    |   0|  0|   2|           1|           1|
    |ap_sync_runWeight2Reg_U0_ap_ready                          |    or    |   0|  0|   2|           1|           1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                      |          |   0|  0| 149|          67|          64|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                             | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_data_l1_0                            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_l1_1                            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_l1_2                            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_l1_3                            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_output_l1_0                          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_output_l1_1                          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_output_l1_2                          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_output_l1_3                          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_0                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_1                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_2                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_3                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_0                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_1                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_2                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_3                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_0                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_1                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_2                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_3                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_0                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_1                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_2                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_3                   |   9|          2|    1|          2|
    |ap_sync_reg_dataflow_in_loop_LOOP_S_OUTER_entry24_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_runDataL2toL1_U0_ap_ready                          |   9|          2|    1|          2|
    |ap_sync_reg_runWeight2Reg_U0_ap_ready                          |   9|          2|    1|          2|
    |dataflow_in_loop_LOOP_S_OUTER_entry24_U0_ap_ready_count        |   9|          2|    2|          4|
    |runDataL2toL1_U0_ap_ready_count                                |   9|          2|    2|          4|
    |runWeight2Reg_U0_ap_ready_count                                |   9|          2|    2|          4|
    +---------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                          | 270|         60|   33|         66|
    +---------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_data_l1_0                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_l1_1                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_l1_2                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_l1_3                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_output_l1_0                          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_output_l1_1                          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_output_l1_2                          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_output_l1_3                          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_0                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_1                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_2                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_3                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_0                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_1                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_2                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_3                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_0                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_1                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_2                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_3                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_0                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_1                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_2                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_3                   |  1|   0|    1|          0|
    |ap_sync_reg_dataflow_in_loop_LOOP_S_OUTER_entry24_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_runDataL2toL1_U0_ap_ready                          |  1|   0|    1|          0|
    |ap_sync_reg_runWeight2Reg_U0_ap_ready                          |  1|   0|    1|          0|
    |dataflow_in_loop_LOOP_S_OUTER_entry24_U0_ap_ready_count        |  2|   0|    2|          0|
    |runDataL2toL1_U0_ap_ready_count                                |  2|   0|    2|          0|
    |runWeight2Reg_U0_ap_ready_count                                |  2|   0|    2|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          | 33|   0|   33|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S_OUTER | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S_OUTER | return value |
|ap_start              |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S_OUTER | return value |
|ap_done               | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S_OUTER | return value |
|ap_ready              | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S_OUTER | return value |
|ap_idle               | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S_OUTER | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S_OUTER | return value |
|weight_l2_0_address0  | out |   20|  ap_memory |          weight_l2_0          |     array    |
|weight_l2_0_ce0       | out |    1|  ap_memory |          weight_l2_0          |     array    |
|weight_l2_0_d0        | out |    8|  ap_memory |          weight_l2_0          |     array    |
|weight_l2_0_q0        |  in |    8|  ap_memory |          weight_l2_0          |     array    |
|weight_l2_0_we0       | out |    1|  ap_memory |          weight_l2_0          |     array    |
|weight_l2_0_address1  | out |   20|  ap_memory |          weight_l2_0          |     array    |
|weight_l2_0_ce1       | out |    1|  ap_memory |          weight_l2_0          |     array    |
|weight_l2_0_d1        | out |    8|  ap_memory |          weight_l2_0          |     array    |
|weight_l2_0_q1        |  in |    8|  ap_memory |          weight_l2_0          |     array    |
|weight_l2_0_we1       | out |    1|  ap_memory |          weight_l2_0          |     array    |
|weight_l2_1_address0  | out |   20|  ap_memory |          weight_l2_1          |     array    |
|weight_l2_1_ce0       | out |    1|  ap_memory |          weight_l2_1          |     array    |
|weight_l2_1_d0        | out |    8|  ap_memory |          weight_l2_1          |     array    |
|weight_l2_1_q0        |  in |    8|  ap_memory |          weight_l2_1          |     array    |
|weight_l2_1_we0       | out |    1|  ap_memory |          weight_l2_1          |     array    |
|weight_l2_1_address1  | out |   20|  ap_memory |          weight_l2_1          |     array    |
|weight_l2_1_ce1       | out |    1|  ap_memory |          weight_l2_1          |     array    |
|weight_l2_1_d1        | out |    8|  ap_memory |          weight_l2_1          |     array    |
|weight_l2_1_q1        |  in |    8|  ap_memory |          weight_l2_1          |     array    |
|weight_l2_1_we1       | out |    1|  ap_memory |          weight_l2_1          |     array    |
|weight_l2_2_address0  | out |   20|  ap_memory |          weight_l2_2          |     array    |
|weight_l2_2_ce0       | out |    1|  ap_memory |          weight_l2_2          |     array    |
|weight_l2_2_d0        | out |    8|  ap_memory |          weight_l2_2          |     array    |
|weight_l2_2_q0        |  in |    8|  ap_memory |          weight_l2_2          |     array    |
|weight_l2_2_we0       | out |    1|  ap_memory |          weight_l2_2          |     array    |
|weight_l2_2_address1  | out |   20|  ap_memory |          weight_l2_2          |     array    |
|weight_l2_2_ce1       | out |    1|  ap_memory |          weight_l2_2          |     array    |
|weight_l2_2_d1        | out |    8|  ap_memory |          weight_l2_2          |     array    |
|weight_l2_2_q1        |  in |    8|  ap_memory |          weight_l2_2          |     array    |
|weight_l2_2_we1       | out |    1|  ap_memory |          weight_l2_2          |     array    |
|weight_l2_3_address0  | out |   20|  ap_memory |          weight_l2_3          |     array    |
|weight_l2_3_ce0       | out |    1|  ap_memory |          weight_l2_3          |     array    |
|weight_l2_3_d0        | out |    8|  ap_memory |          weight_l2_3          |     array    |
|weight_l2_3_q0        |  in |    8|  ap_memory |          weight_l2_3          |     array    |
|weight_l2_3_we0       | out |    1|  ap_memory |          weight_l2_3          |     array    |
|weight_l2_3_address1  | out |   20|  ap_memory |          weight_l2_3          |     array    |
|weight_l2_3_ce1       | out |    1|  ap_memory |          weight_l2_3          |     array    |
|weight_l2_3_d1        | out |    8|  ap_memory |          weight_l2_3          |     array    |
|weight_l2_3_q1        |  in |    8|  ap_memory |          weight_l2_3          |     array    |
|weight_l2_3_we1       | out |    1|  ap_memory |          weight_l2_3          |     array    |
|p_read                |  in |   20|   ap_none  |             p_read            |    scalar    |
|p_read_ap_vld         |  in |    1|   ap_none  |             p_read            |    scalar    |
|p_read1               |  in |   20|   ap_none  |            p_read1            |    scalar    |
|p_read1_ap_vld        |  in |    1|   ap_none  |            p_read1            |    scalar    |
|ko_2                  |  in |   20|   ap_none  |              ko_2             |    scalar    |
|ko_2_ap_vld           |  in |    1|   ap_none  |              ko_2             |    scalar    |
|co_1                  |  in |   20|   ap_none  |              co_1             |    scalar    |
|co_1_ap_vld           |  in |    1|   ap_none  |              co_1             |    scalar    |
|ro                    |  in |   32|   ap_none  |               ro              |    scalar    |
|ro_ap_vld             |  in |    1|   ap_none  |               ro              |    scalar    |
|so                    |  in |   32|   ap_none  |               so              |    scalar    |
|so_ap_vld             |  in |    1|   ap_none  |               so              |    scalar    |
|data_l2_0_address0    | out |   20|  ap_memory |           data_l2_0           |     array    |
|data_l2_0_ce0         | out |    1|  ap_memory |           data_l2_0           |     array    |
|data_l2_0_d0          | out |    8|  ap_memory |           data_l2_0           |     array    |
|data_l2_0_q0          |  in |    8|  ap_memory |           data_l2_0           |     array    |
|data_l2_0_we0         | out |    1|  ap_memory |           data_l2_0           |     array    |
|data_l2_0_address1    | out |   20|  ap_memory |           data_l2_0           |     array    |
|data_l2_0_ce1         | out |    1|  ap_memory |           data_l2_0           |     array    |
|data_l2_0_d1          | out |    8|  ap_memory |           data_l2_0           |     array    |
|data_l2_0_q1          |  in |    8|  ap_memory |           data_l2_0           |     array    |
|data_l2_0_we1         | out |    1|  ap_memory |           data_l2_0           |     array    |
|data_l2_1_address0    | out |   20|  ap_memory |           data_l2_1           |     array    |
|data_l2_1_ce0         | out |    1|  ap_memory |           data_l2_1           |     array    |
|data_l2_1_d0          | out |    8|  ap_memory |           data_l2_1           |     array    |
|data_l2_1_q0          |  in |    8|  ap_memory |           data_l2_1           |     array    |
|data_l2_1_we0         | out |    1|  ap_memory |           data_l2_1           |     array    |
|data_l2_1_address1    | out |   20|  ap_memory |           data_l2_1           |     array    |
|data_l2_1_ce1         | out |    1|  ap_memory |           data_l2_1           |     array    |
|data_l2_1_d1          | out |    8|  ap_memory |           data_l2_1           |     array    |
|data_l2_1_q1          |  in |    8|  ap_memory |           data_l2_1           |     array    |
|data_l2_1_we1         | out |    1|  ap_memory |           data_l2_1           |     array    |
|data_l2_2_address0    | out |   20|  ap_memory |           data_l2_2           |     array    |
|data_l2_2_ce0         | out |    1|  ap_memory |           data_l2_2           |     array    |
|data_l2_2_d0          | out |    8|  ap_memory |           data_l2_2           |     array    |
|data_l2_2_q0          |  in |    8|  ap_memory |           data_l2_2           |     array    |
|data_l2_2_we0         | out |    1|  ap_memory |           data_l2_2           |     array    |
|data_l2_2_address1    | out |   20|  ap_memory |           data_l2_2           |     array    |
|data_l2_2_ce1         | out |    1|  ap_memory |           data_l2_2           |     array    |
|data_l2_2_d1          | out |    8|  ap_memory |           data_l2_2           |     array    |
|data_l2_2_q1          |  in |    8|  ap_memory |           data_l2_2           |     array    |
|data_l2_2_we1         | out |    1|  ap_memory |           data_l2_2           |     array    |
|data_l2_3_address0    | out |   20|  ap_memory |           data_l2_3           |     array    |
|data_l2_3_ce0         | out |    1|  ap_memory |           data_l2_3           |     array    |
|data_l2_3_d0          | out |    8|  ap_memory |           data_l2_3           |     array    |
|data_l2_3_q0          |  in |    8|  ap_memory |           data_l2_3           |     array    |
|data_l2_3_we0         | out |    1|  ap_memory |           data_l2_3           |     array    |
|data_l2_3_address1    | out |   20|  ap_memory |           data_l2_3           |     array    |
|data_l2_3_ce1         | out |    1|  ap_memory |           data_l2_3           |     array    |
|data_l2_3_d1          | out |    8|  ap_memory |           data_l2_3           |     array    |
|data_l2_3_q1          |  in |    8|  ap_memory |           data_l2_3           |     array    |
|data_l2_3_we1         | out |    1|  ap_memory |           data_l2_3           |     array    |
|p_read2               |  in |   32|   ap_none  |            p_read2            |    scalar    |
|p_read2_ap_vld        |  in |    1|   ap_none  |            p_read2            |    scalar    |
|p_read3               |  in |   32|   ap_none  |            p_read3            |    scalar    |
|p_read3_ap_vld        |  in |    1|   ap_none  |            p_read3            |    scalar    |
|ho                    |  in |   20|   ap_none  |               ho              |    scalar    |
|ho_ap_vld             |  in |    1|   ap_none  |               ho              |    scalar    |
|wo                    |  in |   20|   ap_none  |               wo              |    scalar    |
|wo_ap_vld             |  in |    1|   ap_none  |               wo              |    scalar    |
|p_read4               |  in |   20|   ap_none  |            p_read4            |    scalar    |
|p_read4_ap_vld        |  in |    1|   ap_none  |            p_read4            |    scalar    |
|p_read5               |  in |   32|   ap_none  |            p_read5            |    scalar    |
|p_read5_ap_vld        |  in |    1|   ap_none  |            p_read5            |    scalar    |
|p_read6               |  in |   32|   ap_none  |            p_read6            |    scalar    |
|p_read6_ap_vld        |  in |    1|   ap_none  |            p_read6            |    scalar    |
|output_l2_0_address0  | out |   20|  ap_memory |          output_l2_0          |     array    |
|output_l2_0_ce0       | out |    1|  ap_memory |          output_l2_0          |     array    |
|output_l2_0_d0        | out |   32|  ap_memory |          output_l2_0          |     array    |
|output_l2_0_q0        |  in |   32|  ap_memory |          output_l2_0          |     array    |
|output_l2_0_we0       | out |    1|  ap_memory |          output_l2_0          |     array    |
|output_l2_0_address1  | out |   20|  ap_memory |          output_l2_0          |     array    |
|output_l2_0_ce1       | out |    1|  ap_memory |          output_l2_0          |     array    |
|output_l2_0_d1        | out |   32|  ap_memory |          output_l2_0          |     array    |
|output_l2_0_q1        |  in |   32|  ap_memory |          output_l2_0          |     array    |
|output_l2_0_we1       | out |    1|  ap_memory |          output_l2_0          |     array    |
|output_l2_1_address0  | out |   20|  ap_memory |          output_l2_1          |     array    |
|output_l2_1_ce0       | out |    1|  ap_memory |          output_l2_1          |     array    |
|output_l2_1_d0        | out |   32|  ap_memory |          output_l2_1          |     array    |
|output_l2_1_q0        |  in |   32|  ap_memory |          output_l2_1          |     array    |
|output_l2_1_we0       | out |    1|  ap_memory |          output_l2_1          |     array    |
|output_l2_1_address1  | out |   20|  ap_memory |          output_l2_1          |     array    |
|output_l2_1_ce1       | out |    1|  ap_memory |          output_l2_1          |     array    |
|output_l2_1_d1        | out |   32|  ap_memory |          output_l2_1          |     array    |
|output_l2_1_q1        |  in |   32|  ap_memory |          output_l2_1          |     array    |
|output_l2_1_we1       | out |    1|  ap_memory |          output_l2_1          |     array    |
|output_l2_2_address0  | out |   20|  ap_memory |          output_l2_2          |     array    |
|output_l2_2_ce0       | out |    1|  ap_memory |          output_l2_2          |     array    |
|output_l2_2_d0        | out |   32|  ap_memory |          output_l2_2          |     array    |
|output_l2_2_q0        |  in |   32|  ap_memory |          output_l2_2          |     array    |
|output_l2_2_we0       | out |    1|  ap_memory |          output_l2_2          |     array    |
|output_l2_2_address1  | out |   20|  ap_memory |          output_l2_2          |     array    |
|output_l2_2_ce1       | out |    1|  ap_memory |          output_l2_2          |     array    |
|output_l2_2_d1        | out |   32|  ap_memory |          output_l2_2          |     array    |
|output_l2_2_q1        |  in |   32|  ap_memory |          output_l2_2          |     array    |
|output_l2_2_we1       | out |    1|  ap_memory |          output_l2_2          |     array    |
|output_l2_3_address0  | out |   20|  ap_memory |          output_l2_3          |     array    |
|output_l2_3_ce0       | out |    1|  ap_memory |          output_l2_3          |     array    |
|output_l2_3_d0        | out |   32|  ap_memory |          output_l2_3          |     array    |
|output_l2_3_q0        |  in |   32|  ap_memory |          output_l2_3          |     array    |
|output_l2_3_we0       | out |    1|  ap_memory |          output_l2_3          |     array    |
|output_l2_3_address1  | out |   20|  ap_memory |          output_l2_3          |     array    |
|output_l2_3_ce1       | out |    1|  ap_memory |          output_l2_3          |     array    |
|output_l2_3_d1        | out |   32|  ap_memory |          output_l2_3          |     array    |
|output_l2_3_q1        |  in |   32|  ap_memory |          output_l2_3          |     array    |
|output_l2_3_we1       | out |    1|  ap_memory |          output_l2_3          |     array    |
|p_read7               |  in |   20|   ap_none  |            p_read7            |    scalar    |
|p_read7_ap_vld        |  in |    1|   ap_none  |            p_read7            |    scalar    |
+----------------------+-----+-----+------------+-------------------------------+--------------+

