**Verilog implementation**

```verilog
// 16‑bit register with byte‑enable and synchronous active‑low reset
// ---------------------------------------------------------------
//  byte