#define HDMIRX_P0_PHY_DTOP_0_BASE 0x220900
//Page P0_HDMIRX_PHY_DTOP_0
#define REG_0100_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0x80)//0x2209_40h
    #define REG_0100_P0_HDMIRX_PHY_DTOP_0_REG_RX_BIST_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0100_P0_HDMIRX_PHY_DTOP_0_REG_RX_MAC_BIST_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0100_P0_HDMIRX_PHY_DTOP_0_REG_RX_BIST_RST Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0100_P0_HDMIRX_PHY_DTOP_0_REG_RX_MAC_BIST_RST Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0100_P0_HDMIRX_PHY_DTOP_0_REG_RX_BIST_LAT Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0100_P0_HDMIRX_PHY_DTOP_0_REG_RX_BIST_LANE_SEL Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0100_P0_HDMIRX_PHY_DTOP_0_REG_RX_MAC_BIST_LANE_SEL Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0104_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0x82)//0x2209_41h
    #define REG_0104_P0_HDMIRX_PHY_DTOP_0_REG_RX_BIST_LOCK_TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0104_P0_HDMIRX_PHY_DTOP_0_REG_RX_MAC_BIST_LOCK_TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0108_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0x84)//0x2209_42h
    #define REG_0108_P0_HDMIRX_PHY_DTOP_0_REG_RX_BIST_ERR_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_010C_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0x86)//0x2209_43h
    #define REG_010C_P0_HDMIRX_PHY_DTOP_0_REG_RX_MAC_BIST_ERR_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0110_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0x88)//0x2209_44h
    #define REG_0110_P0_HDMIRX_PHY_DTOP_0_REG_RX_BIST_HD_SYNC Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0110_P0_HDMIRX_PHY_DTOP_0_REG_RX_MAC_BIST_HD_SYNC Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0110_P0_HDMIRX_PHY_DTOP_0_REG_RX_MAC_BIST_EVER_ERR Fld(1,8,AC_MSKB1)//[8:8]
#define REG_0140_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xa0)//0x2209_50h
    #define REG_0140_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_FT_SEL Fld(2,0,AC_MSKB0)//[1:0]
#define REG_0164_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xb2)//0x2209_59h
    #define REG_0164_P0_HDMIRX_PHY_DTOP_0_REG_LANE_AFIFO_SEL Fld(2,0,AC_MSKB0)//[1:0]
#define REG_0168_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xb4)//0x2209_5ah
    #define REG_0168_P0_HDMIRX_PHY_DTOP_0_REG_LANE_AFIFO_EVENT_FULL0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0168_P0_HDMIRX_PHY_DTOP_0_REG_LANE_AFIFO_EVENT_FULL1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0168_P0_HDMIRX_PHY_DTOP_0_REG_LANE_AFIFO_EVENT_FULL2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0168_P0_HDMIRX_PHY_DTOP_0_REG_LANE_AFIFO_EVENT_FULL3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0168_P0_HDMIRX_PHY_DTOP_0_REG_LANE_AFIFO_EVENT_EMPTY Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0168_P0_HDMIRX_PHY_DTOP_0_REG_LANE_AFIFO_DEBUG Fld(5,8,AC_MSKB1)//[12:8]
#define REG_016C_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xb6)//0x2209_5bh
    #define REG_016C_P0_HDMIRX_PHY_DTOP_0_REG_LN_LTP_SET_L0_SEL_O Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_016C_P0_HDMIRX_PHY_DTOP_0_REG_LN_LTP_SET_L1_SEL_O Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_016C_P0_HDMIRX_PHY_DTOP_0_REG_LN_LTP_SET_L2_SEL_O Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_016C_P0_HDMIRX_PHY_DTOP_0_REG_LN_LTP_SET_L3_SEL_O Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_016C_P0_HDMIRX_PHY_DTOP_0_REG_NO_INPUT_DET_L0_SEL_O Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_016C_P0_HDMIRX_PHY_DTOP_0_REG_NO_INPUT_DET_L1_SEL_O Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_016C_P0_HDMIRX_PHY_DTOP_0_REG_NO_INPUT_DET_L2_SEL_O Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_016C_P0_HDMIRX_PHY_DTOP_0_REG_NO_INPUT_DET_L3_SEL_O Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0170_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xb8)//0x2209_5ch
    #define REG_0170_P0_HDMIRX_PHY_DTOP_0_REG_PHY_DATAIN_L0_SEL_O Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0170_P0_HDMIRX_PHY_DTOP_0_REG_PHY_DATAIN_L1_SEL_O Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0170_P0_HDMIRX_PHY_DTOP_0_REG_PHY_DATAIN_L2_SEL_O Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0170_P0_HDMIRX_PHY_DTOP_0_REG_PHY_DATAIN_L3_SEL_O Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0170_P0_HDMIRX_PHY_DTOP_0_REG_PS_KEEP_CHANNEL_L0_SEL_I Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0170_P0_HDMIRX_PHY_DTOP_0_REG_PS_KEEP_CHANNEL_L1_SEL_I Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0170_P0_HDMIRX_PHY_DTOP_0_REG_PS_KEEP_CHANNEL_L2_SEL_I Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0170_P0_HDMIRX_PHY_DTOP_0_REG_PS_KEEP_CHANNEL_L3_SEL_I Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0174_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xba)//0x2209_5dh
    #define REG_0174_P0_HDMIRX_PHY_DTOP_0_REG_SR_SSB_SYMBOL_LOCK_PHY_L0_SEL_I Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0174_P0_HDMIRX_PHY_DTOP_0_REG_SR_SSB_SYMBOL_LOCK_PHY_L1_SEL_I Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0174_P0_HDMIRX_PHY_DTOP_0_REG_SR_SSB_SYMBOL_LOCK_PHY_L2_SEL_I Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0174_P0_HDMIRX_PHY_DTOP_0_REG_SR_SSB_SYMBOL_LOCK_PHY_L3_SEL_I Fld(2,6,AC_MSKB0)//[7:6]
#define REG_0180_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xc0)//0x2209_60h
    #define REG_0180_P0_HDMIRX_PHY_DTOP_0_REG_LANE_SWAP0 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0180_P0_HDMIRX_PHY_DTOP_0_REG_LANE_SWAP1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0180_P0_HDMIRX_PHY_DTOP_0_REG_LANE_SWAP2 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0180_P0_HDMIRX_PHY_DTOP_0_REG_LANE_SWAP3 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0180_P0_HDMIRX_PHY_DTOP_0_REG_CKG_XTAL Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0180_P0_HDMIRX_PHY_DTOP_0_REG_CKG_MPLL Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0180_P0_HDMIRX_PHY_DTOP_0_REG_CKG_DVI_RAW Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0180_P0_HDMIRX_PHY_DTOP_0_REG_CKG_MPLL_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0180_P0_HDMIRX_PHY_DTOP_0_REG_LANE_SWAP_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0184_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xc2)//0x2209_61h
    #define REG_0184_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_DATA_L0_1ST Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0184_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_DATA_L1_1ST Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0184_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_DATA_L2_1ST Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0184_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_DATA_L3_1ST Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0184_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_EDATA_L0_1ST Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0184_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_EDATA_L1_1ST Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0184_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_EDATA_L2_1ST Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0184_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_EDATA_L3_1ST Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0188_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xc4)//0x2209_62h
    #define REG_0188_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_DATA_L0_SWAP Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0188_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_DATA_L1_SWAP Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0188_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_DATA_L2_SWAP Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0188_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_DATA_L3_SWAP Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0188_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_EDATA_L0_SWAP Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0188_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_EDATA_L1_SWAP Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0188_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_EDATA_L2_SWAP Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0188_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_EDATA_L3_SWAP Fld(2,14,AC_MSKB1)//[15:14]
#define REG_018C_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xc6)//0x2209_63h
    #define REG_018C_P0_HDMIRX_PHY_DTOP_0_REG_CKG_LCKDET_L0_SWAP Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_018C_P0_HDMIRX_PHY_DTOP_0_REG_CKG_LCKDET_L1_SWAP Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_018C_P0_HDMIRX_PHY_DTOP_0_REG_CKG_LCKDET_L2_SWAP Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_018C_P0_HDMIRX_PHY_DTOP_0_REG_CKG_LCKDET_L3_SWAP Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_018C_P0_HDMIRX_PHY_DTOP_0_REG_CKG_PLL_FB_L0_SWAP Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_018C_P0_HDMIRX_PHY_DTOP_0_REG_CKG_PLL_FB_L1_SWAP Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_018C_P0_HDMIRX_PHY_DTOP_0_REG_CKG_PLL_FB_L2_SWAP Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_018C_P0_HDMIRX_PHY_DTOP_0_REG_CKG_PLL_FB_L3_SWAP Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0190_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xc8)//0x2209_64h
    #define REG_0190_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_DATA_AF_LS_40 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0190_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_DATA_AF_LS_36 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0190_P0_HDMIRX_PHY_DTOP_0_REG_CKG_TSTBUS_SEL Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0190_P0_HDMIRX_PHY_DTOP_0_REG_CLK_XTAL_DIV2_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0190_P0_HDMIRX_PHY_DTOP_0_REG_EN_AUTO_EQ_SCAN_SYMBOL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0190_P0_HDMIRX_PHY_DTOP_0_REG_ATOP_CLK_SYNTH_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0190_P0_HDMIRX_PHY_DTOP_0_REG_HD20_BIT_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0190_P0_HDMIRX_PHY_DTOP_0_REG_LINK_TRAIN_SRC_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0190_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLK_AF_LS_PHY_HD20 Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0194_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xca)//0x2209_65h
    #define REG_0194_P0_HDMIRX_PHY_DTOP_0_REG_FIFO_DEPTH_SET Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_0_REG_ERR_CNT_INV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_0_REG_HDMI14_20B_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_0_REG_FIFO_EVENT_SHIFT_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_0_REG_FIFO_SHIFT_SW_TRG Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_0_REG_DATAE_INV_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_0_REG_LANESYNC_FIFO_WR_PTR_RST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0198_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xcc)//0x2209_66h
    #define REG_0198_P0_HDMIRX_PHY_DTOP_0_REG_LANE_REVERSE36 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0198_P0_HDMIRX_PHY_DTOP_0_REG_HD20_HD21_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0198_P0_HDMIRX_PHY_DTOP_0_REG_CLK_20BIT_OUT Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0198_P0_HDMIRX_PHY_DTOP_0_REG_20BIT_OUT Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0198_P0_HDMIRX_PHY_DTOP_0_REG_36BIT_OUT Fld(1,15,AC_MSKB1)//[15:15]
#define REG_019C_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xce)//0x2209_67h
    #define REG_019C_P0_HDMIRX_PHY_DTOP_0_REG_FIFO_START_RD_PT Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_019C_P0_HDMIRX_PHY_DTOP_0_REG_RX_OUT_SEL Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_019C_P0_HDMIRX_PHY_DTOP_0_REG_CLK_STABLE_RST_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_019C_P0_HDMIRX_PHY_DTOP_0_REG_WPTR_RST_VALUE Fld(3,12,AC_MSKB1)//[14:12]
    #define REG_019C_P0_HDMIRX_PHY_DTOP_0_REG_WPTR_RST_EVENT_CLR Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01A0_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xd0)//0x2209_68h
    #define REG_01A0_P0_HDMIRX_PHY_DTOP_0_REG_CKG_BR_DET_L0_SWAP Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01A0_P0_HDMIRX_PHY_DTOP_0_REG_CKG_BR_DET_L1_SWAP Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01A0_P0_HDMIRX_PHY_DTOP_0_REG_CKG_BR_DET_L2_SWAP Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01A0_P0_HDMIRX_PHY_DTOP_0_REG_CKG_BR_DET_L3_SWAP Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01A0_P0_HDMIRX_PHY_DTOP_0_REG_CKG_TMDS_FG Fld(2,8,AC_MSKB1)//[9:8]
#define REG_01A4_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xd2)//0x2209_69h
    #define REG_01A4_P0_HDMIRX_PHY_DTOP_0_REG_BR_DET_SELECT_L0 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01A4_P0_HDMIRX_PHY_DTOP_0_REG_BR_DET_SELECT_L1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01A4_P0_HDMIRX_PHY_DTOP_0_REG_BR_DET_SELECT_L2 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01A4_P0_HDMIRX_PHY_DTOP_0_REG_BR_DET_SELECT_L3 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01A4_P0_HDMIRX_PHY_DTOP_0_REG_LOCK_DET_SW_MODE Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_01A4_P0_HDMIRX_PHY_DTOP_0_REG_LOCK_DET_SW_MODE_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01A4_P0_HDMIRX_PHY_DTOP_0_REG_CLOCK_DET_SELECT Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_01A4_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_HD20_SWAP Fld(2,14,AC_MSKB1)//[15:14]
#define REG_01A8_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xd4)//0x2209_6ah
    #define REG_01A8_P0_HDMIRX_PHY_DTOP_0_REG_EN_DVI_CLK_DIV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01A8_P0_HDMIRX_PHY_DTOP_0_REG_FIFO_FULL_RST_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01A8_P0_HDMIRX_PHY_DTOP_0_REG_FIFO_EMPTY_RST_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01A8_P0_HDMIRX_PHY_DTOP_0_REG_FIFO_FULL_EMPTY_FLAG_CLR Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01A8_P0_HDMIRX_PHY_DTOP_0_REG_FIFO_FULL_FLAG Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01A8_P0_HDMIRX_PHY_DTOP_0_REG_FIFO_EMPTY_FLAG Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01A8_P0_HDMIRX_PHY_DTOP_0_REG_ASYNC_FIFO_HW_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01A8_P0_HDMIRX_PHY_DTOP_0_REG_8XTO36_DBG_SEL Fld(1,13,AC_MSKB1)//[13:13]
#define REG_01AC_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xd6)//0x2209_6bh
    #define REG_01AC_P0_HDMIRX_PHY_DTOP_0_REG_8XTOMAC_DRAM_DUMP_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01AC_P0_HDMIRX_PHY_DTOP_0_REG_8XTOMAC_DRAM_DUMP_SEL Fld(2,4,AC_MSKB0)//[5:4]
#define REG_01B0_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xd8)//0x2209_6ch
    #define REG_01B0_P0_HDMIRX_PHY_DTOP_0_REG_CLK_STABLE_L0_SEL_O Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01B0_P0_HDMIRX_PHY_DTOP_0_REG_CLK_STABLE_L1_SEL_O Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01B0_P0_HDMIRX_PHY_DTOP_0_REG_CLK_STABLE_L2_SEL_O Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01B0_P0_HDMIRX_PHY_DTOP_0_REG_CLK_STABLE_L3_SEL_O Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01B0_P0_HDMIRX_PHY_DTOP_0_REG_CR_LOCK_FROM_PHY_L0_SEL_O Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_01B0_P0_HDMIRX_PHY_DTOP_0_REG_CR_LOCK_FROM_PHY_L1_SEL_O Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_01B0_P0_HDMIRX_PHY_DTOP_0_REG_CR_LOCK_FROM_PHY_L2_SEL_O Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_01B0_P0_HDMIRX_PHY_DTOP_0_REG_CR_LOCK_FROM_PHY_L3_SEL_O Fld(2,14,AC_MSKB1)//[15:14]
#define REG_01B4_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xda)//0x2209_6dh
    #define REG_01B4_P0_HDMIRX_PHY_DTOP_0_REG_HD20_SYMBOL_DETECT_L0_SEL_I Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01B4_P0_HDMIRX_PHY_DTOP_0_REG_HD20_SYMBOL_DETECT_L1_SEL_I Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01B4_P0_HDMIRX_PHY_DTOP_0_REG_HD20_SYMBOL_DETECT_L2_SEL_I Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01B4_P0_HDMIRX_PHY_DTOP_0_REG_HD20_SYMBOL_DETECT_L3_SEL_I Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01B4_P0_HDMIRX_PHY_DTOP_0_REG_HD20_SYMBOL_ERR_L0_SEL_I Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_01B4_P0_HDMIRX_PHY_DTOP_0_REG_HD20_SYMBOL_ERR_L1_SEL_I Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_01B4_P0_HDMIRX_PHY_DTOP_0_REG_HD20_SYMBOL_ERR_L2_SEL_I Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_01B4_P0_HDMIRX_PHY_DTOP_0_REG_HD20_SYMBOL_ERR_L3_SEL_I Fld(2,14,AC_MSKB1)//[15:14]
#define REG_01B8_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xdc)//0x2209_6eh
    #define REG_01B8_P0_HDMIRX_PHY_DTOP_0_REG_HD20_WBDRY_RDY_L0_SEL_I Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01B8_P0_HDMIRX_PHY_DTOP_0_REG_HD20_WBDRY_RDY_L1_SEL_I Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01B8_P0_HDMIRX_PHY_DTOP_0_REG_HD20_WBDRY_RDY_L2_SEL_I Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01B8_P0_HDMIRX_PHY_DTOP_0_REG_HD20_WBDRY_RDY_L3_SEL_I Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01B8_P0_HDMIRX_PHY_DTOP_0_REG_LANE0_PHY2MAC_DATA_10B_0_SEL_O Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_01B8_P0_HDMIRX_PHY_DTOP_0_REG_LANE1_PHY2MAC_DATA_10B_0_SEL_O Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_01B8_P0_HDMIRX_PHY_DTOP_0_REG_LANE2_PHY2MAC_DATA_10B_0_SEL_O Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_01B8_P0_HDMIRX_PHY_DTOP_0_REG_LANE3_PHY2MAC_DATA_10B_0_SEL_O Fld(2,14,AC_MSKB1)//[15:14]
#define REG_01BC_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xde)//0x2209_6fh
    #define REG_01BC_P0_HDMIRX_PHY_DTOP_0_REG_LANE_LINK_QUALITY_ERROR_L0_SEL_I Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01BC_P0_HDMIRX_PHY_DTOP_0_REG_LANE_LINK_QUALITY_ERROR_L1_SEL_I Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01BC_P0_HDMIRX_PHY_DTOP_0_REG_LANE_LINK_QUALITY_ERROR_L2_SEL_I Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01BC_P0_HDMIRX_PHY_DTOP_0_REG_LANE_LINK_QUALITY_ERROR_L3_SEL_I Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01BC_P0_HDMIRX_PHY_DTOP_0_REG_LANE_LINK_QUALITY_ERROR_VALID_L0_SEL_I Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_01BC_P0_HDMIRX_PHY_DTOP_0_REG_LANE_LINK_QUALITY_ERROR_VALID_L1_SEL_I Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_01BC_P0_HDMIRX_PHY_DTOP_0_REG_LANE_LINK_QUALITY_ERROR_VALID_L2_SEL_I Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_01BC_P0_HDMIRX_PHY_DTOP_0_REG_LANE_LINK_QUALITY_ERROR_VALID_L3_SEL_I Fld(2,14,AC_MSKB1)//[15:14]
#define REG_01C0_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xe0)//0x2209_70h
    #define REG_01C0_P0_HDMIRX_PHY_DTOP_0_REG_RD_LANE_SWAP0 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01C0_P0_HDMIRX_PHY_DTOP_0_REG_RD_LANE_SWAP1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01C0_P0_HDMIRX_PHY_DTOP_0_REG_RD_LANE_SWAP2 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01C0_P0_HDMIRX_PHY_DTOP_0_REG_RD_LANE_SWAP3 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01C0_P0_HDMIRX_PHY_DTOP_0_REG_RD_BR_MODE_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01C0_P0_HDMIRX_PHY_DTOP_0_REG_RD_TMDS_RATE_OV Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01C4_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xe2)//0x2209_71h
    #define REG_01C4_P0_HDMIRX_PHY_DTOP_0_REG_RD_QUALITY_GOOD_OV_L0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01C4_P0_HDMIRX_PHY_DTOP_0_REG_RD_QUALITY_GOOD_OV_L1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01C4_P0_HDMIRX_PHY_DTOP_0_REG_RD_QUALITY_GOOD_OV_L2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01C4_P0_HDMIRX_PHY_DTOP_0_REG_RD_QUALITY_GOOD_OV_L3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01C4_P0_HDMIRX_PHY_DTOP_0_REG_RD_QUALITY_ENOUGH_OV_L0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01C4_P0_HDMIRX_PHY_DTOP_0_REG_RD_QUALITY_ENOUGH_OV_L1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01C4_P0_HDMIRX_PHY_DTOP_0_REG_RD_QUALITY_ENOUGH_OV_L2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01C4_P0_HDMIRX_PHY_DTOP_0_REG_RD_QUALITY_ENOUGH_OV_L3 Fld(1,7,AC_MSKB0)//[7:7]
#define REG_01C8_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xe4)//0x2209_72h
    #define REG_01C8_P0_HDMIRX_PHY_DTOP_0_REG_CKG_CLKO_DATA_AF_LS_40_SEL Fld(2,0,AC_MSKB0)//[1:0]
#define REG_01CC_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xe6)//0x2209_73h
    #define REG_01CC_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_TSTBUS_SEL Fld(2,0,AC_MSKB0)//[1:0]
#define REG_01D0_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xe8)//0x2209_74h
    #define REG_01D0_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_TSTBUS_MASK_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D4_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xea)//0x2209_75h
    #define REG_01D4_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_TSTBUS_MASK_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D8_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xec)//0x2209_76h
    #define REG_01D8_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_CKGEN_TST_OUT_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01D8_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_CKGEN_TST_OUT_MASK Fld(1,4,AC_MSKB0)//[4:4]
#define REG_01DC_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xee)//0x2209_77h
    #define REG_01DC_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_IRQ_FINAL_STATUS_0 Fld(4,0,AC_MSKB0)//[3:0]
#define REG_01E0_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xf0)//0x2209_78h
    #define REG_01E0_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_IRQ_STATUS_0 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01E0_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_IRQ_MASK_0 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_01E0_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_IRQ_FORCE_0 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01E0_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_IRQ_CLR_0 Fld(4,12,AC_MSKB1)//[15:12]
#define REG_01E4_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xf2)//0x2209_79h
    #define REG_01E4_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_IRQ_FINAL_STATUS_1 Fld(4,0,AC_MSKB0)//[3:0]
#define REG_01E8_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xf4)//0x2209_7ah
    #define REG_01E8_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_IRQ_STATUS_1 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01E8_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_IRQ_MASK_1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_01E8_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_IRQ_FORCE_1 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01E8_P0_HDMIRX_PHY_DTOP_0_REG_HDMIRX_PHY_IRQ_CLR_1 Fld(4,12,AC_MSKB1)//[15:12]
#define REG_01F4_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xfa)//0x2209_7dh
    #define REG_01F4_P0_HDMIRX_PHY_DTOP_0_REG_PWS_LANE0_SEL_I Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01F4_P0_HDMIRX_PHY_DTOP_0_REG_PWS_LANE1_SEL_I Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01F4_P0_HDMIRX_PHY_DTOP_0_REG_PWS_LANE2_SEL_I Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01F4_P0_HDMIRX_PHY_DTOP_0_REG_PWS_LANE3_SEL_I Fld(2,6,AC_MSKB0)//[7:6]
#define REG_01F8_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xfc)//0x2209_7eh
    #define REG_01F8_P0_HDMIRX_PHY_DTOP_0_REG_LT_SCDC_LANE0_SEL_O Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_01F8_P0_HDMIRX_PHY_DTOP_0_REG_LT_SCDC_LANE1_SEL_O Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_01F8_P0_HDMIRX_PHY_DTOP_0_REG_LT_SCDC_LANE2_SEL_O Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_01F8_P0_HDMIRX_PHY_DTOP_0_REG_LT_SCDC_LANE3_SEL_O Fld(2,14,AC_MSKB1)//[15:14]
#define REG_01FC_P0_HDMIRX_PHY_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE +0xfe)//0x2209_7fh
    #define REG_01FC_P0_HDMIRX_PHY_DTOP_0_REG_MPI_LANE0_SEL_I Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01FC_P0_HDMIRX_PHY_DTOP_0_REG_MPI_LANE1_SEL_I Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01FC_P0_HDMIRX_PHY_DTOP_0_REG_MPI_LANE2_SEL_I Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01FC_P0_HDMIRX_PHY_DTOP_0_REG_MPI_LANE3_SEL_I Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01FC_P0_HDMIRX_PHY_DTOP_0_REG_MPI_LANE0_SEL_O Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_01FC_P0_HDMIRX_PHY_DTOP_0_REG_MPI_LANE1_SEL_O Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_01FC_P0_HDMIRX_PHY_DTOP_0_REG_MPI_LANE2_SEL_O Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_01FC_P0_HDMIRX_PHY_DTOP_0_REG_MPI_LANE3_SEL_O Fld(2,14,AC_MSKB1)//[15:14]

