<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list name="CP15"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns="http://www.arm.com/core_reg"
    xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd"
    xmlns:xi="http://www.w3.org/2001/XInclude"
    xmlns:tcf="http://com.arm.targetconfigurationeditor">
    <register_group name="Impl">
        <gui_name language="en">Impl</gui_name>
        <description language="en">Implementation-defined registers</description>
        <register access="WO" name="RAMINDEX" size="4">
            <gui_name language="en">RAMINDEX</gui_name>
            <alias_name>CP15_RAMINDEX</alias_name>
            <device_name type="rvi">CP15_RAMINDEX</device_name>
            <device_name type="cadi">RAMINDEX</device_name>
            <device_name type="rvi">CP15_RAMINDEX</device_name>
            <device_name type="cadi">RAMINDEX</device_name>
            <description language="en">RAM Index</description>
            <bitField conditional="false" enumerationId="RAMID" name="RAMID">
                <gui_name language="en">RAMID</gui_name>
                <description language="en">RAM identifier</description>
                <definition>[31:24]</definition>
            </bitField>
            <bitField conditional="false" name="WAY">
                <gui_name language="en">BW</gui_name>
                <description language="en">Indicates the way of the RAM that is being accessed</description>
                <definition>[21:18]</definition>
            </bitField>
            <bitField conditional="false" name="INDEX">
                <gui_name language="en">INDEX</gui_name>
                <description language="en">Indicates the index address of the RAM that is being accessed</description>
                <definition>[17:0]</definition>
            </bitField>
        </register>
        <register access="RW" name="CBAR" size="4"> <!-- A timer-related register -->
            <gui_name language="en">CBAR</gui_name>
            <alias_name>CP15_CBAR</alias_name>
            <device_name type="rvi">CP15_CBAR</device_name>
            <device_name type="cadi">CBAR</device_name>
            <device_name type="rvi">CP15_CBAR</device_name>
            <device_name type="cadi">CBAR</device_name>
            <description language="en">Configuration Base Address</description>
            <bitField conditional="false" name="P1">
                <gui_name language="en">P1</gui_name>
                <description language="en">PERIPHBASE[31:15]</description>
                <definition>[31:15]</definition>
            </bitField>
            <bitField conditional="false" name="P0">
                <gui_name language="en">P0</gui_name>
                <description language="en">PERIPHBASE[39:32]</description>
                <definition>[7:0]</definition>
            </bitField>
        </register>
        <register access="RW" name="CPUMERRSR" size="8">
            <gui_name language="en">CPUMERRSR</gui_name>
            <alias_name>CP15_CPUMERRSR</alias_name>
            <device_name type="rvi">CP15_CPUMERRSR</device_name>
            <device_name type="cadi">CPUMERRSR</device_name>
            <device_name type="rvi">CP15_CPUMERRSR</device_name>
            <device_name type="cadi">CPUMERRSR</device_name>
            <description language="en">CPU Memory Error Syndrome</description>
            <bitField conditional="false" name="F">
                <gui_name language="en">F</gui_name>
                <description language="en">Fatal</description>
                <definition>[63]</definition>
            </bitField>
            <bitField conditional="false" name="OEC">
                <gui_name language="en">OEC</gui_name>
                <description language="en">Other error count</description>
                <definition>[47:40]</definition>
            </bitField>
            <bitField conditional="false" name="REC">
                <gui_name language="en">REC</gui_name>
                <description language="en">Repeat error count</description>
                <definition>[39:32]</definition>
            </bitField>
            <bitField conditional="false" name="V">
                <gui_name language="en">V</gui_name>
                <description language="en">Valid</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="RAMID">
                <gui_name language="en">RAMID</gui_name>
                <description language="en">RAM identifier</description>
                <definition>[30:24]</definition>
            </bitField>
            <bitField conditional="false" name="BW">
                <gui_name language="en">BW</gui_name>
                <description language="en">The bank or way of the RAM where the first memory error occurred</description>
                <definition>[22:18]</definition>
            </bitField>
            <bitField conditional="false" name="INDEX">
                <gui_name language="en">INDEX</gui_name>
                <description language="en">Index</description>
                <definition>[17:0]</definition>
            </bitField>
        </register>
    </register_group>
    <register_group name="L1">
        <gui_name language="en">L1</gui_name>
        <description language="en">L1</description>
        <register access="RW" name="IL1DATA0" size="4">
            <gui_name language="en">IL1DATA0</gui_name>
            <alias_name>CP15_IL1DATA0</alias_name>
            <device_name type="rvi">CP15_IL1DATA0</device_name>
            <device_name type="cadi">IL1DATA0</device_name>
            <device_name type="rvi">CP15_IL1DATA0</device_name>
            <device_name type="cadi">IL1DATA0</device_name>
            <description language="en">Instruction L1 Data 0</description>
        </register>
        <register access="RW" name="IL1DATA1" size="4">
            <gui_name language="en">IL1DATA1</gui_name>
            <alias_name>CP15_IL1DATA1</alias_name>
            <device_name type="rvi">CP15_IL1DATA1</device_name>
            <device_name type="cadi">IL1DATA1</device_name>
            <device_name type="rvi">CP15_IL1DATA1</device_name>
            <device_name type="cadi">IL1DATA1</device_name>
            <description language="en">Instruction L1 Data 1</description>
        </register>
        <register access="RW" name="IL1DATA2" size="4">
            <gui_name language="en">IL1DATA2</gui_name>
            <alias_name>CP15_IL1DATA2</alias_name>
            <device_name type="rvi">CP15_IL1DATA2</device_name>
            <device_name type="cadi">IL1DATA2</device_name>
            <device_name type="rvi">CP15_IL1DATA2</device_name>
            <device_name type="cadi">IL1DATA2</device_name>
            <description language="en">Instruction L1 Data 2</description>
        </register>
        <register access="RW" name="DL1DATA0" size="4">
            <gui_name language="en">DL1DATA0</gui_name>
            <alias_name>CP15_DL1DATA0</alias_name>
            <device_name type="rvi">CP15_DL1DATA0</device_name>
            <device_name type="cadi">DL1DATA0</device_name>
            <device_name type="rvi">CP15_DL1DATA0</device_name>
            <device_name type="cadi">DL1DATA0</device_name>
            <description language="en">Data L1 Data 0</description>
        </register>
        <register access="RW" name="DL1DATA1" size="4">
            <gui_name language="en">DL1DATA1</gui_name>
            <alias_name>CP15_DL1DATA1</alias_name>
            <device_name type="rvi">CP15_DL1DATA1</device_name>
            <device_name type="cadi">DL1DATA1</device_name>
            <device_name type="rvi">CP15_DL1DATA1</device_name>
            <device_name type="cadi">DL1DATA1</device_name>
            <description language="en">Data L1 Data 1</description>
        </register>
        <register access="RW" name="DL1DATA2" size="4">
            <gui_name language="en">DL1DATA2</gui_name>
            <alias_name>CP15_DL1DATA2</alias_name>
            <device_name type="rvi">CP15_DL1DATA2</device_name>
            <device_name type="cadi">DL1DATA2</device_name>
            <device_name type="rvi">CP15_DL1DATA2</device_name>
            <device_name type="cadi">DL1DATA2</device_name>
            <description language="en">Data L1 Data 2</description>
        </register>
        <register access="RW" name="DL1DATA3" size="4">
            <gui_name language="en">DL1DATA3</gui_name>
            <alias_name>CP15_DL1DATA3</alias_name>
            <device_name type="rvi">CP15_DL1DATA3</device_name>
            <device_name type="cadi">DL1DATA3</device_name>
            <device_name type="rvi">CP15_DL1DATA3</device_name>
            <device_name type="cadi">DL1DATA3</device_name>
            <description language="en">Data L1 Data 3</description>
        </register>
    </register_group>
    <register_group name="L2">
        <gui_name language="en">L2</gui_name>
        <description language="en">L2</description>
        <register access="RW" name="L2CTLR" size="4">
            <gui_name language="en">L2CTLR</gui_name>
            <alias_name>CP15_L2CTLR</alias_name>
            <device_name type="rvi">CP15_L2CTLR</device_name>
            <device_name type="cadi">L2CTLR</device_name>
            <device_name type="rvi">CP15_L2CTLR</device_name>
            <device_name type="cadi">L2CTLR</device_name>
            <description language="en">L2 Control</description>
            <bitField conditional="false" enumerationId="L2CTLR_RSTDISABLE" name="RSTDISABLE">
                <gui_name language="en">RSTDISABLE</gui_name>
                <description language="en">L2 hardware reset disable pin</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="L2CTLR_NUMCPU" name="NUMCPU">
                <gui_name language="en">NUMCPU</gui_name>
                <description language="en">Number of CPUs present</description>
                <definition>[25:24]</definition>
            </bitField>
            <bitField conditional="false" name="INTC">
                <gui_name language="en">INTC</gui_name>
                <description language="en">Interrupt Controller</description>
                <definition>[23]</definition>
            </bitField>
            <bitField conditional="false" name="ECCE">
                <gui_name language="en">ECCE</gui_name>
                <description language="en">ECC and parity enable bit in L1 and L2 caches</description>
                <definition>[21]</definition>
            </bitField>
            <bitField conditional="false" name="TRSL">
                <gui_name language="en">TRSL</gui_name>
                <description language="en">L2 Tag RAM slice</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" name="DRSL">
                <gui_name language="en">DRSL</gui_name>
                <description language="en">L2 data RAM slice</description>
                <definition>[11:10]</definition>
            </bitField>
            <bitField conditional="false" name="TRS">
                <gui_name language="en">TRS</gui_name>
                <description language="en">L2 Tag RAM setup cycles</description>
                <definition>[9]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="L2CTLR_TRL" name="TRL">
                <gui_name language="en">TRL</gui_name>
                <description language="en">L2 Tag RAM latency</description>
                <definition>[8:6]</definition>
            </bitField>
            <bitField conditional="false" name="DRS">
                <gui_name language="en">DRS</gui_name>
                <description language="en">L2 Data RAM setup cycles</description>
                <definition>[5]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="L2CTLR_DRL" name="DRL">
                <gui_name language="en">DRL</gui_name>
                <description language="en">L2 Data RAM latency</description>
                <definition>[2:0]</definition>
            </bitField>
        </register>
        <register access="RW" name="L2ECTLR" size="4">
            <gui_name language="en">L2ECTLR</gui_name>
            <alias_name>CP15_L2ECTLR</alias_name>
            <device_name type="rvi">CP15_L2ECTLR</device_name>
            <device_name type="cadi">L2ECTLR</device_name>
            <device_name type="rvi">CP15_L2ECTLR</device_name>
            <device_name type="cadi">L2ECTLR</device_name>
            <description language="en">L2 Extended Control</description>
            <bitField conditional="false" name="L2IAE" enumerationId="L2CTLR_RAMERR">
                <gui_name language="en">L2IAE</gui_name>
                <description language="en">L2 internal asynchronous error</description>
                <definition>[30]</definition>
            </bitField>
            <bitField conditional="false" name="L2AXIE" enumerationId="L2CTLR_AXIERR">
                <gui_name language="en">L2AXIE</gui_name>
                <description language="en">AXI asynchronous error indication</description>
                <definition>[29]</definition>
            </bitField>
        </register>
        <register access="RW" name="L2ACTLR" size="4">
            <gui_name language="en">L2ACTLR</gui_name>
            <alias_name>CP15_L2ACTLR</alias_name>
            <device_name type="rvi">CP15_L2ACTLR</device_name>
            <device_name type="cadi">L2ACTLR</device_name>
            <device_name type="rvi">CP15_L2ACTLR</device_name>
            <device_name type="cadi">L2ACTLR</device_name>
            <description language="en">L2 Auxiliary Control</description>
            <bitField conditional="false" name="FBCE">
                <gui_name language="en">FBCE</gui_name>
                <description language="en">Force L2 Bank Clock enable</description>
                <definition>[28]</definition>
            </bitField>
            <bitField conditional="false" name="FLCE">
                <gui_name language="en">FLCE</gui_name>
                <description language="en">Force L2 Logic Clock enable</description>
                <definition>[27]</definition>
            </bitField>
            <bitField conditional="false" name="EL2GT">
                <gui_name language="en">EL2GT</gui_name>
                <description language="en">Enable L2, GIC, and Timer regional clock gates</description>
                <definition>[26]</definition>
            </bitField>
            <bitField conditional="false" name="ERTATB">
                <gui_name language="en">ERTAB</gui_name>
                <description language="en">Enables replay threshold single issue for all tag banks</description>
                <definition>[25]</definition>
            </bitField>
            <bitField conditional="false" name="ERTCTB">
                <gui_name language="en">ERTCTB</gui_name>
                <description language="en">Enables replay threshold single issue for current tag bank</description>
                <definition>[16]</definition>
            </bitField>
            <bitField conditional="false" name="ECPUWFIM">
                <gui_name language="en">ECPUWFIM</gui_name>
                <description language="en">Enables CPU WFI retention mode</description>
                <definition>[15]</definition>
            </bitField>
            <bitField conditional="false" name="EUCEWD">
                <gui_name language="en">EUCEWD</gui_name>
                <description language="en">Enables UniqueClean evictions with data</description>
                <definition>[14]</definition>
            </bitField>
            <bitField conditional="false" name="DSCDT">
                <gui_name language="en">DSCDT</gui_name>
                <description language="en">Disables SharedClean data transfers</description>
                <definition>[13]</definition>
            </bitField>
            <bitField conditional="false" name="DMOWWE">
                <gui_name language="en">DMOWWE</gui_name>
                <description language="en">Disables multiple outstanding WriteClean/WriteBack/Evicts using the same AWID</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" name="DDSB">
                <gui_name language="en">DDSB</gui_name>
                <description language="en">Disables DSB with no DVM synchronization</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false" name="DNSDAR">
                <gui_name language="en">DNSDAR</gui_name>
                <description language="en">Disable Non-secure debug array read</description>
                <definition>[10]</definition>
            </bitField>
            <bitField conditional="false" name="DDVM">
                <gui_name language="en">DDVM</gui_name>
                <description language="en">Disable Distributed Virtual Memory</description>
                <definition>[8]</definition>
            </bitField>
            <bitField conditional="false" name="EHDT">
                <gui_name language="en">EHDT</gui_name>
                <description language="en">Enable hazard detect timeout</description>
                <definition>[7]</definition>
            </bitField>
            <bitField conditional="false" name="DSTFM">
                <gui_name language="en">DSTFM</gui_name>
                <description language="en">Disable shareable transactions from master</description>
                <definition>[6]</definition>
            </bitField>
            <bitField conditional="false" name="DWU">
                <gui_name language="en">DWU</gui_name>
                <description language="en">Disable WriteUnique and WriteLineUnique</description>
                <definition>[4]</definition>
            </bitField>
            <bitField conditional="false" name="DCE">
                <gui_name language="en">DCE</gui_name>
                <description language="en">Disable clean/evict push to external</description>
                <definition>[3]</definition>
            </bitField>
            <bitField conditional="false" name="FL1">
                <gui_name language="en">FL1</gui_name>
                <description language="en">Force limit to one request per tag bank</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="EARTT">
                <gui_name language="en">EARTT</gui_name>
                <description language="en">Enable arbitration replay threshold timeout</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="DPF">
                <gui_name language="en">DPF</gui_name>
                <description language="en">Disable prefetch forwarding</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="L2PMR" size="4">
            <gui_name language="en">L2PMR</gui_name>
            <alias_name>CP15_L2PMR</alias_name>
            <device_name type="rvi">CP15_L2PMR</device_name>
            <device_name type="cadi">L2PMR</device_name>
            <device_name type="rvi">CP15_L2PMR</device_name>
            <device_name type="cadi">L2PMR</device_name>
            <description language="en">L2 Power Management</description>
        </register>
        <register access="RW" name="L2PMTR" size="4">
            <gui_name language="en">L2PMTR</gui_name>
            <alias_name>CP15_L2PMTR</alias_name>
            <device_name type="rvi">CP15_L2PMTR</device_name>
            <device_name type="cadi">L2PMTR</device_name>
            <device_name type="rvi">CP15_L2PMTR</device_name>
            <device_name type="cadi">L2PMTR</device_name>
            <description language="en">L2 Power Management Threshold</description>
        </register>
        <register access="RW" name="L2PFR" size="4">
            <gui_name language="en">L2PFR</gui_name>
            <alias_name>CP15_L2PFR</alias_name>
            <device_name type="rvi">CP15_L2PFR</device_name>
            <device_name type="cadi">L2PFR</device_name>
            <device_name type="rvi">CP15_L2PFR</device_name>
            <device_name type="cadi">L2PFR</device_name>
            <description language="en">L2 Prefetch Control</description>
            <bitField conditional="false" name="DDT">
                <gui_name language="en">EDDT</gui_name>
                <description language="en">Disable dynamic throttling of load/store prefetch requests</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" name="EPR">
                <gui_name language="en">EPR</gui_name>
                <description language="en">Enable prefetch requests from ReadUnique transactions</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false" name="DAP">
                <gui_name language="en">DAP</gui_name>
                <description language="en">Disable table walk descriptor access prefetch</description>
                <definition>[10]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="L2PFR_IFPD" name="IFPD">
                <gui_name language="en">IFPD</gui_name>
                <description language="en">L2 instruction fetch prefetch distance</description>
                <definition>[8:7]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="L2PFR_LSPD" name="LSPD">
                <gui_name language="en">LSPD</gui_name>
                <description language="en">L2 load/store data prefetch distance</description>
                <definition>[5:4]</definition>
            </bitField>
        </register>
        <register access="RW" name="L2MERRSR" size="8">
            <gui_name language="en">L2MERRSR</gui_name>
            <alias_name>CP15_L2MERRSR</alias_name>
            <device_name type="rvi">CP15_L2MERRSR</device_name>
            <device_name type="cadi">L2MERRSR</device_name>
            <device_name type="rvi">CP15_L2MERRSR</device_name>
            <device_name type="cadi">L2MERRSR</device_name>
            <description language="en">L2 Memory Error Syndrome</description>
            <bitField conditional="false" name="F">
                <gui_name language="en">F</gui_name>
                <description language="en">Fatal</description>
                <definition>[63]</definition>
            </bitField>
            <bitField conditional="false" name="OEC">
                <gui_name language="en">OEC</gui_name>
                <description language="en">Other error count</description>
                <definition>[47:40]</definition>
            </bitField>
            <bitField conditional="false" name="REC">
                <gui_name language="en">REC</gui_name>
                <description language="en">Repeat error count</description>
                <definition>[39:32]</definition>
            </bitField>
            <bitField conditional="false" name="V">
                <gui_name language="en">V</gui_name>
                <description language="en">Valid</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="RAMID">
                <gui_name language="en">RAMID</gui_name>
                <description language="en">RAM identifier</description>
                <definition>[30:24]</definition>
            </bitField>
            <bitField conditional="false" name="CW" enumerationId="L2MERRSR_CW">
                <gui_name language="en">CW</gui_name>
                <description language="en">CPUID and way</description>
                <definition>[21:18]</definition>
            </bitField>
            <bitField conditional="false" name="INDEX">
                <gui_name language="en">INDEX</gui_name>
                <description language="en">Index</description>
                <definition>[17:0]</definition>
            </bitField>
        </register>
    </register_group>
</register_list>

