

================================================================
== Vivado HLS Report for 'pg_conv1x1_tile'
================================================================
* Date:           Sun Dec 13 06:32:20 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.266 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|      791| 0.224 us | 3.164 us |   56|  791|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                 |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |             Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_compute_engine_32_1_fu_1008  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1014  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1020  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1026  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1032  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1038  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1044  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1050  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1056  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1062  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1068  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1074  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1080  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1086  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1092  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1098  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1104  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1110  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1116  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1122  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1128  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1134  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1140  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1146  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1152  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1158  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1164  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1170  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1176  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1182  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1188  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        |grp_compute_engine_32_1_fu_1194  |compute_engine_32_1  |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop_Tile_L  |       54|      789|         7|          1|          1| 49 ~ 784 |    yes   |
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      0|       0|   1722|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     320|  41536|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        0|      -|    1582|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|    1902|  43438|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|     61|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+---------------------+---------+-------+----+------+-----+
    |             Instance            |        Module       | BRAM_18K| DSP48E| FF |  LUT | URAM|
    +---------------------------------+---------------------+---------+-------+----+------+-----+
    |grp_compute_engine_32_1_fu_1008  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1014  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1020  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1026  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1032  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1038  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1044  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1050  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1056  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1062  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1068  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1074  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1080  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1086  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1092  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1098  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1104  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1110  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1116  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1122  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1128  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1134  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1140  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1146  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1152  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1158  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1164  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1170  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1176  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1182  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1188  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    |grp_compute_engine_32_1_fu_1194  |compute_engine_32_1  |        0|      0|  10|  1298|    0|
    +---------------------------------+---------------------+---------+-------+----+------+-----+
    |Total                            |                     |        0|      0| 320| 41536|    0|
    +---------------------------------+---------------------+---------+-------+----+------+-----+

    * DSP48E: 
    +----------------------------+----------------------+---------------------+
    |          Instance          |        Module        |      Expression     |
    +----------------------------+----------------------+---------------------+
    |FracNet_ama_addmuAem_U1349  |FracNet_ama_addmuAem  | i0 * (i1 + i2) + i3 |
    |FracNet_mac_muladzec_U1348  |FracNet_mac_muladzec  |     i0 + i1 * i2    |
    +----------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln200_fu_1222_p2               |     *    |      0|  0|  40|           6|           8|
    |add_ln184_1_fu_1315_p2             |     +    |      0|  0|  20|          13|          13|
    |add_ln184_4_fu_1274_p2             |     +    |      0|  0|  17|          10|           1|
    |add_ln184_fu_1306_p2               |     +    |      0|  0|  15|           8|           8|
    |add_ln189_fu_1204_p2               |     +    |      0|  0|  15|           1|           7|
    |add_ln200_fu_1335_p2               |     +    |      0|  0|  21|          14|          14|
    |add_ln700_10_fu_1703_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_11_fu_1732_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_12_fu_1761_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_13_fu_1790_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_14_fu_1819_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_15_fu_1848_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_16_fu_1877_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_17_fu_1906_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_18_fu_1935_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_19_fu_1964_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_1_fu_1442_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_20_fu_1993_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_21_fu_2022_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_22_fu_2051_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_23_fu_2080_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_24_fu_2109_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_25_fu_2138_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_26_fu_2167_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_27_fu_2196_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_28_fu_2225_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_29_fu_2254_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_2_fu_1471_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_30_fu_2283_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_31_fu_2312_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln700_3_fu_1500_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_4_fu_1529_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_5_fu_1558_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_6_fu_1587_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_7_fu_1616_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_8_fu_1645_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_9_fu_1674_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_fu_1413_p2               |     +    |      0|  0|  23|          16|          16|
    |col_fu_1320_p2                     |     +    |      0|  0|  15|           1|           7|
    |output_index_fu_1356_p2            |     +    |      0|  0|  18|          11|          11|
    |row_fu_1280_p2                     |     +    |      0|  0|  11|           1|           3|
    |sub_ln356_fu_1254_p2               |     -    |      0|  0|  17|          10|          10|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter4_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter5_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state8_pp0_iter6_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op100_load_state6     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op195_load_state7     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln184_fu_1269_p2              |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln185_fu_1264_p2              |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln206_fu_1228_p2              |   icmp   |      0|  0|  11|           6|           1|
    |select_ln184_1_fu_1294_p3          |  select  |      0|  0|   3|           1|           3|
    |select_ln184_fu_1286_p3            |  select  |      0|  0|   7|           1|           7|
    |select_ln206_10_fu_1709_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_11_fu_1738_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_12_fu_1767_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_13_fu_1796_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_14_fu_1825_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_15_fu_1854_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_16_fu_1883_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_17_fu_1912_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_18_fu_1941_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_19_fu_1970_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_1_fu_1448_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln206_20_fu_1999_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_21_fu_2028_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_22_fu_2057_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_23_fu_2086_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_24_fu_2115_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_25_fu_2144_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_26_fu_2173_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_27_fu_2202_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_28_fu_2231_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_29_fu_2260_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_2_fu_1477_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln206_30_fu_2289_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_31_fu_2318_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln206_3_fu_1506_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln206_4_fu_1535_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln206_5_fu_1564_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln206_6_fu_1593_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln206_7_fu_1622_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln206_8_fu_1651_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln206_9_fu_1680_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln206_fu_1419_p3            |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln68_10_fu_1693_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_11_fu_1722_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_12_fu_1751_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_13_fu_1780_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_14_fu_1809_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_15_fu_1838_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_16_fu_1867_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_17_fu_1896_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_18_fu_1925_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_19_fu_1954_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_1_fu_1432_p2              |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_20_fu_1983_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_21_fu_2012_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_22_fu_2041_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_23_fu_2070_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_24_fu_2099_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_25_fu_2128_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_26_fu_2157_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_27_fu_2186_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_28_fu_2215_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_29_fu_2244_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_2_fu_1461_p2              |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_30_fu_2273_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_31_fu_2302_p2             |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_3_fu_1490_p2              |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_4_fu_1519_p2              |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_5_fu_1548_p2              |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_6_fu_1577_p2              |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_7_fu_1606_p2              |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_8_fu_1635_p2              |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_9_fu_1664_p2              |    xor   |      0|  0|   7|           6|           7|
    |xor_ln68_fu_1403_p2                |    xor   |      0|  0|   7|           6|           7|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1722|         846|        1368|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6          |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_1001_p4  |   9|          2|    7|         14|
    |ap_phi_mux_row_0_phi_fu_990_p4   |   9|          2|    3|          6|
    |col_0_reg_997                    |   9|          2|    7|         14|
    |indvar_flatten_reg_975           |   9|          2|   10|         20|
    |row_0_reg_986                    |   9|          2|    3|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  84|         18|   33|         68|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |act_V_reg_2617                               |  32|   0|   32|          0|
    |add_ln184_1_reg_2591                         |  13|   0|   13|          0|
    |add_ln184_3_reg_2602                         |  11|   0|   11|          0|
    |ap_CS_fsm                                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |col_0_reg_997                                |   7|   0|    7|          0|
    |col_reg_2596                                 |   7|   0|    7|          0|
    |icmp_ln184_reg_2571                          |   1|   0|    1|          0|
    |icmp_ln206_reg_2520                          |   1|   0|    1|          0|
    |indvar_flatten_reg_975                       |  10|   0|   10|          0|
    |mul_ln200_reg_2515                           |  13|   0|   13|          0|
    |out_buf_all_V_0_addr_reg_2653                |  11|   0|   11|          0|
    |out_buf_all_V_0_addr_reg_2653_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_10_add_reg_2713                |  11|   0|   11|          0|
    |out_buf_all_V_10_add_reg_2713_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_11_add_reg_2719                |  11|   0|   11|          0|
    |out_buf_all_V_11_add_reg_2719_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_12_add_reg_2725                |  11|   0|   11|          0|
    |out_buf_all_V_12_add_reg_2725_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_13_add_reg_2731                |  11|   0|   11|          0|
    |out_buf_all_V_13_add_reg_2731_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_14_add_reg_2737                |  11|   0|   11|          0|
    |out_buf_all_V_14_add_reg_2737_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_15_add_reg_2743                |  11|   0|   11|          0|
    |out_buf_all_V_15_add_reg_2743_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_16_add_reg_2749                |  11|   0|   11|          0|
    |out_buf_all_V_16_add_reg_2749_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_17_add_reg_2755                |  11|   0|   11|          0|
    |out_buf_all_V_17_add_reg_2755_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_18_add_reg_2761                |  11|   0|   11|          0|
    |out_buf_all_V_18_add_reg_2761_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_19_add_reg_2767                |  11|   0|   11|          0|
    |out_buf_all_V_19_add_reg_2767_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_1_addr_reg_2659                |  11|   0|   11|          0|
    |out_buf_all_V_1_addr_reg_2659_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_20_add_reg_2773                |  11|   0|   11|          0|
    |out_buf_all_V_20_add_reg_2773_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_21_add_reg_2779                |  11|   0|   11|          0|
    |out_buf_all_V_21_add_reg_2779_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_22_add_reg_2785                |  11|   0|   11|          0|
    |out_buf_all_V_22_add_reg_2785_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_23_add_reg_2791                |  11|   0|   11|          0|
    |out_buf_all_V_23_add_reg_2791_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_24_add_reg_2797                |  11|   0|   11|          0|
    |out_buf_all_V_24_add_reg_2797_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_25_add_reg_2803                |  11|   0|   11|          0|
    |out_buf_all_V_25_add_reg_2803_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_26_add_reg_2809                |  11|   0|   11|          0|
    |out_buf_all_V_26_add_reg_2809_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_27_add_reg_2815                |  11|   0|   11|          0|
    |out_buf_all_V_27_add_reg_2815_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_28_add_reg_2821                |  11|   0|   11|          0|
    |out_buf_all_V_28_add_reg_2821_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_29_add_reg_2827                |  11|   0|   11|          0|
    |out_buf_all_V_29_add_reg_2827_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_2_addr_reg_2665                |  11|   0|   11|          0|
    |out_buf_all_V_2_addr_reg_2665_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_30_add_reg_2833                |  11|   0|   11|          0|
    |out_buf_all_V_30_add_reg_2833_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_31_add_reg_2839                |  11|   0|   11|          0|
    |out_buf_all_V_31_add_reg_2839_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_3_addr_reg_2671                |  11|   0|   11|          0|
    |out_buf_all_V_3_addr_reg_2671_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_4_addr_reg_2677                |  11|   0|   11|          0|
    |out_buf_all_V_4_addr_reg_2677_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_5_addr_reg_2683                |  11|   0|   11|          0|
    |out_buf_all_V_5_addr_reg_2683_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_6_addr_reg_2689                |  11|   0|   11|          0|
    |out_buf_all_V_6_addr_reg_2689_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_7_addr_reg_2695                |  11|   0|   11|          0|
    |out_buf_all_V_7_addr_reg_2695_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_8_addr_reg_2701                |  11|   0|   11|          0|
    |out_buf_all_V_8_addr_reg_2701_pp0_iter5_reg  |  11|   0|   11|          0|
    |out_buf_all_V_9_addr_reg_2707                |  11|   0|   11|          0|
    |out_buf_all_V_9_addr_reg_2707_pp0_iter5_reg  |  11|   0|   11|          0|
    |read_index_reg_2607                          |  20|   0|   20|          0|
    |row_0_reg_986                                |   3|   0|    3|          0|
    |select_ln184_1_reg_2585                      |   3|   0|    3|          0|
    |select_ln184_reg_2580                        |   7|   0|    7|          0|
    |select_ln206_10_reg_2895                     |  16|   0|   16|          0|
    |select_ln206_11_reg_2900                     |  16|   0|   16|          0|
    |select_ln206_12_reg_2905                     |  16|   0|   16|          0|
    |select_ln206_13_reg_2910                     |  16|   0|   16|          0|
    |select_ln206_14_reg_2915                     |  16|   0|   16|          0|
    |select_ln206_15_reg_2920                     |  16|   0|   16|          0|
    |select_ln206_16_reg_2925                     |  16|   0|   16|          0|
    |select_ln206_17_reg_2930                     |  16|   0|   16|          0|
    |select_ln206_18_reg_2935                     |  16|   0|   16|          0|
    |select_ln206_19_reg_2940                     |  16|   0|   16|          0|
    |select_ln206_1_reg_2850                      |  16|   0|   16|          0|
    |select_ln206_20_reg_2945                     |  16|   0|   16|          0|
    |select_ln206_21_reg_2950                     |  16|   0|   16|          0|
    |select_ln206_22_reg_2955                     |  16|   0|   16|          0|
    |select_ln206_23_reg_2960                     |  16|   0|   16|          0|
    |select_ln206_24_reg_2965                     |  16|   0|   16|          0|
    |select_ln206_25_reg_2970                     |  16|   0|   16|          0|
    |select_ln206_26_reg_2975                     |  16|   0|   16|          0|
    |select_ln206_27_reg_2980                     |  16|   0|   16|          0|
    |select_ln206_28_reg_2985                     |  16|   0|   16|          0|
    |select_ln206_29_reg_2990                     |  16|   0|   16|          0|
    |select_ln206_2_reg_2855                      |  16|   0|   16|          0|
    |select_ln206_30_reg_2995                     |  16|   0|   16|          0|
    |select_ln206_31_reg_3000                     |  16|   0|   16|          0|
    |select_ln206_3_reg_2860                      |  16|   0|   16|          0|
    |select_ln206_4_reg_2865                      |  16|   0|   16|          0|
    |select_ln206_5_reg_2870                      |  16|   0|   16|          0|
    |select_ln206_6_reg_2875                      |  16|   0|   16|          0|
    |select_ln206_7_reg_2880                      |  16|   0|   16|          0|
    |select_ln206_8_reg_2885                      |  16|   0|   16|          0|
    |select_ln206_9_reg_2890                      |  16|   0|   16|          0|
    |select_ln206_reg_2845                        |  16|   0|   16|          0|
    |sub_ln356_reg_2566                           |  10|   0|   10|          0|
    |trunc_ln189_1_reg_2561                       |  11|   0|   11|          0|
    |zext_ln200_3_reg_2556                        |   8|   0|   20|         12|
    |zext_ln200_reg_2510                          |   7|   0|   11|          4|
    |add_ln184_3_reg_2602                         |  64|  32|   11|          0|
    |col_reg_2596                                 |  64|  32|    7|          0|
    |icmp_ln184_reg_2571                          |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1582|  96| 1425|         16|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|inputs_V_address0          | out |   16|  ap_memory |      inputs_V     |     array    |
|inputs_V_ce0               | out |    1|  ap_memory |      inputs_V     |     array    |
|inputs_V_q0                |  in |   32|  ap_memory |      inputs_V     |     array    |
|weights_0_V_read           |  in |   32|   ap_none  |  weights_0_V_read |    scalar    |
|weights_1_V_read           |  in |   32|   ap_none  |  weights_1_V_read |    scalar    |
|weights_2_V_read           |  in |   32|   ap_none  |  weights_2_V_read |    scalar    |
|weights_3_V_read           |  in |   32|   ap_none  |  weights_3_V_read |    scalar    |
|weights_4_V_read           |  in |   32|   ap_none  |  weights_4_V_read |    scalar    |
|weights_5_V_read           |  in |   32|   ap_none  |  weights_5_V_read |    scalar    |
|weights_6_V_read           |  in |   32|   ap_none  |  weights_6_V_read |    scalar    |
|weights_7_V_read           |  in |   32|   ap_none  |  weights_7_V_read |    scalar    |
|weights_8_V_read           |  in |   32|   ap_none  |  weights_8_V_read |    scalar    |
|weights_9_V_read           |  in |   32|   ap_none  |  weights_9_V_read |    scalar    |
|weights_10_V_read          |  in |   32|   ap_none  | weights_10_V_read |    scalar    |
|weights_11_V_read          |  in |   32|   ap_none  | weights_11_V_read |    scalar    |
|weights_12_V_read          |  in |   32|   ap_none  | weights_12_V_read |    scalar    |
|weights_13_V_read          |  in |   32|   ap_none  | weights_13_V_read |    scalar    |
|weights_14_V_read          |  in |   32|   ap_none  | weights_14_V_read |    scalar    |
|weights_15_V_read          |  in |   32|   ap_none  | weights_15_V_read |    scalar    |
|weights_16_V_read          |  in |   32|   ap_none  | weights_16_V_read |    scalar    |
|weights_17_V_read          |  in |   32|   ap_none  | weights_17_V_read |    scalar    |
|weights_18_V_read          |  in |   32|   ap_none  | weights_18_V_read |    scalar    |
|weights_19_V_read          |  in |   32|   ap_none  | weights_19_V_read |    scalar    |
|weights_20_V_read          |  in |   32|   ap_none  | weights_20_V_read |    scalar    |
|weights_21_V_read          |  in |   32|   ap_none  | weights_21_V_read |    scalar    |
|weights_22_V_read          |  in |   32|   ap_none  | weights_22_V_read |    scalar    |
|weights_23_V_read          |  in |   32|   ap_none  | weights_23_V_read |    scalar    |
|weights_24_V_read          |  in |   32|   ap_none  | weights_24_V_read |    scalar    |
|weights_25_V_read          |  in |   32|   ap_none  | weights_25_V_read |    scalar    |
|weights_26_V_read          |  in |   32|   ap_none  | weights_26_V_read |    scalar    |
|weights_27_V_read          |  in |   32|   ap_none  | weights_27_V_read |    scalar    |
|weights_28_V_read          |  in |   32|   ap_none  | weights_28_V_read |    scalar    |
|weights_29_V_read          |  in |   32|   ap_none  | weights_29_V_read |    scalar    |
|weights_30_V_read          |  in |   32|   ap_none  | weights_30_V_read |    scalar    |
|weights_31_V_read          |  in |   32|   ap_none  | weights_31_V_read |    scalar    |
|c_in                       |  in |    6|   ap_none  |        c_in       |    scalar    |
|H_fmap_out                 |  in |    8|   ap_none  |     H_fmap_out    |    scalar    |
|row_offset                 |  in |    8|   ap_none  |     row_offset    |    scalar    |
|out_buf_start              |  in |   12|   ap_none  |   out_buf_start   |    scalar    |
|out_buf_all_V_0_address0   | out |   11|  ap_memory |  out_buf_all_V_0  |     array    |
|out_buf_all_V_0_ce0        | out |    1|  ap_memory |  out_buf_all_V_0  |     array    |
|out_buf_all_V_0_q0         |  in |   16|  ap_memory |  out_buf_all_V_0  |     array    |
|out_buf_all_V_0_address1   | out |   11|  ap_memory |  out_buf_all_V_0  |     array    |
|out_buf_all_V_0_ce1        | out |    1|  ap_memory |  out_buf_all_V_0  |     array    |
|out_buf_all_V_0_we1        | out |    1|  ap_memory |  out_buf_all_V_0  |     array    |
|out_buf_all_V_0_d1         | out |   16|  ap_memory |  out_buf_all_V_0  |     array    |
|out_buf_all_V_1_address0   | out |   11|  ap_memory |  out_buf_all_V_1  |     array    |
|out_buf_all_V_1_ce0        | out |    1|  ap_memory |  out_buf_all_V_1  |     array    |
|out_buf_all_V_1_q0         |  in |   16|  ap_memory |  out_buf_all_V_1  |     array    |
|out_buf_all_V_1_address1   | out |   11|  ap_memory |  out_buf_all_V_1  |     array    |
|out_buf_all_V_1_ce1        | out |    1|  ap_memory |  out_buf_all_V_1  |     array    |
|out_buf_all_V_1_we1        | out |    1|  ap_memory |  out_buf_all_V_1  |     array    |
|out_buf_all_V_1_d1         | out |   16|  ap_memory |  out_buf_all_V_1  |     array    |
|out_buf_all_V_2_address0   | out |   11|  ap_memory |  out_buf_all_V_2  |     array    |
|out_buf_all_V_2_ce0        | out |    1|  ap_memory |  out_buf_all_V_2  |     array    |
|out_buf_all_V_2_q0         |  in |   16|  ap_memory |  out_buf_all_V_2  |     array    |
|out_buf_all_V_2_address1   | out |   11|  ap_memory |  out_buf_all_V_2  |     array    |
|out_buf_all_V_2_ce1        | out |    1|  ap_memory |  out_buf_all_V_2  |     array    |
|out_buf_all_V_2_we1        | out |    1|  ap_memory |  out_buf_all_V_2  |     array    |
|out_buf_all_V_2_d1         | out |   16|  ap_memory |  out_buf_all_V_2  |     array    |
|out_buf_all_V_3_address0   | out |   11|  ap_memory |  out_buf_all_V_3  |     array    |
|out_buf_all_V_3_ce0        | out |    1|  ap_memory |  out_buf_all_V_3  |     array    |
|out_buf_all_V_3_q0         |  in |   16|  ap_memory |  out_buf_all_V_3  |     array    |
|out_buf_all_V_3_address1   | out |   11|  ap_memory |  out_buf_all_V_3  |     array    |
|out_buf_all_V_3_ce1        | out |    1|  ap_memory |  out_buf_all_V_3  |     array    |
|out_buf_all_V_3_we1        | out |    1|  ap_memory |  out_buf_all_V_3  |     array    |
|out_buf_all_V_3_d1         | out |   16|  ap_memory |  out_buf_all_V_3  |     array    |
|out_buf_all_V_4_address0   | out |   11|  ap_memory |  out_buf_all_V_4  |     array    |
|out_buf_all_V_4_ce0        | out |    1|  ap_memory |  out_buf_all_V_4  |     array    |
|out_buf_all_V_4_q0         |  in |   16|  ap_memory |  out_buf_all_V_4  |     array    |
|out_buf_all_V_4_address1   | out |   11|  ap_memory |  out_buf_all_V_4  |     array    |
|out_buf_all_V_4_ce1        | out |    1|  ap_memory |  out_buf_all_V_4  |     array    |
|out_buf_all_V_4_we1        | out |    1|  ap_memory |  out_buf_all_V_4  |     array    |
|out_buf_all_V_4_d1         | out |   16|  ap_memory |  out_buf_all_V_4  |     array    |
|out_buf_all_V_5_address0   | out |   11|  ap_memory |  out_buf_all_V_5  |     array    |
|out_buf_all_V_5_ce0        | out |    1|  ap_memory |  out_buf_all_V_5  |     array    |
|out_buf_all_V_5_q0         |  in |   16|  ap_memory |  out_buf_all_V_5  |     array    |
|out_buf_all_V_5_address1   | out |   11|  ap_memory |  out_buf_all_V_5  |     array    |
|out_buf_all_V_5_ce1        | out |    1|  ap_memory |  out_buf_all_V_5  |     array    |
|out_buf_all_V_5_we1        | out |    1|  ap_memory |  out_buf_all_V_5  |     array    |
|out_buf_all_V_5_d1         | out |   16|  ap_memory |  out_buf_all_V_5  |     array    |
|out_buf_all_V_6_address0   | out |   11|  ap_memory |  out_buf_all_V_6  |     array    |
|out_buf_all_V_6_ce0        | out |    1|  ap_memory |  out_buf_all_V_6  |     array    |
|out_buf_all_V_6_q0         |  in |   16|  ap_memory |  out_buf_all_V_6  |     array    |
|out_buf_all_V_6_address1   | out |   11|  ap_memory |  out_buf_all_V_6  |     array    |
|out_buf_all_V_6_ce1        | out |    1|  ap_memory |  out_buf_all_V_6  |     array    |
|out_buf_all_V_6_we1        | out |    1|  ap_memory |  out_buf_all_V_6  |     array    |
|out_buf_all_V_6_d1         | out |   16|  ap_memory |  out_buf_all_V_6  |     array    |
|out_buf_all_V_7_address0   | out |   11|  ap_memory |  out_buf_all_V_7  |     array    |
|out_buf_all_V_7_ce0        | out |    1|  ap_memory |  out_buf_all_V_7  |     array    |
|out_buf_all_V_7_q0         |  in |   16|  ap_memory |  out_buf_all_V_7  |     array    |
|out_buf_all_V_7_address1   | out |   11|  ap_memory |  out_buf_all_V_7  |     array    |
|out_buf_all_V_7_ce1        | out |    1|  ap_memory |  out_buf_all_V_7  |     array    |
|out_buf_all_V_7_we1        | out |    1|  ap_memory |  out_buf_all_V_7  |     array    |
|out_buf_all_V_7_d1         | out |   16|  ap_memory |  out_buf_all_V_7  |     array    |
|out_buf_all_V_8_address0   | out |   11|  ap_memory |  out_buf_all_V_8  |     array    |
|out_buf_all_V_8_ce0        | out |    1|  ap_memory |  out_buf_all_V_8  |     array    |
|out_buf_all_V_8_q0         |  in |   16|  ap_memory |  out_buf_all_V_8  |     array    |
|out_buf_all_V_8_address1   | out |   11|  ap_memory |  out_buf_all_V_8  |     array    |
|out_buf_all_V_8_ce1        | out |    1|  ap_memory |  out_buf_all_V_8  |     array    |
|out_buf_all_V_8_we1        | out |    1|  ap_memory |  out_buf_all_V_8  |     array    |
|out_buf_all_V_8_d1         | out |   16|  ap_memory |  out_buf_all_V_8  |     array    |
|out_buf_all_V_9_address0   | out |   11|  ap_memory |  out_buf_all_V_9  |     array    |
|out_buf_all_V_9_ce0        | out |    1|  ap_memory |  out_buf_all_V_9  |     array    |
|out_buf_all_V_9_q0         |  in |   16|  ap_memory |  out_buf_all_V_9  |     array    |
|out_buf_all_V_9_address1   | out |   11|  ap_memory |  out_buf_all_V_9  |     array    |
|out_buf_all_V_9_ce1        | out |    1|  ap_memory |  out_buf_all_V_9  |     array    |
|out_buf_all_V_9_we1        | out |    1|  ap_memory |  out_buf_all_V_9  |     array    |
|out_buf_all_V_9_d1         | out |   16|  ap_memory |  out_buf_all_V_9  |     array    |
|out_buf_all_V_10_address0  | out |   11|  ap_memory |  out_buf_all_V_10 |     array    |
|out_buf_all_V_10_ce0       | out |    1|  ap_memory |  out_buf_all_V_10 |     array    |
|out_buf_all_V_10_q0        |  in |   16|  ap_memory |  out_buf_all_V_10 |     array    |
|out_buf_all_V_10_address1  | out |   11|  ap_memory |  out_buf_all_V_10 |     array    |
|out_buf_all_V_10_ce1       | out |    1|  ap_memory |  out_buf_all_V_10 |     array    |
|out_buf_all_V_10_we1       | out |    1|  ap_memory |  out_buf_all_V_10 |     array    |
|out_buf_all_V_10_d1        | out |   16|  ap_memory |  out_buf_all_V_10 |     array    |
|out_buf_all_V_11_address0  | out |   11|  ap_memory |  out_buf_all_V_11 |     array    |
|out_buf_all_V_11_ce0       | out |    1|  ap_memory |  out_buf_all_V_11 |     array    |
|out_buf_all_V_11_q0        |  in |   16|  ap_memory |  out_buf_all_V_11 |     array    |
|out_buf_all_V_11_address1  | out |   11|  ap_memory |  out_buf_all_V_11 |     array    |
|out_buf_all_V_11_ce1       | out |    1|  ap_memory |  out_buf_all_V_11 |     array    |
|out_buf_all_V_11_we1       | out |    1|  ap_memory |  out_buf_all_V_11 |     array    |
|out_buf_all_V_11_d1        | out |   16|  ap_memory |  out_buf_all_V_11 |     array    |
|out_buf_all_V_12_address0  | out |   11|  ap_memory |  out_buf_all_V_12 |     array    |
|out_buf_all_V_12_ce0       | out |    1|  ap_memory |  out_buf_all_V_12 |     array    |
|out_buf_all_V_12_q0        |  in |   16|  ap_memory |  out_buf_all_V_12 |     array    |
|out_buf_all_V_12_address1  | out |   11|  ap_memory |  out_buf_all_V_12 |     array    |
|out_buf_all_V_12_ce1       | out |    1|  ap_memory |  out_buf_all_V_12 |     array    |
|out_buf_all_V_12_we1       | out |    1|  ap_memory |  out_buf_all_V_12 |     array    |
|out_buf_all_V_12_d1        | out |   16|  ap_memory |  out_buf_all_V_12 |     array    |
|out_buf_all_V_13_address0  | out |   11|  ap_memory |  out_buf_all_V_13 |     array    |
|out_buf_all_V_13_ce0       | out |    1|  ap_memory |  out_buf_all_V_13 |     array    |
|out_buf_all_V_13_q0        |  in |   16|  ap_memory |  out_buf_all_V_13 |     array    |
|out_buf_all_V_13_address1  | out |   11|  ap_memory |  out_buf_all_V_13 |     array    |
|out_buf_all_V_13_ce1       | out |    1|  ap_memory |  out_buf_all_V_13 |     array    |
|out_buf_all_V_13_we1       | out |    1|  ap_memory |  out_buf_all_V_13 |     array    |
|out_buf_all_V_13_d1        | out |   16|  ap_memory |  out_buf_all_V_13 |     array    |
|out_buf_all_V_14_address0  | out |   11|  ap_memory |  out_buf_all_V_14 |     array    |
|out_buf_all_V_14_ce0       | out |    1|  ap_memory |  out_buf_all_V_14 |     array    |
|out_buf_all_V_14_q0        |  in |   16|  ap_memory |  out_buf_all_V_14 |     array    |
|out_buf_all_V_14_address1  | out |   11|  ap_memory |  out_buf_all_V_14 |     array    |
|out_buf_all_V_14_ce1       | out |    1|  ap_memory |  out_buf_all_V_14 |     array    |
|out_buf_all_V_14_we1       | out |    1|  ap_memory |  out_buf_all_V_14 |     array    |
|out_buf_all_V_14_d1        | out |   16|  ap_memory |  out_buf_all_V_14 |     array    |
|out_buf_all_V_15_address0  | out |   11|  ap_memory |  out_buf_all_V_15 |     array    |
|out_buf_all_V_15_ce0       | out |    1|  ap_memory |  out_buf_all_V_15 |     array    |
|out_buf_all_V_15_q0        |  in |   16|  ap_memory |  out_buf_all_V_15 |     array    |
|out_buf_all_V_15_address1  | out |   11|  ap_memory |  out_buf_all_V_15 |     array    |
|out_buf_all_V_15_ce1       | out |    1|  ap_memory |  out_buf_all_V_15 |     array    |
|out_buf_all_V_15_we1       | out |    1|  ap_memory |  out_buf_all_V_15 |     array    |
|out_buf_all_V_15_d1        | out |   16|  ap_memory |  out_buf_all_V_15 |     array    |
|out_buf_all_V_16_address0  | out |   11|  ap_memory |  out_buf_all_V_16 |     array    |
|out_buf_all_V_16_ce0       | out |    1|  ap_memory |  out_buf_all_V_16 |     array    |
|out_buf_all_V_16_q0        |  in |   16|  ap_memory |  out_buf_all_V_16 |     array    |
|out_buf_all_V_16_address1  | out |   11|  ap_memory |  out_buf_all_V_16 |     array    |
|out_buf_all_V_16_ce1       | out |    1|  ap_memory |  out_buf_all_V_16 |     array    |
|out_buf_all_V_16_we1       | out |    1|  ap_memory |  out_buf_all_V_16 |     array    |
|out_buf_all_V_16_d1        | out |   16|  ap_memory |  out_buf_all_V_16 |     array    |
|out_buf_all_V_17_address0  | out |   11|  ap_memory |  out_buf_all_V_17 |     array    |
|out_buf_all_V_17_ce0       | out |    1|  ap_memory |  out_buf_all_V_17 |     array    |
|out_buf_all_V_17_q0        |  in |   16|  ap_memory |  out_buf_all_V_17 |     array    |
|out_buf_all_V_17_address1  | out |   11|  ap_memory |  out_buf_all_V_17 |     array    |
|out_buf_all_V_17_ce1       | out |    1|  ap_memory |  out_buf_all_V_17 |     array    |
|out_buf_all_V_17_we1       | out |    1|  ap_memory |  out_buf_all_V_17 |     array    |
|out_buf_all_V_17_d1        | out |   16|  ap_memory |  out_buf_all_V_17 |     array    |
|out_buf_all_V_18_address0  | out |   11|  ap_memory |  out_buf_all_V_18 |     array    |
|out_buf_all_V_18_ce0       | out |    1|  ap_memory |  out_buf_all_V_18 |     array    |
|out_buf_all_V_18_q0        |  in |   16|  ap_memory |  out_buf_all_V_18 |     array    |
|out_buf_all_V_18_address1  | out |   11|  ap_memory |  out_buf_all_V_18 |     array    |
|out_buf_all_V_18_ce1       | out |    1|  ap_memory |  out_buf_all_V_18 |     array    |
|out_buf_all_V_18_we1       | out |    1|  ap_memory |  out_buf_all_V_18 |     array    |
|out_buf_all_V_18_d1        | out |   16|  ap_memory |  out_buf_all_V_18 |     array    |
|out_buf_all_V_19_address0  | out |   11|  ap_memory |  out_buf_all_V_19 |     array    |
|out_buf_all_V_19_ce0       | out |    1|  ap_memory |  out_buf_all_V_19 |     array    |
|out_buf_all_V_19_q0        |  in |   16|  ap_memory |  out_buf_all_V_19 |     array    |
|out_buf_all_V_19_address1  | out |   11|  ap_memory |  out_buf_all_V_19 |     array    |
|out_buf_all_V_19_ce1       | out |    1|  ap_memory |  out_buf_all_V_19 |     array    |
|out_buf_all_V_19_we1       | out |    1|  ap_memory |  out_buf_all_V_19 |     array    |
|out_buf_all_V_19_d1        | out |   16|  ap_memory |  out_buf_all_V_19 |     array    |
|out_buf_all_V_20_address0  | out |   11|  ap_memory |  out_buf_all_V_20 |     array    |
|out_buf_all_V_20_ce0       | out |    1|  ap_memory |  out_buf_all_V_20 |     array    |
|out_buf_all_V_20_q0        |  in |   16|  ap_memory |  out_buf_all_V_20 |     array    |
|out_buf_all_V_20_address1  | out |   11|  ap_memory |  out_buf_all_V_20 |     array    |
|out_buf_all_V_20_ce1       | out |    1|  ap_memory |  out_buf_all_V_20 |     array    |
|out_buf_all_V_20_we1       | out |    1|  ap_memory |  out_buf_all_V_20 |     array    |
|out_buf_all_V_20_d1        | out |   16|  ap_memory |  out_buf_all_V_20 |     array    |
|out_buf_all_V_21_address0  | out |   11|  ap_memory |  out_buf_all_V_21 |     array    |
|out_buf_all_V_21_ce0       | out |    1|  ap_memory |  out_buf_all_V_21 |     array    |
|out_buf_all_V_21_q0        |  in |   16|  ap_memory |  out_buf_all_V_21 |     array    |
|out_buf_all_V_21_address1  | out |   11|  ap_memory |  out_buf_all_V_21 |     array    |
|out_buf_all_V_21_ce1       | out |    1|  ap_memory |  out_buf_all_V_21 |     array    |
|out_buf_all_V_21_we1       | out |    1|  ap_memory |  out_buf_all_V_21 |     array    |
|out_buf_all_V_21_d1        | out |   16|  ap_memory |  out_buf_all_V_21 |     array    |
|out_buf_all_V_22_address0  | out |   11|  ap_memory |  out_buf_all_V_22 |     array    |
|out_buf_all_V_22_ce0       | out |    1|  ap_memory |  out_buf_all_V_22 |     array    |
|out_buf_all_V_22_q0        |  in |   16|  ap_memory |  out_buf_all_V_22 |     array    |
|out_buf_all_V_22_address1  | out |   11|  ap_memory |  out_buf_all_V_22 |     array    |
|out_buf_all_V_22_ce1       | out |    1|  ap_memory |  out_buf_all_V_22 |     array    |
|out_buf_all_V_22_we1       | out |    1|  ap_memory |  out_buf_all_V_22 |     array    |
|out_buf_all_V_22_d1        | out |   16|  ap_memory |  out_buf_all_V_22 |     array    |
|out_buf_all_V_23_address0  | out |   11|  ap_memory |  out_buf_all_V_23 |     array    |
|out_buf_all_V_23_ce0       | out |    1|  ap_memory |  out_buf_all_V_23 |     array    |
|out_buf_all_V_23_q0        |  in |   16|  ap_memory |  out_buf_all_V_23 |     array    |
|out_buf_all_V_23_address1  | out |   11|  ap_memory |  out_buf_all_V_23 |     array    |
|out_buf_all_V_23_ce1       | out |    1|  ap_memory |  out_buf_all_V_23 |     array    |
|out_buf_all_V_23_we1       | out |    1|  ap_memory |  out_buf_all_V_23 |     array    |
|out_buf_all_V_23_d1        | out |   16|  ap_memory |  out_buf_all_V_23 |     array    |
|out_buf_all_V_24_address0  | out |   11|  ap_memory |  out_buf_all_V_24 |     array    |
|out_buf_all_V_24_ce0       | out |    1|  ap_memory |  out_buf_all_V_24 |     array    |
|out_buf_all_V_24_q0        |  in |   16|  ap_memory |  out_buf_all_V_24 |     array    |
|out_buf_all_V_24_address1  | out |   11|  ap_memory |  out_buf_all_V_24 |     array    |
|out_buf_all_V_24_ce1       | out |    1|  ap_memory |  out_buf_all_V_24 |     array    |
|out_buf_all_V_24_we1       | out |    1|  ap_memory |  out_buf_all_V_24 |     array    |
|out_buf_all_V_24_d1        | out |   16|  ap_memory |  out_buf_all_V_24 |     array    |
|out_buf_all_V_25_address0  | out |   11|  ap_memory |  out_buf_all_V_25 |     array    |
|out_buf_all_V_25_ce0       | out |    1|  ap_memory |  out_buf_all_V_25 |     array    |
|out_buf_all_V_25_q0        |  in |   16|  ap_memory |  out_buf_all_V_25 |     array    |
|out_buf_all_V_25_address1  | out |   11|  ap_memory |  out_buf_all_V_25 |     array    |
|out_buf_all_V_25_ce1       | out |    1|  ap_memory |  out_buf_all_V_25 |     array    |
|out_buf_all_V_25_we1       | out |    1|  ap_memory |  out_buf_all_V_25 |     array    |
|out_buf_all_V_25_d1        | out |   16|  ap_memory |  out_buf_all_V_25 |     array    |
|out_buf_all_V_26_address0  | out |   11|  ap_memory |  out_buf_all_V_26 |     array    |
|out_buf_all_V_26_ce0       | out |    1|  ap_memory |  out_buf_all_V_26 |     array    |
|out_buf_all_V_26_q0        |  in |   16|  ap_memory |  out_buf_all_V_26 |     array    |
|out_buf_all_V_26_address1  | out |   11|  ap_memory |  out_buf_all_V_26 |     array    |
|out_buf_all_V_26_ce1       | out |    1|  ap_memory |  out_buf_all_V_26 |     array    |
|out_buf_all_V_26_we1       | out |    1|  ap_memory |  out_buf_all_V_26 |     array    |
|out_buf_all_V_26_d1        | out |   16|  ap_memory |  out_buf_all_V_26 |     array    |
|out_buf_all_V_27_address0  | out |   11|  ap_memory |  out_buf_all_V_27 |     array    |
|out_buf_all_V_27_ce0       | out |    1|  ap_memory |  out_buf_all_V_27 |     array    |
|out_buf_all_V_27_q0        |  in |   16|  ap_memory |  out_buf_all_V_27 |     array    |
|out_buf_all_V_27_address1  | out |   11|  ap_memory |  out_buf_all_V_27 |     array    |
|out_buf_all_V_27_ce1       | out |    1|  ap_memory |  out_buf_all_V_27 |     array    |
|out_buf_all_V_27_we1       | out |    1|  ap_memory |  out_buf_all_V_27 |     array    |
|out_buf_all_V_27_d1        | out |   16|  ap_memory |  out_buf_all_V_27 |     array    |
|out_buf_all_V_28_address0  | out |   11|  ap_memory |  out_buf_all_V_28 |     array    |
|out_buf_all_V_28_ce0       | out |    1|  ap_memory |  out_buf_all_V_28 |     array    |
|out_buf_all_V_28_q0        |  in |   16|  ap_memory |  out_buf_all_V_28 |     array    |
|out_buf_all_V_28_address1  | out |   11|  ap_memory |  out_buf_all_V_28 |     array    |
|out_buf_all_V_28_ce1       | out |    1|  ap_memory |  out_buf_all_V_28 |     array    |
|out_buf_all_V_28_we1       | out |    1|  ap_memory |  out_buf_all_V_28 |     array    |
|out_buf_all_V_28_d1        | out |   16|  ap_memory |  out_buf_all_V_28 |     array    |
|out_buf_all_V_29_address0  | out |   11|  ap_memory |  out_buf_all_V_29 |     array    |
|out_buf_all_V_29_ce0       | out |    1|  ap_memory |  out_buf_all_V_29 |     array    |
|out_buf_all_V_29_q0        |  in |   16|  ap_memory |  out_buf_all_V_29 |     array    |
|out_buf_all_V_29_address1  | out |   11|  ap_memory |  out_buf_all_V_29 |     array    |
|out_buf_all_V_29_ce1       | out |    1|  ap_memory |  out_buf_all_V_29 |     array    |
|out_buf_all_V_29_we1       | out |    1|  ap_memory |  out_buf_all_V_29 |     array    |
|out_buf_all_V_29_d1        | out |   16|  ap_memory |  out_buf_all_V_29 |     array    |
|out_buf_all_V_30_address0  | out |   11|  ap_memory |  out_buf_all_V_30 |     array    |
|out_buf_all_V_30_ce0       | out |    1|  ap_memory |  out_buf_all_V_30 |     array    |
|out_buf_all_V_30_q0        |  in |   16|  ap_memory |  out_buf_all_V_30 |     array    |
|out_buf_all_V_30_address1  | out |   11|  ap_memory |  out_buf_all_V_30 |     array    |
|out_buf_all_V_30_ce1       | out |    1|  ap_memory |  out_buf_all_V_30 |     array    |
|out_buf_all_V_30_we1       | out |    1|  ap_memory |  out_buf_all_V_30 |     array    |
|out_buf_all_V_30_d1        | out |   16|  ap_memory |  out_buf_all_V_30 |     array    |
|out_buf_all_V_31_address0  | out |   11|  ap_memory |  out_buf_all_V_31 |     array    |
|out_buf_all_V_31_ce0       | out |    1|  ap_memory |  out_buf_all_V_31 |     array    |
|out_buf_all_V_31_q0        |  in |   16|  ap_memory |  out_buf_all_V_31 |     array    |
|out_buf_all_V_31_address1  | out |   11|  ap_memory |  out_buf_all_V_31 |     array    |
|out_buf_all_V_31_ce1       | out |    1|  ap_memory |  out_buf_all_V_31 |     array    |
|out_buf_all_V_31_we1       | out |    1|  ap_memory |  out_buf_all_V_31 |     array    |
|out_buf_all_V_31_d1        | out |   16|  ap_memory |  out_buf_all_V_31 |     array    |
+---------------------------+-----+-----+------------+-------------------+--------------+

