{
  "module_name": "Kconfig",
  "hash_id": "cd66997e0fbc165a596cb5a041b7048dfcc96bf88da8cf8d3eef1b5250f41a05",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\n\nmenuconfig CRYPTO_HW\n\tbool \"Hardware crypto devices\"\n\tdefault y\n\thelp\n\t  Say Y here to get to see options for hardware crypto devices and\n\t  processors. This option alone does not add any kernel code.\n\n\t  If you say N, all options in this submenu will be skipped and disabled.\n\nif CRYPTO_HW\n\nsource \"drivers/crypto/allwinner/Kconfig\"\n\nconfig CRYPTO_DEV_PADLOCK\n\ttristate \"Support for VIA PadLock ACE\"\n\tdepends on X86 && !UML\n\thelp\n\t  Some VIA processors come with an integrated crypto engine\n\t  (so called VIA PadLock ACE, Advanced Cryptography Engine)\n\t  that provides instructions for very fast cryptographic\n\t  operations with supported algorithms.\n\t  \n\t  The instructions are used only when the CPU supports them.\n\t  Otherwise software encryption is used.\n\nconfig CRYPTO_DEV_PADLOCK_AES\n\ttristate \"PadLock driver for AES algorithm\"\n\tdepends on CRYPTO_DEV_PADLOCK\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_LIB_AES\n\thelp\n\t  Use VIA PadLock for AES algorithm.\n\n\t  Available in VIA C3 and newer CPUs.\n\n\t  If unsure say M. The compiled module will be\n\t  called padlock-aes.\n\nconfig CRYPTO_DEV_PADLOCK_SHA\n\ttristate \"PadLock driver for SHA1 and SHA256 algorithms\"\n\tdepends on CRYPTO_DEV_PADLOCK\n\tselect CRYPTO_HASH\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_SHA256\n\thelp\n\t  Use VIA PadLock for SHA1/SHA256 algorithms.\n\n\t  Available in VIA C7 and newer processors.\n\n\t  If unsure say M. The compiled module will be\n\t  called padlock-sha.\n\nconfig CRYPTO_DEV_GEODE\n\ttristate \"Support for the Geode LX AES engine\"\n\tdepends on X86_32 && PCI\n\tselect CRYPTO_ALGAPI\n\tselect CRYPTO_SKCIPHER\n\thelp\n\t  Say 'Y' here to use the AMD Geode LX processor on-board AES\n\t  engine for the CryptoAPI AES algorithm.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called geode-aes.\n\nconfig ZCRYPT\n\ttristate \"Support for s390 cryptographic adapters\"\n\tdepends on S390\n\tselect HW_RANDOM\n\thelp\n\t  Select this option if you want to enable support for\n\t  s390 cryptographic adapters like Crypto Express 4 up\n\t  to 8 in Coprocessor (CEXxC), EP11 Coprocessor (CEXxP)\n\t  or Accelerator (CEXxA) mode.\n\nconfig ZCRYPT_DEBUG\n\tbool \"Enable debug features for s390 cryptographic adapters\"\n\tdefault n\n\tdepends on DEBUG_KERNEL\n\tdepends on ZCRYPT\n\thelp\n\t  Say 'Y' here to enable some additional debug features on the\n\t  s390 cryptographic adapters driver.\n\n\t  There will be some more sysfs attributes displayed for ap cards\n\t  and queues and some flags on crypto requests are interpreted as\n\t  debugging messages to force error injection.\n\n\t  Do not enable on production level kernel build.\n\n\t  If unsure, say N.\n\nconfig PKEY\n\ttristate \"Kernel API for protected key handling\"\n\tdepends on S390\n\tdepends on ZCRYPT\n\thelp\n\t  With this option enabled the pkey kernel module provides an API\n\t  for creation and handling of protected keys. Other parts of the\n\t  kernel or userspace applications may use these functions.\n\n\t  Select this option if you want to enable the kernel and userspace\n\t  API for proteced key handling.\n\n\t  Please note that creation of protected keys from secure keys\n\t  requires to have at least one CEX card in coprocessor mode\n\t  available at runtime.\n\nconfig CRYPTO_PAES_S390\n\ttristate \"PAES cipher algorithms\"\n\tdepends on S390\n\tdepends on ZCRYPT\n\tdepends on PKEY\n\tselect CRYPTO_ALGAPI\n\tselect CRYPTO_SKCIPHER\n\thelp\n\t  This is the s390 hardware accelerated implementation of the\n\t  AES cipher algorithms for use with protected key.\n\n\t  Select this option if you want to use the paes cipher\n\t  for example to use protected key encrypted devices.\n\nconfig S390_PRNG\n\ttristate \"Pseudo random number generator device driver\"\n\tdepends on S390\n\tdefault \"m\"\n\thelp\n\t  Select this option if you want to use the s390 pseudo random number\n\t  generator. The PRNG is part of the cryptographic processor functions\n\t  and uses triple-DES to generate secure random numbers like the\n\t  ANSI X9.17 standard. User-space programs access the\n\t  pseudo-random-number device through the char device /dev/prandom.\n\n\t  It is available as of z9.\n\nconfig CRYPTO_DEV_NIAGARA2\n\ttristate \"Niagara2 Stream Processing Unit driver\"\n\tselect CRYPTO_LIB_DES\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_HASH\n\tselect CRYPTO_MD5\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_SHA256\n\tdepends on SPARC64\n\thelp\n\t  Each core of a Niagara2 processor contains a Stream\n\t  Processing Unit, which itself contains several cryptographic\n\t  sub-units.  One set provides the Modular Arithmetic Unit,\n\t  used for SSL offload.  The other set provides the Cipher\n\t  Group, which can perform encryption, decryption, hashing,\n\t  checksumming, and raw copies.\n\nconfig CRYPTO_DEV_SL3516\n\ttristate \"Storlink SL3516 crypto offloader\"\n\tdepends on ARCH_GEMINI || COMPILE_TEST\n\tdepends on HAS_IOMEM && PM\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_ENGINE\n\tselect CRYPTO_ECB\n\tselect CRYPTO_AES\n\tselect HW_RANDOM\n\thelp\n\t  This option allows you to have support for SL3516 crypto offloader.\n\nconfig CRYPTO_DEV_SL3516_DEBUG\n\tbool \"Enable SL3516 stats\"\n\tdepends on CRYPTO_DEV_SL3516\n\tdepends on DEBUG_FS\n\thelp\n\t  Say y to enable SL3516 debug stats.\n\t  This will create /sys/kernel/debug/sl3516/stats for displaying\n\t  the number of requests per algorithm and other internal stats.\n\nconfig CRYPTO_DEV_HIFN_795X\n\ttristate \"Driver HIFN 795x crypto accelerator chips\"\n\tselect CRYPTO_LIB_DES\n\tselect CRYPTO_SKCIPHER\n\tselect HW_RANDOM if CRYPTO_DEV_HIFN_795X_RNG\n\tdepends on PCI\n\tdepends on !ARCH_DMA_ADDR_T_64BIT\n\thelp\n\t  This option allows you to have support for HIFN 795x crypto adapters.\n\nconfig CRYPTO_DEV_HIFN_795X_RNG\n\tbool \"HIFN 795x random number generator\"\n\tdepends on CRYPTO_DEV_HIFN_795X\n\thelp\n\t  Select this option if you want to enable the random number generator\n\t  on the HIFN 795x crypto adapters.\n\nsource \"drivers/crypto/caam/Kconfig\"\n\nconfig CRYPTO_DEV_TALITOS\n\ttristate \"Talitos Freescale Security Engine (SEC)\"\n\tselect CRYPTO_AEAD\n\tselect CRYPTO_AUTHENC\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_HASH\n\tselect CRYPTO_LIB_DES\n\tselect HW_RANDOM\n\tdepends on FSL_SOC\n\thelp\n\t  Say 'Y' here to use the Freescale Security Engine (SEC)\n\t  to offload cryptographic algorithm computation.\n\n\t  The Freescale SEC is present on PowerQUICC 'E' processors, such\n\t  as the MPC8349E and MPC8548E.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called talitos.\n\nconfig CRYPTO_DEV_TALITOS1\n\tbool \"SEC1 (SEC 1.0 and SEC Lite 1.2)\"\n\tdepends on CRYPTO_DEV_TALITOS\n\tdepends on PPC_8xx || PPC_82xx\n\tdefault y\n\thelp\n\t  Say 'Y' here to use the Freescale Security Engine (SEC) version 1.0\n\t  found on MPC82xx or the Freescale Security Engine (SEC Lite)\n\t  version 1.2 found on MPC8xx\n\nconfig CRYPTO_DEV_TALITOS2\n\tbool \"SEC2+ (SEC version 2.0 or upper)\"\n\tdepends on CRYPTO_DEV_TALITOS\n\tdefault y if !PPC_8xx\n\thelp\n\t  Say 'Y' here to use the Freescale Security Engine (SEC)\n\t  version 2 and following as found on MPC83xx, MPC85xx, etc ...\n\nconfig CRYPTO_DEV_PPC4XX\n\ttristate \"Driver AMCC PPC4xx crypto accelerator\"\n\tdepends on PPC && 4xx\n\tselect CRYPTO_HASH\n\tselect CRYPTO_AEAD\n\tselect CRYPTO_AES\n\tselect CRYPTO_LIB_AES\n\tselect CRYPTO_CCM\n\tselect CRYPTO_CTR\n\tselect CRYPTO_GCM\n\tselect CRYPTO_SKCIPHER\n\thelp\n\t  This option allows you to have support for AMCC crypto acceleration.\n\nconfig HW_RANDOM_PPC4XX\n\tbool \"PowerPC 4xx generic true random number generator support\"\n\tdepends on CRYPTO_DEV_PPC4XX && HW_RANDOM=y\n\tdefault y\n\thelp\n\t This option provides the kernel-side support for the TRNG hardware\n\t found in the security function of some PowerPC 4xx SoCs.\n\nconfig CRYPTO_DEV_OMAP\n\ttristate \"Support for OMAP crypto HW accelerators\"\n\tdepends on ARCH_OMAP2PLUS\n\thelp\n\t  OMAP processors have various crypto HW accelerators. Select this if\n\t  you want to use the OMAP modules for any of the crypto algorithms.\n\nif CRYPTO_DEV_OMAP\n\nconfig CRYPTO_DEV_OMAP_SHAM\n\ttristate \"Support for OMAP MD5/SHA1/SHA2 hw accelerator\"\n\tdepends on ARCH_OMAP2PLUS\n\tselect CRYPTO_ENGINE\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_MD5\n\tselect CRYPTO_SHA256\n\tselect CRYPTO_SHA512\n\tselect CRYPTO_HMAC\n\thelp\n\t  OMAP processors have MD5/SHA1/SHA2 hw accelerator. Select this if you\n\t  want to use the OMAP module for MD5/SHA1/SHA2 algorithms.\n\nconfig CRYPTO_DEV_OMAP_AES\n\ttristate \"Support for OMAP AES hw engine\"\n\tdepends on ARCH_OMAP2 || ARCH_OMAP3 || ARCH_OMAP2PLUS\n\tselect CRYPTO_AES\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_ENGINE\n\tselect CRYPTO_CBC\n\tselect CRYPTO_ECB\n\tselect CRYPTO_CTR\n\tselect CRYPTO_AEAD\n\thelp\n\t  OMAP processors have AES module accelerator. Select this if you\n\t  want to use the OMAP module for AES algorithms.\n\nconfig CRYPTO_DEV_OMAP_DES\n\ttristate \"Support for OMAP DES/3DES hw engine\"\n\tdepends on ARCH_OMAP2PLUS\n\tselect CRYPTO_LIB_DES\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_ENGINE\n\thelp\n\t  OMAP processors have DES/3DES module accelerator. Select this if you\n\t  want to use the OMAP module for DES and 3DES algorithms. Currently\n\t  the ECB and CBC modes of operation are supported by the driver. Also\n\t  accesses made on unaligned boundaries are supported.\n\nendif # CRYPTO_DEV_OMAP\n\nconfig CRYPTO_DEV_SAHARA\n\ttristate \"Support for SAHARA crypto accelerator\"\n\tdepends on ARCH_MXC && OF\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_AES\n\tselect CRYPTO_ECB\n\thelp\n\t  This option enables support for the SAHARA HW crypto accelerator\n\t  found in some Freescale i.MX chips.\n\nconfig CRYPTO_DEV_EXYNOS_RNG\n\ttristate \"Exynos HW pseudo random number generator support\"\n\tdepends on ARCH_EXYNOS || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect CRYPTO_RNG\n\thelp\n\t  This driver provides kernel-side support through the\n\t  cryptographic API for the pseudo random number generator hardware\n\t  found on Exynos SoCs.\n\n\t  To compile this driver as a module, choose M here: the\n\t  module will be called exynos-rng.\n\n\t  If unsure, say Y.\n\nconfig CRYPTO_DEV_S5P\n\ttristate \"Support for Samsung S5PV210/Exynos crypto accelerator\"\n\tdepends on ARCH_S5PV210 || ARCH_EXYNOS || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect CRYPTO_AES\n\tselect CRYPTO_SKCIPHER\n\thelp\n\t  This option allows you to have support for S5P crypto acceleration.\n\t  Select this to offload Samsung S5PV210 or S5PC110, Exynos from AES\n\t  algorithms execution.\n\nconfig CRYPTO_DEV_EXYNOS_HASH\n\tbool \"Support for Samsung Exynos HASH accelerator\"\n\tdepends on CRYPTO_DEV_S5P\n\tdepends on !CRYPTO_DEV_EXYNOS_RNG && CRYPTO_DEV_EXYNOS_RNG!=m\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_MD5\n\tselect CRYPTO_SHA256\n\thelp\n\t  Select this to offload Exynos from HASH MD5/SHA1/SHA256.\n\t  This will select software SHA1, MD5 and SHA256 as they are\n\t  needed for small and zero-size messages.\n\t  HASH algorithms will be disabled if EXYNOS_RNG\n\t  is enabled due to hw conflict.\n\nconfig CRYPTO_DEV_NX\n\tbool \"Support for IBM PowerPC Nest (NX) cryptographic acceleration\"\n\tdepends on PPC64\n\thelp\n\t  This enables support for the NX hardware cryptographic accelerator\n\t  coprocessor that is in IBM PowerPC P7+ or later processors.  This\n\t  does not actually enable any drivers, it only allows you to select\n\t  which acceleration type (encryption and/or compression) to enable.\n\nif CRYPTO_DEV_NX\n\tsource \"drivers/crypto/nx/Kconfig\"\nendif\n\nconfig CRYPTO_DEV_ATMEL_AUTHENC\n\tbool \"Support for Atmel IPSEC/SSL hw accelerator\"\n\tdepends on ARCH_AT91 || COMPILE_TEST\n\tdepends on CRYPTO_DEV_ATMEL_AES\n\thelp\n\t  Some Atmel processors can combine the AES and SHA hw accelerators\n\t  to enhance support of IPSEC/SSL.\n\t  Select this if you want to use the Atmel modules for\n\t  authenc(hmac(shaX),Y(cbc)) algorithms.\n\nconfig CRYPTO_DEV_ATMEL_AES\n\ttristate \"Support for Atmel AES hw accelerator\"\n\tdepends on ARCH_AT91 || COMPILE_TEST\n\tselect CRYPTO_AES\n\tselect CRYPTO_AEAD\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_AUTHENC if CRYPTO_DEV_ATMEL_AUTHENC\n\tselect CRYPTO_DEV_ATMEL_SHA if CRYPTO_DEV_ATMEL_AUTHENC\n\thelp\n\t  Some Atmel processors have AES hw accelerator.\n\t  Select this if you want to use the Atmel module for\n\t  AES algorithms.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called atmel-aes.\n\nconfig CRYPTO_DEV_ATMEL_TDES\n\ttristate \"Support for Atmel DES/TDES hw accelerator\"\n\tdepends on ARCH_AT91 || COMPILE_TEST\n\tselect CRYPTO_LIB_DES\n\tselect CRYPTO_SKCIPHER\n\thelp\n\t  Some Atmel processors have DES/TDES hw accelerator.\n\t  Select this if you want to use the Atmel module for\n\t  DES/TDES algorithms.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called atmel-tdes.\n\nconfig CRYPTO_DEV_ATMEL_SHA\n\ttristate \"Support for Atmel SHA hw accelerator\"\n\tdepends on ARCH_AT91 || COMPILE_TEST\n\tselect CRYPTO_HASH\n\thelp\n\t  Some Atmel processors have SHA1/SHA224/SHA256/SHA384/SHA512\n\t  hw accelerator.\n\t  Select this if you want to use the Atmel module for\n\t  SHA1/SHA224/SHA256/SHA384/SHA512 algorithms.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called atmel-sha.\n\nconfig CRYPTO_DEV_ATMEL_I2C\n\ttristate\n\tselect BITREVERSE\n\nconfig CRYPTO_DEV_ATMEL_ECC\n\ttristate \"Support for Microchip / Atmel ECC hw accelerator\"\n\tdepends on I2C\n\tselect CRYPTO_DEV_ATMEL_I2C\n\tselect CRYPTO_ECDH\n\tselect CRC16\n\thelp\n\t  Microhip / Atmel ECC hw accelerator.\n\t  Select this if you want to use the Microchip / Atmel module for\n\t  ECDH algorithm.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called atmel-ecc.\n\nconfig CRYPTO_DEV_ATMEL_SHA204A\n\ttristate \"Support for Microchip / Atmel SHA accelerator and RNG\"\n\tdepends on I2C\n\tselect CRYPTO_DEV_ATMEL_I2C\n\tselect HW_RANDOM\n\tselect CRC16\n\thelp\n\t  Microhip / Atmel SHA accelerator and RNG.\n\t  Select this if you want to use the Microchip / Atmel SHA204A\n\t  module as a random number generator. (Other functions of the\n\t  chip are currently not exposed by this driver)\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called atmel-sha204a.\n\nconfig CRYPTO_DEV_CCP\n\tbool \"Support for AMD Secure Processor\"\n\tdepends on ((X86 && PCI) || (ARM64 && (OF_ADDRESS || ACPI))) && HAS_IOMEM\n\thelp\n\t  The AMD Secure Processor provides support for the Cryptographic Coprocessor\n\t  (CCP) and the Platform Security Processor (PSP) devices.\n\nif CRYPTO_DEV_CCP\n\tsource \"drivers/crypto/ccp/Kconfig\"\nendif\n\nconfig CRYPTO_DEV_MXS_DCP\n\ttristate \"Support for Freescale MXS DCP\"\n\tdepends on (ARCH_MXS || ARCH_MXC)\n\tselect STMP_DEVICE\n\tselect CRYPTO_CBC\n\tselect CRYPTO_ECB\n\tselect CRYPTO_AES\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_HASH\n\thelp\n\t  The Freescale i.MX23/i.MX28 has SHA1/SHA256 and AES128 CBC/ECB\n\t  co-processor on the die.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called mxs-dcp.\n\nsource \"drivers/crypto/cavium/cpt/Kconfig\"\nsource \"drivers/crypto/cavium/nitrox/Kconfig\"\nsource \"drivers/crypto/marvell/Kconfig\"\nsource \"drivers/crypto/intel/Kconfig\"\n\nconfig CRYPTO_DEV_CAVIUM_ZIP\n\ttristate \"Cavium ZIP driver\"\n\tdepends on PCI && 64BIT && (ARM64 || COMPILE_TEST)\n\thelp\n\t  Select this option if you want to enable compression/decompression\n\t  acceleration on Cavium's ARM based SoCs\n\nconfig CRYPTO_DEV_QCE\n\ttristate \"Qualcomm crypto engine accelerator\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  This driver supports Qualcomm crypto engine accelerator\n\t  hardware. To compile this driver as a module, choose M here. The\n\t  module will be called qcrypto.\n\nconfig CRYPTO_DEV_QCE_SKCIPHER\n\tbool\n\tdepends on CRYPTO_DEV_QCE\n\tselect CRYPTO_AES\n\tselect CRYPTO_LIB_DES\n\tselect CRYPTO_ECB\n\tselect CRYPTO_CBC\n\tselect CRYPTO_XTS\n\tselect CRYPTO_CTR\n\tselect CRYPTO_SKCIPHER\n\nconfig CRYPTO_DEV_QCE_SHA\n\tbool\n\tdepends on CRYPTO_DEV_QCE\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_SHA256\n\nconfig CRYPTO_DEV_QCE_AEAD\n\tbool\n\tdepends on CRYPTO_DEV_QCE\n\tselect CRYPTO_AUTHENC\n\tselect CRYPTO_LIB_DES\n\nchoice\n\tprompt \"Algorithms enabled for QCE acceleration\"\n\tdefault CRYPTO_DEV_QCE_ENABLE_ALL\n\tdepends on CRYPTO_DEV_QCE\n\thelp\n\t  This option allows to choose whether to build support for all algorithms\n\t  (default), hashes-only, or skciphers-only.\n\n\t  The QCE engine does not appear to scale as well as the CPU to handle\n\t  multiple crypto requests.  While the ipq40xx chips have 4-core CPUs, the\n\t  QCE handles only 2 requests in parallel.\n\n\t  Ipsec throughput seems to improve when disabling either family of\n\t  algorithms, sharing the load with the CPU.  Enabling skciphers-only\n\t  appears to work best.\n\n\tconfig CRYPTO_DEV_QCE_ENABLE_ALL\n\t\tbool \"All supported algorithms\"\n\t\tselect CRYPTO_DEV_QCE_SKCIPHER\n\t\tselect CRYPTO_DEV_QCE_SHA\n\t\tselect CRYPTO_DEV_QCE_AEAD\n\t\thelp\n\t\t  Enable all supported algorithms:\n\t\t\t- AES (CBC, CTR, ECB, XTS)\n\t\t\t- 3DES (CBC, ECB)\n\t\t\t- DES (CBC, ECB)\n\t\t\t- SHA1, HMAC-SHA1\n\t\t\t- SHA256, HMAC-SHA256\n\n\tconfig CRYPTO_DEV_QCE_ENABLE_SKCIPHER\n\t\tbool \"Symmetric-key ciphers only\"\n\t\tselect CRYPTO_DEV_QCE_SKCIPHER\n\t\thelp\n\t\t  Enable symmetric-key ciphers only:\n\t\t\t- AES (CBC, CTR, ECB, XTS)\n\t\t\t- 3DES (ECB, CBC)\n\t\t\t- DES (ECB, CBC)\n\n\tconfig CRYPTO_DEV_QCE_ENABLE_SHA\n\t\tbool \"Hash/HMAC only\"\n\t\tselect CRYPTO_DEV_QCE_SHA\n\t\thelp\n\t\t  Enable hashes/HMAC algorithms only:\n\t\t\t- SHA1, HMAC-SHA1\n\t\t\t- SHA256, HMAC-SHA256\n\n\tconfig CRYPTO_DEV_QCE_ENABLE_AEAD\n\t\tbool \"AEAD algorithms only\"\n\t\tselect CRYPTO_DEV_QCE_AEAD\n\t\thelp\n\t\t  Enable AEAD algorithms only:\n\t\t\t- authenc()\n\t\t\t- ccm(aes)\n\t\t\t- rfc4309(ccm(aes))\nendchoice\n\nconfig CRYPTO_DEV_QCE_SW_MAX_LEN\n\tint \"Default maximum request size to use software for AES\"\n\tdepends on CRYPTO_DEV_QCE && CRYPTO_DEV_QCE_SKCIPHER\n\tdefault 512\n\thelp\n\t  This sets the default maximum request size to perform AES requests\n\t  using software instead of the crypto engine.  It can be changed by\n\t  setting the aes_sw_max_len parameter.\n\n\t  Small blocks are processed faster in software than hardware.\n\t  Considering the 256-bit ciphers, software is 2-3 times faster than\n\t  qce at 256-bytes, 30% faster at 512, and about even at 768-bytes.\n\t  With 128-bit keys, the break-even point would be around 1024-bytes.\n\n\t  The default is set a little lower, to 512 bytes, to balance the\n\t  cost in CPU usage.  The minimum recommended setting is 16-bytes\n\t  (1 AES block), since AES-GCM will fail if you set it lower.\n\t  Setting this to zero will send all requests to the hardware.\n\n\t  Note that 192-bit keys are not supported by the hardware and are\n\t  always processed by the software fallback, and all DES requests\n\t  are done by the hardware.\n\nconfig CRYPTO_DEV_QCOM_RNG\n\ttristate \"Qualcomm Random Number Generator Driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tselect CRYPTO_RNG\n\thelp\n\t  This driver provides support for the Random Number\n\t  Generator hardware found on Qualcomm SoCs.\n\n\t  To compile this driver as a module, choose M here. The\n\t  module will be called qcom-rng. If unsure, say N.\n\nconfig CRYPTO_DEV_VMX\n\tbool \"Support for VMX cryptographic acceleration instructions\"\n\tdepends on PPC64 && VSX\n\thelp\n\t  Support for VMX cryptographic acceleration instructions.\n\nsource \"drivers/crypto/vmx/Kconfig\"\n\nconfig CRYPTO_DEV_IMGTEC_HASH\n\ttristate \"Imagination Technologies hardware hash accelerator\"\n\tdepends on MIPS || COMPILE_TEST\n\tselect CRYPTO_MD5\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_SHA256\n\tselect CRYPTO_HASH\n\thelp\n\t  This driver interfaces with the Imagination Technologies\n\t  hardware hash accelerator. Supporting MD5/SHA1/SHA224/SHA256\n\t  hashing algorithms.\n\nconfig CRYPTO_DEV_ROCKCHIP\n\ttristate \"Rockchip's Cryptographic Engine driver\"\n\tdepends on OF && ARCH_ROCKCHIP\n\tdepends on PM\n\tselect CRYPTO_ECB\n\tselect CRYPTO_CBC\n\tselect CRYPTO_DES\n\tselect CRYPTO_AES\n\tselect CRYPTO_ENGINE\n\tselect CRYPTO_LIB_DES\n\tselect CRYPTO_MD5\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_SHA256\n\tselect CRYPTO_HASH\n\tselect CRYPTO_SKCIPHER\n\n\thelp\n\t  This driver interfaces with the hardware crypto accelerator.\n\t  Supporting cbc/ecb chainmode, and aes/des/des3_ede cipher mode.\n\nconfig CRYPTO_DEV_ROCKCHIP_DEBUG\n\tbool \"Enable Rockchip crypto stats\"\n\tdepends on CRYPTO_DEV_ROCKCHIP\n\tdepends on DEBUG_FS\n\thelp\n\t  Say y to enable Rockchip crypto debug stats.\n\t  This will create /sys/kernel/debug/rk3288_crypto/stats for displaying\n\t  the number of requests per algorithm and other internal stats.\n\n\nconfig CRYPTO_DEV_ZYNQMP_AES\n\ttristate \"Support for Xilinx ZynqMP AES hw accelerator\"\n\tdepends on ZYNQMP_FIRMWARE || COMPILE_TEST\n\tselect CRYPTO_AES\n\tselect CRYPTO_ENGINE\n\tselect CRYPTO_AEAD\n\thelp\n\t  Xilinx ZynqMP has AES-GCM engine used for symmetric key\n\t  encryption and decryption. This driver interfaces with AES hw\n\t  accelerator. Select this if you want to use the ZynqMP module\n\t  for AES algorithms.\n\nconfig CRYPTO_DEV_ZYNQMP_SHA3\n\ttristate \"Support for Xilinx ZynqMP SHA3 hardware accelerator\"\n\tdepends on ZYNQMP_FIRMWARE || COMPILE_TEST\n\tselect CRYPTO_SHA3\n\thelp\n\t  Xilinx ZynqMP has SHA3 engine used for secure hash calculation.\n\t  This driver interfaces with SHA3 hardware engine.\n\t  Select this if you want to use the ZynqMP module\n\t  for SHA3 hash computation.\n\nsource \"drivers/crypto/chelsio/Kconfig\"\n\nsource \"drivers/crypto/virtio/Kconfig\"\n\nconfig CRYPTO_DEV_BCM_SPU\n\ttristate \"Broadcom symmetric crypto/hash acceleration support\"\n\tdepends on ARCH_BCM_IPROC\n\tdepends on MAILBOX\n\tdefault m\n\tselect CRYPTO_AUTHENC\n\tselect CRYPTO_LIB_DES\n\tselect CRYPTO_MD5\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_SHA256\n\tselect CRYPTO_SHA512\n\thelp\n\t  This driver provides support for Broadcom crypto acceleration using the\n\t  Secure Processing Unit (SPU). The SPU driver registers skcipher,\n\t  ahash, and aead algorithms with the kernel cryptographic API.\n\nsource \"drivers/crypto/stm32/Kconfig\"\n\nconfig CRYPTO_DEV_SAFEXCEL\n\ttristate \"Inside Secure's SafeXcel cryptographic engine driver\"\n\tdepends on (OF || PCI || COMPILE_TEST) && HAS_IOMEM\n\tselect CRYPTO_LIB_AES\n\tselect CRYPTO_AUTHENC\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_LIB_DES\n\tselect CRYPTO_HASH\n\tselect CRYPTO_HMAC\n\tselect CRYPTO_MD5\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_SHA256\n\tselect CRYPTO_SHA512\n\tselect CRYPTO_CHACHA20POLY1305\n\tselect CRYPTO_SHA3\n\thelp\n\t  This driver interfaces with the SafeXcel EIP-97 and EIP-197 cryptographic\n\t  engines designed by Inside Secure. It currently accelerates DES, 3DES and\n\t  AES block ciphers in ECB and CBC mode, as well as SHA1, SHA224, SHA256,\n\t  SHA384 and SHA512 hash algorithms for both basic hash and HMAC.\n\t  Additionally, it accelerates combined AES-CBC/HMAC-SHA AEAD operations.\n\nconfig CRYPTO_DEV_ARTPEC6\n\ttristate \"Support for Axis ARTPEC-6/7 hardware crypto acceleration.\"\n\tdepends on ARM && (ARCH_ARTPEC || COMPILE_TEST)\n\tdepends on OF\n\tselect CRYPTO_AEAD\n\tselect CRYPTO_AES\n\tselect CRYPTO_ALGAPI\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_CTR\n\tselect CRYPTO_HASH\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_SHA256\n\tselect CRYPTO_SHA512\n\thelp\n\t  Enables the driver for the on-chip crypto accelerator\n\t  of Axis ARTPEC SoCs.\n\n\t  To compile this driver as a module, choose M here.\n\nconfig CRYPTO_DEV_CCREE\n\ttristate \"Support for ARM TrustZone CryptoCell family of security processors\"\n\tdepends on CRYPTO && CRYPTO_HW && OF && HAS_DMA\n\tdepends on HAS_IOMEM\n\tselect CRYPTO_HASH\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_LIB_DES\n\tselect CRYPTO_AEAD\n\tselect CRYPTO_AUTHENC\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_MD5\n\tselect CRYPTO_SHA256\n\tselect CRYPTO_SHA512\n\tselect CRYPTO_HMAC\n\tselect CRYPTO_AES\n\tselect CRYPTO_CBC\n\tselect CRYPTO_ECB\n\tselect CRYPTO_CTR\n\tselect CRYPTO_XTS\n\tselect CRYPTO_SM4_GENERIC\n\tselect CRYPTO_SM3_GENERIC\n\thelp\n\t  Say 'Y' to enable a driver for the REE interface of the Arm\n\t  TrustZone CryptoCell family of processors. Currently the\n\t  CryptoCell 713, 703, 712, 710 and 630 are supported.\n\t  Choose this if you wish to use hardware acceleration of\n\t  cryptographic operations on the system REE.\n\t  If unsure say Y.\n\nsource \"drivers/crypto/hisilicon/Kconfig\"\n\nsource \"drivers/crypto/amlogic/Kconfig\"\n\nconfig CRYPTO_DEV_SA2UL\n\ttristate \"Support for TI security accelerator\"\n\tdepends on ARCH_K3 || COMPILE_TEST\n\tselect CRYPTO_AES\n\tselect CRYPTO_ALGAPI\n\tselect CRYPTO_AUTHENC\n\tselect CRYPTO_DES\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_SHA256\n\tselect CRYPTO_SHA512\n\tselect HW_RANDOM\n\tselect SG_SPLIT\n\thelp\n\t  K3 devices include a security accelerator engine that may be\n\t  used for crypto offload.  Select this if you want to use hardware\n\t  acceleration for cryptographic algorithms on these devices.\n\nsource \"drivers/crypto/aspeed/Kconfig\"\nsource \"drivers/crypto/starfive/Kconfig\"\n\nendif # CRYPTO_HW\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}