OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/merged.nom.lef at line 68342.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/routing/22-fill.def
[INFO ODB-0128] Design: adc_core_digital
[INFO ODB-0130]     Created 195 pins.
[INFO ODB-0131]     Created 3483 components and 17487 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 13328 connections.
[INFO ODB-0133]     Created 1253 nets and 4153 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/routing/22-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_core_digital
Die area:                 ( 0 0 ) ( 157235 167955 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     3483
Number of terminals:      195
Number of snets:          4
Number of nets:           1253

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 189.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 46024.
[INFO DRT-0033] mcon shape region query size = 34454.
[INFO DRT-0033] met1 shape region query size = 9739.
[INFO DRT-0033] via shape region query size = 1080.
[INFO DRT-0033] met2 shape region query size = 744.
[INFO DRT-0033] via2 shape region query size = 864.
[INFO DRT-0033] met3 shape region query size = 745.
[INFO DRT-0033] via3 shape region query size = 864.
[INFO DRT-0033] met4 shape region query size = 232.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 689 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 171 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1217 groups.
#scanned instances     = 3483
#unique  instances     = 189
#stdCellGenAp          = 5273
#stdCellValidPlanarAp  = 53
#stdCellValidViaAp     = 3902
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4143
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 125.34 (MB), peak = 125.34 (MB)

Number of guides:     9626

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 22 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 24 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3523.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3007.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1654.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 96.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 6.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5183 vertical wires in 1 frboxes and 3103 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 993 vertical wires in 1 frboxes and 1564 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.55 (MB), peak = 146.55 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.55 (MB), peak = 146.55 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 225.20 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:15, memory = 270.43 (MB).
    Completing 30% with 634 violations.
    elapsed time = 00:00:15, memory = 273.78 (MB).
    Completing 40% with 634 violations.
    elapsed time = 00:00:17, memory = 273.78 (MB).
    Completing 50% with 634 violations.
    elapsed time = 00:00:19, memory = 273.78 (MB).
    Completing 60% with 868 violations.
    elapsed time = 00:00:24, memory = 294.15 (MB).
    Completing 70% with 868 violations.
    elapsed time = 00:00:27, memory = 266.20 (MB).
    Completing 80% with 1329 violations.
    elapsed time = 00:00:28, memory = 278.06 (MB).
    Completing 90% with 1329 violations.
    elapsed time = 00:00:28, memory = 278.06 (MB).
    Completing 100% with 1448 violations.
    elapsed time = 00:00:30, memory = 282.70 (MB).
[INFO DRT-0199]   Number of violations = 1741.
Viol/Layer         li1   met1    via   met2   met3   met4
Metal Spacing        3    168      0     61     32      0
Min Hole             0      3      0      0      0      0
Recheck              1    184      0     96     11      1
Short                0   1056      1    124      0      0
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:31, memory = 576.66 (MB), peak = 576.66 (MB)
Total wire length = 49357 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23448 um.
Total wire length on LAYER met2 = 21984 um.
Total wire length on LAYER met3 = 3212 um.
Total wire length on LAYER met4 = 711 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9792.
Up-via summary (total 9792):.

-----------------------
 FR_MASTERSLICE       0
            li1    4032
           met1    5223
           met2     493
           met3      44
           met4       0
-----------------------
                   9792


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1741 violations.
    elapsed time = 00:00:01, memory = 576.66 (MB).
    Completing 20% with 1741 violations.
    elapsed time = 00:00:08, memory = 601.41 (MB).
    Completing 30% with 1622 violations.
    elapsed time = 00:00:09, memory = 601.41 (MB).
    Completing 40% with 1622 violations.
    elapsed time = 00:00:10, memory = 601.41 (MB).
    Completing 50% with 1622 violations.
    elapsed time = 00:00:12, memory = 601.41 (MB).
    Completing 60% with 1566 violations.
    elapsed time = 00:00:15, memory = 601.41 (MB).
    Completing 70% with 1566 violations.
    elapsed time = 00:00:19, memory = 601.41 (MB).
    Completing 80% with 1245 violations.
    elapsed time = 00:00:20, memory = 601.41 (MB).
    Completing 90% with 1245 violations.
    elapsed time = 00:00:20, memory = 601.41 (MB).
    Completing 100% with 954 violations.
    elapsed time = 00:00:24, memory = 601.41 (MB).
[INFO DRT-0199]   Number of violations = 982.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0     98     37      0      0
Min Hole             0      1      0      0      0
Recheck              0      2      0     26      0
Short                0    755     61      0      1
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:24, memory = 568.93 (MB), peak = 604.30 (MB)
Total wire length = 49212 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23228 um.
Total wire length on LAYER met2 = 21996 um.
Total wire length on LAYER met3 = 3306 um.
Total wire length on LAYER met4 = 680 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9951.
Up-via summary (total 9951):.

-----------------------
 FR_MASTERSLICE       0
            li1    4030
           met1    5313
           met2     562
           met3      46
           met4       0
-----------------------
                   9951


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 982 violations.
    elapsed time = 00:00:00, memory = 568.93 (MB).
    Completing 20% with 982 violations.
    elapsed time = 00:00:00, memory = 580.53 (MB).
    Completing 30% with 955 violations.
    elapsed time = 00:00:03, memory = 569.05 (MB).
    Completing 40% with 955 violations.
    elapsed time = 00:00:03, memory = 569.05 (MB).
    Completing 50% with 955 violations.
    elapsed time = 00:00:08, memory = 585.55 (MB).
    Completing 60% with 937 violations.
    elapsed time = 00:00:08, memory = 585.55 (MB).
    Completing 70% with 937 violations.
    elapsed time = 00:00:10, memory = 585.55 (MB).
    Completing 80% with 937 violations.
    elapsed time = 00:00:16, memory = 585.55 (MB).
    Completing 90% with 832 violations.
    elapsed time = 00:00:19, memory = 585.55 (MB).
    Completing 100% with 859 violations.
    elapsed time = 00:00:26, memory = 604.37 (MB).
[INFO DRT-0199]   Number of violations = 859.
Viol/Layer        mcon   met1    via   met2   via2   met3
Cut Spacing          2      0      0      0      2      0
Metal Spacing        0     89      0     28      0      7
Min Hole             0      3      0      0      0      0
Short                0    668      1     59      0      0
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:26, memory = 604.37 (MB), peak = 604.37 (MB)
Total wire length = 49038 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22962 um.
Total wire length on LAYER met2 = 21943 um.
Total wire length on LAYER met3 = 3507 um.
Total wire length on LAYER met4 = 625 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9827.
Up-via summary (total 9827):.

-----------------------
 FR_MASTERSLICE       0
            li1    4030
           met1    5216
           met2     532
           met3      49
           met4       0
-----------------------
                   9827


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 859 violations.
    elapsed time = 00:00:01, memory = 609.27 (MB).
    Completing 20% with 859 violations.
    elapsed time = 00:00:11, memory = 629.46 (MB).
    Completing 30% with 479 violations.
    elapsed time = 00:00:11, memory = 629.46 (MB).
    Completing 40% with 479 violations.
    elapsed time = 00:00:12, memory = 629.46 (MB).
    Completing 50% with 479 violations.
    elapsed time = 00:00:16, memory = 629.69 (MB).
    Completing 60% with 418 violations.
    elapsed time = 00:00:18, memory = 629.69 (MB).
    Completing 70% with 418 violations.
    elapsed time = 00:00:23, memory = 629.69 (MB).
    Completing 80% with 132 violations.
    elapsed time = 00:00:23, memory = 629.69 (MB).
    Completing 90% with 132 violations.
    elapsed time = 00:00:23, memory = 629.69 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:24, memory = 629.69 (MB).
[INFO DRT-0199]   Number of violations = 43.
Viol/Layer        met1   met2   met3
Metal Spacing       16      2      3
Min Hole             2      0      0
Short               19      1      0
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:24, memory = 629.69 (MB), peak = 643.04 (MB)
Total wire length = 48801 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20582 um.
Total wire length on LAYER met2 = 21688 um.
Total wire length on LAYER met3 = 5583 um.
Total wire length on LAYER met4 = 947 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10164.
Up-via summary (total 10164):.

------------------------
 FR_MASTERSLICE        0
            li1     4030
           met1     5195
           met2      865
           met3       74
           met4        0
------------------------
                   10164


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 43 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 20% with 43 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:01, memory = 629.69 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:01, memory = 629.69 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:01, memory = 629.69 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:03, memory = 629.69 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:03, memory = 629.69 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:03, memory = 629.69 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:06, memory = 629.69 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Metal Spacing        8
Short                6
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 629.69 (MB), peak = 643.04 (MB)
Total wire length = 48746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20467 um.
Total wire length on LAYER met2 = 21656 um.
Total wire length on LAYER met3 = 5657 um.
Total wire length on LAYER met4 = 965 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10183.
Up-via summary (total 10183):.

------------------------
 FR_MASTERSLICE        0
            li1     4030
           met1     5197
           met2      878
           met3       78
           met4        0
------------------------
                   10183


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 629.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 629.69 (MB), peak = 643.04 (MB)
Total wire length = 48746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20434 um.
Total wire length on LAYER met2 = 21662 um.
Total wire length on LAYER met3 = 5685 um.
Total wire length on LAYER met4 = 963 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10180.
Up-via summary (total 10180):.

------------------------
 FR_MASTERSLICE        0
            li1     4030
           met1     5198
           met2      877
           met3       75
           met4        0
------------------------
                   10180


[INFO DRT-0198] Complete detail routing.
Total wire length = 48746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20434 um.
Total wire length on LAYER met2 = 21662 um.
Total wire length on LAYER met3 = 5685 um.
Total wire length on LAYER met4 = 963 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10180.
Up-via summary (total 10180):.

------------------------
 FR_MASTERSLICE        0
            li1     4030
           met1     5198
           met2      877
           met3       75
           met4        0
------------------------
                   10180


[INFO DRT-0267] cpu time = 00:02:34, elapsed time = 00:01:54, memory = 629.69 (MB), peak = 643.04 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/results/routing/adc_core_digital.def
