{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549752489816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549752489832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 09 17:48:09 2019 " "Processing started: Sat Feb 09 17:48:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549752489832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549752489832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off STM_CLK -c STM_CLK " "Command: quartus_map --read_settings_files=on --write_settings_files=off STM_CLK -c STM_CLK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549752489832 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sys_pll.qip " "Tcl Script File sys_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sys_pll.qip " "set_global_assignment -name QIP_FILE sys_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1549752489972 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1549752489972 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sys_pll.sip " "Tcl Script File sys_pll.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE sys_pll.sip " "set_global_assignment -name SIP_FILE sys_pll.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1549752489972 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1549752489972 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1549752490285 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1549752490332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file stm_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 STM_CLK " "Found entity 1: STM_CLK" {  } { { "STM_CLK.v" "" { Text "C:/FPGAJosieVivian/STM_CLK/STM_CLK.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549752500111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549752500111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_div.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DIV " "Found entity 1: IP_DIV" {  } { { "IP_DIV.v" "" { Text "C:/FPGAJosieVivian/STM_CLK/IP_DIV.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549752500126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549752500126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_div/ip_div_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_div/ip_div_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DIV_0002 " "Found entity 1: IP_DIV_0002" {  } { { "IP_DIV/IP_DIV_0002.v" "" { Text "C:/FPGAJosieVivian/STM_CLK/IP_DIV/IP_DIV_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549752500126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549752500126 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "finite_state_machine.v " "Can't analyze file -- file finite_state_machine.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1549752500126 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LFSR.v " "Can't analyze file -- file LFSR.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1549752500126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_stm.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_stm.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR_stm.v" "" { Text "C:/FPGAJosieVivian/STM_CLK/LFSR_stm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549752500126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549752500126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clean_button.v 1 1 " "Found 1 design units, including 1 entities, in source file clean_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 clean_button " "Found entity 1: clean_button" {  } { { "clean_button.v" "" { Text "C:/FPGAJosieVivian/STM_CLK/clean_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549752500142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549752500142 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button STM_CLK.v(41) " "Verilog HDL Implicit Net warning at STM_CLK.v(41): created implicit net for \"button\"" {  } { { "STM_CLK.v" "" { Text "C:/FPGAJosieVivian/STM_CLK/STM_CLK.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549752500142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STM_CLK " "Elaborating entity \"STM_CLK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549752500189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led STM_CLK.v(18) " "Verilog HDL or VHDL warning at STM_CLK.v(18): object \"led\" assigned a value but never read" {  } { { "STM_CLK.v" "" { Text "C:/FPGAJosieVivian/STM_CLK/STM_CLK.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549752500189 "|STM_CLK"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "prn STM_CLK.v(35) " "Verilog HDL Port Connection error at STM_CLK.v(35): output or inout port \"prn\" must be connected to a structural net expression" {  } { { "STM_CLK.v" "" { Text "C:/FPGAJosieVivian/STM_CLK/STM_CLK.v" 35 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1549752500189 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549752500189 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549752500314 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 09 17:48:20 2019 " "Processing ended: Sat Feb 09 17:48:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549752500314 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549752500314 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549752500314 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549752500314 ""}
