static inline void T_1 F_1 ( void )\r\n{\r\nF_2 ( V_1 , F_3 ( V_1 ) ,\r\nL_1 ) ;\r\nF_4 ( & V_2 ) ;\r\n}\r\nstatic int T_1 F_5 ( void )\r\n{\r\nint V_3 ;\r\nV_3 = F_6 ( & V_4 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\n( void ) F_6 ( & V_5 ) ;\r\n}\r\nstatic void F_8 ( struct V_6 * V_7 , int V_8 , unsigned int V_9 )\r\n{\r\nstruct V_10 * V_10 = V_7 -> V_11 ;\r\nif ( V_8 == V_12 )\r\nreturn;\r\nif ( V_9 & V_13 )\r\nF_9 ( V_8 , V_10 -> V_14 + ( 1 << 24 ) ) ;\r\nelse\r\nF_9 ( V_8 , V_10 -> V_14 + ( 1 << 23 ) ) ;\r\n}\r\nstatic int F_10 ( struct V_6 * V_7 )\r\n{\r\nreturn F_11 ( F_12 ( V_15 ) ) ;\r\n}\r\nstatic void F_13 ( struct V_6 * V_7 , int V_16 )\r\n{\r\nif ( V_16 >= 0 )\r\nF_14 ( F_12 ( V_17 ) , 0 ) ;\r\nelse\r\nF_14 ( F_12 ( V_17 ) , 1 ) ;\r\n}\r\nstatic void T_1 F_15 ( void )\r\n{\r\nF_16 ( 0x00004f00 , F_17 ( F_18 ( 3 ) ) ) ;\r\nF_16 ( 0x20013b31 , F_17 ( F_19 ( 3 ) ) ) ;\r\nF_16 ( 0x00020800 , F_17 ( F_20 ( 3 ) ) ) ;\r\nF_21 ( V_18 , true ) ;\r\nF_22 ( F_23 ( V_17 , V_19 ) ) ;\r\nif ( ! F_24 ( F_12 ( V_17 ) , L_2 ) )\r\nF_25 ( F_12 ( V_17 ) , 0 ) ;\r\nF_22 ( F_23 ( V_15 , V_19 ) ) ;\r\nif ( ! F_24 ( F_12 ( V_15 ) , L_3 ) )\r\nF_26 ( F_12 ( V_15 ) ) ;\r\nF_22 ( F_23 ( V_20 , V_19 ) ) ;\r\nif ( ! F_24 ( F_12 ( V_20 ) , L_4 ) )\r\nF_26 ( F_12 ( V_20 ) ) ;\r\nF_6 ( & V_21 ) ;\r\n}\r\nstatic void T_1 F_27 ( void )\r\n{\r\nvoid T_2 * V_22 ;\r\nT_3 V_23 ;\r\nV_22 = F_28 ( V_24 , V_25 ) ;\r\nif ( ! V_22 ) {\r\nF_29 ( V_26 L_5 ,\r\nV_27 ) ;\r\nreturn;\r\n}\r\nV_23 = F_30 ( V_22 + V_28 ) ;\r\nF_31 ( V_22 ) ;\r\nF_29 ( V_29 L_6 ,\r\n( V_23 & 0xF000 ) >> 12 ,\r\n( V_23 & 0x0F00 ) >> 8 , V_23 & 0x00FF ) ;\r\nif ( V_23 < F_32 ( 0 , 8 , 7 ) ) {\r\nF_29 ( V_26 L_7\r\nL_8 ) ;\r\nreturn;\r\n}\r\nF_15 () ;\r\nF_5 () ;\r\n}\r\nstatic void T_1 F_33 ( void )\r\n{\r\nF_34 () ;\r\nF_1 () ;\r\nF_7 () ;\r\nF_27 () ;\r\nF_35 ( NULL ) ;\r\n}\r\nstatic void T_1 F_36 ( void )\r\n{\r\nF_37 ( 26000000 ) ;\r\n}
