{
  "module_name": "nic2_qm0_regs.h",
  "hash_id": "f499a97329eaf9f964c238a2b148e78d2be38b8ed7fe3c46e604b7074cb330e5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/nic2_qm0_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_NIC2_QM0_REGS_H_\n#define ASIC_REG_NIC2_QM0_REGS_H_\n\n \n\n#define mmNIC2_QM0_GLBL_CFG0                                         0xD60000\n\n#define mmNIC2_QM0_GLBL_CFG1                                         0xD60004\n\n#define mmNIC2_QM0_GLBL_PROT                                         0xD60008\n\n#define mmNIC2_QM0_GLBL_ERR_CFG                                      0xD6000C\n\n#define mmNIC2_QM0_GLBL_SECURE_PROPS_0                               0xD60010\n\n#define mmNIC2_QM0_GLBL_SECURE_PROPS_1                               0xD60014\n\n#define mmNIC2_QM0_GLBL_SECURE_PROPS_2                               0xD60018\n\n#define mmNIC2_QM0_GLBL_SECURE_PROPS_3                               0xD6001C\n\n#define mmNIC2_QM0_GLBL_SECURE_PROPS_4                               0xD60020\n\n#define mmNIC2_QM0_GLBL_NON_SECURE_PROPS_0                           0xD60024\n\n#define mmNIC2_QM0_GLBL_NON_SECURE_PROPS_1                           0xD60028\n\n#define mmNIC2_QM0_GLBL_NON_SECURE_PROPS_2                           0xD6002C\n\n#define mmNIC2_QM0_GLBL_NON_SECURE_PROPS_3                           0xD60030\n\n#define mmNIC2_QM0_GLBL_NON_SECURE_PROPS_4                           0xD60034\n\n#define mmNIC2_QM0_GLBL_STS0                                         0xD60038\n\n#define mmNIC2_QM0_GLBL_STS1_0                                       0xD60040\n\n#define mmNIC2_QM0_GLBL_STS1_1                                       0xD60044\n\n#define mmNIC2_QM0_GLBL_STS1_2                                       0xD60048\n\n#define mmNIC2_QM0_GLBL_STS1_3                                       0xD6004C\n\n#define mmNIC2_QM0_GLBL_STS1_4                                       0xD60050\n\n#define mmNIC2_QM0_GLBL_MSG_EN_0                                     0xD60054\n\n#define mmNIC2_QM0_GLBL_MSG_EN_1                                     0xD60058\n\n#define mmNIC2_QM0_GLBL_MSG_EN_2                                     0xD6005C\n\n#define mmNIC2_QM0_GLBL_MSG_EN_3                                     0xD60060\n\n#define mmNIC2_QM0_GLBL_MSG_EN_4                                     0xD60068\n\n#define mmNIC2_QM0_PQ_BASE_LO_0                                      0xD60070\n\n#define mmNIC2_QM0_PQ_BASE_LO_1                                      0xD60074\n\n#define mmNIC2_QM0_PQ_BASE_LO_2                                      0xD60078\n\n#define mmNIC2_QM0_PQ_BASE_LO_3                                      0xD6007C\n\n#define mmNIC2_QM0_PQ_BASE_HI_0                                      0xD60080\n\n#define mmNIC2_QM0_PQ_BASE_HI_1                                      0xD60084\n\n#define mmNIC2_QM0_PQ_BASE_HI_2                                      0xD60088\n\n#define mmNIC2_QM0_PQ_BASE_HI_3                                      0xD6008C\n\n#define mmNIC2_QM0_PQ_SIZE_0                                         0xD60090\n\n#define mmNIC2_QM0_PQ_SIZE_1                                         0xD60094\n\n#define mmNIC2_QM0_PQ_SIZE_2                                         0xD60098\n\n#define mmNIC2_QM0_PQ_SIZE_3                                         0xD6009C\n\n#define mmNIC2_QM0_PQ_PI_0                                           0xD600A0\n\n#define mmNIC2_QM0_PQ_PI_1                                           0xD600A4\n\n#define mmNIC2_QM0_PQ_PI_2                                           0xD600A8\n\n#define mmNIC2_QM0_PQ_PI_3                                           0xD600AC\n\n#define mmNIC2_QM0_PQ_CI_0                                           0xD600B0\n\n#define mmNIC2_QM0_PQ_CI_1                                           0xD600B4\n\n#define mmNIC2_QM0_PQ_CI_2                                           0xD600B8\n\n#define mmNIC2_QM0_PQ_CI_3                                           0xD600BC\n\n#define mmNIC2_QM0_PQ_CFG0_0                                         0xD600C0\n\n#define mmNIC2_QM0_PQ_CFG0_1                                         0xD600C4\n\n#define mmNIC2_QM0_PQ_CFG0_2                                         0xD600C8\n\n#define mmNIC2_QM0_PQ_CFG0_3                                         0xD600CC\n\n#define mmNIC2_QM0_PQ_CFG1_0                                         0xD600D0\n\n#define mmNIC2_QM0_PQ_CFG1_1                                         0xD600D4\n\n#define mmNIC2_QM0_PQ_CFG1_2                                         0xD600D8\n\n#define mmNIC2_QM0_PQ_CFG1_3                                         0xD600DC\n\n#define mmNIC2_QM0_PQ_ARUSER_31_11_0                                 0xD600E0\n\n#define mmNIC2_QM0_PQ_ARUSER_31_11_1                                 0xD600E4\n\n#define mmNIC2_QM0_PQ_ARUSER_31_11_2                                 0xD600E8\n\n#define mmNIC2_QM0_PQ_ARUSER_31_11_3                                 0xD600EC\n\n#define mmNIC2_QM0_PQ_STS0_0                                         0xD600F0\n\n#define mmNIC2_QM0_PQ_STS0_1                                         0xD600F4\n\n#define mmNIC2_QM0_PQ_STS0_2                                         0xD600F8\n\n#define mmNIC2_QM0_PQ_STS0_3                                         0xD600FC\n\n#define mmNIC2_QM0_PQ_STS1_0                                         0xD60100\n\n#define mmNIC2_QM0_PQ_STS1_1                                         0xD60104\n\n#define mmNIC2_QM0_PQ_STS1_2                                         0xD60108\n\n#define mmNIC2_QM0_PQ_STS1_3                                         0xD6010C\n\n#define mmNIC2_QM0_CQ_CFG0_0                                         0xD60110\n\n#define mmNIC2_QM0_CQ_CFG0_1                                         0xD60114\n\n#define mmNIC2_QM0_CQ_CFG0_2                                         0xD60118\n\n#define mmNIC2_QM0_CQ_CFG0_3                                         0xD6011C\n\n#define mmNIC2_QM0_CQ_CFG0_4                                         0xD60120\n\n#define mmNIC2_QM0_CQ_CFG1_0                                         0xD60124\n\n#define mmNIC2_QM0_CQ_CFG1_1                                         0xD60128\n\n#define mmNIC2_QM0_CQ_CFG1_2                                         0xD6012C\n\n#define mmNIC2_QM0_CQ_CFG1_3                                         0xD60130\n\n#define mmNIC2_QM0_CQ_CFG1_4                                         0xD60134\n\n#define mmNIC2_QM0_CQ_ARUSER_31_11_0                                 0xD60138\n\n#define mmNIC2_QM0_CQ_ARUSER_31_11_1                                 0xD6013C\n\n#define mmNIC2_QM0_CQ_ARUSER_31_11_2                                 0xD60140\n\n#define mmNIC2_QM0_CQ_ARUSER_31_11_3                                 0xD60144\n\n#define mmNIC2_QM0_CQ_ARUSER_31_11_4                                 0xD60148\n\n#define mmNIC2_QM0_CQ_STS0_0                                         0xD6014C\n\n#define mmNIC2_QM0_CQ_STS0_1                                         0xD60150\n\n#define mmNIC2_QM0_CQ_STS0_2                                         0xD60154\n\n#define mmNIC2_QM0_CQ_STS0_3                                         0xD60158\n\n#define mmNIC2_QM0_CQ_STS0_4                                         0xD6015C\n\n#define mmNIC2_QM0_CQ_STS1_0                                         0xD60160\n\n#define mmNIC2_QM0_CQ_STS1_1                                         0xD60164\n\n#define mmNIC2_QM0_CQ_STS1_2                                         0xD60168\n\n#define mmNIC2_QM0_CQ_STS1_3                                         0xD6016C\n\n#define mmNIC2_QM0_CQ_STS1_4                                         0xD60170\n\n#define mmNIC2_QM0_CQ_PTR_LO_0                                       0xD60174\n\n#define mmNIC2_QM0_CQ_PTR_HI_0                                       0xD60178\n\n#define mmNIC2_QM0_CQ_TSIZE_0                                        0xD6017C\n\n#define mmNIC2_QM0_CQ_CTL_0                                          0xD60180\n\n#define mmNIC2_QM0_CQ_PTR_LO_1                                       0xD60184\n\n#define mmNIC2_QM0_CQ_PTR_HI_1                                       0xD60188\n\n#define mmNIC2_QM0_CQ_TSIZE_1                                        0xD6018C\n\n#define mmNIC2_QM0_CQ_CTL_1                                          0xD60190\n\n#define mmNIC2_QM0_CQ_PTR_LO_2                                       0xD60194\n\n#define mmNIC2_QM0_CQ_PTR_HI_2                                       0xD60198\n\n#define mmNIC2_QM0_CQ_TSIZE_2                                        0xD6019C\n\n#define mmNIC2_QM0_CQ_CTL_2                                          0xD601A0\n\n#define mmNIC2_QM0_CQ_PTR_LO_3                                       0xD601A4\n\n#define mmNIC2_QM0_CQ_PTR_HI_3                                       0xD601A8\n\n#define mmNIC2_QM0_CQ_TSIZE_3                                        0xD601AC\n\n#define mmNIC2_QM0_CQ_CTL_3                                          0xD601B0\n\n#define mmNIC2_QM0_CQ_PTR_LO_4                                       0xD601B4\n\n#define mmNIC2_QM0_CQ_PTR_HI_4                                       0xD601B8\n\n#define mmNIC2_QM0_CQ_TSIZE_4                                        0xD601BC\n\n#define mmNIC2_QM0_CQ_CTL_4                                          0xD601C0\n\n#define mmNIC2_QM0_CQ_PTR_LO_STS_0                                   0xD601C4\n\n#define mmNIC2_QM0_CQ_PTR_LO_STS_1                                   0xD601C8\n\n#define mmNIC2_QM0_CQ_PTR_LO_STS_2                                   0xD601CC\n\n#define mmNIC2_QM0_CQ_PTR_LO_STS_3                                   0xD601D0\n\n#define mmNIC2_QM0_CQ_PTR_LO_STS_4                                   0xD601D4\n\n#define mmNIC2_QM0_CQ_PTR_HI_STS_0                                   0xD601D8\n\n#define mmNIC2_QM0_CQ_PTR_HI_STS_1                                   0xD601DC\n\n#define mmNIC2_QM0_CQ_PTR_HI_STS_2                                   0xD601E0\n\n#define mmNIC2_QM0_CQ_PTR_HI_STS_3                                   0xD601E4\n\n#define mmNIC2_QM0_CQ_PTR_HI_STS_4                                   0xD601E8\n\n#define mmNIC2_QM0_CQ_TSIZE_STS_0                                    0xD601EC\n\n#define mmNIC2_QM0_CQ_TSIZE_STS_1                                    0xD601F0\n\n#define mmNIC2_QM0_CQ_TSIZE_STS_2                                    0xD601F4\n\n#define mmNIC2_QM0_CQ_TSIZE_STS_3                                    0xD601F8\n\n#define mmNIC2_QM0_CQ_TSIZE_STS_4                                    0xD601FC\n\n#define mmNIC2_QM0_CQ_CTL_STS_0                                      0xD60200\n\n#define mmNIC2_QM0_CQ_CTL_STS_1                                      0xD60204\n\n#define mmNIC2_QM0_CQ_CTL_STS_2                                      0xD60208\n\n#define mmNIC2_QM0_CQ_CTL_STS_3                                      0xD6020C\n\n#define mmNIC2_QM0_CQ_CTL_STS_4                                      0xD60210\n\n#define mmNIC2_QM0_CQ_IFIFO_CNT_0                                    0xD60214\n\n#define mmNIC2_QM0_CQ_IFIFO_CNT_1                                    0xD60218\n\n#define mmNIC2_QM0_CQ_IFIFO_CNT_2                                    0xD6021C\n\n#define mmNIC2_QM0_CQ_IFIFO_CNT_3                                    0xD60220\n\n#define mmNIC2_QM0_CQ_IFIFO_CNT_4                                    0xD60224\n\n#define mmNIC2_QM0_CP_MSG_BASE0_ADDR_LO_0                            0xD60228\n\n#define mmNIC2_QM0_CP_MSG_BASE0_ADDR_LO_1                            0xD6022C\n\n#define mmNIC2_QM0_CP_MSG_BASE0_ADDR_LO_2                            0xD60230\n\n#define mmNIC2_QM0_CP_MSG_BASE0_ADDR_LO_3                            0xD60234\n\n#define mmNIC2_QM0_CP_MSG_BASE0_ADDR_LO_4                            0xD60238\n\n#define mmNIC2_QM0_CP_MSG_BASE0_ADDR_HI_0                            0xD6023C\n\n#define mmNIC2_QM0_CP_MSG_BASE0_ADDR_HI_1                            0xD60240\n\n#define mmNIC2_QM0_CP_MSG_BASE0_ADDR_HI_2                            0xD60244\n\n#define mmNIC2_QM0_CP_MSG_BASE0_ADDR_HI_3                            0xD60248\n\n#define mmNIC2_QM0_CP_MSG_BASE0_ADDR_HI_4                            0xD6024C\n\n#define mmNIC2_QM0_CP_MSG_BASE1_ADDR_LO_0                            0xD60250\n\n#define mmNIC2_QM0_CP_MSG_BASE1_ADDR_LO_1                            0xD60254\n\n#define mmNIC2_QM0_CP_MSG_BASE1_ADDR_LO_2                            0xD60258\n\n#define mmNIC2_QM0_CP_MSG_BASE1_ADDR_LO_3                            0xD6025C\n\n#define mmNIC2_QM0_CP_MSG_BASE1_ADDR_LO_4                            0xD60260\n\n#define mmNIC2_QM0_CP_MSG_BASE1_ADDR_HI_0                            0xD60264\n\n#define mmNIC2_QM0_CP_MSG_BASE1_ADDR_HI_1                            0xD60268\n\n#define mmNIC2_QM0_CP_MSG_BASE1_ADDR_HI_2                            0xD6026C\n\n#define mmNIC2_QM0_CP_MSG_BASE1_ADDR_HI_3                            0xD60270\n\n#define mmNIC2_QM0_CP_MSG_BASE1_ADDR_HI_4                            0xD60274\n\n#define mmNIC2_QM0_CP_MSG_BASE2_ADDR_LO_0                            0xD60278\n\n#define mmNIC2_QM0_CP_MSG_BASE2_ADDR_LO_1                            0xD6027C\n\n#define mmNIC2_QM0_CP_MSG_BASE2_ADDR_LO_2                            0xD60280\n\n#define mmNIC2_QM0_CP_MSG_BASE2_ADDR_LO_3                            0xD60284\n\n#define mmNIC2_QM0_CP_MSG_BASE2_ADDR_LO_4                            0xD60288\n\n#define mmNIC2_QM0_CP_MSG_BASE2_ADDR_HI_0                            0xD6028C\n\n#define mmNIC2_QM0_CP_MSG_BASE2_ADDR_HI_1                            0xD60290\n\n#define mmNIC2_QM0_CP_MSG_BASE2_ADDR_HI_2                            0xD60294\n\n#define mmNIC2_QM0_CP_MSG_BASE2_ADDR_HI_3                            0xD60298\n\n#define mmNIC2_QM0_CP_MSG_BASE2_ADDR_HI_4                            0xD6029C\n\n#define mmNIC2_QM0_CP_MSG_BASE3_ADDR_LO_0                            0xD602A0\n\n#define mmNIC2_QM0_CP_MSG_BASE3_ADDR_LO_1                            0xD602A4\n\n#define mmNIC2_QM0_CP_MSG_BASE3_ADDR_LO_2                            0xD602A8\n\n#define mmNIC2_QM0_CP_MSG_BASE3_ADDR_LO_3                            0xD602AC\n\n#define mmNIC2_QM0_CP_MSG_BASE3_ADDR_LO_4                            0xD602B0\n\n#define mmNIC2_QM0_CP_MSG_BASE3_ADDR_HI_0                            0xD602B4\n\n#define mmNIC2_QM0_CP_MSG_BASE3_ADDR_HI_1                            0xD602B8\n\n#define mmNIC2_QM0_CP_MSG_BASE3_ADDR_HI_2                            0xD602BC\n\n#define mmNIC2_QM0_CP_MSG_BASE3_ADDR_HI_3                            0xD602C0\n\n#define mmNIC2_QM0_CP_MSG_BASE3_ADDR_HI_4                            0xD602C4\n\n#define mmNIC2_QM0_CP_LDMA_TSIZE_OFFSET_0                            0xD602C8\n\n#define mmNIC2_QM0_CP_LDMA_TSIZE_OFFSET_1                            0xD602CC\n\n#define mmNIC2_QM0_CP_LDMA_TSIZE_OFFSET_2                            0xD602D0\n\n#define mmNIC2_QM0_CP_LDMA_TSIZE_OFFSET_3                            0xD602D4\n\n#define mmNIC2_QM0_CP_LDMA_TSIZE_OFFSET_4                            0xD602D8\n\n#define mmNIC2_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_0                      0xD602E0\n\n#define mmNIC2_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_1                      0xD602E4\n\n#define mmNIC2_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_2                      0xD602E8\n\n#define mmNIC2_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_3                      0xD602EC\n\n#define mmNIC2_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_4                      0xD602F0\n\n#define mmNIC2_QM0_CP_LDMA_DST_BASE_LO_OFFSET_0                      0xD602F4\n\n#define mmNIC2_QM0_CP_LDMA_DST_BASE_LO_OFFSET_1                      0xD602F8\n\n#define mmNIC2_QM0_CP_LDMA_DST_BASE_LO_OFFSET_2                      0xD602FC\n\n#define mmNIC2_QM0_CP_LDMA_DST_BASE_LO_OFFSET_3                      0xD60300\n\n#define mmNIC2_QM0_CP_LDMA_DST_BASE_LO_OFFSET_4                      0xD60304\n\n#define mmNIC2_QM0_CP_FENCE0_RDATA_0                                 0xD60308\n\n#define mmNIC2_QM0_CP_FENCE0_RDATA_1                                 0xD6030C\n\n#define mmNIC2_QM0_CP_FENCE0_RDATA_2                                 0xD60310\n\n#define mmNIC2_QM0_CP_FENCE0_RDATA_3                                 0xD60314\n\n#define mmNIC2_QM0_CP_FENCE0_RDATA_4                                 0xD60318\n\n#define mmNIC2_QM0_CP_FENCE1_RDATA_0                                 0xD6031C\n\n#define mmNIC2_QM0_CP_FENCE1_RDATA_1                                 0xD60320\n\n#define mmNIC2_QM0_CP_FENCE1_RDATA_2                                 0xD60324\n\n#define mmNIC2_QM0_CP_FENCE1_RDATA_3                                 0xD60328\n\n#define mmNIC2_QM0_CP_FENCE1_RDATA_4                                 0xD6032C\n\n#define mmNIC2_QM0_CP_FENCE2_RDATA_0                                 0xD60330\n\n#define mmNIC2_QM0_CP_FENCE2_RDATA_1                                 0xD60334\n\n#define mmNIC2_QM0_CP_FENCE2_RDATA_2                                 0xD60338\n\n#define mmNIC2_QM0_CP_FENCE2_RDATA_3                                 0xD6033C\n\n#define mmNIC2_QM0_CP_FENCE2_RDATA_4                                 0xD60340\n\n#define mmNIC2_QM0_CP_FENCE3_RDATA_0                                 0xD60344\n\n#define mmNIC2_QM0_CP_FENCE3_RDATA_1                                 0xD60348\n\n#define mmNIC2_QM0_CP_FENCE3_RDATA_2                                 0xD6034C\n\n#define mmNIC2_QM0_CP_FENCE3_RDATA_3                                 0xD60350\n\n#define mmNIC2_QM0_CP_FENCE3_RDATA_4                                 0xD60354\n\n#define mmNIC2_QM0_CP_FENCE0_CNT_0                                   0xD60358\n\n#define mmNIC2_QM0_CP_FENCE0_CNT_1                                   0xD6035C\n\n#define mmNIC2_QM0_CP_FENCE0_CNT_2                                   0xD60360\n\n#define mmNIC2_QM0_CP_FENCE0_CNT_3                                   0xD60364\n\n#define mmNIC2_QM0_CP_FENCE0_CNT_4                                   0xD60368\n\n#define mmNIC2_QM0_CP_FENCE1_CNT_0                                   0xD6036C\n\n#define mmNIC2_QM0_CP_FENCE1_CNT_1                                   0xD60370\n\n#define mmNIC2_QM0_CP_FENCE1_CNT_2                                   0xD60374\n\n#define mmNIC2_QM0_CP_FENCE1_CNT_3                                   0xD60378\n\n#define mmNIC2_QM0_CP_FENCE1_CNT_4                                   0xD6037C\n\n#define mmNIC2_QM0_CP_FENCE2_CNT_0                                   0xD60380\n\n#define mmNIC2_QM0_CP_FENCE2_CNT_1                                   0xD60384\n\n#define mmNIC2_QM0_CP_FENCE2_CNT_2                                   0xD60388\n\n#define mmNIC2_QM0_CP_FENCE2_CNT_3                                   0xD6038C\n\n#define mmNIC2_QM0_CP_FENCE2_CNT_4                                   0xD60390\n\n#define mmNIC2_QM0_CP_FENCE3_CNT_0                                   0xD60394\n\n#define mmNIC2_QM0_CP_FENCE3_CNT_1                                   0xD60398\n\n#define mmNIC2_QM0_CP_FENCE3_CNT_2                                   0xD6039C\n\n#define mmNIC2_QM0_CP_FENCE3_CNT_3                                   0xD603A0\n\n#define mmNIC2_QM0_CP_FENCE3_CNT_4                                   0xD603A4\n\n#define mmNIC2_QM0_CP_STS_0                                          0xD603A8\n\n#define mmNIC2_QM0_CP_STS_1                                          0xD603AC\n\n#define mmNIC2_QM0_CP_STS_2                                          0xD603B0\n\n#define mmNIC2_QM0_CP_STS_3                                          0xD603B4\n\n#define mmNIC2_QM0_CP_STS_4                                          0xD603B8\n\n#define mmNIC2_QM0_CP_CURRENT_INST_LO_0                              0xD603BC\n\n#define mmNIC2_QM0_CP_CURRENT_INST_LO_1                              0xD603C0\n\n#define mmNIC2_QM0_CP_CURRENT_INST_LO_2                              0xD603C4\n\n#define mmNIC2_QM0_CP_CURRENT_INST_LO_3                              0xD603C8\n\n#define mmNIC2_QM0_CP_CURRENT_INST_LO_4                              0xD603CC\n\n#define mmNIC2_QM0_CP_CURRENT_INST_HI_0                              0xD603D0\n\n#define mmNIC2_QM0_CP_CURRENT_INST_HI_1                              0xD603D4\n\n#define mmNIC2_QM0_CP_CURRENT_INST_HI_2                              0xD603D8\n\n#define mmNIC2_QM0_CP_CURRENT_INST_HI_3                              0xD603DC\n\n#define mmNIC2_QM0_CP_CURRENT_INST_HI_4                              0xD603E0\n\n#define mmNIC2_QM0_CP_BARRIER_CFG_0                                  0xD603F4\n\n#define mmNIC2_QM0_CP_BARRIER_CFG_1                                  0xD603F8\n\n#define mmNIC2_QM0_CP_BARRIER_CFG_2                                  0xD603FC\n\n#define mmNIC2_QM0_CP_BARRIER_CFG_3                                  0xD60400\n\n#define mmNIC2_QM0_CP_BARRIER_CFG_4                                  0xD60404\n\n#define mmNIC2_QM0_CP_DBG_0_0                                        0xD60408\n\n#define mmNIC2_QM0_CP_DBG_0_1                                        0xD6040C\n\n#define mmNIC2_QM0_CP_DBG_0_2                                        0xD60410\n\n#define mmNIC2_QM0_CP_DBG_0_3                                        0xD60414\n\n#define mmNIC2_QM0_CP_DBG_0_4                                        0xD60418\n\n#define mmNIC2_QM0_CP_ARUSER_31_11_0                                 0xD6041C\n\n#define mmNIC2_QM0_CP_ARUSER_31_11_1                                 0xD60420\n\n#define mmNIC2_QM0_CP_ARUSER_31_11_2                                 0xD60424\n\n#define mmNIC2_QM0_CP_ARUSER_31_11_3                                 0xD60428\n\n#define mmNIC2_QM0_CP_ARUSER_31_11_4                                 0xD6042C\n\n#define mmNIC2_QM0_CP_AWUSER_31_11_0                                 0xD60430\n\n#define mmNIC2_QM0_CP_AWUSER_31_11_1                                 0xD60434\n\n#define mmNIC2_QM0_CP_AWUSER_31_11_2                                 0xD60438\n\n#define mmNIC2_QM0_CP_AWUSER_31_11_3                                 0xD6043C\n\n#define mmNIC2_QM0_CP_AWUSER_31_11_4                                 0xD60440\n\n#define mmNIC2_QM0_ARB_CFG_0                                         0xD60A00\n\n#define mmNIC2_QM0_ARB_CHOISE_Q_PUSH                                 0xD60A04\n\n#define mmNIC2_QM0_ARB_WRR_WEIGHT_0                                  0xD60A08\n\n#define mmNIC2_QM0_ARB_WRR_WEIGHT_1                                  0xD60A0C\n\n#define mmNIC2_QM0_ARB_WRR_WEIGHT_2                                  0xD60A10\n\n#define mmNIC2_QM0_ARB_WRR_WEIGHT_3                                  0xD60A14\n\n#define mmNIC2_QM0_ARB_CFG_1                                         0xD60A18\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_0                              0xD60A20\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_1                              0xD60A24\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_2                              0xD60A28\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_3                              0xD60A2C\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_4                              0xD60A30\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_5                              0xD60A34\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_6                              0xD60A38\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_7                              0xD60A3C\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_8                              0xD60A40\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_9                              0xD60A44\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_10                             0xD60A48\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_11                             0xD60A4C\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_12                             0xD60A50\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_13                             0xD60A54\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_14                             0xD60A58\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_15                             0xD60A5C\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_16                             0xD60A60\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_17                             0xD60A64\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_18                             0xD60A68\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_19                             0xD60A6C\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_20                             0xD60A70\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_21                             0xD60A74\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_22                             0xD60A78\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_23                             0xD60A7C\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_24                             0xD60A80\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_25                             0xD60A84\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_26                             0xD60A88\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_27                             0xD60A8C\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_28                             0xD60A90\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_29                             0xD60A94\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_30                             0xD60A98\n\n#define mmNIC2_QM0_ARB_MST_AVAIL_CRED_31                             0xD60A9C\n\n#define mmNIC2_QM0_ARB_MST_CRED_INC                                  0xD60AA0\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_0                        0xD60AA4\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_1                        0xD60AA8\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_2                        0xD60AAC\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_3                        0xD60AB0\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_4                        0xD60AB4\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_5                        0xD60AB8\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_6                        0xD60ABC\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_7                        0xD60AC0\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_8                        0xD60AC4\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_9                        0xD60AC8\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_10                       0xD60ACC\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_11                       0xD60AD0\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_12                       0xD60AD4\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_13                       0xD60AD8\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_14                       0xD60ADC\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_15                       0xD60AE0\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_16                       0xD60AE4\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_17                       0xD60AE8\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_18                       0xD60AEC\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_19                       0xD60AF0\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_20                       0xD60AF4\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_21                       0xD60AF8\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_22                       0xD60AFC\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_23                       0xD60B00\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_24                       0xD60B04\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_25                       0xD60B08\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_26                       0xD60B0C\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_27                       0xD60B10\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_28                       0xD60B14\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_29                       0xD60B18\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_30                       0xD60B1C\n\n#define mmNIC2_QM0_ARB_MST_CHOISE_PUSH_OFST_31                       0xD60B20\n\n#define mmNIC2_QM0_ARB_SLV_MASTER_INC_CRED_OFST                      0xD60B28\n\n#define mmNIC2_QM0_ARB_MST_SLAVE_EN                                  0xD60B2C\n\n#define mmNIC2_QM0_ARB_MST_QUIET_PER                                 0xD60B34\n\n#define mmNIC2_QM0_ARB_SLV_CHOISE_WDT                                0xD60B38\n\n#define mmNIC2_QM0_ARB_SLV_ID                                        0xD60B3C\n\n#define mmNIC2_QM0_ARB_MSG_MAX_INFLIGHT                              0xD60B44\n\n#define mmNIC2_QM0_ARB_MSG_AWUSER_31_11                              0xD60B48\n\n#define mmNIC2_QM0_ARB_MSG_AWUSER_SEC_PROP                           0xD60B4C\n\n#define mmNIC2_QM0_ARB_MSG_AWUSER_NON_SEC_PROP                       0xD60B50\n\n#define mmNIC2_QM0_ARB_BASE_LO                                       0xD60B54\n\n#define mmNIC2_QM0_ARB_BASE_HI                                       0xD60B58\n\n#define mmNIC2_QM0_ARB_STATE_STS                                     0xD60B80\n\n#define mmNIC2_QM0_ARB_CHOISE_FULLNESS_STS                           0xD60B84\n\n#define mmNIC2_QM0_ARB_MSG_STS                                       0xD60B88\n\n#define mmNIC2_QM0_ARB_SLV_CHOISE_Q_HEAD                             0xD60B8C\n\n#define mmNIC2_QM0_ARB_ERR_CAUSE                                     0xD60B9C\n\n#define mmNIC2_QM0_ARB_ERR_MSG_EN                                    0xD60BA0\n\n#define mmNIC2_QM0_ARB_ERR_STS_DRP                                   0xD60BA8\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_0                                0xD60BB0\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_1                                0xD60BB4\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_2                                0xD60BB8\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_3                                0xD60BBC\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_4                                0xD60BC0\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_5                                0xD60BC4\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_6                                0xD60BC8\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_7                                0xD60BCC\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_8                                0xD60BD0\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_9                                0xD60BD4\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_10                               0xD60BD8\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_11                               0xD60BDC\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_12                               0xD60BE0\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_13                               0xD60BE4\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_14                               0xD60BE8\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_15                               0xD60BEC\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_16                               0xD60BF0\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_17                               0xD60BF4\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_18                               0xD60BF8\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_19                               0xD60BFC\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_20                               0xD60C00\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_21                               0xD60C04\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_22                               0xD60C08\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_23                               0xD60C0C\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_24                               0xD60C10\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_25                               0xD60C14\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_26                               0xD60C18\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_27                               0xD60C1C\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_28                               0xD60C20\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_29                               0xD60C24\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_30                               0xD60C28\n\n#define mmNIC2_QM0_ARB_MST_CRED_STS_31                               0xD60C2C\n\n#define mmNIC2_QM0_CGM_CFG                                           0xD60C70\n\n#define mmNIC2_QM0_CGM_STS                                           0xD60C74\n\n#define mmNIC2_QM0_CGM_CFG1                                          0xD60C78\n\n#define mmNIC2_QM0_LOCAL_RANGE_BASE                                  0xD60C80\n\n#define mmNIC2_QM0_LOCAL_RANGE_SIZE                                  0xD60C84\n\n#define mmNIC2_QM0_CSMR_STRICT_PRIO_CFG                              0xD60C90\n\n#define mmNIC2_QM0_HBW_RD_RATE_LIM_CFG_1                             0xD60C94\n\n#define mmNIC2_QM0_LBW_WR_RATE_LIM_CFG_0                             0xD60C98\n\n#define mmNIC2_QM0_LBW_WR_RATE_LIM_CFG_1                             0xD60C9C\n\n#define mmNIC2_QM0_HBW_RD_RATE_LIM_CFG_0                             0xD60CA0\n\n#define mmNIC2_QM0_GLBL_AXCACHE                                      0xD60CA4\n\n#define mmNIC2_QM0_IND_GW_APB_CFG                                    0xD60CB0\n\n#define mmNIC2_QM0_IND_GW_APB_WDATA                                  0xD60CB4\n\n#define mmNIC2_QM0_IND_GW_APB_RDATA                                  0xD60CB8\n\n#define mmNIC2_QM0_IND_GW_APB_STATUS                                 0xD60CBC\n\n#define mmNIC2_QM0_GLBL_ERR_ADDR_LO                                  0xD60CD0\n\n#define mmNIC2_QM0_GLBL_ERR_ADDR_HI                                  0xD60CD4\n\n#define mmNIC2_QM0_GLBL_ERR_WDATA                                    0xD60CD8\n\n#define mmNIC2_QM0_GLBL_MEM_INIT_BUSY                                0xD60D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}