
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003168  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003274  08003274  00013274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003298  08003298  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003298  08003298  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003298  08003298  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003298  08003298  00013298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800329c  0800329c  0001329c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080032a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000040c  20000070  08003310  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08003310  0002047c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a49d  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e8e  00000000  00000000  0002a536  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c58  00000000  00000000  0002c3c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b20  00000000  00000000  0002d020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175be  00000000  00000000  0002db40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc6e  00000000  00000000  000450fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082a15  00000000  00000000  00052d6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d5781  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f0c  00000000  00000000  000d57d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800325c 	.word	0x0800325c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800325c 	.word	0x0800325c

0800014c <isButtonPressed>:
int KeyReg2[NUM_BUTTONS] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
int KeyReg3[NUM_BUTTONS] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
int timerforKeyPress[NUM_BUTTONS] = {200, 200, 200, 200};

// Hàm kiểm tra nếu một nút được nhấn
int isButtonPressed(int button_index) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (Button_flag[button_index] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		Button_flag[button_index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	2000008c 	.word	0x2000008c

08000180 <subKeyProcess>:

// Hàm đặt cờ cho việc nhấn nút
void subKeyProcess(int button_index) {
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	Button_flag[button_index] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	2000008c 	.word	0x2000008c

080001a0 <getKeyInput>:

// Hàm lấy đầu vào cho tất cả các nút
void getKeyInput() {
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b086      	sub	sp, #24
 80001a4:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTONS; i++) {
 80001a6:	2300      	movs	r3, #0
 80001a8:	617b      	str	r3, [r7, #20]
 80001aa:	e012      	b.n	80001d2 <getKeyInput+0x32>
		KeyReg0[i] = KeyReg1[i];
 80001ac:	4a61      	ldr	r2, [pc, #388]	; (8000334 <getKeyInput+0x194>)
 80001ae:	697b      	ldr	r3, [r7, #20]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4960      	ldr	r1, [pc, #384]	; (8000338 <getKeyInput+0x198>)
 80001b6:	697b      	ldr	r3, [r7, #20]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 80001bc:	4a5f      	ldr	r2, [pc, #380]	; (800033c <getKeyInput+0x19c>)
 80001be:	697b      	ldr	r3, [r7, #20]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	495b      	ldr	r1, [pc, #364]	; (8000334 <getKeyInput+0x194>)
 80001c6:	697b      	ldr	r3, [r7, #20]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < NUM_BUTTONS; i++) {
 80001cc:	697b      	ldr	r3, [r7, #20]
 80001ce:	3301      	adds	r3, #1
 80001d0:	617b      	str	r3, [r7, #20]
 80001d2:	697b      	ldr	r3, [r7, #20]
 80001d4:	2b03      	cmp	r3, #3
 80001d6:	dde9      	ble.n	80001ac <getKeyInput+0xc>
	}

	// Đọc giá trị từng nút
	KeyReg2[0] = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 80001d8:	2102      	movs	r1, #2
 80001da:	4859      	ldr	r0, [pc, #356]	; (8000340 <getKeyInput+0x1a0>)
 80001dc:	f002 f812 	bl	8002204 <HAL_GPIO_ReadPin>
 80001e0:	4603      	mov	r3, r0
 80001e2:	461a      	mov	r2, r3
 80001e4:	4b55      	ldr	r3, [pc, #340]	; (800033c <getKeyInput+0x19c>)
 80001e6:	601a      	str	r2, [r3, #0]
	KeyReg2[1] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 80001e8:	2104      	movs	r1, #4
 80001ea:	4855      	ldr	r0, [pc, #340]	; (8000340 <getKeyInput+0x1a0>)
 80001ec:	f002 f80a 	bl	8002204 <HAL_GPIO_ReadPin>
 80001f0:	4603      	mov	r3, r0
 80001f2:	461a      	mov	r2, r3
 80001f4:	4b51      	ldr	r3, [pc, #324]	; (800033c <getKeyInput+0x19c>)
 80001f6:	605a      	str	r2, [r3, #4]
	KeyReg2[2] = HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);
 80001f8:	2108      	movs	r1, #8
 80001fa:	4851      	ldr	r0, [pc, #324]	; (8000340 <getKeyInput+0x1a0>)
 80001fc:	f002 f802 	bl	8002204 <HAL_GPIO_ReadPin>
 8000200:	4603      	mov	r3, r0
 8000202:	461a      	mov	r2, r3
 8000204:	4b4d      	ldr	r3, [pc, #308]	; (800033c <getKeyInput+0x19c>)
 8000206:	609a      	str	r2, [r3, #8]
	KeyReg2[3] = HAL_GPIO_ReadPin(Button_Test_GPIO_Port, Button_Test_Pin);
 8000208:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800020c:	484c      	ldr	r0, [pc, #304]	; (8000340 <getKeyInput+0x1a0>)
 800020e:	f001 fff9 	bl	8002204 <HAL_GPIO_ReadPin>
 8000212:	4603      	mov	r3, r0
 8000214:	461a      	mov	r2, r3
 8000216:	4b49      	ldr	r3, [pc, #292]	; (800033c <getKeyInput+0x19c>)
 8000218:	60da      	str	r2, [r3, #12]

	for (int i = 0; i < NUM_BUTTONS; i++) {
 800021a:	2300      	movs	r3, #0
 800021c:	613b      	str	r3, [r7, #16]
 800021e:	e04c      	b.n	80002ba <getKeyInput+0x11a>
		// Kiểm tra nếu trạng thái ổn định
		int stableState = (KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i]);
 8000220:	4a45      	ldr	r2, [pc, #276]	; (8000338 <getKeyInput+0x198>)
 8000222:	693b      	ldr	r3, [r7, #16]
 8000224:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000228:	4942      	ldr	r1, [pc, #264]	; (8000334 <getKeyInput+0x194>)
 800022a:	693b      	ldr	r3, [r7, #16]
 800022c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000230:	429a      	cmp	r2, r3
 8000232:	d10b      	bne.n	800024c <getKeyInput+0xac>
 8000234:	4a3f      	ldr	r2, [pc, #252]	; (8000334 <getKeyInput+0x194>)
 8000236:	693b      	ldr	r3, [r7, #16]
 8000238:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800023c:	493f      	ldr	r1, [pc, #252]	; (800033c <getKeyInput+0x19c>)
 800023e:	693b      	ldr	r3, [r7, #16]
 8000240:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000244:	429a      	cmp	r2, r3
 8000246:	d101      	bne.n	800024c <getKeyInput+0xac>
 8000248:	2301      	movs	r3, #1
 800024a:	e000      	b.n	800024e <getKeyInput+0xae>
 800024c:	2300      	movs	r3, #0
 800024e:	607b      	str	r3, [r7, #4]

		// Kiểm tra sự thay đổi trạng thái của nút
		int stateChanged = stableState && (KeyReg3[i] != KeyReg2[i]);
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	2b00      	cmp	r3, #0
 8000254:	d00b      	beq.n	800026e <getKeyInput+0xce>
 8000256:	4a3b      	ldr	r2, [pc, #236]	; (8000344 <getKeyInput+0x1a4>)
 8000258:	693b      	ldr	r3, [r7, #16]
 800025a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800025e:	4937      	ldr	r1, [pc, #220]	; (800033c <getKeyInput+0x19c>)
 8000260:	693b      	ldr	r3, [r7, #16]
 8000262:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000266:	429a      	cmp	r2, r3
 8000268:	d001      	beq.n	800026e <getKeyInput+0xce>
 800026a:	2301      	movs	r3, #1
 800026c:	e000      	b.n	8000270 <getKeyInput+0xd0>
 800026e:	2300      	movs	r3, #0
 8000270:	603b      	str	r3, [r7, #0]
		KeyReg3[i] = stateChanged ? KeyReg2[i] : KeyReg3[i];
 8000272:	683b      	ldr	r3, [r7, #0]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d004      	beq.n	8000282 <getKeyInput+0xe2>
 8000278:	4a30      	ldr	r2, [pc, #192]	; (800033c <getKeyInput+0x19c>)
 800027a:	693b      	ldr	r3, [r7, #16]
 800027c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000280:	e003      	b.n	800028a <getKeyInput+0xea>
 8000282:	4a30      	ldr	r2, [pc, #192]	; (8000344 <getKeyInput+0x1a4>)
 8000284:	693b      	ldr	r3, [r7, #16]
 8000286:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800028a:	492e      	ldr	r1, [pc, #184]	; (8000344 <getKeyInput+0x1a4>)
 800028c:	693a      	ldr	r2, [r7, #16]
 800028e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

		// Xử lý nhấn nút
		if (stateChanged && (KeyReg2[i] == PRESSED_STATE)) {
 8000292:	683b      	ldr	r3, [r7, #0]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d00d      	beq.n	80002b4 <getKeyInput+0x114>
 8000298:	4a28      	ldr	r2, [pc, #160]	; (800033c <getKeyInput+0x19c>)
 800029a:	693b      	ldr	r3, [r7, #16]
 800029c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d107      	bne.n	80002b4 <getKeyInput+0x114>
			subKeyProcess(i);
 80002a4:	6938      	ldr	r0, [r7, #16]
 80002a6:	f7ff ff6b 	bl	8000180 <subKeyProcess>
			timerforKeyPress[i] = 200;
 80002aa:	4a27      	ldr	r2, [pc, #156]	; (8000348 <getKeyInput+0x1a8>)
 80002ac:	693b      	ldr	r3, [r7, #16]
 80002ae:	21c8      	movs	r1, #200	; 0xc8
 80002b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_BUTTONS; i++) {
 80002b4:	693b      	ldr	r3, [r7, #16]
 80002b6:	3301      	adds	r3, #1
 80002b8:	613b      	str	r3, [r7, #16]
 80002ba:	693b      	ldr	r3, [r7, #16]
 80002bc:	2b03      	cmp	r3, #3
 80002be:	ddaf      	ble.n	8000220 <getKeyInput+0x80>
		}
	}

	for (int i = 0; i < NUM_BUTTONS; i++) {
 80002c0:	2300      	movs	r3, #0
 80002c2:	60fb      	str	r3, [r7, #12]
 80002c4:	e02e      	b.n	8000324 <getKeyInput+0x184>
		// Xử lý nhấn giữ (long press)
		int stablePressed = (KeyReg2[i] == PRESSED_STATE) && (timerforKeyPress[i] == 0);
 80002c6:	4a1d      	ldr	r2, [pc, #116]	; (800033c <getKeyInput+0x19c>)
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d107      	bne.n	80002e2 <getKeyInput+0x142>
 80002d2:	4a1d      	ldr	r2, [pc, #116]	; (8000348 <getKeyInput+0x1a8>)
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d101      	bne.n	80002e2 <getKeyInput+0x142>
 80002de:	2301      	movs	r3, #1
 80002e0:	e000      	b.n	80002e4 <getKeyInput+0x144>
 80002e2:	2300      	movs	r3, #0
 80002e4:	60bb      	str	r3, [r7, #8]
		if (stablePressed) {
 80002e6:	68bb      	ldr	r3, [r7, #8]
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d007      	beq.n	80002fc <getKeyInput+0x15c>
			subKeyProcess(i);
 80002ec:	68f8      	ldr	r0, [r7, #12]
 80002ee:	f7ff ff47 	bl	8000180 <subKeyProcess>
			timerforKeyPress[i] = 200;
 80002f2:	4a15      	ldr	r2, [pc, #84]	; (8000348 <getKeyInput+0x1a8>)
 80002f4:	68fb      	ldr	r3, [r7, #12]
 80002f6:	21c8      	movs	r1, #200	; 0xc8
 80002f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
		// Giảm bộ đếm nếu nút đang được nhấn
		timerforKeyPress[i] = (KeyReg2[i] == PRESSED_STATE) ? timerforKeyPress[i] - 1 : 200;
 80002fc:	4a0f      	ldr	r2, [pc, #60]	; (800033c <getKeyInput+0x19c>)
 80002fe:	68fb      	ldr	r3, [r7, #12]
 8000300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d105      	bne.n	8000314 <getKeyInput+0x174>
 8000308:	4a0f      	ldr	r2, [pc, #60]	; (8000348 <getKeyInput+0x1a8>)
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000310:	3b01      	subs	r3, #1
 8000312:	e000      	b.n	8000316 <getKeyInput+0x176>
 8000314:	23c8      	movs	r3, #200	; 0xc8
 8000316:	490c      	ldr	r1, [pc, #48]	; (8000348 <getKeyInput+0x1a8>)
 8000318:	68fa      	ldr	r2, [r7, #12]
 800031a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	for (int i = 0; i < NUM_BUTTONS; i++) {
 800031e:	68fb      	ldr	r3, [r7, #12]
 8000320:	3301      	adds	r3, #1
 8000322:	60fb      	str	r3, [r7, #12]
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	2b03      	cmp	r3, #3
 8000328:	ddcd      	ble.n	80002c6 <getKeyInput+0x126>
	}
}
 800032a:	bf00      	nop
 800032c:	bf00      	nop
 800032e:	3718      	adds	r7, #24
 8000330:	46bd      	mov	sp, r7
 8000332:	bd80      	pop	{r7, pc}
 8000334:	20000010 	.word	0x20000010
 8000338:	20000000 	.word	0x20000000
 800033c:	20000020 	.word	0x20000020
 8000340:	40010c00 	.word	0x40010c00
 8000344:	20000030 	.word	0x20000030
 8000348:	20000040 	.word	0x20000040

0800034c <fsm_automatic_run>:
 */

#include "fsm_automatic.h"
#include "global.h"

void fsm_automatic_run(){
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
	switch(status){
 8000350:	4b94      	ldr	r3, [pc, #592]	; (80005a4 <fsm_automatic_run+0x258>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	3b01      	subs	r3, #1
 8000356:	2b04      	cmp	r3, #4
 8000358:	f200 8119 	bhi.w	800058e <fsm_automatic_run+0x242>
 800035c:	a201      	add	r2, pc, #4	; (adr r2, 8000364 <fsm_automatic_run+0x18>)
 800035e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000362:	bf00      	nop
 8000364:	08000379 	.word	0x08000379
 8000368:	08000393 	.word	0x08000393
 800036c:	08000411 	.word	0x08000411
 8000370:	08000493 	.word	0x08000493
 8000374:	0800050f 	.word	0x0800050f
		case INIT:
			setINIT();
 8000378:	f000 fba0 	bl	8000abc <setINIT>
			INIT_TIME();
 800037c:	f001 f8ae 	bl	80014dc <INIT_TIME>
			status = AUTO_RED1_GREEN2;
 8000380:	4b88      	ldr	r3, [pc, #544]	; (80005a4 <fsm_automatic_run+0x258>)
 8000382:	2202      	movs	r2, #2
 8000384:	601a      	str	r2, [r3, #0]
			setTimer(1, 1000);
 8000386:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800038a:	2001      	movs	r0, #1
 800038c:	f001 fbe0 	bl	8001b50 <setTimer>
			break;
 8000390:	e106      	b.n	80005a0 <fsm_automatic_run+0x254>
		case AUTO_RED1_GREEN2:
			red1_green2();
 8000392:	f001 f8b9 	bl	8001508 <red1_green2>
			set7seg2(red_time);
 8000396:	4b84      	ldr	r3, [pc, #528]	; (80005a8 <fsm_automatic_run+0x25c>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4618      	mov	r0, r3
 800039c:	f000 ffa4 	bl	80012e8 <set7seg2>
			set7seg4(green_time);
 80003a0:	4b82      	ldr	r3, [pc, #520]	; (80005ac <fsm_automatic_run+0x260>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4618      	mov	r0, r3
 80003a6:	f001 f823 	bl	80013f0 <set7seg4>
			if(timer_flag[1] == 1){
 80003aa:	4b81      	ldr	r3, [pc, #516]	; (80005b0 <fsm_automatic_run+0x264>)
 80003ac:	685b      	ldr	r3, [r3, #4]
 80003ae:	2b01      	cmp	r3, #1
 80003b0:	d115      	bne.n	80003de <fsm_automatic_run+0x92>
				red_time --;
 80003b2:	4b7d      	ldr	r3, [pc, #500]	; (80005a8 <fsm_automatic_run+0x25c>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	3b01      	subs	r3, #1
 80003b8:	4a7b      	ldr	r2, [pc, #492]	; (80005a8 <fsm_automatic_run+0x25c>)
 80003ba:	6013      	str	r3, [r2, #0]
				green_time --;
 80003bc:	4b7b      	ldr	r3, [pc, #492]	; (80005ac <fsm_automatic_run+0x260>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	3b01      	subs	r3, #1
 80003c2:	4a7a      	ldr	r2, [pc, #488]	; (80005ac <fsm_automatic_run+0x260>)
 80003c4:	6013      	str	r3, [r2, #0]
				if(green_time == 0) status = AUTO_RED1_YELLOW2;
 80003c6:	4b79      	ldr	r3, [pc, #484]	; (80005ac <fsm_automatic_run+0x260>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d102      	bne.n	80003d4 <fsm_automatic_run+0x88>
 80003ce:	4b75      	ldr	r3, [pc, #468]	; (80005a4 <fsm_automatic_run+0x258>)
 80003d0:	2203      	movs	r2, #3
 80003d2:	601a      	str	r2, [r3, #0]
				setTimer(1, 1000);
 80003d4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003d8:	2001      	movs	r0, #1
 80003da:	f001 fbb9 	bl	8001b50 <setTimer>
			}
			if(isButtonPressed(1) == 1){
 80003de:	2001      	movs	r0, #1
 80003e0:	f7ff feb4 	bl	800014c <isButtonPressed>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b01      	cmp	r3, #1
 80003e8:	f040 80d3 	bne.w	8000592 <fsm_automatic_run+0x246>
				setINIT();
 80003ec:	f000 fb66 	bl	8000abc <setINIT>
				status = MAN_RED;
 80003f0:	4b6c      	ldr	r3, [pc, #432]	; (80005a4 <fsm_automatic_run+0x258>)
 80003f2:	2206      	movs	r2, #6
 80003f4:	601a      	str	r2, [r3, #0]
				setTimer(1, 999999);
 80003f6:	496f      	ldr	r1, [pc, #444]	; (80005b4 <fsm_automatic_run+0x268>)
 80003f8:	2001      	movs	r0, #1
 80003fa:	f001 fba9 	bl	8001b50 <setTimer>
				setTimer(2, 50);
 80003fe:	2132      	movs	r1, #50	; 0x32
 8000400:	2002      	movs	r0, #2
 8000402:	f001 fba5 	bl	8001b50 <setTimer>
				setTimer(3, 50);
 8000406:	2132      	movs	r1, #50	; 0x32
 8000408:	2003      	movs	r0, #3
 800040a:	f001 fba1 	bl	8001b50 <setTimer>
			}
			break;
 800040e:	e0c0      	b.n	8000592 <fsm_automatic_run+0x246>
		case AUTO_RED1_YELLOW2:
			red1_yellow2();
 8000410:	f001 f882 	bl	8001518 <red1_yellow2>
			set7seg2(red_time);
 8000414:	4b64      	ldr	r3, [pc, #400]	; (80005a8 <fsm_automatic_run+0x25c>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4618      	mov	r0, r3
 800041a:	f000 ff65 	bl	80012e8 <set7seg2>
			set7seg4(yellow_time);
 800041e:	4b66      	ldr	r3, [pc, #408]	; (80005b8 <fsm_automatic_run+0x26c>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	4618      	mov	r0, r3
 8000424:	f000 ffe4 	bl	80013f0 <set7seg4>
			if(timer_flag[1] == 1){
 8000428:	4b61      	ldr	r3, [pc, #388]	; (80005b0 <fsm_automatic_run+0x264>)
 800042a:	685b      	ldr	r3, [r3, #4]
 800042c:	2b01      	cmp	r3, #1
 800042e:	d117      	bne.n	8000460 <fsm_automatic_run+0x114>
				red_time --;
 8000430:	4b5d      	ldr	r3, [pc, #372]	; (80005a8 <fsm_automatic_run+0x25c>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	3b01      	subs	r3, #1
 8000436:	4a5c      	ldr	r2, [pc, #368]	; (80005a8 <fsm_automatic_run+0x25c>)
 8000438:	6013      	str	r3, [r2, #0]
				yellow_time --;
 800043a:	4b5f      	ldr	r3, [pc, #380]	; (80005b8 <fsm_automatic_run+0x26c>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	3b01      	subs	r3, #1
 8000440:	4a5d      	ldr	r2, [pc, #372]	; (80005b8 <fsm_automatic_run+0x26c>)
 8000442:	6013      	str	r3, [r2, #0]
				if(yellow_time == 0){
 8000444:	4b5c      	ldr	r3, [pc, #368]	; (80005b8 <fsm_automatic_run+0x26c>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	2b00      	cmp	r3, #0
 800044a:	d104      	bne.n	8000456 <fsm_automatic_run+0x10a>
					INIT_TIME();
 800044c:	f001 f846 	bl	80014dc <INIT_TIME>
					status = AUTO_GREEN1_RED2;
 8000450:	4b54      	ldr	r3, [pc, #336]	; (80005a4 <fsm_automatic_run+0x258>)
 8000452:	2204      	movs	r2, #4
 8000454:	601a      	str	r2, [r3, #0]
				}
				setTimer(1, 1000);
 8000456:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800045a:	2001      	movs	r0, #1
 800045c:	f001 fb78 	bl	8001b50 <setTimer>
			}
			if(isButtonPressed(1) == 1){
 8000460:	2001      	movs	r0, #1
 8000462:	f7ff fe73 	bl	800014c <isButtonPressed>
 8000466:	4603      	mov	r3, r0
 8000468:	2b01      	cmp	r3, #1
 800046a:	f040 8094 	bne.w	8000596 <fsm_automatic_run+0x24a>
				setINIT();
 800046e:	f000 fb25 	bl	8000abc <setINIT>
				status = MAN_RED;
 8000472:	4b4c      	ldr	r3, [pc, #304]	; (80005a4 <fsm_automatic_run+0x258>)
 8000474:	2206      	movs	r2, #6
 8000476:	601a      	str	r2, [r3, #0]
				setTimer(1, 999999);
 8000478:	494e      	ldr	r1, [pc, #312]	; (80005b4 <fsm_automatic_run+0x268>)
 800047a:	2001      	movs	r0, #1
 800047c:	f001 fb68 	bl	8001b50 <setTimer>
				setTimer(2, 50);
 8000480:	2132      	movs	r1, #50	; 0x32
 8000482:	2002      	movs	r0, #2
 8000484:	f001 fb64 	bl	8001b50 <setTimer>
				setTimer(3, 50);
 8000488:	2132      	movs	r1, #50	; 0x32
 800048a:	2003      	movs	r0, #3
 800048c:	f001 fb60 	bl	8001b50 <setTimer>
			}
			break;
 8000490:	e081      	b.n	8000596 <fsm_automatic_run+0x24a>
		case AUTO_GREEN1_RED2:
			green1_red2();
 8000492:	f001 f849 	bl	8001528 <green1_red2>
			set7seg2(green_time);
 8000496:	4b45      	ldr	r3, [pc, #276]	; (80005ac <fsm_automatic_run+0x260>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	4618      	mov	r0, r3
 800049c:	f000 ff24 	bl	80012e8 <set7seg2>
			set7seg4(red_time);
 80004a0:	4b41      	ldr	r3, [pc, #260]	; (80005a8 <fsm_automatic_run+0x25c>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4618      	mov	r0, r3
 80004a6:	f000 ffa3 	bl	80013f0 <set7seg4>
			if(timer_flag[1] == 1){
 80004aa:	4b41      	ldr	r3, [pc, #260]	; (80005b0 <fsm_automatic_run+0x264>)
 80004ac:	685b      	ldr	r3, [r3, #4]
 80004ae:	2b01      	cmp	r3, #1
 80004b0:	d115      	bne.n	80004de <fsm_automatic_run+0x192>
				green_time --;
 80004b2:	4b3e      	ldr	r3, [pc, #248]	; (80005ac <fsm_automatic_run+0x260>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	3b01      	subs	r3, #1
 80004b8:	4a3c      	ldr	r2, [pc, #240]	; (80005ac <fsm_automatic_run+0x260>)
 80004ba:	6013      	str	r3, [r2, #0]
				red_time --;
 80004bc:	4b3a      	ldr	r3, [pc, #232]	; (80005a8 <fsm_automatic_run+0x25c>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	3b01      	subs	r3, #1
 80004c2:	4a39      	ldr	r2, [pc, #228]	; (80005a8 <fsm_automatic_run+0x25c>)
 80004c4:	6013      	str	r3, [r2, #0]
				if(green_time == 0) status = AUTO_YELLOW1_RED2;
 80004c6:	4b39      	ldr	r3, [pc, #228]	; (80005ac <fsm_automatic_run+0x260>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d102      	bne.n	80004d4 <fsm_automatic_run+0x188>
 80004ce:	4b35      	ldr	r3, [pc, #212]	; (80005a4 <fsm_automatic_run+0x258>)
 80004d0:	2205      	movs	r2, #5
 80004d2:	601a      	str	r2, [r3, #0]
				setTimer(1, 1000);
 80004d4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004d8:	2001      	movs	r0, #1
 80004da:	f001 fb39 	bl	8001b50 <setTimer>
			}
			if(isButtonPressed(1) == 1){
 80004de:	2001      	movs	r0, #1
 80004e0:	f7ff fe34 	bl	800014c <isButtonPressed>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b01      	cmp	r3, #1
 80004e8:	d157      	bne.n	800059a <fsm_automatic_run+0x24e>
				setINIT();
 80004ea:	f000 fae7 	bl	8000abc <setINIT>
				status = MAN_RED;
 80004ee:	4b2d      	ldr	r3, [pc, #180]	; (80005a4 <fsm_automatic_run+0x258>)
 80004f0:	2206      	movs	r2, #6
 80004f2:	601a      	str	r2, [r3, #0]
				setTimer(1, 999999);
 80004f4:	492f      	ldr	r1, [pc, #188]	; (80005b4 <fsm_automatic_run+0x268>)
 80004f6:	2001      	movs	r0, #1
 80004f8:	f001 fb2a 	bl	8001b50 <setTimer>
				setTimer(2, 50);
 80004fc:	2132      	movs	r1, #50	; 0x32
 80004fe:	2002      	movs	r0, #2
 8000500:	f001 fb26 	bl	8001b50 <setTimer>
				setTimer(3, 50);
 8000504:	2132      	movs	r1, #50	; 0x32
 8000506:	2003      	movs	r0, #3
 8000508:	f001 fb22 	bl	8001b50 <setTimer>
			}
			break;
 800050c:	e045      	b.n	800059a <fsm_automatic_run+0x24e>
		case AUTO_YELLOW1_RED2:
			yellow1_red2();
 800050e:	f001 f813 	bl	8001538 <yellow1_red2>
			set7seg2(yellow_time);
 8000512:	4b29      	ldr	r3, [pc, #164]	; (80005b8 <fsm_automatic_run+0x26c>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4618      	mov	r0, r3
 8000518:	f000 fee6 	bl	80012e8 <set7seg2>
			set7seg4(red_time);
 800051c:	4b22      	ldr	r3, [pc, #136]	; (80005a8 <fsm_automatic_run+0x25c>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4618      	mov	r0, r3
 8000522:	f000 ff65 	bl	80013f0 <set7seg4>
			if(timer_flag[1] == 1){
 8000526:	4b22      	ldr	r3, [pc, #136]	; (80005b0 <fsm_automatic_run+0x264>)
 8000528:	685b      	ldr	r3, [r3, #4]
 800052a:	2b01      	cmp	r3, #1
 800052c:	d117      	bne.n	800055e <fsm_automatic_run+0x212>
				yellow_time --;
 800052e:	4b22      	ldr	r3, [pc, #136]	; (80005b8 <fsm_automatic_run+0x26c>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	3b01      	subs	r3, #1
 8000534:	4a20      	ldr	r2, [pc, #128]	; (80005b8 <fsm_automatic_run+0x26c>)
 8000536:	6013      	str	r3, [r2, #0]
				red_time --;
 8000538:	4b1b      	ldr	r3, [pc, #108]	; (80005a8 <fsm_automatic_run+0x25c>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	3b01      	subs	r3, #1
 800053e:	4a1a      	ldr	r2, [pc, #104]	; (80005a8 <fsm_automatic_run+0x25c>)
 8000540:	6013      	str	r3, [r2, #0]
				if(yellow_time == 0){
 8000542:	4b1d      	ldr	r3, [pc, #116]	; (80005b8 <fsm_automatic_run+0x26c>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	2b00      	cmp	r3, #0
 8000548:	d104      	bne.n	8000554 <fsm_automatic_run+0x208>
					INIT_TIME();
 800054a:	f000 ffc7 	bl	80014dc <INIT_TIME>
					status = AUTO_RED1_GREEN2;
 800054e:	4b15      	ldr	r3, [pc, #84]	; (80005a4 <fsm_automatic_run+0x258>)
 8000550:	2202      	movs	r2, #2
 8000552:	601a      	str	r2, [r3, #0]
				}
				setTimer(1, 1000);
 8000554:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000558:	2001      	movs	r0, #1
 800055a:	f001 faf9 	bl	8001b50 <setTimer>
			}
			if(isButtonPressed(1) == 1){
 800055e:	2001      	movs	r0, #1
 8000560:	f7ff fdf4 	bl	800014c <isButtonPressed>
 8000564:	4603      	mov	r3, r0
 8000566:	2b01      	cmp	r3, #1
 8000568:	d119      	bne.n	800059e <fsm_automatic_run+0x252>
				setINIT();
 800056a:	f000 faa7 	bl	8000abc <setINIT>
				status = MAN_RED;
 800056e:	4b0d      	ldr	r3, [pc, #52]	; (80005a4 <fsm_automatic_run+0x258>)
 8000570:	2206      	movs	r2, #6
 8000572:	601a      	str	r2, [r3, #0]
				setTimer(1, 999999);
 8000574:	490f      	ldr	r1, [pc, #60]	; (80005b4 <fsm_automatic_run+0x268>)
 8000576:	2001      	movs	r0, #1
 8000578:	f001 faea 	bl	8001b50 <setTimer>
				setTimer(2, 50);
 800057c:	2132      	movs	r1, #50	; 0x32
 800057e:	2002      	movs	r0, #2
 8000580:	f001 fae6 	bl	8001b50 <setTimer>
				setTimer(3, 50);
 8000584:	2132      	movs	r1, #50	; 0x32
 8000586:	2003      	movs	r0, #3
 8000588:	f001 fae2 	bl	8001b50 <setTimer>
			}
			break;
 800058c:	e007      	b.n	800059e <fsm_automatic_run+0x252>
		default:
			break;
 800058e:	bf00      	nop
 8000590:	e006      	b.n	80005a0 <fsm_automatic_run+0x254>
			break;
 8000592:	bf00      	nop
 8000594:	e004      	b.n	80005a0 <fsm_automatic_run+0x254>
			break;
 8000596:	bf00      	nop
 8000598:	e002      	b.n	80005a0 <fsm_automatic_run+0x254>
			break;
 800059a:	bf00      	nop
 800059c:	e000      	b.n	80005a0 <fsm_automatic_run+0x254>
			break;
 800059e:	bf00      	nop
	}
}
 80005a0:	bf00      	nop
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	2000009c 	.word	0x2000009c
 80005a8:	200000a4 	.word	0x200000a4
 80005ac:	200000a8 	.word	0x200000a8
 80005b0:	20000450 	.word	0x20000450
 80005b4:	000f423f 	.word	0x000f423f
 80005b8:	200000ac 	.word	0x200000ac

080005bc <fsm_manual_run>:
 */

#include "fsm_manual.h"
#include "global.h"

void fsm_manual_run(){
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
	switch(status){
 80005c0:	4b8e      	ldr	r3, [pc, #568]	; (80007fc <fsm_manual_run+0x240>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2b08      	cmp	r3, #8
 80005c6:	f000 809c 	beq.w	8000702 <fsm_manual_run+0x146>
 80005ca:	2b08      	cmp	r3, #8
 80005cc:	f300 810f 	bgt.w	80007ee <fsm_manual_run+0x232>
 80005d0:	2b06      	cmp	r3, #6
 80005d2:	d002      	beq.n	80005da <fsm_manual_run+0x1e>
 80005d4:	2b07      	cmp	r3, #7
 80005d6:	d04a      	beq.n	800066e <fsm_manual_run+0xb2>
					status = AUTO_RED1_GREEN2;
					setTimer(1, 1000);
				}
			}
		default:
			break;
 80005d8:	e109      	b.n	80007ee <fsm_manual_run+0x232>
			set7seg2(2);
 80005da:	2002      	movs	r0, #2
 80005dc:	f000 fe84 	bl	80012e8 <set7seg2>
			if(timer_flag[2] == 1) {
 80005e0:	4b87      	ldr	r3, [pc, #540]	; (8000800 <fsm_manual_run+0x244>)
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	2b01      	cmp	r3, #1
 80005e6:	d106      	bne.n	80005f6 <fsm_manual_run+0x3a>
				blinking_red();
 80005e8:	f000 ffae 	bl	8001548 <blinking_red>
				setTimer(2, 500);
 80005ec:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80005f0:	2002      	movs	r0, #2
 80005f2:	f001 faad 	bl	8001b50 <setTimer>
			if(timer_flag[3] == 1){
 80005f6:	4b82      	ldr	r3, [pc, #520]	; (8000800 <fsm_manual_run+0x244>)
 80005f8:	68db      	ldr	r3, [r3, #12]
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d108      	bne.n	8000610 <fsm_manual_run+0x54>
				led7_segment_display_2(count);
 80005fe:	4b81      	ldr	r3, [pc, #516]	; (8000804 <fsm_manual_run+0x248>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4618      	mov	r0, r3
 8000604:	f000 ff36 	bl	8001474 <led7_segment_display_2>
				setTimer(3, 50);
 8000608:	2132      	movs	r1, #50	; 0x32
 800060a:	2003      	movs	r0, #3
 800060c:	f001 faa0 	bl	8001b50 <setTimer>
			if(isButtonPressed(1) == 1){
 8000610:	2001      	movs	r0, #1
 8000612:	f7ff fd9b 	bl	800014c <isButtonPressed>
 8000616:	4603      	mov	r3, r0
 8000618:	2b01      	cmp	r3, #1
 800061a:	d107      	bne.n	800062c <fsm_manual_run+0x70>
				count = 1;
 800061c:	4b79      	ldr	r3, [pc, #484]	; (8000804 <fsm_manual_run+0x248>)
 800061e:	2201      	movs	r2, #1
 8000620:	601a      	str	r2, [r3, #0]
				setINIT();
 8000622:	f000 fa4b 	bl	8000abc <setINIT>
				status = MAN_GREEN;
 8000626:	4b75      	ldr	r3, [pc, #468]	; (80007fc <fsm_manual_run+0x240>)
 8000628:	2207      	movs	r2, #7
 800062a:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(2) == 1){
 800062c:	2002      	movs	r0, #2
 800062e:	f7ff fd8d 	bl	800014c <isButtonPressed>
 8000632:	4603      	mov	r3, r0
 8000634:	2b01      	cmp	r3, #1
 8000636:	d10b      	bne.n	8000650 <fsm_manual_run+0x94>
				if (count > 99) {
 8000638:	4b72      	ldr	r3, [pc, #456]	; (8000804 <fsm_manual_run+0x248>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	2b63      	cmp	r3, #99	; 0x63
 800063e:	dd02      	ble.n	8000646 <fsm_manual_run+0x8a>
					count = 1;
 8000640:	4b70      	ldr	r3, [pc, #448]	; (8000804 <fsm_manual_run+0x248>)
 8000642:	2201      	movs	r2, #1
 8000644:	601a      	str	r2, [r3, #0]
				count++;
 8000646:	4b6f      	ldr	r3, [pc, #444]	; (8000804 <fsm_manual_run+0x248>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	3301      	adds	r3, #1
 800064c:	4a6d      	ldr	r2, [pc, #436]	; (8000804 <fsm_manual_run+0x248>)
 800064e:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(3) == 1){
 8000650:	2003      	movs	r0, #3
 8000652:	f7ff fd7b 	bl	800014c <isButtonPressed>
 8000656:	4603      	mov	r3, r0
 8000658:	2b01      	cmp	r3, #1
 800065a:	f040 80ca 	bne.w	80007f2 <fsm_manual_run+0x236>
				new_red_time = count;
 800065e:	4b69      	ldr	r3, [pc, #420]	; (8000804 <fsm_manual_run+0x248>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4a69      	ldr	r2, [pc, #420]	; (8000808 <fsm_manual_run+0x24c>)
 8000664:	6013      	str	r3, [r2, #0]
				count = 1;
 8000666:	4b67      	ldr	r3, [pc, #412]	; (8000804 <fsm_manual_run+0x248>)
 8000668:	2201      	movs	r2, #1
 800066a:	601a      	str	r2, [r3, #0]
			break;
 800066c:	e0c1      	b.n	80007f2 <fsm_manual_run+0x236>
			set7seg2(3);
 800066e:	2003      	movs	r0, #3
 8000670:	f000 fe3a 	bl	80012e8 <set7seg2>
			if(timer_flag[2] == 1){
 8000674:	4b62      	ldr	r3, [pc, #392]	; (8000800 <fsm_manual_run+0x244>)
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	2b01      	cmp	r3, #1
 800067a:	d106      	bne.n	800068a <fsm_manual_run+0xce>
				blinking_green();
 800067c:	f000 ff74 	bl	8001568 <blinking_green>
				setTimer(2, 1000);
 8000680:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000684:	2002      	movs	r0, #2
 8000686:	f001 fa63 	bl	8001b50 <setTimer>
			if(timer_flag[3] == 1){
 800068a:	4b5d      	ldr	r3, [pc, #372]	; (8000800 <fsm_manual_run+0x244>)
 800068c:	68db      	ldr	r3, [r3, #12]
 800068e:	2b01      	cmp	r3, #1
 8000690:	d108      	bne.n	80006a4 <fsm_manual_run+0xe8>
				led7_segment_display_2(count);
 8000692:	4b5c      	ldr	r3, [pc, #368]	; (8000804 <fsm_manual_run+0x248>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4618      	mov	r0, r3
 8000698:	f000 feec 	bl	8001474 <led7_segment_display_2>
				setTimer(3, 50);
 800069c:	2132      	movs	r1, #50	; 0x32
 800069e:	2003      	movs	r0, #3
 80006a0:	f001 fa56 	bl	8001b50 <setTimer>
			if(isButtonPressed(1) == 1){
 80006a4:	2001      	movs	r0, #1
 80006a6:	f7ff fd51 	bl	800014c <isButtonPressed>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d107      	bne.n	80006c0 <fsm_manual_run+0x104>
				count = 1;
 80006b0:	4b54      	ldr	r3, [pc, #336]	; (8000804 <fsm_manual_run+0x248>)
 80006b2:	2201      	movs	r2, #1
 80006b4:	601a      	str	r2, [r3, #0]
				setINIT();
 80006b6:	f000 fa01 	bl	8000abc <setINIT>
				status = MAN_YELLOW;
 80006ba:	4b50      	ldr	r3, [pc, #320]	; (80007fc <fsm_manual_run+0x240>)
 80006bc:	2208      	movs	r2, #8
 80006be:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(2) == 1){
 80006c0:	2002      	movs	r0, #2
 80006c2:	f7ff fd43 	bl	800014c <isButtonPressed>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d10b      	bne.n	80006e4 <fsm_manual_run+0x128>
				if (count > 99) {
 80006cc:	4b4d      	ldr	r3, [pc, #308]	; (8000804 <fsm_manual_run+0x248>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2b63      	cmp	r3, #99	; 0x63
 80006d2:	dd02      	ble.n	80006da <fsm_manual_run+0x11e>
					count = 1;
 80006d4:	4b4b      	ldr	r3, [pc, #300]	; (8000804 <fsm_manual_run+0x248>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	601a      	str	r2, [r3, #0]
				count++;
 80006da:	4b4a      	ldr	r3, [pc, #296]	; (8000804 <fsm_manual_run+0x248>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	3301      	adds	r3, #1
 80006e0:	4a48      	ldr	r2, [pc, #288]	; (8000804 <fsm_manual_run+0x248>)
 80006e2:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(3) == 1){
 80006e4:	2003      	movs	r0, #3
 80006e6:	f7ff fd31 	bl	800014c <isButtonPressed>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	f040 8082 	bne.w	80007f6 <fsm_manual_run+0x23a>
				new_green_time = count;
 80006f2:	4b44      	ldr	r3, [pc, #272]	; (8000804 <fsm_manual_run+0x248>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a45      	ldr	r2, [pc, #276]	; (800080c <fsm_manual_run+0x250>)
 80006f8:	6013      	str	r3, [r2, #0]
				count = 1;
 80006fa:	4b42      	ldr	r3, [pc, #264]	; (8000804 <fsm_manual_run+0x248>)
 80006fc:	2201      	movs	r2, #1
 80006fe:	601a      	str	r2, [r3, #0]
			break;
 8000700:	e079      	b.n	80007f6 <fsm_manual_run+0x23a>
			set7seg2(4);
 8000702:	2004      	movs	r0, #4
 8000704:	f000 fdf0 	bl	80012e8 <set7seg2>
			if(timer_flag[2] == 1){
 8000708:	4b3d      	ldr	r3, [pc, #244]	; (8000800 <fsm_manual_run+0x244>)
 800070a:	689b      	ldr	r3, [r3, #8]
 800070c:	2b01      	cmp	r3, #1
 800070e:	d106      	bne.n	800071e <fsm_manual_run+0x162>
				blinking_yellow();
 8000710:	f000 ff3a 	bl	8001588 <blinking_yellow>
				setTimer(2, 1000);
 8000714:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000718:	2002      	movs	r0, #2
 800071a:	f001 fa19 	bl	8001b50 <setTimer>
			if(timer_flag[3] == 1){
 800071e:	4b38      	ldr	r3, [pc, #224]	; (8000800 <fsm_manual_run+0x244>)
 8000720:	68db      	ldr	r3, [r3, #12]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d108      	bne.n	8000738 <fsm_manual_run+0x17c>
				led7_segment_display_2(count);
 8000726:	4b37      	ldr	r3, [pc, #220]	; (8000804 <fsm_manual_run+0x248>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4618      	mov	r0, r3
 800072c:	f000 fea2 	bl	8001474 <led7_segment_display_2>
				setTimer(3, 50);
 8000730:	2132      	movs	r1, #50	; 0x32
 8000732:	2003      	movs	r0, #3
 8000734:	f001 fa0c 	bl	8001b50 <setTimer>
			if(isButtonPressed(1) == 1){
 8000738:	2001      	movs	r0, #1
 800073a:	f7ff fd07 	bl	800014c <isButtonPressed>
 800073e:	4603      	mov	r3, r0
 8000740:	2b01      	cmp	r3, #1
 8000742:	d10e      	bne.n	8000762 <fsm_manual_run+0x1a6>
				count = 1;
 8000744:	4b2f      	ldr	r3, [pc, #188]	; (8000804 <fsm_manual_run+0x248>)
 8000746:	2201      	movs	r2, #1
 8000748:	601a      	str	r2, [r3, #0]
				INIT_TIME();
 800074a:	f000 fec7 	bl	80014dc <INIT_TIME>
				setINIT();
 800074e:	f000 f9b5 	bl	8000abc <setINIT>
				status = AUTO_RED1_GREEN2;
 8000752:	4b2a      	ldr	r3, [pc, #168]	; (80007fc <fsm_manual_run+0x240>)
 8000754:	2202      	movs	r2, #2
 8000756:	601a      	str	r2, [r3, #0]
				setTimer(1, 1000);
 8000758:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800075c:	2001      	movs	r0, #1
 800075e:	f001 f9f7 	bl	8001b50 <setTimer>
			if(isButtonPressed(2) == 1){
 8000762:	2002      	movs	r0, #2
 8000764:	f7ff fcf2 	bl	800014c <isButtonPressed>
 8000768:	4603      	mov	r3, r0
 800076a:	2b01      	cmp	r3, #1
 800076c:	d10b      	bne.n	8000786 <fsm_manual_run+0x1ca>
				if (count > 99) {
 800076e:	4b25      	ldr	r3, [pc, #148]	; (8000804 <fsm_manual_run+0x248>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	2b63      	cmp	r3, #99	; 0x63
 8000774:	dd02      	ble.n	800077c <fsm_manual_run+0x1c0>
					count = 1;
 8000776:	4b23      	ldr	r3, [pc, #140]	; (8000804 <fsm_manual_run+0x248>)
 8000778:	2201      	movs	r2, #1
 800077a:	601a      	str	r2, [r3, #0]
				count++;
 800077c:	4b21      	ldr	r3, [pc, #132]	; (8000804 <fsm_manual_run+0x248>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	3301      	adds	r3, #1
 8000782:	4a20      	ldr	r2, [pc, #128]	; (8000804 <fsm_manual_run+0x248>)
 8000784:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(3) == 1){
 8000786:	2003      	movs	r0, #3
 8000788:	f7ff fce0 	bl	800014c <isButtonPressed>
 800078c:	4603      	mov	r3, r0
 800078e:	2b01      	cmp	r3, #1
 8000790:	d12d      	bne.n	80007ee <fsm_manual_run+0x232>
				new_yellow_time = count;
 8000792:	4b1c      	ldr	r3, [pc, #112]	; (8000804 <fsm_manual_run+0x248>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a1e      	ldr	r2, [pc, #120]	; (8000810 <fsm_manual_run+0x254>)
 8000798:	6013      	str	r3, [r2, #0]
				if(new_red_time = new_green_time + new_yellow_time){
 800079a:	4b1c      	ldr	r3, [pc, #112]	; (800080c <fsm_manual_run+0x250>)
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	4b1c      	ldr	r3, [pc, #112]	; (8000810 <fsm_manual_run+0x254>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4413      	add	r3, r2
 80007a4:	4a18      	ldr	r2, [pc, #96]	; (8000808 <fsm_manual_run+0x24c>)
 80007a6:	6013      	str	r3, [r2, #0]
 80007a8:	4b17      	ldr	r3, [pc, #92]	; (8000808 <fsm_manual_run+0x24c>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d00f      	beq.n	80007d0 <fsm_manual_run+0x214>
					INIT_TIME();
 80007b0:	f000 fe94 	bl	80014dc <INIT_TIME>
					count = 1;
 80007b4:	4b13      	ldr	r3, [pc, #76]	; (8000804 <fsm_manual_run+0x248>)
 80007b6:	2201      	movs	r2, #1
 80007b8:	601a      	str	r2, [r3, #0]
					setINIT();
 80007ba:	f000 f97f 	bl	8000abc <setINIT>
					status = SETTING_INIT;
 80007be:	4b0f      	ldr	r3, [pc, #60]	; (80007fc <fsm_manual_run+0x240>)
 80007c0:	2209      	movs	r2, #9
 80007c2:	601a      	str	r2, [r3, #0]
					setTimer(1, 1000);
 80007c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80007c8:	2001      	movs	r0, #1
 80007ca:	f001 f9c1 	bl	8001b50 <setTimer>
			break;
 80007ce:	e00e      	b.n	80007ee <fsm_manual_run+0x232>
					INIT_TIME();
 80007d0:	f000 fe84 	bl	80014dc <INIT_TIME>
					count = 1;
 80007d4:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <fsm_manual_run+0x248>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	601a      	str	r2, [r3, #0]
					setINIT();
 80007da:	f000 f96f 	bl	8000abc <setINIT>
					status = AUTO_RED1_GREEN2;
 80007de:	4b07      	ldr	r3, [pc, #28]	; (80007fc <fsm_manual_run+0x240>)
 80007e0:	2202      	movs	r2, #2
 80007e2:	601a      	str	r2, [r3, #0]
					setTimer(1, 1000);
 80007e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80007e8:	2001      	movs	r0, #1
 80007ea:	f001 f9b1 	bl	8001b50 <setTimer>
			break;
 80007ee:	bf00      	nop
 80007f0:	e002      	b.n	80007f8 <fsm_manual_run+0x23c>
			break;
 80007f2:	bf00      	nop
 80007f4:	e000      	b.n	80007f8 <fsm_manual_run+0x23c>
			break;
 80007f6:	bf00      	nop
	}
}
 80007f8:	bf00      	nop
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	2000009c 	.word	0x2000009c
 8000800:	20000450 	.word	0x20000450
 8000804:	20000050 	.word	0x20000050
 8000808:	20000054 	.word	0x20000054
 800080c:	20000058 	.word	0x20000058
 8000810:	2000005c 	.word	0x2000005c

08000814 <fsm_setting_run>:
 */

#include "fsm_setting.h"
#include "global.h"

void fsm_setting_run(){
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
	switch(status){
 8000818:	4b9f      	ldr	r3, [pc, #636]	; (8000a98 <fsm_setting_run+0x284>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	3b09      	subs	r3, #9
 800081e:	2b04      	cmp	r3, #4
 8000820:	f200 812f 	bhi.w	8000a82 <fsm_setting_run+0x26e>
 8000824:	a201      	add	r2, pc, #4	; (adr r2, 800082c <fsm_setting_run+0x18>)
 8000826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800082a:	bf00      	nop
 800082c:	08000841 	.word	0x08000841
 8000830:	0800085f 	.word	0x0800085f
 8000834:	080008dd 	.word	0x080008dd
 8000838:	08000973 	.word	0x08000973
 800083c:	080009ef 	.word	0x080009ef
		case SETTING_INIT:
			const_x = new_red_time;
 8000840:	4b96      	ldr	r3, [pc, #600]	; (8000a9c <fsm_setting_run+0x288>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a96      	ldr	r2, [pc, #600]	; (8000aa0 <fsm_setting_run+0x28c>)
 8000846:	6013      	str	r3, [r2, #0]
			const_y = new_green_time;
 8000848:	4b96      	ldr	r3, [pc, #600]	; (8000aa4 <fsm_setting_run+0x290>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a96      	ldr	r2, [pc, #600]	; (8000aa8 <fsm_setting_run+0x294>)
 800084e:	6013      	str	r3, [r2, #0]
			const_z = new_yellow_time;
 8000850:	4b96      	ldr	r3, [pc, #600]	; (8000aac <fsm_setting_run+0x298>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a96      	ldr	r2, [pc, #600]	; (8000ab0 <fsm_setting_run+0x29c>)
 8000856:	6013      	str	r3, [r2, #0]
			status = SETTING_RED1_GREEN2;
 8000858:	4b8f      	ldr	r3, [pc, #572]	; (8000a98 <fsm_setting_run+0x284>)
 800085a:	220a      	movs	r2, #10
 800085c:	601a      	str	r2, [r3, #0]
		case SETTING_RED1_GREEN2:
			red1_green2();
 800085e:	f000 fe53 	bl	8001508 <red1_green2>
			set7seg2(new_red_time);
 8000862:	4b8e      	ldr	r3, [pc, #568]	; (8000a9c <fsm_setting_run+0x288>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4618      	mov	r0, r3
 8000868:	f000 fd3e 	bl	80012e8 <set7seg2>
			set7seg4(new_green_time);
 800086c:	4b8d      	ldr	r3, [pc, #564]	; (8000aa4 <fsm_setting_run+0x290>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4618      	mov	r0, r3
 8000872:	f000 fdbd 	bl	80013f0 <set7seg4>
			if(timer_flag[1] == 1){
 8000876:	4b8f      	ldr	r3, [pc, #572]	; (8000ab4 <fsm_setting_run+0x2a0>)
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	2b01      	cmp	r3, #1
 800087c:	d115      	bne.n	80008aa <fsm_setting_run+0x96>
				new_red_time --;
 800087e:	4b87      	ldr	r3, [pc, #540]	; (8000a9c <fsm_setting_run+0x288>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	3b01      	subs	r3, #1
 8000884:	4a85      	ldr	r2, [pc, #532]	; (8000a9c <fsm_setting_run+0x288>)
 8000886:	6013      	str	r3, [r2, #0]
				new_green_time --;
 8000888:	4b86      	ldr	r3, [pc, #536]	; (8000aa4 <fsm_setting_run+0x290>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	3b01      	subs	r3, #1
 800088e:	4a85      	ldr	r2, [pc, #532]	; (8000aa4 <fsm_setting_run+0x290>)
 8000890:	6013      	str	r3, [r2, #0]
				if(new_green_time == 0) status = SETTING_RED1_YELLOW2;
 8000892:	4b84      	ldr	r3, [pc, #528]	; (8000aa4 <fsm_setting_run+0x290>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d102      	bne.n	80008a0 <fsm_setting_run+0x8c>
 800089a:	4b7f      	ldr	r3, [pc, #508]	; (8000a98 <fsm_setting_run+0x284>)
 800089c:	220b      	movs	r2, #11
 800089e:	601a      	str	r2, [r3, #0]
				setTimer(1, 1000);
 80008a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80008a4:	2001      	movs	r0, #1
 80008a6:	f001 f953 	bl	8001b50 <setTimer>
			}
			if(isButtonPressed(1) == 1){
 80008aa:	2001      	movs	r0, #1
 80008ac:	f7ff fc4e 	bl	800014c <isButtonPressed>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	f040 80e7 	bne.w	8000a86 <fsm_setting_run+0x272>
				setINIT();
 80008b8:	f000 f900 	bl	8000abc <setINIT>
				status = MAN_RED;
 80008bc:	4b76      	ldr	r3, [pc, #472]	; (8000a98 <fsm_setting_run+0x284>)
 80008be:	2206      	movs	r2, #6
 80008c0:	601a      	str	r2, [r3, #0]
				setTimer(1, 999999);
 80008c2:	497d      	ldr	r1, [pc, #500]	; (8000ab8 <fsm_setting_run+0x2a4>)
 80008c4:	2001      	movs	r0, #1
 80008c6:	f001 f943 	bl	8001b50 <setTimer>
				setTimer(2, 50);
 80008ca:	2132      	movs	r1, #50	; 0x32
 80008cc:	2002      	movs	r0, #2
 80008ce:	f001 f93f 	bl	8001b50 <setTimer>
				setTimer(3, 50);
 80008d2:	2132      	movs	r1, #50	; 0x32
 80008d4:	2003      	movs	r0, #3
 80008d6:	f001 f93b 	bl	8001b50 <setTimer>
			}
			break;
 80008da:	e0d4      	b.n	8000a86 <fsm_setting_run+0x272>
		case SETTING_RED1_YELLOW2:
			red1_yellow2();
 80008dc:	f000 fe1c 	bl	8001518 <red1_yellow2>
			set7seg2(new_red_time);
 80008e0:	4b6e      	ldr	r3, [pc, #440]	; (8000a9c <fsm_setting_run+0x288>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4618      	mov	r0, r3
 80008e6:	f000 fcff 	bl	80012e8 <set7seg2>
			set7seg4(new_yellow_time);
 80008ea:	4b70      	ldr	r3, [pc, #448]	; (8000aac <fsm_setting_run+0x298>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4618      	mov	r0, r3
 80008f0:	f000 fd7e 	bl	80013f0 <set7seg4>
			if(timer_flag[1] == 1){
 80008f4:	4b6f      	ldr	r3, [pc, #444]	; (8000ab4 <fsm_setting_run+0x2a0>)
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d121      	bne.n	8000940 <fsm_setting_run+0x12c>
				new_red_time --;
 80008fc:	4b67      	ldr	r3, [pc, #412]	; (8000a9c <fsm_setting_run+0x288>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	3b01      	subs	r3, #1
 8000902:	4a66      	ldr	r2, [pc, #408]	; (8000a9c <fsm_setting_run+0x288>)
 8000904:	6013      	str	r3, [r2, #0]
				new_yellow_time --;
 8000906:	4b69      	ldr	r3, [pc, #420]	; (8000aac <fsm_setting_run+0x298>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	3b01      	subs	r3, #1
 800090c:	4a67      	ldr	r2, [pc, #412]	; (8000aac <fsm_setting_run+0x298>)
 800090e:	6013      	str	r3, [r2, #0]
				if(new_yellow_time == 0){
 8000910:	4b66      	ldr	r3, [pc, #408]	; (8000aac <fsm_setting_run+0x298>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d10e      	bne.n	8000936 <fsm_setting_run+0x122>
					new_red_time = const_x;
 8000918:	4b61      	ldr	r3, [pc, #388]	; (8000aa0 <fsm_setting_run+0x28c>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a5f      	ldr	r2, [pc, #380]	; (8000a9c <fsm_setting_run+0x288>)
 800091e:	6013      	str	r3, [r2, #0]
				    new_green_time = const_y;
 8000920:	4b61      	ldr	r3, [pc, #388]	; (8000aa8 <fsm_setting_run+0x294>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a5f      	ldr	r2, [pc, #380]	; (8000aa4 <fsm_setting_run+0x290>)
 8000926:	6013      	str	r3, [r2, #0]
				    new_yellow_time = const_z;
 8000928:	4b61      	ldr	r3, [pc, #388]	; (8000ab0 <fsm_setting_run+0x29c>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a5f      	ldr	r2, [pc, #380]	; (8000aac <fsm_setting_run+0x298>)
 800092e:	6013      	str	r3, [r2, #0]
					status = SETTING_GREEN1_RED2;
 8000930:	4b59      	ldr	r3, [pc, #356]	; (8000a98 <fsm_setting_run+0x284>)
 8000932:	220c      	movs	r2, #12
 8000934:	601a      	str	r2, [r3, #0]
				}
				setTimer(1, 1000);
 8000936:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800093a:	2001      	movs	r0, #1
 800093c:	f001 f908 	bl	8001b50 <setTimer>
			}
			if(isButtonPressed(1) == 1){
 8000940:	2001      	movs	r0, #1
 8000942:	f7ff fc03 	bl	800014c <isButtonPressed>
 8000946:	4603      	mov	r3, r0
 8000948:	2b01      	cmp	r3, #1
 800094a:	f040 809e 	bne.w	8000a8a <fsm_setting_run+0x276>
				setINIT();
 800094e:	f000 f8b5 	bl	8000abc <setINIT>
				status = MAN_RED;
 8000952:	4b51      	ldr	r3, [pc, #324]	; (8000a98 <fsm_setting_run+0x284>)
 8000954:	2206      	movs	r2, #6
 8000956:	601a      	str	r2, [r3, #0]
				setTimer(1, 999999);
 8000958:	4957      	ldr	r1, [pc, #348]	; (8000ab8 <fsm_setting_run+0x2a4>)
 800095a:	2001      	movs	r0, #1
 800095c:	f001 f8f8 	bl	8001b50 <setTimer>
				setTimer(2, 50);
 8000960:	2132      	movs	r1, #50	; 0x32
 8000962:	2002      	movs	r0, #2
 8000964:	f001 f8f4 	bl	8001b50 <setTimer>
				setTimer(3, 50);
 8000968:	2132      	movs	r1, #50	; 0x32
 800096a:	2003      	movs	r0, #3
 800096c:	f001 f8f0 	bl	8001b50 <setTimer>
			}
			break;
 8000970:	e08b      	b.n	8000a8a <fsm_setting_run+0x276>
		case SETTING_GREEN1_RED2:
			green1_red2();
 8000972:	f000 fdd9 	bl	8001528 <green1_red2>
			set7seg2(new_green_time);
 8000976:	4b4b      	ldr	r3, [pc, #300]	; (8000aa4 <fsm_setting_run+0x290>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4618      	mov	r0, r3
 800097c:	f000 fcb4 	bl	80012e8 <set7seg2>
			set7seg4(new_red_time);
 8000980:	4b46      	ldr	r3, [pc, #280]	; (8000a9c <fsm_setting_run+0x288>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4618      	mov	r0, r3
 8000986:	f000 fd33 	bl	80013f0 <set7seg4>
			if(timer_flag[1] == 1){
 800098a:	4b4a      	ldr	r3, [pc, #296]	; (8000ab4 <fsm_setting_run+0x2a0>)
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	2b01      	cmp	r3, #1
 8000990:	d115      	bne.n	80009be <fsm_setting_run+0x1aa>
				new_green_time --;
 8000992:	4b44      	ldr	r3, [pc, #272]	; (8000aa4 <fsm_setting_run+0x290>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	3b01      	subs	r3, #1
 8000998:	4a42      	ldr	r2, [pc, #264]	; (8000aa4 <fsm_setting_run+0x290>)
 800099a:	6013      	str	r3, [r2, #0]
				new_red_time --;
 800099c:	4b3f      	ldr	r3, [pc, #252]	; (8000a9c <fsm_setting_run+0x288>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	3b01      	subs	r3, #1
 80009a2:	4a3e      	ldr	r2, [pc, #248]	; (8000a9c <fsm_setting_run+0x288>)
 80009a4:	6013      	str	r3, [r2, #0]
				if(new_green_time == 0) status = SETTING_YELLOW1_RED2;
 80009a6:	4b3f      	ldr	r3, [pc, #252]	; (8000aa4 <fsm_setting_run+0x290>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d102      	bne.n	80009b4 <fsm_setting_run+0x1a0>
 80009ae:	4b3a      	ldr	r3, [pc, #232]	; (8000a98 <fsm_setting_run+0x284>)
 80009b0:	220d      	movs	r2, #13
 80009b2:	601a      	str	r2, [r3, #0]
				setTimer(1, 1000);
 80009b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80009b8:	2001      	movs	r0, #1
 80009ba:	f001 f8c9 	bl	8001b50 <setTimer>
			}
			if(isButtonPressed(1) == 1){
 80009be:	2001      	movs	r0, #1
 80009c0:	f7ff fbc4 	bl	800014c <isButtonPressed>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d161      	bne.n	8000a8e <fsm_setting_run+0x27a>
				setINIT();
 80009ca:	f000 f877 	bl	8000abc <setINIT>
				status = MAN_RED;
 80009ce:	4b32      	ldr	r3, [pc, #200]	; (8000a98 <fsm_setting_run+0x284>)
 80009d0:	2206      	movs	r2, #6
 80009d2:	601a      	str	r2, [r3, #0]
				setTimer(1, 999999);
 80009d4:	4938      	ldr	r1, [pc, #224]	; (8000ab8 <fsm_setting_run+0x2a4>)
 80009d6:	2001      	movs	r0, #1
 80009d8:	f001 f8ba 	bl	8001b50 <setTimer>
				setTimer(2, 50);
 80009dc:	2132      	movs	r1, #50	; 0x32
 80009de:	2002      	movs	r0, #2
 80009e0:	f001 f8b6 	bl	8001b50 <setTimer>
				setTimer(3, 50);
 80009e4:	2132      	movs	r1, #50	; 0x32
 80009e6:	2003      	movs	r0, #3
 80009e8:	f001 f8b2 	bl	8001b50 <setTimer>
			}
			break;
 80009ec:	e04f      	b.n	8000a8e <fsm_setting_run+0x27a>
		case SETTING_YELLOW1_RED2:
			yellow1_red2();
 80009ee:	f000 fda3 	bl	8001538 <yellow1_red2>
			set7seg2(new_yellow_time);
 80009f2:	4b2e      	ldr	r3, [pc, #184]	; (8000aac <fsm_setting_run+0x298>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4618      	mov	r0, r3
 80009f8:	f000 fc76 	bl	80012e8 <set7seg2>
			set7seg4(new_red_time);
 80009fc:	4b27      	ldr	r3, [pc, #156]	; (8000a9c <fsm_setting_run+0x288>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4618      	mov	r0, r3
 8000a02:	f000 fcf5 	bl	80013f0 <set7seg4>
			if(timer_flag[1] == 1){
 8000a06:	4b2b      	ldr	r3, [pc, #172]	; (8000ab4 <fsm_setting_run+0x2a0>)
 8000a08:	685b      	ldr	r3, [r3, #4]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d121      	bne.n	8000a52 <fsm_setting_run+0x23e>
				new_yellow_time --;
 8000a0e:	4b27      	ldr	r3, [pc, #156]	; (8000aac <fsm_setting_run+0x298>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	3b01      	subs	r3, #1
 8000a14:	4a25      	ldr	r2, [pc, #148]	; (8000aac <fsm_setting_run+0x298>)
 8000a16:	6013      	str	r3, [r2, #0]
				new_red_time --;
 8000a18:	4b20      	ldr	r3, [pc, #128]	; (8000a9c <fsm_setting_run+0x288>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	3b01      	subs	r3, #1
 8000a1e:	4a1f      	ldr	r2, [pc, #124]	; (8000a9c <fsm_setting_run+0x288>)
 8000a20:	6013      	str	r3, [r2, #0]
				if(new_yellow_time == 0){
 8000a22:	4b22      	ldr	r3, [pc, #136]	; (8000aac <fsm_setting_run+0x298>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d10e      	bne.n	8000a48 <fsm_setting_run+0x234>
					new_red_time = const_x;
 8000a2a:	4b1d      	ldr	r3, [pc, #116]	; (8000aa0 <fsm_setting_run+0x28c>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a1b      	ldr	r2, [pc, #108]	; (8000a9c <fsm_setting_run+0x288>)
 8000a30:	6013      	str	r3, [r2, #0]
				    new_green_time = const_y;
 8000a32:	4b1d      	ldr	r3, [pc, #116]	; (8000aa8 <fsm_setting_run+0x294>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4a1b      	ldr	r2, [pc, #108]	; (8000aa4 <fsm_setting_run+0x290>)
 8000a38:	6013      	str	r3, [r2, #0]
				    new_yellow_time = const_z;
 8000a3a:	4b1d      	ldr	r3, [pc, #116]	; (8000ab0 <fsm_setting_run+0x29c>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a1b      	ldr	r2, [pc, #108]	; (8000aac <fsm_setting_run+0x298>)
 8000a40:	6013      	str	r3, [r2, #0]
					status = SETTING_RED1_GREEN2;
 8000a42:	4b15      	ldr	r3, [pc, #84]	; (8000a98 <fsm_setting_run+0x284>)
 8000a44:	220a      	movs	r2, #10
 8000a46:	601a      	str	r2, [r3, #0]
				}
				setTimer(1, 1000);
 8000a48:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f001 f87f 	bl	8001b50 <setTimer>
			}
			if(isButtonPressed(1) == 1){
 8000a52:	2001      	movs	r0, #1
 8000a54:	f7ff fb7a 	bl	800014c <isButtonPressed>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d119      	bne.n	8000a92 <fsm_setting_run+0x27e>
				setINIT();
 8000a5e:	f000 f82d 	bl	8000abc <setINIT>
				status = MAN_RED;
 8000a62:	4b0d      	ldr	r3, [pc, #52]	; (8000a98 <fsm_setting_run+0x284>)
 8000a64:	2206      	movs	r2, #6
 8000a66:	601a      	str	r2, [r3, #0]
				setTimer(1, 999999);
 8000a68:	4913      	ldr	r1, [pc, #76]	; (8000ab8 <fsm_setting_run+0x2a4>)
 8000a6a:	2001      	movs	r0, #1
 8000a6c:	f001 f870 	bl	8001b50 <setTimer>
				setTimer(2, 50);
 8000a70:	2132      	movs	r1, #50	; 0x32
 8000a72:	2002      	movs	r0, #2
 8000a74:	f001 f86c 	bl	8001b50 <setTimer>
				setTimer(3, 50);
 8000a78:	2132      	movs	r1, #50	; 0x32
 8000a7a:	2003      	movs	r0, #3
 8000a7c:	f001 f868 	bl	8001b50 <setTimer>
			}
			break;
 8000a80:	e007      	b.n	8000a92 <fsm_setting_run+0x27e>
		default:
			break;
 8000a82:	bf00      	nop
 8000a84:	e006      	b.n	8000a94 <fsm_setting_run+0x280>
			break;
 8000a86:	bf00      	nop
 8000a88:	e004      	b.n	8000a94 <fsm_setting_run+0x280>
			break;
 8000a8a:	bf00      	nop
 8000a8c:	e002      	b.n	8000a94 <fsm_setting_run+0x280>
			break;
 8000a8e:	bf00      	nop
 8000a90:	e000      	b.n	8000a94 <fsm_setting_run+0x280>
			break;
 8000a92:	bf00      	nop
	}
}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	2000009c 	.word	0x2000009c
 8000a9c:	20000054 	.word	0x20000054
 8000aa0:	200000b0 	.word	0x200000b0
 8000aa4:	20000058 	.word	0x20000058
 8000aa8:	200000b4 	.word	0x200000b4
 8000aac:	2000005c 	.word	0x2000005c
 8000ab0:	200000b8 	.word	0x200000b8
 8000ab4:	20000450 	.word	0x20000450
 8000ab8:	000f423f 	.word	0x000f423f

08000abc <setINIT>:
int new_yellow_time = 2;
int const_x = 0;
int const_y = 0;
int const_z = 0;

void setINIT(){
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ac6:	4811      	ldr	r0, [pc, #68]	; (8000b0c <setINIT+0x50>)
 8000ac8:	f001 fbb3 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ad2:	480e      	ldr	r0, [pc, #56]	; (8000b0c <setINIT+0x50>)
 8000ad4:	f001 fbad 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ade:	480b      	ldr	r0, [pc, #44]	; (8000b0c <setINIT+0x50>)
 8000ae0:	f001 fba7 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000aea:	4808      	ldr	r0, [pc, #32]	; (8000b0c <setINIT+0x50>)
 8000aec:	f001 fba1 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000af6:	4805      	ldr	r0, [pc, #20]	; (8000b0c <setINIT+0x50>)
 8000af8:	f001 fb9b 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b02:	4802      	ldr	r0, [pc, #8]	; (8000b0c <setINIT+0x50>)
 8000b04:	f001 fb95 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	40010c00 	.word	0x40010c00

08000b10 <setRED1>:
void setRED1(){
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000b14:	2201      	movs	r2, #1
 8000b16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b1a:	4808      	ldr	r0, [pc, #32]	; (8000b3c <setRED1+0x2c>)
 8000b1c:	f001 fb89 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000b20:	2200      	movs	r2, #0
 8000b22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b26:	4805      	ldr	r0, [pc, #20]	; (8000b3c <setRED1+0x2c>)
 8000b28:	f001 fb83 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b32:	4802      	ldr	r0, [pc, #8]	; (8000b3c <setRED1+0x2c>)
 8000b34:	f001 fb7d 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40010c00 	.word	0x40010c00

08000b40 <setGREEN1>:
void setGREEN1(){
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8000b44:	2200      	movs	r2, #0
 8000b46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b4a:	4808      	ldr	r0, [pc, #32]	; (8000b6c <setGREEN1+0x2c>)
 8000b4c:	f001 fb71 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000b50:	2201      	movs	r2, #1
 8000b52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b56:	4805      	ldr	r0, [pc, #20]	; (8000b6c <setGREEN1+0x2c>)
 8000b58:	f001 fb6b 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b62:	4802      	ldr	r0, [pc, #8]	; (8000b6c <setGREEN1+0x2c>)
 8000b64:	f001 fb65 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	40010c00 	.word	0x40010c00

08000b70 <setYELLOW1>:
void setYELLOW1(){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8000b74:	2200      	movs	r2, #0
 8000b76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b7a:	4808      	ldr	r0, [pc, #32]	; (8000b9c <setYELLOW1+0x2c>)
 8000b7c:	f001 fb59 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b86:	4805      	ldr	r0, [pc, #20]	; (8000b9c <setYELLOW1+0x2c>)
 8000b88:	f001 fb53 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b92:	4802      	ldr	r0, [pc, #8]	; (8000b9c <setYELLOW1+0x2c>)
 8000b94:	f001 fb4d 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	40010c00 	.word	0x40010c00

08000ba0 <setRED2>:
void setRED2(){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000baa:	4808      	ldr	r0, [pc, #32]	; (8000bcc <setRED2+0x2c>)
 8000bac:	f001 fb41 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bb6:	4805      	ldr	r0, [pc, #20]	; (8000bcc <setRED2+0x2c>)
 8000bb8:	f001 fb3b 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bc2:	4802      	ldr	r0, [pc, #8]	; (8000bcc <setRED2+0x2c>)
 8000bc4:	f001 fb35 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000bc8:	bf00      	nop
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	40010c00 	.word	0x40010c00

08000bd0 <setGREEN2>:
void setGREEN2(){
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bda:	4808      	ldr	r0, [pc, #32]	; (8000bfc <setGREEN2+0x2c>)
 8000bdc:	f001 fb29 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 8000be0:	2201      	movs	r2, #1
 8000be2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000be6:	4805      	ldr	r0, [pc, #20]	; (8000bfc <setGREEN2+0x2c>)
 8000be8:	f001 fb23 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000bec:	2200      	movs	r2, #0
 8000bee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bf2:	4802      	ldr	r0, [pc, #8]	; (8000bfc <setGREEN2+0x2c>)
 8000bf4:	f001 fb1d 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000bf8:	bf00      	nop
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40010c00 	.word	0x40010c00

08000c00 <setYELLOW2>:
void setYELLOW2(){
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8000c04:	2200      	movs	r2, #0
 8000c06:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c0a:	4808      	ldr	r0, [pc, #32]	; (8000c2c <setYELLOW2+0x2c>)
 8000c0c:	f001 fb11 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000c10:	2200      	movs	r2, #0
 8000c12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c16:	4805      	ldr	r0, [pc, #20]	; (8000c2c <setYELLOW2+0x2c>)
 8000c18:	f001 fb0b 	bl	8002232 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_SET);
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c22:	4802      	ldr	r0, [pc, #8]	; (8000c2c <setYELLOW2+0x2c>)
 8000c24:	f001 fb05 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000c28:	bf00      	nop
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	40010c00 	.word	0x40010c00

08000c30 <seg2_0>:
	HAL_GPIO_WritePin(LED_1_0_GPIO_Port, LED_1_0_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(LED_1_1_GPIO_Port, LED_1_1_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(LED_1_2_GPIO_Port, LED_1_2_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(LED_1_3_GPIO_Port, LED_1_3_Pin, GPIO_PIN_SET);
}
void seg2_0() {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_2_0_GPIO_Port, LED_2_0_Pin, GPIO_PIN_RESET);
 8000c34:	2200      	movs	r2, #0
 8000c36:	2110      	movs	r1, #16
 8000c38:	4809      	ldr	r0, [pc, #36]	; (8000c60 <seg2_0+0x30>)
 8000c3a:	f001 fafa 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_1_GPIO_Port, LED_2_1_Pin, GPIO_PIN_RESET);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2120      	movs	r1, #32
 8000c42:	4807      	ldr	r0, [pc, #28]	; (8000c60 <seg2_0+0x30>)
 8000c44:	f001 faf5 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_2_GPIO_Port, LED_2_2_Pin, GPIO_PIN_RESET);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2140      	movs	r1, #64	; 0x40
 8000c4c:	4804      	ldr	r0, [pc, #16]	; (8000c60 <seg2_0+0x30>)
 8000c4e:	f001 faf0 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_3_GPIO_Port, LED_2_3_Pin, GPIO_PIN_RESET);
 8000c52:	2200      	movs	r2, #0
 8000c54:	2180      	movs	r1, #128	; 0x80
 8000c56:	4802      	ldr	r0, [pc, #8]	; (8000c60 <seg2_0+0x30>)
 8000c58:	f001 faeb 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000c5c:	bf00      	nop
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	40010800 	.word	0x40010800

08000c64 <seg2_1>:

void seg2_1() {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_2_0_GPIO_Port, LED_2_0_Pin, GPIO_PIN_SET);
 8000c68:	2201      	movs	r2, #1
 8000c6a:	2110      	movs	r1, #16
 8000c6c:	4809      	ldr	r0, [pc, #36]	; (8000c94 <seg2_1+0x30>)
 8000c6e:	f001 fae0 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_1_GPIO_Port, LED_2_1_Pin, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2120      	movs	r1, #32
 8000c76:	4807      	ldr	r0, [pc, #28]	; (8000c94 <seg2_1+0x30>)
 8000c78:	f001 fadb 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_2_GPIO_Port, LED_2_2_Pin, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2140      	movs	r1, #64	; 0x40
 8000c80:	4804      	ldr	r0, [pc, #16]	; (8000c94 <seg2_1+0x30>)
 8000c82:	f001 fad6 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_3_GPIO_Port, LED_2_3_Pin, GPIO_PIN_RESET);
 8000c86:	2200      	movs	r2, #0
 8000c88:	2180      	movs	r1, #128	; 0x80
 8000c8a:	4802      	ldr	r0, [pc, #8]	; (8000c94 <seg2_1+0x30>)
 8000c8c:	f001 fad1 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000c90:	bf00      	nop
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40010800 	.word	0x40010800

08000c98 <seg2_2>:

void seg2_2() {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_2_0_GPIO_Port, LED_2_0_Pin, GPIO_PIN_RESET);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2110      	movs	r1, #16
 8000ca0:	4809      	ldr	r0, [pc, #36]	; (8000cc8 <seg2_2+0x30>)
 8000ca2:	f001 fac6 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_1_GPIO_Port, LED_2_1_Pin, GPIO_PIN_SET);
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	2120      	movs	r1, #32
 8000caa:	4807      	ldr	r0, [pc, #28]	; (8000cc8 <seg2_2+0x30>)
 8000cac:	f001 fac1 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_2_GPIO_Port, LED_2_2_Pin, GPIO_PIN_RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	2140      	movs	r1, #64	; 0x40
 8000cb4:	4804      	ldr	r0, [pc, #16]	; (8000cc8 <seg2_2+0x30>)
 8000cb6:	f001 fabc 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_3_GPIO_Port, LED_2_3_Pin, GPIO_PIN_RESET);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2180      	movs	r1, #128	; 0x80
 8000cbe:	4802      	ldr	r0, [pc, #8]	; (8000cc8 <seg2_2+0x30>)
 8000cc0:	f001 fab7 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000cc4:	bf00      	nop
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40010800 	.word	0x40010800

08000ccc <seg2_3>:

void seg2_3() {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_2_0_GPIO_Port, LED_2_0_Pin, GPIO_PIN_SET);
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	2110      	movs	r1, #16
 8000cd4:	4809      	ldr	r0, [pc, #36]	; (8000cfc <seg2_3+0x30>)
 8000cd6:	f001 faac 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_1_GPIO_Port, LED_2_1_Pin, GPIO_PIN_SET);
 8000cda:	2201      	movs	r2, #1
 8000cdc:	2120      	movs	r1, #32
 8000cde:	4807      	ldr	r0, [pc, #28]	; (8000cfc <seg2_3+0x30>)
 8000ce0:	f001 faa7 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_2_GPIO_Port, LED_2_2_Pin, GPIO_PIN_RESET);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2140      	movs	r1, #64	; 0x40
 8000ce8:	4804      	ldr	r0, [pc, #16]	; (8000cfc <seg2_3+0x30>)
 8000cea:	f001 faa2 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_3_GPIO_Port, LED_2_3_Pin, GPIO_PIN_RESET);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2180      	movs	r1, #128	; 0x80
 8000cf2:	4802      	ldr	r0, [pc, #8]	; (8000cfc <seg2_3+0x30>)
 8000cf4:	f001 fa9d 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40010800 	.word	0x40010800

08000d00 <seg2_4>:

void seg2_4() {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_2_0_GPIO_Port, LED_2_0_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	2110      	movs	r1, #16
 8000d08:	4809      	ldr	r0, [pc, #36]	; (8000d30 <seg2_4+0x30>)
 8000d0a:	f001 fa92 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_1_GPIO_Port, LED_2_1_Pin, GPIO_PIN_RESET);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2120      	movs	r1, #32
 8000d12:	4807      	ldr	r0, [pc, #28]	; (8000d30 <seg2_4+0x30>)
 8000d14:	f001 fa8d 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_2_GPIO_Port, LED_2_2_Pin, GPIO_PIN_SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	2140      	movs	r1, #64	; 0x40
 8000d1c:	4804      	ldr	r0, [pc, #16]	; (8000d30 <seg2_4+0x30>)
 8000d1e:	f001 fa88 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_3_GPIO_Port, LED_2_3_Pin, GPIO_PIN_RESET);
 8000d22:	2200      	movs	r2, #0
 8000d24:	2180      	movs	r1, #128	; 0x80
 8000d26:	4802      	ldr	r0, [pc, #8]	; (8000d30 <seg2_4+0x30>)
 8000d28:	f001 fa83 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000d2c:	bf00      	nop
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40010800 	.word	0x40010800

08000d34 <seg2_5>:

void seg2_5() {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_2_0_GPIO_Port, LED_2_0_Pin, GPIO_PIN_SET);
 8000d38:	2201      	movs	r2, #1
 8000d3a:	2110      	movs	r1, #16
 8000d3c:	4809      	ldr	r0, [pc, #36]	; (8000d64 <seg2_5+0x30>)
 8000d3e:	f001 fa78 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_1_GPIO_Port, LED_2_1_Pin, GPIO_PIN_RESET);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2120      	movs	r1, #32
 8000d46:	4807      	ldr	r0, [pc, #28]	; (8000d64 <seg2_5+0x30>)
 8000d48:	f001 fa73 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_2_GPIO_Port, LED_2_2_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	2140      	movs	r1, #64	; 0x40
 8000d50:	4804      	ldr	r0, [pc, #16]	; (8000d64 <seg2_5+0x30>)
 8000d52:	f001 fa6e 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_3_GPIO_Port, LED_2_3_Pin, GPIO_PIN_RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	2180      	movs	r1, #128	; 0x80
 8000d5a:	4802      	ldr	r0, [pc, #8]	; (8000d64 <seg2_5+0x30>)
 8000d5c:	f001 fa69 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40010800 	.word	0x40010800

08000d68 <seg2_6>:

void seg2_6() {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_2_0_GPIO_Port, LED_2_0_Pin, GPIO_PIN_RESET);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2110      	movs	r1, #16
 8000d70:	4809      	ldr	r0, [pc, #36]	; (8000d98 <seg2_6+0x30>)
 8000d72:	f001 fa5e 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_1_GPIO_Port, LED_2_1_Pin, GPIO_PIN_SET);
 8000d76:	2201      	movs	r2, #1
 8000d78:	2120      	movs	r1, #32
 8000d7a:	4807      	ldr	r0, [pc, #28]	; (8000d98 <seg2_6+0x30>)
 8000d7c:	f001 fa59 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_2_GPIO_Port, LED_2_2_Pin, GPIO_PIN_SET);
 8000d80:	2201      	movs	r2, #1
 8000d82:	2140      	movs	r1, #64	; 0x40
 8000d84:	4804      	ldr	r0, [pc, #16]	; (8000d98 <seg2_6+0x30>)
 8000d86:	f001 fa54 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_3_GPIO_Port, LED_2_3_Pin, GPIO_PIN_RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2180      	movs	r1, #128	; 0x80
 8000d8e:	4802      	ldr	r0, [pc, #8]	; (8000d98 <seg2_6+0x30>)
 8000d90:	f001 fa4f 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000d94:	bf00      	nop
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40010800 	.word	0x40010800

08000d9c <seg2_7>:

void seg2_7() {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_2_0_GPIO_Port, LED_2_0_Pin, GPIO_PIN_SET);
 8000da0:	2201      	movs	r2, #1
 8000da2:	2110      	movs	r1, #16
 8000da4:	4809      	ldr	r0, [pc, #36]	; (8000dcc <seg2_7+0x30>)
 8000da6:	f001 fa44 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_1_GPIO_Port, LED_2_1_Pin, GPIO_PIN_SET);
 8000daa:	2201      	movs	r2, #1
 8000dac:	2120      	movs	r1, #32
 8000dae:	4807      	ldr	r0, [pc, #28]	; (8000dcc <seg2_7+0x30>)
 8000db0:	f001 fa3f 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_2_GPIO_Port, LED_2_2_Pin, GPIO_PIN_SET);
 8000db4:	2201      	movs	r2, #1
 8000db6:	2140      	movs	r1, #64	; 0x40
 8000db8:	4804      	ldr	r0, [pc, #16]	; (8000dcc <seg2_7+0x30>)
 8000dba:	f001 fa3a 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_3_GPIO_Port, LED_2_3_Pin, GPIO_PIN_RESET);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2180      	movs	r1, #128	; 0x80
 8000dc2:	4802      	ldr	r0, [pc, #8]	; (8000dcc <seg2_7+0x30>)
 8000dc4:	f001 fa35 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000dc8:	bf00      	nop
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40010800 	.word	0x40010800

08000dd0 <seg2_8>:

void seg2_8() {
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_2_0_GPIO_Port, LED_2_0_Pin, GPIO_PIN_RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2110      	movs	r1, #16
 8000dd8:	4809      	ldr	r0, [pc, #36]	; (8000e00 <seg2_8+0x30>)
 8000dda:	f001 fa2a 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_1_GPIO_Port, LED_2_1_Pin, GPIO_PIN_RESET);
 8000dde:	2200      	movs	r2, #0
 8000de0:	2120      	movs	r1, #32
 8000de2:	4807      	ldr	r0, [pc, #28]	; (8000e00 <seg2_8+0x30>)
 8000de4:	f001 fa25 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_2_GPIO_Port, LED_2_2_Pin, GPIO_PIN_RESET);
 8000de8:	2200      	movs	r2, #0
 8000dea:	2140      	movs	r1, #64	; 0x40
 8000dec:	4804      	ldr	r0, [pc, #16]	; (8000e00 <seg2_8+0x30>)
 8000dee:	f001 fa20 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_3_GPIO_Port, LED_2_3_Pin, GPIO_PIN_SET);
 8000df2:	2201      	movs	r2, #1
 8000df4:	2180      	movs	r1, #128	; 0x80
 8000df6:	4802      	ldr	r0, [pc, #8]	; (8000e00 <seg2_8+0x30>)
 8000df8:	f001 fa1b 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000dfc:	bf00      	nop
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40010800 	.word	0x40010800

08000e04 <seg2_9>:

void seg2_9() {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_2_0_GPIO_Port, LED_2_0_Pin, GPIO_PIN_SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2110      	movs	r1, #16
 8000e0c:	4809      	ldr	r0, [pc, #36]	; (8000e34 <seg2_9+0x30>)
 8000e0e:	f001 fa10 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_1_GPIO_Port, LED_2_1_Pin, GPIO_PIN_RESET);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2120      	movs	r1, #32
 8000e16:	4807      	ldr	r0, [pc, #28]	; (8000e34 <seg2_9+0x30>)
 8000e18:	f001 fa0b 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_2_GPIO_Port, LED_2_2_Pin, GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2140      	movs	r1, #64	; 0x40
 8000e20:	4804      	ldr	r0, [pc, #16]	; (8000e34 <seg2_9+0x30>)
 8000e22:	f001 fa06 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_3_GPIO_Port, LED_2_3_Pin, GPIO_PIN_SET);
 8000e26:	2201      	movs	r2, #1
 8000e28:	2180      	movs	r1, #128	; 0x80
 8000e2a:	4802      	ldr	r0, [pc, #8]	; (8000e34 <seg2_9+0x30>)
 8000e2c:	f001 fa01 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000e30:	bf00      	nop
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	40010800 	.word	0x40010800

08000e38 <seg3_0>:
void seg3_0() {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_3_0_GPIO_Port, LED_3_0_Pin, GPIO_PIN_RESET);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e42:	480b      	ldr	r0, [pc, #44]	; (8000e70 <seg3_0+0x38>)
 8000e44:	f001 f9f5 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_1_GPIO_Port, LED_3_1_Pin, GPIO_PIN_RESET);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e4e:	4808      	ldr	r0, [pc, #32]	; (8000e70 <seg3_0+0x38>)
 8000e50:	f001 f9ef 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_2_GPIO_Port, LED_3_2_Pin, GPIO_PIN_RESET);
 8000e54:	2200      	movs	r2, #0
 8000e56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e5a:	4805      	ldr	r0, [pc, #20]	; (8000e70 <seg3_0+0x38>)
 8000e5c:	f001 f9e9 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_3_GPIO_Port, LED_3_3_Pin, GPIO_PIN_RESET);
 8000e60:	2200      	movs	r2, #0
 8000e62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e66:	4802      	ldr	r0, [pc, #8]	; (8000e70 <seg3_0+0x38>)
 8000e68:	f001 f9e3 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40010800 	.word	0x40010800

08000e74 <seg3_1>:

void seg3_1() {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_3_0_GPIO_Port, LED_3_0_Pin, GPIO_PIN_SET);
 8000e78:	2201      	movs	r2, #1
 8000e7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e7e:	480b      	ldr	r0, [pc, #44]	; (8000eac <seg3_1+0x38>)
 8000e80:	f001 f9d7 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_1_GPIO_Port, LED_3_1_Pin, GPIO_PIN_RESET);
 8000e84:	2200      	movs	r2, #0
 8000e86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e8a:	4808      	ldr	r0, [pc, #32]	; (8000eac <seg3_1+0x38>)
 8000e8c:	f001 f9d1 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_2_GPIO_Port, LED_3_2_Pin, GPIO_PIN_RESET);
 8000e90:	2200      	movs	r2, #0
 8000e92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e96:	4805      	ldr	r0, [pc, #20]	; (8000eac <seg3_1+0x38>)
 8000e98:	f001 f9cb 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_3_GPIO_Port, LED_3_3_Pin, GPIO_PIN_RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ea2:	4802      	ldr	r0, [pc, #8]	; (8000eac <seg3_1+0x38>)
 8000ea4:	f001 f9c5 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000ea8:	bf00      	nop
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40010800 	.word	0x40010800

08000eb0 <seg3_2>:

void seg3_2() {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_3_0_GPIO_Port, LED_3_0_Pin, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eba:	480b      	ldr	r0, [pc, #44]	; (8000ee8 <seg3_2+0x38>)
 8000ebc:	f001 f9b9 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_1_GPIO_Port, LED_3_1_Pin, GPIO_PIN_SET);
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ec6:	4808      	ldr	r0, [pc, #32]	; (8000ee8 <seg3_2+0x38>)
 8000ec8:	f001 f9b3 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_2_GPIO_Port, LED_3_2_Pin, GPIO_PIN_RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ed2:	4805      	ldr	r0, [pc, #20]	; (8000ee8 <seg3_2+0x38>)
 8000ed4:	f001 f9ad 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_3_GPIO_Port, LED_3_3_Pin, GPIO_PIN_RESET);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ede:	4802      	ldr	r0, [pc, #8]	; (8000ee8 <seg3_2+0x38>)
 8000ee0:	f001 f9a7 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40010800 	.word	0x40010800

08000eec <seg3_3>:

void seg3_3() {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_3_0_GPIO_Port, LED_3_0_Pin, GPIO_PIN_SET);
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef6:	480b      	ldr	r0, [pc, #44]	; (8000f24 <seg3_3+0x38>)
 8000ef8:	f001 f99b 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_1_GPIO_Port, LED_3_1_Pin, GPIO_PIN_SET);
 8000efc:	2201      	movs	r2, #1
 8000efe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f02:	4808      	ldr	r0, [pc, #32]	; (8000f24 <seg3_3+0x38>)
 8000f04:	f001 f995 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_2_GPIO_Port, LED_3_2_Pin, GPIO_PIN_RESET);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f0e:	4805      	ldr	r0, [pc, #20]	; (8000f24 <seg3_3+0x38>)
 8000f10:	f001 f98f 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_3_GPIO_Port, LED_3_3_Pin, GPIO_PIN_RESET);
 8000f14:	2200      	movs	r2, #0
 8000f16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f1a:	4802      	ldr	r0, [pc, #8]	; (8000f24 <seg3_3+0x38>)
 8000f1c:	f001 f989 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40010800 	.word	0x40010800

08000f28 <seg3_4>:

void seg3_4() {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_3_0_GPIO_Port, LED_3_0_Pin, GPIO_PIN_RESET);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f32:	480b      	ldr	r0, [pc, #44]	; (8000f60 <seg3_4+0x38>)
 8000f34:	f001 f97d 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_1_GPIO_Port, LED_3_1_Pin, GPIO_PIN_RESET);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f3e:	4808      	ldr	r0, [pc, #32]	; (8000f60 <seg3_4+0x38>)
 8000f40:	f001 f977 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_2_GPIO_Port, LED_3_2_Pin, GPIO_PIN_SET);
 8000f44:	2201      	movs	r2, #1
 8000f46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f4a:	4805      	ldr	r0, [pc, #20]	; (8000f60 <seg3_4+0x38>)
 8000f4c:	f001 f971 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_3_GPIO_Port, LED_3_3_Pin, GPIO_PIN_RESET);
 8000f50:	2200      	movs	r2, #0
 8000f52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f56:	4802      	ldr	r0, [pc, #8]	; (8000f60 <seg3_4+0x38>)
 8000f58:	f001 f96b 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40010800 	.word	0x40010800

08000f64 <seg3_5>:

void seg3_5() {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_3_0_GPIO_Port, LED_3_0_Pin, GPIO_PIN_SET);
 8000f68:	2201      	movs	r2, #1
 8000f6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f6e:	480b      	ldr	r0, [pc, #44]	; (8000f9c <seg3_5+0x38>)
 8000f70:	f001 f95f 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_1_GPIO_Port, LED_3_1_Pin, GPIO_PIN_RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f7a:	4808      	ldr	r0, [pc, #32]	; (8000f9c <seg3_5+0x38>)
 8000f7c:	f001 f959 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_2_GPIO_Port, LED_3_2_Pin, GPIO_PIN_SET);
 8000f80:	2201      	movs	r2, #1
 8000f82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f86:	4805      	ldr	r0, [pc, #20]	; (8000f9c <seg3_5+0x38>)
 8000f88:	f001 f953 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_3_GPIO_Port, LED_3_3_Pin, GPIO_PIN_RESET);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f92:	4802      	ldr	r0, [pc, #8]	; (8000f9c <seg3_5+0x38>)
 8000f94:	f001 f94d 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000f98:	bf00      	nop
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	40010800 	.word	0x40010800

08000fa0 <seg3_6>:

void seg3_6() {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_3_0_GPIO_Port, LED_3_0_Pin, GPIO_PIN_RESET);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000faa:	480b      	ldr	r0, [pc, #44]	; (8000fd8 <seg3_6+0x38>)
 8000fac:	f001 f941 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_1_GPIO_Port, LED_3_1_Pin, GPIO_PIN_SET);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fb6:	4808      	ldr	r0, [pc, #32]	; (8000fd8 <seg3_6+0x38>)
 8000fb8:	f001 f93b 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_2_GPIO_Port, LED_3_2_Pin, GPIO_PIN_SET);
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fc2:	4805      	ldr	r0, [pc, #20]	; (8000fd8 <seg3_6+0x38>)
 8000fc4:	f001 f935 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_3_GPIO_Port, LED_3_3_Pin, GPIO_PIN_RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fce:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <seg3_6+0x38>)
 8000fd0:	f001 f92f 	bl	8002232 <HAL_GPIO_WritePin>
}
 8000fd4:	bf00      	nop
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40010800 	.word	0x40010800

08000fdc <seg3_7>:

void seg3_7() {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_3_0_GPIO_Port, LED_3_0_Pin, GPIO_PIN_SET);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fe6:	480b      	ldr	r0, [pc, #44]	; (8001014 <seg3_7+0x38>)
 8000fe8:	f001 f923 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_1_GPIO_Port, LED_3_1_Pin, GPIO_PIN_SET);
 8000fec:	2201      	movs	r2, #1
 8000fee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ff2:	4808      	ldr	r0, [pc, #32]	; (8001014 <seg3_7+0x38>)
 8000ff4:	f001 f91d 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_2_GPIO_Port, LED_3_2_Pin, GPIO_PIN_SET);
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ffe:	4805      	ldr	r0, [pc, #20]	; (8001014 <seg3_7+0x38>)
 8001000:	f001 f917 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_3_GPIO_Port, LED_3_3_Pin, GPIO_PIN_RESET);
 8001004:	2200      	movs	r2, #0
 8001006:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800100a:	4802      	ldr	r0, [pc, #8]	; (8001014 <seg3_7+0x38>)
 800100c:	f001 f911 	bl	8002232 <HAL_GPIO_WritePin>
}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40010800 	.word	0x40010800

08001018 <seg3_8>:

void seg3_8() {
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_3_0_GPIO_Port, LED_3_0_Pin, GPIO_PIN_RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001022:	480b      	ldr	r0, [pc, #44]	; (8001050 <seg3_8+0x38>)
 8001024:	f001 f905 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_1_GPIO_Port, LED_3_1_Pin, GPIO_PIN_RESET);
 8001028:	2200      	movs	r2, #0
 800102a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800102e:	4808      	ldr	r0, [pc, #32]	; (8001050 <seg3_8+0x38>)
 8001030:	f001 f8ff 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_2_GPIO_Port, LED_3_2_Pin, GPIO_PIN_RESET);
 8001034:	2200      	movs	r2, #0
 8001036:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800103a:	4805      	ldr	r0, [pc, #20]	; (8001050 <seg3_8+0x38>)
 800103c:	f001 f8f9 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_3_GPIO_Port, LED_3_3_Pin, GPIO_PIN_SET);
 8001040:	2201      	movs	r2, #1
 8001042:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001046:	4802      	ldr	r0, [pc, #8]	; (8001050 <seg3_8+0x38>)
 8001048:	f001 f8f3 	bl	8002232 <HAL_GPIO_WritePin>
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40010800 	.word	0x40010800

08001054 <seg3_9>:

void seg3_9() {
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_3_0_GPIO_Port, LED_3_0_Pin, GPIO_PIN_SET);
 8001058:	2201      	movs	r2, #1
 800105a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800105e:	480b      	ldr	r0, [pc, #44]	; (800108c <seg3_9+0x38>)
 8001060:	f001 f8e7 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_1_GPIO_Port, LED_3_1_Pin, GPIO_PIN_RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	f44f 7100 	mov.w	r1, #512	; 0x200
 800106a:	4808      	ldr	r0, [pc, #32]	; (800108c <seg3_9+0x38>)
 800106c:	f001 f8e1 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_2_GPIO_Port, LED_3_2_Pin, GPIO_PIN_RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001076:	4805      	ldr	r0, [pc, #20]	; (800108c <seg3_9+0x38>)
 8001078:	f001 f8db 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_3_GPIO_Port, LED_3_3_Pin, GPIO_PIN_SET);
 800107c:	2201      	movs	r2, #1
 800107e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001082:	4802      	ldr	r0, [pc, #8]	; (800108c <seg3_9+0x38>)
 8001084:	f001 f8d5 	bl	8002232 <HAL_GPIO_WritePin>
}
 8001088:	bf00      	nop
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40010800 	.word	0x40010800

08001090 <seg4_0>:
void seg4_0() {
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_4_0_GPIO_Port, LED_4_0_Pin, GPIO_PIN_RESET);
 8001094:	2200      	movs	r2, #0
 8001096:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800109a:	480b      	ldr	r0, [pc, #44]	; (80010c8 <seg4_0+0x38>)
 800109c:	f001 f8c9 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_1_GPIO_Port, LED_4_1_Pin, GPIO_PIN_RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010a6:	4808      	ldr	r0, [pc, #32]	; (80010c8 <seg4_0+0x38>)
 80010a8:	f001 f8c3 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_2_GPIO_Port, LED_4_2_Pin, GPIO_PIN_RESET);
 80010ac:	2200      	movs	r2, #0
 80010ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010b2:	4805      	ldr	r0, [pc, #20]	; (80010c8 <seg4_0+0x38>)
 80010b4:	f001 f8bd 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_3_GPIO_Port, LED_4_3_Pin, GPIO_PIN_RESET);
 80010b8:	2200      	movs	r2, #0
 80010ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010be:	4802      	ldr	r0, [pc, #8]	; (80010c8 <seg4_0+0x38>)
 80010c0:	f001 f8b7 	bl	8002232 <HAL_GPIO_WritePin>
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40010800 	.word	0x40010800

080010cc <seg4_1>:

void seg4_1() {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_4_0_GPIO_Port, LED_4_0_Pin, GPIO_PIN_SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010d6:	480b      	ldr	r0, [pc, #44]	; (8001104 <seg4_1+0x38>)
 80010d8:	f001 f8ab 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_1_GPIO_Port, LED_4_1_Pin, GPIO_PIN_RESET);
 80010dc:	2200      	movs	r2, #0
 80010de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010e2:	4808      	ldr	r0, [pc, #32]	; (8001104 <seg4_1+0x38>)
 80010e4:	f001 f8a5 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_2_GPIO_Port, LED_4_2_Pin, GPIO_PIN_RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010ee:	4805      	ldr	r0, [pc, #20]	; (8001104 <seg4_1+0x38>)
 80010f0:	f001 f89f 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_3_GPIO_Port, LED_4_3_Pin, GPIO_PIN_RESET);
 80010f4:	2200      	movs	r2, #0
 80010f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010fa:	4802      	ldr	r0, [pc, #8]	; (8001104 <seg4_1+0x38>)
 80010fc:	f001 f899 	bl	8002232 <HAL_GPIO_WritePin>
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40010800 	.word	0x40010800

08001108 <seg4_2>:

void seg4_2() {
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_4_0_GPIO_Port, LED_4_0_Pin, GPIO_PIN_RESET);
 800110c:	2200      	movs	r2, #0
 800110e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001112:	480b      	ldr	r0, [pc, #44]	; (8001140 <seg4_2+0x38>)
 8001114:	f001 f88d 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_1_GPIO_Port, LED_4_1_Pin, GPIO_PIN_SET);
 8001118:	2201      	movs	r2, #1
 800111a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800111e:	4808      	ldr	r0, [pc, #32]	; (8001140 <seg4_2+0x38>)
 8001120:	f001 f887 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_2_GPIO_Port, LED_4_2_Pin, GPIO_PIN_RESET);
 8001124:	2200      	movs	r2, #0
 8001126:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800112a:	4805      	ldr	r0, [pc, #20]	; (8001140 <seg4_2+0x38>)
 800112c:	f001 f881 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_3_GPIO_Port, LED_4_3_Pin, GPIO_PIN_RESET);
 8001130:	2200      	movs	r2, #0
 8001132:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001136:	4802      	ldr	r0, [pc, #8]	; (8001140 <seg4_2+0x38>)
 8001138:	f001 f87b 	bl	8002232 <HAL_GPIO_WritePin>
}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40010800 	.word	0x40010800

08001144 <seg4_3>:

void seg4_3() {
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_4_0_GPIO_Port, LED_4_0_Pin, GPIO_PIN_SET);
 8001148:	2201      	movs	r2, #1
 800114a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800114e:	480b      	ldr	r0, [pc, #44]	; (800117c <seg4_3+0x38>)
 8001150:	f001 f86f 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_1_GPIO_Port, LED_4_1_Pin, GPIO_PIN_SET);
 8001154:	2201      	movs	r2, #1
 8001156:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800115a:	4808      	ldr	r0, [pc, #32]	; (800117c <seg4_3+0x38>)
 800115c:	f001 f869 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_2_GPIO_Port, LED_4_2_Pin, GPIO_PIN_RESET);
 8001160:	2200      	movs	r2, #0
 8001162:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001166:	4805      	ldr	r0, [pc, #20]	; (800117c <seg4_3+0x38>)
 8001168:	f001 f863 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_3_GPIO_Port, LED_4_3_Pin, GPIO_PIN_RESET);
 800116c:	2200      	movs	r2, #0
 800116e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001172:	4802      	ldr	r0, [pc, #8]	; (800117c <seg4_3+0x38>)
 8001174:	f001 f85d 	bl	8002232 <HAL_GPIO_WritePin>
}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}
 800117c:	40010800 	.word	0x40010800

08001180 <seg4_4>:

void seg4_4() {
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_4_0_GPIO_Port, LED_4_0_Pin, GPIO_PIN_RESET);
 8001184:	2200      	movs	r2, #0
 8001186:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800118a:	480b      	ldr	r0, [pc, #44]	; (80011b8 <seg4_4+0x38>)
 800118c:	f001 f851 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_1_GPIO_Port, LED_4_1_Pin, GPIO_PIN_RESET);
 8001190:	2200      	movs	r2, #0
 8001192:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001196:	4808      	ldr	r0, [pc, #32]	; (80011b8 <seg4_4+0x38>)
 8001198:	f001 f84b 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_2_GPIO_Port, LED_4_2_Pin, GPIO_PIN_SET);
 800119c:	2201      	movs	r2, #1
 800119e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011a2:	4805      	ldr	r0, [pc, #20]	; (80011b8 <seg4_4+0x38>)
 80011a4:	f001 f845 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_3_GPIO_Port, LED_4_3_Pin, GPIO_PIN_RESET);
 80011a8:	2200      	movs	r2, #0
 80011aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011ae:	4802      	ldr	r0, [pc, #8]	; (80011b8 <seg4_4+0x38>)
 80011b0:	f001 f83f 	bl	8002232 <HAL_GPIO_WritePin>
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40010800 	.word	0x40010800

080011bc <seg4_5>:

void seg4_5() {
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_4_0_GPIO_Port, LED_4_0_Pin, GPIO_PIN_SET);
 80011c0:	2201      	movs	r2, #1
 80011c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011c6:	480b      	ldr	r0, [pc, #44]	; (80011f4 <seg4_5+0x38>)
 80011c8:	f001 f833 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_1_GPIO_Port, LED_4_1_Pin, GPIO_PIN_RESET);
 80011cc:	2200      	movs	r2, #0
 80011ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011d2:	4808      	ldr	r0, [pc, #32]	; (80011f4 <seg4_5+0x38>)
 80011d4:	f001 f82d 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_2_GPIO_Port, LED_4_2_Pin, GPIO_PIN_SET);
 80011d8:	2201      	movs	r2, #1
 80011da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011de:	4805      	ldr	r0, [pc, #20]	; (80011f4 <seg4_5+0x38>)
 80011e0:	f001 f827 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_3_GPIO_Port, LED_4_3_Pin, GPIO_PIN_RESET);
 80011e4:	2200      	movs	r2, #0
 80011e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011ea:	4802      	ldr	r0, [pc, #8]	; (80011f4 <seg4_5+0x38>)
 80011ec:	f001 f821 	bl	8002232 <HAL_GPIO_WritePin>
}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40010800 	.word	0x40010800

080011f8 <seg4_6>:

void seg4_6() {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_4_0_GPIO_Port, LED_4_0_Pin, GPIO_PIN_RESET);
 80011fc:	2200      	movs	r2, #0
 80011fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001202:	480b      	ldr	r0, [pc, #44]	; (8001230 <seg4_6+0x38>)
 8001204:	f001 f815 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_1_GPIO_Port, LED_4_1_Pin, GPIO_PIN_SET);
 8001208:	2201      	movs	r2, #1
 800120a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800120e:	4808      	ldr	r0, [pc, #32]	; (8001230 <seg4_6+0x38>)
 8001210:	f001 f80f 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_2_GPIO_Port, LED_4_2_Pin, GPIO_PIN_SET);
 8001214:	2201      	movs	r2, #1
 8001216:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800121a:	4805      	ldr	r0, [pc, #20]	; (8001230 <seg4_6+0x38>)
 800121c:	f001 f809 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_3_GPIO_Port, LED_4_3_Pin, GPIO_PIN_RESET);
 8001220:	2200      	movs	r2, #0
 8001222:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001226:	4802      	ldr	r0, [pc, #8]	; (8001230 <seg4_6+0x38>)
 8001228:	f001 f803 	bl	8002232 <HAL_GPIO_WritePin>
}
 800122c:	bf00      	nop
 800122e:	bd80      	pop	{r7, pc}
 8001230:	40010800 	.word	0x40010800

08001234 <seg4_7>:

void seg4_7() {
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_4_0_GPIO_Port, LED_4_0_Pin, GPIO_PIN_SET);
 8001238:	2201      	movs	r2, #1
 800123a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800123e:	480b      	ldr	r0, [pc, #44]	; (800126c <seg4_7+0x38>)
 8001240:	f000 fff7 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_1_GPIO_Port, LED_4_1_Pin, GPIO_PIN_SET);
 8001244:	2201      	movs	r2, #1
 8001246:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800124a:	4808      	ldr	r0, [pc, #32]	; (800126c <seg4_7+0x38>)
 800124c:	f000 fff1 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_2_GPIO_Port, LED_4_2_Pin, GPIO_PIN_SET);
 8001250:	2201      	movs	r2, #1
 8001252:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001256:	4805      	ldr	r0, [pc, #20]	; (800126c <seg4_7+0x38>)
 8001258:	f000 ffeb 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_3_GPIO_Port, LED_4_3_Pin, GPIO_PIN_RESET);
 800125c:	2200      	movs	r2, #0
 800125e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001262:	4802      	ldr	r0, [pc, #8]	; (800126c <seg4_7+0x38>)
 8001264:	f000 ffe5 	bl	8002232 <HAL_GPIO_WritePin>
}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40010800 	.word	0x40010800

08001270 <seg4_8>:

void seg4_8() {
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_4_0_GPIO_Port, LED_4_0_Pin, GPIO_PIN_RESET);
 8001274:	2200      	movs	r2, #0
 8001276:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800127a:	480b      	ldr	r0, [pc, #44]	; (80012a8 <seg4_8+0x38>)
 800127c:	f000 ffd9 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_1_GPIO_Port, LED_4_1_Pin, GPIO_PIN_RESET);
 8001280:	2200      	movs	r2, #0
 8001282:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001286:	4808      	ldr	r0, [pc, #32]	; (80012a8 <seg4_8+0x38>)
 8001288:	f000 ffd3 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_2_GPIO_Port, LED_4_2_Pin, GPIO_PIN_RESET);
 800128c:	2200      	movs	r2, #0
 800128e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001292:	4805      	ldr	r0, [pc, #20]	; (80012a8 <seg4_8+0x38>)
 8001294:	f000 ffcd 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_3_GPIO_Port, LED_4_3_Pin, GPIO_PIN_SET);
 8001298:	2201      	movs	r2, #1
 800129a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800129e:	4802      	ldr	r0, [pc, #8]	; (80012a8 <seg4_8+0x38>)
 80012a0:	f000 ffc7 	bl	8002232 <HAL_GPIO_WritePin>
}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40010800 	.word	0x40010800

080012ac <seg4_9>:

void seg4_9() {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_4_0_GPIO_Port, LED_4_0_Pin, GPIO_PIN_SET);
 80012b0:	2201      	movs	r2, #1
 80012b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012b6:	480b      	ldr	r0, [pc, #44]	; (80012e4 <seg4_9+0x38>)
 80012b8:	f000 ffbb 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_1_GPIO_Port, LED_4_1_Pin, GPIO_PIN_RESET);
 80012bc:	2200      	movs	r2, #0
 80012be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012c2:	4808      	ldr	r0, [pc, #32]	; (80012e4 <seg4_9+0x38>)
 80012c4:	f000 ffb5 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_2_GPIO_Port, LED_4_2_Pin, GPIO_PIN_RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012ce:	4805      	ldr	r0, [pc, #20]	; (80012e4 <seg4_9+0x38>)
 80012d0:	f000 ffaf 	bl	8002232 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_4_3_GPIO_Port, LED_4_3_Pin, GPIO_PIN_SET);
 80012d4:	2201      	movs	r2, #1
 80012d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012da:	4802      	ldr	r0, [pc, #8]	; (80012e4 <seg4_9+0x38>)
 80012dc:	f000 ffa9 	bl	8002232 <HAL_GPIO_WritePin>
}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40010800 	.word	0x40010800

080012e8 <set7seg2>:
        default:
            break;
    }
}

void set7seg2(int value) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b09      	cmp	r3, #9
 80012f4:	d834      	bhi.n	8001360 <set7seg2+0x78>
 80012f6:	a201      	add	r2, pc, #4	; (adr r2, 80012fc <set7seg2+0x14>)
 80012f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fc:	08001325 	.word	0x08001325
 8001300:	0800132b 	.word	0x0800132b
 8001304:	08001331 	.word	0x08001331
 8001308:	08001337 	.word	0x08001337
 800130c:	0800133d 	.word	0x0800133d
 8001310:	08001343 	.word	0x08001343
 8001314:	08001349 	.word	0x08001349
 8001318:	0800134f 	.word	0x0800134f
 800131c:	08001355 	.word	0x08001355
 8001320:	0800135b 	.word	0x0800135b
    switch (value) {
        case 0:
            seg2_0();
 8001324:	f7ff fc84 	bl	8000c30 <seg2_0>
            break;
 8001328:	e01b      	b.n	8001362 <set7seg2+0x7a>
        case 1:
            seg2_1();
 800132a:	f7ff fc9b 	bl	8000c64 <seg2_1>
            break;
 800132e:	e018      	b.n	8001362 <set7seg2+0x7a>
        case 2:
            seg2_2();
 8001330:	f7ff fcb2 	bl	8000c98 <seg2_2>
            break;
 8001334:	e015      	b.n	8001362 <set7seg2+0x7a>
        case 3:
            seg2_3();
 8001336:	f7ff fcc9 	bl	8000ccc <seg2_3>
            break;
 800133a:	e012      	b.n	8001362 <set7seg2+0x7a>
        case 4:
            seg2_4();
 800133c:	f7ff fce0 	bl	8000d00 <seg2_4>
            break;
 8001340:	e00f      	b.n	8001362 <set7seg2+0x7a>
        case 5:
            seg2_5();
 8001342:	f7ff fcf7 	bl	8000d34 <seg2_5>
            break;
 8001346:	e00c      	b.n	8001362 <set7seg2+0x7a>
        case 6:
            seg2_6();
 8001348:	f7ff fd0e 	bl	8000d68 <seg2_6>
            break;
 800134c:	e009      	b.n	8001362 <set7seg2+0x7a>
        case 7:
            seg2_7();
 800134e:	f7ff fd25 	bl	8000d9c <seg2_7>
            break;
 8001352:	e006      	b.n	8001362 <set7seg2+0x7a>
        case 8:
            seg2_8();
 8001354:	f7ff fd3c 	bl	8000dd0 <seg2_8>
            break;
 8001358:	e003      	b.n	8001362 <set7seg2+0x7a>
        case 9:
            seg2_9();
 800135a:	f7ff fd53 	bl	8000e04 <seg2_9>
            break;
 800135e:	e000      	b.n	8001362 <set7seg2+0x7a>
        default:
            break;
 8001360:	bf00      	nop
    }
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop

0800136c <set7seg3>:

void set7seg3(int value) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2b09      	cmp	r3, #9
 8001378:	d834      	bhi.n	80013e4 <set7seg3+0x78>
 800137a:	a201      	add	r2, pc, #4	; (adr r2, 8001380 <set7seg3+0x14>)
 800137c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001380:	080013a9 	.word	0x080013a9
 8001384:	080013af 	.word	0x080013af
 8001388:	080013b5 	.word	0x080013b5
 800138c:	080013bb 	.word	0x080013bb
 8001390:	080013c1 	.word	0x080013c1
 8001394:	080013c7 	.word	0x080013c7
 8001398:	080013cd 	.word	0x080013cd
 800139c:	080013d3 	.word	0x080013d3
 80013a0:	080013d9 	.word	0x080013d9
 80013a4:	080013df 	.word	0x080013df
    switch (value) {
        case 0:
            seg3_0();
 80013a8:	f7ff fd46 	bl	8000e38 <seg3_0>
            break;
 80013ac:	e01b      	b.n	80013e6 <set7seg3+0x7a>
        case 1:
            seg3_1();
 80013ae:	f7ff fd61 	bl	8000e74 <seg3_1>
            break;
 80013b2:	e018      	b.n	80013e6 <set7seg3+0x7a>
        case 2:
            seg3_2();
 80013b4:	f7ff fd7c 	bl	8000eb0 <seg3_2>
            break;
 80013b8:	e015      	b.n	80013e6 <set7seg3+0x7a>
        case 3:
            seg3_3();
 80013ba:	f7ff fd97 	bl	8000eec <seg3_3>
            break;
 80013be:	e012      	b.n	80013e6 <set7seg3+0x7a>
        case 4:
            seg3_4();
 80013c0:	f7ff fdb2 	bl	8000f28 <seg3_4>
            break;
 80013c4:	e00f      	b.n	80013e6 <set7seg3+0x7a>
        case 5:
            seg3_5();
 80013c6:	f7ff fdcd 	bl	8000f64 <seg3_5>
            break;
 80013ca:	e00c      	b.n	80013e6 <set7seg3+0x7a>
        case 6:
            seg3_6();
 80013cc:	f7ff fde8 	bl	8000fa0 <seg3_6>
            break;
 80013d0:	e009      	b.n	80013e6 <set7seg3+0x7a>
        case 7:
            seg3_7();
 80013d2:	f7ff fe03 	bl	8000fdc <seg3_7>
            break;
 80013d6:	e006      	b.n	80013e6 <set7seg3+0x7a>
        case 8:
            seg3_8();
 80013d8:	f7ff fe1e 	bl	8001018 <seg3_8>
            break;
 80013dc:	e003      	b.n	80013e6 <set7seg3+0x7a>
        case 9:
            seg3_9();
 80013de:	f7ff fe39 	bl	8001054 <seg3_9>
            break;
 80013e2:	e000      	b.n	80013e6 <set7seg3+0x7a>
        default:
            break;
 80013e4:	bf00      	nop
    }
}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop

080013f0 <set7seg4>:

void set7seg4(int value) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2b09      	cmp	r3, #9
 80013fc:	d834      	bhi.n	8001468 <set7seg4+0x78>
 80013fe:	a201      	add	r2, pc, #4	; (adr r2, 8001404 <set7seg4+0x14>)
 8001400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001404:	0800142d 	.word	0x0800142d
 8001408:	08001433 	.word	0x08001433
 800140c:	08001439 	.word	0x08001439
 8001410:	0800143f 	.word	0x0800143f
 8001414:	08001445 	.word	0x08001445
 8001418:	0800144b 	.word	0x0800144b
 800141c:	08001451 	.word	0x08001451
 8001420:	08001457 	.word	0x08001457
 8001424:	0800145d 	.word	0x0800145d
 8001428:	08001463 	.word	0x08001463
    switch (value) {
        case 0:
            seg4_0();
 800142c:	f7ff fe30 	bl	8001090 <seg4_0>
            break;
 8001430:	e01b      	b.n	800146a <set7seg4+0x7a>
        case 1:
            seg4_1();
 8001432:	f7ff fe4b 	bl	80010cc <seg4_1>
            break;
 8001436:	e018      	b.n	800146a <set7seg4+0x7a>
        case 2:
            seg4_2();
 8001438:	f7ff fe66 	bl	8001108 <seg4_2>
            break;
 800143c:	e015      	b.n	800146a <set7seg4+0x7a>
        case 3:
            seg4_3();
 800143e:	f7ff fe81 	bl	8001144 <seg4_3>
            break;
 8001442:	e012      	b.n	800146a <set7seg4+0x7a>
        case 4:
            seg4_4();
 8001444:	f7ff fe9c 	bl	8001180 <seg4_4>
            break;
 8001448:	e00f      	b.n	800146a <set7seg4+0x7a>
        case 5:
            seg4_5();
 800144a:	f7ff feb7 	bl	80011bc <seg4_5>
            break;
 800144e:	e00c      	b.n	800146a <set7seg4+0x7a>
        case 6:
            seg4_6();
 8001450:	f7ff fed2 	bl	80011f8 <seg4_6>
            break;
 8001454:	e009      	b.n	800146a <set7seg4+0x7a>
        case 7:
            seg4_7();
 8001456:	f7ff feed 	bl	8001234 <seg4_7>
            break;
 800145a:	e006      	b.n	800146a <set7seg4+0x7a>
        case 8:
            seg4_8();
 800145c:	f7ff ff08 	bl	8001270 <seg4_8>
            break;
 8001460:	e003      	b.n	800146a <set7seg4+0x7a>
        case 9:
            seg4_9();
 8001462:	f7ff ff23 	bl	80012ac <seg4_9>
            break;
 8001466:	e000      	b.n	800146a <set7seg4+0x7a>
        default:
            break;
 8001468:	bf00      	nop
    }
}
 800146a:	bf00      	nop
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop

08001474 <led7_segment_display_2>:
		break;
	default:
		break;
	}
}
void led7_segment_display_2(int time){
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
	switch (count_2) {
 800147c:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <led7_segment_display_2+0x60>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d002      	beq.n	800148a <led7_segment_display_2+0x16>
 8001484:	2b01      	cmp	r3, #1
 8001486:	d00e      	beq.n	80014a6 <led7_segment_display_2+0x32>
	case 1:
		set7seg4(time % 10);
		count_2 = 0;
		break;
	default:
		break;
 8001488:	e020      	b.n	80014cc <led7_segment_display_2+0x58>
		set7seg3(time / 10);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a12      	ldr	r2, [pc, #72]	; (80014d8 <led7_segment_display_2+0x64>)
 800148e:	fb82 1203 	smull	r1, r2, r2, r3
 8001492:	1092      	asrs	r2, r2, #2
 8001494:	17db      	asrs	r3, r3, #31
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff67 	bl	800136c <set7seg3>
		count_2 = 1;
 800149e:	4b0d      	ldr	r3, [pc, #52]	; (80014d4 <led7_segment_display_2+0x60>)
 80014a0:	2201      	movs	r2, #1
 80014a2:	601a      	str	r2, [r3, #0]
		break;
 80014a4:	e012      	b.n	80014cc <led7_segment_display_2+0x58>
		set7seg4(time % 10);
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	4b0b      	ldr	r3, [pc, #44]	; (80014d8 <led7_segment_display_2+0x64>)
 80014aa:	fb83 1302 	smull	r1, r3, r3, r2
 80014ae:	1099      	asrs	r1, r3, #2
 80014b0:	17d3      	asrs	r3, r2, #31
 80014b2:	1ac9      	subs	r1, r1, r3
 80014b4:	460b      	mov	r3, r1
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	440b      	add	r3, r1
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	1ad1      	subs	r1, r2, r3
 80014be:	4608      	mov	r0, r1
 80014c0:	f7ff ff96 	bl	80013f0 <set7seg4>
		count_2 = 0;
 80014c4:	4b03      	ldr	r3, [pc, #12]	; (80014d4 <led7_segment_display_2+0x60>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
		break;
 80014ca:	bf00      	nop
	}
}
 80014cc:	bf00      	nop
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	200000a0 	.word	0x200000a0
 80014d8:	66666667 	.word	0x66666667

080014dc <INIT_TIME>:
 */

#include "light_traffic.h"
#include "global.h"

void INIT_TIME(){
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
	red_time = 5;
 80014e0:	4b06      	ldr	r3, [pc, #24]	; (80014fc <INIT_TIME+0x20>)
 80014e2:	2205      	movs	r2, #5
 80014e4:	601a      	str	r2, [r3, #0]
	green_time = 3;
 80014e6:	4b06      	ldr	r3, [pc, #24]	; (8001500 <INIT_TIME+0x24>)
 80014e8:	2203      	movs	r2, #3
 80014ea:	601a      	str	r2, [r3, #0]
	yellow_time = 2;
 80014ec:	4b05      	ldr	r3, [pc, #20]	; (8001504 <INIT_TIME+0x28>)
 80014ee:	2202      	movs	r2, #2
 80014f0:	601a      	str	r2, [r3, #0]
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	200000a4 	.word	0x200000a4
 8001500:	200000a8 	.word	0x200000a8
 8001504:	200000ac 	.word	0x200000ac

08001508 <red1_green2>:
void red1_green2(){
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
	setRED1();
 800150c:	f7ff fb00 	bl	8000b10 <setRED1>
	setGREEN2();
 8001510:	f7ff fb5e 	bl	8000bd0 <setGREEN2>
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}

08001518 <red1_yellow2>:
void red1_yellow2(){
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
	setRED1();
 800151c:	f7ff faf8 	bl	8000b10 <setRED1>
	setYELLOW2();
 8001520:	f7ff fb6e 	bl	8000c00 <setYELLOW2>
}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}

08001528 <green1_red2>:
void green1_red2(){
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
	setGREEN1();
 800152c:	f7ff fb08 	bl	8000b40 <setGREEN1>
	setRED2();
 8001530:	f7ff fb36 	bl	8000ba0 <setRED2>
}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}

08001538 <yellow1_red2>:
void yellow1_red2(){
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
	setYELLOW1();
 800153c:	f7ff fb18 	bl	8000b70 <setYELLOW1>
	setRED2();
 8001540:	f7ff fb2e 	bl	8000ba0 <setRED2>
}
 8001544:	bf00      	nop
 8001546:	bd80      	pop	{r7, pc}

08001548 <blinking_red>:

void blinking_red(){
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 800154c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001550:	4804      	ldr	r0, [pc, #16]	; (8001564 <blinking_red+0x1c>)
 8001552:	f000 fe86 	bl	8002262 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 8001556:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800155a:	4802      	ldr	r0, [pc, #8]	; (8001564 <blinking_red+0x1c>)
 800155c:	f000 fe81 	bl	8002262 <HAL_GPIO_TogglePin>
}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40010c00 	.word	0x40010c00

08001568 <blinking_green>:
void blinking_green(){
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 800156c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001570:	4804      	ldr	r0, [pc, #16]	; (8001584 <blinking_green+0x1c>)
 8001572:	f000 fe76 	bl	8002262 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 8001576:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800157a:	4802      	ldr	r0, [pc, #8]	; (8001584 <blinking_green+0x1c>)
 800157c:	f000 fe71 	bl	8002262 <HAL_GPIO_TogglePin>
}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40010c00 	.word	0x40010c00

08001588 <blinking_yellow>:
void blinking_yellow(){
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 800158c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001590:	4804      	ldr	r0, [pc, #16]	; (80015a4 <blinking_yellow+0x1c>)
 8001592:	f000 fe66 	bl	8002262 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 8001596:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800159a:	4802      	ldr	r0, [pc, #8]	; (80015a4 <blinking_yellow+0x1c>)
 800159c:	f000 fe61 	bl	8002262 <HAL_GPIO_TogglePin>
}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40010c00 	.word	0x40010c00

080015a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015ac:	f000 fb40 	bl	8001c30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015b0:	f000 f834 	bl	800161c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015b4:	f000 f8ba 	bl	800172c <MX_GPIO_Init>
  MX_TIM2_Init();
 80015b8:	f000 f86c 	bl	8001694 <MX_TIM2_Init>

  HAL_TIM_Base_Start_IT (& htim2 ) ;
 80015bc:	480b      	ldr	r0, [pc, #44]	; (80015ec <main+0x44>)
 80015be:	f001 fa95 	bl	8002aec <HAL_TIM_Base_Start_IT>
//  void testButton(){
//	  if(isButtonPressed(0) == 1){
//		  HAL_GPIO_TogglePin(LED_Test_GPIO_Port, LED_Test_Pin);
//	  }
//  }
  status = INIT;
 80015c2:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <main+0x48>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	601a      	str	r2, [r3, #0]
  SCH_Add_Task(fsm_automatic_run, 0, 100);
 80015c8:	2264      	movs	r2, #100	; 0x64
 80015ca:	2100      	movs	r1, #0
 80015cc:	4809      	ldr	r0, [pc, #36]	; (80015f4 <main+0x4c>)
 80015ce:	f000 f939 	bl	8001844 <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_run, 0, 1);
 80015d2:	2201      	movs	r2, #1
 80015d4:	2100      	movs	r1, #0
 80015d6:	4808      	ldr	r0, [pc, #32]	; (80015f8 <main+0x50>)
 80015d8:	f000 f934 	bl	8001844 <SCH_Add_Task>
  SCH_Add_Task(fsm_setting_run, 0, 1);
 80015dc:	2201      	movs	r2, #1
 80015de:	2100      	movs	r1, #0
 80015e0:	4806      	ldr	r0, [pc, #24]	; (80015fc <main+0x54>)
 80015e2:	f000 f92f 	bl	8001844 <SCH_Add_Task>
//	  testTimer_Led();
//	  //test button
//	  testButton();

	  //main
	  SCH_Dispatch_Tasks();
 80015e6:	f000 f9e3 	bl	80019b0 <SCH_Dispatch_Tasks>
 80015ea:	e7fc      	b.n	80015e6 <main+0x3e>
 80015ec:	200000c0 	.word	0x200000c0
 80015f0:	2000009c 	.word	0x2000009c
 80015f4:	0800034d 	.word	0x0800034d
 80015f8:	080005bd 	.word	0x080005bd
 80015fc:	08000815 	.word	0x08000815

08001600 <HAL_TIM_PeriodElapsedCallback>:
  }
}

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8001608:	f000 f972 	bl	80018f0 <SCH_Update>
	timerRun();
 800160c:	f000 fabe 	bl	8001b8c <timerRun>
	getKeyInput();
 8001610:	f7fe fdc6 	bl	80001a0 <getKeyInput>
}
 8001614:	bf00      	nop
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}

0800161c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b090      	sub	sp, #64	; 0x40
 8001620:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001622:	f107 0318 	add.w	r3, r7, #24
 8001626:	2228      	movs	r2, #40	; 0x28
 8001628:	2100      	movs	r1, #0
 800162a:	4618      	mov	r0, r3
 800162c:	f001 fe0e 	bl	800324c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001630:	1d3b      	adds	r3, r7, #4
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	60da      	str	r2, [r3, #12]
 800163c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800163e:	2302      	movs	r3, #2
 8001640:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001642:	2301      	movs	r3, #1
 8001644:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001646:	2310      	movs	r3, #16
 8001648:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800164a:	2300      	movs	r3, #0
 800164c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800164e:	f107 0318 	add.w	r3, r7, #24
 8001652:	4618      	mov	r0, r3
 8001654:	f000 fe1e 	bl	8002294 <HAL_RCC_OscConfig>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800165e:	f000 f8eb 	bl	8001838 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001662:	230f      	movs	r3, #15
 8001664:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001666:	2300      	movs	r3, #0
 8001668:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800166e:	2300      	movs	r3, #0
 8001670:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001672:	2300      	movs	r3, #0
 8001674:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001676:	1d3b      	adds	r3, r7, #4
 8001678:	2100      	movs	r1, #0
 800167a:	4618      	mov	r0, r3
 800167c:	f001 f88a 	bl	8002794 <HAL_RCC_ClockConfig>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001686:	f000 f8d7 	bl	8001838 <Error_Handler>
  }
}
 800168a:	bf00      	nop
 800168c:	3740      	adds	r7, #64	; 0x40
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
	...

08001694 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800169a:	f107 0308 	add.w	r3, r7, #8
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	605a      	str	r2, [r3, #4]
 80016a4:	609a      	str	r2, [r3, #8]
 80016a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a8:	463b      	mov	r3, r7
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016b0:	4b1d      	ldr	r3, [pc, #116]	; (8001728 <MX_TIM2_Init+0x94>)
 80016b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80016b8:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <MX_TIM2_Init+0x94>)
 80016ba:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80016be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c0:	4b19      	ldr	r3, [pc, #100]	; (8001728 <MX_TIM2_Init+0x94>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80016c6:	4b18      	ldr	r3, [pc, #96]	; (8001728 <MX_TIM2_Init+0x94>)
 80016c8:	2209      	movs	r2, #9
 80016ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016cc:	4b16      	ldr	r3, [pc, #88]	; (8001728 <MX_TIM2_Init+0x94>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d2:	4b15      	ldr	r3, [pc, #84]	; (8001728 <MX_TIM2_Init+0x94>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016d8:	4813      	ldr	r0, [pc, #76]	; (8001728 <MX_TIM2_Init+0x94>)
 80016da:	f001 f9b7 	bl	8002a4c <HAL_TIM_Base_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80016e4:	f000 f8a8 	bl	8001838 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016ee:	f107 0308 	add.w	r3, r7, #8
 80016f2:	4619      	mov	r1, r3
 80016f4:	480c      	ldr	r0, [pc, #48]	; (8001728 <MX_TIM2_Init+0x94>)
 80016f6:	f001 fb35 	bl	8002d64 <HAL_TIM_ConfigClockSource>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001700:	f000 f89a 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001704:	2300      	movs	r3, #0
 8001706:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001708:	2300      	movs	r3, #0
 800170a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800170c:	463b      	mov	r3, r7
 800170e:	4619      	mov	r1, r3
 8001710:	4805      	ldr	r0, [pc, #20]	; (8001728 <MX_TIM2_Init+0x94>)
 8001712:	f001 fd0d 	bl	8003130 <HAL_TIMEx_MasterConfigSynchronization>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800171c:	f000 f88c 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001720:	bf00      	nop
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	200000c0 	.word	0x200000c0

0800172c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b088      	sub	sp, #32
 8001730:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001732:	f107 0310 	add.w	r3, r7, #16
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]
 800173e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001740:	4b39      	ldr	r3, [pc, #228]	; (8001828 <MX_GPIO_Init+0xfc>)
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	4a38      	ldr	r2, [pc, #224]	; (8001828 <MX_GPIO_Init+0xfc>)
 8001746:	f043 0310 	orr.w	r3, r3, #16
 800174a:	6193      	str	r3, [r2, #24]
 800174c:	4b36      	ldr	r3, [pc, #216]	; (8001828 <MX_GPIO_Init+0xfc>)
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	f003 0310 	and.w	r3, r3, #16
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001758:	4b33      	ldr	r3, [pc, #204]	; (8001828 <MX_GPIO_Init+0xfc>)
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	4a32      	ldr	r2, [pc, #200]	; (8001828 <MX_GPIO_Init+0xfc>)
 800175e:	f043 0304 	orr.w	r3, r3, #4
 8001762:	6193      	str	r3, [r2, #24]
 8001764:	4b30      	ldr	r3, [pc, #192]	; (8001828 <MX_GPIO_Init+0xfc>)
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001770:	4b2d      	ldr	r3, [pc, #180]	; (8001828 <MX_GPIO_Init+0xfc>)
 8001772:	699b      	ldr	r3, [r3, #24]
 8001774:	4a2c      	ldr	r2, [pc, #176]	; (8001828 <MX_GPIO_Init+0xfc>)
 8001776:	f043 0308 	orr.w	r3, r3, #8
 800177a:	6193      	str	r3, [r2, #24]
 800177c:	4b2a      	ldr	r3, [pc, #168]	; (8001828 <MX_GPIO_Init+0xfc>)
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	f003 0308 	and.w	r3, r3, #8
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Test_GPIO_Port, LED_Test_Pin, GPIO_PIN_RESET);
 8001788:	2200      	movs	r2, #0
 800178a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800178e:	4827      	ldr	r0, [pc, #156]	; (800182c <MX_GPIO_Init+0x100>)
 8001790:	f000 fd4f 	bl	8002232 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_1_0_Pin|LED_1_1_Pin|LED_1_2_Pin|LED_1_3_Pin
 8001794:	2200      	movs	r2, #0
 8001796:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800179a:	4825      	ldr	r0, [pc, #148]	; (8001830 <MX_GPIO_Init+0x104>)
 800179c:	f000 fd49 	bl	8002232 <HAL_GPIO_WritePin>
                          |LED_2_0_Pin|LED_2_1_Pin|LED_2_2_Pin|LED_2_3_Pin
                          |LED_3_0_Pin|LED_3_1_Pin|LED_3_2_Pin|LED_3_3_Pin
                          |LED_4_0_Pin|LED_4_1_Pin|LED_4_2_Pin|LED_4_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Timer_Pin|LED_YELLOW1_Pin|LED_RED2_Pin|LED_GREEN2_Pin
 80017a0:	2200      	movs	r2, #0
 80017a2:	f647 71f1 	movw	r1, #32753	; 0x7ff1
 80017a6:	4823      	ldr	r0, [pc, #140]	; (8001834 <MX_GPIO_Init+0x108>)
 80017a8:	f000 fd43 	bl	8002232 <HAL_GPIO_WritePin>
                          |LED_YELLOW2_Pin|LED_MOD_Pin|LED_5_0_Pin|LED_5_1_Pin
                          |LED_5_2_Pin|LED_5_3_Pin|LED_RED1_Pin|LED_GREEN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Test_Pin */
  GPIO_InitStruct.Pin = LED_Test_Pin;
 80017ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b2:	2301      	movs	r3, #1
 80017b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2302      	movs	r3, #2
 80017bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_Test_GPIO_Port, &GPIO_InitStruct);
 80017be:	f107 0310 	add.w	r3, r7, #16
 80017c2:	4619      	mov	r1, r3
 80017c4:	4819      	ldr	r0, [pc, #100]	; (800182c <MX_GPIO_Init+0x100>)
 80017c6:	f000 fba3 	bl	8001f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_0_Pin LED_1_1_Pin LED_1_2_Pin LED_1_3_Pin
                           LED_2_0_Pin LED_2_1_Pin LED_2_2_Pin LED_2_3_Pin
                           LED_3_0_Pin LED_3_1_Pin LED_3_2_Pin LED_3_3_Pin
                           LED_4_0_Pin LED_4_1_Pin LED_4_2_Pin LED_4_3_Pin */
  GPIO_InitStruct.Pin = LED_1_0_Pin|LED_1_1_Pin|LED_1_2_Pin|LED_1_3_Pin
 80017ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017ce:	613b      	str	r3, [r7, #16]
                          |LED_2_0_Pin|LED_2_1_Pin|LED_2_2_Pin|LED_2_3_Pin
                          |LED_3_0_Pin|LED_3_1_Pin|LED_3_2_Pin|LED_3_3_Pin
                          |LED_4_0_Pin|LED_4_1_Pin|LED_4_2_Pin|LED_4_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d0:	2301      	movs	r3, #1
 80017d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d8:	2302      	movs	r3, #2
 80017da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017dc:	f107 0310 	add.w	r3, r7, #16
 80017e0:	4619      	mov	r1, r3
 80017e2:	4813      	ldr	r0, [pc, #76]	; (8001830 <MX_GPIO_Init+0x104>)
 80017e4:	f000 fb94 	bl	8001f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Timer_Pin LED_YELLOW1_Pin LED_RED2_Pin LED_GREEN2_Pin
                           LED_YELLOW2_Pin LED_MOD_Pin LED_5_0_Pin LED_5_1_Pin
                           LED_5_2_Pin LED_5_3_Pin LED_RED1_Pin LED_GREEN1_Pin */
  GPIO_InitStruct.Pin = LED_Timer_Pin|LED_YELLOW1_Pin|LED_RED2_Pin|LED_GREEN2_Pin
 80017e8:	f647 73f1 	movw	r3, #32753	; 0x7ff1
 80017ec:	613b      	str	r3, [r7, #16]
                          |LED_YELLOW2_Pin|LED_MOD_Pin|LED_5_0_Pin|LED_5_1_Pin
                          |LED_5_2_Pin|LED_5_3_Pin|LED_RED1_Pin|LED_GREEN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ee:	2301      	movs	r3, #1
 80017f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f6:	2302      	movs	r3, #2
 80017f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fa:	f107 0310 	add.w	r3, r7, #16
 80017fe:	4619      	mov	r1, r3
 8001800:	480c      	ldr	r0, [pc, #48]	; (8001834 <MX_GPIO_Init+0x108>)
 8001802:	f000 fb85 	bl	8001f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button_Test_Pin Button3_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button_Test_Pin|Button3_Pin;
 8001806:	f248 030e 	movw	r3, #32782	; 0x800e
 800180a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001810:	2301      	movs	r3, #1
 8001812:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001814:	f107 0310 	add.w	r3, r7, #16
 8001818:	4619      	mov	r1, r3
 800181a:	4806      	ldr	r0, [pc, #24]	; (8001834 <MX_GPIO_Init+0x108>)
 800181c:	f000 fb78 	bl	8001f10 <HAL_GPIO_Init>

}
 8001820:	bf00      	nop
 8001822:	3720      	adds	r7, #32
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	40021000 	.word	0x40021000
 800182c:	40011000 	.word	0x40011000
 8001830:	40010800 	.word	0x40010800
 8001834:	40010c00 	.word	0x40010c00

08001838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800183c:	b672      	cpsid	i
}
 800183e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001840:	e7fe      	b.n	8001840 <Error_Handler+0x8>
	...

08001844 <SCH_Add_Task>:

void SCH_Init(void){
	current_index_task = 0;
}

void SCH_Add_Task(void (* pFunction) () , uint32_t DELAY, uint32_t PERIOD){
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
	if(current_index_task < SCH_MAX_TASKS){
 8001850:	4b25      	ldr	r3, [pc, #148]	; (80018e8 <SCH_Add_Task+0xa4>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b27      	cmp	r3, #39	; 0x27
 8001856:	d842      	bhi.n	80018de <SCH_Add_Task+0x9a>
		SCH_tasks_G[current_index_task].pTask = pFunction;
 8001858:	4b23      	ldr	r3, [pc, #140]	; (80018e8 <SCH_Add_Task+0xa4>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	4619      	mov	r1, r3
 800185e:	4a23      	ldr	r2, [pc, #140]	; (80018ec <SCH_Add_Task+0xa8>)
 8001860:	460b      	mov	r3, r1
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	440b      	add	r3, r1
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4413      	add	r3, r2
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Delay = DELAY;
 800186e:	4b1e      	ldr	r3, [pc, #120]	; (80018e8 <SCH_Add_Task+0xa4>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	4619      	mov	r1, r3
 8001874:	4a1d      	ldr	r2, [pc, #116]	; (80018ec <SCH_Add_Task+0xa8>)
 8001876:	460b      	mov	r3, r1
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	440b      	add	r3, r1
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	4413      	add	r3, r2
 8001880:	3304      	adds	r3, #4
 8001882:	68ba      	ldr	r2, [r7, #8]
 8001884:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Period = PERIOD;
 8001886:	4b18      	ldr	r3, [pc, #96]	; (80018e8 <SCH_Add_Task+0xa4>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	4619      	mov	r1, r3
 800188c:	4a17      	ldr	r2, [pc, #92]	; (80018ec <SCH_Add_Task+0xa8>)
 800188e:	460b      	mov	r3, r1
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	440b      	add	r3, r1
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4413      	add	r3, r2
 8001898:	3308      	adds	r3, #8
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].RunMe = 0;
 800189e:	4b12      	ldr	r3, [pc, #72]	; (80018e8 <SCH_Add_Task+0xa4>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	4619      	mov	r1, r3
 80018a4:	4a11      	ldr	r2, [pc, #68]	; (80018ec <SCH_Add_Task+0xa8>)
 80018a6:	460b      	mov	r3, r1
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	440b      	add	r3, r1
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	4413      	add	r3, r2
 80018b0:	330c      	adds	r3, #12
 80018b2:	2200      	movs	r2, #0
 80018b4:	701a      	strb	r2, [r3, #0]

		SCH_tasks_G[current_index_task].TaskID = current_index_task;
 80018b6:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <SCH_Add_Task+0xa4>)
 80018b8:	781a      	ldrb	r2, [r3, #0]
 80018ba:	4b0b      	ldr	r3, [pc, #44]	; (80018e8 <SCH_Add_Task+0xa4>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	4619      	mov	r1, r3
 80018c0:	4610      	mov	r0, r2
 80018c2:	4a0a      	ldr	r2, [pc, #40]	; (80018ec <SCH_Add_Task+0xa8>)
 80018c4:	460b      	mov	r3, r1
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	440b      	add	r3, r1
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	4413      	add	r3, r2
 80018ce:	3310      	adds	r3, #16
 80018d0:	6018      	str	r0, [r3, #0]
		current_index_task++;
 80018d2:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <SCH_Add_Task+0xa4>)
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	3301      	adds	r3, #1
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	4b03      	ldr	r3, [pc, #12]	; (80018e8 <SCH_Add_Task+0xa4>)
 80018dc:	701a      	strb	r2, [r3, #0]
	}
}
 80018de:	bf00      	nop
 80018e0:	3714      	adds	r7, #20
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	200000bc 	.word	0x200000bc
 80018ec:	20000108 	.word	0x20000108

080018f0 <SCH_Update>:
void SCH_Update(void){
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
	for(int i = 0; i < current_index_task; i++){
 80018f6:	2300      	movs	r3, #0
 80018f8:	607b      	str	r3, [r7, #4]
 80018fa:	e048      	b.n	800198e <SCH_Update+0x9e>
		if(SCH_tasks_G[i].Delay > 0){
 80018fc:	492a      	ldr	r1, [pc, #168]	; (80019a8 <SCH_Update+0xb8>)
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	4613      	mov	r3, r2
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	4413      	add	r3, r2
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	440b      	add	r3, r1
 800190a:	3304      	adds	r3, #4
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d013      	beq.n	800193a <SCH_Update+0x4a>
			SCH_tasks_G[i].Delay --;
 8001912:	4925      	ldr	r1, [pc, #148]	; (80019a8 <SCH_Update+0xb8>)
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	4613      	mov	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4413      	add	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	440b      	add	r3, r1
 8001920:	3304      	adds	r3, #4
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	1e59      	subs	r1, r3, #1
 8001926:	4820      	ldr	r0, [pc, #128]	; (80019a8 <SCH_Update+0xb8>)
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	4613      	mov	r3, r2
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	4413      	add	r3, r2
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	4403      	add	r3, r0
 8001934:	3304      	adds	r3, #4
 8001936:	6019      	str	r1, [r3, #0]
 8001938:	e026      	b.n	8001988 <SCH_Update+0x98>
		}
		else{
			SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period;
 800193a:	491b      	ldr	r1, [pc, #108]	; (80019a8 <SCH_Update+0xb8>)
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	4613      	mov	r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	4413      	add	r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	440b      	add	r3, r1
 8001948:	3308      	adds	r3, #8
 800194a:	6819      	ldr	r1, [r3, #0]
 800194c:	4816      	ldr	r0, [pc, #88]	; (80019a8 <SCH_Update+0xb8>)
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	4613      	mov	r3, r2
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	4413      	add	r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	4403      	add	r3, r0
 800195a:	3304      	adds	r3, #4
 800195c:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].RunMe += 1;
 800195e:	4912      	ldr	r1, [pc, #72]	; (80019a8 <SCH_Update+0xb8>)
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	4613      	mov	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	440b      	add	r3, r1
 800196c:	330c      	adds	r3, #12
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	3301      	adds	r3, #1
 8001972:	b2d8      	uxtb	r0, r3
 8001974:	490c      	ldr	r1, [pc, #48]	; (80019a8 <SCH_Update+0xb8>)
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	4613      	mov	r3, r2
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4413      	add	r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	440b      	add	r3, r1
 8001982:	330c      	adds	r3, #12
 8001984:	4602      	mov	r2, r0
 8001986:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < current_index_task; i++){
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3301      	adds	r3, #1
 800198c:	607b      	str	r3, [r7, #4]
 800198e:	4b07      	ldr	r3, [pc, #28]	; (80019ac <SCH_Update+0xbc>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	461a      	mov	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4293      	cmp	r3, r2
 8001998:	dbb0      	blt.n	80018fc <SCH_Update+0xc>
		}
	}
}
 800199a:	bf00      	nop
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	20000108 	.word	0x20000108
 80019ac:	200000bc 	.word	0x200000bc

080019b0 <SCH_Dispatch_Tasks>:
void SCH_Dispatch_Tasks(void){
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
	for(int i = 0; i < current_index_task; i++){
 80019b6:	2300      	movs	r3, #0
 80019b8:	607b      	str	r3, [r7, #4]
 80019ba:	e02b      	b.n	8001a14 <SCH_Dispatch_Tasks+0x64>
		if(SCH_tasks_G[i].RunMe > 0){
 80019bc:	491b      	ldr	r1, [pc, #108]	; (8001a2c <SCH_Dispatch_Tasks+0x7c>)
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	4613      	mov	r3, r2
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	4413      	add	r3, r2
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	440b      	add	r3, r1
 80019ca:	330c      	adds	r3, #12
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d01d      	beq.n	8001a0e <SCH_Dispatch_Tasks+0x5e>
			SCH_tasks_G[i].RunMe --;
 80019d2:	4916      	ldr	r1, [pc, #88]	; (8001a2c <SCH_Dispatch_Tasks+0x7c>)
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	4613      	mov	r3, r2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	4413      	add	r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	440b      	add	r3, r1
 80019e0:	330c      	adds	r3, #12
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	3b01      	subs	r3, #1
 80019e6:	b2d8      	uxtb	r0, r3
 80019e8:	4910      	ldr	r1, [pc, #64]	; (8001a2c <SCH_Dispatch_Tasks+0x7c>)
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	4613      	mov	r3, r2
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	4413      	add	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	440b      	add	r3, r1
 80019f6:	330c      	adds	r3, #12
 80019f8:	4602      	mov	r2, r0
 80019fa:	701a      	strb	r2, [r3, #0]
			(*SCH_tasks_G[i].pTask)();
 80019fc:	490b      	ldr	r1, [pc, #44]	; (8001a2c <SCH_Dispatch_Tasks+0x7c>)
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	4613      	mov	r3, r2
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	4413      	add	r3, r2
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	440b      	add	r3, r1
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4798      	blx	r3
	for(int i = 0; i < current_index_task; i++){
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	3301      	adds	r3, #1
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	4b06      	ldr	r3, [pc, #24]	; (8001a30 <SCH_Dispatch_Tasks+0x80>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	461a      	mov	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	dbcd      	blt.n	80019bc <SCH_Dispatch_Tasks+0xc>
		}
	}
}
 8001a20:	bf00      	nop
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000108 	.word	0x20000108
 8001a30:	200000bc 	.word	0x200000bc

08001a34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a3a:	4b15      	ldr	r3, [pc, #84]	; (8001a90 <HAL_MspInit+0x5c>)
 8001a3c:	699b      	ldr	r3, [r3, #24]
 8001a3e:	4a14      	ldr	r2, [pc, #80]	; (8001a90 <HAL_MspInit+0x5c>)
 8001a40:	f043 0301 	orr.w	r3, r3, #1
 8001a44:	6193      	str	r3, [r2, #24]
 8001a46:	4b12      	ldr	r3, [pc, #72]	; (8001a90 <HAL_MspInit+0x5c>)
 8001a48:	699b      	ldr	r3, [r3, #24]
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	60bb      	str	r3, [r7, #8]
 8001a50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a52:	4b0f      	ldr	r3, [pc, #60]	; (8001a90 <HAL_MspInit+0x5c>)
 8001a54:	69db      	ldr	r3, [r3, #28]
 8001a56:	4a0e      	ldr	r2, [pc, #56]	; (8001a90 <HAL_MspInit+0x5c>)
 8001a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a5c:	61d3      	str	r3, [r2, #28]
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	; (8001a90 <HAL_MspInit+0x5c>)
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a66:	607b      	str	r3, [r7, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001a6a:	4b0a      	ldr	r3, [pc, #40]	; (8001a94 <HAL_MspInit+0x60>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	4a04      	ldr	r2, [pc, #16]	; (8001a94 <HAL_MspInit+0x60>)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a86:	bf00      	nop
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bc80      	pop	{r7}
 8001a8e:	4770      	bx	lr
 8001a90:	40021000 	.word	0x40021000
 8001a94:	40010000 	.word	0x40010000

08001a98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aa8:	d113      	bne.n	8001ad2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aaa:	4b0c      	ldr	r3, [pc, #48]	; (8001adc <HAL_TIM_Base_MspInit+0x44>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	4a0b      	ldr	r2, [pc, #44]	; (8001adc <HAL_TIM_Base_MspInit+0x44>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	61d3      	str	r3, [r2, #28]
 8001ab6:	4b09      	ldr	r3, [pc, #36]	; (8001adc <HAL_TIM_Base_MspInit+0x44>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	201c      	movs	r0, #28
 8001ac8:	f000 f9eb 	bl	8001ea2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001acc:	201c      	movs	r0, #28
 8001ace:	f000 fa04 	bl	8001eda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001ad2:	bf00      	nop
 8001ad4:	3710      	adds	r7, #16
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40021000 	.word	0x40021000

08001ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ae4:	e7fe      	b.n	8001ae4 <NMI_Handler+0x4>

08001ae6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aea:	e7fe      	b.n	8001aea <HardFault_Handler+0x4>

08001aec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af0:	e7fe      	b.n	8001af0 <MemManage_Handler+0x4>

08001af2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af6:	e7fe      	b.n	8001af6 <BusFault_Handler+0x4>

08001af8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <UsageFault_Handler+0x4>

08001afe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr

08001b0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr

08001b16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr

08001b22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b26:	f000 f8c9 	bl	8001cbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
	...

08001b30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b34:	4802      	ldr	r0, [pc, #8]	; (8001b40 <TIM2_IRQHandler+0x10>)
 8001b36:	f001 f825 	bl	8002b84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	200000c0 	.word	0x200000c0

08001b44 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr

08001b50 <setTimer>:
#include "timerlab3.h"

int timer_flag[10];
int timer_counter[10];
int timer_cycle = 10;
void setTimer(int index, int counter) {
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
	timer_flag[index] = 0;
 8001b5a:	4a09      	ldr	r2, [pc, #36]	; (8001b80 <setTimer+0x30>)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2100      	movs	r1, #0
 8001b60:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = counter / timer_cycle;
 8001b64:	4b07      	ldr	r3, [pc, #28]	; (8001b84 <setTimer+0x34>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	683a      	ldr	r2, [r7, #0]
 8001b6a:	fb92 f2f3 	sdiv	r2, r2, r3
 8001b6e:	4906      	ldr	r1, [pc, #24]	; (8001b88 <setTimer+0x38>)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	20000450 	.word	0x20000450
 8001b84:	20000064 	.word	0x20000064
 8001b88:	20000428 	.word	0x20000428

08001b8c <timerRun>:
void timerRun() {
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; i++) {
 8001b92:	2300      	movs	r3, #0
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	e017      	b.n	8001bc8 <timerRun+0x3c>
		if (timer_counter[i] > 0) {
 8001b98:	4a10      	ldr	r2, [pc, #64]	; (8001bdc <timerRun+0x50>)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	dd09      	ble.n	8001bb8 <timerRun+0x2c>
			timer_counter[i]--;
 8001ba4:	4a0d      	ldr	r2, [pc, #52]	; (8001bdc <timerRun+0x50>)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bac:	1e5a      	subs	r2, r3, #1
 8001bae:	490b      	ldr	r1, [pc, #44]	; (8001bdc <timerRun+0x50>)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001bb6:	e004      	b.n	8001bc2 <timerRun+0x36>
		} else {
			timer_flag[i] = 1;
 8001bb8:	4a09      	ldr	r2, [pc, #36]	; (8001be0 <timerRun+0x54>)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++) {
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	607b      	str	r3, [r7, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b09      	cmp	r3, #9
 8001bcc:	dde4      	ble.n	8001b98 <timerRun+0xc>
		}
	}
}
 8001bce:	bf00      	nop
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	20000428 	.word	0x20000428
 8001be0:	20000450 	.word	0x20000450

08001be4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001be4:	f7ff ffae 	bl	8001b44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001be8:	480b      	ldr	r0, [pc, #44]	; (8001c18 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bea:	490c      	ldr	r1, [pc, #48]	; (8001c1c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bec:	4a0c      	ldr	r2, [pc, #48]	; (8001c20 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bf0:	e002      	b.n	8001bf8 <LoopCopyDataInit>

08001bf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bf6:	3304      	adds	r3, #4

08001bf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bfc:	d3f9      	bcc.n	8001bf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bfe:	4a09      	ldr	r2, [pc, #36]	; (8001c24 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c00:	4c09      	ldr	r4, [pc, #36]	; (8001c28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c04:	e001      	b.n	8001c0a <LoopFillZerobss>

08001c06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c08:	3204      	adds	r2, #4

08001c0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c0c:	d3fb      	bcc.n	8001c06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c0e:	f001 faf9 	bl	8003204 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c12:	f7ff fcc9 	bl	80015a8 <main>
  bx lr
 8001c16:	4770      	bx	lr
  ldr r0, =_sdata
 8001c18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c1c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001c20:	080032a0 	.word	0x080032a0
  ldr r2, =_sbss
 8001c24:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001c28:	2000047c 	.word	0x2000047c

08001c2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c2c:	e7fe      	b.n	8001c2c <ADC1_2_IRQHandler>
	...

08001c30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c34:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <HAL_Init+0x28>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a07      	ldr	r2, [pc, #28]	; (8001c58 <HAL_Init+0x28>)
 8001c3a:	f043 0310 	orr.w	r3, r3, #16
 8001c3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c40:	2003      	movs	r0, #3
 8001c42:	f000 f923 	bl	8001e8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c46:	200f      	movs	r0, #15
 8001c48:	f000 f808 	bl	8001c5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c4c:	f7ff fef2 	bl	8001a34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40022000 	.word	0x40022000

08001c5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c64:	4b12      	ldr	r3, [pc, #72]	; (8001cb0 <HAL_InitTick+0x54>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4b12      	ldr	r3, [pc, #72]	; (8001cb4 <HAL_InitTick+0x58>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f000 f93b 	bl	8001ef6 <HAL_SYSTICK_Config>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e00e      	b.n	8001ca8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2b0f      	cmp	r3, #15
 8001c8e:	d80a      	bhi.n	8001ca6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c90:	2200      	movs	r2, #0
 8001c92:	6879      	ldr	r1, [r7, #4]
 8001c94:	f04f 30ff 	mov.w	r0, #4294967295
 8001c98:	f000 f903 	bl	8001ea2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c9c:	4a06      	ldr	r2, [pc, #24]	; (8001cb8 <HAL_InitTick+0x5c>)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	e000      	b.n	8001ca8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	20000060 	.word	0x20000060
 8001cb4:	2000006c 	.word	0x2000006c
 8001cb8:	20000068 	.word	0x20000068

08001cbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cc0:	4b05      	ldr	r3, [pc, #20]	; (8001cd8 <HAL_IncTick+0x1c>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <HAL_IncTick+0x20>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4413      	add	r3, r2
 8001ccc:	4a03      	ldr	r2, [pc, #12]	; (8001cdc <HAL_IncTick+0x20>)
 8001cce:	6013      	str	r3, [r2, #0]
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr
 8001cd8:	2000006c 	.word	0x2000006c
 8001cdc:	20000478 	.word	0x20000478

08001ce0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ce4:	4b02      	ldr	r3, [pc, #8]	; (8001cf0 <HAL_GetTick+0x10>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr
 8001cf0:	20000478 	.word	0x20000478

08001cf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f003 0307 	and.w	r3, r3, #7
 8001d02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d04:	4b0c      	ldr	r3, [pc, #48]	; (8001d38 <__NVIC_SetPriorityGrouping+0x44>)
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d0a:	68ba      	ldr	r2, [r7, #8]
 8001d0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d10:	4013      	ands	r3, r2
 8001d12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d26:	4a04      	ldr	r2, [pc, #16]	; (8001d38 <__NVIC_SetPriorityGrouping+0x44>)
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	60d3      	str	r3, [r2, #12]
}
 8001d2c:	bf00      	nop
 8001d2e:	3714      	adds	r7, #20
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d40:	4b04      	ldr	r3, [pc, #16]	; (8001d54 <__NVIC_GetPriorityGrouping+0x18>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	0a1b      	lsrs	r3, r3, #8
 8001d46:	f003 0307 	and.w	r3, r3, #7
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	e000ed00 	.word	0xe000ed00

08001d58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	db0b      	blt.n	8001d82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	f003 021f 	and.w	r2, r3, #31
 8001d70:	4906      	ldr	r1, [pc, #24]	; (8001d8c <__NVIC_EnableIRQ+0x34>)
 8001d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d76:	095b      	lsrs	r3, r3, #5
 8001d78:	2001      	movs	r0, #1
 8001d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d82:	bf00      	nop
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr
 8001d8c:	e000e100 	.word	0xe000e100

08001d90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	6039      	str	r1, [r7, #0]
 8001d9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	db0a      	blt.n	8001dba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	b2da      	uxtb	r2, r3
 8001da8:	490c      	ldr	r1, [pc, #48]	; (8001ddc <__NVIC_SetPriority+0x4c>)
 8001daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dae:	0112      	lsls	r2, r2, #4
 8001db0:	b2d2      	uxtb	r2, r2
 8001db2:	440b      	add	r3, r1
 8001db4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001db8:	e00a      	b.n	8001dd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	4908      	ldr	r1, [pc, #32]	; (8001de0 <__NVIC_SetPriority+0x50>)
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	f003 030f 	and.w	r3, r3, #15
 8001dc6:	3b04      	subs	r3, #4
 8001dc8:	0112      	lsls	r2, r2, #4
 8001dca:	b2d2      	uxtb	r2, r2
 8001dcc:	440b      	add	r3, r1
 8001dce:	761a      	strb	r2, [r3, #24]
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	e000e100 	.word	0xe000e100
 8001de0:	e000ed00 	.word	0xe000ed00

08001de4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b089      	sub	sp, #36	; 0x24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	f1c3 0307 	rsb	r3, r3, #7
 8001dfe:	2b04      	cmp	r3, #4
 8001e00:	bf28      	it	cs
 8001e02:	2304      	movcs	r3, #4
 8001e04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	3304      	adds	r3, #4
 8001e0a:	2b06      	cmp	r3, #6
 8001e0c:	d902      	bls.n	8001e14 <NVIC_EncodePriority+0x30>
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	3b03      	subs	r3, #3
 8001e12:	e000      	b.n	8001e16 <NVIC_EncodePriority+0x32>
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e18:	f04f 32ff 	mov.w	r2, #4294967295
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	43da      	mvns	r2, r3
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	401a      	ands	r2, r3
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	fa01 f303 	lsl.w	r3, r1, r3
 8001e36:	43d9      	mvns	r1, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e3c:	4313      	orrs	r3, r2
         );
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3724      	adds	r7, #36	; 0x24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bc80      	pop	{r7}
 8001e46:	4770      	bx	lr

08001e48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3b01      	subs	r3, #1
 8001e54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e58:	d301      	bcc.n	8001e5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e00f      	b.n	8001e7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e5e:	4a0a      	ldr	r2, [pc, #40]	; (8001e88 <SysTick_Config+0x40>)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3b01      	subs	r3, #1
 8001e64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e66:	210f      	movs	r1, #15
 8001e68:	f04f 30ff 	mov.w	r0, #4294967295
 8001e6c:	f7ff ff90 	bl	8001d90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e70:	4b05      	ldr	r3, [pc, #20]	; (8001e88 <SysTick_Config+0x40>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e76:	4b04      	ldr	r3, [pc, #16]	; (8001e88 <SysTick_Config+0x40>)
 8001e78:	2207      	movs	r2, #7
 8001e7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	e000e010 	.word	0xe000e010

08001e8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f7ff ff2d 	bl	8001cf4 <__NVIC_SetPriorityGrouping>
}
 8001e9a:	bf00      	nop
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b086      	sub	sp, #24
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	60b9      	str	r1, [r7, #8]
 8001eac:	607a      	str	r2, [r7, #4]
 8001eae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eb4:	f7ff ff42 	bl	8001d3c <__NVIC_GetPriorityGrouping>
 8001eb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	68b9      	ldr	r1, [r7, #8]
 8001ebe:	6978      	ldr	r0, [r7, #20]
 8001ec0:	f7ff ff90 	bl	8001de4 <NVIC_EncodePriority>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eca:	4611      	mov	r1, r2
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff ff5f 	bl	8001d90 <__NVIC_SetPriority>
}
 8001ed2:	bf00      	nop
 8001ed4:	3718      	adds	r7, #24
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ff35 	bl	8001d58 <__NVIC_EnableIRQ>
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b082      	sub	sp, #8
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7ff ffa2 	bl	8001e48 <SysTick_Config>
 8001f04:	4603      	mov	r3, r0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
	...

08001f10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b08b      	sub	sp, #44	; 0x2c
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f22:	e148      	b.n	80021b6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f24:	2201      	movs	r2, #1
 8001f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	69fa      	ldr	r2, [r7, #28]
 8001f34:	4013      	ands	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	f040 8137 	bne.w	80021b0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	4aa3      	ldr	r2, [pc, #652]	; (80021d4 <HAL_GPIO_Init+0x2c4>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d05e      	beq.n	800200a <HAL_GPIO_Init+0xfa>
 8001f4c:	4aa1      	ldr	r2, [pc, #644]	; (80021d4 <HAL_GPIO_Init+0x2c4>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d875      	bhi.n	800203e <HAL_GPIO_Init+0x12e>
 8001f52:	4aa1      	ldr	r2, [pc, #644]	; (80021d8 <HAL_GPIO_Init+0x2c8>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d058      	beq.n	800200a <HAL_GPIO_Init+0xfa>
 8001f58:	4a9f      	ldr	r2, [pc, #636]	; (80021d8 <HAL_GPIO_Init+0x2c8>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d86f      	bhi.n	800203e <HAL_GPIO_Init+0x12e>
 8001f5e:	4a9f      	ldr	r2, [pc, #636]	; (80021dc <HAL_GPIO_Init+0x2cc>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d052      	beq.n	800200a <HAL_GPIO_Init+0xfa>
 8001f64:	4a9d      	ldr	r2, [pc, #628]	; (80021dc <HAL_GPIO_Init+0x2cc>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d869      	bhi.n	800203e <HAL_GPIO_Init+0x12e>
 8001f6a:	4a9d      	ldr	r2, [pc, #628]	; (80021e0 <HAL_GPIO_Init+0x2d0>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d04c      	beq.n	800200a <HAL_GPIO_Init+0xfa>
 8001f70:	4a9b      	ldr	r2, [pc, #620]	; (80021e0 <HAL_GPIO_Init+0x2d0>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d863      	bhi.n	800203e <HAL_GPIO_Init+0x12e>
 8001f76:	4a9b      	ldr	r2, [pc, #620]	; (80021e4 <HAL_GPIO_Init+0x2d4>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d046      	beq.n	800200a <HAL_GPIO_Init+0xfa>
 8001f7c:	4a99      	ldr	r2, [pc, #612]	; (80021e4 <HAL_GPIO_Init+0x2d4>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d85d      	bhi.n	800203e <HAL_GPIO_Init+0x12e>
 8001f82:	2b12      	cmp	r3, #18
 8001f84:	d82a      	bhi.n	8001fdc <HAL_GPIO_Init+0xcc>
 8001f86:	2b12      	cmp	r3, #18
 8001f88:	d859      	bhi.n	800203e <HAL_GPIO_Init+0x12e>
 8001f8a:	a201      	add	r2, pc, #4	; (adr r2, 8001f90 <HAL_GPIO_Init+0x80>)
 8001f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f90:	0800200b 	.word	0x0800200b
 8001f94:	08001fe5 	.word	0x08001fe5
 8001f98:	08001ff7 	.word	0x08001ff7
 8001f9c:	08002039 	.word	0x08002039
 8001fa0:	0800203f 	.word	0x0800203f
 8001fa4:	0800203f 	.word	0x0800203f
 8001fa8:	0800203f 	.word	0x0800203f
 8001fac:	0800203f 	.word	0x0800203f
 8001fb0:	0800203f 	.word	0x0800203f
 8001fb4:	0800203f 	.word	0x0800203f
 8001fb8:	0800203f 	.word	0x0800203f
 8001fbc:	0800203f 	.word	0x0800203f
 8001fc0:	0800203f 	.word	0x0800203f
 8001fc4:	0800203f 	.word	0x0800203f
 8001fc8:	0800203f 	.word	0x0800203f
 8001fcc:	0800203f 	.word	0x0800203f
 8001fd0:	0800203f 	.word	0x0800203f
 8001fd4:	08001fed 	.word	0x08001fed
 8001fd8:	08002001 	.word	0x08002001
 8001fdc:	4a82      	ldr	r2, [pc, #520]	; (80021e8 <HAL_GPIO_Init+0x2d8>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d013      	beq.n	800200a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fe2:	e02c      	b.n	800203e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	623b      	str	r3, [r7, #32]
          break;
 8001fea:	e029      	b.n	8002040 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	3304      	adds	r3, #4
 8001ff2:	623b      	str	r3, [r7, #32]
          break;
 8001ff4:	e024      	b.n	8002040 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	3308      	adds	r3, #8
 8001ffc:	623b      	str	r3, [r7, #32]
          break;
 8001ffe:	e01f      	b.n	8002040 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	330c      	adds	r3, #12
 8002006:	623b      	str	r3, [r7, #32]
          break;
 8002008:	e01a      	b.n	8002040 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d102      	bne.n	8002018 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002012:	2304      	movs	r3, #4
 8002014:	623b      	str	r3, [r7, #32]
          break;
 8002016:	e013      	b.n	8002040 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d105      	bne.n	800202c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002020:	2308      	movs	r3, #8
 8002022:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	69fa      	ldr	r2, [r7, #28]
 8002028:	611a      	str	r2, [r3, #16]
          break;
 800202a:	e009      	b.n	8002040 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800202c:	2308      	movs	r3, #8
 800202e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	69fa      	ldr	r2, [r7, #28]
 8002034:	615a      	str	r2, [r3, #20]
          break;
 8002036:	e003      	b.n	8002040 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002038:	2300      	movs	r3, #0
 800203a:	623b      	str	r3, [r7, #32]
          break;
 800203c:	e000      	b.n	8002040 <HAL_GPIO_Init+0x130>
          break;
 800203e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	2bff      	cmp	r3, #255	; 0xff
 8002044:	d801      	bhi.n	800204a <HAL_GPIO_Init+0x13a>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	e001      	b.n	800204e <HAL_GPIO_Init+0x13e>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	3304      	adds	r3, #4
 800204e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	2bff      	cmp	r3, #255	; 0xff
 8002054:	d802      	bhi.n	800205c <HAL_GPIO_Init+0x14c>
 8002056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	e002      	b.n	8002062 <HAL_GPIO_Init+0x152>
 800205c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205e:	3b08      	subs	r3, #8
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	210f      	movs	r1, #15
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	fa01 f303 	lsl.w	r3, r1, r3
 8002070:	43db      	mvns	r3, r3
 8002072:	401a      	ands	r2, r3
 8002074:	6a39      	ldr	r1, [r7, #32]
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	fa01 f303 	lsl.w	r3, r1, r3
 800207c:	431a      	orrs	r2, r3
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	f000 8090 	beq.w	80021b0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002090:	4b56      	ldr	r3, [pc, #344]	; (80021ec <HAL_GPIO_Init+0x2dc>)
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	4a55      	ldr	r2, [pc, #340]	; (80021ec <HAL_GPIO_Init+0x2dc>)
 8002096:	f043 0301 	orr.w	r3, r3, #1
 800209a:	6193      	str	r3, [r2, #24]
 800209c:	4b53      	ldr	r3, [pc, #332]	; (80021ec <HAL_GPIO_Init+0x2dc>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	f003 0301 	and.w	r3, r3, #1
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020a8:	4a51      	ldr	r2, [pc, #324]	; (80021f0 <HAL_GPIO_Init+0x2e0>)
 80020aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ac:	089b      	lsrs	r3, r3, #2
 80020ae:	3302      	adds	r3, #2
 80020b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b8:	f003 0303 	and.w	r3, r3, #3
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	220f      	movs	r2, #15
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	43db      	mvns	r3, r3
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	4013      	ands	r3, r2
 80020ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a49      	ldr	r2, [pc, #292]	; (80021f4 <HAL_GPIO_Init+0x2e4>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d00d      	beq.n	80020f0 <HAL_GPIO_Init+0x1e0>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a48      	ldr	r2, [pc, #288]	; (80021f8 <HAL_GPIO_Init+0x2e8>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d007      	beq.n	80020ec <HAL_GPIO_Init+0x1dc>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a47      	ldr	r2, [pc, #284]	; (80021fc <HAL_GPIO_Init+0x2ec>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d101      	bne.n	80020e8 <HAL_GPIO_Init+0x1d8>
 80020e4:	2302      	movs	r3, #2
 80020e6:	e004      	b.n	80020f2 <HAL_GPIO_Init+0x1e2>
 80020e8:	2303      	movs	r3, #3
 80020ea:	e002      	b.n	80020f2 <HAL_GPIO_Init+0x1e2>
 80020ec:	2301      	movs	r3, #1
 80020ee:	e000      	b.n	80020f2 <HAL_GPIO_Init+0x1e2>
 80020f0:	2300      	movs	r3, #0
 80020f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020f4:	f002 0203 	and.w	r2, r2, #3
 80020f8:	0092      	lsls	r2, r2, #2
 80020fa:	4093      	lsls	r3, r2
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	4313      	orrs	r3, r2
 8002100:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002102:	493b      	ldr	r1, [pc, #236]	; (80021f0 <HAL_GPIO_Init+0x2e0>)
 8002104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002106:	089b      	lsrs	r3, r3, #2
 8002108:	3302      	adds	r3, #2
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d006      	beq.n	800212a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800211c:	4b38      	ldr	r3, [pc, #224]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	4937      	ldr	r1, [pc, #220]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	4313      	orrs	r3, r2
 8002126:	608b      	str	r3, [r1, #8]
 8002128:	e006      	b.n	8002138 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800212a:	4b35      	ldr	r3, [pc, #212]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	43db      	mvns	r3, r3
 8002132:	4933      	ldr	r1, [pc, #204]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 8002134:	4013      	ands	r3, r2
 8002136:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002140:	2b00      	cmp	r3, #0
 8002142:	d006      	beq.n	8002152 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002144:	4b2e      	ldr	r3, [pc, #184]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 8002146:	68da      	ldr	r2, [r3, #12]
 8002148:	492d      	ldr	r1, [pc, #180]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	4313      	orrs	r3, r2
 800214e:	60cb      	str	r3, [r1, #12]
 8002150:	e006      	b.n	8002160 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002152:	4b2b      	ldr	r3, [pc, #172]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	43db      	mvns	r3, r3
 800215a:	4929      	ldr	r1, [pc, #164]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 800215c:	4013      	ands	r3, r2
 800215e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d006      	beq.n	800217a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800216c:	4b24      	ldr	r3, [pc, #144]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	4923      	ldr	r1, [pc, #140]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	4313      	orrs	r3, r2
 8002176:	604b      	str	r3, [r1, #4]
 8002178:	e006      	b.n	8002188 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800217a:	4b21      	ldr	r3, [pc, #132]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	43db      	mvns	r3, r3
 8002182:	491f      	ldr	r1, [pc, #124]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 8002184:	4013      	ands	r3, r2
 8002186:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d006      	beq.n	80021a2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002194:	4b1a      	ldr	r3, [pc, #104]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	4919      	ldr	r1, [pc, #100]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	4313      	orrs	r3, r2
 800219e:	600b      	str	r3, [r1, #0]
 80021a0:	e006      	b.n	80021b0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021a2:	4b17      	ldr	r3, [pc, #92]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	43db      	mvns	r3, r3
 80021aa:	4915      	ldr	r1, [pc, #84]	; (8002200 <HAL_GPIO_Init+0x2f0>)
 80021ac:	4013      	ands	r3, r2
 80021ae:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80021b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b2:	3301      	adds	r3, #1
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021bc:	fa22 f303 	lsr.w	r3, r2, r3
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f47f aeaf 	bne.w	8001f24 <HAL_GPIO_Init+0x14>
  }
}
 80021c6:	bf00      	nop
 80021c8:	bf00      	nop
 80021ca:	372c      	adds	r7, #44	; 0x2c
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bc80      	pop	{r7}
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	10320000 	.word	0x10320000
 80021d8:	10310000 	.word	0x10310000
 80021dc:	10220000 	.word	0x10220000
 80021e0:	10210000 	.word	0x10210000
 80021e4:	10120000 	.word	0x10120000
 80021e8:	10110000 	.word	0x10110000
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40010000 	.word	0x40010000
 80021f4:	40010800 	.word	0x40010800
 80021f8:	40010c00 	.word	0x40010c00
 80021fc:	40011000 	.word	0x40011000
 8002200:	40010400 	.word	0x40010400

08002204 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	460b      	mov	r3, r1
 800220e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	887b      	ldrh	r3, [r7, #2]
 8002216:	4013      	ands	r3, r2
 8002218:	2b00      	cmp	r3, #0
 800221a:	d002      	beq.n	8002222 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800221c:	2301      	movs	r3, #1
 800221e:	73fb      	strb	r3, [r7, #15]
 8002220:	e001      	b.n	8002226 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002222:	2300      	movs	r3, #0
 8002224:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002226:	7bfb      	ldrb	r3, [r7, #15]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3714      	adds	r7, #20
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr

08002232 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
 800223a:	460b      	mov	r3, r1
 800223c:	807b      	strh	r3, [r7, #2]
 800223e:	4613      	mov	r3, r2
 8002240:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002242:	787b      	ldrb	r3, [r7, #1]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d003      	beq.n	8002250 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002248:	887a      	ldrh	r2, [r7, #2]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800224e:	e003      	b.n	8002258 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002250:	887b      	ldrh	r3, [r7, #2]
 8002252:	041a      	lsls	r2, r3, #16
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	611a      	str	r2, [r3, #16]
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr

08002262 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002262:	b480      	push	{r7}
 8002264:	b085      	sub	sp, #20
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
 800226a:	460b      	mov	r3, r1
 800226c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002274:	887a      	ldrh	r2, [r7, #2]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4013      	ands	r3, r2
 800227a:	041a      	lsls	r2, r3, #16
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	43d9      	mvns	r1, r3
 8002280:	887b      	ldrh	r3, [r7, #2]
 8002282:	400b      	ands	r3, r1
 8002284:	431a      	orrs	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	611a      	str	r2, [r3, #16]
}
 800228a:	bf00      	nop
 800228c:	3714      	adds	r7, #20
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr

08002294 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e26c      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f000 8087 	beq.w	80023c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022b4:	4b92      	ldr	r3, [pc, #584]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f003 030c 	and.w	r3, r3, #12
 80022bc:	2b04      	cmp	r3, #4
 80022be:	d00c      	beq.n	80022da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022c0:	4b8f      	ldr	r3, [pc, #572]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f003 030c 	and.w	r3, r3, #12
 80022c8:	2b08      	cmp	r3, #8
 80022ca:	d112      	bne.n	80022f2 <HAL_RCC_OscConfig+0x5e>
 80022cc:	4b8c      	ldr	r3, [pc, #560]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022d8:	d10b      	bne.n	80022f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022da:	4b89      	ldr	r3, [pc, #548]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d06c      	beq.n	80023c0 <HAL_RCC_OscConfig+0x12c>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d168      	bne.n	80023c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e246      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022fa:	d106      	bne.n	800230a <HAL_RCC_OscConfig+0x76>
 80022fc:	4b80      	ldr	r3, [pc, #512]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a7f      	ldr	r2, [pc, #508]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002302:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002306:	6013      	str	r3, [r2, #0]
 8002308:	e02e      	b.n	8002368 <HAL_RCC_OscConfig+0xd4>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d10c      	bne.n	800232c <HAL_RCC_OscConfig+0x98>
 8002312:	4b7b      	ldr	r3, [pc, #492]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a7a      	ldr	r2, [pc, #488]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002318:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	4b78      	ldr	r3, [pc, #480]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a77      	ldr	r2, [pc, #476]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002324:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002328:	6013      	str	r3, [r2, #0]
 800232a:	e01d      	b.n	8002368 <HAL_RCC_OscConfig+0xd4>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002334:	d10c      	bne.n	8002350 <HAL_RCC_OscConfig+0xbc>
 8002336:	4b72      	ldr	r3, [pc, #456]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a71      	ldr	r2, [pc, #452]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 800233c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	4b6f      	ldr	r3, [pc, #444]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a6e      	ldr	r2, [pc, #440]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002348:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800234c:	6013      	str	r3, [r2, #0]
 800234e:	e00b      	b.n	8002368 <HAL_RCC_OscConfig+0xd4>
 8002350:	4b6b      	ldr	r3, [pc, #428]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a6a      	ldr	r2, [pc, #424]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002356:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800235a:	6013      	str	r3, [r2, #0]
 800235c:	4b68      	ldr	r3, [pc, #416]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a67      	ldr	r2, [pc, #412]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002362:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002366:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d013      	beq.n	8002398 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002370:	f7ff fcb6 	bl	8001ce0 <HAL_GetTick>
 8002374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002376:	e008      	b.n	800238a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002378:	f7ff fcb2 	bl	8001ce0 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b64      	cmp	r3, #100	; 0x64
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e1fa      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800238a:	4b5d      	ldr	r3, [pc, #372]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d0f0      	beq.n	8002378 <HAL_RCC_OscConfig+0xe4>
 8002396:	e014      	b.n	80023c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002398:	f7ff fca2 	bl	8001ce0 <HAL_GetTick>
 800239c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023a0:	f7ff fc9e 	bl	8001ce0 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b64      	cmp	r3, #100	; 0x64
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e1e6      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023b2:	4b53      	ldr	r3, [pc, #332]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1f0      	bne.n	80023a0 <HAL_RCC_OscConfig+0x10c>
 80023be:	e000      	b.n	80023c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d063      	beq.n	8002496 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023ce:	4b4c      	ldr	r3, [pc, #304]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	f003 030c 	and.w	r3, r3, #12
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00b      	beq.n	80023f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80023da:	4b49      	ldr	r3, [pc, #292]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f003 030c 	and.w	r3, r3, #12
 80023e2:	2b08      	cmp	r3, #8
 80023e4:	d11c      	bne.n	8002420 <HAL_RCC_OscConfig+0x18c>
 80023e6:	4b46      	ldr	r3, [pc, #280]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d116      	bne.n	8002420 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023f2:	4b43      	ldr	r3, [pc, #268]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d005      	beq.n	800240a <HAL_RCC_OscConfig+0x176>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	691b      	ldr	r3, [r3, #16]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d001      	beq.n	800240a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e1ba      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800240a:	4b3d      	ldr	r3, [pc, #244]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	4939      	ldr	r1, [pc, #228]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 800241a:	4313      	orrs	r3, r2
 800241c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800241e:	e03a      	b.n	8002496 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d020      	beq.n	800246a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002428:	4b36      	ldr	r3, [pc, #216]	; (8002504 <HAL_RCC_OscConfig+0x270>)
 800242a:	2201      	movs	r2, #1
 800242c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242e:	f7ff fc57 	bl	8001ce0 <HAL_GetTick>
 8002432:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002436:	f7ff fc53 	bl	8001ce0 <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e19b      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002448:	4b2d      	ldr	r3, [pc, #180]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d0f0      	beq.n	8002436 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002454:	4b2a      	ldr	r3, [pc, #168]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	695b      	ldr	r3, [r3, #20]
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	4927      	ldr	r1, [pc, #156]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 8002464:	4313      	orrs	r3, r2
 8002466:	600b      	str	r3, [r1, #0]
 8002468:	e015      	b.n	8002496 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800246a:	4b26      	ldr	r3, [pc, #152]	; (8002504 <HAL_RCC_OscConfig+0x270>)
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002470:	f7ff fc36 	bl	8001ce0 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002478:	f7ff fc32 	bl	8001ce0 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b02      	cmp	r3, #2
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e17a      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800248a:	4b1d      	ldr	r3, [pc, #116]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1f0      	bne.n	8002478 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0308 	and.w	r3, r3, #8
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d03a      	beq.n	8002518 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d019      	beq.n	80024de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024aa:	4b17      	ldr	r3, [pc, #92]	; (8002508 <HAL_RCC_OscConfig+0x274>)
 80024ac:	2201      	movs	r2, #1
 80024ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024b0:	f7ff fc16 	bl	8001ce0 <HAL_GetTick>
 80024b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024b6:	e008      	b.n	80024ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024b8:	f7ff fc12 	bl	8001ce0 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e15a      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ca:	4b0d      	ldr	r3, [pc, #52]	; (8002500 <HAL_RCC_OscConfig+0x26c>)
 80024cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d0f0      	beq.n	80024b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80024d6:	2001      	movs	r0, #1
 80024d8:	f000 fa9a 	bl	8002a10 <RCC_Delay>
 80024dc:	e01c      	b.n	8002518 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024de:	4b0a      	ldr	r3, [pc, #40]	; (8002508 <HAL_RCC_OscConfig+0x274>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e4:	f7ff fbfc 	bl	8001ce0 <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ea:	e00f      	b.n	800250c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ec:	f7ff fbf8 	bl	8001ce0 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d908      	bls.n	800250c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e140      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
 80024fe:	bf00      	nop
 8002500:	40021000 	.word	0x40021000
 8002504:	42420000 	.word	0x42420000
 8002508:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800250c:	4b9e      	ldr	r3, [pc, #632]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 800250e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	2b00      	cmp	r3, #0
 8002516:	d1e9      	bne.n	80024ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	f000 80a6 	beq.w	8002672 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002526:	2300      	movs	r3, #0
 8002528:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800252a:	4b97      	ldr	r3, [pc, #604]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10d      	bne.n	8002552 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002536:	4b94      	ldr	r3, [pc, #592]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	4a93      	ldr	r2, [pc, #588]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 800253c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002540:	61d3      	str	r3, [r2, #28]
 8002542:	4b91      	ldr	r3, [pc, #580]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 8002544:	69db      	ldr	r3, [r3, #28]
 8002546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800254a:	60bb      	str	r3, [r7, #8]
 800254c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800254e:	2301      	movs	r3, #1
 8002550:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002552:	4b8e      	ldr	r3, [pc, #568]	; (800278c <HAL_RCC_OscConfig+0x4f8>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800255a:	2b00      	cmp	r3, #0
 800255c:	d118      	bne.n	8002590 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800255e:	4b8b      	ldr	r3, [pc, #556]	; (800278c <HAL_RCC_OscConfig+0x4f8>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a8a      	ldr	r2, [pc, #552]	; (800278c <HAL_RCC_OscConfig+0x4f8>)
 8002564:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002568:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800256a:	f7ff fbb9 	bl	8001ce0 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002572:	f7ff fbb5 	bl	8001ce0 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b64      	cmp	r3, #100	; 0x64
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e0fd      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002584:	4b81      	ldr	r3, [pc, #516]	; (800278c <HAL_RCC_OscConfig+0x4f8>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0f0      	beq.n	8002572 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d106      	bne.n	80025a6 <HAL_RCC_OscConfig+0x312>
 8002598:	4b7b      	ldr	r3, [pc, #492]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	4a7a      	ldr	r2, [pc, #488]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 800259e:	f043 0301 	orr.w	r3, r3, #1
 80025a2:	6213      	str	r3, [r2, #32]
 80025a4:	e02d      	b.n	8002602 <HAL_RCC_OscConfig+0x36e>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10c      	bne.n	80025c8 <HAL_RCC_OscConfig+0x334>
 80025ae:	4b76      	ldr	r3, [pc, #472]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025b0:	6a1b      	ldr	r3, [r3, #32]
 80025b2:	4a75      	ldr	r2, [pc, #468]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025b4:	f023 0301 	bic.w	r3, r3, #1
 80025b8:	6213      	str	r3, [r2, #32]
 80025ba:	4b73      	ldr	r3, [pc, #460]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	4a72      	ldr	r2, [pc, #456]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025c0:	f023 0304 	bic.w	r3, r3, #4
 80025c4:	6213      	str	r3, [r2, #32]
 80025c6:	e01c      	b.n	8002602 <HAL_RCC_OscConfig+0x36e>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	2b05      	cmp	r3, #5
 80025ce:	d10c      	bne.n	80025ea <HAL_RCC_OscConfig+0x356>
 80025d0:	4b6d      	ldr	r3, [pc, #436]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	4a6c      	ldr	r2, [pc, #432]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025d6:	f043 0304 	orr.w	r3, r3, #4
 80025da:	6213      	str	r3, [r2, #32]
 80025dc:	4b6a      	ldr	r3, [pc, #424]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	4a69      	ldr	r2, [pc, #420]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025e2:	f043 0301 	orr.w	r3, r3, #1
 80025e6:	6213      	str	r3, [r2, #32]
 80025e8:	e00b      	b.n	8002602 <HAL_RCC_OscConfig+0x36e>
 80025ea:	4b67      	ldr	r3, [pc, #412]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025ec:	6a1b      	ldr	r3, [r3, #32]
 80025ee:	4a66      	ldr	r2, [pc, #408]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025f0:	f023 0301 	bic.w	r3, r3, #1
 80025f4:	6213      	str	r3, [r2, #32]
 80025f6:	4b64      	ldr	r3, [pc, #400]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025f8:	6a1b      	ldr	r3, [r3, #32]
 80025fa:	4a63      	ldr	r2, [pc, #396]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80025fc:	f023 0304 	bic.w	r3, r3, #4
 8002600:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d015      	beq.n	8002636 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800260a:	f7ff fb69 	bl	8001ce0 <HAL_GetTick>
 800260e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002610:	e00a      	b.n	8002628 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002612:	f7ff fb65 	bl	8001ce0 <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002620:	4293      	cmp	r3, r2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e0ab      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002628:	4b57      	ldr	r3, [pc, #348]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0ee      	beq.n	8002612 <HAL_RCC_OscConfig+0x37e>
 8002634:	e014      	b.n	8002660 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002636:	f7ff fb53 	bl	8001ce0 <HAL_GetTick>
 800263a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800263c:	e00a      	b.n	8002654 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800263e:	f7ff fb4f 	bl	8001ce0 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	f241 3288 	movw	r2, #5000	; 0x1388
 800264c:	4293      	cmp	r3, r2
 800264e:	d901      	bls.n	8002654 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e095      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002654:	4b4c      	ldr	r3, [pc, #304]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	f003 0302 	and.w	r3, r3, #2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1ee      	bne.n	800263e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002660:	7dfb      	ldrb	r3, [r7, #23]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d105      	bne.n	8002672 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002666:	4b48      	ldr	r3, [pc, #288]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	4a47      	ldr	r2, [pc, #284]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 800266c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002670:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	69db      	ldr	r3, [r3, #28]
 8002676:	2b00      	cmp	r3, #0
 8002678:	f000 8081 	beq.w	800277e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800267c:	4b42      	ldr	r3, [pc, #264]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f003 030c 	and.w	r3, r3, #12
 8002684:	2b08      	cmp	r3, #8
 8002686:	d061      	beq.n	800274c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	69db      	ldr	r3, [r3, #28]
 800268c:	2b02      	cmp	r3, #2
 800268e:	d146      	bne.n	800271e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002690:	4b3f      	ldr	r3, [pc, #252]	; (8002790 <HAL_RCC_OscConfig+0x4fc>)
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002696:	f7ff fb23 	bl	8001ce0 <HAL_GetTick>
 800269a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800269c:	e008      	b.n	80026b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800269e:	f7ff fb1f 	bl	8001ce0 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d901      	bls.n	80026b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e067      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026b0:	4b35      	ldr	r3, [pc, #212]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1f0      	bne.n	800269e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a1b      	ldr	r3, [r3, #32]
 80026c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026c4:	d108      	bne.n	80026d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80026c6:	4b30      	ldr	r3, [pc, #192]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	492d      	ldr	r1, [pc, #180]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026d8:	4b2b      	ldr	r3, [pc, #172]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a19      	ldr	r1, [r3, #32]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e8:	430b      	orrs	r3, r1
 80026ea:	4927      	ldr	r1, [pc, #156]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026f0:	4b27      	ldr	r3, [pc, #156]	; (8002790 <HAL_RCC_OscConfig+0x4fc>)
 80026f2:	2201      	movs	r2, #1
 80026f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f6:	f7ff faf3 	bl	8001ce0 <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026fe:	f7ff faef 	bl	8001ce0 <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e037      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002710:	4b1d      	ldr	r3, [pc, #116]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d0f0      	beq.n	80026fe <HAL_RCC_OscConfig+0x46a>
 800271c:	e02f      	b.n	800277e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800271e:	4b1c      	ldr	r3, [pc, #112]	; (8002790 <HAL_RCC_OscConfig+0x4fc>)
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002724:	f7ff fadc 	bl	8001ce0 <HAL_GetTick>
 8002728:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800272c:	f7ff fad8 	bl	8001ce0 <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b02      	cmp	r3, #2
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e020      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800273e:	4b12      	ldr	r3, [pc, #72]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1f0      	bne.n	800272c <HAL_RCC_OscConfig+0x498>
 800274a:	e018      	b.n	800277e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69db      	ldr	r3, [r3, #28]
 8002750:	2b01      	cmp	r3, #1
 8002752:	d101      	bne.n	8002758 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e013      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002758:	4b0b      	ldr	r3, [pc, #44]	; (8002788 <HAL_RCC_OscConfig+0x4f4>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	429a      	cmp	r2, r3
 800276a:	d106      	bne.n	800277a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002776:	429a      	cmp	r2, r3
 8002778:	d001      	beq.n	800277e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e000      	b.n	8002780 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	40021000 	.word	0x40021000
 800278c:	40007000 	.word	0x40007000
 8002790:	42420060 	.word	0x42420060

08002794 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0d0      	b.n	800294a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027a8:	4b6a      	ldr	r3, [pc, #424]	; (8002954 <HAL_RCC_ClockConfig+0x1c0>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0307 	and.w	r3, r3, #7
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d910      	bls.n	80027d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b6:	4b67      	ldr	r3, [pc, #412]	; (8002954 <HAL_RCC_ClockConfig+0x1c0>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f023 0207 	bic.w	r2, r3, #7
 80027be:	4965      	ldr	r1, [pc, #404]	; (8002954 <HAL_RCC_ClockConfig+0x1c0>)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c6:	4b63      	ldr	r3, [pc, #396]	; (8002954 <HAL_RCC_ClockConfig+0x1c0>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	683a      	ldr	r2, [r7, #0]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d001      	beq.n	80027d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e0b8      	b.n	800294a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d020      	beq.n	8002826 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0304 	and.w	r3, r3, #4
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d005      	beq.n	80027fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027f0:	4b59      	ldr	r3, [pc, #356]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	4a58      	ldr	r2, [pc, #352]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 80027f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80027fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0308 	and.w	r3, r3, #8
 8002804:	2b00      	cmp	r3, #0
 8002806:	d005      	beq.n	8002814 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002808:	4b53      	ldr	r3, [pc, #332]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	4a52      	ldr	r2, [pc, #328]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 800280e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002812:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002814:	4b50      	ldr	r3, [pc, #320]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	494d      	ldr	r1, [pc, #308]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 8002822:	4313      	orrs	r3, r2
 8002824:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	2b00      	cmp	r3, #0
 8002830:	d040      	beq.n	80028b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d107      	bne.n	800284a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800283a:	4b47      	ldr	r3, [pc, #284]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d115      	bne.n	8002872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e07f      	b.n	800294a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	2b02      	cmp	r3, #2
 8002850:	d107      	bne.n	8002862 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002852:	4b41      	ldr	r3, [pc, #260]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d109      	bne.n	8002872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e073      	b.n	800294a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002862:	4b3d      	ldr	r3, [pc, #244]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d101      	bne.n	8002872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e06b      	b.n	800294a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002872:	4b39      	ldr	r3, [pc, #228]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f023 0203 	bic.w	r2, r3, #3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	4936      	ldr	r1, [pc, #216]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 8002880:	4313      	orrs	r3, r2
 8002882:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002884:	f7ff fa2c 	bl	8001ce0 <HAL_GetTick>
 8002888:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800288a:	e00a      	b.n	80028a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800288c:	f7ff fa28 	bl	8001ce0 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	f241 3288 	movw	r2, #5000	; 0x1388
 800289a:	4293      	cmp	r3, r2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e053      	b.n	800294a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028a2:	4b2d      	ldr	r3, [pc, #180]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f003 020c 	and.w	r2, r3, #12
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d1eb      	bne.n	800288c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028b4:	4b27      	ldr	r3, [pc, #156]	; (8002954 <HAL_RCC_ClockConfig+0x1c0>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d210      	bcs.n	80028e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028c2:	4b24      	ldr	r3, [pc, #144]	; (8002954 <HAL_RCC_ClockConfig+0x1c0>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f023 0207 	bic.w	r2, r3, #7
 80028ca:	4922      	ldr	r1, [pc, #136]	; (8002954 <HAL_RCC_ClockConfig+0x1c0>)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028d2:	4b20      	ldr	r3, [pc, #128]	; (8002954 <HAL_RCC_ClockConfig+0x1c0>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	683a      	ldr	r2, [r7, #0]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d001      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e032      	b.n	800294a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0304 	and.w	r3, r3, #4
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d008      	beq.n	8002902 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028f0:	4b19      	ldr	r3, [pc, #100]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	4916      	ldr	r1, [pc, #88]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0308 	and.w	r3, r3, #8
 800290a:	2b00      	cmp	r3, #0
 800290c:	d009      	beq.n	8002922 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800290e:	4b12      	ldr	r3, [pc, #72]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	490e      	ldr	r1, [pc, #56]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 800291e:	4313      	orrs	r3, r2
 8002920:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002922:	f000 f821 	bl	8002968 <HAL_RCC_GetSysClockFreq>
 8002926:	4602      	mov	r2, r0
 8002928:	4b0b      	ldr	r3, [pc, #44]	; (8002958 <HAL_RCC_ClockConfig+0x1c4>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	091b      	lsrs	r3, r3, #4
 800292e:	f003 030f 	and.w	r3, r3, #15
 8002932:	490a      	ldr	r1, [pc, #40]	; (800295c <HAL_RCC_ClockConfig+0x1c8>)
 8002934:	5ccb      	ldrb	r3, [r1, r3]
 8002936:	fa22 f303 	lsr.w	r3, r2, r3
 800293a:	4a09      	ldr	r2, [pc, #36]	; (8002960 <HAL_RCC_ClockConfig+0x1cc>)
 800293c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800293e:	4b09      	ldr	r3, [pc, #36]	; (8002964 <HAL_RCC_ClockConfig+0x1d0>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff f98a 	bl	8001c5c <HAL_InitTick>

  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	40022000 	.word	0x40022000
 8002958:	40021000 	.word	0x40021000
 800295c:	08003274 	.word	0x08003274
 8002960:	20000060 	.word	0x20000060
 8002964:	20000068 	.word	0x20000068

08002968 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002968:	b480      	push	{r7}
 800296a:	b087      	sub	sp, #28
 800296c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800296e:	2300      	movs	r3, #0
 8002970:	60fb      	str	r3, [r7, #12]
 8002972:	2300      	movs	r3, #0
 8002974:	60bb      	str	r3, [r7, #8]
 8002976:	2300      	movs	r3, #0
 8002978:	617b      	str	r3, [r7, #20]
 800297a:	2300      	movs	r3, #0
 800297c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800297e:	2300      	movs	r3, #0
 8002980:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002982:	4b1e      	ldr	r3, [pc, #120]	; (80029fc <HAL_RCC_GetSysClockFreq+0x94>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f003 030c 	and.w	r3, r3, #12
 800298e:	2b04      	cmp	r3, #4
 8002990:	d002      	beq.n	8002998 <HAL_RCC_GetSysClockFreq+0x30>
 8002992:	2b08      	cmp	r3, #8
 8002994:	d003      	beq.n	800299e <HAL_RCC_GetSysClockFreq+0x36>
 8002996:	e027      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002998:	4b19      	ldr	r3, [pc, #100]	; (8002a00 <HAL_RCC_GetSysClockFreq+0x98>)
 800299a:	613b      	str	r3, [r7, #16]
      break;
 800299c:	e027      	b.n	80029ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	0c9b      	lsrs	r3, r3, #18
 80029a2:	f003 030f 	and.w	r3, r3, #15
 80029a6:	4a17      	ldr	r2, [pc, #92]	; (8002a04 <HAL_RCC_GetSysClockFreq+0x9c>)
 80029a8:	5cd3      	ldrb	r3, [r2, r3]
 80029aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d010      	beq.n	80029d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80029b6:	4b11      	ldr	r3, [pc, #68]	; (80029fc <HAL_RCC_GetSysClockFreq+0x94>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	0c5b      	lsrs	r3, r3, #17
 80029bc:	f003 0301 	and.w	r3, r3, #1
 80029c0:	4a11      	ldr	r2, [pc, #68]	; (8002a08 <HAL_RCC_GetSysClockFreq+0xa0>)
 80029c2:	5cd3      	ldrb	r3, [r2, r3]
 80029c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a0d      	ldr	r2, [pc, #52]	; (8002a00 <HAL_RCC_GetSysClockFreq+0x98>)
 80029ca:	fb02 f203 	mul.w	r2, r2, r3
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d4:	617b      	str	r3, [r7, #20]
 80029d6:	e004      	b.n	80029e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4a0c      	ldr	r2, [pc, #48]	; (8002a0c <HAL_RCC_GetSysClockFreq+0xa4>)
 80029dc:	fb02 f303 	mul.w	r3, r2, r3
 80029e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	613b      	str	r3, [r7, #16]
      break;
 80029e6:	e002      	b.n	80029ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029e8:	4b05      	ldr	r3, [pc, #20]	; (8002a00 <HAL_RCC_GetSysClockFreq+0x98>)
 80029ea:	613b      	str	r3, [r7, #16]
      break;
 80029ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029ee:	693b      	ldr	r3, [r7, #16]
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	371c      	adds	r7, #28
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bc80      	pop	{r7}
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	40021000 	.word	0x40021000
 8002a00:	007a1200 	.word	0x007a1200
 8002a04:	08003284 	.word	0x08003284
 8002a08:	08003294 	.word	0x08003294
 8002a0c:	003d0900 	.word	0x003d0900

08002a10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a18:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <RCC_Delay+0x34>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a0a      	ldr	r2, [pc, #40]	; (8002a48 <RCC_Delay+0x38>)
 8002a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a22:	0a5b      	lsrs	r3, r3, #9
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	fb02 f303 	mul.w	r3, r2, r3
 8002a2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a2c:	bf00      	nop
  }
  while (Delay --);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	1e5a      	subs	r2, r3, #1
 8002a32:	60fa      	str	r2, [r7, #12]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1f9      	bne.n	8002a2c <RCC_Delay+0x1c>
}
 8002a38:	bf00      	nop
 8002a3a:	bf00      	nop
 8002a3c:	3714      	adds	r7, #20
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bc80      	pop	{r7}
 8002a42:	4770      	bx	lr
 8002a44:	20000060 	.word	0x20000060
 8002a48:	10624dd3 	.word	0x10624dd3

08002a4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e041      	b.n	8002ae2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d106      	bne.n	8002a78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f7ff f810 	bl	8001a98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3304      	adds	r3, #4
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	f000 fa56 	bl	8002f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
	...

08002aec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d001      	beq.n	8002b04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e035      	b.n	8002b70 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2202      	movs	r2, #2
 8002b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	68da      	ldr	r2, [r3, #12]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f042 0201 	orr.w	r2, r2, #1
 8002b1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a16      	ldr	r2, [pc, #88]	; (8002b7c <HAL_TIM_Base_Start_IT+0x90>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d009      	beq.n	8002b3a <HAL_TIM_Base_Start_IT+0x4e>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b2e:	d004      	beq.n	8002b3a <HAL_TIM_Base_Start_IT+0x4e>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a12      	ldr	r2, [pc, #72]	; (8002b80 <HAL_TIM_Base_Start_IT+0x94>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d111      	bne.n	8002b5e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 0307 	and.w	r3, r3, #7
 8002b44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2b06      	cmp	r3, #6
 8002b4a:	d010      	beq.n	8002b6e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 0201 	orr.w	r2, r2, #1
 8002b5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b5c:	e007      	b.n	8002b6e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f042 0201 	orr.w	r2, r2, #1
 8002b6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3714      	adds	r7, #20
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bc80      	pop	{r7}
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	40012c00 	.word	0x40012c00
 8002b80:	40000400 	.word	0x40000400

08002b84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d020      	beq.n	8002be8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f003 0302 	and.w	r3, r3, #2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d01b      	beq.n	8002be8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f06f 0202 	mvn.w	r2, #2
 8002bb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	f003 0303 	and.w	r3, r3, #3
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d003      	beq.n	8002bd6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f998 	bl	8002f04 <HAL_TIM_IC_CaptureCallback>
 8002bd4:	e005      	b.n	8002be2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 f98b 	bl	8002ef2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f000 f99a 	bl	8002f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	f003 0304 	and.w	r3, r3, #4
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d020      	beq.n	8002c34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f003 0304 	and.w	r3, r3, #4
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d01b      	beq.n	8002c34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f06f 0204 	mvn.w	r2, #4
 8002c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2202      	movs	r2, #2
 8002c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 f972 	bl	8002f04 <HAL_TIM_IC_CaptureCallback>
 8002c20:	e005      	b.n	8002c2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f000 f965 	bl	8002ef2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 f974 	bl	8002f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	f003 0308 	and.w	r3, r3, #8
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d020      	beq.n	8002c80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f003 0308 	and.w	r3, r3, #8
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d01b      	beq.n	8002c80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f06f 0208 	mvn.w	r2, #8
 8002c50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2204      	movs	r2, #4
 8002c56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	f003 0303 	and.w	r3, r3, #3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d003      	beq.n	8002c6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 f94c 	bl	8002f04 <HAL_TIM_IC_CaptureCallback>
 8002c6c:	e005      	b.n	8002c7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 f93f 	bl	8002ef2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 f94e 	bl	8002f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	f003 0310 	and.w	r3, r3, #16
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d020      	beq.n	8002ccc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f003 0310 	and.w	r3, r3, #16
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d01b      	beq.n	8002ccc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f06f 0210 	mvn.w	r2, #16
 8002c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2208      	movs	r2, #8
 8002ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	69db      	ldr	r3, [r3, #28]
 8002caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d003      	beq.n	8002cba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f926 	bl	8002f04 <HAL_TIM_IC_CaptureCallback>
 8002cb8:	e005      	b.n	8002cc6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 f919 	bl	8002ef2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 f928 	bl	8002f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00c      	beq.n	8002cf0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d007      	beq.n	8002cf0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f06f 0201 	mvn.w	r2, #1
 8002ce8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f7fe fc88 	bl	8001600 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00c      	beq.n	8002d14 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d007      	beq.n	8002d14 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fa6f 	bl	80031f2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d00c      	beq.n	8002d38 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d007      	beq.n	8002d38 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f000 f8f8 	bl	8002f28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	f003 0320 	and.w	r3, r3, #32
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00c      	beq.n	8002d5c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f003 0320 	and.w	r3, r3, #32
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d007      	beq.n	8002d5c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f06f 0220 	mvn.w	r2, #32
 8002d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 fa42 	bl	80031e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d5c:	bf00      	nop
 8002d5e:	3710      	adds	r7, #16
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d101      	bne.n	8002d80 <HAL_TIM_ConfigClockSource+0x1c>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	e0b4      	b.n	8002eea <HAL_TIM_ConfigClockSource+0x186>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2202      	movs	r2, #2
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002da6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68ba      	ldr	r2, [r7, #8]
 8002dae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002db8:	d03e      	beq.n	8002e38 <HAL_TIM_ConfigClockSource+0xd4>
 8002dba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dbe:	f200 8087 	bhi.w	8002ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8002dc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dc6:	f000 8086 	beq.w	8002ed6 <HAL_TIM_ConfigClockSource+0x172>
 8002dca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dce:	d87f      	bhi.n	8002ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8002dd0:	2b70      	cmp	r3, #112	; 0x70
 8002dd2:	d01a      	beq.n	8002e0a <HAL_TIM_ConfigClockSource+0xa6>
 8002dd4:	2b70      	cmp	r3, #112	; 0x70
 8002dd6:	d87b      	bhi.n	8002ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8002dd8:	2b60      	cmp	r3, #96	; 0x60
 8002dda:	d050      	beq.n	8002e7e <HAL_TIM_ConfigClockSource+0x11a>
 8002ddc:	2b60      	cmp	r3, #96	; 0x60
 8002dde:	d877      	bhi.n	8002ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8002de0:	2b50      	cmp	r3, #80	; 0x50
 8002de2:	d03c      	beq.n	8002e5e <HAL_TIM_ConfigClockSource+0xfa>
 8002de4:	2b50      	cmp	r3, #80	; 0x50
 8002de6:	d873      	bhi.n	8002ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8002de8:	2b40      	cmp	r3, #64	; 0x40
 8002dea:	d058      	beq.n	8002e9e <HAL_TIM_ConfigClockSource+0x13a>
 8002dec:	2b40      	cmp	r3, #64	; 0x40
 8002dee:	d86f      	bhi.n	8002ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8002df0:	2b30      	cmp	r3, #48	; 0x30
 8002df2:	d064      	beq.n	8002ebe <HAL_TIM_ConfigClockSource+0x15a>
 8002df4:	2b30      	cmp	r3, #48	; 0x30
 8002df6:	d86b      	bhi.n	8002ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8002df8:	2b20      	cmp	r3, #32
 8002dfa:	d060      	beq.n	8002ebe <HAL_TIM_ConfigClockSource+0x15a>
 8002dfc:	2b20      	cmp	r3, #32
 8002dfe:	d867      	bhi.n	8002ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d05c      	beq.n	8002ebe <HAL_TIM_ConfigClockSource+0x15a>
 8002e04:	2b10      	cmp	r3, #16
 8002e06:	d05a      	beq.n	8002ebe <HAL_TIM_ConfigClockSource+0x15a>
 8002e08:	e062      	b.n	8002ed0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6818      	ldr	r0, [r3, #0]
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	6899      	ldr	r1, [r3, #8]
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685a      	ldr	r2, [r3, #4]
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	f000 f96a 	bl	80030f2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e2c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	68ba      	ldr	r2, [r7, #8]
 8002e34:	609a      	str	r2, [r3, #8]
      break;
 8002e36:	e04f      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6818      	ldr	r0, [r3, #0]
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	6899      	ldr	r1, [r3, #8]
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685a      	ldr	r2, [r3, #4]
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	f000 f953 	bl	80030f2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689a      	ldr	r2, [r3, #8]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e5a:	609a      	str	r2, [r3, #8]
      break;
 8002e5c:	e03c      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6818      	ldr	r0, [r3, #0]
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	6859      	ldr	r1, [r3, #4]
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	f000 f8ca 	bl	8003004 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2150      	movs	r1, #80	; 0x50
 8002e76:	4618      	mov	r0, r3
 8002e78:	f000 f921 	bl	80030be <TIM_ITRx_SetConfig>
      break;
 8002e7c:	e02c      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6818      	ldr	r0, [r3, #0]
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	6859      	ldr	r1, [r3, #4]
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	f000 f8e8 	bl	8003060 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2160      	movs	r1, #96	; 0x60
 8002e96:	4618      	mov	r0, r3
 8002e98:	f000 f911 	bl	80030be <TIM_ITRx_SetConfig>
      break;
 8002e9c:	e01c      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6818      	ldr	r0, [r3, #0]
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	6859      	ldr	r1, [r3, #4]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	461a      	mov	r2, r3
 8002eac:	f000 f8aa 	bl	8003004 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2140      	movs	r1, #64	; 0x40
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f000 f901 	bl	80030be <TIM_ITRx_SetConfig>
      break;
 8002ebc:	e00c      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4610      	mov	r0, r2
 8002eca:	f000 f8f8 	bl	80030be <TIM_ITRx_SetConfig>
      break;
 8002ece:	e003      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ed4:	e000      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002ed6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b083      	sub	sp, #12
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002efa:	bf00      	nop
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr

08002f04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bc80      	pop	{r7}
 8002f14:	4770      	bx	lr

08002f16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f16:	b480      	push	{r7}
 8002f18:	b083      	sub	sp, #12
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f1e:	bf00      	nop
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr

08002f28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bc80      	pop	{r7}
 8002f38:	4770      	bx	lr
	...

08002f3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a2b      	ldr	r2, [pc, #172]	; (8002ffc <TIM_Base_SetConfig+0xc0>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d007      	beq.n	8002f64 <TIM_Base_SetConfig+0x28>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f5a:	d003      	beq.n	8002f64 <TIM_Base_SetConfig+0x28>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a28      	ldr	r2, [pc, #160]	; (8003000 <TIM_Base_SetConfig+0xc4>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d108      	bne.n	8002f76 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a20      	ldr	r2, [pc, #128]	; (8002ffc <TIM_Base_SetConfig+0xc0>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d007      	beq.n	8002f8e <TIM_Base_SetConfig+0x52>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f84:	d003      	beq.n	8002f8e <TIM_Base_SetConfig+0x52>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a1d      	ldr	r2, [pc, #116]	; (8003000 <TIM_Base_SetConfig+0xc4>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d108      	bne.n	8002fa0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	695b      	ldr	r3, [r3, #20]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a0d      	ldr	r2, [pc, #52]	; (8002ffc <TIM_Base_SetConfig+0xc0>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d103      	bne.n	8002fd4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	691a      	ldr	r2, [r3, #16]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d005      	beq.n	8002ff2 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	f023 0201 	bic.w	r2, r3, #1
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	611a      	str	r2, [r3, #16]
  }
}
 8002ff2:	bf00      	nop
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr
 8002ffc:	40012c00 	.word	0x40012c00
 8003000:	40000400 	.word	0x40000400

08003004 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003004:	b480      	push	{r7}
 8003006:	b087      	sub	sp, #28
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6a1b      	ldr	r3, [r3, #32]
 8003014:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	f023 0201 	bic.w	r2, r3, #1
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800302e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	011b      	lsls	r3, r3, #4
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	4313      	orrs	r3, r2
 8003038:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f023 030a 	bic.w	r3, r3, #10
 8003040:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	4313      	orrs	r3, r2
 8003048:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	621a      	str	r2, [r3, #32]
}
 8003056:	bf00      	nop
 8003058:	371c      	adds	r7, #28
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr

08003060 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003060:	b480      	push	{r7}
 8003062:	b087      	sub	sp, #28
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6a1b      	ldr	r3, [r3, #32]
 8003076:	f023 0210 	bic.w	r2, r3, #16
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	699b      	ldr	r3, [r3, #24]
 8003082:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800308a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	031b      	lsls	r3, r3, #12
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	4313      	orrs	r3, r2
 8003094:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800309c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	693a      	ldr	r2, [r7, #16]
 80030ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	621a      	str	r2, [r3, #32]
}
 80030b4:	bf00      	nop
 80030b6:	371c      	adds	r7, #28
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bc80      	pop	{r7}
 80030bc:	4770      	bx	lr

080030be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030be:	b480      	push	{r7}
 80030c0:	b085      	sub	sp, #20
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
 80030c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030d6:	683a      	ldr	r2, [r7, #0]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	4313      	orrs	r3, r2
 80030dc:	f043 0307 	orr.w	r3, r3, #7
 80030e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	68fa      	ldr	r2, [r7, #12]
 80030e6:	609a      	str	r2, [r3, #8]
}
 80030e8:	bf00      	nop
 80030ea:	3714      	adds	r7, #20
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bc80      	pop	{r7}
 80030f0:	4770      	bx	lr

080030f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b087      	sub	sp, #28
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	60f8      	str	r0, [r7, #12]
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
 80030fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800310c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	021a      	lsls	r2, r3, #8
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	431a      	orrs	r2, r3
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	4313      	orrs	r3, r2
 800311a:	697a      	ldr	r2, [r7, #20]
 800311c:	4313      	orrs	r3, r2
 800311e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	697a      	ldr	r2, [r7, #20]
 8003124:	609a      	str	r2, [r3, #8]
}
 8003126:	bf00      	nop
 8003128:	371c      	adds	r7, #28
 800312a:	46bd      	mov	sp, r7
 800312c:	bc80      	pop	{r7}
 800312e:	4770      	bx	lr

08003130 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003130:	b480      	push	{r7}
 8003132:	b085      	sub	sp, #20
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003140:	2b01      	cmp	r3, #1
 8003142:	d101      	bne.n	8003148 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003144:	2302      	movs	r3, #2
 8003146:	e041      	b.n	80031cc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2202      	movs	r2, #2
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800316e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68fa      	ldr	r2, [r7, #12]
 8003176:	4313      	orrs	r3, r2
 8003178:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a14      	ldr	r2, [pc, #80]	; (80031d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d009      	beq.n	80031a0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003194:	d004      	beq.n	80031a0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a10      	ldr	r2, [pc, #64]	; (80031dc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d10c      	bne.n	80031ba <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	68ba      	ldr	r2, [r7, #8]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	68ba      	ldr	r2, [r7, #8]
 80031b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2201      	movs	r2, #1
 80031be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3714      	adds	r7, #20
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bc80      	pop	{r7}
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	40012c00 	.word	0x40012c00
 80031dc:	40000400 	.word	0x40000400

080031e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr

080031f2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031f2:	b480      	push	{r7}
 80031f4:	b083      	sub	sp, #12
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	bc80      	pop	{r7}
 8003202:	4770      	bx	lr

08003204 <__libc_init_array>:
 8003204:	b570      	push	{r4, r5, r6, lr}
 8003206:	2600      	movs	r6, #0
 8003208:	4d0c      	ldr	r5, [pc, #48]	; (800323c <__libc_init_array+0x38>)
 800320a:	4c0d      	ldr	r4, [pc, #52]	; (8003240 <__libc_init_array+0x3c>)
 800320c:	1b64      	subs	r4, r4, r5
 800320e:	10a4      	asrs	r4, r4, #2
 8003210:	42a6      	cmp	r6, r4
 8003212:	d109      	bne.n	8003228 <__libc_init_array+0x24>
 8003214:	f000 f822 	bl	800325c <_init>
 8003218:	2600      	movs	r6, #0
 800321a:	4d0a      	ldr	r5, [pc, #40]	; (8003244 <__libc_init_array+0x40>)
 800321c:	4c0a      	ldr	r4, [pc, #40]	; (8003248 <__libc_init_array+0x44>)
 800321e:	1b64      	subs	r4, r4, r5
 8003220:	10a4      	asrs	r4, r4, #2
 8003222:	42a6      	cmp	r6, r4
 8003224:	d105      	bne.n	8003232 <__libc_init_array+0x2e>
 8003226:	bd70      	pop	{r4, r5, r6, pc}
 8003228:	f855 3b04 	ldr.w	r3, [r5], #4
 800322c:	4798      	blx	r3
 800322e:	3601      	adds	r6, #1
 8003230:	e7ee      	b.n	8003210 <__libc_init_array+0xc>
 8003232:	f855 3b04 	ldr.w	r3, [r5], #4
 8003236:	4798      	blx	r3
 8003238:	3601      	adds	r6, #1
 800323a:	e7f2      	b.n	8003222 <__libc_init_array+0x1e>
 800323c:	08003298 	.word	0x08003298
 8003240:	08003298 	.word	0x08003298
 8003244:	08003298 	.word	0x08003298
 8003248:	0800329c 	.word	0x0800329c

0800324c <memset>:
 800324c:	4603      	mov	r3, r0
 800324e:	4402      	add	r2, r0
 8003250:	4293      	cmp	r3, r2
 8003252:	d100      	bne.n	8003256 <memset+0xa>
 8003254:	4770      	bx	lr
 8003256:	f803 1b01 	strb.w	r1, [r3], #1
 800325a:	e7f9      	b.n	8003250 <memset+0x4>

0800325c <_init>:
 800325c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800325e:	bf00      	nop
 8003260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003262:	bc08      	pop	{r3}
 8003264:	469e      	mov	lr, r3
 8003266:	4770      	bx	lr

08003268 <_fini>:
 8003268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800326a:	bf00      	nop
 800326c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800326e:	bc08      	pop	{r3}
 8003270:	469e      	mov	lr, r3
 8003272:	4770      	bx	lr
