// Seed: 1289416072
module module_0 ();
  task id_1;
    begin : LABEL_0
      #1;
      id_1 = id_1;
      id_1 = 1;
    end
  endtask
  wire id_2;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1
    , id_4,
    output tri   id_2
);
  assign id_4 = 1;
  logic [7:0] id_5 = id_5[1];
  id_6(
      .id_0(id_4),
      .id_1(1),
      .id_2(1),
      .id_3((1 > id_0)),
      .id_4(1),
      .id_5(~1 - 1),
      .id_6(id_4),
      .id_7(id_5),
      .id_8(id_7),
      .id_9(1)
  );
  reg id_8;
  always @(posedge id_6) begin : LABEL_0
    id_4 <= id_8;
  end
  assign id_8 = 1;
  module_0 modCall_1 ();
endmodule
