

================================================================
== Vivado HLS Report for 'hats'
================================================================
* Date:           Tue Sep 25 14:01:36 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hats
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   63|  532338|   63|  532338|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |                             |                  |  Latency  |  Interval | Pipeline|
        |           Instance          |      Module      | min | max | min | max |   Type  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |grp_computeHistogram_fu_292  |computeHistogram  |  241|  701|  241|  701|   none  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+--------+-----------+-----------+-----------+---------+----------+
        |          |    Latency   | Iteration |  Initiation Interval  |   Trip  |          |
        | Loop Name| min |   max  |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+--------+-----------+-----------+-----------+---------+----------+
        |- Loop 1  |   15|      15|          1|          -|          -|       15|    no    |
        |- Loop 2  |    0|  531750| 249 ~ 709 |          -|          -| 0 ~ 750 |    no    |
        |- Loop 3  |   45|     570|   3 ~ 38  |          -|          -|       15|    no    |
        +----------+-----+--------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    270|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|      7|    1126|   1810|
|Memory           |        6|      -|     409|    440|
|Multiplexer      |        -|      -|       -|    387|
|Register         |        -|      -|     241|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      8|    1776|   2907|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      3|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+------+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------------+----------------------+---------+-------+-----+------+
    |grp_computeHistogram_fu_292  |computeHistogram      |        3|      7|  642|  1436|
    |hats_AXILiteS_s_axi_U        |hats_AXILiteS_s_axi   |        0|      0|   90|   136|
    |hats_sdiv_32ns_17eOg_U22     |hats_sdiv_32ns_17eOg  |        0|      0|  394|   238|
    +-----------------------------+----------------------+---------+-------+-----+------+
    |Total                        |                      |        3|      7| 1126|  1810|
    +-----------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |hats_mul_mul_12nsfYi_U23  |hats_mul_mul_12nsfYi  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +--------------+-----------------+---------+-----+-----+------+-----+------+-------------+
    |    Memory    |      Module     | BRAM_18K|  FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------+---------+-----+-----+------+-----+------+-------------+
    |cnt_V_U       |hats_cnt_V       |        1|    0|    0|    15|   16|     1|          240|
    |cntmem_V_U    |hats_cntmem_V    |        1|   30|   32|    30|   16|     1|          480|
    |loc_sum_V_U   |hats_loc_sum_V   |        0|   79|   20|    15|   32|     1|          480|
    |memory_p_U    |hats_memory_p    |        1|    0|    0|   300|    1|     1|          300|
    |memory_t_V_U  |hats_memory_t_V  |        1|    0|    0|   300|   18|     1|         5400|
    |memory_y_V_U  |hats_memory_y_V  |        1|  300|  388|   300|   10|     1|         3000|
    |memory_x_V_U  |hats_memory_y_V  |        1|    0|    0|   300|   10|     1|         3000|
    +--------------+-----------------+---------+-----+-----+------+-----+------+-------------+
    |Total         |                 |        6|  409|  440|  1260|  103|     7|        12900|
    +--------------+-----------------+---------+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |cnt_V_d1             |     +    |      0|  0|  23|           1|          16|
    |cntmem_V_d1          |     +    |      0|  0|  23|           1|          16|
    |i_V_fu_343_p2        |     +    |      0|  0|  13|           4|           1|
    |j_V_fu_363_p2        |     +    |      0|  0|  22|          15|           1|
    |k_V_fu_542_p2        |     +    |      0|  0|  13|           4|           1|
    |sum_V_fu_568_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_26_fu_499_p2     |     +    |      0|  0|  10|          10|          10|
    |tmp_27_fu_509_p2     |     +    |      0|  0|  10|          10|          10|
    |neg_mul_fu_402_p2    |     -    |      0|  0|  28|           1|          21|
    |neg_ti_fu_431_p2     |     -    |      0|  0|  17|           1|          10|
    |ap_block_state3      |    and   |      0|  0|   8|           1|           1|
    |exitcond2_fu_337_p2  |   icmp   |      0|  0|   9|           4|           2|
    |exitcond_fu_536_p2   |   icmp   |      0|  0|   9|           4|           2|
    |tmp_5_fu_553_p2      |   icmp   |      0|  0|  13|          16|           1|
    |tmp_s_fu_358_p2      |   icmp   |      0|  0|  13|          16|          16|
    |cell_id_V_fu_437_p3  |  select  |      0|  0|  10|           1|          10|
    |tmp_21_fu_424_p3     |  select  |      0|  0|  10|           1|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 270|         122|         160|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  213|         49|    6|        294|
    |cnt_V_address0      |   15|          3|    4|         12|
    |cntmem_V_address0   |   15|          3|    5|         15|
    |cntmem_V_ce0        |   15|          3|    1|          3|
    |events_blk_n        |    9|          2|    1|          2|
    |loc_sum_V_address0  |   21|          4|    4|         16|
    |loc_sum_V_ce0       |   15|          3|    1|          3|
    |loc_sum_V_d0        |   15|          3|   32|         96|
    |loc_sum_V_we0       |   15|          3|    1|          3|
    |memory_x_V_ce0      |    9|          2|    1|          2|
    |memory_y_V_ce0      |    9|          2|    1|          2|
    |p_Val2_s_fu_124     |    9|          2|   32|         64|
    |t_V_3_reg_270       |    9|          2|   15|         30|
    |t_V_5_reg_281       |    9|          2|    4|          8|
    |t_V_reg_259         |    9|          2|    4|          8|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  387|         85|  112|        558|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   6|   0|    6|          0|
    |ap_reg_grp_computeHistogram_fu_292_ap_start  |   1|   0|    1|          0|
    |cell_id_V_reg_641                            |  10|   0|   10|          0|
    |cnt_V_addr_reg_681                           |   4|   0|    4|          0|
    |cntmem_V_addr_reg_665                        |   5|   0|    5|          0|
    |events_t_V_load_1_ne_reg_676                 |  18|   0|   18|          0|
    |f_op_V_reg_740                               |  16|   0|   16|          0|
    |j_V_reg_603                                  |  15|   0|   15|          0|
    |k_V_reg_725                                  |   4|   0|    4|          0|
    |p_Val2_s_fu_124                              |  32|   0|   32|          0|
    |reg_331                                      |  10|   0|   10|          0|
    |size_V_read_reg_587                          |  16|   0|   16|          0|
    |t_V_3_reg_270                                |  15|   0|   15|          0|
    |t_V_5_reg_281                                |   4|   0|    4|          0|
    |t_V_reg_259                                  |   4|   0|    4|          0|
    |tmp_24_reg_631                               |  21|   0|   21|          0|
    |tmp_25_reg_608                               |   1|   0|    1|          0|
    |tmp_27_reg_687                               |  10|   0|   10|          0|
    |tmp_29_reg_636                               |   8|   0|    8|          0|
    |tmp_30_reg_614                               |  10|   0|   10|          0|
    |tmp_31_reg_619                               |   1|   0|    1|          0|
    |tmp_32_reg_658                               |   1|   0|    1|          0|
    |tmp_33_reg_648                               |   6|   0|    6|          0|
    |tmp_34_reg_653                               |   8|   0|    8|          0|
    |tmp_36_reg_671                               |  10|   0|   10|          0|
    |tmp_3_reg_730                                |   4|   0|   64|         60|
    |tmp_5_reg_745                                |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 241|   0|  301|         60|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     hats     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     hats     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     hats     | return value |
|events_dout             |  in |   40|   ap_fifo  |    events    |    pointer   |
|events_empty_n          |  in |    1|   ap_fifo  |    events    |    pointer   |
|events_read             | out |    1|   ap_fifo  |    events    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

