// ed_synth_capture_if_top_0.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module ed_synth_capture_if_top_0 #(
		parameter NUM_OF_ANT              = 8,
		parameter CAPTURE_DMA_WIDTH       = 128,
		parameter ECPRI_CAPTURE_INSTANCES = 2,
		parameter DSP_CAPTURE_INSTANCES   = 30,
		parameter LPHY_DSP_CAPTURE_INST   = 6,
		parameter DXC_DSP_CAPTURE_INST    = 22,
		parameter IQ_DATAWIDTH            = 32,
		parameter NUM_OF_FFT              = 2,
		parameter CPRI_ETH_DATAWIDTH      = 128,
		parameter XRAN_ETH_DATAWIDTH      = 128,
		parameter CH_DW                   = 8,
		parameter NUM_OF_PRACH            = 2,
		parameter ANTENNA_DWIDTH          = 3
	) (
		input  wire [4:0]                               csr_dsp_capture_address,          //            csr_dsp_capture.address
		input  wire                                     csr_dsp_capture_write,            //                           .write
		input  wire                                     csr_dsp_capture_read,             //                           .read
		input  wire [31:0]                              csr_dsp_capture_writedata,        //                           .writedata
		output wire [31:0]                              csr_dsp_capture_readdata,         //                           .readdata
		output wire                                     csr_dsp_capture_waitrequest,      //                           .waitrequest
		output wire                                     csr_dsp_capture_readdatavalid,    //                           .readdatavalid
		input  wire                                     clk_dsp,                          //                  clock_dsp.clk
		input  wire                                     clk_csr,                          //                  clock_csr.clk
		input  wire                                     clk_eth_xran_ul,                  //                  clock_eth.clk
		input  wire                                     clk_capture_dma,                  //                  clock_dma.clk
		input  wire                                     rst_csr_n,                        //                reset_csr_n.reset_n
		input  wire                                     rst_dsp_n,                        //                reset_dsp_n.reset_n
		input  wire                                     rst_eth_xran_n_ul,                //                reset_eth_n.reset_n
		input  wire                                     rst_capture_dma_n,                //                reset_dma_n.reset_n
		input  wire                                     rst_soft_n,                       //               reset_soft_n.rst_soft_n
		output wire                                     avst_src_capture_valid,           //        avst_source_capture.valid
		output wire [(((CAPTURE_DMA_WIDTH-1)-0)+1)-1:0] avst_src_capture_data,            //                           .data
		input  wire                                     avst_src_capture_ready,           //                           .ready
		input  wire [55:0]                              radio_config_status,              //        radio_config_status.radio_config_status
		input  wire                                     lphy_avst_sink_dsp_capture_valid, // lphy_avst_sink_dsp_capture.valid
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0]      lphy_avst_sink_dsp_capture_data,  //                           .data
		input  wire [(((ANTENNA_DWIDTH-1)-0)+1)-1:0]    lphy_avst_sink_dsp_capture_chan,  //                           .channel
		input  wire                                     dxc_avst_sink_dsp_capture_valid,  //  dxc_avst_sink_dsp_capture.valid
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0]      dxc_avst_sink_dsp_capture_data,   //                           .data
		input  wire [(((ANTENNA_DWIDTH-1)-0)+1)-1:0]    dxc_avst_sink_dsp_capture_chan,   //                           .channel
		output wire [31:0]                              interface_sel                     //              interface_sel.data
	);

	capture_if_top #(
		.NUM_OF_ANT              (NUM_OF_ANT),
		.CAPTURE_DMA_WIDTH       (CAPTURE_DMA_WIDTH),
		.ECPRI_CAPTURE_INSTANCES (ECPRI_CAPTURE_INSTANCES),
		.DSP_CAPTURE_INSTANCES   (DSP_CAPTURE_INSTANCES),
		.LPHY_DSP_CAPTURE_INST   (LPHY_DSP_CAPTURE_INST),
		.DXC_DSP_CAPTURE_INST    (DXC_DSP_CAPTURE_INST),
		.IQ_DATAWIDTH            (IQ_DATAWIDTH),
		.NUM_OF_FFT              (NUM_OF_FFT),
		.CPRI_ETH_DATAWIDTH      (CPRI_ETH_DATAWIDTH),
		.XRAN_ETH_DATAWIDTH      (XRAN_ETH_DATAWIDTH),
		.CH_DW                   (CH_DW),
		.NUM_OF_PRACH            (NUM_OF_PRACH),
		.ANTENNA_DWIDTH          (ANTENNA_DWIDTH)
	) capture_if_top_0 (
		.csr_dsp_capture_address          (csr_dsp_capture_address),          //   input,                              width = 5,            csr_dsp_capture.address
		.csr_dsp_capture_write            (csr_dsp_capture_write),            //   input,                              width = 1,                           .write
		.csr_dsp_capture_read             (csr_dsp_capture_read),             //   input,                              width = 1,                           .read
		.csr_dsp_capture_writedata        (csr_dsp_capture_writedata),        //   input,                             width = 32,                           .writedata
		.csr_dsp_capture_readdata         (csr_dsp_capture_readdata),         //  output,                             width = 32,                           .readdata
		.csr_dsp_capture_waitrequest      (csr_dsp_capture_waitrequest),      //  output,                              width = 1,                           .waitrequest
		.csr_dsp_capture_readdatavalid    (csr_dsp_capture_readdatavalid),    //  output,                              width = 1,                           .readdatavalid
		.clk_dsp                          (clk_dsp),                          //   input,                              width = 1,                  clock_dsp.clk
		.clk_csr                          (clk_csr),                          //   input,                              width = 1,                  clock_csr.clk
		.clk_eth_xran_ul                  (clk_eth_xran_ul),                  //   input,                              width = 1,                  clock_eth.clk
		.clk_capture_dma                  (clk_capture_dma),                  //   input,                              width = 1,                  clock_dma.clk
		.rst_csr_n                        (rst_csr_n),                        //   input,                              width = 1,                reset_csr_n.reset_n
		.rst_dsp_n                        (rst_dsp_n),                        //   input,                              width = 1,                reset_dsp_n.reset_n
		.rst_eth_xran_n_ul                (rst_eth_xran_n_ul),                //   input,                              width = 1,                reset_eth_n.reset_n
		.rst_capture_dma_n                (rst_capture_dma_n),                //   input,                              width = 1,                reset_dma_n.reset_n
		.rst_soft_n                       (rst_soft_n),                       //   input,                              width = 1,               reset_soft_n.rst_soft_n
		.avst_src_capture_valid           (avst_src_capture_valid),           //  output,                              width = 1,        avst_source_capture.valid
		.avst_src_capture_data            (avst_src_capture_data),            //  output,  width = (((CAPTURE_DMA_WIDTH-1)-0)+1),                           .data
		.avst_src_capture_ready           (avst_src_capture_ready),           //   input,                              width = 1,                           .ready
		.radio_config_status              (radio_config_status),              //   input,                             width = 56,        radio_config_status.radio_config_status
		.lphy_avst_sink_dsp_capture_valid (lphy_avst_sink_dsp_capture_valid), //   input,                              width = 1, lphy_avst_sink_dsp_capture.valid
		.lphy_avst_sink_dsp_capture_data  (lphy_avst_sink_dsp_capture_data),  //   input,       width = (((IQ_DATAWIDTH-1)-0)+1),                           .data
		.lphy_avst_sink_dsp_capture_chan  (lphy_avst_sink_dsp_capture_chan),  //   input,     width = (((ANTENNA_DWIDTH-1)-0)+1),                           .channel
		.dxc_avst_sink_dsp_capture_valid  (dxc_avst_sink_dsp_capture_valid),  //   input,                              width = 1,  dxc_avst_sink_dsp_capture.valid
		.dxc_avst_sink_dsp_capture_data   (dxc_avst_sink_dsp_capture_data),   //   input,       width = (((IQ_DATAWIDTH-1)-0)+1),                           .data
		.dxc_avst_sink_dsp_capture_chan   (dxc_avst_sink_dsp_capture_chan),   //   input,     width = (((ANTENNA_DWIDTH-1)-0)+1),                           .channel
		.interface_sel                    (interface_sel)                     //  output,                             width = 32,              interface_sel.data
	);

endmodule
