# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RSICV_processor.srcs/sources_1/new/RSIC_pack.vhd" \

# Do not sort compile order
nosort
