#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14986e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1498360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x14bfbc0 .functor NOT 1, L_0x14ea7a0, C4<0>, C4<0>, C4<0>;
L_0x14ea580 .functor XOR 2, L_0x14ea440, L_0x14ea4e0, C4<00>, C4<00>;
L_0x14ea690 .functor XOR 2, L_0x14ea580, L_0x14ea5f0, C4<00>, C4<00>;
v0x14e7230_0 .net "Y2_dut", 0 0, L_0x14e92a0;  1 drivers
v0x14e72f0_0 .net "Y2_ref", 0 0, L_0x14b1f20;  1 drivers
v0x14e7390_0 .net "Y4_dut", 0 0, L_0x14ea1b0;  1 drivers
v0x14e7460_0 .net "Y4_ref", 0 0, L_0x14e8910;  1 drivers
v0x14e7530_0 .net *"_ivl_10", 1 0, L_0x14ea5f0;  1 drivers
v0x14e7620_0 .net *"_ivl_12", 1 0, L_0x14ea690;  1 drivers
v0x14e76c0_0 .net *"_ivl_2", 1 0, L_0x14ea3a0;  1 drivers
v0x14e7780_0 .net *"_ivl_4", 1 0, L_0x14ea440;  1 drivers
v0x14e7860_0 .net *"_ivl_6", 1 0, L_0x14ea4e0;  1 drivers
v0x14e7940_0 .net *"_ivl_8", 1 0, L_0x14ea580;  1 drivers
v0x14e7a20_0 .var "clk", 0 0;
v0x14e7ac0_0 .var/2u "stats1", 223 0;
v0x14e7b80_0 .var/2u "strobe", 0 0;
v0x14e7c40_0 .net "tb_match", 0 0, L_0x14ea7a0;  1 drivers
v0x14e7d10_0 .net "tb_mismatch", 0 0, L_0x14bfbc0;  1 drivers
v0x14e7db0_0 .net "w", 0 0, v0x14e53f0_0;  1 drivers
v0x14e7e50_0 .net "y", 6 1, v0x14e5490_0;  1 drivers
L_0x14ea3a0 .concat [ 1 1 0 0], L_0x14e8910, L_0x14b1f20;
L_0x14ea440 .concat [ 1 1 0 0], L_0x14e8910, L_0x14b1f20;
L_0x14ea4e0 .concat [ 1 1 0 0], L_0x14ea1b0, L_0x14e92a0;
L_0x14ea5f0 .concat [ 1 1 0 0], L_0x14e8910, L_0x14b1f20;
L_0x14ea7a0 .cmp/eeq 2, L_0x14ea3a0, L_0x14ea690;
S_0x14b1250 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1498360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x149ca50 .functor NOT 1, v0x14e53f0_0, C4<0>, C4<0>, C4<0>;
L_0x14b1f20 .functor AND 1, L_0x14e8070, L_0x149ca50, C4<1>, C4<1>;
L_0x14bfc30 .functor OR 1, L_0x14e8260, L_0x14e8300, C4<0>, C4<0>;
L_0x14e8510 .functor OR 1, L_0x14bfc30, L_0x14e8440, C4<0>, C4<0>;
L_0x14e8800 .functor OR 1, L_0x14e8510, L_0x14e8650, C4<0>, C4<0>;
L_0x14e8910 .functor AND 1, L_0x14e8800, v0x14e53f0_0, C4<1>, C4<1>;
v0x14bfd30_0 .net "Y2", 0 0, L_0x14b1f20;  alias, 1 drivers
v0x14bfdd0_0 .net "Y4", 0 0, L_0x14e8910;  alias, 1 drivers
v0x149cb60_0 .net *"_ivl_1", 0 0, L_0x14e8070;  1 drivers
v0x149cc30_0 .net *"_ivl_10", 0 0, L_0x14bfc30;  1 drivers
v0x14e4400_0 .net *"_ivl_13", 0 0, L_0x14e8440;  1 drivers
v0x14e4530_0 .net *"_ivl_14", 0 0, L_0x14e8510;  1 drivers
v0x14e4610_0 .net *"_ivl_17", 0 0, L_0x14e8650;  1 drivers
v0x14e46f0_0 .net *"_ivl_18", 0 0, L_0x14e8800;  1 drivers
v0x14e47d0_0 .net *"_ivl_2", 0 0, L_0x149ca50;  1 drivers
v0x14e4940_0 .net *"_ivl_7", 0 0, L_0x14e8260;  1 drivers
v0x14e4a20_0 .net *"_ivl_9", 0 0, L_0x14e8300;  1 drivers
v0x14e4b00_0 .net "w", 0 0, v0x14e53f0_0;  alias, 1 drivers
v0x14e4bc0_0 .net "y", 6 1, v0x14e5490_0;  alias, 1 drivers
L_0x14e8070 .part v0x14e5490_0, 0, 1;
L_0x14e8260 .part v0x14e5490_0, 1, 1;
L_0x14e8300 .part v0x14e5490_0, 2, 1;
L_0x14e8440 .part v0x14e5490_0, 4, 1;
L_0x14e8650 .part v0x14e5490_0, 5, 1;
S_0x14e4d20 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1498360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x14e4f80_0 .net "clk", 0 0, v0x14e7a20_0;  1 drivers
v0x14e5060_0 .var/2s "errored1", 31 0;
v0x14e5140_0 .var/2s "onehot_error", 31 0;
v0x14e5200_0 .net "tb_match", 0 0, L_0x14ea7a0;  alias, 1 drivers
v0x14e52c0_0 .var/2s "temp", 31 0;
v0x14e53f0_0 .var "w", 0 0;
v0x14e5490_0 .var "y", 6 1;
E_0x14ab540/0 .event negedge, v0x14e4f80_0;
E_0x14ab540/1 .event posedge, v0x14e4f80_0;
E_0x14ab540 .event/or E_0x14ab540/0, E_0x14ab540/1;
S_0x14e5590 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1498360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x14e8b00 .functor NOT 1, L_0x14e8a60, C4<0>, C4<0>, C4<0>;
L_0x14e8c60 .functor AND 1, L_0x14e8b00, L_0x14e8bc0, C4<1>, C4<1>;
L_0x14e8e10 .functor NOT 1, v0x14e53f0_0, C4<0>, C4<0>, C4<0>;
L_0x14e8e80 .functor AND 1, L_0x14e8d70, L_0x14e8e10, C4<1>, C4<1>;
L_0x14e8fc0 .functor OR 1, L_0x14e8c60, L_0x14e8e80, C4<0>, C4<0>;
L_0x14e91a0 .functor AND 1, L_0x14e90d0, v0x14e53f0_0, C4<1>, C4<1>;
L_0x14e92a0 .functor OR 1, L_0x14e8fc0, L_0x14e91a0, C4<0>, C4<0>;
L_0x14e94a0 .functor NOT 1, v0x14e53f0_0, C4<0>, C4<0>, C4<0>;
L_0x14e9670 .functor AND 1, L_0x14e9400, L_0x14e94a0, C4<1>, C4<1>;
L_0x14e9860 .functor AND 1, L_0x14e9780, v0x14e53f0_0, C4<1>, C4<1>;
L_0x14e9980 .functor OR 1, L_0x14e9670, L_0x14e9860, C4<0>, C4<0>;
L_0x14e9ae0 .functor NOT 1, v0x14e53f0_0, C4<0>, C4<0>, C4<0>;
L_0x14e9bc0 .functor AND 1, L_0x14e9a40, L_0x14e9ae0, C4<1>, C4<1>;
L_0x14e9cd0 .functor OR 1, L_0x14e9980, L_0x14e9bc0, C4<0>, C4<0>;
L_0x14e9b50 .functor AND 1, L_0x14e9e60, v0x14e53f0_0, C4<1>, C4<1>;
L_0x14ea1b0 .functor OR 1, L_0x14e9cd0, L_0x14e9b50, C4<0>, C4<0>;
v0x14e5830_0 .net "Y2", 0 0, L_0x14e92a0;  alias, 1 drivers
v0x14e58f0_0 .net "Y4", 0 0, L_0x14ea1b0;  alias, 1 drivers
v0x14e59b0_0 .net *"_ivl_1", 0 0, L_0x14e8a60;  1 drivers
v0x14e5aa0_0 .net *"_ivl_10", 0 0, L_0x14e8e10;  1 drivers
v0x14e5b80_0 .net *"_ivl_12", 0 0, L_0x14e8e80;  1 drivers
v0x14e5cb0_0 .net *"_ivl_14", 0 0, L_0x14e8fc0;  1 drivers
v0x14e5d90_0 .net *"_ivl_17", 0 0, L_0x14e90d0;  1 drivers
v0x14e5e70_0 .net *"_ivl_18", 0 0, L_0x14e91a0;  1 drivers
v0x14e5f50_0 .net *"_ivl_2", 0 0, L_0x14e8b00;  1 drivers
v0x14e60c0_0 .net *"_ivl_23", 0 0, L_0x14e9400;  1 drivers
v0x14e61a0_0 .net *"_ivl_24", 0 0, L_0x14e94a0;  1 drivers
v0x14e6280_0 .net *"_ivl_26", 0 0, L_0x14e9670;  1 drivers
v0x14e6360_0 .net *"_ivl_29", 0 0, L_0x14e9780;  1 drivers
v0x14e6440_0 .net *"_ivl_30", 0 0, L_0x14e9860;  1 drivers
v0x14e6520_0 .net *"_ivl_32", 0 0, L_0x14e9980;  1 drivers
v0x14e6600_0 .net *"_ivl_35", 0 0, L_0x14e9a40;  1 drivers
v0x14e66e0_0 .net *"_ivl_36", 0 0, L_0x14e9ae0;  1 drivers
v0x14e67c0_0 .net *"_ivl_38", 0 0, L_0x14e9bc0;  1 drivers
v0x14e68a0_0 .net *"_ivl_40", 0 0, L_0x14e9cd0;  1 drivers
v0x14e6980_0 .net *"_ivl_43", 0 0, L_0x14e9e60;  1 drivers
v0x14e6a60_0 .net *"_ivl_44", 0 0, L_0x14e9b50;  1 drivers
v0x14e6b40_0 .net *"_ivl_5", 0 0, L_0x14e8bc0;  1 drivers
v0x14e6c20_0 .net *"_ivl_6", 0 0, L_0x14e8c60;  1 drivers
v0x14e6d00_0 .net *"_ivl_9", 0 0, L_0x14e8d70;  1 drivers
v0x14e6de0_0 .net "w", 0 0, v0x14e53f0_0;  alias, 1 drivers
v0x14e6e80_0 .net "y", 6 1, v0x14e5490_0;  alias, 1 drivers
L_0x14e8a60 .part v0x14e5490_0, 0, 1;
L_0x14e8bc0 .part v0x14e5490_0, 1, 1;
L_0x14e8d70 .part v0x14e5490_0, 3, 1;
L_0x14e90d0 .part v0x14e5490_0, 5, 1;
L_0x14e9400 .part v0x14e5490_0, 1, 1;
L_0x14e9780 .part v0x14e5490_0, 2, 1;
L_0x14e9a40 .part v0x14e5490_0, 4, 1;
L_0x14e9e60 .part v0x14e5490_0, 5, 1;
S_0x14e7010 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1498360;
 .timescale -12 -12;
E_0x14ab090 .event anyedge, v0x14e7b80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14e7b80_0;
    %nor/r;
    %assign/vec4 v0x14e7b80_0, 0;
    %wait E_0x14ab090;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14e4d20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14e5060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14e5140_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x14e4d20;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14ab540;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x14e5490_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x14e53f0_0, 0;
    %load/vec4 v0x14e5200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14e5140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14e5140_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14e5060_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14ab540;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x14e52c0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x14e52c0_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x14e52c0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x14e52c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x14e52c0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x14e52c0_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x14e5490_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x14e53f0_0, 0;
    %load/vec4 v0x14e5200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14e5060_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14e5060_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x14e5140_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x14e5060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x14e5140_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x14e5060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1498360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e7a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e7b80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1498360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x14e7a20_0;
    %inv;
    %store/vec4 v0x14e7a20_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1498360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14e4f80_0, v0x14e7d10_0, v0x14e7e50_0, v0x14e7db0_0, v0x14e72f0_0, v0x14e7230_0, v0x14e7460_0, v0x14e7390_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1498360;
T_6 ;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1498360;
T_7 ;
    %wait E_0x14ab540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14e7ac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e7ac0_0, 4, 32;
    %load/vec4 v0x14e7c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e7ac0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14e7ac0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e7ac0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x14e72f0_0;
    %load/vec4 v0x14e72f0_0;
    %load/vec4 v0x14e7230_0;
    %xor;
    %load/vec4 v0x14e72f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e7ac0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e7ac0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x14e7460_0;
    %load/vec4 v0x14e7460_0;
    %load/vec4 v0x14e7390_0;
    %xor;
    %load/vec4 v0x14e7460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e7ac0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x14e7ac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e7ac0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q6c/iter0/response18/top_module.sv";
