A CPU written for my computer systems during my first year in Computer Engineering.

FPGA: DE1-SoC
Software: Quartus, ModelSim
Language: SystemVerilog

![cpu](cpu.png)
