{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/conc_s_a.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/conc_s_a.html\" --><title>VHDL Reference Guide</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/conc_s_a.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/conc_s_a.html</a>. It is a snapshot of the page as it appeared on Sep 26, 2009 15:12:31 GMT. The <a href=\"http://www.vdlande.com/VHDL/conc_s_a.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:KHXeQYJU3wQJ:www.vdlande.com/VHDL/conc_s_a.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">reference</span>&nbsp;<span style=\"font-weight: bold;\">guide</span>&nbsp;<span style=\"font-weight: bold;\">vdlande</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<center>\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Concurrent Signal Assignment</b></caption>\n<tbody><tr>\n<td bgcolor=\"lightcyan\">Concurrent Statement</td>\n<td>----used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Architecture</td>\n</tr>\n</tbody></table>\n</center>\n\n<center>\n<table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table>\n</center>\n\n<center>\n<table border=\"1\" cellpadding=\"5\">\n<tbody><tr><td>signal_name &lt;= expression</td></tr>\n</tbody></table>\n</center>\n<p>\n\n</p><center>\n<table border=\"1\" cellpadding=\"5\">\n<tbody><tr><td>signal_name &lt;= expression <b>after</b> delay;</td></tr>\n</tbody></table>\n<p>See LRM section 9.5\n</p></center>\n\n<center>\n<table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table>\n</center>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr><td>\nA concurrent signal assignment assigns a new value to the target signal whenever any\nof the signals on the right hand side change:<pre>architecture CONC of HA is\nbegin\n\tSUM   &lt;= A xor B;\n\tCARRY &lt;= A and B;\nend CONC;</pre>\n</td></tr>\n</tbody></table>\n</div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr><td>\nConcurrent assignments have an \"equivalent process\". This is the equivalent process\nfor the concurrent statements above.<pre>architecture SEQ of HA is\nbegin\n\tprocess (A, B)\n\tbegin\n\t\tSUM   &lt;= A xor B;\n\t\tCARRY &lt;= A and B;\n\tend process;\nend SEQ;</pre>\n</td></tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"80%\">\n<tbody><tr><td>\nA signal assignment may have a delay specified:<p>\n</p><pre>architecture DELAYS of X is\n\tconstant PERIOD : time := 10 ns;\nbegin\n\tSUM   &lt;= A xor B after 5 ns;\n\tCARRY &lt;= A and B after 3 ns;\n\tCLK   &lt;= not CLK after PERIOD/2;\nend DELAYS;</pre>\n</td></tr></tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"100%\">\n<tbody><tr><td>\nThe default delay model is <b>inertial</b>. This means that \"pulses\" shorter than the delay time\nare not propagated. The alternative is <b>transport</b> delay, which propagates all transitions:<p>\n</p><pre>architecture TRANS of BUFF is\n\tconstant DELAY : time := 10 ns;\nbegin\n\tO_PIN   &lt;= transport I_PIN after DELAY;\nend TRANS;</pre>\n</td></tr></tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"100%\">\n<tbody><tr><td>\nMultiple concurrent assignments to the same signal imply multiple drivers. A signal which is the target\nof multiple concurrent signal assignments must be of a resolved type, e.g. std_logic, std_logic_vector.\n</td></tr></tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\">\n<tbody><tr><td>\nFor <b>guarded assignments</b>, see <b>blocks</b>\n</td></tr></tbody></table>\n</div>\n\n<center>\n<table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table><p>\nConcurrent signal assignments are generally synthesisable,\nproviding they use types and operators acceptable to the synthesis tool.</p><p>\nA signal assigned with a concurrent statemant will be inferred as combinational logic.</p><p>\nGuarded assignments are not usually supported, and delays are ignored.</p><p>\n</p></center>\n\n<center>\n<table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table><p>\nIn <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93, any signal assignment statement may have an optional label:</p><p>\n</p></center>label: signal_name &lt;= expression;<p></p><center>\nA delayed signal assignment with inertial delay may be explicitly preceded by\nthe keyword <b>inertial</b>. It may also have a <b>reject time</b> specified. This\nis the minimum \"pulse width\" to be propagated, if different from the inertial delay:<p>\n</p></center>\nOUTPUT &lt;= <b>reject</b> 2 ns <b>inertial</b> not (INPUT) <b>after</b> 10 ns;<p>\n</p><center>\nA concurrent signal assignment can be specified to run as\na postponed process (see <b>process</b>).\n</center>\n<hr width=\"80%\">\n<div align=\"center\">\n<a href=\"http://www.vdlande.com/VHDL/sig_dec.htm\"><img src=\"conc_s_a_files/left.gif\" border=\"0\"></a>\n<a href=\"http://www.vdlande.com/VHDL/index.htm\"><img src=\"conc_s_a_files/up.gif\" border=\"0\"></a>\n<a href=\"http://www.vdlande.com/VHDL/cond_s_a.htm\"><img src=\"conc_s_a_files/right.gif\" border=\"0\"></a>\n</div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}