--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -filter
/home/raphael/Desktop/Mojo-Base-VHDL/ise_files/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o
mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3788 paths analyzed, 834 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.543ns.
--------------------------------------------------------------------------------

Paths for end point controle/byte_counter_q_31_P_31 (SLICE_X13Y20.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_0_C_0 (FF)
  Destination:          controle/byte_counter_q_31_P_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_0_C_0 to controle/byte_counter_q_31_P_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.430   controle/byte_counter_q_0_C_0
                                                       controle/byte_counter_q_0_C_0
    SLICE_X13Y18.A1      net (fanout=2)        1.631   controle/byte_counter_q_0_C_0
    SLICE_X13Y18.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>_SW0
    SLICE_X12Y15.A1      net (fanout=1)        0.964   N123
    SLICE_X12Y15.COUT    Topcya                0.474   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CMUX    Tcinc                 0.302   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d25_cy
    SLICE_X12Y14.A2      net (fanout=18)       0.770   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>
    SLICE_X12Y14.A       Tilo                  0.254   controle/_n0271_inv
                                                       controle/_n0271_inv
    SLICE_X13Y20.CE      net (fanout=7)        1.041   controle/_n0271_inv
    SLICE_X13Y20.CLK     Tceck                 0.365   controle/byte_counter_q_31_P_31
                                                       controle/byte_counter_q_31_P_31
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (2.084ns logic, 4.409ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_1_C_1 (FF)
  Destination:          controle/byte_counter_q_31_P_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.600ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.191 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_1_C_1 to controle/byte_counter_q_31_P_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.AQ      Tcko                  0.430   controle/byte_counter_q_1_C_1
                                                       controle/byte_counter_q_1_C_1
    SLICE_X13Y18.A3      net (fanout=2)        0.738   controle/byte_counter_q_1_C_1
    SLICE_X13Y18.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>_SW0
    SLICE_X12Y15.A1      net (fanout=1)        0.964   N123
    SLICE_X12Y15.COUT    Topcya                0.474   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CMUX    Tcinc                 0.302   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d25_cy
    SLICE_X12Y14.A2      net (fanout=18)       0.770   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>
    SLICE_X12Y14.A       Tilo                  0.254   controle/_n0271_inv
                                                       controle/_n0271_inv
    SLICE_X13Y20.CE      net (fanout=7)        1.041   controle/_n0271_inv
    SLICE_X13Y20.CLK     Tceck                 0.365   controle/byte_counter_q_31_P_31
                                                       controle/byte_counter_q_31_P_31
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (2.084ns logic, 3.516ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_2_C_2 (FF)
  Destination:          controle/byte_counter_q_31_P_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_2_C_2 to controle/byte_counter_q_31_P_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AMUX    Tshcko                0.518   controle/byte_counter_q_0_C_0
                                                       controle/byte_counter_q_2_C_2
    SLICE_X13Y18.A2      net (fanout=2)        0.550   controle/byte_counter_q_2_C_2
    SLICE_X13Y18.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>_SW0
    SLICE_X12Y15.A1      net (fanout=1)        0.964   N123
    SLICE_X12Y15.COUT    Topcya                0.474   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CMUX    Tcinc                 0.302   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d25_cy
    SLICE_X12Y14.A2      net (fanout=18)       0.770   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>
    SLICE_X12Y14.A       Tilo                  0.254   controle/_n0271_inv
                                                       controle/_n0271_inv
    SLICE_X13Y20.CE      net (fanout=7)        1.041   controle/_n0271_inv
    SLICE_X13Y20.CLK     Tceck                 0.365   controle/byte_counter_q_31_P_31
                                                       controle/byte_counter_q_31_P_31
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (2.172ns logic, 3.328ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point controle/byte_counter_q_0_C_0 (SLICE_X13Y18.AX), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_0_C_0 (FF)
  Destination:          controle/byte_counter_q_0_C_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.419ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_0_C_0 to controle/byte_counter_q_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.430   controle/byte_counter_q_0_C_0
                                                       controle/byte_counter_q_0_C_0
    SLICE_X13Y18.A1      net (fanout=2)        1.631   controle/byte_counter_q_0_C_0
    SLICE_X13Y18.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>_SW0
    SLICE_X12Y15.A1      net (fanout=1)        0.964   N123
    SLICE_X12Y15.COUT    Topcya                0.474   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CMUX    Tcinc                 0.302   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d25_cy
    SLICE_X12Y18.D2      net (fanout=18)       1.022   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>
    SLICE_X12Y18.DMUX    Tilo                  0.326   controle/byte_counter_q_0_P_0
                                                       controle/Mmux_byte_counter_d11
    SLICE_X13Y18.AX      net (fanout=2)        0.894   controle/byte_counter_d<0>
    SLICE_X13Y18.CLK     Tdick                 0.114   controle/byte_counter_q_0_C_0
                                                       controle/byte_counter_q_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (1.905ns logic, 4.514ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_1_C_1 (FF)
  Destination:          controle/byte_counter_q_0_C_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.526ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_1_C_1 to controle/byte_counter_q_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.AQ      Tcko                  0.430   controle/byte_counter_q_1_C_1
                                                       controle/byte_counter_q_1_C_1
    SLICE_X13Y18.A3      net (fanout=2)        0.738   controle/byte_counter_q_1_C_1
    SLICE_X13Y18.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>_SW0
    SLICE_X12Y15.A1      net (fanout=1)        0.964   N123
    SLICE_X12Y15.COUT    Topcya                0.474   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CMUX    Tcinc                 0.302   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d25_cy
    SLICE_X12Y18.D2      net (fanout=18)       1.022   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>
    SLICE_X12Y18.DMUX    Tilo                  0.326   controle/byte_counter_q_0_P_0
                                                       controle/Mmux_byte_counter_d11
    SLICE_X13Y18.AX      net (fanout=2)        0.894   controle/byte_counter_d<0>
    SLICE_X13Y18.CLK     Tdick                 0.114   controle/byte_counter_q_0_C_0
                                                       controle/byte_counter_q_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      5.526ns (1.905ns logic, 3.621ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_2_C_2 (FF)
  Destination:          controle/byte_counter_q_0_C_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.426ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_2_C_2 to controle/byte_counter_q_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AMUX    Tshcko                0.518   controle/byte_counter_q_0_C_0
                                                       controle/byte_counter_q_2_C_2
    SLICE_X13Y18.A2      net (fanout=2)        0.550   controle/byte_counter_q_2_C_2
    SLICE_X13Y18.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>_SW0
    SLICE_X12Y15.A1      net (fanout=1)        0.964   N123
    SLICE_X12Y15.COUT    Topcya                0.474   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CMUX    Tcinc                 0.302   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d25_cy
    SLICE_X12Y18.D2      net (fanout=18)       1.022   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>
    SLICE_X12Y18.DMUX    Tilo                  0.326   controle/byte_counter_q_0_P_0
                                                       controle/Mmux_byte_counter_d11
    SLICE_X13Y18.AX      net (fanout=2)        0.894   controle/byte_counter_d<0>
    SLICE_X13Y18.CLK     Tdick                 0.114   controle/byte_counter_q_0_C_0
                                                       controle/byte_counter_q_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      5.426ns (1.993ns logic, 3.433ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point controle/byte_counter_q_31_C_31 (SLICE_X12Y20.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_0_C_0 (FF)
  Destination:          controle/byte_counter_q_31_C_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_0_C_0 to controle/byte_counter_q_31_C_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.430   controle/byte_counter_q_0_C_0
                                                       controle/byte_counter_q_0_C_0
    SLICE_X13Y18.A1      net (fanout=2)        1.631   controle/byte_counter_q_0_C_0
    SLICE_X13Y18.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>_SW0
    SLICE_X12Y15.A1      net (fanout=1)        0.964   N123
    SLICE_X12Y15.COUT    Topcya                0.474   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CMUX    Tcinc                 0.302   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d25_cy
    SLICE_X12Y14.A2      net (fanout=18)       0.770   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>
    SLICE_X12Y14.A       Tilo                  0.254   controle/_n0271_inv
                                                       controle/_n0271_inv
    SLICE_X12Y20.CE      net (fanout=7)        0.967   controle/_n0271_inv
    SLICE_X12Y20.CLK     Tceck                 0.266   controle/byte_counter_q_31_C_31
                                                       controle/byte_counter_q_31_C_31
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (1.985ns logic, 4.335ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_1_C_1 (FF)
  Destination:          controle/byte_counter_q_31_C_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.427ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.191 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_1_C_1 to controle/byte_counter_q_31_C_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.AQ      Tcko                  0.430   controle/byte_counter_q_1_C_1
                                                       controle/byte_counter_q_1_C_1
    SLICE_X13Y18.A3      net (fanout=2)        0.738   controle/byte_counter_q_1_C_1
    SLICE_X13Y18.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>_SW0
    SLICE_X12Y15.A1      net (fanout=1)        0.964   N123
    SLICE_X12Y15.COUT    Topcya                0.474   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CMUX    Tcinc                 0.302   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d25_cy
    SLICE_X12Y14.A2      net (fanout=18)       0.770   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>
    SLICE_X12Y14.A       Tilo                  0.254   controle/_n0271_inv
                                                       controle/_n0271_inv
    SLICE_X12Y20.CE      net (fanout=7)        0.967   controle/_n0271_inv
    SLICE_X12Y20.CLK     Tceck                 0.266   controle/byte_counter_q_31_C_31
                                                       controle/byte_counter_q_31_C_31
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (1.985ns logic, 3.442ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_2_C_2 (FF)
  Destination:          controle/byte_counter_q_31_C_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.327ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_2_C_2 to controle/byte_counter_q_31_C_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AMUX    Tshcko                0.518   controle/byte_counter_q_0_C_0
                                                       controle/byte_counter_q_2_C_2
    SLICE_X13Y18.A2      net (fanout=2)        0.550   controle/byte_counter_q_2_C_2
    SLICE_X13Y18.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>_SW0
    SLICE_X12Y15.A1      net (fanout=1)        0.964   N123
    SLICE_X12Y15.COUT    Topcya                0.474   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<3>
    SLICE_X12Y16.CMUX    Tcinc                 0.302   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>_l1
                                                       controle/Mmux_tx_data_d25_cy
    SLICE_X12Y14.A2      net (fanout=18)       0.770   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_58_o_cy<6>
    SLICE_X12Y14.A       Tilo                  0.254   controle/_n0271_inv
                                                       controle/_n0271_inv
    SLICE_X12Y20.CE      net (fanout=7)        0.967   controle/_n0271_inv
    SLICE_X12Y20.CLK     Tceck                 0.266   controle/byte_counter_q_31_C_31
                                                       controle/byte_counter_q_31_C_31
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (2.073ns logic, 3.254ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point avr_interface/serial_tx/bit_ctr_q_2 (SLICE_X10Y13.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/serial_tx/bit_ctr_q_1 (FF)
  Destination:          avr_interface/serial_tx/bit_ctr_q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/serial_tx/bit_ctr_q_1 to avr_interface/serial_tx/bit_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcko                  0.200   avr_interface/serial_tx/bit_ctr_q<1>
                                                       avr_interface/serial_tx/bit_ctr_q_1
    SLICE_X10Y13.C5      net (fanout=2)        0.067   avr_interface/serial_tx/bit_ctr_q<1>
    SLICE_X10Y13.CLK     Tah         (-Th)    -0.121   avr_interface/serial_tx/bit_ctr_q<1>
                                                       avr_interface/serial_tx/Mcount_bit_ctr_q_xor<2>11
                                                       avr_interface/serial_tx/bit_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.321ns logic, 0.067ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Paths for end point controle/lidar_i2c/data_rd_q_0 (SLICE_X7Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controle/lidar_i2c/i2c_interface/rx_q_0 (FF)
  Destination:          controle/lidar_i2c/data_rd_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controle/lidar_i2c/i2c_interface/rx_q_0 to controle/lidar_i2c/data_rd_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.200   controle/lidar_i2c/i2c_interface/rx_q<3>
                                                       controle/lidar_i2c/i2c_interface/rx_q_0
    SLICE_X7Y31.AX       net (fanout=2)        0.141   controle/lidar_i2c/i2c_interface/rx_q<0>
    SLICE_X7Y31.CLK      Tckdi       (-Th)    -0.059   controle/lidar_i2c/data_rd_q<3>
                                                       controle/lidar_i2c/data_rd_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point controle/lidar_i2c/data_rd_q_2 (SLICE_X7Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controle/lidar_i2c/i2c_interface/rx_q_2 (FF)
  Destination:          controle/lidar_i2c/data_rd_q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controle/lidar_i2c/i2c_interface/rx_q_2 to controle/lidar_i2c/data_rd_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.CQ       Tcko                  0.200   controle/lidar_i2c/i2c_interface/rx_q<3>
                                                       controle/lidar_i2c/i2c_interface/rx_q_2
    SLICE_X7Y31.CX       net (fanout=2)        0.144   controle/lidar_i2c/i2c_interface/rx_q<2>
    SLICE_X7Y31.CLK      Tckdi       (-Th)    -0.059   controle/lidar_i2c/data_rd_q<3>
                                                       controle/lidar_i2c/data_rd_q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q<3>/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_0/CK
  Location pin: SLICE_X16Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr_interface/cclk_detector/ctr_q<3>/SR
  Logical resource: avr_interface/cclk_detector/ctr_q_0/SR
  Location pin: SLICE_X16Y3.SR
  Clock network: avr_interface/serial_rx/rst_inv_BUFG_LUT1
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.543|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3788 paths, 0 nets, and 1264 connections

Design statistics:
   Minimum period:   6.543ns{1}   (Maximum frequency: 152.835MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr  3 17:54:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



