Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul 26 14:50:23 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_wrap_control_sets_placed.rpt
| Design       : top_wrap
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           19 |
| No           | No                    | Yes                    |              16 |            7 |
| No           | Yes                   | No                     |              32 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             256 |           74 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                        Enable Signal                                       |                               Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+
|                                                           |                                                                                            | mxbar/xbar/OutputSave_reg[3][7]_i_2_n_0                                      |                3 |              8 |
|                                                           |                                                                                            | mxbar/xbar/OutputSave_reg[2][7]_i_2_n_0                                      |                3 |              8 |
|                                                           |                                                                                            | mxbar/xbar/OutputSave_reg[1][7]_i_2_n_0                                      |                3 |              8 |
|                                                           |                                                                                            | mxbar/xbar/OutputSave_reg[0][7]_i_2_n_0                                      |                4 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/holdData[7]_i_1_n_0  | mxbar/genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                2 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/holdData[7]_i_1_n_0  | mxbar/genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                2 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff0/holdData_0           | mxbar/genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                2 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff0/holdData_0           | mxbar/genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                3 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/holdData[7]_i_1_n_0  | mxbar/genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                2 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff0/holdData_0           | mxbar/genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                2 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/holdData[7]_i_1_n_0 | mxbar/genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                3 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff0/holdData_0          | mxbar/genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                2 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/holdData[7]_i_1_n_0 | mxbar/genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                2 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/holdData[7]_i_1_n_0  | mxbar/genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                1 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff0/holdData_0           | mxbar/genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                2 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff0/holdData_0          | mxbar/genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                3 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/holdData[7]_i_1_n_0 | mxbar/genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                3 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff0/holdData_0          | mxbar/genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                2 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/holdData[7]_i_1_n_0 | mxbar/genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                2 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff0/holdData_0          | mxbar/genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                1 |              8 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] |                                                                                            | nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[17]                     |                7 |             16 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[0].m_computeBlock_out/mCompute/product[15]_i_1_n_0                           | nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[17]                     |                5 |             16 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[1].m_computeBlock_out/mCompute/product[15]_i_1_n_0                           | nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[17]                     |                5 |             16 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[2].m_computeBlock_out/mCompute/product[15]_i_1_n_0                           | nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[17]                     |                5 |             16 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[0].m_computeBlock_in/mCompute/product[15]_i_1_n_0                            | nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[17]                     |                5 |             16 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[1].m_computeBlock_in/mCompute/product[15]_i_1_n_0                            | nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[17]                     |                5 |             16 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk4[3].m_computeBlock_out/mCompute/product[15]_i_1_n_0                           | nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[17]                     |                5 |             16 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[3].m_computeBlock_in/mCompute/product[15]_i_1_n_0                            | nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[17]                     |                5 |             16 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] | mxbar/genblk3[2].m_computeBlock_in/mCompute/product[15]_i_1_n_0                            | nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[17]                     |                5 |             16 |
|  nolabel_line18/processing_system7_0/inst/GPIO_O_BUFG[16] |                                                                                            |                                                                              |               19 |             24 |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+


