

================================================================
== Vitis HLS Report for 'find_and_swap_pivot'
================================================================
* Date:           Fri Oct 17 17:43:55 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |        ?|        ?|         5|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pivot = alloca i32 1" [LU.cpp:27]   --->   Operation 14 'alloca' 'pivot' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%max_val_1 = alloca i32 1" [LU.cpp:28]   --->   Operation 15 'alloca' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pivot_1 = alloca i32 1" [LU.cpp:27]   --->   Operation 16 'alloca' 'pivot_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %k"   --->   Operation 17 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_cast = zext i2 %k_read"   --->   Operation 18 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_read, i2 %k_read" [LU.cpp:28]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %tmp_s" [LU.cpp:28]   --->   Operation 20 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln28_1" [LU.cpp:28]   --->   Operation 21 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%dc = load i4 %A_addr" [LU.cpp:28]   --->   Operation 22 'load' 'dc' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (1.56ns)   --->   "%i = add i3 %k_cast, i3 1" [LU.cpp:29]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %i" [LU.cpp:29]   --->   Operation 24 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln27 = store i33 %zext_ln29, i33 %pivot_1" [LU.cpp:27]   --->   Operation 25 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%P3_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %P3_read"   --->   Operation 26 'read' 'P3_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 27 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%P2_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %P2_read"   --->   Operation 28 'read' 'P2_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 29 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%P12_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %P12_read"   --->   Operation 30 'read' 'P12_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 31 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%P_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %P_read_r"   --->   Operation 32 'read' 'P_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_read21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 33 'read' 'p_read21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%k_cast1 = zext i2 %k_read"   --->   Operation 34 'zext' 'k_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_read, i2 0" [LU.cpp:28]   --->   Operation 35 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %tmp_11" [LU.cpp:28]   --->   Operation 36 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln28" [LU.cpp:40]   --->   Operation 37 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln40 = or i4 %tmp_11, i4 1" [LU.cpp:40]   --->   Operation 38 'or' 'or_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %or_ln40" [LU.cpp:40]   --->   Operation 39 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln40" [LU.cpp:40]   --->   Operation 40 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln40_1 = or i4 %tmp_11, i4 2" [LU.cpp:40]   --->   Operation 41 'or' 'or_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %or_ln40_1" [LU.cpp:40]   --->   Operation 42 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln40_1" [LU.cpp:40]   --->   Operation 43 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln40_2 = or i4 %tmp_11, i4 3" [LU.cpp:40]   --->   Operation 44 'or' 'or_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i4 %or_ln40_2" [LU.cpp:40]   --->   Operation 45 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln40_2" [LU.cpp:40]   --->   Operation 46 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%dc = load i4 %A_addr" [LU.cpp:28]   --->   Operation 47 'load' 'dc' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:28]   --->   Operation 48 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:28]   --->   Operation 49 'trunc' 'trunc_ln313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:28]   --->   Operation 50 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%max_val = bitcast i32 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:28]   --->   Operation 51 'bitcast' 'max_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %max_val, i32 %max_val_1" [LU.cpp:28]   --->   Operation 52 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %k_cast1, i32 %pivot" [LU.cpp:27]   --->   Operation 53 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body" [LU.cpp:29]   --->   Operation 54 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.25>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%pivot_3 = load i32 %pivot" [LU.cpp:29]   --->   Operation 55 'load' 'pivot_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%i_4 = load i33 %pivot_1" [LU.cpp:29]   --->   Operation 56 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %pivot_3" [LU.cpp:29]   --->   Operation 57 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i33 %i_4" [LU.cpp:29]   --->   Operation 58 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i33 %i_4" [LU.cpp:29]   --->   Operation 59 'trunc' 'trunc_ln29_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln29 = icmp_eq  i32 %trunc_ln29_2, i32 4" [LU.cpp:29]   --->   Operation 60 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body.split, void %for.end.loopexit" [LU.cpp:29]   --->   Operation 61 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln29_1, i2 %k_read" [LU.cpp:30]   --->   Operation 62 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %tmp_12" [LU.cpp:30]   --->   Operation 63 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln30" [LU.cpp:30]   --->   Operation 64 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (2.32ns)   --->   "%dc_1 = load i4 %A_addr_1" [LU.cpp:30]   --->   Operation 65 'load' 'dc_1' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/1] (2.59ns)   --->   "%add_ln29 = add i33 %i_4, i33 1" [LU.cpp:29]   --->   Operation 66 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln27 = store i33 %add_ln29, i33 %pivot_1" [LU.cpp:27]   --->   Operation 67 'store' 'store_ln27' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_3 : Operation 68 [1/1] (2.55ns)   --->   "%icmp_ln36 = icmp_eq  i32 %pivot_3, i32 %k_cast1" [LU.cpp:36]   --->   Operation 68 'icmp' 'icmp_ln36' <Predicate = (icmp_ln29)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.70ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %VITIS_LOOP_38_2, void %if.end47" [LU.cpp:36]   --->   Operation 69 'br' 'br_ln36' <Predicate = (icmp_ln29)> <Delay = 1.70>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln29, i2 0" [LU.cpp:41]   --->   Operation 70 'bitconcatenate' 'tmp_16' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %tmp_16" [LU.cpp:41]   --->   Operation 71 'zext' 'zext_ln41' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln41" [LU.cpp:41]   --->   Operation 72 'getelementptr' 'A_addr_3' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln41 = or i4 %tmp_16, i4 1" [LU.cpp:41]   --->   Operation 73 'or' 'or_ln41' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i4 %or_ln41" [LU.cpp:41]   --->   Operation 74 'zext' 'zext_ln41_1' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln41_1" [LU.cpp:41]   --->   Operation 75 'getelementptr' 'A_addr_5' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (2.32ns)   --->   "%A_load = load i4 %A_addr_3" [LU.cpp:41]   --->   Operation 76 'load' 'A_load' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 77 [2/2] (2.32ns)   --->   "%A_load_2 = load i4 %A_addr_5" [LU.cpp:41]   --->   Operation 77 'load' 'A_load_2' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 78 [1/1] (1.82ns)   --->   "%tmpP = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 %P12_read_1, i32 %P2_read_1, i32 %P3_read_1, i2 %k_read" [LU.cpp:44]   --->   Operation 78 'mux' 'tmpP' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.82ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %P_read_1, i32 %P12_read_1, i32 %P2_read_1, i32 %P3_read_1, i2 %trunc_ln29" [LU.cpp:45]   --->   Operation 79 'mux' 'tmp_17' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 80 [1/2] (2.32ns)   --->   "%dc_1 = load i4 %A_addr_1" [LU.cpp:30]   --->   Operation 80 'load' 'dc_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%max_val_1_load = load i32 %max_val_1" [LU.cpp:30]   --->   Operation 81 'load' 'max_val_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%data_1 = bitcast i32 %dc_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:30]   --->   Operation 82 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln313_1 = trunc i32 %data_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:30]   --->   Operation 83 'trunc' 'trunc_ln313_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %data_1" [LU.cpp:30]   --->   Operation 84 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:30]   --->   Operation 85 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%max_val_2 = bitcast i32 %t_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:30]   --->   Operation 86 'bitcast' 'max_val_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_1, i32 23, i32 30" [LU.cpp:30]   --->   Operation 87 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.91ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_13, i8 255" [LU.cpp:30]   --->   Operation 88 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (2.28ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [LU.cpp:30]   --->   Operation 89 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1_load" [LU.cpp:30]   --->   Operation 90 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.10>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %max_val_1_load" [LU.cpp:30]   --->   Operation 91 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [LU.cpp:30]   --->   Operation 92 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i32 %bitcast_ln30" [LU.cpp:30]   --->   Operation 93 'trunc' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [LU.cpp:30]   --->   Operation 94 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.91ns)   --->   "%icmp_ln30_2 = icmp_ne  i8 %tmp_14, i8 255" [LU.cpp:30]   --->   Operation 95 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (2.28ns)   --->   "%icmp_ln30_3 = icmp_eq  i23 %trunc_ln30_1, i23 0" [LU.cpp:30]   --->   Operation 96 'icmp' 'icmp_ln30_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%or_ln30_1 = or i1 %icmp_ln30_3, i1 %icmp_ln30_2" [LU.cpp:30]   --->   Operation 97 'or' 'or_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%and_ln30 = and i1 %or_ln30, i1 %or_ln30_1" [LU.cpp:30]   --->   Operation 98 'and' 'and_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1_load" [LU.cpp:30]   --->   Operation 99 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30_1 = and i1 %and_ln30, i1 %tmp_15" [LU.cpp:30]   --->   Operation 100 'and' 'and_ln30_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.69ns)   --->   "%pivot_5 = select i1 %and_ln30_1, i32 %trunc_ln29_2, i32 %pivot_3" [LU.cpp:30]   --->   Operation 101 'select' 'pivot_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.69ns)   --->   "%max_val_3 = select i1 %and_ln30_1, i32 %max_val_2, i32 %max_val_1_load" [LU.cpp:30]   --->   Operation 102 'select' 'max_val_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [LU.cpp:29]   --->   Operation 103 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %max_val_3, i32 %max_val_1" [LU.cpp:28]   --->   Operation 104 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %pivot_5, i32 %pivot" [LU.cpp:27]   --->   Operation 105 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body" [LU.cpp:29]   --->   Operation 106 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.32>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln41_1 = or i4 %tmp_16, i4 2" [LU.cpp:41]   --->   Operation 107 'or' 'or_ln41_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i4 %or_ln41_1" [LU.cpp:41]   --->   Operation 108 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln41_2" [LU.cpp:41]   --->   Operation 109 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln41_2 = or i4 %tmp_16, i4 3" [LU.cpp:41]   --->   Operation 110 'or' 'or_ln41_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i4 %or_ln41_2" [LU.cpp:41]   --->   Operation 111 'zext' 'zext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln41_3" [LU.cpp:41]   --->   Operation 112 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/2] (2.32ns)   --->   "%A_load = load i4 %A_addr_3" [LU.cpp:41]   --->   Operation 113 'load' 'A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 114 [1/2] (2.32ns)   --->   "%A_load_2 = load i4 %A_addr_5" [LU.cpp:41]   --->   Operation 114 'load' 'A_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 115 [2/2] (2.32ns)   --->   "%A_load_4 = load i4 %A_addr_7" [LU.cpp:41]   --->   Operation 115 'load' 'A_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 116 [2/2] (2.32ns)   --->   "%A_load_6 = load i4 %A_addr_9" [LU.cpp:41]   --->   Operation 116 'load' 'A_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 4> <Delay = 2.32>
ST_9 : Operation 117 [2/2] (2.32ns)   --->   "%tmp = load i4 %A_addr_2" [LU.cpp:40]   --->   Operation 117 'load' 'tmp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 118 [1/1] (2.32ns)   --->   "%store_ln41 = store i32 %A_load, i4 %A_addr_2" [LU.cpp:41]   --->   Operation 118 'store' 'store_ln41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 119 [2/2] (2.32ns)   --->   "%tmp_1 = load i4 %A_addr_4" [LU.cpp:40]   --->   Operation 119 'load' 'tmp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln41 = store i32 %A_load_2, i4 %A_addr_4" [LU.cpp:41]   --->   Operation 120 'store' 'store_ln41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 121 [1/2] (2.32ns)   --->   "%A_load_4 = load i4 %A_addr_7" [LU.cpp:41]   --->   Operation 121 'load' 'A_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 122 [1/2] (2.32ns)   --->   "%A_load_6 = load i4 %A_addr_9" [LU.cpp:41]   --->   Operation 122 'load' 'A_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 5> <Delay = 2.32>
ST_10 : Operation 123 [1/2] (2.32ns)   --->   "%tmp = load i4 %A_addr_2" [LU.cpp:40]   --->   Operation 123 'load' 'tmp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 124 [1/2] (2.32ns)   --->   "%tmp_1 = load i4 %A_addr_4" [LU.cpp:40]   --->   Operation 124 'load' 'tmp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 125 [2/2] (2.32ns)   --->   "%tmp_2 = load i4 %A_addr_6" [LU.cpp:40]   --->   Operation 125 'load' 'tmp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 126 [1/1] (2.32ns)   --->   "%store_ln41 = store i32 %A_load_4, i4 %A_addr_6" [LU.cpp:41]   --->   Operation 126 'store' 'store_ln41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 127 [2/2] (2.32ns)   --->   "%tmp_3 = load i4 %A_addr_8" [LU.cpp:40]   --->   Operation 127 'load' 'tmp_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 128 [1/1] (2.32ns)   --->   "%store_ln41 = store i32 %A_load_6, i4 %A_addr_8" [LU.cpp:41]   --->   Operation 128 'store' 'store_ln41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 11 <SV = 6> <Delay = 2.32>
ST_11 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 %tmp, i4 %A_addr_3" [LU.cpp:42]   --->   Operation 129 'store' 'store_ln42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 %tmp_1, i4 %A_addr_5" [LU.cpp:42]   --->   Operation 130 'store' 'store_ln42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 131 [1/2] (2.32ns)   --->   "%tmp_2 = load i4 %A_addr_6" [LU.cpp:40]   --->   Operation 131 'load' 'tmp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 132 [1/2] (2.32ns)   --->   "%tmp_3 = load i4 %A_addr_8" [LU.cpp:40]   --->   Operation 132 'load' 'tmp_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 12 <SV = 7> <Delay = 3.44>
ST_12 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 %tmp_2, i4 %A_addr_7" [LU.cpp:42]   --->   Operation 133 'store' 'store_ln42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 %tmp_3, i4 %A_addr_9" [LU.cpp:42]   --->   Operation 134 'store' 'store_ln42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 135 [1/1] (1.86ns)   --->   "%switch_ln45 = switch i2 %k_read, void %branch7, i2 2, void %branch6, i2 1, void %VITIS_LOOP_38_212" [LU.cpp:45]   --->   Operation 135 'switch' 'switch_ln45' <Predicate = true> <Delay = 1.86>
ST_12 : Operation 136 [1/1] (1.58ns)   --->   "%br_ln45 = br void %VITIS_LOOP_38_212" [LU.cpp:45]   --->   Operation 136 'br' 'br_ln45' <Predicate = (k_read == 2)> <Delay = 1.58>
ST_12 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln45 = br void %VITIS_LOOP_38_212" [LU.cpp:45]   --->   Operation 137 'br' 'br_ln45' <Predicate = (k_read != 2 & k_read != 1)> <Delay = 1.58>

State 13 <SV = 8> <Delay = 4.26>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%write_flag4_0 = phi i1 0, void %branch7, i1 0, void %branch6, i1 1, void %VITIS_LOOP_38_2"   --->   Operation 138 'phi' 'write_flag4_0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%write_flag8_0 = phi i1 0, void %branch7, i1 1, void %branch6, i1 0, void %VITIS_LOOP_38_2"   --->   Operation 139 'phi' 'write_flag8_0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%write_flag12_0 = phi i1 1, void %branch7, i1 0, void %branch6, i1 0, void %VITIS_LOOP_38_2"   --->   Operation 140 'phi' 'write_flag12_0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (1.86ns)   --->   "%switch_ln46 = switch i2 %trunc_ln29, void %branch3, i2 0, void %if.end47, i2 1, void %branch1, i2 2, void %branch2" [LU.cpp:46]   --->   Operation 141 'switch' 'switch_ln46' <Predicate = (!icmp_ln36)> <Delay = 1.86>
ST_13 : Operation 142 [1/1] (1.70ns)   --->   "%br_ln46 = br void %if.end47" [LU.cpp:46]   --->   Operation 142 'br' 'br_ln46' <Predicate = (!icmp_ln36 & trunc_ln29 == 2)> <Delay = 1.70>
ST_13 : Operation 143 [1/1] (1.70ns)   --->   "%br_ln46 = br void %if.end47" [LU.cpp:46]   --->   Operation 143 'br' 'br_ln46' <Predicate = (!icmp_ln36 & trunc_ln29 == 1)> <Delay = 1.70>
ST_13 : Operation 144 [1/1] (1.70ns)   --->   "%br_ln46 = br void %if.end47" [LU.cpp:46]   --->   Operation 144 'br' 'br_ln46' <Predicate = (!icmp_ln36 & trunc_ln29 == 3)> <Delay = 1.70>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%write_flag4_2 = phi i1 0, void %for.end.loopexit, i1 %write_flag4_0, void %branch3, i1 %write_flag4_0, void %branch2, i1 1, void %branch1, i1 %write_flag4_0, void %VITIS_LOOP_38_212"   --->   Operation 145 'phi' 'write_flag4_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%P12_2 = phi i32 0, void %for.end.loopexit, i32 %tmp_17, void %branch3, i32 %tmp_17, void %branch2, i32 %tmpP, void %branch1, i32 %tmp_17, void %VITIS_LOOP_38_212"   --->   Operation 146 'phi' 'P12_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%write_flag8_2 = phi i1 0, void %for.end.loopexit, i1 %write_flag8_0, void %branch3, i1 1, void %branch2, i1 %write_flag8_0, void %branch1, i1 %write_flag8_0, void %VITIS_LOOP_38_212"   --->   Operation 147 'phi' 'write_flag8_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%P210_2 = phi i32 0, void %for.end.loopexit, i32 %tmp_17, void %branch3, i32 %tmpP, void %branch2, i32 %tmp_17, void %branch1, i32 %tmp_17, void %VITIS_LOOP_38_212"   --->   Operation 148 'phi' 'P210_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%write_flag12_2 = phi i1 0, void %for.end.loopexit, i1 1, void %branch3, i1 %write_flag12_0, void %branch2, i1 %write_flag12_0, void %branch1, i1 %write_flag12_0, void %VITIS_LOOP_38_212"   --->   Operation 149 'phi' 'write_flag12_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%write_flag_1 = phi i32 %p_read21, void %for.end.loopexit, i32 %p_read21, void %branch3, i32 %p_read21, void %branch2, i32 %p_read21, void %branch1, i32 %tmpP, void %VITIS_LOOP_38_212"   --->   Operation 150 'phi' 'write_flag_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%P3_2 = phi i32 0, void %for.end.loopexit, i32 %tmpP, void %branch3, i32 %tmp_17, void %branch2, i32 %tmp_17, void %branch1, i32 %tmp_17, void %VITIS_LOOP_38_212"   --->   Operation 151 'phi' 'P3_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.69ns)   --->   "%mrv_sel16 = select i1 %write_flag4_2, i32 %P12_2, i32 %p_read_19" [LU.cpp:45]   --->   Operation 152 'select' 'mrv_sel16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.69ns)   --->   "%mrv_sel19 = select i1 %write_flag8_2, i32 %P210_2, i32 %p_read_18" [LU.cpp:45]   --->   Operation 153 'select' 'mrv_sel19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.69ns)   --->   "%mrv_sel22 = select i1 %write_flag12_2, i32 %P3_2, i32 %p_read_17" [LU.cpp:44]   --->   Operation 154 'select' 'mrv_sel22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %write_flag_1" [LU.cpp:44]   --->   Operation 155 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %mrv_sel16" [LU.cpp:44]   --->   Operation 156 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %mrv_sel19" [LU.cpp:44]   --->   Operation 157 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %mrv_sel22" [LU.cpp:44]   --->   Operation 158 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln44 = ret i128 %mrv_3" [LU.cpp:44]   --->   Operation 159 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.153ns
The critical path consists of the following:
	wire read operation ('k_read') on port 'k' [14]  (0.000 ns)
	'add' operation 3 bit ('i', LU.cpp:29) [45]  (1.565 ns)
	'store' operation 0 bit ('store_ln27', LU.cpp:27) of variable 'zext_ln29', LU.cpp:29 on local variable 'pivot', LU.cpp:27 [47]  (1.588 ns)

 <State 2>: 3.910ns
The critical path consists of the following:
	'load' operation 32 bit ('x', LU.cpp:28) on array 'A' [40]  (2.322 ns)
	'store' operation 0 bit ('store_ln28', LU.cpp:28) of variable 'max_val', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:28 on local variable 'max_val', LU.cpp:28 [48]  (1.588 ns)

 <State 3>: 4.259ns
The critical path consists of the following:
	'load' operation 32 bit ('pivot', LU.cpp:29) on local variable 'pivot', LU.cpp:27 [52]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln36', LU.cpp:36) [92]  (2.552 ns)
	multiplexor before 'phi' operation 1 bit ('write_flag4_2') [142]  (1.707 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('x', LU.cpp:30) on array 'A' [65]  (2.322 ns)

 <State 5>: 5.431ns
The critical path consists of the following:
	'load' operation 32 bit ('max_val_1_load', LU.cpp:30) on local variable 'max_val', LU.cpp:28 [60]  (0.000 ns)
	'fcmp' operation 1 bit ('tmp_15', LU.cpp:30) [82]  (5.431 ns)

 <State 6>: 7.107ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_15', LU.cpp:30) [82]  (5.431 ns)
	'and' operation 1 bit ('and_ln30_1', LU.cpp:30) [83]  (0.978 ns)
	'select' operation 32 bit ('pivot', LU.cpp:30) [84]  (0.698 ns)

 <State 7>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln28', LU.cpp:28) of variable 'max_val', LU.cpp:30 on local variable 'max_val', LU.cpp:28 [88]  (1.588 ns)

 <State 8>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('A_load', LU.cpp:41) on array 'A' [108]  (2.322 ns)

 <State 9>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('tmp', LU.cpp:40) on array 'A' [107]  (2.322 ns)

 <State 10>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('tmp', LU.cpp:40) on array 'A' [107]  (2.322 ns)

 <State 11>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln42', LU.cpp:42) of variable 'tmp', LU.cpp:40 on array 'A' [110]  (2.322 ns)

 <State 12>: 3.448ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('write_flag4_0') [131]  (1.860 ns)
	multiplexor before 'phi' operation 1 bit ('write_flag4_0') [131]  (1.588 ns)

 <State 13>: 4.265ns
The critical path consists of the following:
	'phi' operation 1 bit ('write_flag4_0') [131]  (0.000 ns)
	multiplexor before 'phi' operation 1 bit ('write_flag4_2') [142]  (1.860 ns)
	multiplexor before 'phi' operation 1 bit ('write_flag4_2') [142]  (1.707 ns)
	'phi' operation 1 bit ('write_flag4_2') [142]  (0.000 ns)
	'select' operation 32 bit ('mrv_sel16', LU.cpp:45) [149]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
