#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fad28408880 .scope module, "tb" "tb" 2 23;
 .timescale -9 -9;
v0x7fad28711720_0 .var "clk", 0 0;
v0x7fad287117b0_0 .net "dataadr", 31 0, v0x7fad28709d00_0;  1 drivers
v0x7fad28711840_0 .net "memwrite", 0 0, L_0x7fad28711d70;  1 drivers
v0x7fad287118d0_0 .var "reset", 0 0;
v0x7fad287119e0_0 .net "writedata", 31 0, L_0x7fad2a009b60;  1 drivers
S_0x7fad284265c0 .scope module, "dut" "top" 2 30, 2 72 0, S_0x7fad28408880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x7fad28711120_0 .net "clk", 0 0, v0x7fad28711720_0;  1 drivers
v0x7fad287111b0_0 .net "dataadr", 31 0, v0x7fad28709d00_0;  alias, 1 drivers
v0x7fad28711240_0 .net "instr", 31 0, L_0x7fad2a009d40;  1 drivers
v0x7fad287112d0_0 .net "memwrite", 0 0, L_0x7fad28711d70;  alias, 1 drivers
v0x7fad287113e0_0 .net "pc", 31 0, v0x7fad2870c060_0;  1 drivers
v0x7fad287114f0_0 .net "readdata", 31 0, L_0x7fad2a007f70;  1 drivers
v0x7fad28711600_0 .net "reset", 0 0, v0x7fad287118d0_0;  1 drivers
v0x7fad28711690_0 .net "writedata", 31 0, L_0x7fad2a009b60;  alias, 1 drivers
E_0x7fad28604440 .event negedge, v0x7fad28706ad0_0;
L_0x7fad2a007d90 .part v0x7fad2870c060_0, 2, 6;
S_0x7fad28603540 .scope module, "dmem" "dmem" 2 86, 2 201 0, S_0x7fad284265c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x7fad2a007f70 .functor BUFZ 32, L_0x7fad2a007e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fad28607330 .array "RAM", 0 63, 31 0;
v0x7fad28604690_0 .net *"_ivl_0", 31 0, L_0x7fad2a007e30;  1 drivers
v0x7fad28706950_0 .net *"_ivl_3", 29 0, L_0x7fad2a007ed0;  1 drivers
v0x7fad28706a20_0 .net "a", 31 0, v0x7fad28709d00_0;  alias, 1 drivers
v0x7fad28706ad0_0 .net "clk", 0 0, v0x7fad28711720_0;  alias, 1 drivers
v0x7fad28706bb0_0 .net "rd", 31 0, L_0x7fad2a007f70;  alias, 1 drivers
v0x7fad28706c60_0 .net "wd", 31 0, L_0x7fad2a009b60;  alias, 1 drivers
v0x7fad28706d10_0 .net "we", 0 0, L_0x7fad28711d70;  alias, 1 drivers
E_0x7fad28604a10 .event posedge, v0x7fad28706ad0_0;
L_0x7fad2a007e30 .array/port v0x7fad28607330, L_0x7fad2a007ed0;
L_0x7fad2a007ed0 .part v0x7fad28709d00_0, 2, 30;
S_0x7fad28706e30 .scope module, "imem" "imem" 2 85, 2 130 0, S_0x7fad284265c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x7fad2a009d40 .functor BUFZ 32, L_0x7fad2a00ece0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fad28707090 .array "RAM", 0 63, 31 0;
v0x7fad28707140_0 .net *"_ivl_0", 31 0, L_0x7fad2a00ece0;  1 drivers
v0x7fad287071e0_0 .net *"_ivl_2", 7 0, L_0x7fad2a007cf0;  1 drivers
L_0x10265c368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad28707290_0 .net *"_ivl_5", 1 0, L_0x10265c368;  1 drivers
v0x7fad28707340_0 .net "a", 5 0, L_0x7fad2a007d90;  1 drivers
v0x7fad28707430_0 .net "rd", 31 0, L_0x7fad2a009d40;  alias, 1 drivers
E_0x7fad28707040 .event edge, v0x7fad28707430_0;
L_0x7fad2a00ece0 .array/port v0x7fad28707090, L_0x7fad2a007cf0;
L_0x7fad2a007cf0 .concat [ 6 2 0 0], L_0x7fad2a007d90, L_0x10265c368;
S_0x7fad28707510 .scope module, "mips" "mips" 2 83, 2 103 0, S_0x7fad284265c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x7fad28710390_0 .net "alucontrol", 2 0, v0x7fad28707d80_0;  1 drivers
v0x7fad28710420_0 .net "aluout", 31 0, v0x7fad28709d00_0;  alias, 1 drivers
v0x7fad28710540_0 .net "alusrc", 0 0, L_0x7fad28711bb0;  1 drivers
v0x7fad28710650_0 .net "clk", 0 0, v0x7fad28711720_0;  alias, 1 drivers
v0x7fad28710760_0 .net "instr", 31 0, L_0x7fad2a009d40;  alias, 1 drivers
v0x7fad287107f0_0 .net "jump", 0 0, L_0x7fad28711eb0;  1 drivers
v0x7fad28710900_0 .net "memtoreg", 0 0, L_0x7fad28711e10;  1 drivers
v0x7fad28710a10_0 .net "memwrite", 0 0, L_0x7fad28711d70;  alias, 1 drivers
v0x7fad28710aa0_0 .net "pc", 31 0, v0x7fad2870c060_0;  alias, 1 drivers
v0x7fad28710bb0_0 .net "pcsrc", 0 0, L_0x7fad28711cf0;  1 drivers
v0x7fad28710c40_0 .net "readdata", 31 0, L_0x7fad2a007f70;  alias, 1 drivers
v0x7fad28710cd0_0 .net "regdst", 0 0, L_0x7fad28711b10;  1 drivers
v0x7fad28710de0_0 .net "regwrite", 0 0, L_0x7fad28711a70;  1 drivers
v0x7fad28710ef0_0 .net "reset", 0 0, v0x7fad287118d0_0;  alias, 1 drivers
v0x7fad28710f80_0 .net "writedata", 31 0, L_0x7fad2a009b60;  alias, 1 drivers
v0x7fad28711090_0 .net "zero", 0 0, v0x7fad28709ea0_0;  1 drivers
L_0x7fad28712260 .part L_0x7fad2a009d40, 26, 6;
L_0x7fad28712380 .part L_0x7fad2a009d40, 0, 6;
S_0x7fad287077d0 .scope module, "c" "controller" 2 117, 2 229 0, S_0x7fad28707510;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_0x7fad28711cf0 .functor AND 1, L_0x7fad28711c50, v0x7fad28709ea0_0, C4<1>, C4<1>;
v0x7fad28708be0_0 .net "alucontrol", 2 0, v0x7fad28707d80_0;  alias, 1 drivers
v0x7fad28708c70_0 .net "aluop", 1 0, L_0x7fad28711f50;  1 drivers
v0x7fad28708d00_0 .net "alusrc", 0 0, L_0x7fad28711bb0;  alias, 1 drivers
v0x7fad28708db0_0 .net "branch", 0 0, L_0x7fad28711c50;  1 drivers
v0x7fad28708e60_0 .net "funct", 5 0, L_0x7fad28712380;  1 drivers
v0x7fad28708f30_0 .net "jump", 0 0, L_0x7fad28711eb0;  alias, 1 drivers
v0x7fad28708fe0_0 .net "memtoreg", 0 0, L_0x7fad28711e10;  alias, 1 drivers
v0x7fad28709090_0 .net "memwrite", 0 0, L_0x7fad28711d70;  alias, 1 drivers
v0x7fad28709160_0 .net "op", 5 0, L_0x7fad28712260;  1 drivers
v0x7fad28709270_0 .net "pcsrc", 0 0, L_0x7fad28711cf0;  alias, 1 drivers
v0x7fad28709300_0 .net "regdst", 0 0, L_0x7fad28711b10;  alias, 1 drivers
v0x7fad28709390_0 .net "regwrite", 0 0, L_0x7fad28711a70;  alias, 1 drivers
v0x7fad28709420_0 .net "zero", 0 0, v0x7fad28709ea0_0;  alias, 1 drivers
S_0x7fad28707b00 .scope module, "ad" "aludec" 2 248, 2 340 0, S_0x7fad287077d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x7fad28707d80_0 .var "alucontrol", 2 0;
v0x7fad28707e40_0 .net "aluop", 1 0, L_0x7fad28711f50;  alias, 1 drivers
v0x7fad28707ef0_0 .net "funct", 5 0, L_0x7fad28712380;  alias, 1 drivers
E_0x7fad28707d30 .event edge, v0x7fad28707e40_0, v0x7fad28707ef0_0;
S_0x7fad28708000 .scope module, "md" "maindec" 2 246, 2 307 0, S_0x7fad287077d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0x7fad28708330_0 .net *"_ivl_10", 8 0, v0x7fad287085e0_0;  1 drivers
v0x7fad287083e0_0 .net "aluop", 1 0, L_0x7fad28711f50;  alias, 1 drivers
v0x7fad287084a0_0 .net "alusrc", 0 0, L_0x7fad28711bb0;  alias, 1 drivers
v0x7fad28708550_0 .net "branch", 0 0, L_0x7fad28711c50;  alias, 1 drivers
v0x7fad287085e0_0 .var "controls", 8 0;
v0x7fad287086d0_0 .net "jump", 0 0, L_0x7fad28711eb0;  alias, 1 drivers
v0x7fad28708770_0 .net "memtoreg", 0 0, L_0x7fad28711e10;  alias, 1 drivers
v0x7fad28708810_0 .net "memwrite", 0 0, L_0x7fad28711d70;  alias, 1 drivers
v0x7fad287088a0_0 .net "op", 5 0, L_0x7fad28712260;  alias, 1 drivers
v0x7fad287089c0_0 .net "regdst", 0 0, L_0x7fad28711b10;  alias, 1 drivers
v0x7fad28708a60_0 .net "regwrite", 0 0, L_0x7fad28711a70;  alias, 1 drivers
E_0x7fad28708300 .event edge, v0x7fad287088a0_0;
L_0x7fad28711a70 .part v0x7fad287085e0_0, 8, 1;
L_0x7fad28711b10 .part v0x7fad287085e0_0, 7, 1;
L_0x7fad28711bb0 .part v0x7fad287085e0_0, 6, 1;
L_0x7fad28711c50 .part v0x7fad287085e0_0, 5, 1;
L_0x7fad28711d70 .part v0x7fad287085e0_0, 4, 1;
L_0x7fad28711e10 .part v0x7fad287085e0_0, 3, 1;
L_0x7fad28711eb0 .part v0x7fad287085e0_0, 2, 1;
L_0x7fad28711f50 .part v0x7fad287085e0_0, 0, 2;
S_0x7fad28709560 .scope module, "dp" "datapath" 2 120, 2 255 0, S_0x7fad28707510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v0x7fad2870ee60_0 .net *"_ivl_3", 3 0, L_0x7fad2a008e60;  1 drivers
v0x7fad2870ef20_0 .net *"_ivl_5", 25 0, L_0x7fad2a008f00;  1 drivers
L_0x10265c0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad2870efc0_0 .net/2u *"_ivl_6", 1 0, L_0x10265c0e0;  1 drivers
v0x7fad2870f070_0 .net "alucontrol", 2 0, v0x7fad28707d80_0;  alias, 1 drivers
v0x7fad2870f110_0 .net "aluout", 31 0, v0x7fad28709d00_0;  alias, 1 drivers
v0x7fad2870f1f0_0 .net "alusrc", 0 0, L_0x7fad28711bb0;  alias, 1 drivers
v0x7fad2870f280_0 .net "clk", 0 0, v0x7fad28711720_0;  alias, 1 drivers
v0x7fad2870f310_0 .net "instr", 31 0, L_0x7fad2a009d40;  alias, 1 drivers
v0x7fad2870f3b0_0 .net "jump", 0 0, L_0x7fad28711eb0;  alias, 1 drivers
v0x7fad2870f4c0_0 .net "memtoreg", 0 0, L_0x7fad28711e10;  alias, 1 drivers
v0x7fad2870f550_0 .net "pc", 31 0, v0x7fad2870c060_0;  alias, 1 drivers
v0x7fad2870f5e0_0 .net "pcbranch", 31 0, L_0x7fad2a013080;  1 drivers
v0x7fad2870f6c0_0 .net "pcnext", 31 0, L_0x7fad2a008d40;  1 drivers
v0x7fad2870f790_0 .net "pcnextbr", 31 0, L_0x7fad2a013120;  1 drivers
v0x7fad2870f860_0 .net "pcplus4", 31 0, L_0x7fad28712420;  1 drivers
v0x7fad2870f8f0_0 .net "pcsrc", 0 0, L_0x7fad28711cf0;  alias, 1 drivers
v0x7fad2870f9c0_0 .net "readdata", 31 0, L_0x7fad2a007f70;  alias, 1 drivers
v0x7fad2870fb90_0 .net "regdst", 0 0, L_0x7fad28711b10;  alias, 1 drivers
v0x7fad2870fc20_0 .net "regwrite", 0 0, L_0x7fad28711a70;  alias, 1 drivers
v0x7fad2870fcb0_0 .net "reset", 0 0, v0x7fad287118d0_0;  alias, 1 drivers
v0x7fad2870fd40_0 .net "result", 31 0, L_0x7fad2a006610;  1 drivers
v0x7fad2870fdd0_0 .net "signimm", 31 0, L_0x7fad2a003f40;  1 drivers
v0x7fad2870fe60_0 .net "signimmsh", 31 0, L_0x7fad2a012fe0;  1 drivers
v0x7fad2870fef0_0 .net "srca", 31 0, L_0x7fad2a00b060;  1 drivers
v0x7fad2870ffc0_0 .net "srcb", 31 0, L_0x7fad2a00eb40;  1 drivers
v0x7fad28710090_0 .net "writedata", 31 0, L_0x7fad2a009b60;  alias, 1 drivers
v0x7fad28710120_0 .net "writereg", 4 0, L_0x7fad2a001080;  1 drivers
v0x7fad287101f0_0 .net "zero", 0 0, v0x7fad28709ea0_0;  alias, 1 drivers
L_0x7fad2a008e60 .part L_0x7fad28712420, 28, 4;
L_0x7fad2a008f00 .part L_0x7fad2a009d40, 0, 26;
L_0x7fad2a008fa0 .concat [ 2 26 4 0], L_0x10265c0e0, L_0x7fad2a008f00, L_0x7fad2a008e60;
L_0x7fad2a009c00 .part L_0x7fad2a009d40, 21, 5;
L_0x7fad2a009ca0 .part L_0x7fad2a009d40, 16, 5;
L_0x7fad2a001120 .part L_0x7fad2a009d40, 16, 5;
L_0x7fad2a0011c0 .part L_0x7fad2a009d40, 11, 5;
L_0x7fad2a00eaa0 .part L_0x7fad2a009d40, 0, 16;
S_0x7fad28709920 .scope module, "alu" "alu" 2 300, 2 471 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v0x7fad28709b90_0 .net "a", 31 0, L_0x7fad2a00b060;  alias, 1 drivers
v0x7fad28709c50_0 .net "b", 31 0, L_0x7fad2a00eb40;  alias, 1 drivers
v0x7fad28709d00_0 .var "out", 31 0;
v0x7fad28709dd0_0 .net "sel", 2 0, v0x7fad28707d80_0;  alias, 1 drivers
v0x7fad28709ea0_0 .var "zero", 0 0;
E_0x7fad28709b40 .event edge, v0x7fad28707d80_0, v0x7fad28709b90_0, v0x7fad28709c50_0, v0x7fad28706a20_0;
S_0x7fad28709fc0 .scope module, "immsh" "sl2" 2 283, 2 397 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fad2870a190_0 .net *"_ivl_1", 25 0, L_0x7fad2a00c960;  1 drivers
L_0x10265c050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad2870a250_0 .net/2u *"_ivl_2", 1 0, L_0x10265c050;  1 drivers
v0x7fad2870a300_0 .net *"_ivl_4", 27 0, L_0x7fad2a00aca0;  1 drivers
L_0x10265c098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fad2870a3c0_0 .net *"_ivl_9", 3 0, L_0x10265c098;  1 drivers
v0x7fad2870a470_0 .net "a", 31 0, L_0x7fad2a003f40;  alias, 1 drivers
v0x7fad2870a560_0 .net "y", 31 0, L_0x7fad2a012fe0;  alias, 1 drivers
L_0x7fad2a00c960 .part L_0x7fad2a003f40, 0, 26;
L_0x7fad2a00aca0 .concat [ 2 26 0 0], L_0x10265c050, L_0x7fad2a00c960;
L_0x7fad2a012fe0 .concat [ 28 4 0 0], L_0x7fad2a00aca0, L_0x10265c098;
S_0x7fad2870a640 .scope module, "pcadd1" "adder" 2 282, 2 384 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fad2870a870_0 .net "a", 31 0, v0x7fad2870c060_0;  alias, 1 drivers
L_0x10265c008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fad2870a910_0 .net "b", 31 0, L_0x10265c008;  1 drivers
v0x7fad2870a9c0_0 .net "y", 31 0, L_0x7fad28712420;  alias, 1 drivers
L_0x7fad28712420 .arith/sum 32, v0x7fad2870c060_0, L_0x10265c008;
S_0x7fad2870aad0 .scope module, "pcadd2" "adder" 2 285, 2 384 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fad2870ace0_0 .net "a", 31 0, L_0x7fad28712420;  alias, 1 drivers
v0x7fad2870adb0_0 .net "b", 31 0, L_0x7fad2a012fe0;  alias, 1 drivers
v0x7fad2870ae60_0 .net "y", 31 0, L_0x7fad2a013080;  alias, 1 drivers
L_0x7fad2a013080 .arith/sum 32, L_0x7fad28712420, L_0x7fad2a012fe0;
S_0x7fad2870af60 .scope module, "pcbrmux" "mux2" 2 286, 2 416 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fad2870b160 .param/l "WIDTH" 0 2 416, +C4<00000000000000000000000000100000>;
v0x7fad2870b2c0_0 .net "d0", 31 0, L_0x7fad28712420;  alias, 1 drivers
v0x7fad2870b3b0_0 .net "d1", 31 0, L_0x7fad2a013080;  alias, 1 drivers
v0x7fad2870b440_0 .net "s", 0 0, L_0x7fad28711cf0;  alias, 1 drivers
v0x7fad2870b4d0_0 .net "y", 31 0, L_0x7fad2a013120;  alias, 1 drivers
L_0x7fad2a013120 .functor MUXZ 32, L_0x7fad28712420, L_0x7fad2a013080, L_0x7fad28711cf0, C4<>;
S_0x7fad2870b580 .scope module, "pcmux" "mux2" 2 287, 2 416 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fad2870b740 .param/l "WIDTH" 0 2 416, +C4<00000000000000000000000000100000>;
v0x7fad2870b8c0_0 .net "d0", 31 0, L_0x7fad2a013120;  alias, 1 drivers
v0x7fad2870b990_0 .net "d1", 31 0, L_0x7fad2a008fa0;  1 drivers
v0x7fad2870ba20_0 .net "s", 0 0, L_0x7fad28711eb0;  alias, 1 drivers
v0x7fad2870bab0_0 .net "y", 31 0, L_0x7fad2a008d40;  alias, 1 drivers
L_0x7fad2a008d40 .functor MUXZ 32, L_0x7fad2a013120, L_0x7fad2a008fa0, L_0x7fad28711eb0, C4<>;
S_0x7fad2870bb80 .scope module, "pcreg" "flopr" 2 281, 2 369 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fad2870bd40 .param/l "WIDTH" 0 2 369, +C4<00000000000000000000000000100000>;
v0x7fad2870bf10_0 .net "clk", 0 0, v0x7fad28711720_0;  alias, 1 drivers
v0x7fad2870bfd0_0 .net "d", 31 0, L_0x7fad2a008d40;  alias, 1 drivers
v0x7fad2870c060_0 .var "q", 31 0;
v0x7fad2870c0f0_0 .net "reset", 0 0, v0x7fad287118d0_0;  alias, 1 drivers
E_0x7fad2870bec0 .event posedge, v0x7fad2870c0f0_0, v0x7fad28706ad0_0;
S_0x7fad2870c1b0 .scope module, "resmux" "mux2" 2 295, 2 416 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fad2870c370 .param/l "WIDTH" 0 2 416, +C4<00000000000000000000000000100000>;
v0x7fad2870c4f0_0 .net "d0", 31 0, v0x7fad28709d00_0;  alias, 1 drivers
v0x7fad2870c5e0_0 .net "d1", 31 0, L_0x7fad2a007f70;  alias, 1 drivers
v0x7fad2870c670_0 .net "s", 0 0, L_0x7fad28711e10;  alias, 1 drivers
v0x7fad2870c700_0 .net "y", 31 0, L_0x7fad2a006610;  alias, 1 drivers
L_0x7fad2a006610 .functor MUXZ 32, v0x7fad28709d00_0, L_0x7fad2a007f70, L_0x7fad28711e10, C4<>;
S_0x7fad2870c7c0 .scope module, "rf" "regfile" 2 290, 2 429 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x7fad2870cac0_0 .net *"_ivl_0", 31 0, L_0x7fad2a00dc30;  1 drivers
v0x7fad2870cb60_0 .net *"_ivl_10", 6 0, L_0x7fad2a00de10;  1 drivers
L_0x10265c1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad2870cc10_0 .net *"_ivl_13", 1 0, L_0x10265c1b8;  1 drivers
L_0x10265c200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad2870ccd0_0 .net/2u *"_ivl_14", 31 0, L_0x10265c200;  1 drivers
v0x7fad2870cd80_0 .net *"_ivl_18", 31 0, L_0x7fad2a00b100;  1 drivers
L_0x10265c248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad2870ce70_0 .net *"_ivl_21", 26 0, L_0x10265c248;  1 drivers
L_0x10265c290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad2870cf20_0 .net/2u *"_ivl_22", 31 0, L_0x10265c290;  1 drivers
v0x7fad2870cfd0_0 .net *"_ivl_24", 0 0, L_0x7fad2a00b1a0;  1 drivers
v0x7fad2870d070_0 .net *"_ivl_26", 31 0, L_0x7fad2a00b240;  1 drivers
v0x7fad2870d180_0 .net *"_ivl_28", 6 0, L_0x7fad2a009ac0;  1 drivers
L_0x10265c128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad2870d230_0 .net *"_ivl_3", 26 0, L_0x10265c128;  1 drivers
L_0x10265c2d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad2870d2e0_0 .net *"_ivl_31", 1 0, L_0x10265c2d8;  1 drivers
L_0x10265c320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad2870d390_0 .net/2u *"_ivl_32", 31 0, L_0x10265c320;  1 drivers
L_0x10265c170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad2870d440_0 .net/2u *"_ivl_4", 31 0, L_0x10265c170;  1 drivers
v0x7fad2870d4f0_0 .net *"_ivl_6", 0 0, L_0x7fad2a00dcd0;  1 drivers
v0x7fad2870d590_0 .net *"_ivl_8", 31 0, L_0x7fad2a00dd70;  1 drivers
v0x7fad2870d640_0 .net "clk", 0 0, v0x7fad28711720_0;  alias, 1 drivers
v0x7fad2870d7d0_0 .net "ra1", 4 0, L_0x7fad2a009c00;  1 drivers
v0x7fad2870d860_0 .net "ra2", 4 0, L_0x7fad2a009ca0;  1 drivers
v0x7fad2870d8f0_0 .net "rd1", 31 0, L_0x7fad2a00b060;  alias, 1 drivers
v0x7fad2870d980_0 .net "rd2", 31 0, L_0x7fad2a009b60;  alias, 1 drivers
v0x7fad2870da10 .array "rf", 0 31, 31 0;
v0x7fad2870daa0_0 .net "wa3", 4 0, L_0x7fad2a001080;  alias, 1 drivers
v0x7fad2870db40_0 .net "wd3", 31 0, L_0x7fad2a006610;  alias, 1 drivers
v0x7fad2870dc00_0 .net "we3", 0 0, L_0x7fad28711a70;  alias, 1 drivers
L_0x7fad2a00dc30 .concat [ 5 27 0 0], L_0x7fad2a009c00, L_0x10265c128;
L_0x7fad2a00dcd0 .cmp/ne 32, L_0x7fad2a00dc30, L_0x10265c170;
L_0x7fad2a00dd70 .array/port v0x7fad2870da10, L_0x7fad2a00de10;
L_0x7fad2a00de10 .concat [ 5 2 0 0], L_0x7fad2a009c00, L_0x10265c1b8;
L_0x7fad2a00b060 .functor MUXZ 32, L_0x10265c200, L_0x7fad2a00dd70, L_0x7fad2a00dcd0, C4<>;
L_0x7fad2a00b100 .concat [ 5 27 0 0], L_0x7fad2a009ca0, L_0x10265c248;
L_0x7fad2a00b1a0 .cmp/ne 32, L_0x7fad2a00b100, L_0x10265c290;
L_0x7fad2a00b240 .array/port v0x7fad2870da10, L_0x7fad2a009ac0;
L_0x7fad2a009ac0 .concat [ 5 2 0 0], L_0x7fad2a009ca0, L_0x10265c2d8;
L_0x7fad2a009b60 .functor MUXZ 32, L_0x10265c320, L_0x7fad2a00b240, L_0x7fad2a00b1a0, C4<>;
S_0x7fad2870dd80 .scope module, "se" "signext" 2 296, 2 460 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fad2870df70_0 .net *"_ivl_1", 0 0, L_0x7fad2a0066b0;  1 drivers
v0x7fad2870e020_0 .net *"_ivl_2", 15 0, L_0x7fad2a006750;  1 drivers
v0x7fad2870e0c0_0 .net "a", 15 0, L_0x7fad2a00eaa0;  1 drivers
v0x7fad2870e150_0 .net "y", 31 0, L_0x7fad2a003f40;  alias, 1 drivers
L_0x7fad2a0066b0 .part L_0x7fad2a00eaa0, 15, 1;
LS_0x7fad2a006750_0_0 .concat [ 1 1 1 1], L_0x7fad2a0066b0, L_0x7fad2a0066b0, L_0x7fad2a0066b0, L_0x7fad2a0066b0;
LS_0x7fad2a006750_0_4 .concat [ 1 1 1 1], L_0x7fad2a0066b0, L_0x7fad2a0066b0, L_0x7fad2a0066b0, L_0x7fad2a0066b0;
LS_0x7fad2a006750_0_8 .concat [ 1 1 1 1], L_0x7fad2a0066b0, L_0x7fad2a0066b0, L_0x7fad2a0066b0, L_0x7fad2a0066b0;
LS_0x7fad2a006750_0_12 .concat [ 1 1 1 1], L_0x7fad2a0066b0, L_0x7fad2a0066b0, L_0x7fad2a0066b0, L_0x7fad2a0066b0;
L_0x7fad2a006750 .concat [ 4 4 4 4], LS_0x7fad2a006750_0_0, LS_0x7fad2a006750_0_4, LS_0x7fad2a006750_0_8, LS_0x7fad2a006750_0_12;
L_0x7fad2a003f40 .concat [ 16 16 0 0], L_0x7fad2a00eaa0, L_0x7fad2a006750;
S_0x7fad2870e230 .scope module, "srcbmux" "mux2" 2 299, 2 416 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fad2870e3f0 .param/l "WIDTH" 0 2 416, +C4<00000000000000000000000000100000>;
v0x7fad2870e590_0 .net "d0", 31 0, L_0x7fad2a009b60;  alias, 1 drivers
v0x7fad2870e670_0 .net "d1", 31 0, L_0x7fad2a003f40;  alias, 1 drivers
v0x7fad2870e700_0 .net "s", 0 0, L_0x7fad28711bb0;  alias, 1 drivers
v0x7fad2870e7d0_0 .net "y", 31 0, L_0x7fad2a00eb40;  alias, 1 drivers
L_0x7fad2a00eb40 .functor MUXZ 32, L_0x7fad2a009b60, L_0x7fad2a003f40, L_0x7fad28711bb0, C4<>;
S_0x7fad2870e860 .scope module, "wrmux" "mux2" 2 294, 2 416 0, S_0x7fad28709560;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x7fad2870ea20 .param/l "WIDTH" 0 2 416, +C4<00000000000000000000000000000101>;
v0x7fad2870eba0_0 .net "d0", 4 0, L_0x7fad2a001120;  1 drivers
v0x7fad2870ec60_0 .net "d1", 4 0, L_0x7fad2a0011c0;  1 drivers
v0x7fad2870ed00_0 .net "s", 0 0, L_0x7fad28711b10;  alias, 1 drivers
v0x7fad2870ed90_0 .net "y", 4 0, L_0x7fad2a001080;  alias, 1 drivers
L_0x7fad2a001080 .functor MUXZ 5, L_0x7fad2a001120, L_0x7fad2a0011c0, L_0x7fad28711b10, C4<>;
    .scope S_0x7fad28708000;
T_0 ;
    %wait E_0x7fad28708300;
    %load/vec4 v0x7fad287088a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x7fad287085e0_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x7fad287085e0_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x7fad287085e0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x7fad287085e0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x7fad287085e0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x7fad287085e0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x7fad287085e0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fad28707b00;
T_1 ;
    %wait E_0x7fad28707d30;
    %load/vec4 v0x7fad28707e40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fad28707d80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fad28707e40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fad28707d80_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fad28707ef0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fad28707d80_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fad28707d80_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fad28707d80_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fad28707d80_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fad28707d80_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fad28707d80_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fad2870bb80;
T_2 ;
    %wait E_0x7fad2870bec0;
    %load/vec4 v0x7fad2870c0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x7fad2870bfd0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x7fad2870c060_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fad2870c7c0;
T_3 ;
    %wait E_0x7fad28604a10;
    %load/vec4 v0x7fad2870dc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fad2870db40_0;
    %load/vec4 v0x7fad2870daa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fad2870da10, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fad28709920;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad28709d00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad28709ea0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fad28709920;
T_5 ;
    %wait E_0x7fad28709b40;
    %load/vec4 v0x7fad28709dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fad28709b90_0;
    %load/vec4 v0x7fad28709c50_0;
    %and;
    %store/vec4 v0x7fad28709d00_0, 0, 32;
    %load/vec4 v0x7fad28709d00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad28709ea0_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad28709ea0_0, 0, 1;
T_5.7 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fad28709b90_0;
    %load/vec4 v0x7fad28709c50_0;
    %or;
    %store/vec4 v0x7fad28709d00_0, 0, 32;
    %load/vec4 v0x7fad28709d00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad28709ea0_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad28709ea0_0, 0, 1;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fad28709b90_0;
    %load/vec4 v0x7fad28709c50_0;
    %sub;
    %store/vec4 v0x7fad28709d00_0, 0, 32;
    %load/vec4 v0x7fad28709d00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad28709ea0_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad28709ea0_0, 0, 1;
T_5.11 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fad28709b90_0;
    %load/vec4 v0x7fad28709c50_0;
    %add;
    %store/vec4 v0x7fad28709d00_0, 0, 32;
    %load/vec4 v0x7fad28709d00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad28709ea0_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad28709ea0_0, 0, 1;
T_5.13 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fad28709b90_0;
    %load/vec4 v0x7fad28709c50_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fad28709d00_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad28709d00_0, 0, 32;
T_5.15 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fad28706e30;
T_6 ;
    %vpi_call 2 143 "$readmemh", "memfile_NEW.dat", v0x7fad28707090 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fad28706e30;
T_7 ;
    %wait E_0x7fad28707040;
    %vpi_call 2 192 "$write", "{imem}\012" {0 0 0};
    %vpi_call 2 193 "$write", " address:  %5b  ,  instr:  %4h_%4h\012\012", v0x7fad28707340_0, &PV<v0x7fad28707430_0, 16, 16>, &PV<v0x7fad28707430_0, 0, 16> {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fad28603540;
T_8 ;
    %wait E_0x7fad28604a10;
    %load/vec4 v0x7fad28706d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fad28706c60_0;
    %load/vec4 v0x7fad28706a20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fad28607330, 0, 4;
T_8.0 ;
    %vpi_call 2 216 "$write", "{dmem}\012" {0 0 0};
    %vpi_call 2 217 "$write", "we: %1b  ,  rd:  %4h_%4h\012", v0x7fad28706d10_0, &PV<v0x7fad28706bb0_0, 16, 16>, &PV<v0x7fad28706bb0_0, 0, 16> {0 0 0};
    %vpi_call 2 219 "$write", " a:  %4h_%4h  ,  wd:  %4h_%4h\012\012", &PV<v0x7fad28706a20_0, 16, 16>, &PV<v0x7fad28706a20_0, 0, 16>, &PV<v0x7fad28706c60_0, 16, 16>, &PV<v0x7fad28706c60_0, 0, 16> {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fad284265c0;
T_9 ;
    %wait E_0x7fad28604440;
    %vpi_call 2 90 "$write", "{top}\012" {0 0 0};
    %vpi_call 2 91 "$write", " clk:  %1b  ,  reset:  %1b  ,  memwrite:  %1b\012", v0x7fad28711120_0, v0x7fad28711600_0, v0x7fad287112d0_0 {0 0 0};
    %vpi_call 2 93 "$write", " writedata:  %4h_%4h  ,  dataadr:  %4h_%4h\012\012", &PV<v0x7fad28711690_0, 16, 16>, &PV<v0x7fad28711690_0, 0, 16>, &PV<v0x7fad287111b0_0, 16, 16>, &PV<v0x7fad287111b0_0, 0, 16> {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fad28408880;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fad28711720_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fad28711720_0, 0;
    %delay 5, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fad28408880;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fad287118d0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fad287118d0_0, 0;
    %vpi_call 2 45 "$write", " \012\012 test the MIPS_32 circuit\012" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fad28408880;
T_12 ;
    %wait E_0x7fad28604440;
    %load/vec4 v0x7fad28711840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fad287117b0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fad287119e0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 2 56 "$write", "\012\011 Simulation succeeded" {0 0 0};
    %vpi_call 2 57 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~  %8t  ns\012\012", $time {0 0 0};
    %vpi_call 2 58 "$finish" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fad287117b0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call 2 61 "$write", "\012\011 Simulation failed" {0 0 0};
    %vpi_call 2 62 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~  %8t  ns\012\012", $time {0 0 0};
    %vpi_call 2 63 "$finish" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips_single.v";
