// Seed: 705537472
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_2, id_3;
endmodule
`timescale 1ps / 1ps
module module_1;
  logic   id_2 = (id_2 && id_2 && 1 != id_1 || 1);
  logic   id_3;
  logic   id_4;
  logic   id_5;
  integer id_6;
  logic   id_7;
  assign {id_2, 1, 1, 0 & 1'b0, 1} = id_5;
endmodule
