//**************************************************************
//  Copyright (c) 2011 Xilinx, Inc.  All rights reserved.
//  File Name    : unisim_retarget_comp.v
//  Library      : unisim
//  Release      : 11.1
//  Module Count : 1089
//  Generated by : gencomp.pl
//**************************************************************

// START COMPONENTS

///// component AND2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND2 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component AND2B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND2B1 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component AND2B1L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND2B1L (
  O,
  DI,
  SRI
);
  parameter [0:0] IS_SRI_INVERTED = 1'b0;
   output O;
   input DI;
   input SRI;
endmodule

///// component AND2B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND2B2 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component AND3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND3 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component AND3B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND3B1 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component AND3B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND3B2 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component AND3B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND3B3 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component AND4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND4 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component AND4B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND4B1 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component AND4B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND4B2 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component AND4B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND4B3 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component AND4B4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND4B4 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component AND5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND5 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component AND5B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND5B1 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component AND5B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND5B2 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component AND5B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND5B3 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component AND5B4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND5B4 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component AND5B5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AND5B5 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component AUTOBUF ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module AUTOBUF (
  O,
  I
);
  parameter BUFFER_TYPE = "AUTO";
   output O;
   input I;
endmodule

///// component BIBUF ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BIBUF (
  IO,
  PAD
);
   inout IO;
   inout PAD;
endmodule

///// component BITSLICE_CONTROL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BITSLICE_CONTROL (
  CLK_TO_EXT_NORTH,
  CLK_TO_EXT_SOUTH,
  DLY_RDY,
  DYN_DCI,
  NCLK_NIBBLE_OUT,
  PCLK_NIBBLE_OUT,
  RIU_RD_DATA,
  RIU_VALID,
  RX_BIT_CTRL_OUT0,
  RX_BIT_CTRL_OUT1,
  RX_BIT_CTRL_OUT2,
  RX_BIT_CTRL_OUT3,
  RX_BIT_CTRL_OUT4,
  RX_BIT_CTRL_OUT5,
  RX_BIT_CTRL_OUT6,
  TX_BIT_CTRL_OUT0,
  TX_BIT_CTRL_OUT1,
  TX_BIT_CTRL_OUT2,
  TX_BIT_CTRL_OUT3,
  TX_BIT_CTRL_OUT4,
  TX_BIT_CTRL_OUT5,
  TX_BIT_CTRL_OUT6,
  TX_BIT_CTRL_OUT_TRI,
  VTC_RDY,
  CLK_FROM_EXT,
  EN_VTC,
  NCLK_NIBBLE_IN,
  PCLK_NIBBLE_IN,
  PHY_RDCS0,
  PHY_RDCS1,
  PHY_RDEN,
  PHY_WRCS0,
  PHY_WRCS1,
  PLL_CLK,
  REFCLK,
  RIU_ADDR,
  RIU_CLK,
  RIU_NIBBLE_SEL,
  RIU_WR_DATA,
  RIU_WR_EN,
  RST,
  RX_BIT_CTRL_IN0,
  RX_BIT_CTRL_IN1,
  RX_BIT_CTRL_IN2,
  RX_BIT_CTRL_IN3,
  RX_BIT_CTRL_IN4,
  RX_BIT_CTRL_IN5,
  RX_BIT_CTRL_IN6,
  TBYTE_IN,
  TX_BIT_CTRL_IN0,
  TX_BIT_CTRL_IN1,
  TX_BIT_CTRL_IN2,
  TX_BIT_CTRL_IN3,
  TX_BIT_CTRL_IN4,
  TX_BIT_CTRL_IN5,
  TX_BIT_CTRL_IN6,
  TX_BIT_CTRL_IN_TRI
);
  parameter CTRL_CLK = "EXTERNAL";
  parameter DIV_MODE = "DIV2";
  parameter EN_CLK_TO_EXT_NORTH = "DISABLE";
  parameter EN_CLK_TO_EXT_SOUTH = "DISABLE";
  parameter EN_DYN_ODLY_MODE = "FALSE";
  parameter EN_OTHER_NCLK = "FALSE";
  parameter EN_OTHER_PCLK = "FALSE";
  parameter IDLY_VT_TRACK = "TRUE";
  parameter INV_RXCLK = "FALSE";
  parameter ODLY_VT_TRACK = "TRUE";
  parameter QDLY_VT_TRACK = "TRUE";
  parameter [5:0] READ_IDLE_COUNT = 6'h00;
  parameter REFCLK_SRC = "PLLCLK";
  parameter integer ROUNDING_FACTOR = 16;
  parameter RXGATE_EXTEND = "FALSE";
  parameter RX_CLK_PHASE_N = "SHIFT_0";
  parameter RX_CLK_PHASE_P = "SHIFT_0";
  parameter RX_GATING = "DISABLE";
  parameter SELF_CALIBRATE = "ENABLE";
  parameter SERIAL_MODE = "FALSE";
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter SIM_SPEEDUP = "FAST";
  parameter real SIM_VERSION = 2.0;
  parameter TX_GATING = "DISABLE";
   output CLK_TO_EXT_NORTH;
   output CLK_TO_EXT_SOUTH;
   output DLY_RDY;
   output NCLK_NIBBLE_OUT;
   output PCLK_NIBBLE_OUT;
   output RIU_VALID;
   output VTC_RDY;
   output [15:0] RIU_RD_DATA;
   output [39:0] RX_BIT_CTRL_OUT0;
   output [39:0] RX_BIT_CTRL_OUT1;
   output [39:0] RX_BIT_CTRL_OUT2;
   output [39:0] RX_BIT_CTRL_OUT3;
   output [39:0] RX_BIT_CTRL_OUT4;
   output [39:0] RX_BIT_CTRL_OUT5;
   output [39:0] RX_BIT_CTRL_OUT6;
   output [39:0] TX_BIT_CTRL_OUT0;
   output [39:0] TX_BIT_CTRL_OUT1;
   output [39:0] TX_BIT_CTRL_OUT2;
   output [39:0] TX_BIT_CTRL_OUT3;
   output [39:0] TX_BIT_CTRL_OUT4;
   output [39:0] TX_BIT_CTRL_OUT5;
   output [39:0] TX_BIT_CTRL_OUT6;
   output [39:0] TX_BIT_CTRL_OUT_TRI;
   output [6:0] DYN_DCI;
   input CLK_FROM_EXT;
   input EN_VTC;
   input NCLK_NIBBLE_IN;
   input PCLK_NIBBLE_IN;
   input PLL_CLK;
   input REFCLK;
   input RIU_CLK;
   input RIU_NIBBLE_SEL;
   input RIU_WR_EN;
   input RST;
   input [15:0] RIU_WR_DATA;
   input [39:0] RX_BIT_CTRL_IN0;
   input [39:0] RX_BIT_CTRL_IN1;
   input [39:0] RX_BIT_CTRL_IN2;
   input [39:0] RX_BIT_CTRL_IN3;
   input [39:0] RX_BIT_CTRL_IN4;
   input [39:0] RX_BIT_CTRL_IN5;
   input [39:0] RX_BIT_CTRL_IN6;
   input [39:0] TX_BIT_CTRL_IN0;
   input [39:0] TX_BIT_CTRL_IN1;
   input [39:0] TX_BIT_CTRL_IN2;
   input [39:0] TX_BIT_CTRL_IN3;
   input [39:0] TX_BIT_CTRL_IN4;
   input [39:0] TX_BIT_CTRL_IN5;
   input [39:0] TX_BIT_CTRL_IN6;
   input [39:0] TX_BIT_CTRL_IN_TRI;
   input [3:0] PHY_RDCS0;
   input [3:0] PHY_RDCS1;
   input [3:0] PHY_RDEN;
   input [3:0] PHY_WRCS0;
   input [3:0] PHY_WRCS1;
   input [3:0] TBYTE_IN;
   input [5:0] RIU_ADDR;
endmodule

///// component BSCANE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BSCANE2 (
  CAPTURE,
  DRCK,
  RESET,
  RUNTEST,
  SEL,
  SHIFT,
  TCK,
  TDI,
  TMS,
  UPDATE,
  TDO
);
  parameter DISABLE_JTAG = "FALSE";
  parameter integer JTAG_CHAIN = 1;
   output CAPTURE;
   output DRCK;
   output RESET;
   output RUNTEST;
   output SEL;
   output SHIFT;
   output TCK;
   output TDI;
   output TMS;
   output UPDATE;
   input TDO;
endmodule

///// component BSCAN_SPARTAN3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BSCAN_SPARTAN3 (
  CAPTURE,
  DRCK1,
  DRCK2,
  RESET,
  SEL1,
  SEL2,
  SHIFT,
  TDI,
  UPDATE,
  TDO1,
  TDO2
);
   output CAPTURE, DRCK1, DRCK2, RESET, SEL1, SEL2, SHIFT, TDI, UPDATE;
   input TDO1, TDO2;
endmodule

///// component BSCAN_SPARTAN3A ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BSCAN_SPARTAN3A (
  CAPTURE,
  DRCK1,
  DRCK2,
  RESET,
  SEL1,
  SEL2,
  SHIFT,
  TCK,
  TDI,
  TMS,
  UPDATE,
  TDO1,
  TDO2
);
   output CAPTURE, DRCK1, DRCK2, RESET, SEL1, SEL2, SHIFT, TCK, TDI, TMS, UPDATE;
   input TDO1, TDO2;
endmodule

///// component BSCAN_SPARTAN6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BSCAN_SPARTAN6 (
  CAPTURE,
  DRCK,
  RESET,
  RUNTEST,
  SEL,
  SHIFT,
  TCK,
  TDI,
  TMS,
  UPDATE,
  TDO
);
  parameter integer JTAG_CHAIN = 1;
   output CAPTURE, DRCK, RESET, RUNTEST, SEL, SHIFT, TCK, TDI, TMS, UPDATE;
   input TDO;
endmodule

///// component BSCAN_VIRTEX4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BSCAN_VIRTEX4 (
  CAPTURE,
  DRCK,
  RESET,
  SEL,
  SHIFT,
  TDI,
  UPDATE,
  TDO
);
  parameter integer JTAG_CHAIN = 1;
   output CAPTURE, DRCK, RESET, SEL, SHIFT, TDI, UPDATE;
   input TDO;
endmodule

///// component BSCAN_VIRTEX5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BSCAN_VIRTEX5 (
  CAPTURE,
  DRCK,
  RESET,
  SEL,
  SHIFT,
  TDI,
  UPDATE,
  TDO
);
  parameter integer JTAG_CHAIN = 1;
   output CAPTURE, DRCK, RESET, SEL, SHIFT, TDI, UPDATE;
   input TDO;
endmodule

///// component BSCAN_VIRTEX6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BSCAN_VIRTEX6 (
  CAPTURE,
  DRCK,
  RESET,
  RUNTEST,
  SEL,
  SHIFT,
  TCK,
  TDI,
  TMS,
  UPDATE,
  TDO
);
  parameter DISABLE_JTAG = "FALSE";
  parameter integer JTAG_CHAIN = 1;
   output CAPTURE, DRCK, RESET, RUNTEST, SEL, SHIFT, TCK, TDI, TMS, UPDATE;
   input TDO;
endmodule

///// component BUF ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUF (
  O,
  I
);
   output O;
   input I;
endmodule

///// component BUFCE_LEAF ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFCE_LEAF (
  O,
  CE,
  I
);
  parameter CE_TYPE = "SYNC";
  parameter [0:0] IS_CE_INVERTED = 1'b0;
  parameter [0:0] IS_I_INVERTED = 1'b0;
   output O;
   input CE;
   input I;
endmodule

///// component BUFCE_ROW ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFCE_ROW (
  O,
  CE,
  I
);
  parameter CE_TYPE = "SYNC";
  parameter [0:0] IS_CE_INVERTED = 1'b0;
  parameter [0:0] IS_I_INVERTED = 1'b0;
   output O;
   input CE;
   input I;
endmodule

///// component BUFG ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFG (
  O,
  I
);
   output O;
   input I;
endmodule

///// component BUFGCE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFGCE (
  O,
  CE,
  I
);
  parameter CE_TYPE = "SYNC";
  parameter [0:0] IS_CE_INVERTED = 1'b0;
  parameter [0:0] IS_I_INVERTED = 1'b0;
   output O;
   input CE;
   input I;
endmodule

///// component BUFGCE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFGCE_1 (
  O,
  CE,
  I
);
   output O;
   input CE, I;
endmodule

///// component BUFGCE_DIV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFGCE_DIV (
  O,
  CE,
  CLR,
  I
);
  parameter integer BUFGCE_DIVIDE = 1;
  parameter [0:0] IS_CE_INVERTED = 1'b0;
  parameter [0:0] IS_CLR_INVERTED = 1'b0;
  parameter [0:0] IS_I_INVERTED = 1'b0;
   output O;
   input CE;
   input CLR;
   input I;
endmodule

///// component BUFGCTRL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFGCTRL (
  O,
  CE0,
  CE1,
  I0,
  I1,
  IGNORE0,
  IGNORE1,
  S0,
  S1
);
  parameter integer INIT_OUT = 0;
  parameter [0:0] IS_CE0_INVERTED = 1'b0;
  parameter [0:0] IS_CE1_INVERTED = 1'b0;
  parameter [0:0] IS_I0_INVERTED = 1'b0;
  parameter [0:0] IS_I1_INVERTED = 1'b0;
  parameter [0:0] IS_IGNORE0_INVERTED = 1'b0;
  parameter [0:0] IS_IGNORE1_INVERTED = 1'b0;
  parameter [0:0] IS_S0_INVERTED = 1'b0;
  parameter [0:0] IS_S1_INVERTED = 1'b0;
  parameter PRESELECT_I0 = "FALSE";
  parameter PRESELECT_I1 = "FALSE";
   output O;
   input CE0;
   input CE1;
   input I0;
   input I1;
   input IGNORE0;
   input IGNORE1;
   input S0;
   input S1;
endmodule

///// component BUFGMUX ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFGMUX (
  O,
  I0,
  I1,
  S
);
  parameter CLK_SEL_TYPE = "SYNC";
   output O;
   input I0, I1, S;
endmodule

///// component BUFGMUX_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFGMUX_1 (
  O,
  I0,
  I1,
  S
);
  parameter CLK_SEL_TYPE = "SYNC";
   output O;
   input I0, I1, S;
endmodule

///// component BUFGMUX_CTRL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFGMUX_CTRL (
  O,
  I0,
  I1,
  S
);
   output O;
   input I0;
   input I1;
   input S;
endmodule

///// component BUFGMUX_VIRTEX4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFGMUX_VIRTEX4 (
  O,
  I0,
  I1,
  S
);
   output O;
   input I0;
   input I1;
   input S;
endmodule

///// component BUFGP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFGP (
  O,
  I
);
   output O;
   input I;
endmodule

///// component BUFG_GT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFG_GT (
  O,
  CE,
  CEMASK,
  CLR,
  CLRMASK,
  DIV,
  I
);
   output O;
   input CE;
   input CEMASK;
   input CLR;
   input CLRMASK;
   input I;
   input [2:0] DIV;
endmodule

///// component BUFG_GT_SYNC ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFG_GT_SYNC (
  CESYNC,
  CLRSYNC,
  CE,
  CLK,
  CLR
);
   output CESYNC;
   output CLRSYNC;
   input CE;
   input CLK;
   input CLR;
endmodule

///// component BUFG_PS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFG_PS (
  O,
  I
);
   output O;
   input I;
endmodule

///// component BUFH ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFH (
  O,
  I
);
   output O;
   input I;
endmodule

///// component BUFHCE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFHCE (
  O,
  CE,
  I
);
  parameter CE_TYPE = "SYNC";
  parameter integer INIT_OUT = 0;
  parameter [0:0] IS_CE_INVERTED = 1'b0;
   output O;
   input CE;
   input I;
endmodule

///// component BUFIO ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFIO (
  O,
  I
);
   output O;
   input I;
endmodule

///// component BUFIO2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFIO2 (
  DIVCLK,
  IOCLK,
  SERDESSTROBE,
  I
);
  parameter integer DIVIDE = 1;
  parameter DIVIDE_BYPASS = "TRUE";
  parameter I_INVERT = "FALSE";
  parameter USE_DOUBLER = "FALSE";
   output DIVCLK;
   output IOCLK;
   output SERDESSTROBE;
   input I;
endmodule

///// component BUFMR ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFMR (
  O,
  I
);
   output O;
   input I;
endmodule

///// component BUFMRCE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFMRCE (
  O,
  CE,
  I
);
  parameter CE_TYPE = "SYNC";
  parameter integer INIT_OUT = 0;
  parameter [0:0] IS_CE_INVERTED = 1'b0;
   output O;
   input CE;
   input I;
endmodule

///// component BUFR ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFR (
  O,
  CE,
  CLR,
  I
);
  parameter BUFR_DIVIDE = "BYPASS";
  parameter SIM_DEVICE = "7SERIES";
   output O;
   input CE;
   input CLR;
   input I;
endmodule

///// component CAPTUREE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CAPTUREE2 (
  CAP,
  CLK
);
  parameter ONESHOT = "TRUE";
   input CAP;
   input CLK;
endmodule

///// component CAPTURE_SPARTAN3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CAPTURE_SPARTAN3 (
  CAP,
  CLK
);
  parameter ONESHOT = "FALSE";
   input CAP, CLK;
endmodule

///// component CAPTURE_SPARTAN3A ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CAPTURE_SPARTAN3A (
  CAP,
  CLK
);
  parameter ONESHOT = "TRUE";
   input CAP, CLK;
endmodule

///// component CAPTURE_VIRTEX4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CAPTURE_VIRTEX4 (
  CAP,
  CLK
);
  parameter ONESHOT = "TRUE";
   input CAP, CLK;
endmodule

///// component CAPTURE_VIRTEX5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CAPTURE_VIRTEX5 (
  CAP,
  CLK
);
  parameter ONESHOT = "TRUE";
   input CAP, CLK;
endmodule

///// component CAPTURE_VIRTEX6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CAPTURE_VIRTEX6 (
  CAP,
  CLK
);
  parameter ONESHOT = "TRUE";
   input CAP, CLK;
endmodule

///// component CARRY4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CARRY4 (
  CO,
  O,
  CI,
  CYINIT,
  DI,
  S
);
   output [3:0] CO;
   output [3:0] O;
   input CI;
   input CYINIT;
   input [3:0] DI;
   input [3:0] S;
endmodule

///// component CARRY8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CARRY8 (
  CO,
  O,
  CI,
  CI_TOP,
  DI,
  S
);
  parameter CARRY_TYPE = "SINGLE_CY8";
   output [7:0] CO;
   output [7:0] O;
   input CI;
   input CI_TOP;
   input [7:0] DI;
   input [7:0] S;
endmodule

///// component CFGLUT5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CFGLUT5 (
  CDO,
  O5,
  O6,
  CDI,
  CE,
  CLK,
  I0,
  I1,
  I2,
  I3,
  I4
);
  parameter [31:0] INIT = 32'h00000000;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
   output reg CDO;
   output reg O5;
   output reg O6;
   input CDI;
   input CE;
   input CLK;
   input I0;
   input I1;
   input I2;
   input I3;
   input I4;
endmodule

///// component CMAC ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CMAC (
  DRP_DO,
  DRP_RDY,
  RX_DATAOUT0,
  RX_DATAOUT1,
  RX_DATAOUT2,
  RX_DATAOUT3,
  RX_ENAOUT0,
  RX_ENAOUT1,
  RX_ENAOUT2,
  RX_ENAOUT3,
  RX_EOPOUT0,
  RX_EOPOUT1,
  RX_EOPOUT2,
  RX_EOPOUT3,
  RX_ERROUT0,
  RX_ERROUT1,
  RX_ERROUT2,
  RX_ERROUT3,
  RX_LANE_ALIGNER_FILL_0,
  RX_LANE_ALIGNER_FILL_1,
  RX_LANE_ALIGNER_FILL_10,
  RX_LANE_ALIGNER_FILL_11,
  RX_LANE_ALIGNER_FILL_12,
  RX_LANE_ALIGNER_FILL_13,
  RX_LANE_ALIGNER_FILL_14,
  RX_LANE_ALIGNER_FILL_15,
  RX_LANE_ALIGNER_FILL_16,
  RX_LANE_ALIGNER_FILL_17,
  RX_LANE_ALIGNER_FILL_18,
  RX_LANE_ALIGNER_FILL_19,
  RX_LANE_ALIGNER_FILL_2,
  RX_LANE_ALIGNER_FILL_3,
  RX_LANE_ALIGNER_FILL_4,
  RX_LANE_ALIGNER_FILL_5,
  RX_LANE_ALIGNER_FILL_6,
  RX_LANE_ALIGNER_FILL_7,
  RX_LANE_ALIGNER_FILL_8,
  RX_LANE_ALIGNER_FILL_9,
  RX_MTYOUT0,
  RX_MTYOUT1,
  RX_MTYOUT2,
  RX_MTYOUT3,
  RX_PTP_PCSLANE_OUT,
  RX_PTP_TSTAMP_OUT,
  RX_SOPOUT0,
  RX_SOPOUT1,
  RX_SOPOUT2,
  RX_SOPOUT3,
  STAT_RX_ALIGNED,
  STAT_RX_ALIGNED_ERR,
  STAT_RX_BAD_CODE,
  STAT_RX_BAD_FCS,
  STAT_RX_BAD_PREAMBLE,
  STAT_RX_BAD_SFD,
  STAT_RX_BIP_ERR_0,
  STAT_RX_BIP_ERR_1,
  STAT_RX_BIP_ERR_10,
  STAT_RX_BIP_ERR_11,
  STAT_RX_BIP_ERR_12,
  STAT_RX_BIP_ERR_13,
  STAT_RX_BIP_ERR_14,
  STAT_RX_BIP_ERR_15,
  STAT_RX_BIP_ERR_16,
  STAT_RX_BIP_ERR_17,
  STAT_RX_BIP_ERR_18,
  STAT_RX_BIP_ERR_19,
  STAT_RX_BIP_ERR_2,
  STAT_RX_BIP_ERR_3,
  STAT_RX_BIP_ERR_4,
  STAT_RX_BIP_ERR_5,
  STAT_RX_BIP_ERR_6,
  STAT_RX_BIP_ERR_7,
  STAT_RX_BIP_ERR_8,
  STAT_RX_BIP_ERR_9,
  STAT_RX_BLOCK_LOCK,
  STAT_RX_BROADCAST,
  STAT_RX_FRAGMENT,
  STAT_RX_FRAMING_ERR_0,
  STAT_RX_FRAMING_ERR_1,
  STAT_RX_FRAMING_ERR_10,
  STAT_RX_FRAMING_ERR_11,
  STAT_RX_FRAMING_ERR_12,
  STAT_RX_FRAMING_ERR_13,
  STAT_RX_FRAMING_ERR_14,
  STAT_RX_FRAMING_ERR_15,
  STAT_RX_FRAMING_ERR_16,
  STAT_RX_FRAMING_ERR_17,
  STAT_RX_FRAMING_ERR_18,
  STAT_RX_FRAMING_ERR_19,
  STAT_RX_FRAMING_ERR_2,
  STAT_RX_FRAMING_ERR_3,
  STAT_RX_FRAMING_ERR_4,
  STAT_RX_FRAMING_ERR_5,
  STAT_RX_FRAMING_ERR_6,
  STAT_RX_FRAMING_ERR_7,
  STAT_RX_FRAMING_ERR_8,
  STAT_RX_FRAMING_ERR_9,
  STAT_RX_FRAMING_ERR_VALID_0,
  STAT_RX_FRAMING_ERR_VALID_1,
  STAT_RX_FRAMING_ERR_VALID_10,
  STAT_RX_FRAMING_ERR_VALID_11,
  STAT_RX_FRAMING_ERR_VALID_12,
  STAT_RX_FRAMING_ERR_VALID_13,
  STAT_RX_FRAMING_ERR_VALID_14,
  STAT_RX_FRAMING_ERR_VALID_15,
  STAT_RX_FRAMING_ERR_VALID_16,
  STAT_RX_FRAMING_ERR_VALID_17,
  STAT_RX_FRAMING_ERR_VALID_18,
  STAT_RX_FRAMING_ERR_VALID_19,
  STAT_RX_FRAMING_ERR_VALID_2,
  STAT_RX_FRAMING_ERR_VALID_3,
  STAT_RX_FRAMING_ERR_VALID_4,
  STAT_RX_FRAMING_ERR_VALID_5,
  STAT_RX_FRAMING_ERR_VALID_6,
  STAT_RX_FRAMING_ERR_VALID_7,
  STAT_RX_FRAMING_ERR_VALID_8,
  STAT_RX_FRAMING_ERR_VALID_9,
  STAT_RX_GOT_SIGNAL_OS,
  STAT_RX_HI_BER,
  STAT_RX_INRANGEERR,
  STAT_RX_INTERNAL_LOCAL_FAULT,
  STAT_RX_JABBER,
  STAT_RX_LANE0_VLM_BIP7,
  STAT_RX_LANE0_VLM_BIP7_VALID,
  STAT_RX_LOCAL_FAULT,
  STAT_RX_MF_ERR,
  STAT_RX_MF_LEN_ERR,
  STAT_RX_MF_REPEAT_ERR,
  STAT_RX_MISALIGNED,
  STAT_RX_MULTICAST,
  STAT_RX_OVERSIZE,
  STAT_RX_PACKET_1024_1518_BYTES,
  STAT_RX_PACKET_128_255_BYTES,
  STAT_RX_PACKET_1519_1522_BYTES,
  STAT_RX_PACKET_1523_1548_BYTES,
  STAT_RX_PACKET_1549_2047_BYTES,
  STAT_RX_PACKET_2048_4095_BYTES,
  STAT_RX_PACKET_256_511_BYTES,
  STAT_RX_PACKET_4096_8191_BYTES,
  STAT_RX_PACKET_512_1023_BYTES,
  STAT_RX_PACKET_64_BYTES,
  STAT_RX_PACKET_65_127_BYTES,
  STAT_RX_PACKET_8192_9215_BYTES,
  STAT_RX_PACKET_BAD_FCS,
  STAT_RX_PACKET_LARGE,
  STAT_RX_PACKET_SMALL,
  STAT_RX_PAUSE,
  STAT_RX_PAUSE_QUANTA0,
  STAT_RX_PAUSE_QUANTA1,
  STAT_RX_PAUSE_QUANTA2,
  STAT_RX_PAUSE_QUANTA3,
  STAT_RX_PAUSE_QUANTA4,
  STAT_RX_PAUSE_QUANTA5,
  STAT_RX_PAUSE_QUANTA6,
  STAT_RX_PAUSE_QUANTA7,
  STAT_RX_PAUSE_QUANTA8,
  STAT_RX_PAUSE_REQ,
  STAT_RX_PAUSE_VALID,
  STAT_RX_RECEIVED_LOCAL_FAULT,
  STAT_RX_REMOTE_FAULT,
  STAT_RX_STATUS,
  STAT_RX_STOMPED_FCS,
  STAT_RX_SYNCED,
  STAT_RX_SYNCED_ERR,
  STAT_RX_TEST_PATTERN_MISMATCH,
  STAT_RX_TOOLONG,
  STAT_RX_TOTAL_BYTES,
  STAT_RX_TOTAL_GOOD_BYTES,
  STAT_RX_TOTAL_GOOD_PACKETS,
  STAT_RX_TOTAL_PACKETS,
  STAT_RX_TRUNCATED,
  STAT_RX_UNDERSIZE,
  STAT_RX_UNICAST,
  STAT_RX_USER_PAUSE,
  STAT_RX_VLAN,
  STAT_RX_VL_DEMUXED,
  STAT_RX_VL_NUMBER_0,
  STAT_RX_VL_NUMBER_1,
  STAT_RX_VL_NUMBER_10,
  STAT_RX_VL_NUMBER_11,
  STAT_RX_VL_NUMBER_12,
  STAT_RX_VL_NUMBER_13,
  STAT_RX_VL_NUMBER_14,
  STAT_RX_VL_NUMBER_15,
  STAT_RX_VL_NUMBER_16,
  STAT_RX_VL_NUMBER_17,
  STAT_RX_VL_NUMBER_18,
  STAT_RX_VL_NUMBER_19,
  STAT_RX_VL_NUMBER_2,
  STAT_RX_VL_NUMBER_3,
  STAT_RX_VL_NUMBER_4,
  STAT_RX_VL_NUMBER_5,
  STAT_RX_VL_NUMBER_6,
  STAT_RX_VL_NUMBER_7,
  STAT_RX_VL_NUMBER_8,
  STAT_RX_VL_NUMBER_9,
  STAT_TX_BAD_FCS,
  STAT_TX_BROADCAST,
  STAT_TX_FRAME_ERROR,
  STAT_TX_LOCAL_FAULT,
  STAT_TX_MULTICAST,
  STAT_TX_PACKET_1024_1518_BYTES,
  STAT_TX_PACKET_128_255_BYTES,
  STAT_TX_PACKET_1519_1522_BYTES,
  STAT_TX_PACKET_1523_1548_BYTES,
  STAT_TX_PACKET_1549_2047_BYTES,
  STAT_TX_PACKET_2048_4095_BYTES,
  STAT_TX_PACKET_256_511_BYTES,
  STAT_TX_PACKET_4096_8191_BYTES,
  STAT_TX_PACKET_512_1023_BYTES,
  STAT_TX_PACKET_64_BYTES,
  STAT_TX_PACKET_65_127_BYTES,
  STAT_TX_PACKET_8192_9215_BYTES,
  STAT_TX_PACKET_LARGE,
  STAT_TX_PACKET_SMALL,
  STAT_TX_PAUSE,
  STAT_TX_PAUSE_VALID,
  STAT_TX_PTP_FIFO_READ_ERROR,
  STAT_TX_PTP_FIFO_WRITE_ERROR,
  STAT_TX_TOTAL_BYTES,
  STAT_TX_TOTAL_GOOD_BYTES,
  STAT_TX_TOTAL_GOOD_PACKETS,
  STAT_TX_TOTAL_PACKETS,
  STAT_TX_UNICAST,
  STAT_TX_USER_PAUSE,
  STAT_TX_VLAN,
  TX_OVFOUT,
  TX_PTP_PCSLANE_OUT,
  TX_PTP_TSTAMP_OUT,
  TX_PTP_TSTAMP_TAG_OUT,
  TX_PTP_TSTAMP_VALID_OUT,
  TX_RDYOUT,
  TX_SERDES_ALT_DATA0,
  TX_SERDES_ALT_DATA1,
  TX_SERDES_ALT_DATA2,
  TX_SERDES_ALT_DATA3,
  TX_SERDES_DATA0,
  TX_SERDES_DATA1,
  TX_SERDES_DATA2,
  TX_SERDES_DATA3,
  TX_SERDES_DATA4,
  TX_SERDES_DATA5,
  TX_SERDES_DATA6,
  TX_SERDES_DATA7,
  TX_SERDES_DATA8,
  TX_SERDES_DATA9,
  TX_UNFOUT,
  CTL_CAUI4_MODE,
  CTL_RX_CHECK_ETYPE_GCP,
  CTL_RX_CHECK_ETYPE_GPP,
  CTL_RX_CHECK_ETYPE_PCP,
  CTL_RX_CHECK_ETYPE_PPP,
  CTL_RX_CHECK_MCAST_GCP,
  CTL_RX_CHECK_MCAST_GPP,
  CTL_RX_CHECK_MCAST_PCP,
  CTL_RX_CHECK_MCAST_PPP,
  CTL_RX_CHECK_OPCODE_GCP,
  CTL_RX_CHECK_OPCODE_GPP,
  CTL_RX_CHECK_OPCODE_PCP,
  CTL_RX_CHECK_OPCODE_PPP,
  CTL_RX_CHECK_SA_GCP,
  CTL_RX_CHECK_SA_GPP,
  CTL_RX_CHECK_SA_PCP,
  CTL_RX_CHECK_SA_PPP,
  CTL_RX_CHECK_UCAST_GCP,
  CTL_RX_CHECK_UCAST_GPP,
  CTL_RX_CHECK_UCAST_PCP,
  CTL_RX_CHECK_UCAST_PPP,
  CTL_RX_ENABLE,
  CTL_RX_ENABLE_GCP,
  CTL_RX_ENABLE_GPP,
  CTL_RX_ENABLE_PCP,
  CTL_RX_ENABLE_PPP,
  CTL_RX_FORCE_RESYNC,
  CTL_RX_PAUSE_ACK,
  CTL_RX_PAUSE_ENABLE,
  CTL_RX_SYSTEMTIMERIN,
  CTL_RX_TEST_PATTERN,
  CTL_TX_ENABLE,
  CTL_TX_LANE0_VLM_BIP7_OVERRIDE,
  CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE,
  CTL_TX_PAUSE_ENABLE,
  CTL_TX_PAUSE_QUANTA0,
  CTL_TX_PAUSE_QUANTA1,
  CTL_TX_PAUSE_QUANTA2,
  CTL_TX_PAUSE_QUANTA3,
  CTL_TX_PAUSE_QUANTA4,
  CTL_TX_PAUSE_QUANTA5,
  CTL_TX_PAUSE_QUANTA6,
  CTL_TX_PAUSE_QUANTA7,
  CTL_TX_PAUSE_QUANTA8,
  CTL_TX_PAUSE_REFRESH_TIMER0,
  CTL_TX_PAUSE_REFRESH_TIMER1,
  CTL_TX_PAUSE_REFRESH_TIMER2,
  CTL_TX_PAUSE_REFRESH_TIMER3,
  CTL_TX_PAUSE_REFRESH_TIMER4,
  CTL_TX_PAUSE_REFRESH_TIMER5,
  CTL_TX_PAUSE_REFRESH_TIMER6,
  CTL_TX_PAUSE_REFRESH_TIMER7,
  CTL_TX_PAUSE_REFRESH_TIMER8,
  CTL_TX_PAUSE_REQ,
  CTL_TX_PTP_VLANE_ADJUST_MODE,
  CTL_TX_RESEND_PAUSE,
  CTL_TX_SEND_IDLE,
  CTL_TX_SEND_RFI,
  CTL_TX_SYSTEMTIMERIN,
  CTL_TX_TEST_PATTERN,
  DRP_ADDR,
  DRP_CLK,
  DRP_DI,
  DRP_EN,
  DRP_WE,
  RX_CLK,
  RX_RESET,
  RX_SERDES_ALT_DATA0,
  RX_SERDES_ALT_DATA1,
  RX_SERDES_ALT_DATA2,
  RX_SERDES_ALT_DATA3,
  RX_SERDES_CLK,
  RX_SERDES_DATA0,
  RX_SERDES_DATA1,
  RX_SERDES_DATA2,
  RX_SERDES_DATA3,
  RX_SERDES_DATA4,
  RX_SERDES_DATA5,
  RX_SERDES_DATA6,
  RX_SERDES_DATA7,
  RX_SERDES_DATA8,
  RX_SERDES_DATA9,
  RX_SERDES_RESET,
  TX_CLK,
  TX_DATAIN0,
  TX_DATAIN1,
  TX_DATAIN2,
  TX_DATAIN3,
  TX_ENAIN0,
  TX_ENAIN1,
  TX_ENAIN2,
  TX_ENAIN3,
  TX_EOPIN0,
  TX_EOPIN1,
  TX_EOPIN2,
  TX_EOPIN3,
  TX_ERRIN0,
  TX_ERRIN1,
  TX_ERRIN2,
  TX_ERRIN3,
  TX_MTYIN0,
  TX_MTYIN1,
  TX_MTYIN2,
  TX_MTYIN3,
  TX_PTP_1588OP_IN,
  TX_PTP_CHKSUM_OFFSET_IN,
  TX_PTP_RXTSTAMP_IN,
  TX_PTP_TAG_FIELD_IN,
  TX_PTP_TSTAMP_OFFSET_IN,
  TX_PTP_UPD_CHKSUM_IN,
  TX_RESET,
  TX_SOPIN0,
  TX_SOPIN1,
  TX_SOPIN2,
  TX_SOPIN3
);
  parameter CTL_PTP_TRANSPCLK_MODE = "FALSE";
  parameter CTL_RX_CHECK_ACK = "TRUE";
  parameter CTL_RX_CHECK_PREAMBLE = "FALSE";
  parameter CTL_RX_CHECK_SFD = "FALSE";
  parameter CTL_RX_DELETE_FCS = "TRUE";
  parameter [15:0] CTL_RX_ETYPE_GCP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_GPP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_PCP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_PPP = 16'h8808;
  parameter CTL_RX_FORWARD_CONTROL = "FALSE";
  parameter CTL_RX_IGNORE_FCS = "FALSE";
  parameter [14:0] CTL_RX_MAX_PACKET_LEN = 15'h2580;
  parameter [7:0] CTL_RX_MIN_PACKET_LEN = 8'h40;
  parameter [15:0] CTL_RX_OPCODE_GPP = 16'h0001;
  parameter [15:0] CTL_RX_OPCODE_MAX_GCP = 16'hFFFF;
  parameter [15:0] CTL_RX_OPCODE_MAX_PCP = 16'hFFFF;
  parameter [15:0] CTL_RX_OPCODE_MIN_GCP = 16'h0000;
  parameter [15:0] CTL_RX_OPCODE_MIN_PCP = 16'h0000;
  parameter [15:0] CTL_RX_OPCODE_PPP = 16'h0001;
  parameter [47:0] CTL_RX_PAUSE_DA_MCAST = 48'h0180C2000001;
  parameter [47:0] CTL_RX_PAUSE_DA_UCAST = 48'h000000000000;
  parameter [47:0] CTL_RX_PAUSE_SA = 48'h000000000000;
  parameter CTL_RX_PROCESS_LFI = "FALSE";
  parameter [15:0] CTL_RX_VL_LENGTH_MINUS1 = 16'h3FFF;
  parameter [63:0] CTL_RX_VL_MARKER_ID0 = 64'hC16821003E97DE00;
  parameter [63:0] CTL_RX_VL_MARKER_ID1 = 64'h9D718E00628E7100;
  parameter [63:0] CTL_RX_VL_MARKER_ID10 = 64'hFD6C990002936600;
  parameter [63:0] CTL_RX_VL_MARKER_ID11 = 64'hB9915500466EAA00;
  parameter [63:0] CTL_RX_VL_MARKER_ID12 = 64'h5CB9B200A3464D00;
  parameter [63:0] CTL_RX_VL_MARKER_ID13 = 64'h1AF8BD00E5074200;
  parameter [63:0] CTL_RX_VL_MARKER_ID14 = 64'h83C7CA007C383500;
  parameter [63:0] CTL_RX_VL_MARKER_ID15 = 64'h3536CD00CAC93200;
  parameter [63:0] CTL_RX_VL_MARKER_ID16 = 64'hC4314C003BCEB300;
  parameter [63:0] CTL_RX_VL_MARKER_ID17 = 64'hADD6B70052294800;
  parameter [63:0] CTL_RX_VL_MARKER_ID18 = 64'h5F662A00A099D500;
  parameter [63:0] CTL_RX_VL_MARKER_ID19 = 64'hC0F0E5003F0F1A00;
  parameter [63:0] CTL_RX_VL_MARKER_ID2 = 64'h594BE800A6B41700;
  parameter [63:0] CTL_RX_VL_MARKER_ID3 = 64'h4D957B00B26A8400;
  parameter [63:0] CTL_RX_VL_MARKER_ID4 = 64'hF50709000AF8F600;
  parameter [63:0] CTL_RX_VL_MARKER_ID5 = 64'hDD14C20022EB3D00;
  parameter [63:0] CTL_RX_VL_MARKER_ID6 = 64'h9A4A260065B5D900;
  parameter [63:0] CTL_RX_VL_MARKER_ID7 = 64'h7B45660084BA9900;
  parameter [63:0] CTL_RX_VL_MARKER_ID8 = 64'hA02476005FDB8900;
  parameter [63:0] CTL_RX_VL_MARKER_ID9 = 64'h68C9FB0097360400;
  parameter CTL_TEST_MODE_PIN_CHAR = "FALSE";
  parameter [47:0] CTL_TX_DA_GPP = 48'h0180C2000001;
  parameter [47:0] CTL_TX_DA_PPP = 48'h0180C2000001;
  parameter [15:0] CTL_TX_ETHERTYPE_GPP = 16'h8808;
  parameter [15:0] CTL_TX_ETHERTYPE_PPP = 16'h8808;
  parameter CTL_TX_FCS_INS_ENABLE = "TRUE";
  parameter CTL_TX_IGNORE_FCS = "FALSE";
  parameter [15:0] CTL_TX_OPCODE_GPP = 16'h0001;
  parameter [15:0] CTL_TX_OPCODE_PPP = 16'h0001;
  parameter CTL_TX_PTP_1STEP_ENABLE = "FALSE";
  parameter [10:0] CTL_TX_PTP_LATENCY_ADJUST = 11'h2C1;
  parameter [47:0] CTL_TX_SA_GPP = 48'h000000000000;
  parameter [47:0] CTL_TX_SA_PPP = 48'h000000000000;
  parameter [15:0] CTL_TX_VL_LENGTH_MINUS1 = 16'h3FFF;
  parameter [63:0] CTL_TX_VL_MARKER_ID0 = 64'hC16821003E97DE00;
  parameter [63:0] CTL_TX_VL_MARKER_ID1 = 64'h9D718E00628E7100;
  parameter [63:0] CTL_TX_VL_MARKER_ID10 = 64'hFD6C990002936600;
  parameter [63:0] CTL_TX_VL_MARKER_ID11 = 64'hB9915500466EAA00;
  parameter [63:0] CTL_TX_VL_MARKER_ID12 = 64'h5CB9B200A3464D00;
  parameter [63:0] CTL_TX_VL_MARKER_ID13 = 64'h1AF8BD00E5074200;
  parameter [63:0] CTL_TX_VL_MARKER_ID14 = 64'h83C7CA007C383500;
  parameter [63:0] CTL_TX_VL_MARKER_ID15 = 64'h3536CD00CAC93200;
  parameter [63:0] CTL_TX_VL_MARKER_ID16 = 64'hC4314C003BCEB300;
  parameter [63:0] CTL_TX_VL_MARKER_ID17 = 64'hADD6B70052294800;
  parameter [63:0] CTL_TX_VL_MARKER_ID18 = 64'h5F662A00A099D500;
  parameter [63:0] CTL_TX_VL_MARKER_ID19 = 64'hC0F0E5003F0F1A00;
  parameter [63:0] CTL_TX_VL_MARKER_ID2 = 64'h594BE800A6B41700;
  parameter [63:0] CTL_TX_VL_MARKER_ID3 = 64'h4D957B00B26A8400;
  parameter [63:0] CTL_TX_VL_MARKER_ID4 = 64'hF50709000AF8F600;
  parameter [63:0] CTL_TX_VL_MARKER_ID5 = 64'hDD14C20022EB3D00;
  parameter [63:0] CTL_TX_VL_MARKER_ID6 = 64'h9A4A260065B5D900;
  parameter [63:0] CTL_TX_VL_MARKER_ID7 = 64'h7B45660084BA9900;
  parameter [63:0] CTL_TX_VL_MARKER_ID8 = 64'hA02476005FDB8900;
  parameter [63:0] CTL_TX_VL_MARKER_ID9 = 64'h68C9FB0097360400;
  parameter SIM_VERSION = "2.0";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
   output DRP_RDY;
   output RX_ENAOUT0;
   output RX_ENAOUT1;
   output RX_ENAOUT2;
   output RX_ENAOUT3;
   output RX_EOPOUT0;
   output RX_EOPOUT1;
   output RX_EOPOUT2;
   output RX_EOPOUT3;
   output RX_ERROUT0;
   output RX_ERROUT1;
   output RX_ERROUT2;
   output RX_ERROUT3;
   output RX_SOPOUT0;
   output RX_SOPOUT1;
   output RX_SOPOUT2;
   output RX_SOPOUT3;
   output STAT_RX_ALIGNED;
   output STAT_RX_ALIGNED_ERR;
   output STAT_RX_BAD_PREAMBLE;
   output STAT_RX_BAD_SFD;
   output STAT_RX_BIP_ERR_0;
   output STAT_RX_BIP_ERR_1;
   output STAT_RX_BIP_ERR_10;
   output STAT_RX_BIP_ERR_11;
   output STAT_RX_BIP_ERR_12;
   output STAT_RX_BIP_ERR_13;
   output STAT_RX_BIP_ERR_14;
   output STAT_RX_BIP_ERR_15;
   output STAT_RX_BIP_ERR_16;
   output STAT_RX_BIP_ERR_17;
   output STAT_RX_BIP_ERR_18;
   output STAT_RX_BIP_ERR_19;
   output STAT_RX_BIP_ERR_2;
   output STAT_RX_BIP_ERR_3;
   output STAT_RX_BIP_ERR_4;
   output STAT_RX_BIP_ERR_5;
   output STAT_RX_BIP_ERR_6;
   output STAT_RX_BIP_ERR_7;
   output STAT_RX_BIP_ERR_8;
   output STAT_RX_BIP_ERR_9;
   output STAT_RX_BROADCAST;
   output STAT_RX_FRAMING_ERR_VALID_0;
   output STAT_RX_FRAMING_ERR_VALID_1;
   output STAT_RX_FRAMING_ERR_VALID_10;
   output STAT_RX_FRAMING_ERR_VALID_11;
   output STAT_RX_FRAMING_ERR_VALID_12;
   output STAT_RX_FRAMING_ERR_VALID_13;
   output STAT_RX_FRAMING_ERR_VALID_14;
   output STAT_RX_FRAMING_ERR_VALID_15;
   output STAT_RX_FRAMING_ERR_VALID_16;
   output STAT_RX_FRAMING_ERR_VALID_17;
   output STAT_RX_FRAMING_ERR_VALID_18;
   output STAT_RX_FRAMING_ERR_VALID_19;
   output STAT_RX_FRAMING_ERR_VALID_2;
   output STAT_RX_FRAMING_ERR_VALID_3;
   output STAT_RX_FRAMING_ERR_VALID_4;
   output STAT_RX_FRAMING_ERR_VALID_5;
   output STAT_RX_FRAMING_ERR_VALID_6;
   output STAT_RX_FRAMING_ERR_VALID_7;
   output STAT_RX_FRAMING_ERR_VALID_8;
   output STAT_RX_FRAMING_ERR_VALID_9;
   output STAT_RX_GOT_SIGNAL_OS;
   output STAT_RX_HI_BER;
   output STAT_RX_INRANGEERR;
   output STAT_RX_INTERNAL_LOCAL_FAULT;
   output STAT_RX_JABBER;
   output STAT_RX_LANE0_VLM_BIP7_VALID;
   output STAT_RX_LOCAL_FAULT;
   output STAT_RX_MISALIGNED;
   output STAT_RX_MULTICAST;
   output STAT_RX_OVERSIZE;
   output STAT_RX_PACKET_1024_1518_BYTES;
   output STAT_RX_PACKET_128_255_BYTES;
   output STAT_RX_PACKET_1519_1522_BYTES;
   output STAT_RX_PACKET_1523_1548_BYTES;
   output STAT_RX_PACKET_1549_2047_BYTES;
   output STAT_RX_PACKET_2048_4095_BYTES;
   output STAT_RX_PACKET_256_511_BYTES;
   output STAT_RX_PACKET_4096_8191_BYTES;
   output STAT_RX_PACKET_512_1023_BYTES;
   output STAT_RX_PACKET_64_BYTES;
   output STAT_RX_PACKET_65_127_BYTES;
   output STAT_RX_PACKET_8192_9215_BYTES;
   output STAT_RX_PACKET_BAD_FCS;
   output STAT_RX_PACKET_LARGE;
   output STAT_RX_PAUSE;
   output STAT_RX_RECEIVED_LOCAL_FAULT;
   output STAT_RX_REMOTE_FAULT;
   output STAT_RX_STATUS;
   output STAT_RX_TOOLONG;
   output STAT_RX_TOTAL_GOOD_PACKETS;
   output STAT_RX_TRUNCATED;
   output STAT_RX_UNICAST;
   output STAT_RX_USER_PAUSE;
   output STAT_RX_VLAN;
   output STAT_TX_BAD_FCS;
   output STAT_TX_BROADCAST;
   output STAT_TX_FRAME_ERROR;
   output STAT_TX_LOCAL_FAULT;
   output STAT_TX_MULTICAST;
   output STAT_TX_PACKET_1024_1518_BYTES;
   output STAT_TX_PACKET_128_255_BYTES;
   output STAT_TX_PACKET_1519_1522_BYTES;
   output STAT_TX_PACKET_1523_1548_BYTES;
   output STAT_TX_PACKET_1549_2047_BYTES;
   output STAT_TX_PACKET_2048_4095_BYTES;
   output STAT_TX_PACKET_256_511_BYTES;
   output STAT_TX_PACKET_4096_8191_BYTES;
   output STAT_TX_PACKET_512_1023_BYTES;
   output STAT_TX_PACKET_64_BYTES;
   output STAT_TX_PACKET_65_127_BYTES;
   output STAT_TX_PACKET_8192_9215_BYTES;
   output STAT_TX_PACKET_LARGE;
   output STAT_TX_PACKET_SMALL;
   output STAT_TX_PAUSE;
   output STAT_TX_PTP_FIFO_READ_ERROR;
   output STAT_TX_PTP_FIFO_WRITE_ERROR;
   output STAT_TX_TOTAL_GOOD_PACKETS;
   output STAT_TX_TOTAL_PACKETS;
   output STAT_TX_UNICAST;
   output STAT_TX_USER_PAUSE;
   output STAT_TX_VLAN;
   output TX_OVFOUT;
   output TX_PTP_TSTAMP_VALID_OUT;
   output TX_RDYOUT;
   output TX_UNFOUT;
   output [127:0] RX_DATAOUT0;
   output [127:0] RX_DATAOUT1;
   output [127:0] RX_DATAOUT2;
   output [127:0] RX_DATAOUT3;
   output [13:0] STAT_RX_TOTAL_GOOD_BYTES;
   output [13:0] STAT_TX_TOTAL_GOOD_BYTES;
   output [15:0] DRP_DO;
   output [15:0] STAT_RX_PAUSE_QUANTA0;
   output [15:0] STAT_RX_PAUSE_QUANTA1;
   output [15:0] STAT_RX_PAUSE_QUANTA2;
   output [15:0] STAT_RX_PAUSE_QUANTA3;
   output [15:0] STAT_RX_PAUSE_QUANTA4;
   output [15:0] STAT_RX_PAUSE_QUANTA5;
   output [15:0] STAT_RX_PAUSE_QUANTA6;
   output [15:0] STAT_RX_PAUSE_QUANTA7;
   output [15:0] STAT_RX_PAUSE_QUANTA8;
   output [15:0] TX_PTP_TSTAMP_TAG_OUT;
   output [15:0] TX_SERDES_ALT_DATA0;
   output [15:0] TX_SERDES_ALT_DATA1;
   output [15:0] TX_SERDES_ALT_DATA2;
   output [15:0] TX_SERDES_ALT_DATA3;
   output [19:0] STAT_RX_BLOCK_LOCK;
   output [19:0] STAT_RX_MF_ERR;
   output [19:0] STAT_RX_MF_LEN_ERR;
   output [19:0] STAT_RX_MF_REPEAT_ERR;
   output [19:0] STAT_RX_SYNCED;
   output [19:0] STAT_RX_SYNCED_ERR;
   output [19:0] STAT_RX_VL_DEMUXED;
   output [2:0] STAT_RX_TEST_PATTERN_MISMATCH;
   output [31:0] TX_SERDES_DATA4;
   output [31:0] TX_SERDES_DATA5;
   output [31:0] TX_SERDES_DATA6;
   output [31:0] TX_SERDES_DATA7;
   output [31:0] TX_SERDES_DATA8;
   output [31:0] TX_SERDES_DATA9;
   output [3:0] RX_MTYOUT0;
   output [3:0] RX_MTYOUT1;
   output [3:0] RX_MTYOUT2;
   output [3:0] RX_MTYOUT3;
   output [3:0] STAT_RX_BAD_FCS;
   output [3:0] STAT_RX_FRAGMENT;
   output [3:0] STAT_RX_FRAMING_ERR_0;
   output [3:0] STAT_RX_FRAMING_ERR_1;
   output [3:0] STAT_RX_FRAMING_ERR_10;
   output [3:0] STAT_RX_FRAMING_ERR_11;
   output [3:0] STAT_RX_FRAMING_ERR_12;
   output [3:0] STAT_RX_FRAMING_ERR_13;
   output [3:0] STAT_RX_FRAMING_ERR_14;
   output [3:0] STAT_RX_FRAMING_ERR_15;
   output [3:0] STAT_RX_FRAMING_ERR_16;
   output [3:0] STAT_RX_FRAMING_ERR_17;
   output [3:0] STAT_RX_FRAMING_ERR_18;
   output [3:0] STAT_RX_FRAMING_ERR_19;
   output [3:0] STAT_RX_FRAMING_ERR_2;
   output [3:0] STAT_RX_FRAMING_ERR_3;
   output [3:0] STAT_RX_FRAMING_ERR_4;
   output [3:0] STAT_RX_FRAMING_ERR_5;
   output [3:0] STAT_RX_FRAMING_ERR_6;
   output [3:0] STAT_RX_FRAMING_ERR_7;
   output [3:0] STAT_RX_FRAMING_ERR_8;
   output [3:0] STAT_RX_FRAMING_ERR_9;
   output [3:0] STAT_RX_PACKET_SMALL;
   output [3:0] STAT_RX_STOMPED_FCS;
   output [3:0] STAT_RX_TOTAL_PACKETS;
   output [3:0] STAT_RX_UNDERSIZE;
   output [4:0] RX_PTP_PCSLANE_OUT;
   output [4:0] STAT_RX_VL_NUMBER_0;
   output [4:0] STAT_RX_VL_NUMBER_1;
   output [4:0] STAT_RX_VL_NUMBER_10;
   output [4:0] STAT_RX_VL_NUMBER_11;
   output [4:0] STAT_RX_VL_NUMBER_12;
   output [4:0] STAT_RX_VL_NUMBER_13;
   output [4:0] STAT_RX_VL_NUMBER_14;
   output [4:0] STAT_RX_VL_NUMBER_15;
   output [4:0] STAT_RX_VL_NUMBER_16;
   output [4:0] STAT_RX_VL_NUMBER_17;
   output [4:0] STAT_RX_VL_NUMBER_18;
   output [4:0] STAT_RX_VL_NUMBER_19;
   output [4:0] STAT_RX_VL_NUMBER_2;
   output [4:0] STAT_RX_VL_NUMBER_3;
   output [4:0] STAT_RX_VL_NUMBER_4;
   output [4:0] STAT_RX_VL_NUMBER_5;
   output [4:0] STAT_RX_VL_NUMBER_6;
   output [4:0] STAT_RX_VL_NUMBER_7;
   output [4:0] STAT_RX_VL_NUMBER_8;
   output [4:0] STAT_RX_VL_NUMBER_9;
   output [4:0] TX_PTP_PCSLANE_OUT;
   output [63:0] TX_SERDES_DATA0;
   output [63:0] TX_SERDES_DATA1;
   output [63:0] TX_SERDES_DATA2;
   output [63:0] TX_SERDES_DATA3;
   output [6:0] RX_LANE_ALIGNER_FILL_0;
   output [6:0] RX_LANE_ALIGNER_FILL_1;
   output [6:0] RX_LANE_ALIGNER_FILL_10;
   output [6:0] RX_LANE_ALIGNER_FILL_11;
   output [6:0] RX_LANE_ALIGNER_FILL_12;
   output [6:0] RX_LANE_ALIGNER_FILL_13;
   output [6:0] RX_LANE_ALIGNER_FILL_14;
   output [6:0] RX_LANE_ALIGNER_FILL_15;
   output [6:0] RX_LANE_ALIGNER_FILL_16;
   output [6:0] RX_LANE_ALIGNER_FILL_17;
   output [6:0] RX_LANE_ALIGNER_FILL_18;
   output [6:0] RX_LANE_ALIGNER_FILL_19;
   output [6:0] RX_LANE_ALIGNER_FILL_2;
   output [6:0] RX_LANE_ALIGNER_FILL_3;
   output [6:0] RX_LANE_ALIGNER_FILL_4;
   output [6:0] RX_LANE_ALIGNER_FILL_5;
   output [6:0] RX_LANE_ALIGNER_FILL_6;
   output [6:0] RX_LANE_ALIGNER_FILL_7;
   output [6:0] RX_LANE_ALIGNER_FILL_8;
   output [6:0] RX_LANE_ALIGNER_FILL_9;
   output [6:0] STAT_RX_BAD_CODE;
   output [6:0] STAT_TX_TOTAL_BYTES;
   output [79:0] RX_PTP_TSTAMP_OUT;
   output [79:0] TX_PTP_TSTAMP_OUT;
   output [7:0] STAT_RX_LANE0_VLM_BIP7;
   output [7:0] STAT_RX_TOTAL_BYTES;
   output [8:0] STAT_RX_PAUSE_REQ;
   output [8:0] STAT_RX_PAUSE_VALID;
   output [8:0] STAT_TX_PAUSE_VALID;
   input CTL_CAUI4_MODE;
   input CTL_RX_CHECK_ETYPE_GCP;
   input CTL_RX_CHECK_ETYPE_GPP;
   input CTL_RX_CHECK_ETYPE_PCP;
   input CTL_RX_CHECK_ETYPE_PPP;
   input CTL_RX_CHECK_MCAST_GCP;
   input CTL_RX_CHECK_MCAST_GPP;
   input CTL_RX_CHECK_MCAST_PCP;
   input CTL_RX_CHECK_MCAST_PPP;
   input CTL_RX_CHECK_OPCODE_GCP;
   input CTL_RX_CHECK_OPCODE_GPP;
   input CTL_RX_CHECK_OPCODE_PCP;
   input CTL_RX_CHECK_OPCODE_PPP;
   input CTL_RX_CHECK_SA_GCP;
   input CTL_RX_CHECK_SA_GPP;
   input CTL_RX_CHECK_SA_PCP;
   input CTL_RX_CHECK_SA_PPP;
   input CTL_RX_CHECK_UCAST_GCP;
   input CTL_RX_CHECK_UCAST_GPP;
   input CTL_RX_CHECK_UCAST_PCP;
   input CTL_RX_CHECK_UCAST_PPP;
   input CTL_RX_ENABLE;
   input CTL_RX_ENABLE_GCP;
   input CTL_RX_ENABLE_GPP;
   input CTL_RX_ENABLE_PCP;
   input CTL_RX_ENABLE_PPP;
   input CTL_RX_FORCE_RESYNC;
   input CTL_RX_TEST_PATTERN;
   input CTL_TX_ENABLE;
   input CTL_TX_LANE0_VLM_BIP7_OVERRIDE;
   input CTL_TX_PTP_VLANE_ADJUST_MODE;
   input CTL_TX_RESEND_PAUSE;
   input CTL_TX_SEND_IDLE;
   input CTL_TX_SEND_RFI;
   input CTL_TX_TEST_PATTERN;
   input DRP_CLK;
   input DRP_EN;
   input DRP_WE;
   input RX_CLK;
   input RX_RESET;
   input TX_CLK;
   input TX_ENAIN0;
   input TX_ENAIN1;
   input TX_ENAIN2;
   input TX_ENAIN3;
   input TX_EOPIN0;
   input TX_EOPIN1;
   input TX_EOPIN2;
   input TX_EOPIN3;
   input TX_ERRIN0;
   input TX_ERRIN1;
   input TX_ERRIN2;
   input TX_ERRIN3;
   input TX_PTP_UPD_CHKSUM_IN;
   input TX_RESET;
   input TX_SOPIN0;
   input TX_SOPIN1;
   input TX_SOPIN2;
   input TX_SOPIN3;
   input [127:0] TX_DATAIN0;
   input [127:0] TX_DATAIN1;
   input [127:0] TX_DATAIN2;
   input [127:0] TX_DATAIN3;
   input [15:0] CTL_TX_PAUSE_QUANTA0;
   input [15:0] CTL_TX_PAUSE_QUANTA1;
   input [15:0] CTL_TX_PAUSE_QUANTA2;
   input [15:0] CTL_TX_PAUSE_QUANTA3;
   input [15:0] CTL_TX_PAUSE_QUANTA4;
   input [15:0] CTL_TX_PAUSE_QUANTA5;
   input [15:0] CTL_TX_PAUSE_QUANTA6;
   input [15:0] CTL_TX_PAUSE_QUANTA7;
   input [15:0] CTL_TX_PAUSE_QUANTA8;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER0;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER1;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER2;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER3;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER4;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER5;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER6;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER7;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER8;
   input [15:0] DRP_DI;
   input [15:0] RX_SERDES_ALT_DATA0;
   input [15:0] RX_SERDES_ALT_DATA1;
   input [15:0] RX_SERDES_ALT_DATA2;
   input [15:0] RX_SERDES_ALT_DATA3;
   input [15:0] TX_PTP_CHKSUM_OFFSET_IN;
   input [15:0] TX_PTP_TAG_FIELD_IN;
   input [15:0] TX_PTP_TSTAMP_OFFSET_IN;
   input [1:0] TX_PTP_1588OP_IN;
   input [31:0] RX_SERDES_DATA4;
   input [31:0] RX_SERDES_DATA5;
   input [31:0] RX_SERDES_DATA6;
   input [31:0] RX_SERDES_DATA7;
   input [31:0] RX_SERDES_DATA8;
   input [31:0] RX_SERDES_DATA9;
   input [3:0] TX_MTYIN0;
   input [3:0] TX_MTYIN1;
   input [3:0] TX_MTYIN2;
   input [3:0] TX_MTYIN3;
   input [63:0] RX_SERDES_DATA0;
   input [63:0] RX_SERDES_DATA1;
   input [63:0] RX_SERDES_DATA2;
   input [63:0] RX_SERDES_DATA3;
   input [63:0] TX_PTP_RXTSTAMP_IN;
   input [79:0] CTL_RX_SYSTEMTIMERIN;
   input [79:0] CTL_TX_SYSTEMTIMERIN;
   input [7:0] CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE;
   input [8:0] CTL_RX_PAUSE_ACK;
   input [8:0] CTL_RX_PAUSE_ENABLE;
   input [8:0] CTL_TX_PAUSE_ENABLE;
   input [8:0] CTL_TX_PAUSE_REQ;
   input [9:0] DRP_ADDR;
   input [9:0] RX_SERDES_CLK;
   input [9:0] RX_SERDES_RESET;
endmodule

///// component CMACE4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CMACE4 (
  DRP_DO,
  DRP_RDY,
  RSFEC_BYPASS_RX_DOUT,
  RSFEC_BYPASS_RX_DOUT_CW_START,
  RSFEC_BYPASS_RX_DOUT_VALID,
  RSFEC_BYPASS_TX_DOUT,
  RSFEC_BYPASS_TX_DOUT_CW_START,
  RSFEC_BYPASS_TX_DOUT_VALID,
  RX_DATAOUT0,
  RX_DATAOUT1,
  RX_DATAOUT2,
  RX_DATAOUT3,
  RX_ENAOUT0,
  RX_ENAOUT1,
  RX_ENAOUT2,
  RX_ENAOUT3,
  RX_EOPOUT0,
  RX_EOPOUT1,
  RX_EOPOUT2,
  RX_EOPOUT3,
  RX_ERROUT0,
  RX_ERROUT1,
  RX_ERROUT2,
  RX_ERROUT3,
  RX_LANE_ALIGNER_FILL_0,
  RX_LANE_ALIGNER_FILL_1,
  RX_LANE_ALIGNER_FILL_10,
  RX_LANE_ALIGNER_FILL_11,
  RX_LANE_ALIGNER_FILL_12,
  RX_LANE_ALIGNER_FILL_13,
  RX_LANE_ALIGNER_FILL_14,
  RX_LANE_ALIGNER_FILL_15,
  RX_LANE_ALIGNER_FILL_16,
  RX_LANE_ALIGNER_FILL_17,
  RX_LANE_ALIGNER_FILL_18,
  RX_LANE_ALIGNER_FILL_19,
  RX_LANE_ALIGNER_FILL_2,
  RX_LANE_ALIGNER_FILL_3,
  RX_LANE_ALIGNER_FILL_4,
  RX_LANE_ALIGNER_FILL_5,
  RX_LANE_ALIGNER_FILL_6,
  RX_LANE_ALIGNER_FILL_7,
  RX_LANE_ALIGNER_FILL_8,
  RX_LANE_ALIGNER_FILL_9,
  RX_MTYOUT0,
  RX_MTYOUT1,
  RX_MTYOUT2,
  RX_MTYOUT3,
  RX_OTN_BIP8_0,
  RX_OTN_BIP8_1,
  RX_OTN_BIP8_2,
  RX_OTN_BIP8_3,
  RX_OTN_BIP8_4,
  RX_OTN_DATA_0,
  RX_OTN_DATA_1,
  RX_OTN_DATA_2,
  RX_OTN_DATA_3,
  RX_OTN_DATA_4,
  RX_OTN_ENA,
  RX_OTN_LANE0,
  RX_OTN_VLMARKER,
  RX_PREOUT,
  RX_PTP_PCSLANE_OUT,
  RX_PTP_TSTAMP_OUT,
  RX_SOPOUT0,
  RX_SOPOUT1,
  RX_SOPOUT2,
  RX_SOPOUT3,
  STAT_RX_ALIGNED,
  STAT_RX_ALIGNED_ERR,
  STAT_RX_BAD_CODE,
  STAT_RX_BAD_FCS,
  STAT_RX_BAD_PREAMBLE,
  STAT_RX_BAD_SFD,
  STAT_RX_BIP_ERR_0,
  STAT_RX_BIP_ERR_1,
  STAT_RX_BIP_ERR_10,
  STAT_RX_BIP_ERR_11,
  STAT_RX_BIP_ERR_12,
  STAT_RX_BIP_ERR_13,
  STAT_RX_BIP_ERR_14,
  STAT_RX_BIP_ERR_15,
  STAT_RX_BIP_ERR_16,
  STAT_RX_BIP_ERR_17,
  STAT_RX_BIP_ERR_18,
  STAT_RX_BIP_ERR_19,
  STAT_RX_BIP_ERR_2,
  STAT_RX_BIP_ERR_3,
  STAT_RX_BIP_ERR_4,
  STAT_RX_BIP_ERR_5,
  STAT_RX_BIP_ERR_6,
  STAT_RX_BIP_ERR_7,
  STAT_RX_BIP_ERR_8,
  STAT_RX_BIP_ERR_9,
  STAT_RX_BLOCK_LOCK,
  STAT_RX_BROADCAST,
  STAT_RX_FRAGMENT,
  STAT_RX_FRAMING_ERR_0,
  STAT_RX_FRAMING_ERR_1,
  STAT_RX_FRAMING_ERR_10,
  STAT_RX_FRAMING_ERR_11,
  STAT_RX_FRAMING_ERR_12,
  STAT_RX_FRAMING_ERR_13,
  STAT_RX_FRAMING_ERR_14,
  STAT_RX_FRAMING_ERR_15,
  STAT_RX_FRAMING_ERR_16,
  STAT_RX_FRAMING_ERR_17,
  STAT_RX_FRAMING_ERR_18,
  STAT_RX_FRAMING_ERR_19,
  STAT_RX_FRAMING_ERR_2,
  STAT_RX_FRAMING_ERR_3,
  STAT_RX_FRAMING_ERR_4,
  STAT_RX_FRAMING_ERR_5,
  STAT_RX_FRAMING_ERR_6,
  STAT_RX_FRAMING_ERR_7,
  STAT_RX_FRAMING_ERR_8,
  STAT_RX_FRAMING_ERR_9,
  STAT_RX_FRAMING_ERR_VALID_0,
  STAT_RX_FRAMING_ERR_VALID_1,
  STAT_RX_FRAMING_ERR_VALID_10,
  STAT_RX_FRAMING_ERR_VALID_11,
  STAT_RX_FRAMING_ERR_VALID_12,
  STAT_RX_FRAMING_ERR_VALID_13,
  STAT_RX_FRAMING_ERR_VALID_14,
  STAT_RX_FRAMING_ERR_VALID_15,
  STAT_RX_FRAMING_ERR_VALID_16,
  STAT_RX_FRAMING_ERR_VALID_17,
  STAT_RX_FRAMING_ERR_VALID_18,
  STAT_RX_FRAMING_ERR_VALID_19,
  STAT_RX_FRAMING_ERR_VALID_2,
  STAT_RX_FRAMING_ERR_VALID_3,
  STAT_RX_FRAMING_ERR_VALID_4,
  STAT_RX_FRAMING_ERR_VALID_5,
  STAT_RX_FRAMING_ERR_VALID_6,
  STAT_RX_FRAMING_ERR_VALID_7,
  STAT_RX_FRAMING_ERR_VALID_8,
  STAT_RX_FRAMING_ERR_VALID_9,
  STAT_RX_GOT_SIGNAL_OS,
  STAT_RX_HI_BER,
  STAT_RX_INRANGEERR,
  STAT_RX_INTERNAL_LOCAL_FAULT,
  STAT_RX_JABBER,
  STAT_RX_LANE0_VLM_BIP7,
  STAT_RX_LANE0_VLM_BIP7_VALID,
  STAT_RX_LOCAL_FAULT,
  STAT_RX_MF_ERR,
  STAT_RX_MF_LEN_ERR,
  STAT_RX_MF_REPEAT_ERR,
  STAT_RX_MISALIGNED,
  STAT_RX_MULTICAST,
  STAT_RX_OVERSIZE,
  STAT_RX_PACKET_1024_1518_BYTES,
  STAT_RX_PACKET_128_255_BYTES,
  STAT_RX_PACKET_1519_1522_BYTES,
  STAT_RX_PACKET_1523_1548_BYTES,
  STAT_RX_PACKET_1549_2047_BYTES,
  STAT_RX_PACKET_2048_4095_BYTES,
  STAT_RX_PACKET_256_511_BYTES,
  STAT_RX_PACKET_4096_8191_BYTES,
  STAT_RX_PACKET_512_1023_BYTES,
  STAT_RX_PACKET_64_BYTES,
  STAT_RX_PACKET_65_127_BYTES,
  STAT_RX_PACKET_8192_9215_BYTES,
  STAT_RX_PACKET_BAD_FCS,
  STAT_RX_PACKET_LARGE,
  STAT_RX_PACKET_SMALL,
  STAT_RX_PAUSE,
  STAT_RX_PAUSE_QUANTA0,
  STAT_RX_PAUSE_QUANTA1,
  STAT_RX_PAUSE_QUANTA2,
  STAT_RX_PAUSE_QUANTA3,
  STAT_RX_PAUSE_QUANTA4,
  STAT_RX_PAUSE_QUANTA5,
  STAT_RX_PAUSE_QUANTA6,
  STAT_RX_PAUSE_QUANTA7,
  STAT_RX_PAUSE_QUANTA8,
  STAT_RX_PAUSE_REQ,
  STAT_RX_PAUSE_VALID,
  STAT_RX_RECEIVED_LOCAL_FAULT,
  STAT_RX_REMOTE_FAULT,
  STAT_RX_RSFEC_AM_LOCK0,
  STAT_RX_RSFEC_AM_LOCK1,
  STAT_RX_RSFEC_AM_LOCK2,
  STAT_RX_RSFEC_AM_LOCK3,
  STAT_RX_RSFEC_CORRECTED_CW_INC,
  STAT_RX_RSFEC_CW_INC,
  STAT_RX_RSFEC_ERR_COUNT0_INC,
  STAT_RX_RSFEC_ERR_COUNT1_INC,
  STAT_RX_RSFEC_ERR_COUNT2_INC,
  STAT_RX_RSFEC_ERR_COUNT3_INC,
  STAT_RX_RSFEC_HI_SER,
  STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS,
  STAT_RX_RSFEC_LANE_FILL_0,
  STAT_RX_RSFEC_LANE_FILL_1,
  STAT_RX_RSFEC_LANE_FILL_2,
  STAT_RX_RSFEC_LANE_FILL_3,
  STAT_RX_RSFEC_LANE_MAPPING,
  STAT_RX_RSFEC_RSVD,
  STAT_RX_RSFEC_UNCORRECTED_CW_INC,
  STAT_RX_STATUS,
  STAT_RX_STOMPED_FCS,
  STAT_RX_SYNCED,
  STAT_RX_SYNCED_ERR,
  STAT_RX_TEST_PATTERN_MISMATCH,
  STAT_RX_TOOLONG,
  STAT_RX_TOTAL_BYTES,
  STAT_RX_TOTAL_GOOD_BYTES,
  STAT_RX_TOTAL_GOOD_PACKETS,
  STAT_RX_TOTAL_PACKETS,
  STAT_RX_TRUNCATED,
  STAT_RX_UNDERSIZE,
  STAT_RX_UNICAST,
  STAT_RX_USER_PAUSE,
  STAT_RX_VLAN,
  STAT_RX_VL_DEMUXED,
  STAT_RX_VL_NUMBER_0,
  STAT_RX_VL_NUMBER_1,
  STAT_RX_VL_NUMBER_10,
  STAT_RX_VL_NUMBER_11,
  STAT_RX_VL_NUMBER_12,
  STAT_RX_VL_NUMBER_13,
  STAT_RX_VL_NUMBER_14,
  STAT_RX_VL_NUMBER_15,
  STAT_RX_VL_NUMBER_16,
  STAT_RX_VL_NUMBER_17,
  STAT_RX_VL_NUMBER_18,
  STAT_RX_VL_NUMBER_19,
  STAT_RX_VL_NUMBER_2,
  STAT_RX_VL_NUMBER_3,
  STAT_RX_VL_NUMBER_4,
  STAT_RX_VL_NUMBER_5,
  STAT_RX_VL_NUMBER_6,
  STAT_RX_VL_NUMBER_7,
  STAT_RX_VL_NUMBER_8,
  STAT_RX_VL_NUMBER_9,
  STAT_TX_BAD_FCS,
  STAT_TX_BROADCAST,
  STAT_TX_FRAME_ERROR,
  STAT_TX_LOCAL_FAULT,
  STAT_TX_MULTICAST,
  STAT_TX_PACKET_1024_1518_BYTES,
  STAT_TX_PACKET_128_255_BYTES,
  STAT_TX_PACKET_1519_1522_BYTES,
  STAT_TX_PACKET_1523_1548_BYTES,
  STAT_TX_PACKET_1549_2047_BYTES,
  STAT_TX_PACKET_2048_4095_BYTES,
  STAT_TX_PACKET_256_511_BYTES,
  STAT_TX_PACKET_4096_8191_BYTES,
  STAT_TX_PACKET_512_1023_BYTES,
  STAT_TX_PACKET_64_BYTES,
  STAT_TX_PACKET_65_127_BYTES,
  STAT_TX_PACKET_8192_9215_BYTES,
  STAT_TX_PACKET_LARGE,
  STAT_TX_PACKET_SMALL,
  STAT_TX_PAUSE,
  STAT_TX_PAUSE_VALID,
  STAT_TX_PTP_FIFO_READ_ERROR,
  STAT_TX_PTP_FIFO_WRITE_ERROR,
  STAT_TX_TOTAL_BYTES,
  STAT_TX_TOTAL_GOOD_BYTES,
  STAT_TX_TOTAL_GOOD_PACKETS,
  STAT_TX_TOTAL_PACKETS,
  STAT_TX_UNICAST,
  STAT_TX_USER_PAUSE,
  STAT_TX_VLAN,
  TX_OVFOUT,
  TX_PTP_PCSLANE_OUT,
  TX_PTP_TSTAMP_OUT,
  TX_PTP_TSTAMP_TAG_OUT,
  TX_PTP_TSTAMP_VALID_OUT,
  TX_RDYOUT,
  TX_SERDES_ALT_DATA0,
  TX_SERDES_ALT_DATA1,
  TX_SERDES_ALT_DATA2,
  TX_SERDES_ALT_DATA3,
  TX_SERDES_DATA0,
  TX_SERDES_DATA1,
  TX_SERDES_DATA2,
  TX_SERDES_DATA3,
  TX_SERDES_DATA4,
  TX_SERDES_DATA5,
  TX_SERDES_DATA6,
  TX_SERDES_DATA7,
  TX_SERDES_DATA8,
  TX_SERDES_DATA9,
  TX_UNFOUT,
  CTL_CAUI4_MODE,
  CTL_RSFEC_ENABLE_TRANSCODER_BYPASS_MODE,
  CTL_RSFEC_IEEE_ERROR_INDICATION_MODE,
  CTL_RX_CHECK_ETYPE_GCP,
  CTL_RX_CHECK_ETYPE_GPP,
  CTL_RX_CHECK_ETYPE_PCP,
  CTL_RX_CHECK_ETYPE_PPP,
  CTL_RX_CHECK_MCAST_GCP,
  CTL_RX_CHECK_MCAST_GPP,
  CTL_RX_CHECK_MCAST_PCP,
  CTL_RX_CHECK_MCAST_PPP,
  CTL_RX_CHECK_OPCODE_GCP,
  CTL_RX_CHECK_OPCODE_GPP,
  CTL_RX_CHECK_OPCODE_PCP,
  CTL_RX_CHECK_OPCODE_PPP,
  CTL_RX_CHECK_SA_GCP,
  CTL_RX_CHECK_SA_GPP,
  CTL_RX_CHECK_SA_PCP,
  CTL_RX_CHECK_SA_PPP,
  CTL_RX_CHECK_UCAST_GCP,
  CTL_RX_CHECK_UCAST_GPP,
  CTL_RX_CHECK_UCAST_PCP,
  CTL_RX_CHECK_UCAST_PPP,
  CTL_RX_ENABLE,
  CTL_RX_ENABLE_GCP,
  CTL_RX_ENABLE_GPP,
  CTL_RX_ENABLE_PCP,
  CTL_RX_ENABLE_PPP,
  CTL_RX_FORCE_RESYNC,
  CTL_RX_PAUSE_ACK,
  CTL_RX_PAUSE_ENABLE,
  CTL_RX_RSFEC_ENABLE,
  CTL_RX_RSFEC_ENABLE_CORRECTION,
  CTL_RX_RSFEC_ENABLE_INDICATION,
  CTL_RX_SYSTEMTIMERIN,
  CTL_RX_TEST_PATTERN,
  CTL_TX_ENABLE,
  CTL_TX_LANE0_VLM_BIP7_OVERRIDE,
  CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE,
  CTL_TX_PAUSE_ENABLE,
  CTL_TX_PAUSE_QUANTA0,
  CTL_TX_PAUSE_QUANTA1,
  CTL_TX_PAUSE_QUANTA2,
  CTL_TX_PAUSE_QUANTA3,
  CTL_TX_PAUSE_QUANTA4,
  CTL_TX_PAUSE_QUANTA5,
  CTL_TX_PAUSE_QUANTA6,
  CTL_TX_PAUSE_QUANTA7,
  CTL_TX_PAUSE_QUANTA8,
  CTL_TX_PAUSE_REFRESH_TIMER0,
  CTL_TX_PAUSE_REFRESH_TIMER1,
  CTL_TX_PAUSE_REFRESH_TIMER2,
  CTL_TX_PAUSE_REFRESH_TIMER3,
  CTL_TX_PAUSE_REFRESH_TIMER4,
  CTL_TX_PAUSE_REFRESH_TIMER5,
  CTL_TX_PAUSE_REFRESH_TIMER6,
  CTL_TX_PAUSE_REFRESH_TIMER7,
  CTL_TX_PAUSE_REFRESH_TIMER8,
  CTL_TX_PAUSE_REQ,
  CTL_TX_PTP_VLANE_ADJUST_MODE,
  CTL_TX_RESEND_PAUSE,
  CTL_TX_RSFEC_ENABLE,
  CTL_TX_SEND_IDLE,
  CTL_TX_SEND_LFI,
  CTL_TX_SEND_RFI,
  CTL_TX_SYSTEMTIMERIN,
  CTL_TX_TEST_PATTERN,
  DRP_ADDR,
  DRP_CLK,
  DRP_DI,
  DRP_EN,
  DRP_WE,
  RSFEC_BYPASS_RX_DIN,
  RSFEC_BYPASS_RX_DIN_CW_START,
  RSFEC_BYPASS_TX_DIN,
  RSFEC_BYPASS_TX_DIN_CW_START,
  RX_CLK,
  RX_RESET,
  RX_SERDES_ALT_DATA0,
  RX_SERDES_ALT_DATA1,
  RX_SERDES_ALT_DATA2,
  RX_SERDES_ALT_DATA3,
  RX_SERDES_CLK,
  RX_SERDES_DATA0,
  RX_SERDES_DATA1,
  RX_SERDES_DATA2,
  RX_SERDES_DATA3,
  RX_SERDES_DATA4,
  RX_SERDES_DATA5,
  RX_SERDES_DATA6,
  RX_SERDES_DATA7,
  RX_SERDES_DATA8,
  RX_SERDES_DATA9,
  RX_SERDES_RESET,
  TX_CLK,
  TX_DATAIN0,
  TX_DATAIN1,
  TX_DATAIN2,
  TX_DATAIN3,
  TX_ENAIN0,
  TX_ENAIN1,
  TX_ENAIN2,
  TX_ENAIN3,
  TX_EOPIN0,
  TX_EOPIN1,
  TX_EOPIN2,
  TX_EOPIN3,
  TX_ERRIN0,
  TX_ERRIN1,
  TX_ERRIN2,
  TX_ERRIN3,
  TX_MTYIN0,
  TX_MTYIN1,
  TX_MTYIN2,
  TX_MTYIN3,
  TX_PREIN,
  TX_PTP_1588OP_IN,
  TX_PTP_CHKSUM_OFFSET_IN,
  TX_PTP_RXTSTAMP_IN,
  TX_PTP_TAG_FIELD_IN,
  TX_PTP_TSTAMP_OFFSET_IN,
  TX_PTP_UPD_CHKSUM_IN,
  TX_RESET,
  TX_SOPIN0,
  TX_SOPIN1,
  TX_SOPIN2,
  TX_SOPIN3
);
  parameter CTL_PTP_TRANSPCLK_MODE = "FALSE";
  parameter CTL_RX_CHECK_ACK = "TRUE";
  parameter CTL_RX_CHECK_PREAMBLE = "FALSE";
  parameter CTL_RX_CHECK_SFD = "FALSE";
  parameter CTL_RX_DELETE_FCS = "TRUE";
  parameter [15:0] CTL_RX_ETYPE_GCP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_GPP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_PCP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_PPP = 16'h8808;
  parameter CTL_RX_FORWARD_CONTROL = "FALSE";
  parameter CTL_RX_IGNORE_FCS = "FALSE";
  parameter [14:0] CTL_RX_MAX_PACKET_LEN = 15'h2580;
  parameter [7:0] CTL_RX_MIN_PACKET_LEN = 8'h40;
  parameter [15:0] CTL_RX_OPCODE_GPP = 16'h0001;
  parameter [15:0] CTL_RX_OPCODE_MAX_GCP = 16'hFFFF;
  parameter [15:0] CTL_RX_OPCODE_MAX_PCP = 16'hFFFF;
  parameter [15:0] CTL_RX_OPCODE_MIN_GCP = 16'h0000;
  parameter [15:0] CTL_RX_OPCODE_MIN_PCP = 16'h0000;
  parameter [15:0] CTL_RX_OPCODE_PPP = 16'h0001;
  parameter [47:0] CTL_RX_PAUSE_DA_MCAST = 48'h0180C2000001;
  parameter [47:0] CTL_RX_PAUSE_DA_UCAST = 48'h000000000000;
  parameter [47:0] CTL_RX_PAUSE_SA = 48'h000000000000;
  parameter CTL_RX_PROCESS_LFI = "FALSE";
  parameter [8:0] CTL_RX_RSFEC_AM_THRESHOLD = 9'h046;
  parameter [1:0] CTL_RX_RSFEC_FILL_ADJUST = 2'h0;
  parameter [15:0] CTL_RX_VL_LENGTH_MINUS1 = 16'h3FFF;
  parameter [63:0] CTL_RX_VL_MARKER_ID0 = 64'hC16821003E97DE00;
  parameter [63:0] CTL_RX_VL_MARKER_ID1 = 64'h9D718E00628E7100;
  parameter [63:0] CTL_RX_VL_MARKER_ID10 = 64'hFD6C990002936600;
  parameter [63:0] CTL_RX_VL_MARKER_ID11 = 64'hB9915500466EAA00;
  parameter [63:0] CTL_RX_VL_MARKER_ID12 = 64'h5CB9B200A3464D00;
  parameter [63:0] CTL_RX_VL_MARKER_ID13 = 64'h1AF8BD00E5074200;
  parameter [63:0] CTL_RX_VL_MARKER_ID14 = 64'h83C7CA007C383500;
  parameter [63:0] CTL_RX_VL_MARKER_ID15 = 64'h3536CD00CAC93200;
  parameter [63:0] CTL_RX_VL_MARKER_ID16 = 64'hC4314C003BCEB300;
  parameter [63:0] CTL_RX_VL_MARKER_ID17 = 64'hADD6B70052294800;
  parameter [63:0] CTL_RX_VL_MARKER_ID18 = 64'h5F662A00A099D500;
  parameter [63:0] CTL_RX_VL_MARKER_ID19 = 64'hC0F0E5003F0F1A00;
  parameter [63:0] CTL_RX_VL_MARKER_ID2 = 64'h594BE800A6B41700;
  parameter [63:0] CTL_RX_VL_MARKER_ID3 = 64'h4D957B00B26A8400;
  parameter [63:0] CTL_RX_VL_MARKER_ID4 = 64'hF50709000AF8F600;
  parameter [63:0] CTL_RX_VL_MARKER_ID5 = 64'hDD14C20022EB3D00;
  parameter [63:0] CTL_RX_VL_MARKER_ID6 = 64'h9A4A260065B5D900;
  parameter [63:0] CTL_RX_VL_MARKER_ID7 = 64'h7B45660084BA9900;
  parameter [63:0] CTL_RX_VL_MARKER_ID8 = 64'hA02476005FDB8900;
  parameter [63:0] CTL_RX_VL_MARKER_ID9 = 64'h68C9FB0097360400;
  parameter CTL_TEST_MODE_PIN_CHAR = "FALSE";
  parameter CTL_TX_CUSTOM_PREAMBLE_ENABLE = "FALSE";
  parameter [47:0] CTL_TX_DA_GPP = 48'h0180C2000001;
  parameter [47:0] CTL_TX_DA_PPP = 48'h0180C2000001;
  parameter [15:0] CTL_TX_ETHERTYPE_GPP = 16'h8808;
  parameter [15:0] CTL_TX_ETHERTYPE_PPP = 16'h8808;
  parameter CTL_TX_FCS_INS_ENABLE = "TRUE";
  parameter CTL_TX_IGNORE_FCS = "FALSE";
  parameter [3:0] CTL_TX_IPG_VALUE = 4'hC;
  parameter [15:0] CTL_TX_OPCODE_GPP = 16'h0001;
  parameter [15:0] CTL_TX_OPCODE_PPP = 16'h0001;
  parameter CTL_TX_PTP_1STEP_ENABLE = "FALSE";
  parameter [10:0] CTL_TX_PTP_LATENCY_ADJUST = 11'h2C1;
  parameter [47:0] CTL_TX_SA_GPP = 48'h000000000000;
  parameter [47:0] CTL_TX_SA_PPP = 48'h000000000000;
  parameter [15:0] CTL_TX_VL_LENGTH_MINUS1 = 16'h3FFF;
  parameter [63:0] CTL_TX_VL_MARKER_ID0 = 64'hC16821003E97DE00;
  parameter [63:0] CTL_TX_VL_MARKER_ID1 = 64'h9D718E00628E7100;
  parameter [63:0] CTL_TX_VL_MARKER_ID10 = 64'hFD6C990002936600;
  parameter [63:0] CTL_TX_VL_MARKER_ID11 = 64'hB9915500466EAA00;
  parameter [63:0] CTL_TX_VL_MARKER_ID12 = 64'h5CB9B200A3464D00;
  parameter [63:0] CTL_TX_VL_MARKER_ID13 = 64'h1AF8BD00E5074200;
  parameter [63:0] CTL_TX_VL_MARKER_ID14 = 64'h83C7CA007C383500;
  parameter [63:0] CTL_TX_VL_MARKER_ID15 = 64'h3536CD00CAC93200;
  parameter [63:0] CTL_TX_VL_MARKER_ID16 = 64'hC4314C003BCEB300;
  parameter [63:0] CTL_TX_VL_MARKER_ID17 = 64'hADD6B70052294800;
  parameter [63:0] CTL_TX_VL_MARKER_ID18 = 64'h5F662A00A099D500;
  parameter [63:0] CTL_TX_VL_MARKER_ID19 = 64'hC0F0E5003F0F1A00;
  parameter [63:0] CTL_TX_VL_MARKER_ID2 = 64'h594BE800A6B41700;
  parameter [63:0] CTL_TX_VL_MARKER_ID3 = 64'h4D957B00B26A8400;
  parameter [63:0] CTL_TX_VL_MARKER_ID4 = 64'hF50709000AF8F600;
  parameter [63:0] CTL_TX_VL_MARKER_ID5 = 64'hDD14C20022EB3D00;
  parameter [63:0] CTL_TX_VL_MARKER_ID6 = 64'h9A4A260065B5D900;
  parameter [63:0] CTL_TX_VL_MARKER_ID7 = 64'h7B45660084BA9900;
  parameter [63:0] CTL_TX_VL_MARKER_ID8 = 64'hA02476005FDB8900;
  parameter [63:0] CTL_TX_VL_MARKER_ID9 = 64'h68C9FB0097360400;
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
   output DRP_RDY;
   output RSFEC_BYPASS_RX_DOUT_CW_START;
   output RSFEC_BYPASS_RX_DOUT_VALID;
   output RSFEC_BYPASS_TX_DOUT_CW_START;
   output RSFEC_BYPASS_TX_DOUT_VALID;
   output RX_ENAOUT0;
   output RX_ENAOUT1;
   output RX_ENAOUT2;
   output RX_ENAOUT3;
   output RX_EOPOUT0;
   output RX_EOPOUT1;
   output RX_EOPOUT2;
   output RX_EOPOUT3;
   output RX_ERROUT0;
   output RX_ERROUT1;
   output RX_ERROUT2;
   output RX_ERROUT3;
   output RX_OTN_ENA;
   output RX_OTN_LANE0;
   output RX_OTN_VLMARKER;
   output RX_SOPOUT0;
   output RX_SOPOUT1;
   output RX_SOPOUT2;
   output RX_SOPOUT3;
   output STAT_RX_ALIGNED;
   output STAT_RX_ALIGNED_ERR;
   output STAT_RX_BAD_PREAMBLE;
   output STAT_RX_BAD_SFD;
   output STAT_RX_BIP_ERR_0;
   output STAT_RX_BIP_ERR_1;
   output STAT_RX_BIP_ERR_10;
   output STAT_RX_BIP_ERR_11;
   output STAT_RX_BIP_ERR_12;
   output STAT_RX_BIP_ERR_13;
   output STAT_RX_BIP_ERR_14;
   output STAT_RX_BIP_ERR_15;
   output STAT_RX_BIP_ERR_16;
   output STAT_RX_BIP_ERR_17;
   output STAT_RX_BIP_ERR_18;
   output STAT_RX_BIP_ERR_19;
   output STAT_RX_BIP_ERR_2;
   output STAT_RX_BIP_ERR_3;
   output STAT_RX_BIP_ERR_4;
   output STAT_RX_BIP_ERR_5;
   output STAT_RX_BIP_ERR_6;
   output STAT_RX_BIP_ERR_7;
   output STAT_RX_BIP_ERR_8;
   output STAT_RX_BIP_ERR_9;
   output STAT_RX_BROADCAST;
   output STAT_RX_FRAMING_ERR_VALID_0;
   output STAT_RX_FRAMING_ERR_VALID_1;
   output STAT_RX_FRAMING_ERR_VALID_10;
   output STAT_RX_FRAMING_ERR_VALID_11;
   output STAT_RX_FRAMING_ERR_VALID_12;
   output STAT_RX_FRAMING_ERR_VALID_13;
   output STAT_RX_FRAMING_ERR_VALID_14;
   output STAT_RX_FRAMING_ERR_VALID_15;
   output STAT_RX_FRAMING_ERR_VALID_16;
   output STAT_RX_FRAMING_ERR_VALID_17;
   output STAT_RX_FRAMING_ERR_VALID_18;
   output STAT_RX_FRAMING_ERR_VALID_19;
   output STAT_RX_FRAMING_ERR_VALID_2;
   output STAT_RX_FRAMING_ERR_VALID_3;
   output STAT_RX_FRAMING_ERR_VALID_4;
   output STAT_RX_FRAMING_ERR_VALID_5;
   output STAT_RX_FRAMING_ERR_VALID_6;
   output STAT_RX_FRAMING_ERR_VALID_7;
   output STAT_RX_FRAMING_ERR_VALID_8;
   output STAT_RX_FRAMING_ERR_VALID_9;
   output STAT_RX_GOT_SIGNAL_OS;
   output STAT_RX_HI_BER;
   output STAT_RX_INRANGEERR;
   output STAT_RX_INTERNAL_LOCAL_FAULT;
   output STAT_RX_JABBER;
   output STAT_RX_LANE0_VLM_BIP7_VALID;
   output STAT_RX_LOCAL_FAULT;
   output STAT_RX_MISALIGNED;
   output STAT_RX_MULTICAST;
   output STAT_RX_OVERSIZE;
   output STAT_RX_PACKET_1024_1518_BYTES;
   output STAT_RX_PACKET_128_255_BYTES;
   output STAT_RX_PACKET_1519_1522_BYTES;
   output STAT_RX_PACKET_1523_1548_BYTES;
   output STAT_RX_PACKET_1549_2047_BYTES;
   output STAT_RX_PACKET_2048_4095_BYTES;
   output STAT_RX_PACKET_256_511_BYTES;
   output STAT_RX_PACKET_4096_8191_BYTES;
   output STAT_RX_PACKET_512_1023_BYTES;
   output STAT_RX_PACKET_64_BYTES;
   output STAT_RX_PACKET_65_127_BYTES;
   output STAT_RX_PACKET_8192_9215_BYTES;
   output STAT_RX_PACKET_BAD_FCS;
   output STAT_RX_PACKET_LARGE;
   output STAT_RX_PAUSE;
   output STAT_RX_RECEIVED_LOCAL_FAULT;
   output STAT_RX_REMOTE_FAULT;
   output STAT_RX_RSFEC_AM_LOCK0;
   output STAT_RX_RSFEC_AM_LOCK1;
   output STAT_RX_RSFEC_AM_LOCK2;
   output STAT_RX_RSFEC_AM_LOCK3;
   output STAT_RX_RSFEC_CORRECTED_CW_INC;
   output STAT_RX_RSFEC_CW_INC;
   output STAT_RX_RSFEC_HI_SER;
   output STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS;
   output STAT_RX_RSFEC_UNCORRECTED_CW_INC;
   output STAT_RX_STATUS;
   output STAT_RX_TOOLONG;
   output STAT_RX_TOTAL_GOOD_PACKETS;
   output STAT_RX_TRUNCATED;
   output STAT_RX_UNICAST;
   output STAT_RX_USER_PAUSE;
   output STAT_RX_VLAN;
   output STAT_TX_BAD_FCS;
   output STAT_TX_BROADCAST;
   output STAT_TX_FRAME_ERROR;
   output STAT_TX_LOCAL_FAULT;
   output STAT_TX_MULTICAST;
   output STAT_TX_PACKET_1024_1518_BYTES;
   output STAT_TX_PACKET_128_255_BYTES;
   output STAT_TX_PACKET_1519_1522_BYTES;
   output STAT_TX_PACKET_1523_1548_BYTES;
   output STAT_TX_PACKET_1549_2047_BYTES;
   output STAT_TX_PACKET_2048_4095_BYTES;
   output STAT_TX_PACKET_256_511_BYTES;
   output STAT_TX_PACKET_4096_8191_BYTES;
   output STAT_TX_PACKET_512_1023_BYTES;
   output STAT_TX_PACKET_64_BYTES;
   output STAT_TX_PACKET_65_127_BYTES;
   output STAT_TX_PACKET_8192_9215_BYTES;
   output STAT_TX_PACKET_LARGE;
   output STAT_TX_PACKET_SMALL;
   output STAT_TX_PAUSE;
   output STAT_TX_PTP_FIFO_READ_ERROR;
   output STAT_TX_PTP_FIFO_WRITE_ERROR;
   output STAT_TX_TOTAL_GOOD_PACKETS;
   output STAT_TX_TOTAL_PACKETS;
   output STAT_TX_UNICAST;
   output STAT_TX_USER_PAUSE;
   output STAT_TX_VLAN;
   output TX_OVFOUT;
   output TX_PTP_TSTAMP_VALID_OUT;
   output TX_RDYOUT;
   output TX_UNFOUT;
   output [127:0] RX_DATAOUT0;
   output [127:0] RX_DATAOUT1;
   output [127:0] RX_DATAOUT2;
   output [127:0] RX_DATAOUT3;
   output [13:0] STAT_RX_RSFEC_LANE_FILL_0;
   output [13:0] STAT_RX_RSFEC_LANE_FILL_1;
   output [13:0] STAT_RX_RSFEC_LANE_FILL_2;
   output [13:0] STAT_RX_RSFEC_LANE_FILL_3;
   output [13:0] STAT_RX_TOTAL_GOOD_BYTES;
   output [13:0] STAT_TX_TOTAL_GOOD_BYTES;
   output [15:0] DRP_DO;
   output [15:0] STAT_RX_PAUSE_QUANTA0;
   output [15:0] STAT_RX_PAUSE_QUANTA1;
   output [15:0] STAT_RX_PAUSE_QUANTA2;
   output [15:0] STAT_RX_PAUSE_QUANTA3;
   output [15:0] STAT_RX_PAUSE_QUANTA4;
   output [15:0] STAT_RX_PAUSE_QUANTA5;
   output [15:0] STAT_RX_PAUSE_QUANTA6;
   output [15:0] STAT_RX_PAUSE_QUANTA7;
   output [15:0] STAT_RX_PAUSE_QUANTA8;
   output [15:0] TX_PTP_TSTAMP_TAG_OUT;
   output [15:0] TX_SERDES_ALT_DATA0;
   output [15:0] TX_SERDES_ALT_DATA1;
   output [15:0] TX_SERDES_ALT_DATA2;
   output [15:0] TX_SERDES_ALT_DATA3;
   output [19:0] STAT_RX_BLOCK_LOCK;
   output [19:0] STAT_RX_MF_ERR;
   output [19:0] STAT_RX_MF_LEN_ERR;
   output [19:0] STAT_RX_MF_REPEAT_ERR;
   output [19:0] STAT_RX_SYNCED;
   output [19:0] STAT_RX_SYNCED_ERR;
   output [19:0] STAT_RX_VL_DEMUXED;
   output [1:0] STAT_RX_FRAMING_ERR_0;
   output [1:0] STAT_RX_FRAMING_ERR_1;
   output [1:0] STAT_RX_FRAMING_ERR_10;
   output [1:0] STAT_RX_FRAMING_ERR_11;
   output [1:0] STAT_RX_FRAMING_ERR_12;
   output [1:0] STAT_RX_FRAMING_ERR_13;
   output [1:0] STAT_RX_FRAMING_ERR_14;
   output [1:0] STAT_RX_FRAMING_ERR_15;
   output [1:0] STAT_RX_FRAMING_ERR_16;
   output [1:0] STAT_RX_FRAMING_ERR_17;
   output [1:0] STAT_RX_FRAMING_ERR_18;
   output [1:0] STAT_RX_FRAMING_ERR_19;
   output [1:0] STAT_RX_FRAMING_ERR_2;
   output [1:0] STAT_RX_FRAMING_ERR_3;
   output [1:0] STAT_RX_FRAMING_ERR_4;
   output [1:0] STAT_RX_FRAMING_ERR_5;
   output [1:0] STAT_RX_FRAMING_ERR_6;
   output [1:0] STAT_RX_FRAMING_ERR_7;
   output [1:0] STAT_RX_FRAMING_ERR_8;
   output [1:0] STAT_RX_FRAMING_ERR_9;
   output [2:0] STAT_RX_BAD_CODE;
   output [2:0] STAT_RX_BAD_FCS;
   output [2:0] STAT_RX_FRAGMENT;
   output [2:0] STAT_RX_PACKET_SMALL;
   output [2:0] STAT_RX_RSFEC_ERR_COUNT0_INC;
   output [2:0] STAT_RX_RSFEC_ERR_COUNT1_INC;
   output [2:0] STAT_RX_RSFEC_ERR_COUNT2_INC;
   output [2:0] STAT_RX_RSFEC_ERR_COUNT3_INC;
   output [2:0] STAT_RX_STOMPED_FCS;
   output [2:0] STAT_RX_TEST_PATTERN_MISMATCH;
   output [2:0] STAT_RX_TOTAL_PACKETS;
   output [2:0] STAT_RX_UNDERSIZE;
   output [31:0] STAT_RX_RSFEC_RSVD;
   output [31:0] TX_SERDES_DATA4;
   output [31:0] TX_SERDES_DATA5;
   output [31:0] TX_SERDES_DATA6;
   output [31:0] TX_SERDES_DATA7;
   output [31:0] TX_SERDES_DATA8;
   output [31:0] TX_SERDES_DATA9;
   output [329:0] RSFEC_BYPASS_RX_DOUT;
   output [329:0] RSFEC_BYPASS_TX_DOUT;
   output [3:0] RX_MTYOUT0;
   output [3:0] RX_MTYOUT1;
   output [3:0] RX_MTYOUT2;
   output [3:0] RX_MTYOUT3;
   output [4:0] RX_PTP_PCSLANE_OUT;
   output [4:0] STAT_RX_VL_NUMBER_0;
   output [4:0] STAT_RX_VL_NUMBER_1;
   output [4:0] STAT_RX_VL_NUMBER_10;
   output [4:0] STAT_RX_VL_NUMBER_11;
   output [4:0] STAT_RX_VL_NUMBER_12;
   output [4:0] STAT_RX_VL_NUMBER_13;
   output [4:0] STAT_RX_VL_NUMBER_14;
   output [4:0] STAT_RX_VL_NUMBER_15;
   output [4:0] STAT_RX_VL_NUMBER_16;
   output [4:0] STAT_RX_VL_NUMBER_17;
   output [4:0] STAT_RX_VL_NUMBER_18;
   output [4:0] STAT_RX_VL_NUMBER_19;
   output [4:0] STAT_RX_VL_NUMBER_2;
   output [4:0] STAT_RX_VL_NUMBER_3;
   output [4:0] STAT_RX_VL_NUMBER_4;
   output [4:0] STAT_RX_VL_NUMBER_5;
   output [4:0] STAT_RX_VL_NUMBER_6;
   output [4:0] STAT_RX_VL_NUMBER_7;
   output [4:0] STAT_RX_VL_NUMBER_8;
   output [4:0] STAT_RX_VL_NUMBER_9;
   output [4:0] TX_PTP_PCSLANE_OUT;
   output [55:0] RX_PREOUT;
   output [5:0] STAT_TX_TOTAL_BYTES;
   output [63:0] TX_SERDES_DATA0;
   output [63:0] TX_SERDES_DATA1;
   output [63:0] TX_SERDES_DATA2;
   output [63:0] TX_SERDES_DATA3;
   output [65:0] RX_OTN_DATA_0;
   output [65:0] RX_OTN_DATA_1;
   output [65:0] RX_OTN_DATA_2;
   output [65:0] RX_OTN_DATA_3;
   output [65:0] RX_OTN_DATA_4;
   output [6:0] RX_LANE_ALIGNER_FILL_0;
   output [6:0] RX_LANE_ALIGNER_FILL_1;
   output [6:0] RX_LANE_ALIGNER_FILL_10;
   output [6:0] RX_LANE_ALIGNER_FILL_11;
   output [6:0] RX_LANE_ALIGNER_FILL_12;
   output [6:0] RX_LANE_ALIGNER_FILL_13;
   output [6:0] RX_LANE_ALIGNER_FILL_14;
   output [6:0] RX_LANE_ALIGNER_FILL_15;
   output [6:0] RX_LANE_ALIGNER_FILL_16;
   output [6:0] RX_LANE_ALIGNER_FILL_17;
   output [6:0] RX_LANE_ALIGNER_FILL_18;
   output [6:0] RX_LANE_ALIGNER_FILL_19;
   output [6:0] RX_LANE_ALIGNER_FILL_2;
   output [6:0] RX_LANE_ALIGNER_FILL_3;
   output [6:0] RX_LANE_ALIGNER_FILL_4;
   output [6:0] RX_LANE_ALIGNER_FILL_5;
   output [6:0] RX_LANE_ALIGNER_FILL_6;
   output [6:0] RX_LANE_ALIGNER_FILL_7;
   output [6:0] RX_LANE_ALIGNER_FILL_8;
   output [6:0] RX_LANE_ALIGNER_FILL_9;
   output [6:0] STAT_RX_TOTAL_BYTES;
   output [79:0] RX_PTP_TSTAMP_OUT;
   output [79:0] TX_PTP_TSTAMP_OUT;
   output [7:0] RX_OTN_BIP8_0;
   output [7:0] RX_OTN_BIP8_1;
   output [7:0] RX_OTN_BIP8_2;
   output [7:0] RX_OTN_BIP8_3;
   output [7:0] RX_OTN_BIP8_4;
   output [7:0] STAT_RX_LANE0_VLM_BIP7;
   output [7:0] STAT_RX_RSFEC_LANE_MAPPING;
   output [8:0] STAT_RX_PAUSE_REQ;
   output [8:0] STAT_RX_PAUSE_VALID;
   output [8:0] STAT_TX_PAUSE_VALID;
   input CTL_CAUI4_MODE;
   input CTL_RSFEC_ENABLE_TRANSCODER_BYPASS_MODE;
   input CTL_RSFEC_IEEE_ERROR_INDICATION_MODE;
   input CTL_RX_CHECK_ETYPE_GCP;
   input CTL_RX_CHECK_ETYPE_GPP;
   input CTL_RX_CHECK_ETYPE_PCP;
   input CTL_RX_CHECK_ETYPE_PPP;
   input CTL_RX_CHECK_MCAST_GCP;
   input CTL_RX_CHECK_MCAST_GPP;
   input CTL_RX_CHECK_MCAST_PCP;
   input CTL_RX_CHECK_MCAST_PPP;
   input CTL_RX_CHECK_OPCODE_GCP;
   input CTL_RX_CHECK_OPCODE_GPP;
   input CTL_RX_CHECK_OPCODE_PCP;
   input CTL_RX_CHECK_OPCODE_PPP;
   input CTL_RX_CHECK_SA_GCP;
   input CTL_RX_CHECK_SA_GPP;
   input CTL_RX_CHECK_SA_PCP;
   input CTL_RX_CHECK_SA_PPP;
   input CTL_RX_CHECK_UCAST_GCP;
   input CTL_RX_CHECK_UCAST_GPP;
   input CTL_RX_CHECK_UCAST_PCP;
   input CTL_RX_CHECK_UCAST_PPP;
   input CTL_RX_ENABLE;
   input CTL_RX_ENABLE_GCP;
   input CTL_RX_ENABLE_GPP;
   input CTL_RX_ENABLE_PCP;
   input CTL_RX_ENABLE_PPP;
   input CTL_RX_FORCE_RESYNC;
   input CTL_RX_RSFEC_ENABLE;
   input CTL_RX_RSFEC_ENABLE_CORRECTION;
   input CTL_RX_RSFEC_ENABLE_INDICATION;
   input CTL_RX_TEST_PATTERN;
   input CTL_TX_ENABLE;
   input CTL_TX_LANE0_VLM_BIP7_OVERRIDE;
   input CTL_TX_PTP_VLANE_ADJUST_MODE;
   input CTL_TX_RESEND_PAUSE;
   input CTL_TX_RSFEC_ENABLE;
   input CTL_TX_SEND_IDLE;
   input CTL_TX_SEND_LFI;
   input CTL_TX_SEND_RFI;
   input CTL_TX_TEST_PATTERN;
   input DRP_CLK;
   input DRP_EN;
   input DRP_WE;
   input RSFEC_BYPASS_RX_DIN_CW_START;
   input RSFEC_BYPASS_TX_DIN_CW_START;
   input RX_CLK;
   input RX_RESET;
   input TX_CLK;
   input TX_ENAIN0;
   input TX_ENAIN1;
   input TX_ENAIN2;
   input TX_ENAIN3;
   input TX_EOPIN0;
   input TX_EOPIN1;
   input TX_EOPIN2;
   input TX_EOPIN3;
   input TX_ERRIN0;
   input TX_ERRIN1;
   input TX_ERRIN2;
   input TX_ERRIN3;
   input TX_PTP_UPD_CHKSUM_IN;
   input TX_RESET;
   input TX_SOPIN0;
   input TX_SOPIN1;
   input TX_SOPIN2;
   input TX_SOPIN3;
   input [127:0] TX_DATAIN0;
   input [127:0] TX_DATAIN1;
   input [127:0] TX_DATAIN2;
   input [127:0] TX_DATAIN3;
   input [15:0] CTL_TX_PAUSE_QUANTA0;
   input [15:0] CTL_TX_PAUSE_QUANTA1;
   input [15:0] CTL_TX_PAUSE_QUANTA2;
   input [15:0] CTL_TX_PAUSE_QUANTA3;
   input [15:0] CTL_TX_PAUSE_QUANTA4;
   input [15:0] CTL_TX_PAUSE_QUANTA5;
   input [15:0] CTL_TX_PAUSE_QUANTA6;
   input [15:0] CTL_TX_PAUSE_QUANTA7;
   input [15:0] CTL_TX_PAUSE_QUANTA8;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER0;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER1;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER2;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER3;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER4;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER5;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER6;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER7;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER8;
   input [15:0] DRP_DI;
   input [15:0] RX_SERDES_ALT_DATA0;
   input [15:0] RX_SERDES_ALT_DATA1;
   input [15:0] RX_SERDES_ALT_DATA2;
   input [15:0] RX_SERDES_ALT_DATA3;
   input [15:0] TX_PTP_CHKSUM_OFFSET_IN;
   input [15:0] TX_PTP_TAG_FIELD_IN;
   input [15:0] TX_PTP_TSTAMP_OFFSET_IN;
   input [1:0] TX_PTP_1588OP_IN;
   input [31:0] RX_SERDES_DATA4;
   input [31:0] RX_SERDES_DATA5;
   input [31:0] RX_SERDES_DATA6;
   input [31:0] RX_SERDES_DATA7;
   input [31:0] RX_SERDES_DATA8;
   input [31:0] RX_SERDES_DATA9;
   input [329:0] RSFEC_BYPASS_RX_DIN;
   input [329:0] RSFEC_BYPASS_TX_DIN;
   input [3:0] TX_MTYIN0;
   input [3:0] TX_MTYIN1;
   input [3:0] TX_MTYIN2;
   input [3:0] TX_MTYIN3;
   input [55:0] TX_PREIN;
   input [63:0] RX_SERDES_DATA0;
   input [63:0] RX_SERDES_DATA1;
   input [63:0] RX_SERDES_DATA2;
   input [63:0] RX_SERDES_DATA3;
   input [63:0] TX_PTP_RXTSTAMP_IN;
   input [79:0] CTL_RX_SYSTEMTIMERIN;
   input [79:0] CTL_TX_SYSTEMTIMERIN;
   input [7:0] CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE;
   input [8:0] CTL_RX_PAUSE_ACK;
   input [8:0] CTL_RX_PAUSE_ENABLE;
   input [8:0] CTL_TX_PAUSE_ENABLE;
   input [8:0] CTL_TX_PAUSE_REQ;
   input [9:0] DRP_ADDR;
   input [9:0] RX_SERDES_CLK;
   input [9:0] RX_SERDES_RESET;
endmodule

///// component DCIRESET ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DCIRESET (
  LOCKED,
  RST
);
   output LOCKED;
   input RST;
endmodule

///// component DCM ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DCM (
  CLK0,
  CLK180,
  CLK270,
  CLK2X,
  CLK2X180,
  CLK90,
  CLKDV,
  CLKFX,
  CLKFX180,
  LOCKED,
  PSDONE,
  STATUS,
  CLKFB,
  CLKIN,
  DSSEN,
  PSCLK,
  PSEN,
  PSINCDEC,
  RST
);
  parameter real CLKDV_DIVIDE = 2.0;
  parameter integer CLKFX_DIVIDE = 1;
  parameter integer CLKFX_MULTIPLY = 4;
  parameter CLKIN_DIVIDE_BY_2 = "FALSE";
  parameter real CLKIN_PERIOD = 10.0;
  parameter CLKOUT_PHASE_SHIFT = "NONE";
  parameter CLK_FEEDBACK = "1X";
  parameter DESKEW_ADJUST = "SYSTEM_SYNCHRONOUS";
  parameter DFS_FREQUENCY_MODE = "LOW";
  parameter DLL_FREQUENCY_MODE = "LOW";
  parameter DSS_MODE = "NONE";
  parameter DUTY_CYCLE_CORRECTION = "TRUE";
  parameter [15:0] FACTORY_JF = 16'hC080;
  parameter integer PHASE_SHIFT = 0;
  parameter SIM_MODE = "SAFE";
  parameter STARTUP_WAIT = "FALSE";
  output CLK0, CLK180, CLK270, CLK2X, CLK2X180, CLK90;
  output CLKDV, CLKFX, CLKFX180, LOCKED, PSDONE;
  output [7:0] STATUS;
  input CLKFB, CLKIN, DSSEN;
  input PSCLK, PSEN, PSINCDEC, RST;
endmodule

///// component DCM_ADV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DCM_ADV (
  CLK0,
  CLK180,
  CLK270,
  CLK2X,
  CLK2X180,
  CLK90,
  CLKDV,
  CLKFX,
  CLKFX180,
  DO,
  DRDY,
  LOCKED,
  PSDONE,
  CLKFB,
  CLKIN,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PSCLK,
  PSEN,
  PSINCDEC,
  RST
);
  parameter real CLKDV_DIVIDE = 2.0;
  parameter integer CLKFX_DIVIDE = 1;
  parameter integer CLKFX_MULTIPLY = 4;
  parameter CLKIN_DIVIDE_BY_2 = "FALSE";
  parameter real CLKIN_PERIOD = 10.0;
  parameter CLKOUT_PHASE_SHIFT = "NONE";
  parameter CLK_FEEDBACK = "1X";
  parameter DCM_AUTOCALIBRATION = "TRUE";
  parameter DCM_PERFORMANCE_MODE = "MAX_SPEED";
  parameter DESKEW_ADJUST = "SYSTEM_SYNCHRONOUS";
  parameter DFS_FREQUENCY_MODE = "LOW";
  parameter DLL_FREQUENCY_MODE = "LOW";
  parameter DUTY_CYCLE_CORRECTION = "TRUE";
  parameter FACTORY_JF = 16'hF0F0;
  parameter integer PHASE_SHIFT = 0;
  parameter SIM_DEVICE ="VIRTEX4";
  parameter STARTUP_WAIT = "FALSE";
  output CLK0;
  output CLK180;
  output CLK270;
  output CLK2X;
  output CLK2X180;
  output CLK90;
  output CLKDV;
  output CLKFX;
  output CLKFX180;
  output DRDY;
  output LOCKED;
  output PSDONE;
  output [15:0] DO;
  input CLKFB;
  input CLKIN;
  input DCLK;
  input DEN;
  input DWE;
  input PSCLK;
  input PSEN;
  input PSINCDEC;
  input RST;
  input [15:0] DI;
  input [6:0] DADDR;
endmodule

///// component DCM_BASE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DCM_BASE (
  CLK0,
  CLK180,
  CLK270,
  CLK2X,
  CLK2X180,
  CLK90,
  CLKDV,
  CLKFX,
  CLKFX180,
  LOCKED,
  CLKFB,
  CLKIN,
  RST
);
  parameter real CLKDV_DIVIDE = 2.0;
  parameter integer CLKFX_DIVIDE = 1;
  parameter integer CLKFX_MULTIPLY = 4;
  parameter CLKIN_DIVIDE_BY_2 = "FALSE";
  parameter real CLKIN_PERIOD = 10.0;
  parameter CLKOUT_PHASE_SHIFT = "NONE";
  parameter CLK_FEEDBACK = "1X";
  parameter DCM_AUTOCALIBRATION = "TRUE";
  parameter DCM_PERFORMANCE_MODE = "MAX_SPEED";
  parameter DESKEW_ADJUST = "SYSTEM_SYNCHRONOUS";
  parameter DFS_FREQUENCY_MODE = "LOW";
  parameter DLL_FREQUENCY_MODE = "LOW";
  parameter DUTY_CYCLE_CORRECTION = "TRUE";
  parameter [15:0] FACTORY_JF = 16'hF0F0;
  parameter integer PHASE_SHIFT = 0;
  parameter STARTUP_WAIT = "FALSE";
  output CLK0;
  output CLK180;
  output CLK270;
  output CLK2X;
  output CLK2X180;
  output CLK90;
  output CLKDV;
  output CLKFX;
  output CLKFX180;
  output LOCKED;
  input CLKFB;
  input CLKIN;
  input RST;
endmodule

///// component DCM_PS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DCM_PS (
  CLK0,
  CLK180,
  CLK270,
  CLK2X,
  CLK2X180,
  CLK90,
  CLKDV,
  CLKFX,
  CLKFX180,
  DO,
  LOCKED,
  PSDONE,
  CLKFB,
  CLKIN,
  PSCLK,
  PSEN,
  PSINCDEC,
  RST
);
  parameter real CLKDV_DIVIDE = 2.0;
  parameter integer CLKFX_DIVIDE = 1;
  parameter integer CLKFX_MULTIPLY = 4;
  parameter CLKIN_DIVIDE_BY_2 = "FALSE";
  parameter real CLKIN_PERIOD = 10.0;
  parameter CLKOUT_PHASE_SHIFT = "NONE";
  parameter CLK_FEEDBACK = "1X";
  parameter DCM_AUTOCALIBRATION = "TRUE";
  parameter DCM_PERFORMANCE_MODE = "MAX_SPEED";
  parameter DESKEW_ADJUST = "SYSTEM_SYNCHRONOUS";
  parameter DFS_FREQUENCY_MODE = "LOW";
  parameter DLL_FREQUENCY_MODE = "LOW";
  parameter DUTY_CYCLE_CORRECTION = "TRUE";
  parameter [15:0] FACTORY_JF = 16'hF0F0;
  parameter integer PHASE_SHIFT = 0;
  parameter STARTUP_WAIT = "FALSE";
  output CLK0;
  output CLK180;
  output CLK270;
  output CLK2X;
  output CLK2X180;
  output CLK90;
  output CLKDV;
  output CLKFX;
  output CLKFX180;
  output LOCKED;
  output PSDONE;
  output [15:0] DO;
  input CLKFB;
  input CLKIN;
  input PSCLK;
  input PSEN;
  input PSINCDEC;
  input RST;
endmodule

///// component DCM_SP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DCM_SP (
  CLK0,
  CLK180,
  CLK270,
  CLK2X,
  CLK2X180,
  CLK90,
  CLKDV,
  CLKFX,
  CLKFX180,
  LOCKED,
  PSDONE,
  STATUS,
  CLKFB,
  CLKIN,
  DSSEN,
  PSCLK,
  PSEN,
  PSINCDEC,
  RST
);
  parameter real CLKDV_DIVIDE = 2.0;
  parameter integer CLKFX_DIVIDE = 1;
  parameter integer CLKFX_MULTIPLY = 4;
  parameter CLKIN_DIVIDE_BY_2 = "FALSE";
  parameter real CLKIN_PERIOD = 10.0;
  parameter CLKOUT_PHASE_SHIFT = "NONE";
  parameter CLK_FEEDBACK = "1X";
  parameter DESKEW_ADJUST = "SYSTEM_SYNCHRONOUS";
  parameter DFS_FREQUENCY_MODE = "LOW";
  parameter DLL_FREQUENCY_MODE = "LOW";
  parameter DSS_MODE = "NONE";
  parameter DUTY_CYCLE_CORRECTION = "TRUE";
  parameter FACTORY_JF = 16'hC080;
  parameter integer PHASE_SHIFT = 0;
  parameter STARTUP_WAIT = "FALSE";
  output CLK0, CLK180, CLK270, CLK2X, CLK2X180, CLK90;
  output CLKDV, CLKFX, CLKFX180, LOCKED, PSDONE;
  output [7:0] STATUS;
  input CLKFB, CLKIN, DSSEN;
  input PSCLK, PSEN, PSINCDEC, RST;
endmodule

///// component DNA_PORT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DNA_PORT (
  DOUT,
  CLK,
  DIN,
  READ,
  SHIFT
);
  parameter [56:0] SIM_DNA_VALUE = 57'h0;
   output DOUT;
   input CLK, DIN, READ, SHIFT;
endmodule

///// component DNA_PORTE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DNA_PORTE2 (
  DOUT,
  CLK,
  DIN,
  READ,
  SHIFT
);
  parameter [95:0] SIM_DNA_VALUE = 96'h000000000000000000000000;
   output DOUT;
   input CLK;
   input DIN;
   input READ;
   input SHIFT;
endmodule

///// component DPHY_DIFFINBUF ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DPHY_DIFFINBUF (
  HSRX_O,
  LPRX_O_N,
  LPRX_O_P,
  HSRX_DISABLE,
  I,
  IB,
  LPRX_DISABLE
);
  parameter DIFF_TERM = "TRUE";
  parameter ISTANDARD = "DEFAULT";
   output HSRX_O;
   output LPRX_O_N;
   output LPRX_O_P;
   input HSRX_DISABLE;
   input I;
   input IB;
   input LPRX_DISABLE;
endmodule

///// component DSP48 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DSP48 (
  BCOUT,
  P,
  PCOUT,
  A,
  B,
  BCIN,
  C,
  CARRYIN,
  CARRYINSEL,
  CEA,
  CEB,
  CEC,
  CECARRYIN,
  CECINSUB,
  CECTRL,
  CEM,
  CEP,
  CLK,
  OPMODE,
  PCIN,
  RSTA,
  RSTB,
  RSTC,
  RSTCARRYIN,
  RSTCTRL,
  RSTM,
  RSTP,
  SUBTRACT
);
  parameter integer AREG = 1;
  parameter integer BREG = 1;
  parameter B_INPUT = "DIRECT";
  parameter integer CARRYINREG = 1;
  parameter integer CARRYINSELREG = 1;
  parameter integer CREG = 1;
  parameter LEGACY_MODE = "MULT18X18S";
  parameter integer MREG = 1;
  parameter integer OPMODEREG = 1;
  parameter integer PREG = 1;
  parameter integer SUBTRACTREG = 1;
   output [17:0] BCOUT;
   output [47:0] P;
   output [47:0] PCOUT;
   input CARRYIN;
   input CEA;
   input CEB;
   input CEC;
   input CECARRYIN;
   input CECINSUB;
   input CECTRL;
   input CEM;
   input CEP;
   input CLK;
   input RSTA;
   input RSTB;
   input RSTC;
   input RSTCARRYIN;
   input RSTCTRL;
   input RSTM;
   input RSTP;
   input SUBTRACT;
   input [17:0] A;
   input [17:0] B;
   input [17:0] BCIN;
   input [1:0] CARRYINSEL;
   input [47:0] C;
   input [47:0] PCIN;
   input [6:0] OPMODE;
endmodule

///// component DSP48A ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DSP48A (
  BCOUT,
  CARRYOUT,
  P,
  PCOUT,
  A,
  B,
  C,
  CARRYIN,
  CEA,
  CEB,
  CEC,
  CECARRYIN,
  CED,
  CEM,
  CEOPMODE,
  CEP,
  CLK,
  D,
  OPMODE,
  PCIN,
  RSTA,
  RSTB,
  RSTC,
  RSTCARRYIN,
  RSTD,
  RSTM,
  RSTOPMODE,
  RSTP
);
  parameter integer A0REG = 0;
  parameter integer A1REG = 1;
  parameter integer B0REG = 0;
  parameter integer B1REG = 1;
  parameter integer CARRYINREG = 1;
  parameter CARRYINSEL = "CARRYIN";
  parameter integer CREG = 1;
  parameter integer DREG = 1;
  parameter integer MREG = 1;
  parameter integer OPMODEREG = 1;
  parameter integer PREG = 1;
  parameter RSTTYPE = "SYNC";
   output CARRYOUT;
   output [17:0] BCOUT;
   output [47:0] P;
   output [47:0] PCOUT;
   input CARRYIN;
   input CEA;
   input CEB;
   input CEC;
   input CECARRYIN;
   input CED;
   input CEM;
   input CEOPMODE;
   input CEP;
   input CLK;
   input RSTA;
   input RSTB;
   input RSTC;
   input RSTCARRYIN;
   input RSTD;
   input RSTM;
   input RSTOPMODE;
   input RSTP;
   input [17:0] A;
   input [17:0] B;
   input [17:0] D;
   input [47:0] C;
   input [47:0] PCIN;
   input [7:0] OPMODE;
endmodule

///// component DSP48A1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DSP48A1 (
  BCOUT,
  CARRYOUT,
  CARRYOUTF,
  M,
  P,
  PCOUT,
  A,
  B,
  C,
  CARRYIN,
  CEA,
  CEB,
  CEC,
  CECARRYIN,
  CED,
  CEM,
  CEOPMODE,
  CEP,
  CLK,
  D,
  OPMODE,
  PCIN,
  RSTA,
  RSTB,
  RSTC,
  RSTCARRYIN,
  RSTD,
  RSTM,
  RSTOPMODE,
  RSTP
);
  parameter integer A0REG = 0;
  parameter integer A1REG = 1;
  parameter integer B0REG = 0;
  parameter integer B1REG = 1;
  parameter integer CARRYINREG = 1;
  parameter CARRYINSEL = "OPMODE5";
  parameter integer CARRYOUTREG = 1;
  parameter integer CREG = 1;
  parameter integer DREG = 1;
  parameter integer MREG = 1;
  parameter integer OPMODEREG = 1;
  parameter integer PREG = 1;
  parameter RSTTYPE = "SYNC";
   output CARRYOUT;
   output CARRYOUTF;
   output [17:0] BCOUT;
   output [35:0] M;
   output [47:0] P;
   output [47:0] PCOUT;
   input CARRYIN;
   input CEA;
   input CEB;
   input CEC;
   input CECARRYIN;
   input CED;
   input CEM;
   input CEOPMODE;
   input CEP;
   input CLK;
   input RSTA;
   input RSTB;
   input RSTC;
   input RSTCARRYIN;
   input RSTD;
   input RSTM;
   input RSTOPMODE;
   input RSTP;
   input [17:0] A;
   input [17:0] B;
   input [17:0] D;
   input [47:0] C;
   input [47:0] PCIN;
   input [7:0] OPMODE;
endmodule

///// component DSP48E ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DSP48E (
  ACOUT,
  BCOUT,
  CARRYCASCOUT,
  CARRYOUT,
  MULTSIGNOUT,
  OVERFLOW,
  P,
  PATTERNBDETECT,
  PATTERNDETECT,
  PCOUT,
  UNDERFLOW,
  A,
  ACIN,
  ALUMODE,
  B,
  BCIN,
  C,
  CARRYCASCIN,
  CARRYIN,
  CARRYINSEL,
  CEA1,
  CEA2,
  CEALUMODE,
  CEB1,
  CEB2,
  CEC,
  CECARRYIN,
  CECTRL,
  CEM,
  CEMULTCARRYIN,
  CEP,
  CLK,
  MULTSIGNIN,
  OPMODE,
  PCIN,
  RSTA,
  RSTALLCARRYIN,
  RSTALUMODE,
  RSTB,
  RSTC,
  RSTCTRL,
  RSTM,
  RSTP
);
  parameter integer ACASCREG = 1;
  parameter integer ALUMODEREG = 1;
  parameter integer AREG = 1;
  parameter AUTORESET_PATTERN_DETECT = "FALSE";
  parameter AUTORESET_PATTERN_DETECT_OPTINV = "MATCH";
  parameter A_INPUT = "DIRECT";
  parameter integer BCASCREG = 1;
  parameter integer BREG = 1;
  parameter B_INPUT = "DIRECT";
  parameter integer CARRYINREG = 1;
  parameter integer CARRYINSELREG = 1;
  parameter integer CREG = 1;
  parameter [47:0] MASK = 48'h3FFFFFFFFFFF;
  parameter integer MREG = 1;
  parameter integer MULTCARRYINREG = 1;
  parameter integer OPMODEREG = 1;
  parameter [47:0] PATTERN = 48'h000000000000;
  parameter integer PREG = 1;
  parameter SEL_MASK = "MASK";
  parameter SEL_PATTERN = "PATTERN";
  parameter SEL_ROUNDING_MASK = "SEL_MASK";
  parameter SIM_MODE = "SAFE";
  parameter USE_MULT = "MULT_S";
  parameter USE_PATTERN_DETECT = "NO_PATDET";
  parameter USE_SIMD = "ONE48";
   output CARRYCASCOUT;
   output MULTSIGNOUT;
   output OVERFLOW;
   output PATTERNBDETECT;
   output PATTERNDETECT;
   output UNDERFLOW;
   output [17:0] BCOUT;
   output [29:0] ACOUT;
   output [3:0] CARRYOUT;
   output [47:0] P;
   output [47:0] PCOUT;
   input CARRYCASCIN;
   input CARRYIN;
   input CEA1;
   input CEA2;
   input CEALUMODE;
   input CEB1;
   input CEB2;
   input CEC;
   input CECARRYIN;
   input CECTRL;
   input CEM;
   input CEMULTCARRYIN;
   input CEP;
   input CLK;
   input MULTSIGNIN;
   input RSTA;
   input RSTALLCARRYIN;
   input RSTALUMODE;
   input RSTB;
   input RSTC;
   input RSTCTRL;
   input RSTM;
   input RSTP;
   input [17:0] B;
   input [17:0] BCIN;
   input [29:0] A;
   input [29:0] ACIN;
   input [2:0] CARRYINSEL;
   input [3:0] ALUMODE;
   input [47:0] C;
   input [47:0] PCIN;
   input [6:0] OPMODE;
endmodule

///// component DSP48E1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DSP48E1 (
  ACOUT,
  BCOUT,
  CARRYCASCOUT,
  CARRYOUT,
  MULTSIGNOUT,
  OVERFLOW,
  P,
  PATTERNBDETECT,
  PATTERNDETECT,
  PCOUT,
  UNDERFLOW,
  A,
  ACIN,
  ALUMODE,
  B,
  BCIN,
  C,
  CARRYCASCIN,
  CARRYIN,
  CARRYINSEL,
  CEA1,
  CEA2,
  CEAD,
  CEALUMODE,
  CEB1,
  CEB2,
  CEC,
  CECARRYIN,
  CECTRL,
  CED,
  CEINMODE,
  CEM,
  CEP,
  CLK,
  D,
  INMODE,
  MULTSIGNIN,
  OPMODE,
  PCIN,
  RSTA,
  RSTALLCARRYIN,
  RSTALUMODE,
  RSTB,
  RSTC,
  RSTCTRL,
  RSTD,
  RSTINMODE,
  RSTM,
  RSTP
);
  parameter integer ACASCREG = 1;
  parameter integer ADREG = 1;
  parameter integer ALUMODEREG = 1;
  parameter integer AREG = 1;
  parameter AUTORESET_PATDET = "NO_RESET";
  parameter A_INPUT = "DIRECT";
  parameter integer BCASCREG = 1;
  parameter integer BREG = 1;
  parameter B_INPUT = "DIRECT";
  parameter integer CARRYINREG = 1;
  parameter integer CARRYINSELREG = 1;
  parameter integer CREG = 1;
  parameter integer DREG = 1;
  parameter integer INMODEREG = 1;
  parameter [3:0] IS_ALUMODE_INVERTED = 4'b0000;
  parameter [0:0] IS_CARRYIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [4:0] IS_INMODE_INVERTED = 5'b00000;
  parameter [6:0] IS_OPMODE_INVERTED = 7'b0000000;
  parameter [47:0] MASK = 48'h3FFFFFFFFFFF;
  parameter integer MREG = 1;
  parameter integer OPMODEREG = 1;
  parameter [47:0] PATTERN = 48'h000000000000;
  parameter integer PREG = 1;
  parameter SEL_MASK = "MASK";
  parameter SEL_PATTERN = "PATTERN";
  parameter USE_DPORT = "FALSE";
  parameter USE_MULT = "MULTIPLY";
  parameter USE_PATTERN_DETECT = "NO_PATDET";
  parameter USE_SIMD = "ONE48";
   output CARRYCASCOUT;
   output MULTSIGNOUT;
   output OVERFLOW;
   output PATTERNBDETECT;
   output PATTERNDETECT;
   output UNDERFLOW;
   output [17:0] BCOUT;
   output [29:0] ACOUT;
   output [3:0] CARRYOUT;
   output [47:0] P;
   output [47:0] PCOUT;
   input CARRYCASCIN;
   input CARRYIN;
   input CEA1;
   input CEA2;
   input CEAD;
   input CEALUMODE;
   input CEB1;
   input CEB2;
   input CEC;
   input CECARRYIN;
   input CECTRL;
   input CED;
   input CEINMODE;
   input CEM;
   input CEP;
   input CLK;
   input MULTSIGNIN;
   input RSTA;
   input RSTALLCARRYIN;
   input RSTALUMODE;
   input RSTB;
   input RSTC;
   input RSTCTRL;
   input RSTD;
   input RSTINMODE;
   input RSTM;
   input RSTP;
   input [17:0] B;
   input [17:0] BCIN;
   input [24:0] D;
   input [29:0] A;
   input [29:0] ACIN;
   input [2:0] CARRYINSEL;
   input [3:0] ALUMODE;
   input [47:0] C;
   input [47:0] PCIN;
   input [4:0] INMODE;
   input [6:0] OPMODE;
endmodule

///// component DSP48E2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DSP48E2 (
  ACOUT,
  BCOUT,
  CARRYCASCOUT,
  CARRYOUT,
  MULTSIGNOUT,
  OVERFLOW,
  P,
  PATTERNBDETECT,
  PATTERNDETECT,
  PCOUT,
  UNDERFLOW,
  XOROUT,
  A,
  ACIN,
  ALUMODE,
  B,
  BCIN,
  C,
  CARRYCASCIN,
  CARRYIN,
  CARRYINSEL,
  CEA1,
  CEA2,
  CEAD,
  CEALUMODE,
  CEB1,
  CEB2,
  CEC,
  CECARRYIN,
  CECTRL,
  CED,
  CEINMODE,
  CEM,
  CEP,
  CLK,
  D,
  INMODE,
  MULTSIGNIN,
  OPMODE,
  PCIN,
  RSTA,
  RSTALLCARRYIN,
  RSTALUMODE,
  RSTB,
  RSTC,
  RSTCTRL,
  RSTD,
  RSTINMODE,
  RSTM,
  RSTP
);
  parameter integer ACASCREG = 1;
  parameter integer ADREG = 1;
  parameter integer ALUMODEREG = 1;
  parameter AMULTSEL = "A";
  parameter integer AREG = 1;
  parameter AUTORESET_PATDET = "NO_RESET";
  parameter AUTORESET_PRIORITY = "RESET";
  parameter A_INPUT = "DIRECT";
  parameter integer BCASCREG = 1;
  parameter BMULTSEL = "B";
  parameter integer BREG = 1;
  parameter B_INPUT = "DIRECT";
  parameter integer CARRYINREG = 1;
  parameter integer CARRYINSELREG = 1;
  parameter integer CREG = 1;
  parameter integer DREG = 1;
  parameter integer INMODEREG = 1;
  parameter [3:0] IS_ALUMODE_INVERTED = 4'b0000;
  parameter [0:0] IS_CARRYIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [4:0] IS_INMODE_INVERTED = 5'b00000;
  parameter [8:0] IS_OPMODE_INVERTED = 9'b000000000;
  parameter [0:0] IS_RSTALLCARRYIN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTALUMODE_INVERTED = 1'b0;
  parameter [0:0] IS_RSTA_INVERTED = 1'b0;
  parameter [0:0] IS_RSTB_INVERTED = 1'b0;
  parameter [0:0] IS_RSTCTRL_INVERTED = 1'b0;
  parameter [0:0] IS_RSTC_INVERTED = 1'b0;
  parameter [0:0] IS_RSTD_INVERTED = 1'b0;
  parameter [0:0] IS_RSTINMODE_INVERTED = 1'b0;
  parameter [0:0] IS_RSTM_INVERTED = 1'b0;
  parameter [0:0] IS_RSTP_INVERTED = 1'b0;
  parameter [47:0] MASK = 48'h3FFFFFFFFFFF;
  parameter integer MREG = 1;
  parameter integer OPMODEREG = 1;
  parameter [47:0] PATTERN = 48'h000000000000;
  parameter PREADDINSEL = "A";
  parameter integer PREG = 1;
  parameter [47:0] RND = 48'h000000000000;
  parameter SEL_MASK = "MASK";
  parameter SEL_PATTERN = "PATTERN";
  parameter USE_MULT = "MULTIPLY";
  parameter USE_PATTERN_DETECT = "NO_PATDET";
  parameter USE_SIMD = "ONE48";
  parameter USE_WIDEXOR = "FALSE";
  parameter XORSIMD = "XOR24_48_96";
   output CARRYCASCOUT;
   output MULTSIGNOUT;
   output OVERFLOW;
   output PATTERNBDETECT;
   output PATTERNDETECT;
   output UNDERFLOW;
   output [17:0] BCOUT;
   output [29:0] ACOUT;
   output [3:0] CARRYOUT;
   output [47:0] P;
   output [47:0] PCOUT;
   output [7:0] XOROUT;
   input CARRYCASCIN;
   input CARRYIN;
   input CEA1;
   input CEA2;
   input CEAD;
   input CEALUMODE;
   input CEB1;
   input CEB2;
   input CEC;
   input CECARRYIN;
   input CECTRL;
   input CED;
   input CEINMODE;
   input CEM;
   input CEP;
   input CLK;
   input MULTSIGNIN;
   input RSTA;
   input RSTALLCARRYIN;
   input RSTALUMODE;
   input RSTB;
   input RSTC;
   input RSTCTRL;
   input RSTD;
   input RSTINMODE;
   input RSTM;
   input RSTP;
   input [17:0] B;
   input [17:0] BCIN;
   input [26:0] D;
   input [29:0] A;
   input [29:0] ACIN;
   input [2:0] CARRYINSEL;
   input [3:0] ALUMODE;
   input [47:0] C;
   input [47:0] PCIN;
   input [4:0] INMODE;
   input [8:0] OPMODE;
endmodule

///// component EFUSE_USR ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module EFUSE_USR (
  EFUSEUSR
);
  parameter [31:0] SIM_EFUSE_VALUE = 32'h00000000;
   output [31:0] EFUSEUSR;
endmodule

///// component FD ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FD (
  Q,
  C,
  D
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input C, D;
endmodule

///// component FDC ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDC (
  Q,
  C,
  CLR,
  D
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input C, CLR, D;
endmodule

///// component FDCE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDCE (
  Q,
  C,
  CE,
  CLR,
  D
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLR_INVERTED = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
   output Q;
   input C;
   input CE;
   input CLR;
   input D;
endmodule

///// component FDCE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDCE_1 (
  Q,
  C,
  CE,
  CLR,
  D
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input C, CE, CLR, D;
endmodule

///// component FDCP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDCP (
  Q,
  C,
  CLR,
  D,
  PRE
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLR_INVERTED = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_PRE_INVERTED = 1'b0;
   output Q;
   input C, CLR, D, PRE;
endmodule

///// component FDCPE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDCPE (
  Q,
  C,
  CE,
  CLR,
  D,
  PRE
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLR_INVERTED = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_PRE_INVERTED = 1'b0;
   output Q;
   input C, CE, CLR, D, PRE;
endmodule

///// component FDCPE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDCPE_1 (
  Q,
  C,
  CE,
  CLR,
  D,
  PRE
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLR_INVERTED = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_PRE_INVERTED = 1'b0;
   output Q;
   input C, CE, CLR, D, PRE;
endmodule

///// component FDCP_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDCP_1 (
  Q,
  C,
  CLR,
  D,
  PRE
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLR_INVERTED = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_PRE_INVERTED = 1'b0;
   output Q;
   input C, CLR, D, PRE;
endmodule

///// component FDC_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDC_1 (
  Q,
  C,
  CLR,
  D
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input C, CLR, D;
endmodule

///// component FDE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDE (
  Q,
  C,
  CE,
  D
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input C, CE, D;
endmodule

///// component FDE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDE_1 (
  Q,
  C,
  CE,
  D
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input C, CE, D;
endmodule

///// component FDP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDP (
  Q,
  C,
  D,
  PRE
);
  parameter [0:0] INIT = 1'b1;
   output Q;
   input C, D, PRE;
endmodule

///// component FDPE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDPE (
  Q,
  C,
  CE,
  D,
  PRE
);
  parameter [0:0] INIT = 1'b1;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_PRE_INVERTED = 1'b0;
   output Q;
   input C;
   input CE;
   input D;
   input PRE;
endmodule

///// component FDPE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDPE_1 (
  Q,
  C,
  CE,
  D,
  PRE
);
  parameter [0:0] INIT = 1'b1;
   output Q;
   input C, CE, D, PRE;
endmodule

///// component FDP_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDP_1 (
  Q,
  C,
  D,
  PRE
);
  parameter [0:0] INIT = 1'b1;
   output Q;
   input C, D, PRE;
endmodule

///// component FDR ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDR (
  Q,
  C,
  D,
  R
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input C, D, R;
endmodule

///// component FDRE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDRE (
  Q,
  C,
  CE,
  D,
  R
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_R_INVERTED = 1'b0;
   output Q;
   input C;
   input CE;
   input D;
   input R;
endmodule

///// component FDRE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDRE_1 (
  Q,
  C,
  CE,
  D,
  R
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input C, CE, D, R;
endmodule

///// component FDRS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDRS (
  Q,
  C,
  D,
  R,
  S
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_R_INVERTED = 1'b0;
  parameter [0:0] IS_S_INVERTED = 1'b0;
   output Q;
   input C, D, R, S;
endmodule

///// component FDRSE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDRSE (
  Q,
  C,
  CE,
  D,
  R,
  S
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CE_INVERTED = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_R_INVERTED = 1'b0;
  parameter [0:0] IS_S_INVERTED = 1'b0;
   output Q;
   input C, CE, D, R, S;
endmodule

///// component FDRSE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDRSE_1 (
  Q,
  C,
  CE,
  D,
  R,
  S
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CE_INVERTED = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_R_INVERTED = 1'b0;
  parameter [0:0] IS_S_INVERTED = 1'b0;
   output Q;
   input C, CE, D, R, S;
endmodule

///// component FDRS_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDRS_1 (
  Q,
  C,
  D,
  R,
  S
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_R_INVERTED = 1'b0;
  parameter [0:0] IS_S_INVERTED = 1'b0;
   output Q;
   input C, D, R, S;
endmodule

///// component FDR_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDR_1 (
  Q,
  C,
  D,
  R
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input C, D, R;
endmodule

///// component FDS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDS (
  Q,
  C,
  D,
  S
);
  parameter [0:0] INIT = 1'b1;
   output Q;
   input C, D, S;
endmodule

///// component FDSE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDSE (
  Q,
  C,
  CE,
  D,
  S
);
  parameter [0:0] INIT = 1'b1;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_S_INVERTED = 1'b0;
   output Q;
   input C;
   input CE;
   input D;
   input S;
endmodule

///// component FDSE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDSE_1 (
  Q,
  C,
  CE,
  D,
  S
);
  parameter [0:0] INIT = 1'b1;
   output Q;
   input C, CE, D, S;
endmodule

///// component FDS_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDS_1 (
  Q,
  C,
  D,
  S
);
  parameter [0:0] INIT = 1'b1;
   output Q;
   input C, D, S;
endmodule

///// component FD_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FD_1 (
  Q,
  C,
  D
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input C, D;
endmodule

///// component FE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FE (
  DEBUG_DOUT,
  DEBUG_PHASE,
  INTERRUPT,
  M_AXIS_DOUT_TDATA,
  M_AXIS_DOUT_TLAST,
  M_AXIS_DOUT_TVALID,
  M_AXIS_STATUS_TDATA,
  M_AXIS_STATUS_TVALID,
  SPARE_OUT,
  S_AXIS_CTRL_TREADY,
  S_AXIS_DIN_TREADY,
  S_AXIS_DIN_WORDS_TREADY,
  S_AXIS_DOUT_WORDS_TREADY,
  S_AXI_ARREADY,
  S_AXI_AWREADY,
  S_AXI_BVALID,
  S_AXI_RDATA,
  S_AXI_RVALID,
  S_AXI_WREADY,
  CORE_CLK,
  DEBUG_CLK_EN,
  DEBUG_EN,
  DEBUG_SEL_IN,
  M_AXIS_DOUT_ACLK,
  M_AXIS_DOUT_TREADY,
  M_AXIS_STATUS_ACLK,
  M_AXIS_STATUS_TREADY,
  RESET_N,
  SPARE_IN,
  S_AXIS_CTRL_ACLK,
  S_AXIS_CTRL_TDATA,
  S_AXIS_CTRL_TVALID,
  S_AXIS_DIN_ACLK,
  S_AXIS_DIN_TDATA,
  S_AXIS_DIN_TLAST,
  S_AXIS_DIN_TVALID,
  S_AXIS_DIN_WORDS_ACLK,
  S_AXIS_DIN_WORDS_TDATA,
  S_AXIS_DIN_WORDS_TLAST,
  S_AXIS_DIN_WORDS_TVALID,
  S_AXIS_DOUT_WORDS_ACLK,
  S_AXIS_DOUT_WORDS_TDATA,
  S_AXIS_DOUT_WORDS_TLAST,
  S_AXIS_DOUT_WORDS_TVALID,
  S_AXI_ACLK,
  S_AXI_ARADDR,
  S_AXI_ARVALID,
  S_AXI_AWADDR,
  S_AXI_AWVALID,
  S_AXI_BREADY,
  S_AXI_RREADY,
  S_AXI_WDATA,
  S_AXI_WVALID
);
  parameter integer LD_PERCENT_LOAD = 0;
  parameter integer LE_PERCENT_LOAD = 0;
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter integer TD_PERCENT_LOAD = 100;
   output DEBUG_PHASE;
   output INTERRUPT;
   output M_AXIS_DOUT_TLAST;
   output M_AXIS_DOUT_TVALID;
   output M_AXIS_STATUS_TVALID;
   output S_AXIS_CTRL_TREADY;
   output S_AXIS_DIN_TREADY;
   output S_AXIS_DIN_WORDS_TREADY;
   output S_AXIS_DOUT_WORDS_TREADY;
   output S_AXI_ARREADY;
   output S_AXI_AWREADY;
   output S_AXI_BVALID;
   output S_AXI_RVALID;
   output S_AXI_WREADY;
   output [15:0] SPARE_OUT;
   output [31:0] M_AXIS_STATUS_TDATA;
   output [31:0] S_AXI_RDATA;
   output [399:0] DEBUG_DOUT;
   output [511:0] M_AXIS_DOUT_TDATA;
   input CORE_CLK;
   input DEBUG_CLK_EN;
   input DEBUG_EN;
   input M_AXIS_DOUT_ACLK;
   input M_AXIS_DOUT_TREADY;
   input M_AXIS_STATUS_ACLK;
   input M_AXIS_STATUS_TREADY;
   input RESET_N;
   input S_AXIS_CTRL_ACLK;
   input S_AXIS_CTRL_TVALID;
   input S_AXIS_DIN_ACLK;
   input S_AXIS_DIN_TLAST;
   input S_AXIS_DIN_TVALID;
   input S_AXIS_DIN_WORDS_ACLK;
   input S_AXIS_DIN_WORDS_TLAST;
   input S_AXIS_DIN_WORDS_TVALID;
   input S_AXIS_DOUT_WORDS_ACLK;
   input S_AXIS_DOUT_WORDS_TLAST;
   input S_AXIS_DOUT_WORDS_TVALID;
   input S_AXI_ACLK;
   input S_AXI_ARVALID;
   input S_AXI_AWVALID;
   input S_AXI_BREADY;
   input S_AXI_RREADY;
   input S_AXI_WVALID;
   input [15:0] SPARE_IN;
   input [17:0] S_AXI_ARADDR;
   input [17:0] S_AXI_AWADDR;
   input [31:0] S_AXIS_CTRL_TDATA;
   input [31:0] S_AXIS_DIN_WORDS_TDATA;
   input [31:0] S_AXIS_DOUT_WORDS_TDATA;
   input [31:0] S_AXI_WDATA;
   input [3:0] DEBUG_SEL_IN;
   input [511:0] S_AXIS_DIN_TDATA;
endmodule

///// component FIFO16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO16 (
  ALMOSTEMPTY,
  ALMOSTFULL,
  DO,
  DOP,
  EMPTY,
  FULL,
  RDCOUNT,
  RDERR,
  WRCOUNT,
  WRERR,
  DI,
  DIP,
  RDCLK,
  RDEN,
  RST,
  WRCLK,
  WREN
);
  parameter [11:0] ALMOST_EMPTY_OFFSET = 12'h080;
  parameter [11:0] ALMOST_FULL_OFFSET = 12'h080;
  parameter integer DATA_WIDTH = 36;
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output EMPTY;
   output FULL;
   output RDERR;
   output WRERR;
   output [11:0] RDCOUNT;
   output [11:0] WRCOUNT;
   output [31:0] DO;
   output [3:0] DOP;
   input RDCLK;
   input RDEN;
   input RST;
   input WRCLK;
   input WREN;
   input [31:0] DI;
   input [3:0] DIP;
endmodule

///// component FIFO18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO18 (
  ALMOSTEMPTY,
  ALMOSTFULL,
  DO,
  DOP,
  EMPTY,
  FULL,
  RDCOUNT,
  RDERR,
  WRCOUNT,
  WRERR,
  DI,
  DIP,
  RDCLK,
  RDEN,
  RST,
  WRCLK,
  WREN
);
  parameter [11:0] ALMOST_EMPTY_OFFSET = 12'h080;
  parameter [11:0] ALMOST_FULL_OFFSET = 12'h080;
  parameter integer DATA_WIDTH = 4;
  parameter integer DO_REG = 1;
  parameter EN_SYN = "FALSE";
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter SIM_MODE = "SAFE";
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output EMPTY;
   output FULL;
   output RDERR;
   output WRERR;
   output [11:0] RDCOUNT;
   output [11:0] WRCOUNT;
   output [15:0] DO;
   output [1:0] DOP;
   input RDCLK;
   input RDEN;
   input RST;
   input WRCLK;
   input WREN;
   input [15:0] DI;
   input [1:0] DIP;
endmodule

///// component FIFO18E1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO18E1 (
  ALMOSTEMPTY,
  ALMOSTFULL,
  DO,
  DOP,
  EMPTY,
  FULL,
  RDCOUNT,
  RDERR,
  WRCOUNT,
  WRERR,
  DI,
  DIP,
  RDCLK,
  RDEN,
  REGCE,
  RST,
  RSTREG,
  WRCLK,
  WREN
);
  parameter ALMOST_EMPTY_OFFSET = 13'h0080;
  parameter ALMOST_FULL_OFFSET = 13'h0080;
  parameter integer DATA_WIDTH = 4;
  parameter integer DO_REG = 1;
  parameter EN_SYN = "FALSE";
  parameter FIFO_MODE = "FIFO18";
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter INIT = 36'h0;
  parameter IS_RDCLK_INVERTED = 1'b0;
  parameter IS_RDEN_INVERTED = 1'b0;
  parameter IS_RSTREG_INVERTED = 1'b0;
  parameter IS_RST_INVERTED = 1'b0;
  parameter IS_WRCLK_INVERTED = 1'b0;
  parameter IS_WREN_INVERTED = 1'b0;
  parameter SIM_DEVICE = "7SERIES";
  parameter SRVAL = 36'h0;
   output reg ALMOSTEMPTY;
   output reg ALMOSTFULL;
   output reg EMPTY;
   output reg FULL;
   output reg RDERR;
   output reg WRERR;
   output reg [11:0] RDCOUNT;
   output reg [11:0] WRCOUNT;
   output reg [31:0] DO;
   output reg [3:0] DOP;
   input RDCLK;
   input RDEN;
   input REGCE;
   input RST;
   input RSTREG;
   input WRCLK;
   input WREN;
   input [31:0] DI;
   input [3:0] DIP;
endmodule

///// component FIFO18E2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO18E2 (
  CASDOUT,
  CASDOUTP,
  CASNXTEMPTY,
  CASPRVRDEN,
  DOUT,
  DOUTP,
  EMPTY,
  FULL,
  PROGEMPTY,
  PROGFULL,
  RDCOUNT,
  RDERR,
  RDRSTBUSY,
  WRCOUNT,
  WRERR,
  WRRSTBUSY,
  CASDIN,
  CASDINP,
  CASDOMUX,
  CASDOMUXEN,
  CASNXTRDEN,
  CASOREGIMUX,
  CASOREGIMUXEN,
  CASPRVEMPTY,
  DIN,
  DINP,
  RDCLK,
  RDEN,
  REGCE,
  RST,
  RSTREG,
  SLEEP,
  WRCLK,
  WREN
);
  parameter CASCADE_ORDER = "NONE";
  parameter CLOCK_DOMAINS = "INDEPENDENT";
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter [35:0] INIT = 36'h000000000;
  parameter [0:0] IS_RDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_RDEN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREG_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter [0:0] IS_WRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_WREN_INVERTED = 1'b0;
  parameter integer PROG_EMPTY_THRESH = 256;
  parameter integer PROG_FULL_THRESH = 256;
  parameter RDCOUNT_TYPE = "RAW_PNTR";
  parameter integer READ_WIDTH = 4;
  parameter REGISTER_MODE = "UNREGISTERED";
  parameter RSTREG_PRIORITY = "RSTREG";
  parameter SLEEP_ASYNC = "FALSE";
  parameter [35:0] SRVAL = 36'h000000000;
  parameter WRCOUNT_TYPE = "RAW_PNTR";
  parameter integer WRITE_WIDTH = 4;
   output CASNXTEMPTY;
   output CASPRVRDEN;
   output EMPTY;
   output FULL;
   output PROGEMPTY;
   output PROGFULL;
   output RDERR;
   output RDRSTBUSY;
   output WRERR;
   output WRRSTBUSY;
   output [12:0] RDCOUNT;
   output [12:0] WRCOUNT;
   output [31:0] CASDOUT;
   output [31:0] DOUT;
   output [3:0] CASDOUTP;
   output [3:0] DOUTP;
   input CASDOMUX;
   input CASDOMUXEN;
   input CASNXTRDEN;
   input CASOREGIMUX;
   input CASOREGIMUXEN;
   input CASPRVEMPTY;
   input RDCLK;
   input RDEN;
   input REGCE;
   input RST;
   input RSTREG;
   input SLEEP;
   input WRCLK;
   input WREN;
   input [31:0] CASDIN;
   input [31:0] DIN;
   input [3:0] CASDINP;
   input [3:0] DINP;
endmodule

///// component FIFO18_36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO18_36 (
  ALMOSTEMPTY,
  ALMOSTFULL,
  DO,
  DOP,
  EMPTY,
  FULL,
  RDCOUNT,
  RDERR,
  WRCOUNT,
  WRERR,
  DI,
  DIP,
  RDCLK,
  RDEN,
  RST,
  WRCLK,
  WREN
);
  parameter [8:0] ALMOST_EMPTY_OFFSET = 9'h080;
  parameter [8:0] ALMOST_FULL_OFFSET = 9'h080;
  parameter integer DO_REG = 1;
  parameter EN_SYN = "FALSE";
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter SIM_MODE = "SAFE";
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output EMPTY;
   output FULL;
   output RDERR;
   output WRERR;
   output [31:0] DO;
   output [3:0] DOP;
   output [8:0] RDCOUNT;
   output [8:0] WRCOUNT;
   input RDCLK;
   input RDEN;
   input RST;
   input WRCLK;
   input WREN;
   input [31:0] DI;
   input [3:0] DIP;
endmodule

///// component FIFO36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO36 (
  ALMOSTEMPTY,
  ALMOSTFULL,
  DO,
  DOP,
  EMPTY,
  FULL,
  RDCOUNT,
  RDERR,
  WRCOUNT,
  WRERR,
  DI,
  DIP,
  RDCLK,
  RDEN,
  RST,
  WRCLK,
  WREN
);
  parameter [12:0] ALMOST_EMPTY_OFFSET = 13'h080;
  parameter [12:0] ALMOST_FULL_OFFSET = 13'h080;
  parameter integer DATA_WIDTH = 4;
  parameter integer DO_REG = 1;
  parameter EN_SYN = "FALSE";
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter SIM_MODE = "SAFE";
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output EMPTY;
   output FULL;
   output RDERR;
   output WRERR;
   output [12:0] RDCOUNT;
   output [12:0] WRCOUNT;
   output [31:0] DO;
   output [3:0] DOP;
   input RDCLK;
   input RDEN;
   input RST;
   input WRCLK;
   input WREN;
   input [31:0] DI;
   input [3:0] DIP;
endmodule

///// component FIFO36E1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO36E1 (
  ALMOSTEMPTY,
  ALMOSTFULL,
  DBITERR,
  DO,
  DOP,
  ECCPARITY,
  EMPTY,
  FULL,
  RDCOUNT,
  RDERR,
  SBITERR,
  WRCOUNT,
  WRERR,
  DI,
  DIP,
  INJECTDBITERR,
  INJECTSBITERR,
  RDCLK,
  RDEN,
  REGCE,
  RST,
  RSTREG,
  WRCLK,
  WREN
);
  parameter ALMOST_EMPTY_OFFSET = 13'h0080;
  parameter ALMOST_FULL_OFFSET = 13'h0080;
  parameter integer DATA_WIDTH = 4;
  parameter integer DO_REG = 1;
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter EN_SYN = "FALSE";
  parameter FIFO_MODE = "FIFO36";
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter INIT = 72'h0;
  parameter IS_RDCLK_INVERTED = 1'b0;
  parameter IS_RDEN_INVERTED = 1'b0;
  parameter IS_RSTREG_INVERTED = 1'b0;
  parameter IS_RST_INVERTED = 1'b0;
  parameter IS_WRCLK_INVERTED = 1'b0;
  parameter IS_WREN_INVERTED = 1'b0;
  parameter SIM_DEVICE = "7SERIES";
  parameter SRVAL = 72'h0;
   output DBITERR;
   output SBITERR;
   output [7:0] ECCPARITY;
   output reg ALMOSTEMPTY;
   output reg ALMOSTFULL;
   output reg EMPTY;
   output reg FULL;
   output reg RDERR;
   output reg WRERR;
   output reg [12:0] RDCOUNT;
   output reg [12:0] WRCOUNT;
   output reg [63:0] DO;
   output reg [7:0] DOP;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input RDCLK;
   input RDEN;
   input REGCE;
   input RST;
   input RSTREG;
   input WRCLK;
   input WREN;
   input [63:0] DI;
   input [7:0] DIP;
endmodule

///// component FIFO36E2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO36E2 (
  CASDOUT,
  CASDOUTP,
  CASNXTEMPTY,
  CASPRVRDEN,
  DBITERR,
  DOUT,
  DOUTP,
  ECCPARITY,
  EMPTY,
  FULL,
  PROGEMPTY,
  PROGFULL,
  RDCOUNT,
  RDERR,
  RDRSTBUSY,
  SBITERR,
  WRCOUNT,
  WRERR,
  WRRSTBUSY,
  CASDIN,
  CASDINP,
  CASDOMUX,
  CASDOMUXEN,
  CASNXTRDEN,
  CASOREGIMUX,
  CASOREGIMUXEN,
  CASPRVEMPTY,
  DIN,
  DINP,
  INJECTDBITERR,
  INJECTSBITERR,
  RDCLK,
  RDEN,
  REGCE,
  RST,
  RSTREG,
  SLEEP,
  WRCLK,
  WREN
);
  parameter CASCADE_ORDER = "NONE";
  parameter CLOCK_DOMAINS = "INDEPENDENT";
  parameter EN_ECC_PIPE = "FALSE";
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter [71:0] INIT = 72'h000000000000000000;
  parameter [0:0] IS_RDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_RDEN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREG_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter [0:0] IS_WRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_WREN_INVERTED = 1'b0;
  parameter integer PROG_EMPTY_THRESH = 256;
  parameter integer PROG_FULL_THRESH = 256;
  parameter RDCOUNT_TYPE = "RAW_PNTR";
  parameter integer READ_WIDTH = 4;
  parameter REGISTER_MODE = "UNREGISTERED";
  parameter RSTREG_PRIORITY = "RSTREG";
  parameter SLEEP_ASYNC = "FALSE";
  parameter [71:0] SRVAL = 72'h000000000000000000;
  parameter WRCOUNT_TYPE = "RAW_PNTR";
  parameter integer WRITE_WIDTH = 4;
   output CASNXTEMPTY;
   output CASPRVRDEN;
   output DBITERR;
   output EMPTY;
   output FULL;
   output PROGEMPTY;
   output PROGFULL;
   output RDERR;
   output RDRSTBUSY;
   output SBITERR;
   output WRERR;
   output WRRSTBUSY;
   output [13:0] RDCOUNT;
   output [13:0] WRCOUNT;
   output [63:0] CASDOUT;
   output [63:0] DOUT;
   output [7:0] CASDOUTP;
   output [7:0] DOUTP;
   output [7:0] ECCPARITY;
   input CASDOMUX;
   input CASDOMUXEN;
   input CASNXTRDEN;
   input CASOREGIMUX;
   input CASOREGIMUXEN;
   input CASPRVEMPTY;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input RDCLK;
   input RDEN;
   input REGCE;
   input RST;
   input RSTREG;
   input SLEEP;
   input WRCLK;
   input WREN;
   input [63:0] CASDIN;
   input [63:0] DIN;
   input [7:0] CASDINP;
   input [7:0] DINP;
endmodule

///// component FIFO36_72 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO36_72 (
  ALMOSTEMPTY,
  ALMOSTFULL,
  DBITERR,
  DO,
  DOP,
  ECCPARITY,
  EMPTY,
  FULL,
  RDCOUNT,
  RDERR,
  SBITERR,
  WRCOUNT,
  WRERR,
  DI,
  DIP,
  RDCLK,
  RDEN,
  RST,
  WRCLK,
  WREN
);
  parameter [8:0] ALMOST_EMPTY_OFFSET = 9'h080;
  parameter [8:0] ALMOST_FULL_OFFSET = 9'h080;
  parameter integer DO_REG = 1;
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter EN_SYN = "FALSE";
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter SIM_MODE = "SAFE";
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output DBITERR;
   output EMPTY;
   output FULL;
   output RDERR;
   output SBITERR;
   output WRERR;
   output [63:0] DO;
   output [7:0] DOP;
   output [7:0] ECCPARITY;
   output [8:0] RDCOUNT;
   output [8:0] WRCOUNT;
   input RDCLK;
   input RDEN;
   input RST;
   input WRCLK;
   input WREN;
   input [63:0] DI;
   input [7:0] DIP;
endmodule

///// component FRAME_ECCE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FRAME_ECCE2 (
  CRCERROR,
  ECCERROR,
  ECCERRORSINGLE,
  FAR,
  SYNBIT,
  SYNDROME,
  SYNDROMEVALID,
  SYNWORD
);
  parameter FARSRC = "EFAR";
  parameter FRAME_RBT_IN_FILENAME = "NONE";
   output CRCERROR;
   output ECCERROR;
   output ECCERRORSINGLE;
   output SYNDROMEVALID;
   output [12:0] SYNDROME;
   output [25:0] FAR;
   output [4:0] SYNBIT;
   output [6:0] SYNWORD;
endmodule

///// component FRAME_ECCE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FRAME_ECCE3 (
  CRCERROR,
  ECCERRORNOTSINGLE,
  ECCERRORSINGLE,
  ENDOFFRAME,
  ENDOFSCAN,
  FAR,
  FARSEL,
  ICAPBOTCLK,
  ICAPTOPCLK
);
   output CRCERROR;
   output ECCERRORNOTSINGLE;
   output ECCERRORSINGLE;
   output ENDOFFRAME;
   output ENDOFSCAN;
   output [25:0] FAR;
   input ICAPBOTCLK;
   input ICAPTOPCLK;
   input [1:0] FARSEL;
endmodule

///// component FRAME_ECCE4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FRAME_ECCE4 (
  CRCERROR,
  ECCERRORNOTSINGLE,
  ECCERRORSINGLE,
  ENDOFFRAME,
  ENDOFSCAN,
  FAR,
  FARSEL,
  ICAPBOTCLK,
  ICAPTOPCLK
);
   output CRCERROR;
   output ECCERRORNOTSINGLE;
   output ECCERRORSINGLE;
   output ENDOFFRAME;
   output ENDOFSCAN;
   output [26:0] FAR;
   input ICAPBOTCLK;
   input ICAPTOPCLK;
   input [1:0] FARSEL;
endmodule

///// component FRAME_ECC_VIRTEX6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FRAME_ECC_VIRTEX6 (
  CRCERROR,
  ECCERROR,
  ECCERRORSINGLE,
  FAR,
  SYNBIT,
  SYNDROME,
  SYNDROMEVALID,
  SYNWORD
);
  parameter FARSRC = "EFAR";
  parameter FRAME_RBT_IN_FILENAME = "NONE";
   output CRCERROR;
   output ECCERROR;
   output ECCERRORSINGLE;
   output SYNDROMEVALID;
   output [12:0] SYNDROME;
   output [23:0] FAR;
   output [4:0] SYNBIT;
   output [6:0] SYNWORD;
endmodule

///// component GND ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GND (
  G
);
   output G;
endmodule

///// component GTHE2_CHANNEL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE2_CHANNEL (
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTHTXN,
  GTHTXP,
  GTREFCLKMONITOR,
  PCSRSVDOUT,
  PHYSTATUS,
  RSOSINTDONE,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHARISCOMMA,
  RXCHARISK,
  RXCHBONDO,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXDATA,
  RXDATAVALID,
  RXDFESLIDETAPSTARTED,
  RXDFESLIDETAPSTROBEDONE,
  RXDFESLIDETAPSTROBESTARTED,
  RXDFESTADAPTDONE,
  RXDISPERR,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXMONITOROUT,
  RXNOTINTABLE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHMONITOR,
  RXPHSLIPMONITOR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXQPISENN,
  RXQPISENP,
  RXRATEDONE,
  RXRESETDONE,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDLYSRESETDONE,
  TXGEARBOXREADY,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXQPISENN,
  TXQPISENP,
  TXRATEDONE,
  TXRESETDONE,
  TXSYNCDONE,
  TXSYNCOUT,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  EYESCANMODE,
  EYESCANRESET,
  EYESCANTRIGGER,
  GTGREFCLK,
  GTHRXN,
  GTHRXP,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRESETSEL,
  GTRSVD,
  GTRXRESET,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  LOOPBACK,
  PCSRSVDIN,
  PCSRSVDIN2,
  PMARSVDIN,
  QPLLCLK,
  QPLLREFCLK,
  RESETOVRD,
  RX8B10BEN,
  RXADAPTSELTEST,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCDRRESETRSV,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCOMMADETEN,
  RXDDIEN,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFEAGCTRL,
  RXDFECM1EN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFESLIDETAP,
  RXDFESLIDETAPADAPTEN,
  RXDFESLIDETAPHOLD,
  RXDFESLIDETAPID,
  RXDFESLIDETAPINITOVRDEN,
  RXDFESLIDETAPONLYADAPTEN,
  RXDFESLIDETAPOVRDEN,
  RXDFESLIDETAPSTROBE,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFETAP6HOLD,
  RXDFETAP6OVRDEN,
  RXDFETAP7HOLD,
  RXDFETAP7OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEVSEN,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXELECIDLEMODE,
  RXGEARBOXSLIP,
  RXLPMEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSINTCFG,
  RXOSINTEN,
  RXOSINTHOLD,
  RXOSINTID0,
  RXOSINTNTRLEN,
  RXOSINTOVRDEN,
  RXOSINTSTROBE,
  RXOSINTTESTOVRDEN,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXQPIEN,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SETERRSTATUS,
  SIGVALIDCLK,
  TSTIN,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXBUFDIFFCTRL,
  TXCHARDISPMODE,
  TXCHARDISPVAL,
  TXCHARISK,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXDATA,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDIFFPD,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXMAINCURSOR,
  TXMARGIN,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPOSTCURSORINV,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPRECURSORINV,
  TXQPIBIASEN,
  TXQPISTRONGPDOWN,
  TXQPIWEAKPUP,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSTARTSEQ,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [19:0] ADAPT_CFG0 = 20'h00C10;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [0:0] A_RXOSCALRESET = 1'b0;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [41:0] CFOK_CFG = 42'h24800040E80;
  parameter [5:0] CFOK_CFG2 = 6'b100000;
  parameter [5:0] CFOK_CFG3 = 6'b100000;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 1;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 1;
  parameter [28:0] CPLL_CFG = 29'h00BC07DC;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 5;
  parameter [23:0] CPLL_INIT_CFG = 24'h00001E;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [23:0] DMONITOR_CFG = 24'h000A00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "TRUE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h000;
  parameter [9:0] ES_PMA_CFG = 10'b0000000000;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [79:0] ES_QUALIFIER = 80'h00000000000000000000;
  parameter [79:0] ES_QUAL_MASK = 80'h00000000000000000000;
  parameter [79:0] ES_SDATA_MASK = 80'h00000000000000000000;
  parameter [8:0] ES_VERT_OFFSET = 9'b000000000;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [2:0] GEARBOX_MODE = 3'b000;
  parameter [0:0] IS_CLKRSVD0_INVERTED = 1'b0;
  parameter [0:0] IS_CLKRSVD1_INVERTED = 1'b0;
  parameter [0:0] IS_CPLLLOCKDETCLK_INVERTED = 1'b0;
  parameter [0:0] IS_DMONITORCLK_INVERTED = 1'b0;
  parameter [0:0] IS_DRPCLK_INVERTED = 1'b0;
  parameter [0:0] IS_GTGREFCLK_INVERTED = 1'b0;
  parameter [0:0] IS_RXUSRCLK2_INVERTED = 1'b0;
  parameter [0:0] IS_RXUSRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_SIGVALIDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_TXPHDLYTSTCLK_INVERTED = 1'b0;
  parameter [0:0] IS_TXUSRCLK2_INVERTED = 1'b0;
  parameter [0:0] IS_TXUSRCLK_INVERTED = 1'b0;
  parameter [0:0] LOOPBACK_CFG = 1'b0;
  parameter [1:0] OUTREFCLK_SEL_INV = 2'b11;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [47:0] PCS_RSVD_ATTR = 48'h000000000000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter [31:0] PMA_RSV = 32'b00000000000000000000000010000000;
  parameter [31:0] PMA_RSV2 = 32'b00011100000000000000000000001010;
  parameter [1:0] PMA_RSV3 = 2'b00;
  parameter [14:0] PMA_RSV4 = 15'b000000000001000;
  parameter [3:0] PMA_RSV5 = 4'b0000;
  parameter [0:0] RESET_POWERSAVE_DISABLE = 1'b0;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 61;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [82:0] RXCDR_CFG = 83'h0002007FE2000C208001A;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [5:0] RXCDR_LOCK_CFG = 6'b001001;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDLY_CFG = 16'h001F;
  parameter [8:0] RXDLY_LCFG = 9'h030;
  parameter [15:0] RXDLY_TAP_CFG = 16'h0000;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [13:0] RXLPM_HF_CFG = 14'b00001000000000;
  parameter [17:0] RXLPM_LF_CFG = 18'b001001000000000000;
  parameter [6:0] RXOOB_CFG = 7'b0000110;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter [4:0] RXOSCALRESET_TIMEOUT = 5'b00000;
  parameter integer RXOUT_DIV = 2;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [23:0] RXPHDLY_CFG = 24'h084020;
  parameter [23:0] RXPH_CFG = 24'hC00002;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [1:0] RXPI_CFG0 = 2'b00;
  parameter [1:0] RXPI_CFG1 = 2'b00;
  parameter [1:0] RXPI_CFG2 = 2'b00;
  parameter [1:0] RXPI_CFG3 = 2'b00;
  parameter [0:0] RXPI_CFG4 = 1'b0;
  parameter [0:0] RXPI_CFG5 = 1'b0;
  parameter [2:0] RXPI_CFG6 = 3'b100;
  parameter [4:0] RXPMARESET_TIME = 5'b00011;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [23:0] RX_BIAS_CFG = 24'b000011000000000000010000;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter integer RX_CLK25_DIV = 7;
  parameter [0:0] RX_CLKMUX_PD = 1'b1;
  parameter [1:0] RX_CM_SEL = 2'b11;
  parameter [3:0] RX_CM_TRIM = 4'b0100;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter [13:0] RX_DEBUG_CFG = 14'b00000000000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [3:0] RX_DFELPM_CFG0 = 4'b0110;
  parameter [0:0] RX_DFELPM_CFG1 = 1'b0;
  parameter [0:0] RX_DFELPM_KLKH_AGC_STUP_EN = 1'b1;
  parameter [1:0] RX_DFE_AGC_CFG0 = 2'b00;
  parameter [2:0] RX_DFE_AGC_CFG1 = 3'b010;
  parameter [3:0] RX_DFE_AGC_CFG2 = 4'b0000;
  parameter [0:0] RX_DFE_AGC_OVRDEN = 1'b1;
  parameter [22:0] RX_DFE_GAIN_CFG = 23'h0020C0;
  parameter [11:0] RX_DFE_H2_CFG = 12'b000000000000;
  parameter [11:0] RX_DFE_H3_CFG = 12'b000001000000;
  parameter [10:0] RX_DFE_H4_CFG = 11'b00011100000;
  parameter [10:0] RX_DFE_H5_CFG = 11'b00011100000;
  parameter [10:0] RX_DFE_H6_CFG = 11'b00000100000;
  parameter [10:0] RX_DFE_H7_CFG = 11'b00000100000;
  parameter [32:0] RX_DFE_KL_CFG = 33'b000000000000000000000001100010000;
  parameter [1:0] RX_DFE_KL_LPM_KH_CFG0 = 2'b01;
  parameter [2:0] RX_DFE_KL_LPM_KH_CFG1 = 3'b010;
  parameter [3:0] RX_DFE_KL_LPM_KH_CFG2 = 4'b0010;
  parameter [0:0] RX_DFE_KL_LPM_KH_OVRDEN = 1'b1;
  parameter [1:0] RX_DFE_KL_LPM_KL_CFG0 = 2'b10;
  parameter [2:0] RX_DFE_KL_LPM_KL_CFG1 = 3'b010;
  parameter [3:0] RX_DFE_KL_LPM_KL_CFG2 = 4'b0010;
  parameter [0:0] RX_DFE_KL_LPM_KL_OVRDEN = 1'b1;
  parameter [15:0] RX_DFE_LPM_CFG = 16'h0080;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter [53:0] RX_DFE_ST_CFG = 54'h00E100000C003F;
  parameter [16:0] RX_DFE_UT_CFG = 17'b00011100000000000;
  parameter [16:0] RX_DFE_VP_CFG = 17'b00011101010100011;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter integer RX_INT_DATAWIDTH = 0;
  parameter [12:0] RX_OS_CFG = 13'b0000010000000;
  parameter integer RX_SIG_VALID_DLY = 10;
  parameter RX_XCLK_SEL = "RXREC";
  parameter integer SAS_MAX_COM = 64;
  parameter integer SAS_MIN_COM = 36;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter integer SATA_MAX_BURST = 8;
  parameter integer SATA_MAX_INIT = 21;
  parameter integer SATA_MAX_WAKE = 7;
  parameter integer SATA_MIN_BURST = 4;
  parameter integer SATA_MIN_INIT = 12;
  parameter integer SATA_MIN_WAKE = 4;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter [2:0] SIM_CPLLREFCLK_SEL = 3'b001;
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_TX_EIDLE_DRIVE_LEVEL = "X";
  parameter SIM_VERSION = "1.1";
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [31:0] TST_RSV = 32'h00000000;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h001F;
  parameter [8:0] TXDLY_LCFG = 9'h030;
  parameter [15:0] TXDLY_TAP_CFG = 16'h0000;
  parameter TXGEARBOX_EN = "FALSE";
  parameter [0:0] TXOOB_CFG = 1'b0;
  parameter integer TXOUT_DIV = 2;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [23:0] TXPHDLY_CFG = 24'h084020;
  parameter [15:0] TXPH_CFG = 16'h0780;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter [1:0] TXPI_CFG0 = 2'b00;
  parameter [1:0] TXPI_CFG1 = 2'b00;
  parameter [1:0] TXPI_CFG2 = 2'b00;
  parameter [0:0] TXPI_CFG3 = 1'b0;
  parameter [0:0] TXPI_CFG4 = 1'b0;
  parameter [2:0] TXPI_CFG5 = 3'b100;
  parameter [0:0] TXPI_GREY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter TXPI_PPMCLK_SEL = "TXUSRCLK2";
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 7;
  parameter [0:0] TX_CLKMUX_PD = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter integer TX_INT_DATAWIDTH = 0;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [0:0] TX_QPI_STATUS_EN = 1'b0;
  parameter [13:0] TX_RXDETECT_CFG = 14'h1832;
  parameter [16:0] TX_RXDETECT_PRECHARGE_TIME = 17'h00000;
  parameter [2:0] TX_RXDETECT_REF = 3'b100;
  parameter TX_XCLK_SEL = "TXUSR";
  parameter [0:0] UCODEER_CLR = 1'b0;
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTHTXN;
   output GTHTXP;
   output GTREFCLKMONITOR;
   output PHYSTATUS;
   output RSOSINTDONE;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDFESLIDETAPSTARTED;
   output RXDFESLIDETAPSTROBEDONE;
   output RXDFESLIDETAPSTROBESTARTED;
   output RXDFESTADAPTDONE;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXQPISENN;
   output RXQPISENP;
   output RXRATEDONE;
   output RXRESETDONE;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDLYSRESETDONE;
   output TXGEARBOXREADY;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXQPISENN;
   output TXQPISENP;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [14:0] DMONITOROUT;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXHEADERVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXSTATUS;
   output [4:0] RXCHBONDO;
   output [4:0] RXPHMONITOR;
   output [4:0] RXPHSLIPMONITOR;
   output [5:0] RXHEADER;
   output [63:0] RXDATA;
   output [6:0] RXMONITOROUT;
   output [7:0] RXCHARISCOMMA;
   output [7:0] RXCHARISK;
   output [7:0] RXDISPERR;
   output [7:0] RXNOTINTABLE;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input EYESCANMODE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input GTGREFCLK;
   input GTHRXN;
   input GTHRXP;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRESETSEL;
   input GTRXRESET;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input QPLLCLK;
   input QPLLREFCLK;
   input RESETOVRD;
   input RX8B10BEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCDRRESETRSV;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCOMMADETEN;
   input RXDDIEN;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFECM1EN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFESLIDETAPADAPTEN;
   input RXDFESLIDETAPHOLD;
   input RXDFESLIDETAPINITOVRDEN;
   input RXDFESLIDETAPONLYADAPTEN;
   input RXDFESLIDETAPOVRDEN;
   input RXDFESLIDETAPSTROBE;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFETAP6HOLD;
   input RXDFETAP6OVRDEN;
   input RXDFETAP7HOLD;
   input RXDFETAP7OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEVSEN;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXGEARBOXSLIP;
   input RXLPMEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSINTEN;
   input RXOSINTHOLD;
   input RXOSINTNTRLEN;
   input RXOSINTOVRDEN;
   input RXOSINTSTROBE;
   input RXOSINTTESTOVRDEN;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXQPIEN;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SETERRSTATUS;
   input SIGVALIDCLK;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDEEMPH;
   input TXDETECTRX;
   input TXDIFFPD;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPOSTCURSORINV;
   input TXPRBSFORCEERR;
   input TXPRECURSORINV;
   input TXQPIBIASEN;
   input TXQPISTRONGPDOWN;
   input TXQPIWEAKPUP;
   input TXRATEMODE;
   input TXSTARTSEQ;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [13:0] RXADAPTSELTEST;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [19:0] TSTIN;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXPD;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXPRBSSEL;
   input [2:0] RXRATE;
   input [2:0] TXBUFDIFFCTRL;
   input [2:0] TXHEADER;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXPRBSSEL;
   input [2:0] TXRATE;
   input [3:0] RXOSINTCFG;
   input [3:0] RXOSINTID0;
   input [3:0] TXDIFFCTRL;
   input [4:0] PCSRSVDIN2;
   input [4:0] PMARSVDIN;
   input [4:0] RXCHBONDI;
   input [4:0] RXDFEAGCTRL;
   input [4:0] RXDFESLIDETAP;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [5:0] RXDFESLIDETAPID;
   input [63:0] TXDATA;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCHARDISPMODE;
   input [7:0] TXCHARDISPVAL;
   input [7:0] TXCHARISK;
   input [8:0] DRPADDR;
endmodule

///// component GTHE2_COMMON ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE2_COMMON (
  DRPDO,
  DRPRDY,
  PMARSVDOUT,
  QPLLDMONITOR,
  QPLLFBCLKLOST,
  QPLLLOCK,
  QPLLOUTCLK,
  QPLLOUTREFCLK,
  QPLLREFCLKLOST,
  REFCLKOUTMONITOR,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  PMARSVD,
  QPLLLOCKDETCLK,
  QPLLLOCKEN,
  QPLLOUTRESET,
  QPLLPD,
  QPLLREFCLKSEL,
  QPLLRESET,
  QPLLRSVD1,
  QPLLRSVD2,
  RCALENB
);
  parameter [63:0] BIAS_CFG = 64'h0000040000001000;
  parameter [31:0] COMMON_CFG = 32'h0000001C;
  parameter [0:0] IS_DRPCLK_INVERTED = 1'b0;
  parameter [0:0] IS_GTGREFCLK_INVERTED = 1'b0;
  parameter [0:0] IS_QPLLLOCKDETCLK_INVERTED = 1'b0;
  parameter [26:0] QPLL_CFG = 27'h0480181;
  parameter [3:0] QPLL_CLKOUT_CFG = 4'b0000;
  parameter [5:0] QPLL_COARSE_FREQ_OVRD = 6'b010000;
  parameter [0:0] QPLL_COARSE_FREQ_OVRD_EN = 1'b0;
  parameter [9:0] QPLL_CP = 10'b0000011111;
  parameter [0:0] QPLL_CP_MONITOR_EN = 1'b0;
  parameter [0:0] QPLL_DMONITOR_SEL = 1'b0;
  parameter [9:0] QPLL_FBDIV = 10'b0000000000;
  parameter [0:0] QPLL_FBDIV_MONITOR_EN = 1'b0;
  parameter [0:0] QPLL_FBDIV_RATIO = 1'b0;
  parameter [23:0] QPLL_INIT_CFG = 24'h000006;
  parameter [15:0] QPLL_LOCK_CFG = 16'h01E8;
  parameter [3:0] QPLL_LPF = 4'b1111;
  parameter integer QPLL_REFCLK_DIV = 2;
  parameter [0:0] QPLL_RP_COMP = 1'b0;
  parameter [1:0] QPLL_VTRL_RESET = 2'b00;
  parameter [1:0] RCAL_CFG = 2'b00;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [2:0] SIM_QPLLREFCLK_SEL = 3'b001;
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_VERSION = "1.1";
   output DRPRDY;
   output QPLLFBCLKLOST;
   output QPLLLOCK;
   output QPLLOUTCLK;
   output QPLLOUTREFCLK;
   output QPLLREFCLKLOST;
   output REFCLKOUTMONITOR;
   output [15:0] DRPDO;
   output [15:0] PMARSVDOUT;
   output [7:0] QPLLDMONITOR;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input QPLLLOCKDETCLK;
   input QPLLLOCKEN;
   input QPLLOUTRESET;
   input QPLLPD;
   input QPLLRESET;
   input RCALENB;
   input [15:0] DRPDI;
   input [15:0] QPLLRSVD1;
   input [2:0] QPLLREFCLKSEL;
   input [4:0] BGRCALOVRD;
   input [4:0] QPLLRSVD2;
   input [7:0] DRPADDR;
   input [7:0] PMARSVD;
endmodule

///// component GTHE3_CHANNEL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE3_CHANNEL (
  BUFGTCE,
  BUFGTCEMASK,
  BUFGTDIV,
  BUFGTRESET,
  BUFGTRSTMASK,
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTHTXN,
  GTHTXP,
  GTPOWERGOOD,
  GTREFCLKMONITOR,
  PCIERATEGEN3,
  PCIERATEIDLE,
  PCIERATEQPLLPD,
  PCIERATEQPLLRESET,
  PCIESYNCTXSYNCDONE,
  PCIEUSERGEN3RDY,
  PCIEUSERPHYSTATUSRST,
  PCIEUSERRATESTART,
  PCSRSVDOUT,
  PHYSTATUS,
  PINRSRVDAS,
  RESETEXCEPTION,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCDRPHDONE,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHBONDO,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXCTRL0,
  RXCTRL1,
  RXCTRL2,
  RXCTRL3,
  RXDATA,
  RXDATAEXTENDRSVD,
  RXDATAVALID,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXMONITOROUT,
  RXOSINTDONE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHALIGNERR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXPRBSLOCKED,
  RXPRGDIVRESETDONE,
  RXQPISENN,
  RXQPISENP,
  RXRATEDONE,
  RXRECCLKOUT,
  RXRESETDONE,
  RXSLIDERDY,
  RXSLIPDONE,
  RXSLIPOUTCLKRDY,
  RXSLIPPMARDY,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDLYSRESETDONE,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXPRGDIVRESETDONE,
  TXQPISENN,
  TXQPISENP,
  TXRATEDONE,
  TXRESETDONE,
  TXSYNCDONE,
  TXSYNCOUT,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  EVODDPHICALDONE,
  EVODDPHICALSTART,
  EVODDPHIDRDEN,
  EVODDPHIDWREN,
  EVODDPHIXRDEN,
  EVODDPHIXWREN,
  EYESCANMODE,
  EYESCANRESET,
  EYESCANTRIGGER,
  GTGREFCLK,
  GTHRXN,
  GTHRXP,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRESETSEL,
  GTRSVD,
  GTRXRESET,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  LOOPBACK,
  LPBKRXTXSEREN,
  LPBKTXRXSEREN,
  PCIEEQRXEQADAPTDONE,
  PCIERSTIDLE,
  PCIERSTTXSYNCSTART,
  PCIEUSERRATEDONE,
  PCSRSVDIN,
  PCSRSVDIN2,
  PMARSVDIN,
  QPLL0CLK,
  QPLL0REFCLK,
  QPLL1CLK,
  QPLL1REFCLK,
  RESETOVRD,
  RSTCLKENTX,
  RX8B10BEN,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCDRRESETRSV,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCOMMADETEN,
  RXDFEAGCCTRL,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFETAP10HOLD,
  RXDFETAP10OVRDEN,
  RXDFETAP11HOLD,
  RXDFETAP11OVRDEN,
  RXDFETAP12HOLD,
  RXDFETAP12OVRDEN,
  RXDFETAP13HOLD,
  RXDFETAP13OVRDEN,
  RXDFETAP14HOLD,
  RXDFETAP14OVRDEN,
  RXDFETAP15HOLD,
  RXDFETAP15OVRDEN,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFETAP6HOLD,
  RXDFETAP6OVRDEN,
  RXDFETAP7HOLD,
  RXDFETAP7OVRDEN,
  RXDFETAP8HOLD,
  RXDFETAP8OVRDEN,
  RXDFETAP9HOLD,
  RXDFETAP9OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEVSEN,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXELECIDLEMODE,
  RXGEARBOXSLIP,
  RXLATCLK,
  RXLPMEN,
  RXLPMGCHOLD,
  RXLPMGCOVRDEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXLPMOSHOLD,
  RXLPMOSOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSINTCFG,
  RXOSINTEN,
  RXOSINTHOLD,
  RXOSINTOVRDEN,
  RXOSINTSTROBE,
  RXOSINTTESTOVRDEN,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPLLCLKSEL,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXPROGDIVRESET,
  RXQPIEN,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSLIPOUTCLK,
  RXSLIPPMA,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SIGVALIDCLK,
  TSTIN,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXBUFDIFFCTRL,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXCTRL0,
  TXCTRL1,
  TXCTRL2,
  TXDATA,
  TXDATAEXTENDRSVD,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDIFFPD,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXLATCLK,
  TXMAINCURSOR,
  TXMARGIN,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPLLCLKSEL,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPOSTCURSORINV,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPRECURSORINV,
  TXPROGDIVRESET,
  TXQPIBIASEN,
  TXQPISTRONGPDOWN,
  TXQPIWEAKPUP,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [15:0] ADAPT_CFG0 = 16'hF800;
  parameter [15:0] ADAPT_CFG1 = 16'h0000;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [0:0] A_RXOSCALRESET = 1'b0;
  parameter [0:0] A_RXPROGDIVRESET = 1'b0;
  parameter [0:0] A_TXPROGDIVRESET = 1'b0;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [0:0] CDR_SWAP_MODE_EN = 1'b0;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 2;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 2;
  parameter [15:0] CPLL_CFG0 = 16'h20F8;
  parameter [15:0] CPLL_CFG1 = 16'hA494;
  parameter [15:0] CPLL_CFG2 = 16'hF001;
  parameter [5:0] CPLL_CFG3 = 6'h00;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 4;
  parameter [15:0] CPLL_INIT_CFG0 = 16'h001E;
  parameter [7:0] CPLL_INIT_CFG1 = 8'h00;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter [1:0] DDI_CTRL = 2'b00;
  parameter integer DDI_REALIGN_WAIT = 15;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [0:0] DFE_D_X_REL_POS = 1'b0;
  parameter [0:0] DFE_VCM_COMP_EN = 1'b0;
  parameter [9:0] DMONITOR_CFG0 = 10'h000;
  parameter [7:0] DMONITOR_CFG1 = 8'h00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h000;
  parameter [9:0] ES_PMA_CFG = 10'b0000000000;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [15:0] ES_QUALIFIER0 = 16'h0000;
  parameter [15:0] ES_QUALIFIER1 = 16'h0000;
  parameter [15:0] ES_QUALIFIER2 = 16'h0000;
  parameter [15:0] ES_QUALIFIER3 = 16'h0000;
  parameter [15:0] ES_QUALIFIER4 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK0 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK1 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK2 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK3 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK4 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK0 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK1 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK2 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK3 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK4 = 16'h0000;
  parameter [10:0] EVODD_PHI_CFG = 11'b00000000000;
  parameter [0:0] EYE_SCAN_SWAP_EN = 1'b0;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [4:0] GEARBOX_MODE = 5'b00000;
  parameter [0:0] GM_BIAS_SELECT = 1'b0;
  parameter [0:0] LOCAL_MASTER = 1'b0;
  parameter [1:0] OOBDIVCTL = 2'b00;
  parameter [0:0] OOB_PWRUP = 1'b0;
  parameter PCI3_AUTO_REALIGN = "FRST_SMPL";
  parameter [0:0] PCI3_PIPE_RX_ELECIDLE = 1'b1;
  parameter [1:0] PCI3_RX_ASYNC_EBUF_BYPASS = 2'b00;
  parameter [0:0] PCI3_RX_ELECIDLE_EI2_ENABLE = 1'b0;
  parameter [5:0] PCI3_RX_ELECIDLE_H2L_COUNT = 6'b000000;
  parameter [2:0] PCI3_RX_ELECIDLE_H2L_DISABLE = 3'b000;
  parameter [5:0] PCI3_RX_ELECIDLE_HI_COUNT = 6'b000000;
  parameter [0:0] PCI3_RX_ELECIDLE_LP4_DISABLE = 1'b0;
  parameter [0:0] PCI3_RX_FIFO_DISABLE = 1'b0;
  parameter [15:0] PCIE_BUFG_DIV_CTRL = 16'h0000;
  parameter [15:0] PCIE_RXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_RXPMA_CFG = 16'h0000;
  parameter [15:0] PCIE_TXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_TXPMA_CFG = 16'h0000;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [15:0] PCS_RSVD0 = 16'b0000000000000000;
  parameter [2:0] PCS_RSVD1 = 3'b000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter [1:0] PLL_SEL_MODE_GEN12 = 2'h0;
  parameter [1:0] PLL_SEL_MODE_GEN3 = 2'h0;
  parameter [15:0] PMA_RSV1 = 16'h0000;
  parameter [2:0] PROCESS_PAR = 3'b010;
  parameter [0:0] RATE_SW_USE_DRP = 1'b0;
  parameter [0:0] RESET_POWERSAVE_DISABLE = 1'b0;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 0;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [15:0] RXCDR_CFG0 = 16'h0000;
  parameter [15:0] RXCDR_CFG0_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG1 = 16'h0080;
  parameter [15:0] RXCDR_CFG1_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG2 = 16'h07E6;
  parameter [15:0] RXCDR_CFG2_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG3 = 16'h0000;
  parameter [15:0] RXCDR_CFG3_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG4 = 16'h0000;
  parameter [15:0] RXCDR_CFG4_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG5 = 16'h0000;
  parameter [15:0] RXCDR_CFG5_GEN3 = 16'h0000;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [15:0] RXCDR_LOCK_CFG0 = 16'h5080;
  parameter [15:0] RXCDR_LOCK_CFG1 = 16'h07E0;
  parameter [15:0] RXCDR_LOCK_CFG2 = 16'h7C42;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [15:0] RXCFOK_CFG0 = 16'h4000;
  parameter [15:0] RXCFOK_CFG1 = 16'h0060;
  parameter [15:0] RXCFOK_CFG2 = 16'h000E;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDFELPM_KL_CFG0 = 16'h0000;
  parameter [15:0] RXDFELPM_KL_CFG1 = 16'h0032;
  parameter [15:0] RXDFELPM_KL_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_CFG0 = 16'h0A00;
  parameter [15:0] RXDFE_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG1 = 16'h7840;
  parameter [15:0] RXDFE_GC_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_H3_CFG0 = 16'h4000;
  parameter [15:0] RXDFE_H3_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_H4_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H4_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_H5_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H5_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_H6_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H6_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_H7_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H7_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_H8_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H8_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_H9_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H9_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HA_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_HA_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HB_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_HB_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HC_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HD_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HD_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HE_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HE_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HF_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HF_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_OS_CFG0 = 16'h8000;
  parameter [15:0] RXDFE_OS_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_UT_CFG0 = 16'h8000;
  parameter [15:0] RXDFE_UT_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_VP_CFG0 = 16'hAA00;
  parameter [15:0] RXDFE_VP_CFG1 = 16'h0033;
  parameter [15:0] RXDLY_CFG = 16'h001F;
  parameter [15:0] RXDLY_LCFG = 16'h0030;
  parameter RXELECIDLE_CFG = "Sigcfg_4";
  parameter integer RXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [15:0] RXLPM_CFG = 16'h0000;
  parameter [15:0] RXLPM_GC_CFG = 16'h0000;
  parameter [15:0] RXLPM_KH_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_KH_CFG1 = 16'h0002;
  parameter [15:0] RXLPM_OS_CFG0 = 16'h8000;
  parameter [15:0] RXLPM_OS_CFG1 = 16'h0002;
  parameter [8:0] RXOOB_CFG = 9'b000000110;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter integer RXOUT_DIV = 4;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [15:0] RXPHBEACON_CFG = 16'h0000;
  parameter [15:0] RXPHDLY_CFG = 16'h2020;
  parameter [15:0] RXPHSAMP_CFG = 16'h2100;
  parameter [15:0] RXPHSLIP_CFG = 16'h6622;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [1:0] RXPI_CFG0 = 2'b00;
  parameter [1:0] RXPI_CFG1 = 2'b00;
  parameter [1:0] RXPI_CFG2 = 2'b00;
  parameter [1:0] RXPI_CFG3 = 2'b00;
  parameter [0:0] RXPI_CFG4 = 1'b0;
  parameter [0:0] RXPI_CFG5 = 1'b1;
  parameter [2:0] RXPI_CFG6 = 3'b000;
  parameter [0:0] RXPI_LPM = 1'b0;
  parameter [0:0] RXPI_VREFSEL = 1'b0;
  parameter RXPMACLK_SEL = "DATA";
  parameter [4:0] RXPMARESET_TIME = 5'b00001;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXPRBS_LINKACQ_CNT = 15;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [0:0] RX_AFE_CM_EN = 1'b0;
  parameter [15:0] RX_BIAS_CFG0 = 16'h0AD4;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter [0:0] RX_CAPFF_SARC_ENB = 1'b0;
  parameter integer RX_CLK25_DIV = 8;
  parameter [0:0] RX_CLKMUX_EN = 1'b1;
  parameter [4:0] RX_CLK_SLIP_OVRD = 5'b00000;
  parameter [3:0] RX_CM_BUF_CFG = 4'b1010;
  parameter [0:0] RX_CM_BUF_PD = 1'b0;
  parameter [1:0] RX_CM_SEL = 2'b11;
  parameter [3:0] RX_CM_TRIM = 4'b0100;
  parameter [7:0] RX_CTLE3_LPF = 8'b00000000;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [3:0] RX_DFELPM_CFG0 = 4'b0110;
  parameter [0:0] RX_DFELPM_CFG1 = 1'b0;
  parameter [0:0] RX_DFELPM_KLKH_AGC_STUP_EN = 1'b1;
  parameter [1:0] RX_DFE_AGC_CFG0 = 2'b00;
  parameter [2:0] RX_DFE_AGC_CFG1 = 3'b100;
  parameter [1:0] RX_DFE_KL_LPM_KH_CFG0 = 2'b01;
  parameter [2:0] RX_DFE_KL_LPM_KH_CFG1 = 3'b010;
  parameter [1:0] RX_DFE_KL_LPM_KL_CFG0 = 2'b01;
  parameter [2:0] RX_DFE_KL_LPM_KL_CFG1 = 3'b010;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter [4:0] RX_DIVRESET_TIME = 5'b00001;
  parameter [0:0] RX_EN_HI_LR = 1'b0;
  parameter [6:0] RX_EYESCAN_VS_CODE = 7'b0000000;
  parameter [0:0] RX_EYESCAN_VS_NEG_DIR = 1'b0;
  parameter [1:0] RX_EYESCAN_VS_RANGE = 2'b00;
  parameter [0:0] RX_EYESCAN_VS_UT_SIGN = 1'b0;
  parameter [0:0] RX_FABINT_USRCLK_FLOP = 1'b0;
  parameter integer RX_INT_DATAWIDTH = 1;
  parameter [0:0] RX_PMA_POWER_SAVE = 1'b0;
  parameter real RX_PROGDIV_CFG = 0.0;
  parameter [2:0] RX_SAMPLE_PERIOD = 3'b101;
  parameter integer RX_SIG_VALID_DLY = 11;
  parameter [0:0] RX_SUM_DFETAPREP_EN = 1'b0;
  parameter [3:0] RX_SUM_IREF_TUNE = 4'b0000;
  parameter [1:0] RX_SUM_RES_CTRL = 2'b00;
  parameter [3:0] RX_SUM_VCMTUNE = 4'b0000;
  parameter [0:0] RX_SUM_VCM_OVWR = 1'b0;
  parameter [2:0] RX_SUM_VREF_TUNE = 3'b000;
  parameter [1:0] RX_TUNE_AFE_OS = 2'b00;
  parameter [0:0] RX_WIDEMODE_CDR = 1'b0;
  parameter RX_XCLK_SEL = "RXDES";
  parameter integer SAS_MAX_COM = 64;
  parameter integer SAS_MIN_COM = 36;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter integer SATA_MAX_BURST = 8;
  parameter integer SATA_MAX_INIT = 21;
  parameter integer SATA_MAX_WAKE = 7;
  parameter integer SATA_MIN_BURST = 4;
  parameter integer SATA_MIN_INIT = 12;
  parameter integer SATA_MIN_WAKE = 4;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter SIM_MODE = "FAST";
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter [0:0] SIM_TX_EIDLE_DRIVE_LEVEL = 1'b0;
  parameter integer SIM_VERSION = 2;
  parameter [1:0] TAPDLY_SET_TX = 2'h0;
  parameter [3:0] TEMPERATUR_PAR = 4'b0010;
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [7:0] TST_RSV0 = 8'h00;
  parameter [7:0] TST_RSV1 = 8'h00;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h001F;
  parameter [15:0] TXDLY_LCFG = 16'h0030;
  parameter [3:0] TXDRVBIAS_N = 4'b1010;
  parameter [3:0] TXDRVBIAS_P = 4'b1100;
  parameter TXFIFO_ADDR_CFG = "LOW";
  parameter integer TXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter TXGEARBOX_EN = "FALSE";
  parameter integer TXOUT_DIV = 4;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [15:0] TXPHDLY_CFG0 = 16'h2020;
  parameter [15:0] TXPHDLY_CFG1 = 16'h0001;
  parameter [15:0] TXPH_CFG = 16'h0980;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter [1:0] TXPI_CFG0 = 2'b00;
  parameter [1:0] TXPI_CFG1 = 2'b00;
  parameter [1:0] TXPI_CFG2 = 2'b00;
  parameter [0:0] TXPI_CFG3 = 1'b0;
  parameter [0:0] TXPI_CFG4 = 1'b1;
  parameter [2:0] TXPI_CFG5 = 3'b000;
  parameter [0:0] TXPI_GRAY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter [0:0] TXPI_LPM = 1'b0;
  parameter TXPI_PPMCLK_SEL = "TXUSRCLK2";
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter [0:0] TXPI_VREFSEL = 1'b0;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 8;
  parameter [0:0] TX_CLKMUX_EN = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [5:0] TX_DCD_CFG = 6'b000010;
  parameter [0:0] TX_DCD_EN = 1'b0;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter [4:0] TX_DIVRESET_TIME = 5'b00001;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter [0:0] TX_EML_PHI_TUNE = 1'b0;
  parameter [0:0] TX_FABINT_USRCLK_FLOP = 1'b0;
  parameter [0:0] TX_IDLE_DATA_ZERO = 1'b0;
  parameter integer TX_INT_DATAWIDTH = 1;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [2:0] TX_MODE_SEL = 3'b000;
  parameter [0:0] TX_PMADATA_OPT = 1'b0;
  parameter [0:0] TX_PMA_POWER_SAVE = 1'b0;
  parameter TX_PROGCLK_SEL = "POSTPI";
  parameter real TX_PROGDIV_CFG = 0.0;
  parameter [0:0] TX_QPI_STATUS_EN = 1'b0;
  parameter [13:0] TX_RXDETECT_CFG = 14'h0032;
  parameter [2:0] TX_RXDETECT_REF = 3'b100;
  parameter [2:0] TX_SAMPLE_PERIOD = 3'b101;
  parameter [0:0] TX_SARC_LPBK_ENB = 1'b0;
  parameter TX_XCLK_SEL = "TXOUT";
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
  parameter [1:0] WB_MODE = 2'b00;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTHTXN;
   output GTHTXP;
   output GTPOWERGOOD;
   output GTREFCLKMONITOR;
   output PCIERATEGEN3;
   output PCIERATEIDLE;
   output PCIESYNCTXSYNCDONE;
   output PCIEUSERGEN3RDY;
   output PCIEUSERPHYSTATUSRST;
   output PCIEUSERRATESTART;
   output PHYSTATUS;
   output RESETEXCEPTION;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCDRPHDONE;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXOSINTDONE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPHALIGNERR;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXPRBSLOCKED;
   output RXPRGDIVRESETDONE;
   output RXQPISENN;
   output RXQPISENP;
   output RXRATEDONE;
   output RXRECCLKOUT;
   output RXRESETDONE;
   output RXSLIDERDY;
   output RXSLIPDONE;
   output RXSLIPOUTCLKRDY;
   output RXSLIPPMARDY;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDLYSRESETDONE;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXPRGDIVRESETDONE;
   output TXQPISENN;
   output TXQPISENP;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [11:0] PCSRSVDOUT;
   output [127:0] RXDATA;
   output [15:0] DRPDO;
   output [15:0] RXCTRL0;
   output [15:0] RXCTRL1;
   output [16:0] DMONITOROUT;
   output [1:0] PCIERATEQPLLPD;
   output [1:0] PCIERATEQPLLRESET;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXHEADERVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] BUFGTCE;
   output [2:0] BUFGTCEMASK;
   output [2:0] BUFGTRESET;
   output [2:0] BUFGTRSTMASK;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXSTATUS;
   output [4:0] RXCHBONDO;
   output [5:0] RXHEADER;
   output [6:0] RXMONITOROUT;
   output [7:0] PINRSRVDAS;
   output [7:0] RXCTRL2;
   output [7:0] RXCTRL3;
   output [7:0] RXDATAEXTENDRSVD;
   output [8:0] BUFGTDIV;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input EVODDPHICALDONE;
   input EVODDPHICALSTART;
   input EVODDPHIDRDEN;
   input EVODDPHIDWREN;
   input EVODDPHIXRDEN;
   input EVODDPHIXWREN;
   input EYESCANMODE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input GTGREFCLK;
   input GTHRXN;
   input GTHRXP;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRESETSEL;
   input GTRXRESET;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input LPBKRXTXSEREN;
   input LPBKTXRXSEREN;
   input PCIEEQRXEQADAPTDONE;
   input PCIERSTIDLE;
   input PCIERSTTXSYNCSTART;
   input PCIEUSERRATEDONE;
   input QPLL0CLK;
   input QPLL0REFCLK;
   input QPLL1CLK;
   input QPLL1REFCLK;
   input RESETOVRD;
   input RSTCLKENTX;
   input RX8B10BEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCDRRESETRSV;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCOMMADETEN;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFETAP10HOLD;
   input RXDFETAP10OVRDEN;
   input RXDFETAP11HOLD;
   input RXDFETAP11OVRDEN;
   input RXDFETAP12HOLD;
   input RXDFETAP12OVRDEN;
   input RXDFETAP13HOLD;
   input RXDFETAP13OVRDEN;
   input RXDFETAP14HOLD;
   input RXDFETAP14OVRDEN;
   input RXDFETAP15HOLD;
   input RXDFETAP15OVRDEN;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFETAP6HOLD;
   input RXDFETAP6OVRDEN;
   input RXDFETAP7HOLD;
   input RXDFETAP7OVRDEN;
   input RXDFETAP8HOLD;
   input RXDFETAP8OVRDEN;
   input RXDFETAP9HOLD;
   input RXDFETAP9OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEVSEN;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXGEARBOXSLIP;
   input RXLATCLK;
   input RXLPMEN;
   input RXLPMGCHOLD;
   input RXLPMGCOVRDEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXLPMOSHOLD;
   input RXLPMOSOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSINTEN;
   input RXOSINTHOLD;
   input RXOSINTOVRDEN;
   input RXOSINTSTROBE;
   input RXOSINTTESTOVRDEN;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXPROGDIVRESET;
   input RXQPIEN;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSLIPOUTCLK;
   input RXSLIPPMA;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SIGVALIDCLK;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDEEMPH;
   input TXDETECTRX;
   input TXDIFFPD;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXLATCLK;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPOSTCURSORINV;
   input TXPRBSFORCEERR;
   input TXPRECURSORINV;
   input TXPROGDIVRESET;
   input TXQPIBIASEN;
   input TXQPISTRONGPDOWN;
   input TXQPIWEAKPUP;
   input TXRATEMODE;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [127:0] TXDATA;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [15:0] TXCTRL0;
   input [15:0] TXCTRL1;
   input [19:0] TSTIN;
   input [1:0] RXDFEAGCCTRL;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXPLLCLKSEL;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXPD;
   input [1:0] TXPLLCLKSEL;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXRATE;
   input [2:0] TXBUFDIFFCTRL;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXRATE;
   input [3:0] RXOSINTCFG;
   input [3:0] RXPRBSSEL;
   input [3:0] TXDIFFCTRL;
   input [3:0] TXPRBSSEL;
   input [4:0] PCSRSVDIN2;
   input [4:0] PMARSVDIN;
   input [4:0] RXCHBONDI;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [5:0] TXHEADER;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCTRL2;
   input [7:0] TXDATAEXTENDRSVD;
   input [8:0] DRPADDR;
endmodule

///// component GTHE3_COMMON ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE3_COMMON (
  DRPDO,
  DRPRDY,
  PMARSVDOUT0,
  PMARSVDOUT1,
  QPLL0FBCLKLOST,
  QPLL0LOCK,
  QPLL0OUTCLK,
  QPLL0OUTREFCLK,
  QPLL0REFCLKLOST,
  QPLL1FBCLKLOST,
  QPLL1LOCK,
  QPLL1OUTCLK,
  QPLL1OUTREFCLK,
  QPLL1REFCLKLOST,
  QPLLDMONITOR0,
  QPLLDMONITOR1,
  REFCLKOUTMONITOR0,
  REFCLKOUTMONITOR1,
  RXRECCLK0_SEL,
  RXRECCLK1_SEL,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK0,
  GTGREFCLK1,
  GTNORTHREFCLK00,
  GTNORTHREFCLK01,
  GTNORTHREFCLK10,
  GTNORTHREFCLK11,
  GTREFCLK00,
  GTREFCLK01,
  GTREFCLK10,
  GTREFCLK11,
  GTSOUTHREFCLK00,
  GTSOUTHREFCLK01,
  GTSOUTHREFCLK10,
  GTSOUTHREFCLK11,
  PMARSVD0,
  PMARSVD1,
  QPLL0CLKRSVD0,
  QPLL0CLKRSVD1,
  QPLL0LOCKDETCLK,
  QPLL0LOCKEN,
  QPLL0PD,
  QPLL0REFCLKSEL,
  QPLL0RESET,
  QPLL1CLKRSVD0,
  QPLL1CLKRSVD1,
  QPLL1LOCKDETCLK,
  QPLL1LOCKEN,
  QPLL1PD,
  QPLL1REFCLKSEL,
  QPLL1RESET,
  QPLLRSVD1,
  QPLLRSVD2,
  QPLLRSVD3,
  QPLLRSVD4,
  RCALENB
);
  parameter [15:0] BIAS_CFG0 = 16'h0000;
  parameter [15:0] BIAS_CFG1 = 16'h0000;
  parameter [15:0] BIAS_CFG2 = 16'h0000;
  parameter [15:0] BIAS_CFG3 = 16'h0040;
  parameter [15:0] BIAS_CFG4 = 16'h0000;
  parameter [9:0] BIAS_CFG_RSVD = 10'b0000000000;
  parameter [15:0] COMMON_CFG0 = 16'h0000;
  parameter [15:0] COMMON_CFG1 = 16'h0000;
  parameter [15:0] POR_CFG = 16'h0004;
  parameter [15:0] QPLL0_CFG0 = 16'h3018;
  parameter [15:0] QPLL0_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL0_CFG2 = 16'h0000;
  parameter [15:0] QPLL0_CFG2_G3 = 16'h0000;
  parameter [15:0] QPLL0_CFG3 = 16'h0120;
  parameter [15:0] QPLL0_CFG4 = 16'h0009;
  parameter [9:0] QPLL0_CP = 10'b0000011111;
  parameter [9:0] QPLL0_CP_G3 = 10'b0000011111;
  parameter integer QPLL0_FBDIV = 66;
  parameter integer QPLL0_FBDIV_G3 = 80;
  parameter [15:0] QPLL0_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL0_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL0_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL0_LOCK_CFG_G3 = 16'h01E8;
  parameter [9:0] QPLL0_LPF = 10'b1111111111;
  parameter [9:0] QPLL0_LPF_G3 = 10'b1111111111;
  parameter integer QPLL0_REFCLK_DIV = 2;
  parameter [15:0] QPLL0_SDM_CFG0 = 16'b0000000000000000;
  parameter [15:0] QPLL0_SDM_CFG1 = 16'b0000000000000000;
  parameter [15:0] QPLL0_SDM_CFG2 = 16'b0000000000000000;
  parameter [15:0] QPLL1_CFG0 = 16'h3018;
  parameter [15:0] QPLL1_CFG1 = 16'h0000;
  parameter [15:0] QPLL1_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL1_CFG2 = 16'h0000;
  parameter [15:0] QPLL1_CFG2_G3 = 16'h0000;
  parameter [15:0] QPLL1_CFG3 = 16'h0120;
  parameter [15:0] QPLL1_CFG4 = 16'h0009;
  parameter [9:0] QPLL1_CP = 10'b0000011111;
  parameter [9:0] QPLL1_CP_G3 = 10'b0000011111;
  parameter integer QPLL1_FBDIV = 66;
  parameter integer QPLL1_FBDIV_G3 = 80;
  parameter [15:0] QPLL1_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL1_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL1_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL1_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL1_LPF = 10'b1111111111;
  parameter [9:0] QPLL1_LPF_G3 = 10'b1111111111;
  parameter integer QPLL1_REFCLK_DIV = 2;
  parameter [15:0] QPLL1_SDM_CFG0 = 16'b0000000000000000;
  parameter [15:0] QPLL1_SDM_CFG1 = 16'b0000000000000000;
  parameter [15:0] QPLL1_SDM_CFG2 = 16'b0000000000000000;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [15:0] RSVD_ATTR2 = 16'h0000;
  parameter [15:0] RSVD_ATTR3 = 16'h0000;
  parameter [1:0] RXRECCLKOUT0_SEL = 2'b00;
  parameter [1:0] RXRECCLKOUT1_SEL = 2'b00;
  parameter [0:0] SARC_EN = 1'b1;
  parameter [0:0] SARC_SEL = 1'b0;
  parameter [15:0] SDM0DATA1_0 = 16'b0000000000000000;
  parameter [8:0] SDM0DATA1_1 = 9'b000000000;
  parameter [15:0] SDM0INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM0INITSEED0_1 = 9'b000000000;
  parameter [0:0] SDM0_DATA_PIN_SEL = 1'b0;
  parameter [0:0] SDM0_WIDTH_PIN_SEL = 1'b0;
  parameter [15:0] SDM1DATA1_0 = 16'b0000000000000000;
  parameter [8:0] SDM1DATA1_1 = 9'b000000000;
  parameter [15:0] SDM1INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM1INITSEED0_1 = 9'b000000000;
  parameter [0:0] SDM1_DATA_PIN_SEL = 1'b0;
  parameter [0:0] SDM1_WIDTH_PIN_SEL = 1'b0;
  parameter SIM_MODE = "FAST";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter integer SIM_VERSION = 2;
   output DRPRDY;
   output QPLL0FBCLKLOST;
   output QPLL0LOCK;
   output QPLL0OUTCLK;
   output QPLL0OUTREFCLK;
   output QPLL0REFCLKLOST;
   output QPLL1FBCLKLOST;
   output QPLL1LOCK;
   output QPLL1OUTCLK;
   output QPLL1OUTREFCLK;
   output QPLL1REFCLKLOST;
   output REFCLKOUTMONITOR0;
   output REFCLKOUTMONITOR1;
   output [15:0] DRPDO;
   output [1:0] RXRECCLK0_SEL;
   output [1:0] RXRECCLK1_SEL;
   output [7:0] PMARSVDOUT0;
   output [7:0] PMARSVDOUT1;
   output [7:0] QPLLDMONITOR0;
   output [7:0] QPLLDMONITOR1;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK0;
   input GTGREFCLK1;
   input GTNORTHREFCLK00;
   input GTNORTHREFCLK01;
   input GTNORTHREFCLK10;
   input GTNORTHREFCLK11;
   input GTREFCLK00;
   input GTREFCLK01;
   input GTREFCLK10;
   input GTREFCLK11;
   input GTSOUTHREFCLK00;
   input GTSOUTHREFCLK01;
   input GTSOUTHREFCLK10;
   input GTSOUTHREFCLK11;
   input QPLL0CLKRSVD0;
   input QPLL0CLKRSVD1;
   input QPLL0LOCKDETCLK;
   input QPLL0LOCKEN;
   input QPLL0PD;
   input QPLL0RESET;
   input QPLL1CLKRSVD0;
   input QPLL1CLKRSVD1;
   input QPLL1LOCKDETCLK;
   input QPLL1LOCKEN;
   input QPLL1PD;
   input QPLL1RESET;
   input RCALENB;
   input [15:0] DRPDI;
   input [2:0] QPLL0REFCLKSEL;
   input [2:0] QPLL1REFCLKSEL;
   input [4:0] BGRCALOVRD;
   input [4:0] QPLLRSVD2;
   input [4:0] QPLLRSVD3;
   input [7:0] PMARSVD0;
   input [7:0] PMARSVD1;
   input [7:0] QPLLRSVD1;
   input [7:0] QPLLRSVD4;
   input [8:0] DRPADDR;
endmodule

///// component GTHE4_CHANNEL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE4_CHANNEL (
  BUFGTCE,
  BUFGTCEMASK,
  BUFGTDIV,
  BUFGTRESET,
  BUFGTRSTMASK,
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  DMONITOROUT,
  DMONITOROUTCLK,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTHTXN,
  GTHTXP,
  GTPOWERGOOD,
  GTREFCLKMONITOR,
  PCIERATEGEN3,
  PCIERATEIDLE,
  PCIERATEQPLLPD,
  PCIERATEQPLLRESET,
  PCIESYNCTXSYNCDONE,
  PCIEUSERGEN3RDY,
  PCIEUSERPHYSTATUSRST,
  PCIEUSERRATESTART,
  PCSRSVDOUT,
  PHYSTATUS,
  PINRSRVDAS,
  POWERPRESENT,
  RESETEXCEPTION,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCDRPHDONE,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHBONDO,
  RXCKCALDONE,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXCTRL0,
  RXCTRL1,
  RXCTRL2,
  RXCTRL3,
  RXDATA,
  RXDATAEXTENDRSVD,
  RXDATAVALID,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXLFPSTRESETDET,
  RXLFPSU2LPEXITDET,
  RXLFPSU3WAKEDET,
  RXMONITOROUT,
  RXOSINTDONE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHALIGNERR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXPRBSLOCKED,
  RXPRGDIVRESETDONE,
  RXQPISENN,
  RXQPISENP,
  RXRATEDONE,
  RXRECCLKOUT,
  RXRESETDONE,
  RXSLIDERDY,
  RXSLIPDONE,
  RXSLIPOUTCLKRDY,
  RXSLIPPMARDY,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDCCDONE,
  TXDLYSRESETDONE,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXPRGDIVRESETDONE,
  TXQPISENN,
  TXQPISENP,
  TXRATEDONE,
  TXRESETDONE,
  TXSYNCDONE,
  TXSYNCOUT,
  CDRSTEPDIR,
  CDRSTEPSQ,
  CDRSTEPSX,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  CPLLFREQLOCK,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPRST,
  DRPWE,
  EYESCANRESET,
  EYESCANTRIGGER,
  FREQOS,
  GTGREFCLK,
  GTHRXN,
  GTHRXP,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRSVD,
  GTRXRESET,
  GTRXRESETSEL,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  GTTXRESETSEL,
  INCPCTRL,
  LOOPBACK,
  PCIEEQRXEQADAPTDONE,
  PCIERSTIDLE,
  PCIERSTTXSYNCSTART,
  PCIEUSERRATEDONE,
  PCSRSVDIN,
  QPLL0CLK,
  QPLL0FREQLOCK,
  QPLL0REFCLK,
  QPLL1CLK,
  QPLL1FREQLOCK,
  QPLL1REFCLK,
  RESETOVRD,
  RX8B10BEN,
  RXAFECFOKEN,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCKCALRESET,
  RXCKCALSTART,
  RXCOMMADETEN,
  RXDFEAGCCTRL,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFECFOKFCNUM,
  RXDFECFOKFEN,
  RXDFECFOKFPULSE,
  RXDFECFOKHOLD,
  RXDFECFOKOVREN,
  RXDFEKHHOLD,
  RXDFEKHOVRDEN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFETAP10HOLD,
  RXDFETAP10OVRDEN,
  RXDFETAP11HOLD,
  RXDFETAP11OVRDEN,
  RXDFETAP12HOLD,
  RXDFETAP12OVRDEN,
  RXDFETAP13HOLD,
  RXDFETAP13OVRDEN,
  RXDFETAP14HOLD,
  RXDFETAP14OVRDEN,
  RXDFETAP15HOLD,
  RXDFETAP15OVRDEN,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFETAP6HOLD,
  RXDFETAP6OVRDEN,
  RXDFETAP7HOLD,
  RXDFETAP7OVRDEN,
  RXDFETAP8HOLD,
  RXDFETAP8OVRDEN,
  RXDFETAP9HOLD,
  RXDFETAP9OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXELECIDLEMODE,
  RXEQTRAINING,
  RXGEARBOXSLIP,
  RXLATCLK,
  RXLPMEN,
  RXLPMGCHOLD,
  RXLPMGCOVRDEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXLPMOSHOLD,
  RXLPMOSOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPLLCLKSEL,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXPROGDIVRESET,
  RXQPIEN,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSLIPOUTCLK,
  RXSLIPPMA,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXTERMINATION,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SIGVALIDCLK,
  TSTIN,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXCTRL0,
  TXCTRL1,
  TXCTRL2,
  TXDATA,
  TXDATAEXTENDRSVD,
  TXDCCFORCESTART,
  TXDCCRESET,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXLATCLK,
  TXLFPSTRESET,
  TXLFPSU2LPEXIT,
  TXLFPSU3WAKE,
  TXMAINCURSOR,
  TXMARGIN,
  TXMUXDCDEXHOLD,
  TXMUXDCDORWREN,
  TXONESZEROS,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPLLCLKSEL,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPROGDIVRESET,
  TXQPIBIASEN,
  TXQPIWEAKPUP,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [15:0] ADAPT_CFG0 = 16'h9200;
  parameter [15:0] ADAPT_CFG1 = 16'h801C;
  parameter [15:0] ADAPT_CFG2 = 16'h0000;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [0:0] A_RXOSCALRESET = 1'b0;
  parameter [0:0] A_RXPROGDIVRESET = 1'b0;
  parameter [0:0] A_RXTERMINATION = 1'b1;
  parameter [4:0] A_TXDIFFCTRL = 5'b01100;
  parameter [0:0] A_TXPROGDIVRESET = 1'b0;
  parameter [0:0] CAPBYPASS_FORCE = 1'b0;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [0:0] CDR_SWAP_MODE_EN = 1'b0;
  parameter [0:0] CFOK_PWRSVE_EN = 1'b1;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 2;
  parameter [15:0] CH_HSPMUX = 16'h2424;
  parameter [15:0] CKCAL1_CFG_0 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_1 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_0 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_1 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_4 = 16'b0000000000000000;
  parameter [15:0] CKCAL_RSVD0 = 16'h4000;
  parameter [15:0] CKCAL_RSVD1 = 16'h0000;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 2;
  parameter [15:0] CPLL_CFG0 = 16'h01FA;
  parameter [15:0] CPLL_CFG1 = 16'h24A9;
  parameter [15:0] CPLL_CFG2 = 16'h6807;
  parameter [15:0] CPLL_CFG3 = 16'h0000;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 4;
  parameter [15:0] CPLL_INIT_CFG0 = 16'h001E;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter [2:0] CTLE3_OCAP_EXT_CTRL = 3'b000;
  parameter [0:0] CTLE3_OCAP_EXT_EN = 1'b0;
  parameter [1:0] DDI_CTRL = 2'b00;
  parameter integer DDI_REALIGN_WAIT = 15;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [0:0] DELAY_ELEC = 1'b0;
  parameter [9:0] DMONITOR_CFG0 = 10'h000;
  parameter [7:0] DMONITOR_CFG1 = 8'h00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h800;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [15:0] ES_QUALIFIER0 = 16'h0000;
  parameter [15:0] ES_QUALIFIER1 = 16'h0000;
  parameter [15:0] ES_QUALIFIER2 = 16'h0000;
  parameter [15:0] ES_QUALIFIER3 = 16'h0000;
  parameter [15:0] ES_QUALIFIER4 = 16'h0000;
  parameter [15:0] ES_QUALIFIER5 = 16'h0000;
  parameter [15:0] ES_QUALIFIER6 = 16'h0000;
  parameter [15:0] ES_QUALIFIER7 = 16'h0000;
  parameter [15:0] ES_QUALIFIER8 = 16'h0000;
  parameter [15:0] ES_QUALIFIER9 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK0 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK1 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK2 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK3 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK4 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK5 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK6 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK7 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK8 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK9 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK0 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK1 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK2 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK3 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK4 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK5 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK6 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK7 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK8 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK9 = 16'h0000;
  parameter [0:0] EYE_SCAN_SWAP_EN = 1'b0;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [4:0] GEARBOX_MODE = 5'b00000;
  parameter [0:0] ISCAN_CK_PH_SEL2 = 1'b0;
  parameter [0:0] LOCAL_MASTER = 1'b0;
  parameter [2:0] LPBK_BIAS_CTRL = 3'b000;
  parameter [0:0] LPBK_EN_RCAL_B = 1'b0;
  parameter [3:0] LPBK_EXT_RCAL = 4'b0000;
  parameter [2:0] LPBK_IND_CTRL0 = 3'b000;
  parameter [2:0] LPBK_IND_CTRL1 = 3'b000;
  parameter [2:0] LPBK_IND_CTRL2 = 3'b000;
  parameter [3:0] LPBK_RG_CTRL = 4'b0000;
  parameter [1:0] OOBDIVCTL = 2'b00;
  parameter [0:0] OOB_PWRUP = 1'b0;
  parameter PCI3_AUTO_REALIGN = "FRST_SMPL";
  parameter [0:0] PCI3_PIPE_RX_ELECIDLE = 1'b1;
  parameter [1:0] PCI3_RX_ASYNC_EBUF_BYPASS = 2'b00;
  parameter [0:0] PCI3_RX_ELECIDLE_EI2_ENABLE = 1'b0;
  parameter [5:0] PCI3_RX_ELECIDLE_H2L_COUNT = 6'b000000;
  parameter [2:0] PCI3_RX_ELECIDLE_H2L_DISABLE = 3'b000;
  parameter [5:0] PCI3_RX_ELECIDLE_HI_COUNT = 6'b000000;
  parameter [0:0] PCI3_RX_ELECIDLE_LP4_DISABLE = 1'b0;
  parameter [0:0] PCI3_RX_FIFO_DISABLE = 1'b0;
  parameter [4:0] PCIE3_CLK_COR_EMPTY_THRSH = 5'b00000;
  parameter [5:0] PCIE3_CLK_COR_FULL_THRSH = 6'b010000;
  parameter [4:0] PCIE3_CLK_COR_MAX_LAT = 5'b01000;
  parameter [4:0] PCIE3_CLK_COR_MIN_LAT = 5'b00100;
  parameter [5:0] PCIE3_CLK_COR_THRSH_TIMER = 6'b001000;
  parameter [15:0] PCIE_BUFG_DIV_CTRL = 16'h0000;
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN12 = 2'h0;
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN3 = 2'h0;
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN4 = 2'h0;
  parameter [15:0] PCIE_RXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_RXPMA_CFG = 16'h0000;
  parameter [15:0] PCIE_TXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_TXPMA_CFG = 16'h0000;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [15:0] PCS_RSVD0 = 16'b0000000000000000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter integer PREIQ_FREQ_BST = 0;
  parameter [2:0] PROCESS_PAR = 3'b010;
  parameter [0:0] RATE_SW_USE_DRP = 1'b0;
  parameter [0:0] RCLK_SIPO_DLY_ENB = 1'b0;
  parameter [0:0] RCLK_SIPO_INV_EN = 1'b0;
  parameter [0:0] RESET_POWERSAVE_DISABLE = 1'b0;
  parameter [2:0] RTX_BUF_CML_CTRL = 3'b010;
  parameter [1:0] RTX_BUF_TERM_CTRL = 2'b00;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 0;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [15:0] RXCDR_CFG0 = 16'h0003;
  parameter [15:0] RXCDR_CFG0_GEN3 = 16'h0003;
  parameter [15:0] RXCDR_CFG1 = 16'h0000;
  parameter [15:0] RXCDR_CFG1_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG2 = 16'h0164;
  parameter [9:0] RXCDR_CFG2_GEN2 = 10'h164;
  parameter [15:0] RXCDR_CFG2_GEN3 = 16'h0034;
  parameter [15:0] RXCDR_CFG2_GEN4 = 16'h0034;
  parameter [15:0] RXCDR_CFG3 = 16'h0024;
  parameter [5:0] RXCDR_CFG3_GEN2 = 6'h24;
  parameter [15:0] RXCDR_CFG3_GEN3 = 16'h0024;
  parameter [15:0] RXCDR_CFG3_GEN4 = 16'h0024;
  parameter [15:0] RXCDR_CFG4 = 16'h5CF6;
  parameter [15:0] RXCDR_CFG4_GEN3 = 16'h5CF6;
  parameter [15:0] RXCDR_CFG5 = 16'hB46B;
  parameter [15:0] RXCDR_CFG5_GEN3 = 16'h146B;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [15:0] RXCDR_LOCK_CFG0 = 16'h0040;
  parameter [15:0] RXCDR_LOCK_CFG1 = 16'h8000;
  parameter [15:0] RXCDR_LOCK_CFG2 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG3 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG4 = 16'h0000;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [15:0] RXCFOK_CFG0 = 16'h0000;
  parameter [15:0] RXCFOK_CFG1 = 16'h0002;
  parameter [15:0] RXCFOK_CFG2 = 16'h002D;
  parameter [15:0] RXCKCAL1_IQ_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL1_I_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL1_Q_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_DX_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_D_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_S_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_X_LOOP_RST_CFG = 16'h0000;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDFELPM_KL_CFG0 = 16'h0000;
  parameter [15:0] RXDFELPM_KL_CFG1 = 16'h0022;
  parameter [15:0] RXDFELPM_KL_CFG2 = 16'h0100;
  parameter [15:0] RXDFE_CFG0 = 16'h4000;
  parameter [15:0] RXDFE_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H3_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H3_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H4_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H4_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_H5_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H5_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H6_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H6_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H7_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H7_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H8_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H8_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H9_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H9_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HA_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HA_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HB_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HB_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HC_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HD_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HD_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HE_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HE_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HF_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HF_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_KH_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG3 = 16'h0000;
  parameter [15:0] RXDFE_OS_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_OS_CFG1 = 16'h0002;
  parameter [0:0] RXDFE_PWR_SAVING = 1'b0;
  parameter [15:0] RXDFE_UT_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_UT_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_UT_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_VP_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_VP_CFG1 = 16'h0022;
  parameter [15:0] RXDLY_CFG = 16'h0010;
  parameter [15:0] RXDLY_LCFG = 16'h0030;
  parameter RXELECIDLE_CFG = "SIGCFG_4";
  parameter integer RXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [15:0] RXLPM_CFG = 16'h0000;
  parameter [15:0] RXLPM_GC_CFG = 16'h1000;
  parameter [15:0] RXLPM_KH_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_KH_CFG1 = 16'h0002;
  parameter [15:0] RXLPM_OS_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_OS_CFG1 = 16'h0000;
  parameter [8:0] RXOOB_CFG = 9'b000110000;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter integer RXOUT_DIV = 4;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [15:0] RXPHBEACON_CFG = 16'h0000;
  parameter [15:0] RXPHDLY_CFG = 16'h2020;
  parameter [15:0] RXPHSAMP_CFG = 16'h2100;
  parameter [15:0] RXPHSLIP_CFG = 16'h9933;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [0:0] RXPI_AUTO_BW_SEL_BYPASS = 1'b0;
  parameter [15:0] RXPI_CFG0 = 16'h0002;
  parameter [15:0] RXPI_CFG1 = 16'b0000000000000000;
  parameter [0:0] RXPI_LPM = 1'b0;
  parameter [1:0] RXPI_SEL_LC = 2'b00;
  parameter [1:0] RXPI_STARTCODE = 2'b00;
  parameter [0:0] RXPI_VREFSEL = 1'b0;
  parameter RXPMACLK_SEL = "DATA";
  parameter [4:0] RXPMARESET_TIME = 5'b00001;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXPRBS_LINKACQ_CNT = 15;
  parameter [0:0] RXREFCLKDIV2_SEL = 1'b0;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [0:0] RX_AFE_CM_EN = 1'b0;
  parameter [15:0] RX_BIAS_CFG0 = 16'h12B0;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter [0:0] RX_CAPFF_SARC_ENB = 1'b0;
  parameter integer RX_CLK25_DIV = 8;
  parameter [0:0] RX_CLKMUX_EN = 1'b1;
  parameter [4:0] RX_CLK_SLIP_OVRD = 5'b00000;
  parameter [3:0] RX_CM_BUF_CFG = 4'b1010;
  parameter [0:0] RX_CM_BUF_PD = 1'b0;
  parameter integer RX_CM_SEL = 3;
  parameter integer RX_CM_TRIM = 12;
  parameter [7:0] RX_CTLE3_LPF = 8'b00000000;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [2:0] RX_DEGEN_CTRL = 3'b011;
  parameter integer RX_DFELPM_CFG0 = 0;
  parameter [0:0] RX_DFELPM_CFG1 = 1'b1;
  parameter [0:0] RX_DFELPM_KLKH_AGC_STUP_EN = 1'b1;
  parameter [1:0] RX_DFE_AGC_CFG0 = 2'b00;
  parameter integer RX_DFE_AGC_CFG1 = 4;
  parameter integer RX_DFE_KL_LPM_KH_CFG0 = 1;
  parameter integer RX_DFE_KL_LPM_KH_CFG1 = 4;
  parameter [1:0] RX_DFE_KL_LPM_KL_CFG0 = 2'b01;
  parameter integer RX_DFE_KL_LPM_KL_CFG1 = 4;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter [0:0] RX_DIV2_MODE_B = 1'b0;
  parameter [4:0] RX_DIVRESET_TIME = 5'b00001;
  parameter [0:0] RX_EN_CTLE_RCAL_B = 1'b0;
  parameter [0:0] RX_EN_HI_LR = 1'b1;
  parameter [8:0] RX_EXT_RL_CTRL = 9'b000000000;
  parameter [6:0] RX_EYESCAN_VS_CODE = 7'b0000000;
  parameter [0:0] RX_EYESCAN_VS_NEG_DIR = 1'b0;
  parameter [1:0] RX_EYESCAN_VS_RANGE = 2'b00;
  parameter [0:0] RX_EYESCAN_VS_UT_SIGN = 1'b0;
  parameter [0:0] RX_FABINT_USRCLK_FLOP = 1'b0;
  parameter integer RX_INT_DATAWIDTH = 1;
  parameter [0:0] RX_PMA_POWER_SAVE = 1'b0;
  parameter [15:0] RX_PMA_RSV0 = 16'h0000;
  parameter real RX_PROGDIV_CFG = 0.0;
  parameter [15:0] RX_PROGDIV_RATE = 16'h0001;
  parameter [3:0] RX_RESLOAD_CTRL = 4'b0000;
  parameter [0:0] RX_RESLOAD_OVRD = 1'b0;
  parameter [2:0] RX_SAMPLE_PERIOD = 3'b101;
  parameter integer RX_SIG_VALID_DLY = 11;
  parameter [0:0] RX_SUM_DFETAPREP_EN = 1'b0;
  parameter [3:0] RX_SUM_IREF_TUNE = 4'b1001;
  parameter [3:0] RX_SUM_RESLOAD_CTRL = 4'b0000;
  parameter [3:0] RX_SUM_VCMTUNE = 4'b1010;
  parameter [0:0] RX_SUM_VCM_OVWR = 1'b0;
  parameter [2:0] RX_SUM_VREF_TUNE = 3'b100;
  parameter [1:0] RX_TUNE_AFE_OS = 2'b00;
  parameter [2:0] RX_VREG_CTRL = 3'b101;
  parameter [0:0] RX_VREG_PDB = 1'b1;
  parameter [1:0] RX_WIDEMODE_CDR = 2'b01;
  parameter [1:0] RX_WIDEMODE_CDR_GEN3 = 2'b01;
  parameter [1:0] RX_WIDEMODE_CDR_GEN4 = 2'b01;
  parameter RX_XCLK_SEL = "RXDES";
  parameter [0:0] RX_XMODE_SEL = 1'b0;
  parameter [0:0] SAMPLE_CLK_PHASE = 1'b0;
  parameter [0:0] SAS_12G_MODE = 1'b0;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter SIM_MODE = "FAST";
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_TX_EIDLE_DRIVE_LEVEL = "Z";
  parameter [0:0] SRSTMODE = 1'b0;
  parameter [1:0] TAPDLY_SET_TX = 2'h0;
  parameter [3:0] TEMPERATURE_PAR = 4'b0010;
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [7:0] TST_RSV0 = 8'h00;
  parameter [7:0] TST_RSV1 = 8'h00;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h0010;
  parameter [15:0] TXDLY_LCFG = 16'h0030;
  parameter [3:0] TXDRVBIAS_N = 4'b1010;
  parameter TXFIFO_ADDR_CFG = "LOW";
  parameter integer TXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter TXGEARBOX_EN = "FALSE";
  parameter integer TXOUT_DIV = 4;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [15:0] TXPHDLY_CFG0 = 16'h6020;
  parameter [15:0] TXPHDLY_CFG1 = 16'h0002;
  parameter [15:0] TXPH_CFG = 16'h0123;
  parameter [15:0] TXPH_CFG2 = 16'h0000;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter [15:0] TXPI_CFG = 16'h0000;
  parameter [1:0] TXPI_CFG0 = 2'b00;
  parameter [1:0] TXPI_CFG1 = 2'b00;
  parameter [1:0] TXPI_CFG2 = 2'b00;
  parameter [0:0] TXPI_CFG3 = 1'b0;
  parameter [0:0] TXPI_CFG4 = 1'b1;
  parameter [2:0] TXPI_CFG5 = 3'b000;
  parameter [0:0] TXPI_GRAY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter [0:0] TXPI_LPM = 1'b0;
  parameter [0:0] TXPI_PPM = 1'b0;
  parameter TXPI_PPMCLK_SEL = "TXUSRCLK2";
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter [0:0] TXPI_VREFSEL = 1'b0;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXREFCLKDIV2_SEL = 1'b0;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 8;
  parameter [0:0] TX_CLKMUX_EN = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [15:0] TX_DCC_LOOP_RST_CFG = 16'h0000;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter [5:0] TX_DEEMPH2 = 6'b000000;
  parameter [5:0] TX_DEEMPH3 = 6'b000000;
  parameter [4:0] TX_DIVRESET_TIME = 5'b00001;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter integer TX_DRVMUX_CTRL = 2;
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter [0:0] TX_FABINT_USRCLK_FLOP = 1'b0;
  parameter [0:0] TX_FIFO_BYP_EN = 1'b0;
  parameter [0:0] TX_IDLE_DATA_ZERO = 1'b0;
  parameter integer TX_INT_DATAWIDTH = 1;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [15:0] TX_PHICAL_CFG0 = 16'h0000;
  parameter [15:0] TX_PHICAL_CFG1 = 16'h003F;
  parameter [15:0] TX_PHICAL_CFG2 = 16'h0000;
  parameter integer TX_PI_BIASSET = 0;
  parameter [1:0] TX_PI_IBIAS_MID = 2'b00;
  parameter [0:0] TX_PMADATA_OPT = 1'b0;
  parameter [0:0] TX_PMA_POWER_SAVE = 1'b0;
  parameter [15:0] TX_PMA_RSV0 = 16'h0008;
  parameter integer TX_PREDRV_CTRL = 2;
  parameter TX_PROGCLK_SEL = "POSTPI";
  parameter real TX_PROGDIV_CFG = 0.0;
  parameter [15:0] TX_PROGDIV_RATE = 16'h0001;
  parameter [0:0] TX_QPI_STATUS_EN = 1'b0;
  parameter [13:0] TX_RXDETECT_CFG = 14'h0032;
  parameter integer TX_RXDETECT_REF = 3;
  parameter [2:0] TX_SAMPLE_PERIOD = 3'b101;
  parameter [0:0] TX_SARC_LPBK_ENB = 1'b0;
  parameter [1:0] TX_SW_MEAS = 2'b00;
  parameter [2:0] TX_VREG_CTRL = 3'b000;
  parameter [0:0] TX_VREG_PDB = 1'b0;
  parameter [1:0] TX_VREG_VREFSEL = 2'b00;
  parameter TX_XCLK_SEL = "TXOUT";
  parameter [0:0] USB_BOTH_BURST_IDLE = 1'b0;
  parameter [6:0] USB_BURSTMAX_U3WAKE = 7'b1111111;
  parameter [6:0] USB_BURSTMIN_U3WAKE = 7'b1100011;
  parameter [0:0] USB_CLK_COR_EQ_EN = 1'b0;
  parameter [0:0] USB_EXT_CNTL = 1'b1;
  parameter [9:0] USB_IDLEMAX_POLLING = 10'b1010111011;
  parameter [9:0] USB_IDLEMIN_POLLING = 10'b0100101011;
  parameter [8:0] USB_LFPSPING_BURST = 9'b000000101;
  parameter [8:0] USB_LFPSPOLLING_BURST = 9'b000110001;
  parameter [8:0] USB_LFPSPOLLING_IDLE_MS = 9'b000000100;
  parameter [8:0] USB_LFPSU1EXIT_BURST = 9'b000011101;
  parameter [8:0] USB_LFPSU2LPEXIT_BURST_MS = 9'b001100011;
  parameter [8:0] USB_LFPSU3WAKE_BURST_MS = 9'b111110011;
  parameter [3:0] USB_LFPS_TPERIOD = 4'b0011;
  parameter [0:0] USB_LFPS_TPERIOD_ACCURATE = 1'b1;
  parameter [0:0] USB_MODE = 1'b0;
  parameter [0:0] USB_PCIE_ERR_REP_DIS = 1'b0;
  parameter integer USB_PING_SATA_MAX_INIT = 21;
  parameter integer USB_PING_SATA_MIN_INIT = 12;
  parameter integer USB_POLL_SATA_MAX_BURST = 8;
  parameter integer USB_POLL_SATA_MIN_BURST = 4;
  parameter [0:0] USB_RAW_ELEC = 1'b0;
  parameter [0:0] USB_RXIDLE_P0_CTRL = 1'b1;
  parameter [0:0] USB_TXIDLE_TUNE_ENABLE = 1'b1;
  parameter integer USB_U1_SATA_MAX_WAKE = 7;
  parameter integer USB_U1_SATA_MIN_WAKE = 4;
  parameter integer USB_U2_SAS_MAX_COM = 64;
  parameter integer USB_U2_SAS_MIN_COM = 36;
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
  parameter [0:0] Y_ALL_MODE = 1'b0;
   output BUFGTCE;
   output BUFGTRESET;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output DMONITOROUTCLK;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTHTXN;
   output GTHTXP;
   output GTPOWERGOOD;
   output GTREFCLKMONITOR;
   output PCIERATEGEN3;
   output PCIERATEIDLE;
   output PCIESYNCTXSYNCDONE;
   output PCIEUSERGEN3RDY;
   output PCIEUSERPHYSTATUSRST;
   output PCIEUSERRATESTART;
   output PHYSTATUS;
   output POWERPRESENT;
   output RESETEXCEPTION;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCDRPHDONE;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCKCALDONE;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXLFPSTRESETDET;
   output RXLFPSU2LPEXITDET;
   output RXLFPSU3WAKEDET;
   output RXOSINTDONE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPHALIGNERR;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXPRBSLOCKED;
   output RXPRGDIVRESETDONE;
   output RXQPISENN;
   output RXQPISENP;
   output RXRATEDONE;
   output RXRECCLKOUT;
   output RXRESETDONE;
   output RXSLIDERDY;
   output RXSLIPDONE;
   output RXSLIPOUTCLKRDY;
   output RXSLIPPMARDY;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDCCDONE;
   output TXDLYSRESETDONE;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXPRGDIVRESETDONE;
   output TXQPISENN;
   output TXQPISENP;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [127:0] RXDATA;
   output [15:0] DMONITOROUT;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [15:0] PINRSRVDAS;
   output [15:0] RXCTRL0;
   output [15:0] RXCTRL1;
   output [1:0] PCIERATEQPLLPD;
   output [1:0] PCIERATEQPLLRESET;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXHEADERVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] BUFGTCEMASK;
   output [2:0] BUFGTRSTMASK;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXSTATUS;
   output [4:0] RXCHBONDO;
   output [5:0] RXHEADER;
   output [7:0] RXCTRL2;
   output [7:0] RXCTRL3;
   output [7:0] RXDATAEXTENDRSVD;
   output [7:0] RXMONITOROUT;
   output [8:0] BUFGTDIV;
   input CDRSTEPDIR;
   input CDRSTEPSQ;
   input CDRSTEPSX;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input CPLLFREQLOCK;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPRST;
   input DRPWE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input FREQOS;
   input GTGREFCLK;
   input GTHRXN;
   input GTHRXP;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRXRESET;
   input GTRXRESETSEL;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input GTTXRESETSEL;
   input INCPCTRL;
   input PCIEEQRXEQADAPTDONE;
   input PCIERSTIDLE;
   input PCIERSTTXSYNCSTART;
   input PCIEUSERRATEDONE;
   input QPLL0CLK;
   input QPLL0FREQLOCK;
   input QPLL0REFCLK;
   input QPLL1CLK;
   input QPLL1FREQLOCK;
   input QPLL1REFCLK;
   input RESETOVRD;
   input RX8B10BEN;
   input RXAFECFOKEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCKCALRESET;
   input RXCOMMADETEN;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFECFOKFEN;
   input RXDFECFOKFPULSE;
   input RXDFECFOKHOLD;
   input RXDFECFOKOVREN;
   input RXDFEKHHOLD;
   input RXDFEKHOVRDEN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFETAP10HOLD;
   input RXDFETAP10OVRDEN;
   input RXDFETAP11HOLD;
   input RXDFETAP11OVRDEN;
   input RXDFETAP12HOLD;
   input RXDFETAP12OVRDEN;
   input RXDFETAP13HOLD;
   input RXDFETAP13OVRDEN;
   input RXDFETAP14HOLD;
   input RXDFETAP14OVRDEN;
   input RXDFETAP15HOLD;
   input RXDFETAP15OVRDEN;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFETAP6HOLD;
   input RXDFETAP6OVRDEN;
   input RXDFETAP7HOLD;
   input RXDFETAP7OVRDEN;
   input RXDFETAP8HOLD;
   input RXDFETAP8OVRDEN;
   input RXDFETAP9HOLD;
   input RXDFETAP9OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXEQTRAINING;
   input RXGEARBOXSLIP;
   input RXLATCLK;
   input RXLPMEN;
   input RXLPMGCHOLD;
   input RXLPMGCOVRDEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXLPMOSHOLD;
   input RXLPMOSOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXPROGDIVRESET;
   input RXQPIEN;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSLIPOUTCLK;
   input RXSLIPPMA;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXTERMINATION;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SIGVALIDCLK;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDCCFORCESTART;
   input TXDCCRESET;
   input TXDETECTRX;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXLATCLK;
   input TXLFPSTRESET;
   input TXLFPSU2LPEXIT;
   input TXLFPSU3WAKE;
   input TXMUXDCDEXHOLD;
   input TXMUXDCDORWREN;
   input TXONESZEROS;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPRBSFORCEERR;
   input TXPROGDIVRESET;
   input TXQPIBIASEN;
   input TXQPIWEAKPUP;
   input TXRATEMODE;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [127:0] TXDATA;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [15:0] TXCTRL0;
   input [15:0] TXCTRL1;
   input [19:0] TSTIN;
   input [1:0] RXDFEAGCCTRL;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXPLLCLKSEL;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXDEEMPH;
   input [1:0] TXPD;
   input [1:0] TXPLLCLKSEL;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXRATE;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXRATE;
   input [3:0] RXDFECFOKFCNUM;
   input [3:0] RXPRBSSEL;
   input [3:0] TXPRBSSEL;
   input [4:0] RXCHBONDI;
   input [4:0] TXDIFFCTRL;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [5:0] TXHEADER;
   input [6:0] RXCKCALSTART;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCTRL2;
   input [7:0] TXDATAEXTENDRSVD;
   input [9:0] DRPADDR;
endmodule

///// component GTHE4_COMMON ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE4_COMMON (
  DRPDO,
  DRPRDY,
  PMARSVDOUT0,
  PMARSVDOUT1,
  QPLL0FBCLKLOST,
  QPLL0LOCK,
  QPLL0OUTCLK,
  QPLL0OUTREFCLK,
  QPLL0REFCLKLOST,
  QPLL1FBCLKLOST,
  QPLL1LOCK,
  QPLL1OUTCLK,
  QPLL1OUTREFCLK,
  QPLL1REFCLKLOST,
  QPLLDMONITOR0,
  QPLLDMONITOR1,
  REFCLKOUTMONITOR0,
  REFCLKOUTMONITOR1,
  RXRECCLK0SEL,
  RXRECCLK1SEL,
  SDM0FINALOUT,
  SDM0TESTDATA,
  SDM1FINALOUT,
  SDM1TESTDATA,
  TCONGPO,
  TCONRSVDOUT0,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK0,
  GTGREFCLK1,
  GTNORTHREFCLK00,
  GTNORTHREFCLK01,
  GTNORTHREFCLK10,
  GTNORTHREFCLK11,
  GTREFCLK00,
  GTREFCLK01,
  GTREFCLK10,
  GTREFCLK11,
  GTSOUTHREFCLK00,
  GTSOUTHREFCLK01,
  GTSOUTHREFCLK10,
  GTSOUTHREFCLK11,
  PCIERATEQPLL0,
  PCIERATEQPLL1,
  PMARSVD0,
  PMARSVD1,
  QPLL0CLKRSVD0,
  QPLL0CLKRSVD1,
  QPLL0FBDIV,
  QPLL0LOCKDETCLK,
  QPLL0LOCKEN,
  QPLL0PD,
  QPLL0REFCLKSEL,
  QPLL0RESET,
  QPLL1CLKRSVD0,
  QPLL1CLKRSVD1,
  QPLL1FBDIV,
  QPLL1LOCKDETCLK,
  QPLL1LOCKEN,
  QPLL1PD,
  QPLL1REFCLKSEL,
  QPLL1RESET,
  QPLLRSVD1,
  QPLLRSVD2,
  QPLLRSVD3,
  QPLLRSVD4,
  RCALENB,
  SDM0DATA,
  SDM0RESET,
  SDM0TOGGLE,
  SDM0WIDTH,
  SDM1DATA,
  SDM1RESET,
  SDM1TOGGLE,
  SDM1WIDTH,
  TCONGPI,
  TCONPOWERUP,
  TCONRESET,
  TCONRSVDIN1
);
  parameter [0:0] AEN_QPLL0_FBDIV = 1'b1;
  parameter [0:0] AEN_QPLL1_FBDIV = 1'b1;
  parameter [0:0] AEN_SDM0TOGGLE = 1'b0;
  parameter [0:0] AEN_SDM1TOGGLE = 1'b0;
  parameter [0:0] A_SDM0TOGGLE = 1'b0;
  parameter [8:0] A_SDM1DATA_HIGH = 9'b000000000;
  parameter [15:0] A_SDM1DATA_LOW = 16'b0000000000000000;
  parameter [0:0] A_SDM1TOGGLE = 1'b0;
  parameter [15:0] BIAS_CFG0 = 16'h0000;
  parameter [15:0] BIAS_CFG1 = 16'h0000;
  parameter [15:0] BIAS_CFG2 = 16'h0000;
  parameter [15:0] BIAS_CFG3 = 16'h0000;
  parameter [15:0] BIAS_CFG4 = 16'h0000;
  parameter [15:0] BIAS_CFG_RSVD = 16'h0000;
  parameter [15:0] COMMON_CFG0 = 16'h0000;
  parameter [15:0] COMMON_CFG1 = 16'h0000;
  parameter [15:0] POR_CFG = 16'h0000;
  parameter [15:0] PPF0_CFG = 16'h0F00;
  parameter [15:0] PPF1_CFG = 16'h0F00;
  parameter QPLL0CLKOUT_RATE = "FULL";
  parameter [15:0] QPLL0_CFG0 = 16'h391C;
  parameter [15:0] QPLL0_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL0_CFG2 = 16'h0F80;
  parameter [15:0] QPLL0_CFG2_G3 = 16'h0F80;
  parameter [15:0] QPLL0_CFG3 = 16'h0120;
  parameter [15:0] QPLL0_CFG4 = 16'h0002;
  parameter [9:0] QPLL0_CP = 10'b0000011111;
  parameter [9:0] QPLL0_CP_G3 = 10'b0000011111;
  parameter integer QPLL0_FBDIV = 66;
  parameter integer QPLL0_FBDIV_G3 = 80;
  parameter [15:0] QPLL0_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL0_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL0_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL0_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL0_LPF = 10'b1011111111;
  parameter [9:0] QPLL0_LPF_G3 = 10'b1111111111;
  parameter [0:0] QPLL0_PCI_EN = 1'b0;
  parameter [0:0] QPLL0_RATE_SW_USE_DRP = 1'b0;
  parameter integer QPLL0_REFCLK_DIV = 1;
  parameter [15:0] QPLL0_SDM_CFG0 = 16'h0040;
  parameter [15:0] QPLL0_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_SDM_CFG2 = 16'h0000;
  parameter QPLL1CLKOUT_RATE = "FULL";
  parameter [15:0] QPLL1_CFG0 = 16'h691C;
  parameter [15:0] QPLL1_CFG1 = 16'h0020;
  parameter [15:0] QPLL1_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL1_CFG2 = 16'h0F80;
  parameter [15:0] QPLL1_CFG2_G3 = 16'h0F80;
  parameter [15:0] QPLL1_CFG3 = 16'h0120;
  parameter [15:0] QPLL1_CFG4 = 16'h0002;
  parameter [9:0] QPLL1_CP = 10'b0000011111;
  parameter [9:0] QPLL1_CP_G3 = 10'b0000011111;
  parameter integer QPLL1_FBDIV = 66;
  parameter integer QPLL1_FBDIV_G3 = 80;
  parameter [15:0] QPLL1_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL1_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL1_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL1_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL1_LPF = 10'b1011111111;
  parameter [9:0] QPLL1_LPF_G3 = 10'b1111111111;
  parameter [0:0] QPLL1_PCI_EN = 1'b0;
  parameter [0:0] QPLL1_RATE_SW_USE_DRP = 1'b0;
  parameter integer QPLL1_REFCLK_DIV = 1;
  parameter [15:0] QPLL1_SDM_CFG0 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG2 = 16'h0000;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [15:0] RSVD_ATTR2 = 16'h0000;
  parameter [15:0] RSVD_ATTR3 = 16'h0000;
  parameter [1:0] RXRECCLKOUT0_SEL = 2'b00;
  parameter [1:0] RXRECCLKOUT1_SEL = 2'b00;
  parameter [0:0] SARC_ENB = 1'b0;
  parameter [0:0] SARC_SEL = 1'b0;
  parameter [15:0] SDM0INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM0INITSEED0_1 = 9'b000000000;
  parameter [15:0] SDM1INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM1INITSEED0_1 = 9'b000000000;
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter SIM_MODE = "FAST";
  parameter SIM_RESET_SPEEDUP = "TRUE";
   output DRPRDY;
   output QPLL0FBCLKLOST;
   output QPLL0LOCK;
   output QPLL0OUTCLK;
   output QPLL0OUTREFCLK;
   output QPLL0REFCLKLOST;
   output QPLL1FBCLKLOST;
   output QPLL1LOCK;
   output QPLL1OUTCLK;
   output QPLL1OUTREFCLK;
   output QPLL1REFCLKLOST;
   output REFCLKOUTMONITOR0;
   output REFCLKOUTMONITOR1;
   output TCONRSVDOUT0;
   output [14:0] SDM0TESTDATA;
   output [14:0] SDM1TESTDATA;
   output [15:0] DRPDO;
   output [1:0] RXRECCLK0SEL;
   output [1:0] RXRECCLK1SEL;
   output [3:0] SDM0FINALOUT;
   output [3:0] SDM1FINALOUT;
   output [7:0] PMARSVDOUT0;
   output [7:0] PMARSVDOUT1;
   output [7:0] QPLLDMONITOR0;
   output [7:0] QPLLDMONITOR1;
   output [9:0] TCONGPO;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK0;
   input GTGREFCLK1;
   input GTNORTHREFCLK00;
   input GTNORTHREFCLK01;
   input GTNORTHREFCLK10;
   input GTNORTHREFCLK11;
   input GTREFCLK00;
   input GTREFCLK01;
   input GTREFCLK10;
   input GTREFCLK11;
   input GTSOUTHREFCLK00;
   input GTSOUTHREFCLK01;
   input GTSOUTHREFCLK10;
   input GTSOUTHREFCLK11;
   input QPLL0CLKRSVD0;
   input QPLL0CLKRSVD1;
   input QPLL0LOCKDETCLK;
   input QPLL0LOCKEN;
   input QPLL0PD;
   input QPLL0RESET;
   input QPLL1CLKRSVD0;
   input QPLL1CLKRSVD1;
   input QPLL1LOCKDETCLK;
   input QPLL1LOCKEN;
   input QPLL1PD;
   input QPLL1RESET;
   input RCALENB;
   input SDM0RESET;
   input SDM0TOGGLE;
   input SDM1RESET;
   input SDM1TOGGLE;
   input TCONPOWERUP;
   input [15:0] DRPADDR;
   input [15:0] DRPDI;
   input [1:0] SDM0WIDTH;
   input [1:0] SDM1WIDTH;
   input [1:0] TCONRESET;
   input [1:0] TCONRSVDIN1;
   input [24:0] SDM0DATA;
   input [24:0] SDM1DATA;
   input [2:0] PCIERATEQPLL0;
   input [2:0] PCIERATEQPLL1;
   input [2:0] QPLL0REFCLKSEL;
   input [2:0] QPLL1REFCLKSEL;
   input [4:0] BGRCALOVRD;
   input [4:0] QPLLRSVD2;
   input [4:0] QPLLRSVD3;
   input [7:0] PMARSVD0;
   input [7:0] PMARSVD1;
   input [7:0] QPLL0FBDIV;
   input [7:0] QPLL1FBDIV;
   input [7:0] QPLLRSVD1;
   input [7:0] QPLLRSVD4;
   input [9:0] TCONGPI;
endmodule

///// component GTPA1_DUAL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTPA1_DUAL (
  DRDY,
  DRPDO,
  GTPCLKFBEAST,
  GTPCLKFBWEST,
  GTPCLKOUT0,
  GTPCLKOUT1,
  PHYSTATUS0,
  PHYSTATUS1,
  PLLLKDET0,
  PLLLKDET1,
  RCALOUTEAST,
  RCALOUTWEST,
  REFCLKOUT0,
  REFCLKOUT1,
  REFCLKPLL0,
  REFCLKPLL1,
  RESETDONE0,
  RESETDONE1,
  RXBUFSTATUS0,
  RXBUFSTATUS1,
  RXBYTEISALIGNED0,
  RXBYTEISALIGNED1,
  RXBYTEREALIGN0,
  RXBYTEREALIGN1,
  RXCHANBONDSEQ0,
  RXCHANBONDSEQ1,
  RXCHANISALIGNED0,
  RXCHANISALIGNED1,
  RXCHANREALIGN0,
  RXCHANREALIGN1,
  RXCHARISCOMMA0,
  RXCHARISCOMMA1,
  RXCHARISK0,
  RXCHARISK1,
  RXCHBONDO,
  RXCLKCORCNT0,
  RXCLKCORCNT1,
  RXCOMMADET0,
  RXCOMMADET1,
  RXDATA0,
  RXDATA1,
  RXDISPERR0,
  RXDISPERR1,
  RXELECIDLE0,
  RXELECIDLE1,
  RXLOSSOFSYNC0,
  RXLOSSOFSYNC1,
  RXNOTINTABLE0,
  RXNOTINTABLE1,
  RXPRBSERR0,
  RXPRBSERR1,
  RXRECCLK0,
  RXRECCLK1,
  RXRUNDISP0,
  RXRUNDISP1,
  RXSTATUS0,
  RXSTATUS1,
  RXVALID0,
  RXVALID1,
  TSTOUT0,
  TSTOUT1,
  TXBUFSTATUS0,
  TXBUFSTATUS1,
  TXKERR0,
  TXKERR1,
  TXN0,
  TXN1,
  TXOUTCLK0,
  TXOUTCLK1,
  TXP0,
  TXP1,
  TXRUNDISP0,
  TXRUNDISP1,
  CLK00,
  CLK01,
  CLK10,
  CLK11,
  CLKINEAST0,
  CLKINEAST1,
  CLKINWEST0,
  CLKINWEST1,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  GATERXELECIDLE0,
  GATERXELECIDLE1,
  GCLK00,
  GCLK01,
  GCLK10,
  GCLK11,
  GTPCLKFBSEL0EAST,
  GTPCLKFBSEL0WEST,
  GTPCLKFBSEL1EAST,
  GTPCLKFBSEL1WEST,
  GTPRESET0,
  GTPRESET1,
  GTPTEST0,
  GTPTEST1,
  IGNORESIGDET0,
  IGNORESIGDET1,
  INTDATAWIDTH0,
  INTDATAWIDTH1,
  LOOPBACK0,
  LOOPBACK1,
  PLLCLK00,
  PLLCLK01,
  PLLCLK10,
  PLLCLK11,
  PLLLKDETEN0,
  PLLLKDETEN1,
  PLLPOWERDOWN0,
  PLLPOWERDOWN1,
  PRBSCNTRESET0,
  PRBSCNTRESET1,
  RCALINEAST,
  RCALINWEST,
  REFCLKPWRDNB0,
  REFCLKPWRDNB1,
  REFSELDYPLL0,
  REFSELDYPLL1,
  RXBUFRESET0,
  RXBUFRESET1,
  RXCDRRESET0,
  RXCDRRESET1,
  RXCHBONDI,
  RXCHBONDMASTER0,
  RXCHBONDMASTER1,
  RXCHBONDSLAVE0,
  RXCHBONDSLAVE1,
  RXCOMMADETUSE0,
  RXCOMMADETUSE1,
  RXDATAWIDTH0,
  RXDATAWIDTH1,
  RXDEC8B10BUSE0,
  RXDEC8B10BUSE1,
  RXENCHANSYNC0,
  RXENCHANSYNC1,
  RXENMCOMMAALIGN0,
  RXENMCOMMAALIGN1,
  RXENPCOMMAALIGN0,
  RXENPCOMMAALIGN1,
  RXENPMAPHASEALIGN0,
  RXENPMAPHASEALIGN1,
  RXENPRBSTST0,
  RXENPRBSTST1,
  RXEQMIX0,
  RXEQMIX1,
  RXN0,
  RXN1,
  RXP0,
  RXP1,
  RXPMASETPHASE0,
  RXPMASETPHASE1,
  RXPOLARITY0,
  RXPOLARITY1,
  RXPOWERDOWN0,
  RXPOWERDOWN1,
  RXRESET0,
  RXRESET1,
  RXSLIDE0,
  RXSLIDE1,
  RXUSRCLK0,
  RXUSRCLK1,
  RXUSRCLK20,
  RXUSRCLK21,
  TSTCLK0,
  TSTCLK1,
  TSTIN0,
  TSTIN1,
  TXBUFDIFFCTRL0,
  TXBUFDIFFCTRL1,
  TXBYPASS8B10B0,
  TXBYPASS8B10B1,
  TXCHARDISPMODE0,
  TXCHARDISPMODE1,
  TXCHARDISPVAL0,
  TXCHARDISPVAL1,
  TXCHARISK0,
  TXCHARISK1,
  TXCOMSTART0,
  TXCOMSTART1,
  TXCOMTYPE0,
  TXCOMTYPE1,
  TXDATA0,
  TXDATA1,
  TXDATAWIDTH0,
  TXDATAWIDTH1,
  TXDETECTRX0,
  TXDETECTRX1,
  TXDIFFCTRL0,
  TXDIFFCTRL1,
  TXELECIDLE0,
  TXELECIDLE1,
  TXENC8B10BUSE0,
  TXENC8B10BUSE1,
  TXENPMAPHASEALIGN0,
  TXENPMAPHASEALIGN1,
  TXENPRBSTST0,
  TXENPRBSTST1,
  TXINHIBIT0,
  TXINHIBIT1,
  TXPDOWNASYNCH0,
  TXPDOWNASYNCH1,
  TXPMASETPHASE0,
  TXPMASETPHASE1,
  TXPOLARITY0,
  TXPOLARITY1,
  TXPOWERDOWN0,
  TXPOWERDOWN1,
  TXPRBSFORCEERR0,
  TXPRBSFORCEERR1,
  TXPREEMPHASIS0,
  TXPREEMPHASIS1,
  TXRESET0,
  TXRESET1,
  TXUSRCLK0,
  TXUSRCLK1,
  TXUSRCLK20,
  TXUSRCLK21,
  USRCODEERR0,
  USRCODEERR1
);
  parameter AC_CAP_DIS_0 = "TRUE";
  parameter AC_CAP_DIS_1 = "TRUE";
  parameter integer ALIGN_COMMA_WORD_0 = 1;
  parameter integer ALIGN_COMMA_WORD_1 = 1;
  parameter integer CB2_INH_CC_PERIOD_0 = 8;
  parameter integer CB2_INH_CC_PERIOD_1 = 8;
  parameter [4:0] CDR_PH_ADJ_TIME_0 = 5'b01010;
  parameter [4:0] CDR_PH_ADJ_TIME_1 = 5'b01010;
  parameter integer CHAN_BOND_1_MAX_SKEW_0 = 7;
  parameter integer CHAN_BOND_1_MAX_SKEW_1 = 7;
  parameter integer CHAN_BOND_2_MAX_SKEW_0 = 1;
  parameter integer CHAN_BOND_2_MAX_SKEW_1 = 1;
  parameter CHAN_BOND_KEEP_ALIGN_0 = "FALSE";
  parameter CHAN_BOND_KEEP_ALIGN_1 = "FALSE";
  parameter [9:0] CHAN_BOND_SEQ_1_1_0 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2_0 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_2_1 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_3_0 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_3_1 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_4_0 = 10'b0110111100;
  parameter [9:0] CHAN_BOND_SEQ_1_4_1 = 10'b0110111100;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE_0 = 4'b1111;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE_1 = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1_0 = 10'b0110111100;
  parameter [9:0] CHAN_BOND_SEQ_2_1_1 = 10'b0110111100;
  parameter [9:0] CHAN_BOND_SEQ_2_2_0 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_2_1 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_3_0 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_3_1 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_4_0 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_4_1 = 10'b0100111100;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE_0 = 4'b1111;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE_1 = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE_0 = "FALSE";
  parameter CHAN_BOND_SEQ_2_USE_1 = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN_0 = 1;
  parameter integer CHAN_BOND_SEQ_LEN_1 = 1;
  parameter integer CLK25_DIVIDER_0 = 4;
  parameter integer CLK25_DIVIDER_1 = 4;
  parameter CLKINDC_B_0 = "TRUE";
  parameter CLKINDC_B_1 = "TRUE";
  parameter CLKRCV_TRST_0 = "TRUE";
  parameter CLKRCV_TRST_1 = "TRUE";
  parameter CLK_CORRECT_USE_0 = "TRUE";
  parameter CLK_CORRECT_USE_1 = "TRUE";
  parameter integer CLK_COR_ADJ_LEN_0 = 1;
  parameter integer CLK_COR_ADJ_LEN_1 = 1;
  parameter integer CLK_COR_DET_LEN_0 = 1;
  parameter integer CLK_COR_DET_LEN_1 = 1;
  parameter CLK_COR_INSERT_IDLE_FLAG_0 = "FALSE";
  parameter CLK_COR_INSERT_IDLE_FLAG_1 = "FALSE";
  parameter CLK_COR_KEEP_IDLE_0 = "FALSE";
  parameter CLK_COR_KEEP_IDLE_1 = "FALSE";
  parameter integer CLK_COR_MAX_LAT_0 = 20;
  parameter integer CLK_COR_MAX_LAT_1 = 20;
  parameter integer CLK_COR_MIN_LAT_0 = 18;
  parameter integer CLK_COR_MIN_LAT_1 = 18;
  parameter CLK_COR_PRECEDENCE_0 = "TRUE";
  parameter CLK_COR_PRECEDENCE_1 = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT_0 = 0;
  parameter integer CLK_COR_REPEAT_WAIT_1 = 0;
  parameter [9:0] CLK_COR_SEQ_1_1_0 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_2_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4_1 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE_0 = 4'b1111;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE_1 = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_1_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_2_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_2_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_3_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_3_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_4_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_4_1 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE_0 = 4'b1111;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE_1 = 4'b1111;
  parameter CLK_COR_SEQ_2_USE_0 = "FALSE";
  parameter CLK_COR_SEQ_2_USE_1 = "FALSE";
  parameter CLK_OUT_GTP_SEL_0 = "REFCLKPLL0";
  parameter CLK_OUT_GTP_SEL_1 = "REFCLKPLL1";
  parameter [1:0] CM_TRIM_0 = 2'b00;
  parameter [1:0] CM_TRIM_1 = 2'b00;
  parameter [9:0] COMMA_10B_ENABLE_0 = 10'b1111111111;
  parameter [9:0] COMMA_10B_ENABLE_1 = 10'b1111111111;
  parameter [3:0] COM_BURST_VAL_0 = 4'b1111;
  parameter [3:0] COM_BURST_VAL_1 = 4'b1111;
  parameter DEC_MCOMMA_DETECT_0 = "TRUE";
  parameter DEC_MCOMMA_DETECT_1 = "TRUE";
  parameter DEC_PCOMMA_DETECT_0 = "TRUE";
  parameter DEC_PCOMMA_DETECT_1 = "TRUE";
  parameter DEC_VALID_COMMA_ONLY_0 = "TRUE";
  parameter DEC_VALID_COMMA_ONLY_1 = "TRUE";
  parameter GTP_CFG_PWRUP_0 = "TRUE";
  parameter GTP_CFG_PWRUP_1 = "TRUE";
  parameter [9:0] MCOMMA_10B_VALUE_0 = 10'b1010000011;
  parameter [9:0] MCOMMA_10B_VALUE_1 = 10'b1010000011;
  parameter MCOMMA_DETECT_0 = "TRUE";
  parameter MCOMMA_DETECT_1 = "TRUE";
  parameter [2:0] OOBDETECT_THRESHOLD_0 = 3'b110;
  parameter [2:0] OOBDETECT_THRESHOLD_1 = 3'b110;
  parameter integer OOB_CLK_DIVIDER_0 = 4;
  parameter integer OOB_CLK_DIVIDER_1 = 4;
  parameter PCI_EXPRESS_MODE_0 = "FALSE";
  parameter PCI_EXPRESS_MODE_1 = "FALSE";
  parameter [9:0] PCOMMA_10B_VALUE_0 = 10'b0101111100;
  parameter [9:0] PCOMMA_10B_VALUE_1 = 10'b0101111100;
  parameter PCOMMA_DETECT_0 = "TRUE";
  parameter PCOMMA_DETECT_1 = "TRUE";
  parameter [2:0] PLLLKDET_CFG_0 = 3'b101;
  parameter [2:0] PLLLKDET_CFG_1 = 3'b101;
  parameter [23:0] PLL_COM_CFG_0 = 24'h21680A;
  parameter [23:0] PLL_COM_CFG_1 = 24'h21680A;
  parameter [7:0] PLL_CP_CFG_0 = 8'h00;
  parameter [7:0] PLL_CP_CFG_1 = 8'h00;
  parameter integer PLL_DIVSEL_FB_0 = 5;
  parameter integer PLL_DIVSEL_FB_1 = 5;
  parameter integer PLL_DIVSEL_REF_0 = 2;
  parameter integer PLL_DIVSEL_REF_1 = 2;
  parameter integer PLL_RXDIVSEL_OUT_0 = 1;
  parameter integer PLL_RXDIVSEL_OUT_1 = 1;
  parameter PLL_SATA_0 = "FALSE";
  parameter PLL_SATA_1 = "FALSE";
  parameter PLL_SOURCE_0 = "PLL0";
  parameter PLL_SOURCE_1 = "PLL0";
  parameter integer PLL_TXDIVSEL_OUT_0 = 1;
  parameter integer PLL_TXDIVSEL_OUT_1 = 1;
  parameter [26:0] PMA_CDR_SCAN_0 = 27'h6404040;
  parameter [26:0] PMA_CDR_SCAN_1 = 27'h6404040;
  parameter [35:0] PMA_COM_CFG_EAST = 36'h000008000;
  parameter [35:0] PMA_COM_CFG_WEST = 36'h00000A000;
  parameter [6:0] PMA_RXSYNC_CFG_0 = 7'h00;
  parameter [6:0] PMA_RXSYNC_CFG_1 = 7'h00;
  parameter [24:0] PMA_RX_CFG_0 = 25'h05CE048;
  parameter [24:0] PMA_RX_CFG_1 = 25'h05CE048;
  parameter [19:0] PMA_TX_CFG_0 = 20'h00082;
  parameter [19:0] PMA_TX_CFG_1 = 20'h00082;
  parameter RCV_TERM_GND_0 = "FALSE";
  parameter RCV_TERM_GND_1 = "FALSE";
  parameter RCV_TERM_VTTRX_0 = "TRUE";
  parameter RCV_TERM_VTTRX_1 = "TRUE";
  parameter [7:0] RXEQ_CFG_0 = 8'b01111011;
  parameter [7:0] RXEQ_CFG_1 = 8'b01111011;
  parameter [0:0] RXPRBSERR_LOOPBACK_0 = 1'b0;
  parameter [0:0] RXPRBSERR_LOOPBACK_1 = 1'b0;
  parameter RX_BUFFER_USE_0 = "TRUE";
  parameter RX_BUFFER_USE_1 = "TRUE";
  parameter RX_DECODE_SEQ_MATCH_0 = "TRUE";
  parameter RX_DECODE_SEQ_MATCH_1 = "TRUE";
  parameter RX_EN_IDLE_HOLD_CDR_0 = "FALSE";
  parameter RX_EN_IDLE_HOLD_CDR_1 = "FALSE";
  parameter RX_EN_IDLE_RESET_BUF_0 = "TRUE";
  parameter RX_EN_IDLE_RESET_BUF_1 = "TRUE";
  parameter RX_EN_IDLE_RESET_FR_0 = "TRUE";
  parameter RX_EN_IDLE_RESET_FR_1 = "TRUE";
  parameter RX_EN_IDLE_RESET_PH_0 = "TRUE";
  parameter RX_EN_IDLE_RESET_PH_1 = "TRUE";
  parameter RX_EN_MODE_RESET_BUF_0 = "TRUE";
  parameter RX_EN_MODE_RESET_BUF_1 = "TRUE";
  parameter [3:0] RX_IDLE_HI_CNT_0 = 4'b1000;
  parameter [3:0] RX_IDLE_HI_CNT_1 = 4'b1000;
  parameter [3:0] RX_IDLE_LO_CNT_0 = 4'b0000;
  parameter [3:0] RX_IDLE_LO_CNT_1 = 4'b0000;
  parameter RX_LOSS_OF_SYNC_FSM_0 = "FALSE";
  parameter RX_LOSS_OF_SYNC_FSM_1 = "FALSE";
  parameter integer RX_LOS_INVALID_INCR_0 = 1;
  parameter integer RX_LOS_INVALID_INCR_1 = 1;
  parameter integer RX_LOS_THRESHOLD_0 = 4;
  parameter integer RX_LOS_THRESHOLD_1 = 4;
  parameter RX_SLIDE_MODE_0 = "PCS";
  parameter RX_SLIDE_MODE_1 = "PCS";
  parameter RX_STATUS_FMT_0 = "PCIE";
  parameter RX_STATUS_FMT_1 = "PCIE";
  parameter RX_XCLK_SEL_0 = "RXREC";
  parameter RX_XCLK_SEL_1 = "RXREC";
  parameter [2:0] SATA_BURST_VAL_0 = 3'b100;
  parameter [2:0] SATA_BURST_VAL_1 = 3'b100;
  parameter [2:0] SATA_IDLE_VAL_0 = 3'b011;
  parameter [2:0] SATA_IDLE_VAL_1 = 3'b011;
  parameter integer SATA_MAX_BURST_0 = 7;
  parameter integer SATA_MAX_BURST_1 = 7;
  parameter integer SATA_MAX_INIT_0 = 22;
  parameter integer SATA_MAX_INIT_1 = 22;
  parameter integer SATA_MAX_WAKE_0 = 7;
  parameter integer SATA_MAX_WAKE_1 = 7;
  parameter integer SATA_MIN_BURST_0 = 4;
  parameter integer SATA_MIN_BURST_1 = 4;
  parameter integer SATA_MIN_INIT_0 = 12;
  parameter integer SATA_MIN_INIT_1 = 12;
  parameter integer SATA_MIN_WAKE_0 = 4;
  parameter integer SATA_MIN_WAKE_1 = 4;
  parameter integer SIM_GTPRESET_SPEEDUP = 0;
  parameter SIM_RECEIVER_DETECT_PASS = "FALSE";
  parameter [2:0] SIM_REFCLK0_SOURCE = 3'b000;
  parameter [2:0] SIM_REFCLK1_SOURCE = 3'b000;
  parameter SIM_TX_ELEC_IDLE_LEVEL = "X";
  parameter SIM_VERSION = "2.0";
  parameter [4:0] TERMINATION_CTRL_0 = 5'b10100;
  parameter [4:0] TERMINATION_CTRL_1 = 5'b10100;
  parameter TERMINATION_OVRD_0 = "FALSE";
  parameter TERMINATION_OVRD_1 = "FALSE";
  parameter [11:0] TRANS_TIME_FROM_P2_0 = 12'h03C;
  parameter [11:0] TRANS_TIME_FROM_P2_1 = 12'h03C;
  parameter [7:0] TRANS_TIME_NON_P2_0 = 8'h19;
  parameter [7:0] TRANS_TIME_NON_P2_1 = 8'h19;
  parameter [9:0] TRANS_TIME_TO_P2_0 = 10'h064;
  parameter [9:0] TRANS_TIME_TO_P2_1 = 10'h064;
  parameter [31:0] TST_ATTR_0 = 32'h00000000;
  parameter [31:0] TST_ATTR_1 = 32'h00000000;
  parameter [2:0] TXRX_INVERT_0 = 3'b011;
  parameter [2:0] TXRX_INVERT_1 = 3'b011;
  parameter TX_BUFFER_USE_0 = "FALSE";
  parameter TX_BUFFER_USE_1 = "FALSE";
  parameter [13:0] TX_DETECT_RX_CFG_0 = 14'h1832;
  parameter [13:0] TX_DETECT_RX_CFG_1 = 14'h1832;
  parameter [2:0] TX_IDLE_DELAY_0 = 3'b011;
  parameter [2:0] TX_IDLE_DELAY_1 = 3'b011;
  parameter [1:0] TX_TDCC_CFG_0 = 2'b00;
  parameter [1:0] TX_TDCC_CFG_1 = 2'b00;
  parameter TX_XCLK_SEL_0 = "TXUSR";
  parameter TX_XCLK_SEL_1 = "TXUSR";
   output DRDY;
   output PHYSTATUS0;
   output PHYSTATUS1;
   output PLLLKDET0;
   output PLLLKDET1;
   output REFCLKOUT0;
   output REFCLKOUT1;
   output REFCLKPLL0;
   output REFCLKPLL1;
   output RESETDONE0;
   output RESETDONE1;
   output RXBYTEISALIGNED0;
   output RXBYTEISALIGNED1;
   output RXBYTEREALIGN0;
   output RXBYTEREALIGN1;
   output RXCHANBONDSEQ0;
   output RXCHANBONDSEQ1;
   output RXCHANISALIGNED0;
   output RXCHANISALIGNED1;
   output RXCHANREALIGN0;
   output RXCHANREALIGN1;
   output RXCOMMADET0;
   output RXCOMMADET1;
   output RXELECIDLE0;
   output RXELECIDLE1;
   output RXPRBSERR0;
   output RXPRBSERR1;
   output RXRECCLK0;
   output RXRECCLK1;
   output RXVALID0;
   output RXVALID1;
   output TXN0;
   output TXN1;
   output TXOUTCLK0;
   output TXOUTCLK1;
   output TXP0;
   output TXP1;
   output [15:0] DRPDO;
   output [1:0] GTPCLKFBEAST;
   output [1:0] GTPCLKFBWEST;
   output [1:0] GTPCLKOUT0;
   output [1:0] GTPCLKOUT1;
   output [1:0] RXLOSSOFSYNC0;
   output [1:0] RXLOSSOFSYNC1;
   output [1:0] TXBUFSTATUS0;
   output [1:0] TXBUFSTATUS1;
   output [2:0] RXBUFSTATUS0;
   output [2:0] RXBUFSTATUS1;
   output [2:0] RXCHBONDO;
   output [2:0] RXCLKCORCNT0;
   output [2:0] RXCLKCORCNT1;
   output [2:0] RXSTATUS0;
   output [2:0] RXSTATUS1;
   output [31:0] RXDATA0;
   output [31:0] RXDATA1;
   output [3:0] RXCHARISCOMMA0;
   output [3:0] RXCHARISCOMMA1;
   output [3:0] RXCHARISK0;
   output [3:0] RXCHARISK1;
   output [3:0] RXDISPERR0;
   output [3:0] RXDISPERR1;
   output [3:0] RXNOTINTABLE0;
   output [3:0] RXNOTINTABLE1;
   output [3:0] RXRUNDISP0;
   output [3:0] RXRUNDISP1;
   output [3:0] TXKERR0;
   output [3:0] TXKERR1;
   output [3:0] TXRUNDISP0;
   output [3:0] TXRUNDISP1;
   output [4:0] RCALOUTEAST;
   output [4:0] RCALOUTWEST;
   output [4:0] TSTOUT0;
   output [4:0] TSTOUT1;
   input CLK00;
   input CLK01;
   input CLK10;
   input CLK11;
   input CLKINEAST0;
   input CLKINEAST1;
   input CLKINWEST0;
   input CLKINWEST1;
   input DCLK;
   input DEN;
   input DWE;
   input GATERXELECIDLE0;
   input GATERXELECIDLE1;
   input GCLK00;
   input GCLK01;
   input GCLK10;
   input GCLK11;
   input GTPRESET0;
   input GTPRESET1;
   input IGNORESIGDET0;
   input IGNORESIGDET1;
   input INTDATAWIDTH0;
   input INTDATAWIDTH1;
   input PLLCLK00;
   input PLLCLK01;
   input PLLCLK10;
   input PLLCLK11;
   input PLLLKDETEN0;
   input PLLLKDETEN1;
   input PLLPOWERDOWN0;
   input PLLPOWERDOWN1;
   input PRBSCNTRESET0;
   input PRBSCNTRESET1;
   input REFCLKPWRDNB0;
   input REFCLKPWRDNB1;
   input RXBUFRESET0;
   input RXBUFRESET1;
   input RXCDRRESET0;
   input RXCDRRESET1;
   input RXCHBONDMASTER0;
   input RXCHBONDMASTER1;
   input RXCHBONDSLAVE0;
   input RXCHBONDSLAVE1;
   input RXCOMMADETUSE0;
   input RXCOMMADETUSE1;
   input RXDEC8B10BUSE0;
   input RXDEC8B10BUSE1;
   input RXENCHANSYNC0;
   input RXENCHANSYNC1;
   input RXENMCOMMAALIGN0;
   input RXENMCOMMAALIGN1;
   input RXENPCOMMAALIGN0;
   input RXENPCOMMAALIGN1;
   input RXENPMAPHASEALIGN0;
   input RXENPMAPHASEALIGN1;
   input RXN0;
   input RXN1;
   input RXP0;
   input RXP1;
   input RXPMASETPHASE0;
   input RXPMASETPHASE1;
   input RXPOLARITY0;
   input RXPOLARITY1;
   input RXRESET0;
   input RXRESET1;
   input RXSLIDE0;
   input RXSLIDE1;
   input RXUSRCLK0;
   input RXUSRCLK1;
   input RXUSRCLK20;
   input RXUSRCLK21;
   input TSTCLK0;
   input TSTCLK1;
   input TXCOMSTART0;
   input TXCOMSTART1;
   input TXCOMTYPE0;
   input TXCOMTYPE1;
   input TXDETECTRX0;
   input TXDETECTRX1;
   input TXELECIDLE0;
   input TXELECIDLE1;
   input TXENC8B10BUSE0;
   input TXENC8B10BUSE1;
   input TXENPMAPHASEALIGN0;
   input TXENPMAPHASEALIGN1;
   input TXINHIBIT0;
   input TXINHIBIT1;
   input TXPDOWNASYNCH0;
   input TXPDOWNASYNCH1;
   input TXPMASETPHASE0;
   input TXPMASETPHASE1;
   input TXPOLARITY0;
   input TXPOLARITY1;
   input TXPRBSFORCEERR0;
   input TXPRBSFORCEERR1;
   input TXRESET0;
   input TXRESET1;
   input TXUSRCLK0;
   input TXUSRCLK1;
   input TXUSRCLK20;
   input TXUSRCLK21;
   input USRCODEERR0;
   input USRCODEERR1;
   input [11:0] TSTIN0;
   input [11:0] TSTIN1;
   input [15:0] DI;
   input [1:0] GTPCLKFBSEL0EAST;
   input [1:0] GTPCLKFBSEL0WEST;
   input [1:0] GTPCLKFBSEL1EAST;
   input [1:0] GTPCLKFBSEL1WEST;
   input [1:0] RXDATAWIDTH0;
   input [1:0] RXDATAWIDTH1;
   input [1:0] RXEQMIX0;
   input [1:0] RXEQMIX1;
   input [1:0] RXPOWERDOWN0;
   input [1:0] RXPOWERDOWN1;
   input [1:0] TXDATAWIDTH0;
   input [1:0] TXDATAWIDTH1;
   input [1:0] TXPOWERDOWN0;
   input [1:0] TXPOWERDOWN1;
   input [2:0] LOOPBACK0;
   input [2:0] LOOPBACK1;
   input [2:0] REFSELDYPLL0;
   input [2:0] REFSELDYPLL1;
   input [2:0] RXCHBONDI;
   input [2:0] RXENPRBSTST0;
   input [2:0] RXENPRBSTST1;
   input [2:0] TXBUFDIFFCTRL0;
   input [2:0] TXBUFDIFFCTRL1;
   input [2:0] TXENPRBSTST0;
   input [2:0] TXENPRBSTST1;
   input [2:0] TXPREEMPHASIS0;
   input [2:0] TXPREEMPHASIS1;
   input [31:0] TXDATA0;
   input [31:0] TXDATA1;
   input [3:0] TXBYPASS8B10B0;
   input [3:0] TXBYPASS8B10B1;
   input [3:0] TXCHARDISPMODE0;
   input [3:0] TXCHARDISPMODE1;
   input [3:0] TXCHARDISPVAL0;
   input [3:0] TXCHARDISPVAL1;
   input [3:0] TXCHARISK0;
   input [3:0] TXCHARISK1;
   input [3:0] TXDIFFCTRL0;
   input [3:0] TXDIFFCTRL1;
   input [4:0] RCALINEAST;
   input [4:0] RCALINWEST;
   input [7:0] DADDR;
   input [7:0] GTPTEST0;
   input [7:0] GTPTEST1;
endmodule

///// component GTPE2_CHANNEL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTPE2_CHANNEL (
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTPTXN,
  GTPTXP,
  PCSRSVDOUT,
  PHYSTATUS,
  PMARSVDOUT0,
  PMARSVDOUT1,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHARISCOMMA,
  RXCHARISK,
  RXCHBONDO,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXDATA,
  RXDATAVALID,
  RXDISPERR,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXNOTINTABLE,
  RXOSINTDONE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHMONITOR,
  RXPHSLIPMONITOR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXRATEDONE,
  RXRESETDONE,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDLYSRESETDONE,
  TXGEARBOXREADY,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXRATEDONE,
  TXRESETDONE,
  TXSYNCDONE,
  TXSYNCOUT,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  EYESCANMODE,
  EYESCANRESET,
  EYESCANTRIGGER,
  GTPRXN,
  GTPRXP,
  GTRESETSEL,
  GTRSVD,
  GTRXRESET,
  GTTXRESET,
  LOOPBACK,
  PCSRSVDIN,
  PLL0CLK,
  PLL0REFCLK,
  PLL1CLK,
  PLL1REFCLK,
  PMARSVDIN0,
  PMARSVDIN1,
  PMARSVDIN2,
  PMARSVDIN3,
  PMARSVDIN4,
  RESETOVRD,
  RX8B10BEN,
  RXADAPTSELTEST,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCDRRESETRSV,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCOMMADETEN,
  RXDDIEN,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXELECIDLEMODE,
  RXGEARBOXSLIP,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFOVRDEN,
  RXLPMOSINTNTRLEN,
  RXLPMRESET,
  RXMCOMMAALIGNEN,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSINTCFG,
  RXOSINTEN,
  RXOSINTHOLD,
  RXOSINTID0,
  RXOSINTNTRLEN,
  RXOSINTOVRDEN,
  RXOSINTPD,
  RXOSINTSTROBE,
  RXOSINTTESTOVRDEN,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SETERRSTATUS,
  SIGVALIDCLK,
  TSTIN,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXBUFDIFFCTRL,
  TXCHARDISPMODE,
  TXCHARDISPVAL,
  TXCHARISK,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXDATA,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDIFFPD,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXMAINCURSOR,
  TXMARGIN,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPOSTCURSORINV,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPRECURSORINV,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSTARTSEQ,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [19:0] ADAPT_CFG0 = 20'b00000000000000000000;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [42:0] CFOK_CFG = 43'b1001001000000000000000001000000111010000000;
  parameter [6:0] CFOK_CFG2 = 7'b0100000;
  parameter [6:0] CFOK_CFG3 = 7'b0100000;
  parameter [0:0] CFOK_CFG4 = 1'b0;
  parameter [1:0] CFOK_CFG5 = 2'b00;
  parameter [3:0] CFOK_CFG6 = 4'b0000;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 1;
  parameter [0:0] CLK_COMMON_SWING = 1'b0;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 1;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [23:0] DMONITOR_CFG = 24'h000A00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h010;
  parameter [9:0] ES_PMA_CFG = 10'b0000000000;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [79:0] ES_QUALIFIER = 80'h00000000000000000000;
  parameter [79:0] ES_QUAL_MASK = 80'h00000000000000000000;
  parameter [79:0] ES_SDATA_MASK = 80'h00000000000000000000;
  parameter [8:0] ES_VERT_OFFSET = 9'b000000000;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [2:0] GEARBOX_MODE = 3'b000;
  parameter [0:0] IS_CLKRSVD0_INVERTED = 1'b0;
  parameter [0:0] IS_CLKRSVD1_INVERTED = 1'b0;
  parameter [0:0] IS_DMONITORCLK_INVERTED = 1'b0;
  parameter [0:0] IS_DRPCLK_INVERTED = 1'b0;
  parameter [0:0] IS_RXUSRCLK2_INVERTED = 1'b0;
  parameter [0:0] IS_RXUSRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_SIGVALIDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_TXPHDLYTSTCLK_INVERTED = 1'b0;
  parameter [0:0] IS_TXUSRCLK2_INVERTED = 1'b0;
  parameter [0:0] IS_TXUSRCLK_INVERTED = 1'b0;
  parameter [0:0] LOOPBACK_CFG = 1'b0;
  parameter [1:0] OUTREFCLK_SEL_INV = 2'b11;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [47:0] PCS_RSVD_ATTR = 48'h000000000000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter [0:0] PMA_LOOPBACK_CFG = 1'b0;
  parameter [31:0] PMA_RSV = 32'h00000333;
  parameter [31:0] PMA_RSV2 = 32'h00002050;
  parameter [1:0] PMA_RSV3 = 2'b00;
  parameter [3:0] PMA_RSV4 = 4'b0000;
  parameter [0:0] PMA_RSV5 = 1'b0;
  parameter [0:0] PMA_RSV6 = 1'b0;
  parameter [0:0] PMA_RSV7 = 1'b0;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 61;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [82:0] RXCDR_CFG = 83'h0000107FE406001041010;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [5:0] RXCDR_LOCK_CFG = 6'b001001;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [15:0] RXDLY_CFG = 16'h0010;
  parameter [8:0] RXDLY_LCFG = 9'h020;
  parameter [15:0] RXDLY_TAP_CFG = 16'h0000;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [6:0] RXLPMRESET_TIME = 7'b0001111;
  parameter [0:0] RXLPM_BIAS_STARTUP_DISABLE = 1'b0;
  parameter [3:0] RXLPM_CFG = 4'b0110;
  parameter [0:0] RXLPM_CFG1 = 1'b0;
  parameter [0:0] RXLPM_CM_CFG = 1'b0;
  parameter [8:0] RXLPM_GC_CFG = 9'b111100010;
  parameter [2:0] RXLPM_GC_CFG2 = 3'b001;
  parameter [13:0] RXLPM_HF_CFG = 14'b00001111110000;
  parameter [4:0] RXLPM_HF_CFG2 = 5'b01010;
  parameter [3:0] RXLPM_HF_CFG3 = 4'b0000;
  parameter [0:0] RXLPM_HOLD_DURING_EIDLE = 1'b0;
  parameter [0:0] RXLPM_INCM_CFG = 1'b0;
  parameter [0:0] RXLPM_IPCM_CFG = 1'b0;
  parameter [17:0] RXLPM_LF_CFG = 18'b000000001111110000;
  parameter [4:0] RXLPM_LF_CFG2 = 5'b01010;
  parameter [2:0] RXLPM_OSINT_CFG = 3'b100;
  parameter [6:0] RXOOB_CFG = 7'b0000110;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter [4:0] RXOSCALRESET_TIMEOUT = 5'b00000;
  parameter integer RXOUT_DIV = 2;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [23:0] RXPHDLY_CFG = 24'h084000;
  parameter [23:0] RXPH_CFG = 24'hC00002;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [2:0] RXPI_CFG0 = 3'b000;
  parameter [0:0] RXPI_CFG1 = 1'b0;
  parameter [0:0] RXPI_CFG2 = 1'b0;
  parameter [4:0] RXPMARESET_TIME = 5'b00011;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [15:0] RX_BIAS_CFG = 16'b0000111100110011;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter integer RX_CLK25_DIV = 7;
  parameter [0:0] RX_CLKMUX_EN = 1'b1;
  parameter [1:0] RX_CM_SEL = 2'b11;
  parameter [3:0] RX_CM_TRIM = 4'b0100;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter [13:0] RX_DEBUG_CFG = 14'b00000000000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter [12:0] RX_OS_CFG = 13'b0001111110000;
  parameter integer RX_SIG_VALID_DLY = 10;
  parameter RX_XCLK_SEL = "RXREC";
  parameter integer SAS_MAX_COM = 64;
  parameter integer SAS_MIN_COM = 36;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter integer SATA_MAX_BURST = 8;
  parameter integer SATA_MAX_INIT = 21;
  parameter integer SATA_MAX_WAKE = 7;
  parameter integer SATA_MIN_BURST = 4;
  parameter integer SATA_MIN_INIT = 12;
  parameter integer SATA_MIN_WAKE = 4;
  parameter SATA_PLL_CFG = "VCO_3000MHZ";
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_TX_EIDLE_DRIVE_LEVEL = "X";
  parameter SIM_VERSION = "1.0";
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [31:0] TST_RSV = 32'h00000000;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h0010;
  parameter [8:0] TXDLY_LCFG = 9'h020;
  parameter [15:0] TXDLY_TAP_CFG = 16'h0000;
  parameter TXGEARBOX_EN = "FALSE";
  parameter [0:0] TXOOB_CFG = 1'b0;
  parameter integer TXOUT_DIV = 2;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [23:0] TXPHDLY_CFG = 24'h084000;
  parameter [15:0] TXPH_CFG = 16'h0400;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter [1:0] TXPI_CFG0 = 2'b00;
  parameter [1:0] TXPI_CFG1 = 2'b00;
  parameter [1:0] TXPI_CFG2 = 2'b00;
  parameter [0:0] TXPI_CFG3 = 1'b0;
  parameter [0:0] TXPI_CFG4 = 1'b0;
  parameter [2:0] TXPI_CFG5 = 3'b000;
  parameter [0:0] TXPI_GREY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter TXPI_PPMCLK_SEL = "TXUSRCLK2";
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 7;
  parameter [0:0] TX_CLKMUX_EN = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [0:0] TX_PREDRIVER_MODE = 1'b0;
  parameter [13:0] TX_RXDETECT_CFG = 14'h1832;
  parameter [2:0] TX_RXDETECT_REF = 3'b100;
  parameter TX_XCLK_SEL = "TXUSR";
  parameter [0:0] UCODEER_CLR = 1'b0;
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTPTXN;
   output GTPTXP;
   output PHYSTATUS;
   output PMARSVDOUT0;
   output PMARSVDOUT1;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXHEADERVALID;
   output RXOSINTDONE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXRATEDONE;
   output RXRESETDONE;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDLYSRESETDONE;
   output TXGEARBOXREADY;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [14:0] DMONITOROUT;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXHEADER;
   output [2:0] RXSTATUS;
   output [31:0] RXDATA;
   output [3:0] RXCHARISCOMMA;
   output [3:0] RXCHARISK;
   output [3:0] RXCHBONDO;
   output [3:0] RXDISPERR;
   output [3:0] RXNOTINTABLE;
   output [4:0] RXPHMONITOR;
   output [4:0] RXPHSLIPMONITOR;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input EYESCANMODE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input GTPRXN;
   input GTPRXP;
   input GTRESETSEL;
   input GTRXRESET;
   input GTTXRESET;
   input PLL0CLK;
   input PLL0REFCLK;
   input PLL1CLK;
   input PLL1REFCLK;
   input PMARSVDIN0;
   input PMARSVDIN1;
   input PMARSVDIN2;
   input PMARSVDIN3;
   input PMARSVDIN4;
   input RESETOVRD;
   input RX8B10BEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCDRRESETRSV;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCOMMADETEN;
   input RXDDIEN;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXGEARBOXSLIP;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFOVRDEN;
   input RXLPMOSINTNTRLEN;
   input RXLPMRESET;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSINTEN;
   input RXOSINTHOLD;
   input RXOSINTNTRLEN;
   input RXOSINTOVRDEN;
   input RXOSINTPD;
   input RXOSINTSTROBE;
   input RXOSINTTESTOVRDEN;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SETERRSTATUS;
   input SIGVALIDCLK;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDEEMPH;
   input TXDETECTRX;
   input TXDIFFPD;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPOSTCURSORINV;
   input TXPRBSFORCEERR;
   input TXPRECURSORINV;
   input TXRATEMODE;
   input TXSTARTSEQ;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [13:0] RXADAPTSELTEST;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [19:0] TSTIN;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXPD;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXPD;
   input [1:0] TXSYSCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXPRBSSEL;
   input [2:0] RXRATE;
   input [2:0] TXBUFDIFFCTRL;
   input [2:0] TXHEADER;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXPRBSSEL;
   input [2:0] TXRATE;
   input [31:0] TXDATA;
   input [3:0] RXCHBONDI;
   input [3:0] RXOSINTCFG;
   input [3:0] RXOSINTID0;
   input [3:0] TX8B10BBYPASS;
   input [3:0] TXCHARDISPMODE;
   input [3:0] TXCHARDISPVAL;
   input [3:0] TXCHARISK;
   input [3:0] TXDIFFCTRL;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [8:0] DRPADDR;
endmodule

///// component GTPE2_COMMON ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTPE2_COMMON (
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  PLL0FBCLKLOST,
  PLL0LOCK,
  PLL0OUTCLK,
  PLL0OUTREFCLK,
  PLL0REFCLKLOST,
  PLL1FBCLKLOST,
  PLL1LOCK,
  PLL1OUTCLK,
  PLL1OUTREFCLK,
  PLL1REFCLKLOST,
  PMARSVDOUT,
  REFCLKOUTMONITOR0,
  REFCLKOUTMONITOR1,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTEASTREFCLK0,
  GTEASTREFCLK1,
  GTGREFCLK0,
  GTGREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTWESTREFCLK0,
  GTWESTREFCLK1,
  PLL0LOCKDETCLK,
  PLL0LOCKEN,
  PLL0PD,
  PLL0REFCLKSEL,
  PLL0RESET,
  PLL1LOCKDETCLK,
  PLL1LOCKEN,
  PLL1PD,
  PLL1REFCLKSEL,
  PLL1RESET,
  PLLRSVD1,
  PLLRSVD2,
  PMARSVD,
  RCALENB
);
  parameter [63:0] BIAS_CFG = 64'h0000000000000000;
  parameter [31:0] COMMON_CFG = 32'h00000000;
  parameter [0:0] IS_DRPCLK_INVERTED = 1'b0;
  parameter [0:0] IS_GTGREFCLK0_INVERTED = 1'b0;
  parameter [0:0] IS_GTGREFCLK1_INVERTED = 1'b0;
  parameter [0:0] IS_PLL0LOCKDETCLK_INVERTED = 1'b0;
  parameter [0:0] IS_PLL1LOCKDETCLK_INVERTED = 1'b0;
  parameter [26:0] PLL0_CFG = 27'h01F03DC;
  parameter [0:0] PLL0_DMON_CFG = 1'b0;
  parameter integer PLL0_FBDIV = 4;
  parameter integer PLL0_FBDIV_45 = 5;
  parameter [23:0] PLL0_INIT_CFG = 24'h00001E;
  parameter [8:0] PLL0_LOCK_CFG = 9'h1E8;
  parameter integer PLL0_REFCLK_DIV = 1;
  parameter [26:0] PLL1_CFG = 27'h01F03DC;
  parameter [0:0] PLL1_DMON_CFG = 1'b0;
  parameter integer PLL1_FBDIV = 4;
  parameter integer PLL1_FBDIV_45 = 5;
  parameter [23:0] PLL1_INIT_CFG = 24'h00001E;
  parameter [8:0] PLL1_LOCK_CFG = 9'h1E8;
  parameter integer PLL1_REFCLK_DIV = 1;
  parameter [7:0] PLL_CLKOUT_CFG = 8'b00000000;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [2:0] SIM_PLL0REFCLK_SEL = 3'b001;
  parameter [2:0] SIM_PLL1REFCLK_SEL = 3'b001;
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_VERSION = "1.0";
   output DRPRDY;
   output PLL0FBCLKLOST;
   output PLL0LOCK;
   output PLL0OUTCLK;
   output PLL0OUTREFCLK;
   output PLL0REFCLKLOST;
   output PLL1FBCLKLOST;
   output PLL1LOCK;
   output PLL1OUTCLK;
   output PLL1OUTREFCLK;
   output PLL1REFCLKLOST;
   output REFCLKOUTMONITOR0;
   output REFCLKOUTMONITOR1;
   output [15:0] DRPDO;
   output [15:0] PMARSVDOUT;
   output [7:0] DMONITOROUT;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTEASTREFCLK0;
   input GTEASTREFCLK1;
   input GTGREFCLK0;
   input GTGREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTWESTREFCLK0;
   input GTWESTREFCLK1;
   input PLL0LOCKDETCLK;
   input PLL0LOCKEN;
   input PLL0PD;
   input PLL0RESET;
   input PLL1LOCKDETCLK;
   input PLL1LOCKEN;
   input PLL1PD;
   input PLL1RESET;
   input RCALENB;
   input [15:0] DRPDI;
   input [15:0] PLLRSVD1;
   input [2:0] PLL0REFCLKSEL;
   input [2:0] PLL1REFCLKSEL;
   input [4:0] BGRCALOVRD;
   input [4:0] PLLRSVD2;
   input [7:0] DRPADDR;
   input [7:0] PMARSVD;
endmodule

///// component GTXE1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTXE1 (
  COMFINISH,
  COMINITDET,
  COMSASDET,
  COMWAKEDET,
  DFECLKDLYADJMON,
  DFEEYEDACMON,
  DFESENSCAL,
  DFETAP1MONITOR,
  DFETAP2MONITOR,
  DFETAP3MONITOR,
  DFETAP4MONITOR,
  DRDY,
  DRPDO,
  MGTREFCLKFAB,
  PHYSTATUS,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHARISCOMMA,
  RXCHARISK,
  RXCHBONDO,
  RXCLKCORCNT,
  RXCOMMADET,
  RXDATA,
  RXDATAVALID,
  RXDISPERR,
  RXDLYALIGNMONITOR,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXLOSSOFSYNC,
  RXNOTINTABLE,
  RXOVERSAMPLEERR,
  RXPLLLKDET,
  RXPRBSERR,
  RXRATEDONE,
  RXRECCLK,
  RXRECCLKPCS,
  RXRESETDONE,
  RXRUNDISP,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXVALID,
  TSTOUT,
  TXBUFSTATUS,
  TXDLYALIGNMONITOR,
  TXGEARBOXREADY,
  TXKERR,
  TXN,
  TXOUTCLK,
  TXOUTCLKPCS,
  TXP,
  TXPLLLKDET,
  TXRATEDONE,
  TXRESETDONE,
  TXRUNDISP,
  DADDR,
  DCLK,
  DEN,
  DFECLKDLYADJ,
  DFEDLYOVRD,
  DFETAP1,
  DFETAP2,
  DFETAP3,
  DFETAP4,
  DFETAPOVRD,
  DI,
  DWE,
  GATERXELECIDLE,
  GREFCLKRX,
  GREFCLKTX,
  GTXRXRESET,
  GTXTEST,
  GTXTXRESET,
  IGNORESIGDET,
  LOOPBACK,
  MGTREFCLKRX,
  MGTREFCLKTX,
  NORTHREFCLKRX,
  NORTHREFCLKTX,
  PERFCLKRX,
  PERFCLKTX,
  PLLRXRESET,
  PLLTXRESET,
  PRBSCNTRESET,
  RXBUFRESET,
  RXCDRRESET,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCOMMADETUSE,
  RXDEC8B10BUSE,
  RXDLYALIGNDISABLE,
  RXDLYALIGNMONENB,
  RXDLYALIGNOVERRIDE,
  RXDLYALIGNRESET,
  RXDLYALIGNSWPPRECURB,
  RXDLYALIGNUPDSW,
  RXENCHANSYNC,
  RXENMCOMMAALIGN,
  RXENPCOMMAALIGN,
  RXENPMAPHASEALIGN,
  RXENPRBSTST,
  RXENSAMPLEALIGN,
  RXEQMIX,
  RXGEARBOXSLIP,
  RXN,
  RXP,
  RXPLLLKDETEN,
  RXPLLPOWERDOWN,
  RXPLLREFSELDY,
  RXPMASETPHASE,
  RXPOLARITY,
  RXPOWERDOWN,
  RXRATE,
  RXRESET,
  RXSLIDE,
  RXUSRCLK,
  RXUSRCLK2,
  SOUTHREFCLKRX,
  SOUTHREFCLKTX,
  TSTCLK0,
  TSTCLK1,
  TSTIN,
  TXBUFDIFFCTRL,
  TXBYPASS8B10B,
  TXCHARDISPMODE,
  TXCHARDISPVAL,
  TXCHARISK,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXDATA,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDLYALIGNDISABLE,
  TXDLYALIGNMONENB,
  TXDLYALIGNOVERRIDE,
  TXDLYALIGNRESET,
  TXDLYALIGNUPDSW,
  TXELECIDLE,
  TXENC8B10BUSE,
  TXENPMAPHASEALIGN,
  TXENPRBSTST,
  TXHEADER,
  TXINHIBIT,
  TXMARGIN,
  TXPDOWNASYNCH,
  TXPLLLKDETEN,
  TXPLLPOWERDOWN,
  TXPLLREFSELDY,
  TXPMASETPHASE,
  TXPOLARITY,
  TXPOSTEMPHASIS,
  TXPOWERDOWN,
  TXPRBSFORCEERR,
  TXPREEMPHASIS,
  TXRATE,
  TXRESET,
  TXSEQUENCE,
  TXSTARTSEQ,
  TXSWING,
  TXUSRCLK,
  TXUSRCLK2,
  USRCODEERR
);
  parameter AC_CAP_DIS = "TRUE";
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter [1:0] BGTEST_CFG = 2'b00;
  parameter [16:0] BIAS_CFG = 17'h00000;
  parameter [4:0] CDR_PH_ADJ_TIME = 5'b10100;
  parameter integer CHAN_BOND_1_MAX_SKEW = 7;
  parameter integer CHAN_BOND_2_MAX_SKEW = 1;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0110111100;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0110111100;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100111100;
  parameter [4:0] CHAN_BOND_SEQ_2_CFG = 5'b00000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 1;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter integer CLK_COR_ADJ_LEN = 1;
  parameter integer CLK_COR_DET_LEN = 1;
  parameter CLK_COR_INSERT_IDLE_FLAG = "FALSE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter [1:0] CM_TRIM = 2'b01;
  parameter [9:0] COMMA_10B_ENABLE = 10'b1111111111;
  parameter COMMA_DOUBLE = "FALSE";
  parameter [3:0] COM_BURST_VAL = 4'b1111;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [4:0] DFE_CAL_TIME = 5'b01100;
  parameter [7:0] DFE_CFG = 8'b00011011;
  parameter [2:0] GEARBOX_ENDEC = 3'b000;
  parameter GEN_RXUSRCLK = "TRUE";
  parameter GEN_TXUSRCLK = "TRUE";
  parameter GTX_CFG_PWRUP = "TRUE";
  parameter [9:0] MCOMMA_10B_VALUE = 10'b1010000011;
  parameter MCOMMA_DETECT = "TRUE";
  parameter [2:0] OOBDETECT_THRESHOLD = 3'b011;
  parameter PCI_EXPRESS_MODE = "FALSE";
  parameter [9:0] PCOMMA_10B_VALUE = 10'b0101111100;
  parameter PCOMMA_DETECT = "TRUE";
  parameter PMA_CAS_CLK_EN = "FALSE";
  parameter [26:0] PMA_CDR_SCAN = 27'h640404C;
  parameter [75:0] PMA_CFG = 76'h0040000040000000003;
  parameter [6:0] PMA_RXSYNC_CFG = 7'h00;
  parameter [24:0] PMA_RX_CFG = 25'h05CE048;
  parameter [19:0] PMA_TX_CFG = 20'h00082;
  parameter [9:0] POWER_SAVE = 10'b0000110100;
  parameter RCV_TERM_GND = "FALSE";
  parameter RCV_TERM_VTTRX = "TRUE";
  parameter RXGEARBOX_USE = "FALSE";
  parameter [23:0] RXPLL_COM_CFG = 24'h21680A;
  parameter [7:0] RXPLL_CP_CFG = 8'h00;
  parameter integer RXPLL_DIVSEL45_FB = 5;
  parameter integer RXPLL_DIVSEL_FB = 2;
  parameter integer RXPLL_DIVSEL_OUT = 1;
  parameter integer RXPLL_DIVSEL_REF = 1;
  parameter [2:0] RXPLL_LKDET_CFG = 3'b111;
  parameter [0:0] RXPRBSERR_LOOPBACK = 1'b0;
  parameter RXRECCLK_CTRL = "RXRECCLKPCS";
  parameter [9:0] RXRECCLK_DLY = 10'b0000000000;
  parameter [15:0] RXUSRCLK_DLY = 16'h0000;
  parameter RX_BUFFER_USE = "TRUE";
  parameter integer RX_CLK25_DIVIDER = 6;
  parameter integer RX_DATA_WIDTH = 20;
  parameter RX_DECODE_SEQ_MATCH = "TRUE";
  parameter [3:0] RX_DLYALIGN_CTRINC = 4'b0100;
  parameter [4:0] RX_DLYALIGN_EDGESET = 5'b00110;
  parameter [3:0] RX_DLYALIGN_LPFINC = 4'b0111;
  parameter [2:0] RX_DLYALIGN_MONSEL = 3'b000;
  parameter [7:0] RX_DLYALIGN_OVRDSETTING = 8'b00000000;
  parameter RX_EN_IDLE_HOLD_CDR = "FALSE";
  parameter RX_EN_IDLE_HOLD_DFE = "TRUE";
  parameter RX_EN_IDLE_RESET_BUF = "TRUE";
  parameter RX_EN_IDLE_RESET_FR = "TRUE";
  parameter RX_EN_IDLE_RESET_PH = "TRUE";
  parameter RX_EN_MODE_RESET_BUF = "TRUE";
  parameter RX_EN_RATE_RESET_BUF = "TRUE";
  parameter RX_EN_REALIGN_RESET_BUF = "FALSE";
  parameter RX_EN_REALIGN_RESET_BUF2 = "FALSE";
  parameter [7:0] RX_EYE_OFFSET = 8'h4C;
  parameter [1:0] RX_EYE_SCANMODE = 2'b00;
  parameter RX_FIFO_ADDR_MODE = "FULL";
  parameter [3:0] RX_IDLE_HI_CNT = 4'b1000;
  parameter [3:0] RX_IDLE_LO_CNT = 4'b0000;
  parameter RX_LOSS_OF_SYNC_FSM = "FALSE";
  parameter integer RX_LOS_INVALID_INCR = 1;
  parameter integer RX_LOS_THRESHOLD = 4;
  parameter RX_OVERSAMPLE_MODE = "FALSE";
  parameter integer RX_SLIDE_AUTO_WAIT = 5;
  parameter RX_SLIDE_MODE = "OFF";
  parameter RX_XCLK_SEL = "RXREC";
  parameter integer SAS_MAX_COMSAS = 52;
  parameter integer SAS_MIN_COMSAS = 40;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter [2:0] SATA_IDLE_VAL = 3'b100;
  parameter integer SATA_MAX_BURST = 7;
  parameter integer SATA_MAX_INIT = 22;
  parameter integer SATA_MAX_WAKE = 7;
  parameter integer SATA_MIN_BURST = 4;
  parameter integer SATA_MIN_INIT = 12;
  parameter integer SATA_MIN_WAKE = 4;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter integer SIM_GTXRESET_SPEEDUP = 1;
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter [2:0] SIM_RXREFCLK_SOURCE = 3'b000;
  parameter [2:0] SIM_TXREFCLK_SOURCE = 3'b000;
  parameter SIM_TX_ELEC_IDLE_LEVEL = "X";
  parameter SIM_VERSION = "2.0";
  parameter [4:0] TERMINATION_CTRL = 5'b10100;
  parameter TERMINATION_OVRD = "FALSE";
  parameter [11:0] TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] TRANS_TIME_NON_P2 = 8'h19;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [9:0] TRANS_TIME_TO_P2 = 10'h064;
  parameter [31:0] TST_ATTR = 32'h00000000;
  parameter TXDRIVE_LOOPBACK_HIZ = "FALSE";
  parameter TXDRIVE_LOOPBACK_PD = "FALSE";
  parameter TXGEARBOX_USE = "FALSE";
  parameter TXOUTCLK_CTRL = "TXOUTCLKPCS";
  parameter [9:0] TXOUTCLK_DLY = 10'b0000000000;
  parameter [23:0] TXPLL_COM_CFG = 24'h21680A;
  parameter [7:0] TXPLL_CP_CFG = 8'h00;
  parameter integer TXPLL_DIVSEL45_FB = 5;
  parameter integer TXPLL_DIVSEL_FB = 2;
  parameter integer TXPLL_DIVSEL_OUT = 1;
  parameter integer TXPLL_DIVSEL_REF = 1;
  parameter [2:0] TXPLL_LKDET_CFG = 3'b111;
  parameter [1:0] TXPLL_SATA = 2'b00;
  parameter TX_BUFFER_USE = "TRUE";
  parameter [5:0] TX_BYTECLK_CFG = 6'h00;
  parameter integer TX_CLK25_DIVIDER = 6;
  parameter TX_CLK_SOURCE = "RXPLL";
  parameter integer TX_DATA_WIDTH = 20;
  parameter [4:0] TX_DEEMPH_0 = 5'b11010;
  parameter [4:0] TX_DEEMPH_1 = 5'b10000;
  parameter [13:0] TX_DETECT_RX_CFG = 14'h1832;
  parameter [3:0] TX_DLYALIGN_CTRINC = 4'b0100;
  parameter [3:0] TX_DLYALIGN_LPFINC = 4'b0110;
  parameter [2:0] TX_DLYALIGN_MONSEL = 3'b000;
  parameter [7:0] TX_DLYALIGN_OVRDSETTING = 8'b10000000;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter TX_EN_RATE_RESET_BUF = "TRUE";
  parameter [2:0] TX_IDLE_ASSERT_DELAY = 3'b100;
  parameter [2:0] TX_IDLE_DEASSERT_DELAY = 3'b010;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter TX_OVERSAMPLE_MODE = "FALSE";
  parameter [0:0] TX_PMADATA_OPT = 1'b0;
  parameter [1:0] TX_TDCC_CFG = 2'b11;
  parameter [5:0] TX_USRCLK_CFG = 6'h00;
  parameter TX_XCLK_SEL = "TXUSR";
   output COMFINISH;
   output COMINITDET;
   output COMSASDET;
   output COMWAKEDET;
   output DRDY;
   output PHYSTATUS;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCOMMADET;
   output RXDATAVALID;
   output RXELECIDLE;
   output RXHEADERVALID;
   output RXOVERSAMPLEERR;
   output RXPLLLKDET;
   output RXPRBSERR;
   output RXRATEDONE;
   output RXRECCLK;
   output RXRECCLKPCS;
   output RXRESETDONE;
   output RXSTARTOFSEQ;
   output RXVALID;
   output TXGEARBOXREADY;
   output TXN;
   output TXOUTCLK;
   output TXOUTCLKPCS;
   output TXP;
   output TXPLLLKDET;
   output TXRATEDONE;
   output TXRESETDONE;
   output [15:0] DRPDO;
   output [1:0] MGTREFCLKFAB;
   output [1:0] RXLOSSOFSYNC;
   output [1:0] TXBUFSTATUS;
   output [2:0] DFESENSCAL;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXCLKCORCNT;
   output [2:0] RXHEADER;
   output [2:0] RXSTATUS;
   output [31:0] RXDATA;
   output [3:0] DFETAP3MONITOR;
   output [3:0] DFETAP4MONITOR;
   output [3:0] RXCHARISCOMMA;
   output [3:0] RXCHARISK;
   output [3:0] RXCHBONDO;
   output [3:0] RXDISPERR;
   output [3:0] RXNOTINTABLE;
   output [3:0] RXRUNDISP;
   output [3:0] TXKERR;
   output [3:0] TXRUNDISP;
   output [4:0] DFEEYEDACMON;
   output [4:0] DFETAP1MONITOR;
   output [4:0] DFETAP2MONITOR;
   output [5:0] DFECLKDLYADJMON;
   output [7:0] RXDLYALIGNMONITOR;
   output [7:0] TXDLYALIGNMONITOR;
   output [9:0] TSTOUT;
   input DCLK;
   input DEN;
   input DFEDLYOVRD;
   input DFETAPOVRD;
   input DWE;
   input GATERXELECIDLE;
   input GREFCLKRX;
   input GREFCLKTX;
   input GTXRXRESET;
   input GTXTXRESET;
   input IGNORESIGDET;
   input PERFCLKRX;
   input PERFCLKTX;
   input PLLRXRESET;
   input PLLTXRESET;
   input PRBSCNTRESET;
   input RXBUFRESET;
   input RXCDRRESET;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCOMMADETUSE;
   input RXDEC8B10BUSE;
   input RXDLYALIGNDISABLE;
   input RXDLYALIGNMONENB;
   input RXDLYALIGNOVERRIDE;
   input RXDLYALIGNRESET;
   input RXDLYALIGNSWPPRECURB;
   input RXDLYALIGNUPDSW;
   input RXENCHANSYNC;
   input RXENMCOMMAALIGN;
   input RXENPCOMMAALIGN;
   input RXENPMAPHASEALIGN;
   input RXENSAMPLEALIGN;
   input RXGEARBOXSLIP;
   input RXN;
   input RXP;
   input RXPLLLKDETEN;
   input RXPLLPOWERDOWN;
   input RXPMASETPHASE;
   input RXPOLARITY;
   input RXRESET;
   input RXSLIDE;
   input RXUSRCLK;
   input RXUSRCLK2;
   input TSTCLK0;
   input TSTCLK1;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDEEMPH;
   input TXDETECTRX;
   input TXDLYALIGNDISABLE;
   input TXDLYALIGNMONENB;
   input TXDLYALIGNOVERRIDE;
   input TXDLYALIGNRESET;
   input TXDLYALIGNUPDSW;
   input TXELECIDLE;
   input TXENC8B10BUSE;
   input TXENPMAPHASEALIGN;
   input TXINHIBIT;
   input TXPDOWNASYNCH;
   input TXPLLLKDETEN;
   input TXPLLPOWERDOWN;
   input TXPMASETPHASE;
   input TXPOLARITY;
   input TXPRBSFORCEERR;
   input TXRESET;
   input TXSTARTSEQ;
   input TXSWING;
   input TXUSRCLK;
   input TXUSRCLK2;
   input USRCODEERR;
   input [12:0] GTXTEST;
   input [15:0] DI;
   input [19:0] TSTIN;
   input [1:0] MGTREFCLKRX;
   input [1:0] MGTREFCLKTX;
   input [1:0] NORTHREFCLKRX;
   input [1:0] NORTHREFCLKTX;
   input [1:0] RXPOWERDOWN;
   input [1:0] RXRATE;
   input [1:0] SOUTHREFCLKRX;
   input [1:0] SOUTHREFCLKTX;
   input [1:0] TXPOWERDOWN;
   input [1:0] TXRATE;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXENPRBSTST;
   input [2:0] RXPLLREFSELDY;
   input [2:0] TXBUFDIFFCTRL;
   input [2:0] TXENPRBSTST;
   input [2:0] TXHEADER;
   input [2:0] TXMARGIN;
   input [2:0] TXPLLREFSELDY;
   input [31:0] TXDATA;
   input [3:0] DFETAP3;
   input [3:0] DFETAP4;
   input [3:0] RXCHBONDI;
   input [3:0] TXBYPASS8B10B;
   input [3:0] TXCHARDISPMODE;
   input [3:0] TXCHARDISPVAL;
   input [3:0] TXCHARISK;
   input [3:0] TXDIFFCTRL;
   input [3:0] TXPREEMPHASIS;
   input [4:0] DFETAP1;
   input [4:0] DFETAP2;
   input [4:0] TXPOSTEMPHASIS;
   input [5:0] DFECLKDLYADJ;
   input [6:0] TXSEQUENCE;
   input [7:0] DADDR;
   input [9:0] RXEQMIX;
endmodule

///// component GTXE2_CHANNEL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTXE2_CHANNEL (
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTREFCLKMONITOR,
  GTXTXN,
  GTXTXP,
  PCSRSVDOUT,
  PHYSTATUS,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHARISCOMMA,
  RXCHARISK,
  RXCHBONDO,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXDATA,
  RXDATAVALID,
  RXDISPERR,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXMONITOROUT,
  RXNOTINTABLE,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHMONITOR,
  RXPHSLIPMONITOR,
  RXPRBSERR,
  RXQPISENN,
  RXQPISENP,
  RXRATEDONE,
  RXRESETDONE,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXVALID,
  TSTOUT,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDLYSRESETDONE,
  TXGEARBOXREADY,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXQPISENN,
  TXQPISENP,
  TXRATEDONE,
  TXRESETDONE,
  CFGRESET,
  CLKRSVD,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  EYESCANMODE,
  EYESCANRESET,
  EYESCANTRIGGER,
  GTGREFCLK,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRESETSEL,
  GTRSVD,
  GTRXRESET,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  GTXRXN,
  GTXRXP,
  LOOPBACK,
  PCSRSVDIN,
  PCSRSVDIN2,
  PMARSVDIN,
  PMARSVDIN2,
  QPLLCLK,
  QPLLREFCLK,
  RESETOVRD,
  RX8B10BEN,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCDRRESETRSV,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCOMMADETEN,
  RXDDIEN,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFECM1EN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEVSEN,
  RXDFEXYDEN,
  RXDFEXYDHOLD,
  RXDFEXYDOVRDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXELECIDLEMODE,
  RXGEARBOXSLIP,
  RXLPMEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSHOLD,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXQPIEN,
  RXRATE,
  RXSLIDE,
  RXSYSCLKSEL,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SETERRSTATUS,
  TSTIN,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXBUFDIFFCTRL,
  TXCHARDISPMODE,
  TXCHARDISPVAL,
  TXCHARISK,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXDATA,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDIFFPD,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXMAINCURSOR,
  TXMARGIN,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPISOPD,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPOSTCURSORINV,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPRECURSORINV,
  TXQPIBIASEN,
  TXQPISTRONGPDOWN,
  TXQPIWEAKPUP,
  TXRATE,
  TXSEQUENCE,
  TXSTARTSEQ,
  TXSWING,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 1;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 1;
  parameter [23:0] CPLL_CFG = 24'hB007D8;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 5;
  parameter [23:0] CPLL_INIT_CFG = 24'h00001E;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [23:0] DMONITOR_CFG = 24'h000A00;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h000;
  parameter [9:0] ES_PMA_CFG = 10'b0000000000;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [79:0] ES_QUALIFIER = 80'h00000000000000000000;
  parameter [79:0] ES_QUAL_MASK = 80'h00000000000000000000;
  parameter [79:0] ES_SDATA_MASK = 80'h00000000000000000000;
  parameter [8:0] ES_VERT_OFFSET = 9'b000000000;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [2:0] GEARBOX_MODE = 3'b000;
  parameter [0:0] IS_CPLLLOCKDETCLK_INVERTED = 1'b0;
  parameter [0:0] IS_DRPCLK_INVERTED = 1'b0;
  parameter [0:0] IS_GTGREFCLK_INVERTED = 1'b0;
  parameter [0:0] IS_RXUSRCLK2_INVERTED = 1'b0;
  parameter [0:0] IS_RXUSRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_TXPHDLYTSTCLK_INVERTED = 1'b0;
  parameter [0:0] IS_TXUSRCLK2_INVERTED = 1'b0;
  parameter [0:0] IS_TXUSRCLK_INVERTED = 1'b0;
  parameter [1:0] OUTREFCLK_SEL_INV = 2'b11;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [47:0] PCS_RSVD_ATTR = 48'h000000000000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter [31:0] PMA_RSV = 32'h00000000;
  parameter [15:0] PMA_RSV2 = 16'h2050;
  parameter [1:0] PMA_RSV3 = 2'b00;
  parameter [31:0] PMA_RSV4 = 32'h00000000;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 61;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [71:0] RXCDR_CFG = 72'h0B000023FF20400020;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [5:0] RXCDR_LOCK_CFG = 6'b010101;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDLY_CFG = 16'h001F;
  parameter [8:0] RXDLY_LCFG = 9'h030;
  parameter [15:0] RXDLY_TAP_CFG = 16'h0000;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [13:0] RXLPM_HF_CFG = 14'b00000011110000;
  parameter [13:0] RXLPM_LF_CFG = 14'b00000011110000;
  parameter [6:0] RXOOB_CFG = 7'b0000110;
  parameter integer RXOUT_DIV = 2;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [23:0] RXPHDLY_CFG = 24'h084020;
  parameter [23:0] RXPH_CFG = 24'h000000;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [4:0] RXPMARESET_TIME = 5'b00011;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [11:0] RX_BIAS_CFG = 12'b000000000000;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter integer RX_CLK25_DIV = 7;
  parameter [0:0] RX_CLKMUX_PD = 1'b1;
  parameter [1:0] RX_CM_SEL = 2'b11;
  parameter [2:0] RX_CM_TRIM = 3'b100;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter [11:0] RX_DEBUG_CFG = 12'b000000000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [22:0] RX_DFE_GAIN_CFG = 23'h180E0F;
  parameter [11:0] RX_DFE_H2_CFG = 12'b000111100000;
  parameter [11:0] RX_DFE_H3_CFG = 12'b000111100000;
  parameter [10:0] RX_DFE_H4_CFG = 11'b00011110000;
  parameter [10:0] RX_DFE_H5_CFG = 11'b00011110000;
  parameter [12:0] RX_DFE_KL_CFG = 13'b0001111110000;
  parameter [31:0] RX_DFE_KL_CFG2 = 32'h3008E56A;
  parameter [15:0] RX_DFE_LPM_CFG = 16'h0904;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter [16:0] RX_DFE_UT_CFG = 17'b00111111000000000;
  parameter [16:0] RX_DFE_VP_CFG = 17'b00011111100000000;
  parameter [12:0] RX_DFE_XYD_CFG = 13'b0000000010000;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter integer RX_INT_DATAWIDTH = 0;
  parameter [12:0] RX_OS_CFG = 13'b0001111110000;
  parameter integer RX_SIG_VALID_DLY = 10;
  parameter RX_XCLK_SEL = "RXREC";
  parameter integer SAS_MAX_COM = 64;
  parameter integer SAS_MIN_COM = 36;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter integer SATA_MAX_BURST = 8;
  parameter integer SATA_MAX_INIT = 21;
  parameter integer SATA_MAX_WAKE = 7;
  parameter integer SATA_MIN_BURST = 4;
  parameter integer SATA_MIN_INIT = 12;
  parameter integer SATA_MIN_WAKE = 4;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter [2:0] SIM_CPLLREFCLK_SEL = 3'b001;
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_TX_EIDLE_DRIVE_LEVEL = "X";
  parameter SIM_VERSION = "4.0";
  parameter [4:0] TERM_RCAL_CFG = 5'b10000;
  parameter [0:0] TERM_RCAL_OVRD = 1'b0;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [31:0] TST_RSV = 32'h00000000;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h001F;
  parameter [8:0] TXDLY_LCFG = 9'h030;
  parameter [15:0] TXDLY_TAP_CFG = 16'h0000;
  parameter TXGEARBOX_EN = "FALSE";
  parameter integer TXOUT_DIV = 2;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [23:0] TXPHDLY_CFG = 24'h084020;
  parameter [15:0] TXPH_CFG = 16'h0780;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter integer TX_CLK25_DIV = 7;
  parameter [0:0] TX_CLKMUX_PD = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [4:0] TX_DEEMPH0 = 5'b00000;
  parameter [4:0] TX_DEEMPH1 = 5'b00000;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter integer TX_INT_DATAWIDTH = 0;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [0:0] TX_PREDRIVER_MODE = 1'b0;
  parameter [0:0] TX_QPI_STATUS_EN = 1'b0;
  parameter [13:0] TX_RXDETECT_CFG = 14'h1832;
  parameter [2:0] TX_RXDETECT_REF = 3'b100;
  parameter TX_XCLK_SEL = "TXUSR";
  parameter [0:0] UCODEER_CLR = 1'b0;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTREFCLKMONITOR;
   output GTXTXN;
   output GTXTXP;
   output PHYSTATUS;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDATAVALID;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXHEADERVALID;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPRBSERR;
   output RXQPISENN;
   output RXQPISENP;
   output RXRATEDONE;
   output RXRESETDONE;
   output RXSTARTOFSEQ;
   output RXVALID;
   output TXCOMFINISH;
   output TXDLYSRESETDONE;
   output TXGEARBOXREADY;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXQPISENN;
   output TXQPISENP;
   output TXRATEDONE;
   output TXRESETDONE;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [1:0] RXCLKCORCNT;
   output [1:0] TXBUFSTATUS;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXHEADER;
   output [2:0] RXSTATUS;
   output [4:0] RXCHBONDO;
   output [4:0] RXPHMONITOR;
   output [4:0] RXPHSLIPMONITOR;
   output [63:0] RXDATA;
   output [6:0] RXMONITOROUT;
   output [7:0] DMONITOROUT;
   output [7:0] RXCHARISCOMMA;
   output [7:0] RXCHARISK;
   output [7:0] RXDISPERR;
   output [7:0] RXNOTINTABLE;
   output [9:0] TSTOUT;
   input CFGRESET;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input EYESCANMODE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input GTGREFCLK;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRESETSEL;
   input GTRXRESET;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input GTXRXN;
   input GTXRXP;
   input QPLLCLK;
   input QPLLREFCLK;
   input RESETOVRD;
   input RX8B10BEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCDRRESETRSV;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCOMMADETEN;
   input RXDDIEN;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFECM1EN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEVSEN;
   input RXDFEXYDEN;
   input RXDFEXYDHOLD;
   input RXDFEXYDOVRDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXGEARBOXSLIP;
   input RXLPMEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSHOLD;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXQPIEN;
   input RXSLIDE;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SETERRSTATUS;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDEEMPH;
   input TXDETECTRX;
   input TXDIFFPD;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPOSTCURSORINV;
   input TXPRBSFORCEERR;
   input TXPRECURSORINV;
   input TXQPIBIASEN;
   input TXQPISTRONGPDOWN;
   input TXQPIWEAKPUP;
   input TXSTARTSEQ;
   input TXSWING;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [19:0] TSTIN;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXPD;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXPRBSSEL;
   input [2:0] RXRATE;
   input [2:0] TXBUFDIFFCTRL;
   input [2:0] TXHEADER;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXPRBSSEL;
   input [2:0] TXRATE;
   input [3:0] CLKRSVD;
   input [3:0] TXDIFFCTRL;
   input [4:0] PCSRSVDIN2;
   input [4:0] PMARSVDIN;
   input [4:0] PMARSVDIN2;
   input [4:0] RXCHBONDI;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [63:0] TXDATA;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCHARDISPMODE;
   input [7:0] TXCHARDISPVAL;
   input [7:0] TXCHARISK;
   input [8:0] DRPADDR;
endmodule

///// component GTXE2_COMMON ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTXE2_COMMON (
  DRPDO,
  DRPRDY,
  QPLLDMONITOR,
  QPLLFBCLKLOST,
  QPLLLOCK,
  QPLLOUTCLK,
  QPLLOUTREFCLK,
  QPLLREFCLKLOST,
  REFCLKOUTMONITOR,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  PMARSVD,
  QPLLLOCKDETCLK,
  QPLLLOCKEN,
  QPLLOUTRESET,
  QPLLPD,
  QPLLREFCLKSEL,
  QPLLRESET,
  QPLLRSVD1,
  QPLLRSVD2,
  RCALENB
);
  parameter [63:0] BIAS_CFG = 64'h0000040000001000;
  parameter [31:0] COMMON_CFG = 32'h00000000;
  parameter [0:0] IS_DRPCLK_INVERTED = 1'b0;
  parameter [0:0] IS_GTGREFCLK_INVERTED = 1'b0;
  parameter [0:0] IS_QPLLLOCKDETCLK_INVERTED = 1'b0;
  parameter [26:0] QPLL_CFG = 27'h0680181;
  parameter [3:0] QPLL_CLKOUT_CFG = 4'b0000;
  parameter [5:0] QPLL_COARSE_FREQ_OVRD = 6'b010000;
  parameter [0:0] QPLL_COARSE_FREQ_OVRD_EN = 1'b0;
  parameter [9:0] QPLL_CP = 10'b0000011111;
  parameter [0:0] QPLL_CP_MONITOR_EN = 1'b0;
  parameter [0:0] QPLL_DMONITOR_SEL = 1'b0;
  parameter [9:0] QPLL_FBDIV = 10'b0000000000;
  parameter [0:0] QPLL_FBDIV_MONITOR_EN = 1'b0;
  parameter [0:0] QPLL_FBDIV_RATIO = 1'b0;
  parameter [23:0] QPLL_INIT_CFG = 24'h000006;
  parameter [15:0] QPLL_LOCK_CFG = 16'h21E8;
  parameter [3:0] QPLL_LPF = 4'b1111;
  parameter integer QPLL_REFCLK_DIV = 2;
  parameter [2:0] SIM_QPLLREFCLK_SEL = 3'b001;
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_VERSION = "4.0";
   output DRPRDY;
   output QPLLFBCLKLOST;
   output QPLLLOCK;
   output QPLLOUTCLK;
   output QPLLOUTREFCLK;
   output QPLLREFCLKLOST;
   output REFCLKOUTMONITOR;
   output [15:0] DRPDO;
   output [7:0] QPLLDMONITOR;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input QPLLLOCKDETCLK;
   input QPLLLOCKEN;
   input QPLLOUTRESET;
   input QPLLPD;
   input QPLLRESET;
   input RCALENB;
   input [15:0] DRPDI;
   input [15:0] QPLLRSVD1;
   input [2:0] QPLLREFCLKSEL;
   input [4:0] BGRCALOVRD;
   input [4:0] QPLLRSVD2;
   input [7:0] DRPADDR;
   input [7:0] PMARSVD;
endmodule

///// component GTYE3_CHANNEL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTYE3_CHANNEL (
  BUFGTCE,
  BUFGTCEMASK,
  BUFGTDIV,
  BUFGTRESET,
  BUFGTRSTMASK,
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTPOWERGOOD,
  GTREFCLKMONITOR,
  GTYTXN,
  GTYTXP,
  PCIERATEGEN3,
  PCIERATEIDLE,
  PCIERATEQPLLPD,
  PCIERATEQPLLRESET,
  PCIESYNCTXSYNCDONE,
  PCIEUSERGEN3RDY,
  PCIEUSERPHYSTATUSRST,
  PCIEUSERRATESTART,
  PCSRSVDOUT,
  PHYSTATUS,
  PINRSRVDAS,
  RESETEXCEPTION,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCDRPHDONE,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHBONDO,
  RXCKCALDONE,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXCTRL0,
  RXCTRL1,
  RXCTRL2,
  RXCTRL3,
  RXDATA,
  RXDATAEXTENDRSVD,
  RXDATAVALID,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXMONITOROUT,
  RXOSINTDONE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHALIGNERR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXPRBSLOCKED,
  RXPRGDIVRESETDONE,
  RXRATEDONE,
  RXRECCLKOUT,
  RXRESETDONE,
  RXSLIDERDY,
  RXSLIPDONE,
  RXSLIPOUTCLKRDY,
  RXSLIPPMARDY,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDCCDONE,
  TXDLYSRESETDONE,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXPRGDIVRESETDONE,
  TXRATEDONE,
  TXRESETDONE,
  TXSYNCDONE,
  TXSYNCOUT,
  CDRSTEPDIR,
  CDRSTEPSQ,
  CDRSTEPSX,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  ELPCALDVORWREN,
  ELPCALPAORWREN,
  EVODDPHICALDONE,
  EVODDPHICALSTART,
  EVODDPHIDRDEN,
  EVODDPHIDWREN,
  EVODDPHIXRDEN,
  EVODDPHIXWREN,
  EYESCANMODE,
  EYESCANRESET,
  EYESCANTRIGGER,
  GTGREFCLK,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRESETSEL,
  GTRSVD,
  GTRXRESET,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  GTYRXN,
  GTYRXP,
  LOOPBACK,
  LOOPRSVD,
  LPBKRXTXSEREN,
  LPBKTXRXSEREN,
  PCIEEQRXEQADAPTDONE,
  PCIERSTIDLE,
  PCIERSTTXSYNCSTART,
  PCIEUSERRATEDONE,
  PCSRSVDIN,
  PCSRSVDIN2,
  PMARSVDIN,
  QPLL0CLK,
  QPLL0REFCLK,
  QPLL1CLK,
  QPLL1REFCLK,
  RESETOVRD,
  RSTCLKENTX,
  RX8B10BEN,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCDRRESETRSV,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCKCALRESET,
  RXCOMMADETEN,
  RXDCCFORCESTART,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFETAP10HOLD,
  RXDFETAP10OVRDEN,
  RXDFETAP11HOLD,
  RXDFETAP11OVRDEN,
  RXDFETAP12HOLD,
  RXDFETAP12OVRDEN,
  RXDFETAP13HOLD,
  RXDFETAP13OVRDEN,
  RXDFETAP14HOLD,
  RXDFETAP14OVRDEN,
  RXDFETAP15HOLD,
  RXDFETAP15OVRDEN,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFETAP6HOLD,
  RXDFETAP6OVRDEN,
  RXDFETAP7HOLD,
  RXDFETAP7OVRDEN,
  RXDFETAP8HOLD,
  RXDFETAP8OVRDEN,
  RXDFETAP9HOLD,
  RXDFETAP9OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEVSEN,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXELECIDLEMODE,
  RXGEARBOXSLIP,
  RXLATCLK,
  RXLPMEN,
  RXLPMGCHOLD,
  RXLPMGCOVRDEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXLPMOSHOLD,
  RXLPMOSOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSINTCFG,
  RXOSINTEN,
  RXOSINTHOLD,
  RXOSINTOVRDEN,
  RXOSINTSTROBE,
  RXOSINTTESTOVRDEN,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPLLCLKSEL,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXPROGDIVRESET,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSLIPOUTCLK,
  RXSLIPPMA,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SIGVALIDCLK,
  TSTIN,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXBUFDIFFCTRL,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXCTRL0,
  TXCTRL1,
  TXCTRL2,
  TXDATA,
  TXDATAEXTENDRSVD,
  TXDCCFORCESTART,
  TXDCCRESET,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDIFFPD,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXELFORCESTART,
  TXHEADER,
  TXINHIBIT,
  TXLATCLK,
  TXMAINCURSOR,
  TXMARGIN,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPLLCLKSEL,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPROGDIVRESET,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [15:0] ADAPT_CFG0 = 16'h9200;
  parameter [15:0] ADAPT_CFG1 = 16'h801C;
  parameter [15:0] ADAPT_CFG2 = 16'b0000000000000000;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [0:0] AUTO_BW_SEL_BYPASS = 1'b0;
  parameter [0:0] A_RXOSCALRESET = 1'b0;
  parameter [0:0] A_RXPROGDIVRESET = 1'b0;
  parameter [4:0] A_TXDIFFCTRL = 5'b01100;
  parameter [0:0] A_TXPROGDIVRESET = 1'b0;
  parameter [0:0] CAPBYPASS_FORCE = 1'b0;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [0:0] CDR_SWAP_MODE_EN = 1'b0;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 2;
  parameter [15:0] CH_HSPMUX = 16'h0000;
  parameter [15:0] CKCAL1_CFG_0 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_1 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_0 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_1 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_4 = 16'b0000000000000000;
  parameter [15:0] CKCAL_RSVD0 = 16'h4000;
  parameter [15:0] CKCAL_RSVD1 = 16'h0000;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 2;
  parameter [15:0] CPLL_CFG0 = 16'h20FA;
  parameter [15:0] CPLL_CFG1 = 16'h24AA;
  parameter [15:0] CPLL_CFG2 = 16'hF007;
  parameter [5:0] CPLL_CFG3 = 6'h00;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 4;
  parameter [15:0] CPLL_INIT_CFG0 = 16'h001E;
  parameter [7:0] CPLL_INIT_CFG1 = 8'h00;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter [2:0] CTLE3_OCAP_EXT_CTRL = 3'b000;
  parameter [0:0] CTLE3_OCAP_EXT_EN = 1'b0;
  parameter [1:0] DDI_CTRL = 2'b00;
  parameter integer DDI_REALIGN_WAIT = 15;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [0:0] DFE_D_X_REL_POS = 1'b0;
  parameter [0:0] DFE_VCM_COMP_EN = 1'b0;
  parameter [9:0] DMONITOR_CFG0 = 10'h000;
  parameter [7:0] DMONITOR_CFG1 = 8'h00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h000;
  parameter [9:0] ES_PMA_CFG = 10'b0000000000;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [15:0] ES_QUALIFIER0 = 16'h0000;
  parameter [15:0] ES_QUALIFIER1 = 16'h0000;
  parameter [15:0] ES_QUALIFIER2 = 16'h0000;
  parameter [15:0] ES_QUALIFIER3 = 16'h0000;
  parameter [15:0] ES_QUALIFIER4 = 16'h0000;
  parameter [15:0] ES_QUALIFIER5 = 16'h0000;
  parameter [15:0] ES_QUALIFIER6 = 16'h0000;
  parameter [15:0] ES_QUALIFIER7 = 16'h0000;
  parameter [15:0] ES_QUALIFIER8 = 16'h0000;
  parameter [15:0] ES_QUALIFIER9 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK0 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK1 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK2 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK3 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK4 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK5 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK6 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK7 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK8 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK9 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK0 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK1 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK2 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK3 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK4 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK5 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK6 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK7 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK8 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK9 = 16'h0000;
  parameter [10:0] EVODD_PHI_CFG = 11'b00000000000;
  parameter [0:0] EYE_SCAN_SWAP_EN = 1'b0;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [4:0] GEARBOX_MODE = 5'b00000;
  parameter [0:0] GM_BIAS_SELECT = 1'b0;
  parameter [0:0] ISCAN_CK_PH_SEL2 = 1'b0;
  parameter [0:0] LOCAL_MASTER = 1'b0;
  parameter [15:0] LOOP0_CFG = 16'h0000;
  parameter [15:0] LOOP10_CFG = 16'h0000;
  parameter [15:0] LOOP11_CFG = 16'h0000;
  parameter [15:0] LOOP12_CFG = 16'h0000;
  parameter [15:0] LOOP13_CFG = 16'h0000;
  parameter [15:0] LOOP1_CFG = 16'h0000;
  parameter [15:0] LOOP2_CFG = 16'h0000;
  parameter [15:0] LOOP3_CFG = 16'h0000;
  parameter [15:0] LOOP4_CFG = 16'h0000;
  parameter [15:0] LOOP5_CFG = 16'h0000;
  parameter [15:0] LOOP6_CFG = 16'h0000;
  parameter [15:0] LOOP7_CFG = 16'h0000;
  parameter [15:0] LOOP8_CFG = 16'h0000;
  parameter [15:0] LOOP9_CFG = 16'h0000;
  parameter [2:0] LPBK_BIAS_CTRL = 3'b000;
  parameter [0:0] LPBK_EN_RCAL_B = 1'b0;
  parameter [3:0] LPBK_EXT_RCAL = 4'b0000;
  parameter [3:0] LPBK_RG_CTRL = 4'b0000;
  parameter [1:0] OOBDIVCTL = 2'b00;
  parameter [0:0] OOB_PWRUP = 1'b0;
  parameter PCI3_AUTO_REALIGN = "FRST_SMPL";
  parameter [0:0] PCI3_PIPE_RX_ELECIDLE = 1'b1;
  parameter [1:0] PCI3_RX_ASYNC_EBUF_BYPASS = 2'b00;
  parameter [0:0] PCI3_RX_ELECIDLE_EI2_ENABLE = 1'b0;
  parameter [5:0] PCI3_RX_ELECIDLE_H2L_COUNT = 6'b000000;
  parameter [2:0] PCI3_RX_ELECIDLE_H2L_DISABLE = 3'b000;
  parameter [5:0] PCI3_RX_ELECIDLE_HI_COUNT = 6'b000000;
  parameter [0:0] PCI3_RX_ELECIDLE_LP4_DISABLE = 1'b0;
  parameter [0:0] PCI3_RX_FIFO_DISABLE = 1'b0;
  parameter [15:0] PCIE_BUFG_DIV_CTRL = 16'h0000;
  parameter [15:0] PCIE_RXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_RXPMA_CFG = 16'h0000;
  parameter [15:0] PCIE_TXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_TXPMA_CFG = 16'h0000;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [15:0] PCS_RSVD0 = 16'b0000000000000000;
  parameter [2:0] PCS_RSVD1 = 3'b000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter [1:0] PLL_SEL_MODE_GEN12 = 2'h0;
  parameter [1:0] PLL_SEL_MODE_GEN3 = 2'h0;
  parameter [15:0] PMA_RSV0 = 16'h00E0;
  parameter [15:0] PMA_RSV1 = 16'h000A;
  parameter integer PREIQ_FREQ_BST = 0;
  parameter [2:0] PROCESS_PAR = 3'b010;
  parameter [0:0] RATE_SW_USE_DRP = 1'b0;
  parameter [0:0] RESET_POWERSAVE_DISABLE = 1'b0;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 0;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [15:0] RXCDR_CFG0 = 16'h0000;
  parameter [15:0] RXCDR_CFG0_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG1 = 16'h0300;
  parameter [15:0] RXCDR_CFG1_GEN3 = 16'h0300;
  parameter [15:0] RXCDR_CFG2 = 16'h0060;
  parameter [15:0] RXCDR_CFG2_GEN3 = 16'h0060;
  parameter [15:0] RXCDR_CFG3 = 16'h0000;
  parameter [15:0] RXCDR_CFG3_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG4 = 16'h0002;
  parameter [15:0] RXCDR_CFG4_GEN3 = 16'h0002;
  parameter [15:0] RXCDR_CFG5 = 16'h0000;
  parameter [15:0] RXCDR_CFG5_GEN3 = 16'h0000;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [15:0] RXCDR_LOCK_CFG0 = 16'h0001;
  parameter [15:0] RXCDR_LOCK_CFG1 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG2 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG3 = 16'h0000;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [1:0] RXCFOKDONE_SRC = 2'b00;
  parameter [15:0] RXCFOK_CFG0 = 16'h3E00;
  parameter [15:0] RXCFOK_CFG1 = 16'h0042;
  parameter [15:0] RXCFOK_CFG2 = 16'h002D;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDFELPM_KL_CFG0 = 16'h0000;
  parameter [15:0] RXDFELPM_KL_CFG1 = 16'h0022;
  parameter [15:0] RXDFELPM_KL_CFG2 = 16'h0100;
  parameter [15:0] RXDFE_CFG0 = 16'h4C00;
  parameter [15:0] RXDFE_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG0 = 16'h1E00;
  parameter [15:0] RXDFE_GC_CFG1 = 16'h1900;
  parameter [15:0] RXDFE_GC_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H3_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H3_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H4_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H4_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_H5_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H5_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H6_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H6_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H7_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H7_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H8_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H8_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H9_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H9_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HA_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HA_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HB_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HB_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HC_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HD_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HD_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HE_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HE_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HF_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HF_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_OS_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_OS_CFG1 = 16'h0200;
  parameter [0:0] RXDFE_PWR_SAVING = 1'b0;
  parameter [15:0] RXDFE_UT_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_UT_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_VP_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_VP_CFG1 = 16'h0022;
  parameter [15:0] RXDLY_CFG = 16'h001F;
  parameter [15:0] RXDLY_LCFG = 16'h0030;
  parameter RXELECIDLE_CFG = "SIGCFG_4";
  parameter integer RXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [15:0] RXLPM_CFG = 16'h0000;
  parameter [15:0] RXLPM_GC_CFG = 16'h0200;
  parameter [15:0] RXLPM_KH_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_KH_CFG1 = 16'h0002;
  parameter [15:0] RXLPM_OS_CFG0 = 16'h0400;
  parameter [15:0] RXLPM_OS_CFG1 = 16'h0000;
  parameter [8:0] RXOOB_CFG = 9'b000000110;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter integer RXOUT_DIV = 4;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [15:0] RXPHBEACON_CFG = 16'h0000;
  parameter [15:0] RXPHDLY_CFG = 16'h2020;
  parameter [15:0] RXPHSAMP_CFG = 16'h2100;
  parameter [15:0] RXPHSLIP_CFG = 16'h9933;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [0:0] RXPI_AUTO_BW_SEL_BYPASS = 1'b0;
  parameter [15:0] RXPI_CFG = 16'h0100;
  parameter [0:0] RXPI_LPM = 1'b0;
  parameter [15:0] RXPI_RSV0 = 16'h0000;
  parameter [1:0] RXPI_SEL_LC = 2'b00;
  parameter [1:0] RXPI_STARTCODE = 2'b00;
  parameter [0:0] RXPI_VREFSEL = 1'b0;
  parameter RXPMACLK_SEL = "DATA";
  parameter [4:0] RXPMARESET_TIME = 5'b00001;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXPRBS_LINKACQ_CNT = 15;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [0:0] RX_AFE_CM_EN = 1'b0;
  parameter [15:0] RX_BIAS_CFG0 = 16'h1534;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter [0:0] RX_CAPFF_SARC_ENB = 1'b0;
  parameter integer RX_CLK25_DIV = 8;
  parameter [0:0] RX_CLKMUX_EN = 1'b1;
  parameter [4:0] RX_CLK_SLIP_OVRD = 5'b00000;
  parameter [3:0] RX_CM_BUF_CFG = 4'b1010;
  parameter [0:0] RX_CM_BUF_PD = 1'b0;
  parameter integer RX_CM_SEL = 3;
  parameter integer RX_CM_TRIM = 10;
  parameter [0:0] RX_CTLE1_KHKL = 1'b0;
  parameter [0:0] RX_CTLE2_KHKL = 1'b0;
  parameter [0:0] RX_CTLE3_AGC = 1'b0;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [2:0] RX_DEGEN_CTRL = 3'b011;
  parameter integer RX_DFELPM_CFG0 = 0;
  parameter [0:0] RX_DFELPM_CFG1 = 1'b1;
  parameter [0:0] RX_DFELPM_KLKH_AGC_STUP_EN = 1'b1;
  parameter [1:0] RX_DFE_AGC_CFG0 = 2'b00;
  parameter integer RX_DFE_AGC_CFG1 = 2;
  parameter integer RX_DFE_KL_LPM_KH_CFG0 = 1;
  parameter integer RX_DFE_KL_LPM_KH_CFG1 = 2;
  parameter [1:0] RX_DFE_KL_LPM_KL_CFG0 = 2'b01;
  parameter [2:0] RX_DFE_KL_LPM_KL_CFG1 = 3'b010;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter [0:0] RX_DIV2_MODE_B = 1'b0;
  parameter [4:0] RX_DIVRESET_TIME = 5'b00001;
  parameter [0:0] RX_EN_CTLE_RCAL_B = 1'b0;
  parameter [0:0] RX_EN_HI_LR = 1'b0;
  parameter [8:0] RX_EXT_RL_CTRL = 9'b000000000;
  parameter [6:0] RX_EYESCAN_VS_CODE = 7'b0000000;
  parameter [0:0] RX_EYESCAN_VS_NEG_DIR = 1'b0;
  parameter [1:0] RX_EYESCAN_VS_RANGE = 2'b00;
  parameter [0:0] RX_EYESCAN_VS_UT_SIGN = 1'b0;
  parameter [0:0] RX_FABINT_USRCLK_FLOP = 1'b0;
  parameter integer RX_INT_DATAWIDTH = 1;
  parameter [0:0] RX_PMA_POWER_SAVE = 1'b0;
  parameter real RX_PROGDIV_CFG = 0.0;
  parameter [15:0] RX_PROGDIV_RATE = 16'h0001;
  parameter [3:0] RX_RESLOAD_CTRL = 4'b0000;
  parameter [0:0] RX_RESLOAD_OVRD = 1'b0;
  parameter [2:0] RX_SAMPLE_PERIOD = 3'b101;
  parameter integer RX_SIG_VALID_DLY = 11;
  parameter [0:0] RX_SUM_DFETAPREP_EN = 1'b0;
  parameter [3:0] RX_SUM_IREF_TUNE = 4'b0000;
  parameter [3:0] RX_SUM_VCMTUNE = 4'b1000;
  parameter [0:0] RX_SUM_VCM_OVWR = 1'b0;
  parameter [2:0] RX_SUM_VREF_TUNE = 3'b100;
  parameter [1:0] RX_TUNE_AFE_OS = 2'b00;
  parameter [2:0] RX_VREG_CTRL = 3'b101;
  parameter [0:0] RX_VREG_PDB = 1'b1;
  parameter [1:0] RX_WIDEMODE_CDR = 2'b01;
  parameter RX_XCLK_SEL = "RXDES";
  parameter [0:0] RX_XMODE_SEL = 1'b0;
  parameter integer SAS_MAX_COM = 64;
  parameter integer SAS_MIN_COM = 36;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter integer SATA_MAX_BURST = 8;
  parameter integer SATA_MAX_INIT = 21;
  parameter integer SATA_MAX_WAKE = 7;
  parameter integer SATA_MIN_BURST = 4;
  parameter integer SATA_MIN_INIT = 12;
  parameter integer SATA_MIN_WAKE = 4;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter SIM_MODE = "FAST";
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter [0:0] SIM_TX_EIDLE_DRIVE_LEVEL = 1'b0;
  parameter integer SIM_VERSION = 2;
  parameter [1:0] TAPDLY_SET_TX = 2'h0;
  parameter [3:0] TEMPERATURE_PAR = 4'b0010;
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [7:0] TST_RSV0 = 8'h00;
  parameter [7:0] TST_RSV1 = 8'h00;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h001F;
  parameter [15:0] TXDLY_LCFG = 16'h0030;
  parameter TXFIFO_ADDR_CFG = "LOW";
  parameter integer TXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter TXGEARBOX_EN = "FALSE";
  parameter integer TXOUT_DIV = 4;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [15:0] TXPHDLY_CFG0 = 16'h2020;
  parameter [15:0] TXPHDLY_CFG1 = 16'h0001;
  parameter [15:0] TXPH_CFG = 16'h0123;
  parameter [15:0] TXPH_CFG2 = 16'h0000;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter [1:0] TXPI_CFG0 = 2'b00;
  parameter [1:0] TXPI_CFG1 = 2'b00;
  parameter [1:0] TXPI_CFG2 = 2'b00;
  parameter [0:0] TXPI_CFG3 = 1'b0;
  parameter [0:0] TXPI_CFG4 = 1'b1;
  parameter [2:0] TXPI_CFG5 = 3'b000;
  parameter [0:0] TXPI_GRAY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter [0:0] TXPI_LPM = 1'b0;
  parameter TXPI_PPMCLK_SEL = "TXUSRCLK2";
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [15:0] TXPI_RSV0 = 16'h0000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter [0:0] TXPI_VREFSEL = 1'b0;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 8;
  parameter [0:0] TX_CLKMUX_EN = 1'b1;
  parameter [0:0] TX_CLKREG_PDB = 1'b0;
  parameter [2:0] TX_CLKREG_SET = 3'b000;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [5:0] TX_DCD_CFG = 6'b000010;
  parameter [0:0] TX_DCD_EN = 1'b0;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter [4:0] TX_DIVRESET_TIME = 5'b00001;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter integer TX_DRVMUX_CTRL = 2;
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter [0:0] TX_EML_PHI_TUNE = 1'b0;
  parameter [0:0] TX_FABINT_USRCLK_FLOP = 1'b0;
  parameter [0:0] TX_FIFO_BYP_EN = 1'b0;
  parameter [0:0] TX_IDLE_DATA_ZERO = 1'b0;
  parameter integer TX_INT_DATAWIDTH = 1;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [2:0] TX_MODE_SEL = 3'b000;
  parameter [15:0] TX_PHICAL_CFG0 = 16'h0000;
  parameter [15:0] TX_PHICAL_CFG1 = 16'h7E00;
  parameter [15:0] TX_PHICAL_CFG2 = 16'h0000;
  parameter integer TX_PI_BIASSET = 0;
  parameter [15:0] TX_PI_CFG0 = 16'h0000;
  parameter [15:0] TX_PI_CFG1 = 16'h0000;
  parameter [0:0] TX_PI_DIV2_MODE_B = 1'b0;
  parameter [0:0] TX_PI_SEL_QPLL0 = 1'b0;
  parameter [0:0] TX_PI_SEL_QPLL1 = 1'b0;
  parameter [0:0] TX_PMADATA_OPT = 1'b0;
  parameter [0:0] TX_PMA_POWER_SAVE = 1'b0;
  parameter integer TX_PREDRV_CTRL = 2;
  parameter TX_PROGCLK_SEL = "POSTPI";
  parameter real TX_PROGDIV_CFG = 0.0;
  parameter [15:0] TX_PROGDIV_RATE = 16'h0001;
  parameter [13:0] TX_RXDETECT_CFG = 14'h0032;
  parameter integer TX_RXDETECT_REF = 3;
  parameter [2:0] TX_SAMPLE_PERIOD = 3'b101;
  parameter [0:0] TX_SARC_LPBK_ENB = 1'b0;
  parameter TX_XCLK_SEL = "TXOUT";
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTPOWERGOOD;
   output GTREFCLKMONITOR;
   output GTYTXN;
   output GTYTXP;
   output PCIERATEGEN3;
   output PCIERATEIDLE;
   output PCIESYNCTXSYNCDONE;
   output PCIEUSERGEN3RDY;
   output PCIEUSERPHYSTATUSRST;
   output PCIEUSERRATESTART;
   output PHYSTATUS;
   output RESETEXCEPTION;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCDRPHDONE;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCKCALDONE;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXOSINTDONE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPHALIGNERR;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXPRBSLOCKED;
   output RXPRGDIVRESETDONE;
   output RXRATEDONE;
   output RXRECCLKOUT;
   output RXRESETDONE;
   output RXSLIDERDY;
   output RXSLIPDONE;
   output RXSLIPOUTCLKRDY;
   output RXSLIPPMARDY;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDCCDONE;
   output TXDLYSRESETDONE;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXPRGDIVRESETDONE;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [127:0] RXDATA;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [15:0] RXCTRL0;
   output [15:0] RXCTRL1;
   output [16:0] DMONITOROUT;
   output [1:0] PCIERATEQPLLPD;
   output [1:0] PCIERATEQPLLRESET;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXHEADERVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] BUFGTCE;
   output [2:0] BUFGTCEMASK;
   output [2:0] BUFGTRESET;
   output [2:0] BUFGTRSTMASK;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXSTATUS;
   output [4:0] RXCHBONDO;
   output [5:0] RXHEADER;
   output [6:0] RXMONITOROUT;
   output [7:0] PINRSRVDAS;
   output [7:0] RXCTRL2;
   output [7:0] RXCTRL3;
   output [7:0] RXDATAEXTENDRSVD;
   output [8:0] BUFGTDIV;
   input CDRSTEPDIR;
   input CDRSTEPSQ;
   input CDRSTEPSX;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input ELPCALDVORWREN;
   input ELPCALPAORWREN;
   input EVODDPHICALDONE;
   input EVODDPHICALSTART;
   input EVODDPHIDRDEN;
   input EVODDPHIDWREN;
   input EVODDPHIXRDEN;
   input EVODDPHIXWREN;
   input EYESCANMODE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input GTGREFCLK;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRESETSEL;
   input GTRXRESET;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input GTYRXN;
   input GTYRXP;
   input LPBKRXTXSEREN;
   input LPBKTXRXSEREN;
   input PCIEEQRXEQADAPTDONE;
   input PCIERSTIDLE;
   input PCIERSTTXSYNCSTART;
   input PCIEUSERRATEDONE;
   input QPLL0CLK;
   input QPLL0REFCLK;
   input QPLL1CLK;
   input QPLL1REFCLK;
   input RESETOVRD;
   input RSTCLKENTX;
   input RX8B10BEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCDRRESETRSV;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCKCALRESET;
   input RXCOMMADETEN;
   input RXDCCFORCESTART;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFETAP10HOLD;
   input RXDFETAP10OVRDEN;
   input RXDFETAP11HOLD;
   input RXDFETAP11OVRDEN;
   input RXDFETAP12HOLD;
   input RXDFETAP12OVRDEN;
   input RXDFETAP13HOLD;
   input RXDFETAP13OVRDEN;
   input RXDFETAP14HOLD;
   input RXDFETAP14OVRDEN;
   input RXDFETAP15HOLD;
   input RXDFETAP15OVRDEN;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFETAP6HOLD;
   input RXDFETAP6OVRDEN;
   input RXDFETAP7HOLD;
   input RXDFETAP7OVRDEN;
   input RXDFETAP8HOLD;
   input RXDFETAP8OVRDEN;
   input RXDFETAP9HOLD;
   input RXDFETAP9OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEVSEN;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXGEARBOXSLIP;
   input RXLATCLK;
   input RXLPMEN;
   input RXLPMGCHOLD;
   input RXLPMGCOVRDEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXLPMOSHOLD;
   input RXLPMOSOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSINTEN;
   input RXOSINTHOLD;
   input RXOSINTOVRDEN;
   input RXOSINTSTROBE;
   input RXOSINTTESTOVRDEN;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXPROGDIVRESET;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSLIPOUTCLK;
   input RXSLIPPMA;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SIGVALIDCLK;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDCCFORCESTART;
   input TXDCCRESET;
   input TXDEEMPH;
   input TXDETECTRX;
   input TXDIFFPD;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXELFORCESTART;
   input TXINHIBIT;
   input TXLATCLK;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPRBSFORCEERR;
   input TXPROGDIVRESET;
   input TXRATEMODE;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [127:0] TXDATA;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] LOOPRSVD;
   input [15:0] PCSRSVDIN;
   input [15:0] TXCTRL0;
   input [15:0] TXCTRL1;
   input [19:0] TSTIN;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXPLLCLKSEL;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXPD;
   input [1:0] TXPLLCLKSEL;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXRATE;
   input [2:0] TXBUFDIFFCTRL;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXRATE;
   input [3:0] RXOSINTCFG;
   input [3:0] RXPRBSSEL;
   input [3:0] TXPRBSSEL;
   input [4:0] PCSRSVDIN2;
   input [4:0] PMARSVDIN;
   input [4:0] RXCHBONDI;
   input [4:0] TXDIFFCTRL;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [5:0] TXHEADER;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCTRL2;
   input [7:0] TXDATAEXTENDRSVD;
   input [9:0] DRPADDR;
endmodule

///// component GTYE3_COMMON ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTYE3_COMMON (
  DRPDO,
  DRPRDY,
  PMARSVDOUT0,
  PMARSVDOUT1,
  QPLL0FBCLKLOST,
  QPLL0LOCK,
  QPLL0OUTCLK,
  QPLL0OUTREFCLK,
  QPLL0REFCLKLOST,
  QPLL1FBCLKLOST,
  QPLL1LOCK,
  QPLL1OUTCLK,
  QPLL1OUTREFCLK,
  QPLL1REFCLKLOST,
  QPLLDMONITOR0,
  QPLLDMONITOR1,
  REFCLKOUTMONITOR0,
  REFCLKOUTMONITOR1,
  RXRECCLK0_SEL,
  RXRECCLK1_SEL,
  SDM0FINALOUT,
  SDM0TESTDATA,
  SDM1FINALOUT,
  SDM1TESTDATA,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK0,
  GTGREFCLK1,
  GTNORTHREFCLK00,
  GTNORTHREFCLK01,
  GTNORTHREFCLK10,
  GTNORTHREFCLK11,
  GTREFCLK00,
  GTREFCLK01,
  GTREFCLK10,
  GTREFCLK11,
  GTSOUTHREFCLK00,
  GTSOUTHREFCLK01,
  GTSOUTHREFCLK10,
  GTSOUTHREFCLK11,
  PMARSVD0,
  PMARSVD1,
  QPLL0CLKRSVD0,
  QPLL0LOCKDETCLK,
  QPLL0LOCKEN,
  QPLL0PD,
  QPLL0REFCLKSEL,
  QPLL0RESET,
  QPLL1CLKRSVD0,
  QPLL1LOCKDETCLK,
  QPLL1LOCKEN,
  QPLL1PD,
  QPLL1REFCLKSEL,
  QPLL1RESET,
  QPLLRSVD1,
  QPLLRSVD2,
  QPLLRSVD3,
  QPLLRSVD4,
  RCALENB,
  SDM0DATA,
  SDM0RESET,
  SDM0WIDTH,
  SDM1DATA,
  SDM1RESET,
  SDM1WIDTH
);
  parameter [15:0] A_SDM1DATA1_0 = 16'b0000000000000000;
  parameter [8:0] A_SDM1DATA1_1 = 9'b000000000;
  parameter [15:0] BIAS_CFG0 = 16'h0000;
  parameter [15:0] BIAS_CFG1 = 16'h0000;
  parameter [15:0] BIAS_CFG2 = 16'h0000;
  parameter [15:0] BIAS_CFG3 = 16'h0000;
  parameter [15:0] BIAS_CFG4 = 16'h0000;
  parameter [9:0] BIAS_CFG_RSVD = 10'b0000000000;
  parameter [15:0] COMMON_CFG0 = 16'h0000;
  parameter [15:0] COMMON_CFG1 = 16'h0000;
  parameter [15:0] POR_CFG = 16'h0004;
  parameter [15:0] PPF0_CFG = 16'h0FFF;
  parameter [15:0] PPF1_CFG = 16'h0FFF;
  parameter QPLL0CLKOUT_RATE = "FULL";
  parameter [15:0] QPLL0_CFG0 = 16'h301C;
  parameter [15:0] QPLL0_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL0_CFG2 = 16'h0780;
  parameter [15:0] QPLL0_CFG2_G3 = 16'h0780;
  parameter [15:0] QPLL0_CFG3 = 16'h0120;
  parameter [15:0] QPLL0_CFG4 = 16'h0021;
  parameter [9:0] QPLL0_CP = 10'b0000011111;
  parameter [9:0] QPLL0_CP_G3 = 10'b0000011111;
  parameter integer QPLL0_FBDIV = 66;
  parameter integer QPLL0_FBDIV_G3 = 80;
  parameter [15:0] QPLL0_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL0_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL0_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL0_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL0_LPF = 10'b1011111111;
  parameter [9:0] QPLL0_LPF_G3 = 10'b1111111111;
  parameter integer QPLL0_REFCLK_DIV = 2;
  parameter [15:0] QPLL0_SDM_CFG0 = 16'h0000;
  parameter [15:0] QPLL0_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_SDM_CFG2 = 16'h0000;
  parameter QPLL1CLKOUT_RATE = "FULL";
  parameter [15:0] QPLL1_CFG0 = 16'h301C;
  parameter [15:0] QPLL1_CFG1 = 16'h0000;
  parameter [15:0] QPLL1_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL1_CFG2 = 16'h0780;
  parameter [15:0] QPLL1_CFG2_G3 = 16'h0780;
  parameter [15:0] QPLL1_CFG3 = 16'h0120;
  parameter [15:0] QPLL1_CFG4 = 16'h0021;
  parameter [9:0] QPLL1_CP = 10'b0000011111;
  parameter [9:0] QPLL1_CP_G3 = 10'b0000011111;
  parameter integer QPLL1_FBDIV = 66;
  parameter integer QPLL1_FBDIV_G3 = 80;
  parameter [15:0] QPLL1_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL1_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL1_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL1_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL1_LPF = 10'b1011111111;
  parameter [9:0] QPLL1_LPF_G3 = 10'b1111111111;
  parameter integer QPLL1_REFCLK_DIV = 2;
  parameter [15:0] QPLL1_SDM_CFG0 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG2 = 16'h0000;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [15:0] RSVD_ATTR2 = 16'h0000;
  parameter [15:0] RSVD_ATTR3 = 16'h0000;
  parameter [1:0] RXRECCLKOUT0_SEL = 2'b00;
  parameter [1:0] RXRECCLKOUT1_SEL = 2'b00;
  parameter [0:0] SARC_EN = 1'b1;
  parameter [0:0] SARC_SEL = 1'b0;
  parameter [15:0] SDM0INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM0INITSEED0_1 = 9'b000000000;
  parameter [15:0] SDM1INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM1INITSEED0_1 = 9'b000000000;
  parameter SIM_MODE = "FAST";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter integer SIM_VERSION = 2;
   output DRPRDY;
   output QPLL0FBCLKLOST;
   output QPLL0LOCK;
   output QPLL0OUTCLK;
   output QPLL0OUTREFCLK;
   output QPLL0REFCLKLOST;
   output QPLL1FBCLKLOST;
   output QPLL1LOCK;
   output QPLL1OUTCLK;
   output QPLL1OUTREFCLK;
   output QPLL1REFCLKLOST;
   output REFCLKOUTMONITOR0;
   output REFCLKOUTMONITOR1;
   output [14:0] SDM0TESTDATA;
   output [14:0] SDM1TESTDATA;
   output [15:0] DRPDO;
   output [1:0] RXRECCLK0_SEL;
   output [1:0] RXRECCLK1_SEL;
   output [3:0] SDM0FINALOUT;
   output [3:0] SDM1FINALOUT;
   output [7:0] PMARSVDOUT0;
   output [7:0] PMARSVDOUT1;
   output [7:0] QPLLDMONITOR0;
   output [7:0] QPLLDMONITOR1;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK0;
   input GTGREFCLK1;
   input GTNORTHREFCLK00;
   input GTNORTHREFCLK01;
   input GTNORTHREFCLK10;
   input GTNORTHREFCLK11;
   input GTREFCLK00;
   input GTREFCLK01;
   input GTREFCLK10;
   input GTREFCLK11;
   input GTSOUTHREFCLK00;
   input GTSOUTHREFCLK01;
   input GTSOUTHREFCLK10;
   input GTSOUTHREFCLK11;
   input QPLL0CLKRSVD0;
   input QPLL0LOCKDETCLK;
   input QPLL0LOCKEN;
   input QPLL0PD;
   input QPLL0RESET;
   input QPLL1CLKRSVD0;
   input QPLL1LOCKDETCLK;
   input QPLL1LOCKEN;
   input QPLL1PD;
   input QPLL1RESET;
   input RCALENB;
   input SDM0RESET;
   input SDM1RESET;
   input [15:0] DRPDI;
   input [1:0] SDM0WIDTH;
   input [1:0] SDM1WIDTH;
   input [24:0] SDM0DATA;
   input [24:0] SDM1DATA;
   input [2:0] QPLL0REFCLKSEL;
   input [2:0] QPLL1REFCLKSEL;
   input [4:0] BGRCALOVRD;
   input [4:0] QPLLRSVD2;
   input [4:0] QPLLRSVD3;
   input [7:0] PMARSVD0;
   input [7:0] PMARSVD1;
   input [7:0] QPLLRSVD1;
   input [7:0] QPLLRSVD4;
   input [9:0] DRPADDR;
endmodule

///// component GTYE4_CHANNEL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTYE4_CHANNEL (
  BUFGTCE,
  BUFGTCEMASK,
  BUFGTDIV,
  BUFGTRESET,
  BUFGTRSTMASK,
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  DMONITOROUT,
  DMONITOROUTCLK,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTPOWERGOOD,
  GTREFCLKMONITOR,
  GTYTXN,
  GTYTXP,
  PCIERATEGEN3,
  PCIERATEIDLE,
  PCIERATEQPLLPD,
  PCIERATEQPLLRESET,
  PCIESYNCTXSYNCDONE,
  PCIEUSERGEN3RDY,
  PCIEUSERPHYSTATUSRST,
  PCIEUSERRATESTART,
  PCSRSVDOUT,
  PHYSTATUS,
  PINRSRVDAS,
  POWERPRESENT,
  RESETEXCEPTION,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCDRPHDONE,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHBONDO,
  RXCKCALDONE,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXCTRL0,
  RXCTRL1,
  RXCTRL2,
  RXCTRL3,
  RXDATA,
  RXDATAEXTENDRSVD,
  RXDATAVALID,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXLFPSTRESETDET,
  RXLFPSU2LPEXITDET,
  RXLFPSU3WAKEDET,
  RXMONITOROUT,
  RXOSINTDONE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHALIGNERR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXPRBSLOCKED,
  RXPRGDIVRESETDONE,
  RXRATEDONE,
  RXRECCLKOUT,
  RXRESETDONE,
  RXSLIDERDY,
  RXSLIPDONE,
  RXSLIPOUTCLKRDY,
  RXSLIPPMARDY,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDCCDONE,
  TXDLYSRESETDONE,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXPRGDIVRESETDONE,
  TXRATEDONE,
  TXRESETDONE,
  TXSYNCDONE,
  TXSYNCOUT,
  CDRSTEPDIR,
  CDRSTEPSQ,
  CDRSTEPSX,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  CPLLFREQLOCK,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPRST,
  DRPWE,
  EYESCANRESET,
  EYESCANTRIGGER,
  FREQOS,
  GTGREFCLK,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRSVD,
  GTRXRESET,
  GTRXRESETSEL,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  GTTXRESETSEL,
  GTYRXN,
  GTYRXP,
  INCPCTRL,
  LOOPBACK,
  PCIEEQRXEQADAPTDONE,
  PCIERSTIDLE,
  PCIERSTTXSYNCSTART,
  PCIEUSERRATEDONE,
  PCSRSVDIN,
  QPLL0CLK,
  QPLL0FREQLOCK,
  QPLL0REFCLK,
  QPLL1CLK,
  QPLL1FREQLOCK,
  QPLL1REFCLK,
  RESETOVRD,
  RX8B10BEN,
  RXAFECFOKEN,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCKCALRESET,
  RXCKCALSTART,
  RXCOMMADETEN,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFECFOKFCNUM,
  RXDFECFOKFEN,
  RXDFECFOKFPULSE,
  RXDFECFOKHOLD,
  RXDFECFOKOVREN,
  RXDFEKHHOLD,
  RXDFEKHOVRDEN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFETAP10HOLD,
  RXDFETAP10OVRDEN,
  RXDFETAP11HOLD,
  RXDFETAP11OVRDEN,
  RXDFETAP12HOLD,
  RXDFETAP12OVRDEN,
  RXDFETAP13HOLD,
  RXDFETAP13OVRDEN,
  RXDFETAP14HOLD,
  RXDFETAP14OVRDEN,
  RXDFETAP15HOLD,
  RXDFETAP15OVRDEN,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFETAP6HOLD,
  RXDFETAP6OVRDEN,
  RXDFETAP7HOLD,
  RXDFETAP7OVRDEN,
  RXDFETAP8HOLD,
  RXDFETAP8OVRDEN,
  RXDFETAP9HOLD,
  RXDFETAP9OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXELECIDLEMODE,
  RXEQTRAINING,
  RXGEARBOXSLIP,
  RXLATCLK,
  RXLPMEN,
  RXLPMGCHOLD,
  RXLPMGCOVRDEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXLPMOSHOLD,
  RXLPMOSOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPLLCLKSEL,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXPROGDIVRESET,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSLIPOUTCLK,
  RXSLIPPMA,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXTERMINATION,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SIGVALIDCLK,
  TSTIN,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXCTRL0,
  TXCTRL1,
  TXCTRL2,
  TXDATA,
  TXDATAEXTENDRSVD,
  TXDCCFORCESTART,
  TXDCCRESET,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXLATCLK,
  TXLFPSTRESET,
  TXLFPSU2LPEXIT,
  TXLFPSU3WAKE,
  TXMAINCURSOR,
  TXMARGIN,
  TXMUXDCDEXHOLD,
  TXMUXDCDORWREN,
  TXONESZEROS,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPLLCLKSEL,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPROGDIVRESET,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [15:0] ADAPT_CFG0 = 16'h9200;
  parameter [15:0] ADAPT_CFG1 = 16'h801C;
  parameter [15:0] ADAPT_CFG2 = 16'h0000;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [0:0] A_RXOSCALRESET = 1'b0;
  parameter [0:0] A_RXPROGDIVRESET = 1'b0;
  parameter [0:0] A_RXTERMINATION = 1'b1;
  parameter [4:0] A_TXDIFFCTRL = 5'b01100;
  parameter [0:0] A_TXPROGDIVRESET = 1'b0;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [0:0] CDR_SWAP_MODE_EN = 1'b0;
  parameter [0:0] CFOK_PWRSVE_EN = 1'b1;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 2;
  parameter [15:0] CH_HSPMUX = 16'h2424;
  parameter [15:0] CKCAL1_CFG_0 = 16'b1100000011000000;
  parameter [15:0] CKCAL1_CFG_1 = 16'b0101000011000000;
  parameter [15:0] CKCAL1_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_0 = 16'b1100000011000000;
  parameter [15:0] CKCAL2_CFG_1 = 16'b1000000011000000;
  parameter [15:0] CKCAL2_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_4 = 16'b0000000000000000;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 2;
  parameter [15:0] CPLL_CFG0 = 16'h01FA;
  parameter [15:0] CPLL_CFG1 = 16'h24A9;
  parameter [15:0] CPLL_CFG2 = 16'h6807;
  parameter [15:0] CPLL_CFG3 = 16'h0000;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 4;
  parameter [15:0] CPLL_INIT_CFG0 = 16'h001E;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter [2:0] CTLE3_OCAP_EXT_CTRL = 3'b000;
  parameter [0:0] CTLE3_OCAP_EXT_EN = 1'b0;
  parameter [1:0] DDI_CTRL = 2'b00;
  parameter integer DDI_REALIGN_WAIT = 15;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [0:0] DELAY_ELEC = 1'b0;
  parameter [9:0] DMONITOR_CFG0 = 10'h000;
  parameter [7:0] DMONITOR_CFG1 = 8'h00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h800;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [15:0] ES_QUALIFIER0 = 16'h0000;
  parameter [15:0] ES_QUALIFIER1 = 16'h0000;
  parameter [15:0] ES_QUALIFIER2 = 16'h0000;
  parameter [15:0] ES_QUALIFIER3 = 16'h0000;
  parameter [15:0] ES_QUALIFIER4 = 16'h0000;
  parameter [15:0] ES_QUALIFIER5 = 16'h0000;
  parameter [15:0] ES_QUALIFIER6 = 16'h0000;
  parameter [15:0] ES_QUALIFIER7 = 16'h0000;
  parameter [15:0] ES_QUALIFIER8 = 16'h0000;
  parameter [15:0] ES_QUALIFIER9 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK0 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK1 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK2 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK3 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK4 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK5 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK6 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK7 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK8 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK9 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK0 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK1 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK2 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK3 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK4 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK5 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK6 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK7 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK8 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK9 = 16'h0000;
  parameter integer EYESCAN_VP_RANGE = 0;
  parameter [0:0] EYE_SCAN_SWAP_EN = 1'b0;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [4:0] GEARBOX_MODE = 5'b00000;
  parameter [0:0] ISCAN_CK_PH_SEL2 = 1'b0;
  parameter [0:0] LOCAL_MASTER = 1'b0;
  parameter integer LPBK_BIAS_CTRL = 4;
  parameter [0:0] LPBK_EN_RCAL_B = 1'b0;
  parameter [3:0] LPBK_EXT_RCAL = 4'b0000;
  parameter integer LPBK_IND_CTRL0 = 5;
  parameter integer LPBK_IND_CTRL1 = 5;
  parameter integer LPBK_IND_CTRL2 = 5;
  parameter integer LPBK_RG_CTRL = 2;
  parameter [1:0] OOBDIVCTL = 2'b00;
  parameter [0:0] OOB_PWRUP = 1'b0;
  parameter PCI3_AUTO_REALIGN = "FRST_SMPL";
  parameter [0:0] PCI3_PIPE_RX_ELECIDLE = 1'b1;
  parameter [1:0] PCI3_RX_ASYNC_EBUF_BYPASS = 2'b00;
  parameter [0:0] PCI3_RX_ELECIDLE_EI2_ENABLE = 1'b0;
  parameter [5:0] PCI3_RX_ELECIDLE_H2L_COUNT = 6'b000000;
  parameter [2:0] PCI3_RX_ELECIDLE_H2L_DISABLE = 3'b000;
  parameter [5:0] PCI3_RX_ELECIDLE_HI_COUNT = 6'b000000;
  parameter [0:0] PCI3_RX_ELECIDLE_LP4_DISABLE = 1'b0;
  parameter [0:0] PCI3_RX_FIFO_DISABLE = 1'b0;
  parameter [4:0] PCIE3_CLK_COR_EMPTY_THRSH = 5'b00000;
  parameter [5:0] PCIE3_CLK_COR_FULL_THRSH = 6'b010000;
  parameter [4:0] PCIE3_CLK_COR_MAX_LAT = 5'b01000;
  parameter [4:0] PCIE3_CLK_COR_MIN_LAT = 5'b00100;
  parameter [5:0] PCIE3_CLK_COR_THRSH_TIMER = 6'b001000;
  parameter PCIE_64B_DYN_CLKSW_DIS = "FALSE";
  parameter [15:0] PCIE_BUFG_DIV_CTRL = 16'h0000;
  parameter PCIE_GEN4_64BIT_INT_EN = "FALSE";
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN12 = 2'h0;
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN3 = 2'h0;
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN4 = 2'h0;
  parameter [15:0] PCIE_RXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_RXPMA_CFG = 16'h0000;
  parameter [15:0] PCIE_TXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_TXPMA_CFG = 16'h0000;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [15:0] PCS_RSVD0 = 16'h0000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter integer PREIQ_FREQ_BST = 0;
  parameter [0:0] RATE_SW_USE_DRP = 1'b0;
  parameter [0:0] RCLK_SIPO_DLY_ENB = 1'b0;
  parameter [0:0] RCLK_SIPO_INV_EN = 1'b0;
  parameter [2:0] RTX_BUF_CML_CTRL = 3'b010;
  parameter [1:0] RTX_BUF_TERM_CTRL = 2'b00;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 0;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b10000;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [15:0] RXCDR_CFG0 = 16'h0003;
  parameter [15:0] RXCDR_CFG0_GEN3 = 16'h0003;
  parameter [15:0] RXCDR_CFG1 = 16'h0000;
  parameter [15:0] RXCDR_CFG1_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG2 = 16'h0164;
  parameter [9:0] RXCDR_CFG2_GEN2 = 10'h164;
  parameter [15:0] RXCDR_CFG2_GEN3 = 16'h0034;
  parameter [15:0] RXCDR_CFG2_GEN4 = 16'h0034;
  parameter [15:0] RXCDR_CFG3 = 16'h0024;
  parameter [5:0] RXCDR_CFG3_GEN2 = 6'h24;
  parameter [15:0] RXCDR_CFG3_GEN3 = 16'h0024;
  parameter [15:0] RXCDR_CFG3_GEN4 = 16'h0024;
  parameter [15:0] RXCDR_CFG4 = 16'h5CF6;
  parameter [15:0] RXCDR_CFG4_GEN3 = 16'h5CF6;
  parameter [15:0] RXCDR_CFG5 = 16'hB46B;
  parameter [15:0] RXCDR_CFG5_GEN3 = 16'h146B;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [15:0] RXCDR_LOCK_CFG0 = 16'h0040;
  parameter [15:0] RXCDR_LOCK_CFG1 = 16'h8000;
  parameter [15:0] RXCDR_LOCK_CFG2 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG3 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG4 = 16'h0000;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [15:0] RXCFOK_CFG0 = 16'h0000;
  parameter [15:0] RXCFOK_CFG1 = 16'h0002;
  parameter [15:0] RXCFOK_CFG2 = 16'h002D;
  parameter [15:0] RXCKCAL1_IQ_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL1_I_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL1_Q_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_DX_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_D_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_S_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_X_LOOP_RST_CFG = 16'h0000;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDFELPM_KL_CFG0 = 16'h0000;
  parameter [15:0] RXDFELPM_KL_CFG1 = 16'h0022;
  parameter [15:0] RXDFELPM_KL_CFG2 = 16'h0100;
  parameter [15:0] RXDFE_CFG0 = 16'h4000;
  parameter [15:0] RXDFE_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H3_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H3_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H4_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H4_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_H5_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H5_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H6_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H6_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H7_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H7_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H8_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H8_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H9_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H9_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HA_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HA_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HB_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HB_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HC_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HD_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HD_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HE_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HE_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HF_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HF_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_KH_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG3 = 16'h2000;
  parameter [15:0] RXDFE_OS_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_OS_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_UT_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_UT_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_UT_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_VP_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_VP_CFG1 = 16'h0022;
  parameter [15:0] RXDLY_CFG = 16'h0010;
  parameter [15:0] RXDLY_LCFG = 16'h0030;
  parameter RXELECIDLE_CFG = "SIGCFG_4";
  parameter integer RXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [15:0] RXLPM_CFG = 16'h0000;
  parameter [15:0] RXLPM_GC_CFG = 16'h1000;
  parameter [15:0] RXLPM_KH_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_KH_CFG1 = 16'h0002;
  parameter [15:0] RXLPM_OS_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_OS_CFG1 = 16'h0000;
  parameter [8:0] RXOOB_CFG = 9'b000110000;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter integer RXOUT_DIV = 4;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [15:0] RXPHBEACON_CFG = 16'h0000;
  parameter [15:0] RXPHDLY_CFG = 16'h2020;
  parameter [15:0] RXPHSAMP_CFG = 16'h2100;
  parameter [15:0] RXPHSLIP_CFG = 16'h9933;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [15:0] RXPI_CFG0 = 16'h0102;
  parameter [15:0] RXPI_CFG1 = 16'b0000000001010100;
  parameter RXPMACLK_SEL = "DATA";
  parameter [4:0] RXPMARESET_TIME = 5'b00001;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXPRBS_LINKACQ_CNT = 15;
  parameter [0:0] RXREFCLKDIV2_SEL = 1'b0;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [0:0] RX_AFE_CM_EN = 1'b0;
  parameter [15:0] RX_BIAS_CFG0 = 16'h12B0;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter [0:0] RX_CAPFF_SARC_ENB = 1'b0;
  parameter integer RX_CLK25_DIV = 8;
  parameter [0:0] RX_CLKMUX_EN = 1'b1;
  parameter [4:0] RX_CLK_SLIP_OVRD = 5'b00000;
  parameter [3:0] RX_CM_BUF_CFG = 4'b1010;
  parameter [0:0] RX_CM_BUF_PD = 1'b0;
  parameter integer RX_CM_SEL = 2;
  parameter integer RX_CM_TRIM = 12;
  parameter [0:0] RX_CTLE_PWR_SAVING = 1'b0;
  parameter [3:0] RX_CTLE_RES_CTRL = 4'b0000;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [2:0] RX_DEGEN_CTRL = 3'b100;
  parameter integer RX_DFELPM_CFG0 = 10;
  parameter [0:0] RX_DFELPM_CFG1 = 1'b1;
  parameter [0:0] RX_DFELPM_KLKH_AGC_STUP_EN = 1'b1;
  parameter integer RX_DFE_AGC_CFG1 = 4;
  parameter integer RX_DFE_KL_LPM_KH_CFG0 = 1;
  parameter integer RX_DFE_KL_LPM_KH_CFG1 = 2;
  parameter [1:0] RX_DFE_KL_LPM_KL_CFG0 = 2'b01;
  parameter integer RX_DFE_KL_LPM_KL_CFG1 = 4;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter [4:0] RX_DIVRESET_TIME = 5'b00001;
  parameter [0:0] RX_EN_CTLE_RCAL_B = 1'b0;
  parameter integer RX_EN_SUM_RCAL_B = 0;
  parameter [6:0] RX_EYESCAN_VS_CODE = 7'b0000000;
  parameter [0:0] RX_EYESCAN_VS_NEG_DIR = 1'b0;
  parameter [1:0] RX_EYESCAN_VS_RANGE = 2'b10;
  parameter [0:0] RX_EYESCAN_VS_UT_SIGN = 1'b0;
  parameter [0:0] RX_FABINT_USRCLK_FLOP = 1'b0;
  parameter [0:0] RX_I2V_FILTER_EN = 1'b1;
  parameter integer RX_INT_DATAWIDTH = 1;
  parameter [0:0] RX_PMA_POWER_SAVE = 1'b0;
  parameter [15:0] RX_PMA_RSV0 = 16'h002F;
  parameter real RX_PROGDIV_CFG = 0.0;
  parameter [15:0] RX_PROGDIV_RATE = 16'h0001;
  parameter [3:0] RX_RESLOAD_CTRL = 4'b0000;
  parameter [0:0] RX_RESLOAD_OVRD = 1'b0;
  parameter [2:0] RX_SAMPLE_PERIOD = 3'b101;
  parameter integer RX_SIG_VALID_DLY = 11;
  parameter integer RX_SUM_DEGEN_AVTT_OVERITE = 0;
  parameter [0:0] RX_SUM_DFETAPREP_EN = 1'b0;
  parameter [3:0] RX_SUM_IREF_TUNE = 4'b0000;
  parameter integer RX_SUM_PWR_SAVING = 0;
  parameter [3:0] RX_SUM_RES_CTRL = 4'b0000;
  parameter [3:0] RX_SUM_VCMTUNE = 4'b0011;
  parameter [0:0] RX_SUM_VCM_BIAS_TUNE_EN = 1'b1;
  parameter [0:0] RX_SUM_VCM_OVWR = 1'b0;
  parameter [2:0] RX_SUM_VREF_TUNE = 3'b100;
  parameter [1:0] RX_TUNE_AFE_OS = 2'b00;
  parameter [2:0] RX_VREG_CTRL = 3'b010;
  parameter [0:0] RX_VREG_PDB = 1'b1;
  parameter [1:0] RX_WIDEMODE_CDR = 2'b01;
  parameter [1:0] RX_WIDEMODE_CDR_GEN3 = 2'b01;
  parameter [1:0] RX_WIDEMODE_CDR_GEN4 = 2'b01;
  parameter RX_XCLK_SEL = "RXDES";
  parameter [0:0] RX_XMODE_SEL = 1'b0;
  parameter [0:0] SAMPLE_CLK_PHASE = 1'b0;
  parameter [0:0] SAS_12G_MODE = 1'b0;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter SIM_MODE = "FAST";
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_TX_EIDLE_DRIVE_LEVEL = "Z";
  parameter [0:0] SRSTMODE = 1'b0;
  parameter [1:0] TAPDLY_SET_TX = 2'h0;
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [7:0] TST_RSV0 = 8'h00;
  parameter [7:0] TST_RSV1 = 8'h00;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h0010;
  parameter [15:0] TXDLY_LCFG = 16'h0030;
  parameter integer TXDRV_FREQBAND = 0;
  parameter [15:0] TXFE_CFG0 = 16'b0000000000000000;
  parameter [15:0] TXFE_CFG1 = 16'b0000000000000000;
  parameter [15:0] TXFE_CFG2 = 16'b0000000000000000;
  parameter [15:0] TXFE_CFG3 = 16'b0000000000000000;
  parameter TXFIFO_ADDR_CFG = "LOW";
  parameter integer TXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter TXGEARBOX_EN = "FALSE";
  parameter integer TXOUT_DIV = 4;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [15:0] TXPHDLY_CFG0 = 16'h6020;
  parameter [15:0] TXPHDLY_CFG1 = 16'h0002;
  parameter [15:0] TXPH_CFG = 16'h0123;
  parameter [15:0] TXPH_CFG2 = 16'h0000;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter [15:0] TXPI_CFG0 = 16'b0000000100000000;
  parameter [15:0] TXPI_CFG1 = 16'b0000000000000000;
  parameter [0:0] TXPI_GRAY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter [0:0] TXPI_PPM = 1'b0;
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXREFCLKDIV2_SEL = 1'b0;
  parameter integer TXSWBST_BST = 1;
  parameter integer TXSWBST_EN = 0;
  parameter integer TXSWBST_MAG = 6;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 8;
  parameter [0:0] TX_CLKMUX_EN = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [15:0] TX_DCC_LOOP_RST_CFG = 16'h0000;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter [5:0] TX_DEEMPH2 = 6'b000000;
  parameter [5:0] TX_DEEMPH3 = 6'b000000;
  parameter [4:0] TX_DIVRESET_TIME = 5'b00001;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter [0:0] TX_FABINT_USRCLK_FLOP = 1'b0;
  parameter [0:0] TX_FIFO_BYP_EN = 1'b0;
  parameter [0:0] TX_IDLE_DATA_ZERO = 1'b0;
  parameter integer TX_INT_DATAWIDTH = 1;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [15:0] TX_PHICAL_CFG0 = 16'h0000;
  parameter [15:0] TX_PHICAL_CFG1 = 16'h003F;
  parameter integer TX_PI_BIASSET = 0;
  parameter [0:0] TX_PMADATA_OPT = 1'b0;
  parameter [0:0] TX_PMA_POWER_SAVE = 1'b0;
  parameter [15:0] TX_PMA_RSV0 = 16'h0000;
  parameter [15:0] TX_PMA_RSV1 = 16'h0000;
  parameter TX_PROGCLK_SEL = "POSTPI";
  parameter real TX_PROGDIV_CFG = 0.0;
  parameter [15:0] TX_PROGDIV_RATE = 16'h0001;
  parameter [13:0] TX_RXDETECT_CFG = 14'h0032;
  parameter integer TX_RXDETECT_REF = 3;
  parameter [2:0] TX_SAMPLE_PERIOD = 3'b101;
  parameter [1:0] TX_SW_MEAS = 2'b00;
  parameter [2:0] TX_VREG_CTRL = 3'b000;
  parameter [0:0] TX_VREG_PDB = 1'b0;
  parameter [1:0] TX_VREG_VREFSEL = 2'b00;
  parameter TX_XCLK_SEL = "TXOUT";
  parameter [0:0] USB_BOTH_BURST_IDLE = 1'b0;
  parameter [6:0] USB_BURSTMAX_U3WAKE = 7'b1111111;
  parameter [6:0] USB_BURSTMIN_U3WAKE = 7'b1100011;
  parameter [0:0] USB_CLK_COR_EQ_EN = 1'b0;
  parameter [0:0] USB_EXT_CNTL = 1'b1;
  parameter [9:0] USB_IDLEMAX_POLLING = 10'b1010111011;
  parameter [9:0] USB_IDLEMIN_POLLING = 10'b0100101011;
  parameter [8:0] USB_LFPSPING_BURST = 9'b000000101;
  parameter [8:0] USB_LFPSPOLLING_BURST = 9'b000110001;
  parameter [8:0] USB_LFPSPOLLING_IDLE_MS = 9'b000000100;
  parameter [8:0] USB_LFPSU1EXIT_BURST = 9'b000011101;
  parameter [8:0] USB_LFPSU2LPEXIT_BURST_MS = 9'b001100011;
  parameter [8:0] USB_LFPSU3WAKE_BURST_MS = 9'b111110011;
  parameter [3:0] USB_LFPS_TPERIOD = 4'b0011;
  parameter [0:0] USB_LFPS_TPERIOD_ACCURATE = 1'b1;
  parameter [0:0] USB_MODE = 1'b0;
  parameter [0:0] USB_PCIE_ERR_REP_DIS = 1'b0;
  parameter integer USB_PING_SATA_MAX_INIT = 21;
  parameter integer USB_PING_SATA_MIN_INIT = 12;
  parameter integer USB_POLL_SATA_MAX_BURST = 8;
  parameter integer USB_POLL_SATA_MIN_BURST = 4;
  parameter [0:0] USB_RAW_ELEC = 1'b0;
  parameter [0:0] USB_RXIDLE_P0_CTRL = 1'b1;
  parameter [0:0] USB_TXIDLE_TUNE_ENABLE = 1'b1;
  parameter integer USB_U1_SATA_MAX_WAKE = 7;
  parameter integer USB_U1_SATA_MIN_WAKE = 4;
  parameter integer USB_U2_SAS_MAX_COM = 64;
  parameter integer USB_U2_SAS_MIN_COM = 36;
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
  parameter [0:0] Y_ALL_MODE = 1'b0;
   output BUFGTCE;
   output BUFGTRESET;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output DMONITOROUTCLK;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTPOWERGOOD;
   output GTREFCLKMONITOR;
   output GTYTXN;
   output GTYTXP;
   output PCIERATEGEN3;
   output PCIERATEIDLE;
   output PCIESYNCTXSYNCDONE;
   output PCIEUSERGEN3RDY;
   output PCIEUSERPHYSTATUSRST;
   output PCIEUSERRATESTART;
   output PHYSTATUS;
   output POWERPRESENT;
   output RESETEXCEPTION;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCDRPHDONE;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCKCALDONE;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXLFPSTRESETDET;
   output RXLFPSU2LPEXITDET;
   output RXLFPSU3WAKEDET;
   output RXOSINTDONE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPHALIGNERR;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXPRBSLOCKED;
   output RXPRGDIVRESETDONE;
   output RXRATEDONE;
   output RXRECCLKOUT;
   output RXRESETDONE;
   output RXSLIDERDY;
   output RXSLIPDONE;
   output RXSLIPOUTCLKRDY;
   output RXSLIPPMARDY;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDCCDONE;
   output TXDLYSRESETDONE;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXPRGDIVRESETDONE;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [127:0] RXDATA;
   output [15:0] DMONITOROUT;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [15:0] PINRSRVDAS;
   output [15:0] RXCTRL0;
   output [15:0] RXCTRL1;
   output [1:0] PCIERATEQPLLPD;
   output [1:0] PCIERATEQPLLRESET;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXHEADERVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] BUFGTCEMASK;
   output [2:0] BUFGTRSTMASK;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXSTATUS;
   output [4:0] RXCHBONDO;
   output [5:0] RXHEADER;
   output [7:0] RXCTRL2;
   output [7:0] RXCTRL3;
   output [7:0] RXDATAEXTENDRSVD;
   output [7:0] RXMONITOROUT;
   output [8:0] BUFGTDIV;
   input CDRSTEPDIR;
   input CDRSTEPSQ;
   input CDRSTEPSX;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input CPLLFREQLOCK;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPRST;
   input DRPWE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input FREQOS;
   input GTGREFCLK;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRXRESET;
   input GTRXRESETSEL;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input GTTXRESETSEL;
   input GTYRXN;
   input GTYRXP;
   input INCPCTRL;
   input PCIEEQRXEQADAPTDONE;
   input PCIERSTIDLE;
   input PCIERSTTXSYNCSTART;
   input PCIEUSERRATEDONE;
   input QPLL0CLK;
   input QPLL0FREQLOCK;
   input QPLL0REFCLK;
   input QPLL1CLK;
   input QPLL1FREQLOCK;
   input QPLL1REFCLK;
   input RESETOVRD;
   input RX8B10BEN;
   input RXAFECFOKEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCKCALRESET;
   input RXCOMMADETEN;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFECFOKFEN;
   input RXDFECFOKFPULSE;
   input RXDFECFOKHOLD;
   input RXDFECFOKOVREN;
   input RXDFEKHHOLD;
   input RXDFEKHOVRDEN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFETAP10HOLD;
   input RXDFETAP10OVRDEN;
   input RXDFETAP11HOLD;
   input RXDFETAP11OVRDEN;
   input RXDFETAP12HOLD;
   input RXDFETAP12OVRDEN;
   input RXDFETAP13HOLD;
   input RXDFETAP13OVRDEN;
   input RXDFETAP14HOLD;
   input RXDFETAP14OVRDEN;
   input RXDFETAP15HOLD;
   input RXDFETAP15OVRDEN;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFETAP6HOLD;
   input RXDFETAP6OVRDEN;
   input RXDFETAP7HOLD;
   input RXDFETAP7OVRDEN;
   input RXDFETAP8HOLD;
   input RXDFETAP8OVRDEN;
   input RXDFETAP9HOLD;
   input RXDFETAP9OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXEQTRAINING;
   input RXGEARBOXSLIP;
   input RXLATCLK;
   input RXLPMEN;
   input RXLPMGCHOLD;
   input RXLPMGCOVRDEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXLPMOSHOLD;
   input RXLPMOSOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXPROGDIVRESET;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSLIPOUTCLK;
   input RXSLIPPMA;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXTERMINATION;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SIGVALIDCLK;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDCCFORCESTART;
   input TXDCCRESET;
   input TXDETECTRX;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXLATCLK;
   input TXLFPSTRESET;
   input TXLFPSU2LPEXIT;
   input TXLFPSU3WAKE;
   input TXMUXDCDEXHOLD;
   input TXMUXDCDORWREN;
   input TXONESZEROS;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPRBSFORCEERR;
   input TXPROGDIVRESET;
   input TXRATEMODE;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [127:0] TXDATA;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [15:0] TXCTRL0;
   input [15:0] TXCTRL1;
   input [19:0] TSTIN;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXPLLCLKSEL;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXDEEMPH;
   input [1:0] TXPD;
   input [1:0] TXPLLCLKSEL;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXRATE;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXRATE;
   input [3:0] RXDFECFOKFCNUM;
   input [3:0] RXPRBSSEL;
   input [3:0] TXPRBSSEL;
   input [4:0] RXCHBONDI;
   input [4:0] TXDIFFCTRL;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [5:0] TXHEADER;
   input [6:0] RXCKCALSTART;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCTRL2;
   input [7:0] TXDATAEXTENDRSVD;
   input [9:0] DRPADDR;
endmodule

///// component GTYE4_COMMON ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTYE4_COMMON (
  DRPDO,
  DRPRDY,
  PMARSVDOUT0,
  PMARSVDOUT1,
  QPLL0FBCLKLOST,
  QPLL0LOCK,
  QPLL0OUTCLK,
  QPLL0OUTREFCLK,
  QPLL0REFCLKLOST,
  QPLL1FBCLKLOST,
  QPLL1LOCK,
  QPLL1OUTCLK,
  QPLL1OUTREFCLK,
  QPLL1REFCLKLOST,
  QPLLDMONITOR0,
  QPLLDMONITOR1,
  REFCLKOUTMONITOR0,
  REFCLKOUTMONITOR1,
  RXRECCLK0SEL,
  RXRECCLK1SEL,
  SDM0FINALOUT,
  SDM0TESTDATA,
  SDM1FINALOUT,
  SDM1TESTDATA,
  UBDADDR,
  UBDEN,
  UBDI,
  UBDWE,
  UBMDMTDO,
  UBRSVDOUT,
  UBTXUART,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK0,
  GTGREFCLK1,
  GTNORTHREFCLK00,
  GTNORTHREFCLK01,
  GTNORTHREFCLK10,
  GTNORTHREFCLK11,
  GTREFCLK00,
  GTREFCLK01,
  GTREFCLK10,
  GTREFCLK11,
  GTSOUTHREFCLK00,
  GTSOUTHREFCLK01,
  GTSOUTHREFCLK10,
  GTSOUTHREFCLK11,
  PCIERATEQPLL0,
  PCIERATEQPLL1,
  PMARSVD0,
  PMARSVD1,
  QPLL0CLKRSVD0,
  QPLL0CLKRSVD1,
  QPLL0FBDIV,
  QPLL0LOCKDETCLK,
  QPLL0LOCKEN,
  QPLL0PD,
  QPLL0REFCLKSEL,
  QPLL0RESET,
  QPLL1CLKRSVD0,
  QPLL1CLKRSVD1,
  QPLL1FBDIV,
  QPLL1LOCKDETCLK,
  QPLL1LOCKEN,
  QPLL1PD,
  QPLL1REFCLKSEL,
  QPLL1RESET,
  QPLLRSVD1,
  QPLLRSVD2,
  QPLLRSVD3,
  QPLLRSVD4,
  RCALENB,
  SDM0DATA,
  SDM0RESET,
  SDM0TOGGLE,
  SDM0WIDTH,
  SDM1DATA,
  SDM1RESET,
  SDM1TOGGLE,
  SDM1WIDTH,
  UBCFGSTREAMEN,
  UBDO,
  UBDRDY,
  UBENABLE,
  UBGPI,
  UBINTR,
  UBIOLMBRST,
  UBMBRST,
  UBMDMCAPTURE,
  UBMDMDBGRST,
  UBMDMDBGUPDATE,
  UBMDMREGEN,
  UBMDMSHIFT,
  UBMDMSYSRST,
  UBMDMTCK,
  UBMDMTDI
);
  parameter [0:0] AEN_QPLL0_FBDIV = 1'b1;
  parameter [0:0] AEN_QPLL1_FBDIV = 1'b1;
  parameter [0:0] AEN_SDM0TOGGLE = 1'b0;
  parameter [0:0] AEN_SDM1TOGGLE = 1'b0;
  parameter [0:0] A_SDM0TOGGLE = 1'b0;
  parameter [8:0] A_SDM1DATA_HIGH = 9'b000000000;
  parameter [15:0] A_SDM1DATA_LOW = 16'b0000000000000000;
  parameter [0:0] A_SDM1TOGGLE = 1'b0;
  parameter [15:0] BIAS_CFG0 = 16'h0000;
  parameter [15:0] BIAS_CFG1 = 16'h0000;
  parameter [15:0] BIAS_CFG2 = 16'h0000;
  parameter [15:0] BIAS_CFG3 = 16'h0000;
  parameter [15:0] BIAS_CFG4 = 16'h0000;
  parameter [15:0] BIAS_CFG_RSVD = 16'h0000;
  parameter [15:0] COMMON_CFG0 = 16'h0000;
  parameter [15:0] COMMON_CFG1 = 16'h0000;
  parameter [15:0] POR_CFG = 16'h0000;
  parameter [15:0] PPF0_CFG = 16'h0F00;
  parameter [15:0] PPF1_CFG = 16'h0F00;
  parameter QPLL0CLKOUT_RATE = "FULL";
  parameter [15:0] QPLL0_CFG0 = 16'h391C;
  parameter [15:0] QPLL0_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL0_CFG2 = 16'h0F80;
  parameter [15:0] QPLL0_CFG2_G3 = 16'h0F80;
  parameter [15:0] QPLL0_CFG3 = 16'h0120;
  parameter [15:0] QPLL0_CFG4 = 16'h0002;
  parameter [9:0] QPLL0_CP = 10'b0000011111;
  parameter [9:0] QPLL0_CP_G3 = 10'b0000011111;
  parameter integer QPLL0_FBDIV = 66;
  parameter integer QPLL0_FBDIV_G3 = 80;
  parameter [15:0] QPLL0_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL0_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL0_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL0_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL0_LPF = 10'b1011111111;
  parameter [9:0] QPLL0_LPF_G3 = 10'b1111111111;
  parameter [0:0] QPLL0_PCI_EN = 1'b0;
  parameter [0:0] QPLL0_RATE_SW_USE_DRP = 1'b0;
  parameter integer QPLL0_REFCLK_DIV = 1;
  parameter [15:0] QPLL0_SDM_CFG0 = 16'h0040;
  parameter [15:0] QPLL0_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_SDM_CFG2 = 16'h0000;
  parameter QPLL1CLKOUT_RATE = "FULL";
  parameter [15:0] QPLL1_CFG0 = 16'h691C;
  parameter [15:0] QPLL1_CFG1 = 16'h0020;
  parameter [15:0] QPLL1_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL1_CFG2 = 16'h0F80;
  parameter [15:0] QPLL1_CFG2_G3 = 16'h0F80;
  parameter [15:0] QPLL1_CFG3 = 16'h0120;
  parameter [15:0] QPLL1_CFG4 = 16'h0002;
  parameter [9:0] QPLL1_CP = 10'b0000011111;
  parameter [9:0] QPLL1_CP_G3 = 10'b0000011111;
  parameter integer QPLL1_FBDIV = 66;
  parameter integer QPLL1_FBDIV_G3 = 80;
  parameter [15:0] QPLL1_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL1_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL1_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL1_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL1_LPF = 10'b1011111111;
  parameter [9:0] QPLL1_LPF_G3 = 10'b1111111111;
  parameter [0:0] QPLL1_PCI_EN = 1'b0;
  parameter [0:0] QPLL1_RATE_SW_USE_DRP = 1'b0;
  parameter integer QPLL1_REFCLK_DIV = 1;
  parameter [15:0] QPLL1_SDM_CFG0 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG2 = 16'h0000;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [15:0] RSVD_ATTR2 = 16'h0000;
  parameter [15:0] RSVD_ATTR3 = 16'h0000;
  parameter [1:0] RXRECCLKOUT0_SEL = 2'b00;
  parameter [1:0] RXRECCLKOUT1_SEL = 2'b00;
  parameter [0:0] SARC_ENB = 1'b0;
  parameter [0:0] SARC_SEL = 1'b0;
  parameter [15:0] SDM0INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM0INITSEED0_1 = 9'b000000000;
  parameter [15:0] SDM1INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM1INITSEED0_1 = 9'b000000000;
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter SIM_MODE = "FAST";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter [15:0] UB_CFG0 = 16'h0000;
  parameter [15:0] UB_CFG1 = 16'h0000;
  parameter [15:0] UB_CFG2 = 16'h0000;
  parameter [15:0] UB_CFG3 = 16'h0000;
  parameter [15:0] UB_CFG4 = 16'h0000;
  parameter [15:0] UB_CFG5 = 16'h0400;
  parameter [15:0] UB_CFG6 = 16'h0000;
   output DRPRDY;
   output QPLL0FBCLKLOST;
   output QPLL0LOCK;
   output QPLL0OUTCLK;
   output QPLL0OUTREFCLK;
   output QPLL0REFCLKLOST;
   output QPLL1FBCLKLOST;
   output QPLL1LOCK;
   output QPLL1OUTCLK;
   output QPLL1OUTREFCLK;
   output QPLL1REFCLKLOST;
   output REFCLKOUTMONITOR0;
   output REFCLKOUTMONITOR1;
   output UBDEN;
   output UBDWE;
   output UBMDMTDO;
   output UBRSVDOUT;
   output UBTXUART;
   output [14:0] SDM0TESTDATA;
   output [14:0] SDM1TESTDATA;
   output [15:0] DRPDO;
   output [15:0] UBDADDR;
   output [15:0] UBDI;
   output [1:0] RXRECCLK0SEL;
   output [1:0] RXRECCLK1SEL;
   output [3:0] SDM0FINALOUT;
   output [3:0] SDM1FINALOUT;
   output [7:0] PMARSVDOUT0;
   output [7:0] PMARSVDOUT1;
   output [7:0] QPLLDMONITOR0;
   output [7:0] QPLLDMONITOR1;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK0;
   input GTGREFCLK1;
   input GTNORTHREFCLK00;
   input GTNORTHREFCLK01;
   input GTNORTHREFCLK10;
   input GTNORTHREFCLK11;
   input GTREFCLK00;
   input GTREFCLK01;
   input GTREFCLK10;
   input GTREFCLK11;
   input GTSOUTHREFCLK00;
   input GTSOUTHREFCLK01;
   input GTSOUTHREFCLK10;
   input GTSOUTHREFCLK11;
   input QPLL0CLKRSVD0;
   input QPLL0CLKRSVD1;
   input QPLL0LOCKDETCLK;
   input QPLL0LOCKEN;
   input QPLL0PD;
   input QPLL0RESET;
   input QPLL1CLKRSVD0;
   input QPLL1CLKRSVD1;
   input QPLL1LOCKDETCLK;
   input QPLL1LOCKEN;
   input QPLL1PD;
   input QPLL1RESET;
   input RCALENB;
   input SDM0RESET;
   input SDM0TOGGLE;
   input SDM1RESET;
   input SDM1TOGGLE;
   input UBCFGSTREAMEN;
   input UBDRDY;
   input UBENABLE;
   input UBIOLMBRST;
   input UBMBRST;
   input UBMDMCAPTURE;
   input UBMDMDBGRST;
   input UBMDMDBGUPDATE;
   input UBMDMSHIFT;
   input UBMDMSYSRST;
   input UBMDMTCK;
   input UBMDMTDI;
   input [15:0] DRPADDR;
   input [15:0] DRPDI;
   input [15:0] UBDO;
   input [1:0] SDM0WIDTH;
   input [1:0] SDM1WIDTH;
   input [1:0] UBGPI;
   input [1:0] UBINTR;
   input [24:0] SDM0DATA;
   input [24:0] SDM1DATA;
   input [2:0] PCIERATEQPLL0;
   input [2:0] PCIERATEQPLL1;
   input [2:0] QPLL0REFCLKSEL;
   input [2:0] QPLL1REFCLKSEL;
   input [3:0] UBMDMREGEN;
   input [4:0] BGRCALOVRD;
   input [4:0] QPLLRSVD2;
   input [4:0] QPLLRSVD3;
   input [7:0] PMARSVD0;
   input [7:0] PMARSVD1;
   input [7:0] QPLL0FBDIV;
   input [7:0] QPLL1FBDIV;
   input [7:0] QPLLRSVD1;
   input [7:0] QPLLRSVD4;
endmodule

///// component HARD_SYNC ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HARD_SYNC (
  DOUT,
  CLK,
  DIN
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter integer LATENCY = 2;
   output DOUT;
   input CLK;
   input DIN;
endmodule

///// component HPIO_VREF ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HPIO_VREF (
  VREF,
  FABRIC_VREF_TUNE
);
  parameter VREF_CNTR = "OFF";
   output VREF;
   input [6:0] FABRIC_VREF_TUNE;
endmodule

///// component HSADC ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HSADC (
  CLK_ADC,
  DATA_ADC0,
  DATA_ADC1,
  DATA_ADC2,
  DATA_ADC3,
  DOUT,
  DRDY,
  STATUS_ADC0,
  STATUS_ADC1,
  STATUS_ADC2,
  STATUS_ADC3,
  STATUS_COMMON,
  ADC_CLK_N,
  ADC_CLK_P,
  CONTROL_ADC0,
  CONTROL_ADC1,
  CONTROL_ADC2,
  CONTROL_ADC3,
  CONTROL_COMMON,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  FABRIC_CLK,
  VIN0_N,
  VIN0_P,
  VIN1_N,
  VIN1_P,
  VIN2_N,
  VIN2_P,
  VIN3_N,
  VIN3_P,
  VIN_I01_N,
  VIN_I01_P,
  VIN_I23_N,
  VIN_I23_P
);
   output CLK_ADC;
   output DRDY;
   output [127:0] DATA_ADC0;
   output [127:0] DATA_ADC1;
   output [127:0] DATA_ADC2;
   output [127:0] DATA_ADC3;
   output [15:0] DOUT;
   output [15:0] STATUS_ADC0;
   output [15:0] STATUS_ADC1;
   output [15:0] STATUS_ADC2;
   output [15:0] STATUS_ADC3;
   output [15:0] STATUS_COMMON;
   input ADC_CLK_N;
   input ADC_CLK_P;
   input DCLK;
   input DEN;
   input DWE;
   input FABRIC_CLK;
   input VIN0_N;
   input VIN0_P;
   input VIN1_N;
   input VIN1_P;
   input VIN2_N;
   input VIN2_P;
   input VIN3_N;
   input VIN3_P;
   input VIN_I01_N;
   input VIN_I01_P;
   input VIN_I23_N;
   input VIN_I23_P;
   input [11:0] DADDR;
   input [15:0] CONTROL_ADC0;
   input [15:0] CONTROL_ADC1;
   input [15:0] CONTROL_ADC2;
   input [15:0] CONTROL_ADC3;
   input [15:0] CONTROL_COMMON;
   input [15:0] DI;
endmodule

///// component HSDAC ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HSDAC (
  CLK_DAC,
  DOUT,
  DRDY,
  STATUS_COMMON,
  STATUS_DAC0,
  STATUS_DAC1,
  STATUS_DAC2,
  STATUS_DAC3,
  VOUT0_N,
  VOUT0_P,
  VOUT1_N,
  VOUT1_P,
  VOUT2_N,
  VOUT2_P,
  VOUT3_N,
  VOUT3_P,
  CONTROL_COMMON,
  CONTROL_DAC0,
  CONTROL_DAC1,
  CONTROL_DAC2,
  CONTROL_DAC3,
  DAC_CLK_N,
  DAC_CLK_P,
  DADDR,
  DATA_DAC0,
  DATA_DAC1,
  DATA_DAC2,
  DATA_DAC3,
  DCLK,
  DEN,
  DI,
  DWE,
  FABRIC_CLK
);
   output CLK_DAC;
   output DRDY;
   output VOUT0_N;
   output VOUT0_P;
   output VOUT1_N;
   output VOUT1_P;
   output VOUT2_N;
   output VOUT2_P;
   output VOUT3_N;
   output VOUT3_P;
   output [15:0] DOUT;
   output [15:0] STATUS_COMMON;
   output [15:0] STATUS_DAC0;
   output [15:0] STATUS_DAC1;
   output [15:0] STATUS_DAC2;
   output [15:0] STATUS_DAC3;
   input DAC_CLK_N;
   input DAC_CLK_P;
   input DCLK;
   input DEN;
   input DWE;
   input FABRIC_CLK;
   input [11:0] DADDR;
   input [15:0] CONTROL_COMMON;
   input [15:0] CONTROL_DAC0;
   input [15:0] CONTROL_DAC1;
   input [15:0] CONTROL_DAC2;
   input [15:0] CONTROL_DAC3;
   input [15:0] DI;
   input [255:0] DATA_DAC0;
   input [255:0] DATA_DAC1;
   input [255:0] DATA_DAC2;
   input [255:0] DATA_DAC3;
endmodule

///// component IBUF ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF (
  O,
  I
);
  parameter CAPACITANCE = "DONT_CARE";
  parameter IBUF_DELAY_VALUE = "0";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IFD_DELAY_VALUE = "AUTO";
  parameter IOSTANDARD = "DEFAULT";
   output O;
   input I;
endmodule

///// component IBUFDS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS (
  O,
  I,
  IB
);
  parameter CAPACITANCE = "DONT_CARE";
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_DELAY_VALUE = "0";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IFD_DELAY_VALUE = "AUTO";
  parameter IOSTANDARD = "DEFAULT";
   output O;
   input I, IB;
endmodule

///// component IBUFDSE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDSE3 (
  O,
  I,
  IB,
  IBUFDISABLE,
  OSC,
  OSC_EN
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter integer SIM_INPUT_BUFFER_OFFSET = 0;
  parameter USE_IBUFDISABLE = "FALSE";
   output O;
   input I;
   input IB;
   input IBUFDISABLE;
   input [1:0] OSC_EN;
   input [3:0] OSC;
endmodule

///// component IBUFDS_BLVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_BLVDS_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_DIFF_OUT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_DIFF_OUT (
  O,
  OB,
  I,
  IB
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
   output O, OB;
   input I, IB;
endmodule

///// component IBUFDS_DIFF_OUT_IBUFDISABLE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_DIFF_OUT_IBUFDISABLE (
  O,
  OB,
  I,
  IB,
  IBUFDISABLE
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   output OB;
   input I;
   input IB;
   input IBUFDISABLE;
endmodule

///// component IBUFDS_DIFF_OUT_INTERMDISABLE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_DIFF_OUT_INTERMDISABLE (
  O,
  OB,
  I,
  IB,
  IBUFDISABLE,
  INTERMDISABLE
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   output OB;
   input I;
   input IB;
   input IBUFDISABLE;
   input INTERMDISABLE;
endmodule

///// component IBUFDS_DPHY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_DPHY (
  HSRX_O,
  LPRX_O_N,
  LPRX_O_P,
  HSRX_DISABLE,
  I,
  IB,
  LPRX_DISABLE
);
  parameter DIFF_TERM = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
   output HSRX_O;
   output LPRX_O_N;
   output LPRX_O_P;
   input HSRX_DISABLE;
   input I;
   input IB;
   input LPRX_DISABLE;
endmodule

///// component IBUFDS_GTE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_GTE2 (
  O,
  ODIV2,
  CEB,
  I,
  IB
);
  parameter CLKCM_CFG = "TRUE";
  parameter CLKRCV_TRST = "TRUE";
  parameter [1:0] CLKSWING_CFG = 2'b11;
   output O;
   output ODIV2;
   input CEB;
   input I;
   input IB;
endmodule

///// component IBUFDS_GTE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_GTE3 (
  O,
  ODIV2,
  CEB,
  I,
  IB
);
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [1:0] REFCLK_HROW_CK_SEL = 2'b00;
  parameter [1:0] REFCLK_ICNTL_RX = 2'b00;
   output O;
   output ODIV2;
   input CEB;
   input I;
   input IB;
endmodule

///// component IBUFDS_GTE4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_GTE4 (
  O,
  ODIV2,
  CEB,
  I,
  IB
);
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [1:0] REFCLK_HROW_CK_SEL = 2'b00;
  parameter [1:0] REFCLK_ICNTL_RX = 2'b00;
   output O;
   output ODIV2;
   input CEB;
   input I;
   input IB;
endmodule

///// component IBUFDS_GTXE1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_GTXE1 (
  O,
  ODIV2,
  CEB,
  I,
  IB
);
  parameter CLKCM_CFG = "TRUE";
  parameter CLKRCV_TRST = "TRUE";
  parameter [9:0] REFCLKOUT_DLY = 10'b0000000000;
   output O;
   output ODIV2;
   input CEB;
   input I;
   input IB;
endmodule

///// component IBUFDS_IBUFDISABLE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_IBUFDISABLE (
  O,
  I,
  IB,
  IBUFDISABLE
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   input I;
   input IB;
   input IBUFDISABLE;
endmodule

///// component IBUFDS_INTERMDISABLE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_INTERMDISABLE (
  O,
  I,
  IB,
  IBUFDISABLE,
  INTERMDISABLE
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   input I;
   input IB;
   input IBUFDISABLE;
   input INTERMDISABLE;
endmodule

///// component IBUFDS_LDT_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_LDT_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_LVDSEXT_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_LVDSEXT_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_LVDSEXT_25_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_LVDSEXT_25_DCI (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_LVDSEXT_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_LVDSEXT_33 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_LVDSEXT_33_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_LVDSEXT_33_DCI (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_LVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_LVDS_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_LVDS_25_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_LVDS_25_DCI (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_LVDS_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_LVDS_33 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_LVDS_33_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_LVDS_33_DCI (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_LVPECL_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_LVPECL_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_LVPECL_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_LVPECL_33 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFDS_ULVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_ULVDS_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFE3 (
  O,
  I,
  IBUFDISABLE,
  OSC,
  OSC_EN,
  VREF
);
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter integer SIM_INPUT_BUFFER_OFFSET = 0;
  parameter USE_IBUFDISABLE = "FALSE";
   output O;
   input I;
   input IBUFDISABLE;
   input OSC_EN;
   input VREF;
   input [3:0] OSC;
endmodule

///// component IBUFG ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG (
  O,
  I
);
  parameter CAPACITANCE = "DONT_CARE";
  parameter IBUF_DELAY_VALUE = "0";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
   output O;
   input I;
endmodule

///// component IBUFGDS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS (
  O,
  I,
  IB
);
  parameter CAPACITANCE = "DONT_CARE";
  parameter DIFF_TERM = "FALSE";
  parameter IBUF_DELAY_VALUE = "0";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_BLVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_BLVDS_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_DIFF_OUT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_DIFF_OUT (
  O,
  OB,
  I,
  IB
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
   output O, OB;
   input I, IB;
endmodule

///// component IBUFGDS_LDT_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_LDT_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_LVDSEXT_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_LVDSEXT_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_LVDSEXT_25_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_LVDSEXT_25_DCI (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_LVDSEXT_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_LVDSEXT_33 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_LVDSEXT_33_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_LVDSEXT_33_DCI (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_LVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_LVDS_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_LVDS_25_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_LVDS_25_DCI (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_LVDS_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_LVDS_33 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_LVDS_33_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_LVDS_33_DCI (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_LVPECL_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_LVPECL_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_LVPECL_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_LVPECL_33 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFGDS_ULVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFGDS_ULVDS_25 (
  O,
  I,
  IB
);
   output O;
   input I, IB;
endmodule

///// component IBUFG_AGP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_AGP (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_CTT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_CTT (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_GTL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_GTL (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_GTLP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_GTLP (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_GTLP_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_GTLP_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_GTL_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_GTL_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_III ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_III (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_III_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_III_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_III_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_III_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_III_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_III_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_II_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_II_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_II_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_II_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_IV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_IV (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_IV_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_IV_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_IV_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_IV_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_IV_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_IV_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_I_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_I_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_HSTL_I_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_HSTL_I_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVCMOS12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVCMOS12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVCMOS15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVCMOS15 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVCMOS18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVCMOS18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVCMOS2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVCMOS2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVCMOS25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVCMOS25 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVCMOS33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVCMOS33 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVDCI_15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVDCI_15 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVDCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVDCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVDCI_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVDCI_25 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVDCI_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVDCI_33 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVDCI_DV2_15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVDCI_DV2_15 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVDCI_DV2_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVDCI_DV2_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVDCI_DV2_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVDCI_DV2_25 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVDCI_DV2_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVDCI_DV2_33 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVDS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVDS (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVPECL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVPECL (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_LVTTL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_LVTTL (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_PCI33_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_PCI33_3 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_PCI33_5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_PCI33_5 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_PCI66_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_PCI66_3 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_PCIX ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_PCIX (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_PCIX66_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_PCIX66_3 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL18_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL18_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL18_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL18_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL18_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL18_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL18_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL18_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL2_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL2_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL2_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL2_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL2_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL2_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL2_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL2_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL3_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL3_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL3_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL3_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL3_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL3_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUFG_SSTL3_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFG_SSTL3_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_AGP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_AGP (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_ANALOG ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_ANALOG (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_CTT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_CTT (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_GTL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_GTL (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_GTLP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_GTLP (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_GTLP_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_GTLP_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_GTL_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_GTL_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_III ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_III (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_III_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_III_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_III_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_III_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_III_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_III_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_II_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_II_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_II_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_II_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_IV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_IV (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_IV_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_IV_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_IV_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_IV_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_IV_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_IV_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_I_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_I_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_HSTL_I_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_HSTL_I_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_IBUFDISABLE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_IBUFDISABLE (
  O,
  I,
  IBUFDISABLE
);
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   input I;
   input IBUFDISABLE;
endmodule

///// component IBUF_INTERMDISABLE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_INTERMDISABLE (
  O,
  I,
  IBUFDISABLE,
  INTERMDISABLE
);
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   input I;
   input IBUFDISABLE;
   input INTERMDISABLE;
endmodule

///// component IBUF_LVCMOS12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVCMOS12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVCMOS15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVCMOS15 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVCMOS18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVCMOS18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVCMOS2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVCMOS2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVCMOS25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVCMOS25 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVCMOS33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVCMOS33 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVDCI_15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVDCI_15 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVDCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVDCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVDCI_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVDCI_25 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVDCI_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVDCI_33 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVDCI_DV2_15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVDCI_DV2_15 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVDCI_DV2_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVDCI_DV2_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVDCI_DV2_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVDCI_DV2_25 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVDCI_DV2_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVDCI_DV2_33 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVDS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVDS (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVPECL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVPECL (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_LVTTL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_LVTTL (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_PCI33_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_PCI33_3 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_PCI33_5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_PCI33_5 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_PCI66_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_PCI66_3 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_PCIX ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_PCIX (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_PCIX66_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_PCIX66_3 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL18_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL18_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL18_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL18_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL18_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL18_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL18_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL18_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL2_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL2_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL2_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL2_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL2_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL2_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL2_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL2_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL3_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL3_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL3_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL3_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL3_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL3_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IBUF_SSTL3_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_SSTL3_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component ICAPE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ICAPE2 (
  O,
  CLK,
  CSIB,
  I,
  RDWRB
);
  parameter [31:0] DEVICE_ID = 32'h03651093;
  parameter ICAP_WIDTH = "X32";
  parameter SIM_CFG_FILE_NAME = "NONE";
   output [31:0] O;
   input CLK;
   input CSIB;
   input RDWRB;
   input [31:0] I;
endmodule

///// component ICAPE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ICAPE3 (
  AVAIL,
  O,
  PRDONE,
  PRERROR,
  CLK,
  CSIB,
  I,
  RDWRB
);
  parameter [31:0] DEVICE_ID = 32'h03628093;
  parameter ICAP_AUTO_SWITCH = "DISABLE";
  parameter SIM_CFG_FILE_NAME = "NONE";
   output AVAIL;
   output PRDONE;
   output PRERROR;
   output [31:0] O;
   input CLK;
   input CSIB;
   input RDWRB;
   input [31:0] I;
endmodule

///// component ICAP_SPARTAN3A ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ICAP_SPARTAN3A (
  BUSY,
  O,
  CE,
  CLK,
  I,
  WRITE
);
   output BUSY;
   output [7:0] O;
   input CE, CLK, WRITE;
   input [7:0] I;
endmodule

///// component ICAP_SPARTAN6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ICAP_SPARTAN6 (
  BUSY,
  O,
  CE,
  CLK,
  I,
  WRITE
);
  parameter DEVICE_ID = 32'h04000093;
  parameter SIM_CFG_FILE_NAME = "NONE";
   output BUSY;
   output [15:0] O;
   input CE;
   input CLK;
   input WRITE;
   input [15:0] I;
endmodule

///// component ICAP_VIRTEX4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ICAP_VIRTEX4 (
  BUSY,
  O,
  CE,
  CLK,
  I,
  WRITE
);
  parameter ICAP_WIDTH = "X8";
   output BUSY;
   output [31:0] O;
   input CE, CLK, WRITE;
   input [31:0] I;
endmodule

///// component ICAP_VIRTEX5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ICAP_VIRTEX5 (
  BUSY,
  O,
  CE,
  CLK,
  I,
  WRITE
);
  parameter ICAP_WIDTH = "X8";
  output BUSY;
  output [31:0] O;
  input CE;
  input CLK;
  input WRITE;
  input [31:0] I;
endmodule

///// component ICAP_VIRTEX6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ICAP_VIRTEX6 (
  BUSY,
  O,
  CLK,
  CSB,
  I,
  RDWRB
);
  parameter [31:0] DEVICE_ID = 32'h04244093;
  parameter ICAP_WIDTH = "X8";
  parameter SIM_CFG_FILE_NAME = "NONE";
   output BUSY;
   output [31:0] O;
   input CLK;
   input CSB;
   input RDWRB;
   input [31:0] I;
endmodule

///// component IDDR ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDDR (
  Q1,
  Q2,
  C,
  CE,
  D,
  R,
  S
);
  parameter DDR_CLK_EDGE = "OPPOSITE_EDGE";
  parameter INIT_Q1 = 1'b0;
  parameter INIT_Q2 = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter SRTYPE = "SYNC";
   output Q1;
   output Q2;
   input C;
   input CE;
   input D;
   input R;
   input S;
endmodule

///// component IDDR2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDDR2 (
  Q0,
  Q1,
  C0,
  C1,
  CE,
  D,
  R,
  S
);
  parameter DDR_ALIGNMENT = "NONE";
  parameter [0:0] INIT_Q0 = 1'b0;
  parameter [0:0] INIT_Q1 = 1'b0;
  parameter SRTYPE = "SYNC";
   output Q0;
   output Q1;
   input C0;
   input C1;
   input CE;
   input D;
   input R;
   input S;
endmodule

///// component IDDRE1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDDRE1 (
  Q1,
  Q2,
  C,
  CB,
  D,
  R
);
  parameter DDR_CLK_EDGE = "OPPOSITE_EDGE";
  parameter [0:0] IS_CB_INVERTED = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
   output reg Q1;
   output reg Q2;
   input C;
   input CB;
   input D;
   input R;
endmodule

///// component IDDR_2CLK ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDDR_2CLK (
  Q1,
  Q2,
  C,
  CB,
  CE,
  D,
  R,
  S
);
  parameter DDR_CLK_EDGE = "OPPOSITE_EDGE";
  parameter INIT_Q1 = 1'b0;
  parameter INIT_Q2 = 1'b0;
  parameter [0:0] IS_CB_INVERTED = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter SRTYPE = "SYNC";
   output Q1;
   output Q2;
   input C;
   input CB;
   input CE;
   input D;
   input R;
   input S;
endmodule

///// component IDELAY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDELAY (
  O,
  C,
  CE,
  I,
  INC,
  RST
);
  parameter IOBDELAY_TYPE = "DEFAULT";
  parameter integer IOBDELAY_VALUE = 0;
   output O;
   input C;
   input CE;
   input I;
   input INC;
   input RST;
endmodule

///// component IDELAYCTRL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDELAYCTRL (
  RDY,
  REFCLK,
  RST
);
  parameter SIM_DEVICE = "7SERIES";
   output RDY;
   input REFCLK;
   input RST;
endmodule

///// component IDELAYE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDELAYE2 (
  CNTVALUEOUT,
  DATAOUT,
  C,
  CE,
  CINVCTRL,
  CNTVALUEIN,
  DATAIN,
  IDATAIN,
  INC,
  LD,
  LDPIPEEN,
  REGRST
);
  parameter CINVCTRL_SEL = "FALSE";
  parameter DELAY_SRC = "IDATAIN";
  parameter HIGH_PERFORMANCE_MODE = "FALSE";
  parameter IDELAY_TYPE = "FIXED";
  parameter integer IDELAY_VALUE = 0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_DATAIN_INVERTED = 1'b0;
  parameter [0:0] IS_IDATAIN_INVERTED = 1'b0;
  parameter PIPE_SEL = "FALSE";
  parameter real REFCLK_FREQUENCY = 200.0;
  parameter SIGNAL_PATTERN = "DATA";
  parameter integer SIM_DELAY_D = 0;
   output DATAOUT;
   output [4:0] CNTVALUEOUT;
   input C;
   input CE;
   input CINVCTRL;
   input DATAIN;
   input IDATAIN;
   input INC;
   input LD;
   input LDPIPEEN;
   input REGRST;
   input [4:0] CNTVALUEIN;
endmodule

///// component IDELAYE2_FINEDELAY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDELAYE2_FINEDELAY (
  CNTVALUEOUT,
  DATAOUT,
  C,
  CE,
  CINVCTRL,
  CNTVALUEIN,
  DATAIN,
  IDATAIN,
  IFDLY,
  INC,
  LD,
  LDPIPEEN,
  REGRST
);
  parameter CINVCTRL_SEL = "FALSE";
  parameter DELAY_SRC = "IDATAIN";
  parameter FINEDELAY = "BYPASS";
  parameter HIGH_PERFORMANCE_MODE = "FALSE";
  parameter IDELAY_TYPE = "FIXED";
  parameter integer IDELAY_VALUE = 0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_DATAIN_INVERTED = 1'b0;
  parameter [0:0] IS_IDATAIN_INVERTED = 1'b0;
  parameter PIPE_SEL = "FALSE";
  parameter real REFCLK_FREQUENCY = 200.0;
  parameter SIGNAL_PATTERN = "DATA";
   output DATAOUT;
   output [4:0] CNTVALUEOUT;
   input C;
   input CE;
   input CINVCTRL;
   input DATAIN;
   input IDATAIN;
   input INC;
   input LD;
   input LDPIPEEN;
   input REGRST;
   input [2:0] IFDLY;
   input [4:0] CNTVALUEIN;
endmodule

///// component IDELAYE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDELAYE3 (
  CASC_OUT,
  CNTVALUEOUT,
  DATAOUT,
  CASC_IN,
  CASC_RETURN,
  CE,
  CLK,
  CNTVALUEIN,
  DATAIN,
  EN_VTC,
  IDATAIN,
  INC,
  LOAD,
  RST
);
  parameter CASCADE = "NONE";
  parameter DELAY_FORMAT = "TIME";
  parameter DELAY_SRC = "IDATAIN";
  parameter DELAY_TYPE = "FIXED";
  parameter integer DELAY_VALUE = 0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter LOOPBACK = "FALSE";
  parameter real REFCLK_FREQUENCY = 300.0;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter UPDATE_MODE = "ASYNC";
   output CASC_OUT;
   output DATAOUT;
   output [8:0] CNTVALUEOUT;
   input CASC_IN;
   input CASC_RETURN;
   input CE;
   input CLK;
   input DATAIN;
   input EN_VTC;
   input IDATAIN;
   input INC;
   input LOAD;
   input RST;
   input [8:0] CNTVALUEIN;
endmodule

///// component ILKN ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ILKN (
  DRP_DO,
  DRP_RDY,
  RX_BYPASS_DATAOUT00,
  RX_BYPASS_DATAOUT01,
  RX_BYPASS_DATAOUT02,
  RX_BYPASS_DATAOUT03,
  RX_BYPASS_DATAOUT04,
  RX_BYPASS_DATAOUT05,
  RX_BYPASS_DATAOUT06,
  RX_BYPASS_DATAOUT07,
  RX_BYPASS_DATAOUT08,
  RX_BYPASS_DATAOUT09,
  RX_BYPASS_DATAOUT10,
  RX_BYPASS_DATAOUT11,
  RX_BYPASS_ENAOUT,
  RX_BYPASS_IS_AVAILOUT,
  RX_BYPASS_IS_BADLYFRAMEDOUT,
  RX_BYPASS_IS_OVERFLOWOUT,
  RX_BYPASS_IS_SYNCEDOUT,
  RX_BYPASS_IS_SYNCWORDOUT,
  RX_CHANOUT0,
  RX_CHANOUT1,
  RX_CHANOUT2,
  RX_CHANOUT3,
  RX_DATAOUT0,
  RX_DATAOUT1,
  RX_DATAOUT2,
  RX_DATAOUT3,
  RX_ENAOUT0,
  RX_ENAOUT1,
  RX_ENAOUT2,
  RX_ENAOUT3,
  RX_EOPOUT0,
  RX_EOPOUT1,
  RX_EOPOUT2,
  RX_EOPOUT3,
  RX_ERROUT0,
  RX_ERROUT1,
  RX_ERROUT2,
  RX_ERROUT3,
  RX_MTYOUT0,
  RX_MTYOUT1,
  RX_MTYOUT2,
  RX_MTYOUT3,
  RX_OVFOUT,
  RX_SOPOUT0,
  RX_SOPOUT1,
  RX_SOPOUT2,
  RX_SOPOUT3,
  STAT_RX_ALIGNED,
  STAT_RX_ALIGNED_ERR,
  STAT_RX_BAD_TYPE_ERR,
  STAT_RX_BURSTMAX_ERR,
  STAT_RX_BURST_ERR,
  STAT_RX_CRC24_ERR,
  STAT_RX_CRC32_ERR,
  STAT_RX_CRC32_VALID,
  STAT_RX_DESCRAM_ERR,
  STAT_RX_DIAGWORD_INTFSTAT,
  STAT_RX_DIAGWORD_LANESTAT,
  STAT_RX_FC_STAT,
  STAT_RX_FRAMING_ERR,
  STAT_RX_MEOP_ERR,
  STAT_RX_MF_ERR,
  STAT_RX_MF_LEN_ERR,
  STAT_RX_MF_REPEAT_ERR,
  STAT_RX_MISALIGNED,
  STAT_RX_MSOP_ERR,
  STAT_RX_MUBITS,
  STAT_RX_MUBITS_UPDATED,
  STAT_RX_OVERFLOW_ERR,
  STAT_RX_RETRANS_CRC24_ERR,
  STAT_RX_RETRANS_DISC,
  STAT_RX_RETRANS_LATENCY,
  STAT_RX_RETRANS_REQ,
  STAT_RX_RETRANS_RETRY_ERR,
  STAT_RX_RETRANS_SEQ,
  STAT_RX_RETRANS_SEQ_UPDATED,
  STAT_RX_RETRANS_STATE,
  STAT_RX_RETRANS_SUBSEQ,
  STAT_RX_RETRANS_WDOG_ERR,
  STAT_RX_RETRANS_WRAP_ERR,
  STAT_RX_SYNCED,
  STAT_RX_SYNCED_ERR,
  STAT_RX_WORD_SYNC,
  STAT_TX_BURST_ERR,
  STAT_TX_ERRINJ_BITERR_DONE,
  STAT_TX_OVERFLOW_ERR,
  STAT_TX_RETRANS_BURST_ERR,
  STAT_TX_RETRANS_BUSY,
  STAT_TX_RETRANS_RAM_PERROUT,
  STAT_TX_RETRANS_RAM_RADDR,
  STAT_TX_RETRANS_RAM_RD_B0,
  STAT_TX_RETRANS_RAM_RD_B1,
  STAT_TX_RETRANS_RAM_RD_B2,
  STAT_TX_RETRANS_RAM_RD_B3,
  STAT_TX_RETRANS_RAM_RSEL,
  STAT_TX_RETRANS_RAM_WADDR,
  STAT_TX_RETRANS_RAM_WDATA,
  STAT_TX_RETRANS_RAM_WE_B0,
  STAT_TX_RETRANS_RAM_WE_B1,
  STAT_TX_RETRANS_RAM_WE_B2,
  STAT_TX_RETRANS_RAM_WE_B3,
  STAT_TX_UNDERFLOW_ERR,
  TX_OVFOUT,
  TX_RDYOUT,
  TX_SERDES_DATA00,
  TX_SERDES_DATA01,
  TX_SERDES_DATA02,
  TX_SERDES_DATA03,
  TX_SERDES_DATA04,
  TX_SERDES_DATA05,
  TX_SERDES_DATA06,
  TX_SERDES_DATA07,
  TX_SERDES_DATA08,
  TX_SERDES_DATA09,
  TX_SERDES_DATA10,
  TX_SERDES_DATA11,
  CORE_CLK,
  CTL_RX_FORCE_RESYNC,
  CTL_RX_RETRANS_ACK,
  CTL_RX_RETRANS_ENABLE,
  CTL_RX_RETRANS_ERRIN,
  CTL_RX_RETRANS_FORCE_REQ,
  CTL_RX_RETRANS_RESET,
  CTL_RX_RETRANS_RESET_MODE,
  CTL_TX_DIAGWORD_INTFSTAT,
  CTL_TX_DIAGWORD_LANESTAT,
  CTL_TX_ENABLE,
  CTL_TX_ERRINJ_BITERR_GO,
  CTL_TX_ERRINJ_BITERR_LANE,
  CTL_TX_FC_STAT,
  CTL_TX_MUBITS,
  CTL_TX_RETRANS_ENABLE,
  CTL_TX_RETRANS_RAM_PERRIN,
  CTL_TX_RETRANS_RAM_RDATA,
  CTL_TX_RETRANS_REQ,
  CTL_TX_RETRANS_REQ_VALID,
  CTL_TX_RLIM_DELTA,
  CTL_TX_RLIM_ENABLE,
  CTL_TX_RLIM_INTV,
  CTL_TX_RLIM_MAX,
  DRP_ADDR,
  DRP_CLK,
  DRP_DI,
  DRP_EN,
  DRP_WE,
  LBUS_CLK,
  RX_BYPASS_FORCE_REALIGNIN,
  RX_BYPASS_RDIN,
  RX_RESET,
  RX_SERDES_CLK,
  RX_SERDES_DATA00,
  RX_SERDES_DATA01,
  RX_SERDES_DATA02,
  RX_SERDES_DATA03,
  RX_SERDES_DATA04,
  RX_SERDES_DATA05,
  RX_SERDES_DATA06,
  RX_SERDES_DATA07,
  RX_SERDES_DATA08,
  RX_SERDES_DATA09,
  RX_SERDES_DATA10,
  RX_SERDES_DATA11,
  RX_SERDES_RESET,
  TX_BCTLIN0,
  TX_BCTLIN1,
  TX_BCTLIN2,
  TX_BCTLIN3,
  TX_BYPASS_CTRLIN,
  TX_BYPASS_DATAIN00,
  TX_BYPASS_DATAIN01,
  TX_BYPASS_DATAIN02,
  TX_BYPASS_DATAIN03,
  TX_BYPASS_DATAIN04,
  TX_BYPASS_DATAIN05,
  TX_BYPASS_DATAIN06,
  TX_BYPASS_DATAIN07,
  TX_BYPASS_DATAIN08,
  TX_BYPASS_DATAIN09,
  TX_BYPASS_DATAIN10,
  TX_BYPASS_DATAIN11,
  TX_BYPASS_ENAIN,
  TX_BYPASS_GEARBOX_SEQIN,
  TX_BYPASS_MFRAMER_STATEIN,
  TX_CHANIN0,
  TX_CHANIN1,
  TX_CHANIN2,
  TX_CHANIN3,
  TX_DATAIN0,
  TX_DATAIN1,
  TX_DATAIN2,
  TX_DATAIN3,
  TX_ENAIN0,
  TX_ENAIN1,
  TX_ENAIN2,
  TX_ENAIN3,
  TX_EOPIN0,
  TX_EOPIN1,
  TX_EOPIN2,
  TX_EOPIN3,
  TX_ERRIN0,
  TX_ERRIN1,
  TX_ERRIN2,
  TX_ERRIN3,
  TX_MTYIN0,
  TX_MTYIN1,
  TX_MTYIN2,
  TX_MTYIN3,
  TX_RESET,
  TX_SERDES_REFCLK,
  TX_SERDES_REFCLK_RESET,
  TX_SOPIN0,
  TX_SOPIN1,
  TX_SOPIN2,
  TX_SOPIN3
);
  parameter BYPASS = "FALSE";
  parameter [1:0] CTL_RX_BURSTMAX = 2'h3;
  parameter [1:0] CTL_RX_CHAN_EXT = 2'h0;
  parameter [3:0] CTL_RX_LAST_LANE = 4'hB;
  parameter [15:0] CTL_RX_MFRAMELEN_MINUS1 = 16'h07FF;
  parameter CTL_RX_PACKET_MODE = "TRUE";
  parameter [2:0] CTL_RX_RETRANS_MULT = 3'h0;
  parameter [3:0] CTL_RX_RETRANS_RETRY = 4'h2;
  parameter [15:0] CTL_RX_RETRANS_TIMER1 = 16'h0000;
  parameter [15:0] CTL_RX_RETRANS_TIMER2 = 16'h0008;
  parameter [11:0] CTL_RX_RETRANS_WDOG = 12'h000;
  parameter [7:0] CTL_RX_RETRANS_WRAP_TIMER = 8'h00;
  parameter CTL_TEST_MODE_PIN_CHAR = "FALSE";
  parameter [1:0] CTL_TX_BURSTMAX = 2'h3;
  parameter [2:0] CTL_TX_BURSTSHORT = 3'h1;
  parameter [1:0] CTL_TX_CHAN_EXT = 2'h0;
  parameter CTL_TX_DISABLE_SKIPWORD = "TRUE";
  parameter [6:0] CTL_TX_FC_CALLEN = 7'h00;
  parameter [3:0] CTL_TX_LAST_LANE = 4'hB;
  parameter [15:0] CTL_TX_MFRAMELEN_MINUS1 = 16'h07FF;
  parameter [13:0] CTL_TX_RETRANS_DEPTH = 14'h0800;
  parameter [2:0] CTL_TX_RETRANS_MULT = 3'h0;
  parameter [1:0] CTL_TX_RETRANS_RAM_BANKS = 2'h3;
  parameter MODE = "TRUE";
  parameter SIM_VERSION = "2.0";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
   output DRP_RDY;
   output RX_ENAOUT0;
   output RX_ENAOUT1;
   output RX_ENAOUT2;
   output RX_ENAOUT3;
   output RX_EOPOUT0;
   output RX_EOPOUT1;
   output RX_EOPOUT2;
   output RX_EOPOUT3;
   output RX_ERROUT0;
   output RX_ERROUT1;
   output RX_ERROUT2;
   output RX_ERROUT3;
   output RX_OVFOUT;
   output RX_SOPOUT0;
   output RX_SOPOUT1;
   output RX_SOPOUT2;
   output RX_SOPOUT3;
   output STAT_RX_ALIGNED;
   output STAT_RX_ALIGNED_ERR;
   output STAT_RX_BURSTMAX_ERR;
   output STAT_RX_BURST_ERR;
   output STAT_RX_CRC24_ERR;
   output STAT_RX_MEOP_ERR;
   output STAT_RX_MISALIGNED;
   output STAT_RX_MSOP_ERR;
   output STAT_RX_MUBITS_UPDATED;
   output STAT_RX_OVERFLOW_ERR;
   output STAT_RX_RETRANS_CRC24_ERR;
   output STAT_RX_RETRANS_DISC;
   output STAT_RX_RETRANS_REQ;
   output STAT_RX_RETRANS_RETRY_ERR;
   output STAT_RX_RETRANS_SEQ_UPDATED;
   output STAT_RX_RETRANS_WDOG_ERR;
   output STAT_RX_RETRANS_WRAP_ERR;
   output STAT_TX_BURST_ERR;
   output STAT_TX_ERRINJ_BITERR_DONE;
   output STAT_TX_OVERFLOW_ERR;
   output STAT_TX_RETRANS_BURST_ERR;
   output STAT_TX_RETRANS_BUSY;
   output STAT_TX_RETRANS_RAM_PERROUT;
   output STAT_TX_RETRANS_RAM_RD_B0;
   output STAT_TX_RETRANS_RAM_RD_B1;
   output STAT_TX_RETRANS_RAM_RD_B2;
   output STAT_TX_RETRANS_RAM_RD_B3;
   output STAT_TX_RETRANS_RAM_WE_B0;
   output STAT_TX_RETRANS_RAM_WE_B1;
   output STAT_TX_RETRANS_RAM_WE_B2;
   output STAT_TX_RETRANS_RAM_WE_B3;
   output STAT_TX_UNDERFLOW_ERR;
   output TX_OVFOUT;
   output TX_RDYOUT;
   output [10:0] RX_CHANOUT0;
   output [10:0] RX_CHANOUT1;
   output [10:0] RX_CHANOUT2;
   output [10:0] RX_CHANOUT3;
   output [11:0] RX_BYPASS_ENAOUT;
   output [11:0] RX_BYPASS_IS_AVAILOUT;
   output [11:0] RX_BYPASS_IS_BADLYFRAMEDOUT;
   output [11:0] RX_BYPASS_IS_OVERFLOWOUT;
   output [11:0] RX_BYPASS_IS_SYNCEDOUT;
   output [11:0] RX_BYPASS_IS_SYNCWORDOUT;
   output [11:0] STAT_RX_BAD_TYPE_ERR;
   output [11:0] STAT_RX_CRC32_ERR;
   output [11:0] STAT_RX_CRC32_VALID;
   output [11:0] STAT_RX_DESCRAM_ERR;
   output [11:0] STAT_RX_DIAGWORD_INTFSTAT;
   output [11:0] STAT_RX_DIAGWORD_LANESTAT;
   output [11:0] STAT_RX_FRAMING_ERR;
   output [11:0] STAT_RX_MF_ERR;
   output [11:0] STAT_RX_MF_LEN_ERR;
   output [11:0] STAT_RX_MF_REPEAT_ERR;
   output [11:0] STAT_RX_SYNCED;
   output [11:0] STAT_RX_SYNCED_ERR;
   output [11:0] STAT_RX_WORD_SYNC;
   output [127:0] RX_DATAOUT0;
   output [127:0] RX_DATAOUT1;
   output [127:0] RX_DATAOUT2;
   output [127:0] RX_DATAOUT3;
   output [15:0] DRP_DO;
   output [15:0] STAT_RX_RETRANS_LATENCY;
   output [1:0] STAT_TX_RETRANS_RAM_RSEL;
   output [255:0] STAT_RX_FC_STAT;
   output [2:0] STAT_RX_RETRANS_STATE;
   output [3:0] RX_MTYOUT0;
   output [3:0] RX_MTYOUT1;
   output [3:0] RX_MTYOUT2;
   output [3:0] RX_MTYOUT3;
   output [4:0] STAT_RX_RETRANS_SUBSEQ;
   output [63:0] TX_SERDES_DATA00;
   output [63:0] TX_SERDES_DATA01;
   output [63:0] TX_SERDES_DATA02;
   output [63:0] TX_SERDES_DATA03;
   output [63:0] TX_SERDES_DATA04;
   output [63:0] TX_SERDES_DATA05;
   output [63:0] TX_SERDES_DATA06;
   output [63:0] TX_SERDES_DATA07;
   output [63:0] TX_SERDES_DATA08;
   output [63:0] TX_SERDES_DATA09;
   output [63:0] TX_SERDES_DATA10;
   output [63:0] TX_SERDES_DATA11;
   output [643:0] STAT_TX_RETRANS_RAM_WDATA;
   output [65:0] RX_BYPASS_DATAOUT00;
   output [65:0] RX_BYPASS_DATAOUT01;
   output [65:0] RX_BYPASS_DATAOUT02;
   output [65:0] RX_BYPASS_DATAOUT03;
   output [65:0] RX_BYPASS_DATAOUT04;
   output [65:0] RX_BYPASS_DATAOUT05;
   output [65:0] RX_BYPASS_DATAOUT06;
   output [65:0] RX_BYPASS_DATAOUT07;
   output [65:0] RX_BYPASS_DATAOUT08;
   output [65:0] RX_BYPASS_DATAOUT09;
   output [65:0] RX_BYPASS_DATAOUT10;
   output [65:0] RX_BYPASS_DATAOUT11;
   output [7:0] STAT_RX_MUBITS;
   output [7:0] STAT_RX_RETRANS_SEQ;
   output [8:0] STAT_TX_RETRANS_RAM_RADDR;
   output [8:0] STAT_TX_RETRANS_RAM_WADDR;
   input CORE_CLK;
   input CTL_RX_FORCE_RESYNC;
   input CTL_RX_RETRANS_ACK;
   input CTL_RX_RETRANS_ENABLE;
   input CTL_RX_RETRANS_ERRIN;
   input CTL_RX_RETRANS_FORCE_REQ;
   input CTL_RX_RETRANS_RESET;
   input CTL_RX_RETRANS_RESET_MODE;
   input CTL_TX_DIAGWORD_INTFSTAT;
   input CTL_TX_ENABLE;
   input CTL_TX_ERRINJ_BITERR_GO;
   input CTL_TX_RETRANS_ENABLE;
   input CTL_TX_RETRANS_RAM_PERRIN;
   input CTL_TX_RETRANS_REQ;
   input CTL_TX_RETRANS_REQ_VALID;
   input CTL_TX_RLIM_ENABLE;
   input DRP_CLK;
   input DRP_EN;
   input DRP_WE;
   input LBUS_CLK;
   input RX_BYPASS_FORCE_REALIGNIN;
   input RX_BYPASS_RDIN;
   input RX_RESET;
   input TX_BCTLIN0;
   input TX_BCTLIN1;
   input TX_BCTLIN2;
   input TX_BCTLIN3;
   input TX_BYPASS_ENAIN;
   input TX_ENAIN0;
   input TX_ENAIN1;
   input TX_ENAIN2;
   input TX_ENAIN3;
   input TX_EOPIN0;
   input TX_EOPIN1;
   input TX_EOPIN2;
   input TX_EOPIN3;
   input TX_ERRIN0;
   input TX_ERRIN1;
   input TX_ERRIN2;
   input TX_ERRIN3;
   input TX_RESET;
   input TX_SERDES_REFCLK;
   input TX_SERDES_REFCLK_RESET;
   input TX_SOPIN0;
   input TX_SOPIN1;
   input TX_SOPIN2;
   input TX_SOPIN3;
   input [10:0] TX_CHANIN0;
   input [10:0] TX_CHANIN1;
   input [10:0] TX_CHANIN2;
   input [10:0] TX_CHANIN3;
   input [11:0] CTL_TX_DIAGWORD_LANESTAT;
   input [11:0] CTL_TX_RLIM_DELTA;
   input [11:0] CTL_TX_RLIM_MAX;
   input [11:0] RX_SERDES_CLK;
   input [11:0] RX_SERDES_RESET;
   input [11:0] TX_BYPASS_CTRLIN;
   input [127:0] TX_DATAIN0;
   input [127:0] TX_DATAIN1;
   input [127:0] TX_DATAIN2;
   input [127:0] TX_DATAIN3;
   input [15:0] DRP_DI;
   input [255:0] CTL_TX_FC_STAT;
   input [3:0] CTL_TX_ERRINJ_BITERR_LANE;
   input [3:0] TX_BYPASS_MFRAMER_STATEIN;
   input [3:0] TX_MTYIN0;
   input [3:0] TX_MTYIN1;
   input [3:0] TX_MTYIN2;
   input [3:0] TX_MTYIN3;
   input [63:0] RX_SERDES_DATA00;
   input [63:0] RX_SERDES_DATA01;
   input [63:0] RX_SERDES_DATA02;
   input [63:0] RX_SERDES_DATA03;
   input [63:0] RX_SERDES_DATA04;
   input [63:0] RX_SERDES_DATA05;
   input [63:0] RX_SERDES_DATA06;
   input [63:0] RX_SERDES_DATA07;
   input [63:0] RX_SERDES_DATA08;
   input [63:0] RX_SERDES_DATA09;
   input [63:0] RX_SERDES_DATA10;
   input [63:0] RX_SERDES_DATA11;
   input [63:0] TX_BYPASS_DATAIN00;
   input [63:0] TX_BYPASS_DATAIN01;
   input [63:0] TX_BYPASS_DATAIN02;
   input [63:0] TX_BYPASS_DATAIN03;
   input [63:0] TX_BYPASS_DATAIN04;
   input [63:0] TX_BYPASS_DATAIN05;
   input [63:0] TX_BYPASS_DATAIN06;
   input [63:0] TX_BYPASS_DATAIN07;
   input [63:0] TX_BYPASS_DATAIN08;
   input [63:0] TX_BYPASS_DATAIN09;
   input [63:0] TX_BYPASS_DATAIN10;
   input [63:0] TX_BYPASS_DATAIN11;
   input [643:0] CTL_TX_RETRANS_RAM_RDATA;
   input [7:0] CTL_TX_MUBITS;
   input [7:0] CTL_TX_RLIM_INTV;
   input [7:0] TX_BYPASS_GEARBOX_SEQIN;
   input [9:0] DRP_ADDR;
endmodule

///// component ILKNE4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ILKNE4 (
  DRP_DO,
  DRP_RDY,
  RX_BYPASS_DATAOUT00,
  RX_BYPASS_DATAOUT01,
  RX_BYPASS_DATAOUT02,
  RX_BYPASS_DATAOUT03,
  RX_BYPASS_DATAOUT04,
  RX_BYPASS_DATAOUT05,
  RX_BYPASS_DATAOUT06,
  RX_BYPASS_DATAOUT07,
  RX_BYPASS_DATAOUT08,
  RX_BYPASS_DATAOUT09,
  RX_BYPASS_DATAOUT10,
  RX_BYPASS_DATAOUT11,
  RX_BYPASS_ENAOUT,
  RX_BYPASS_IS_AVAILOUT,
  RX_BYPASS_IS_BADLYFRAMEDOUT,
  RX_BYPASS_IS_OVERFLOWOUT,
  RX_BYPASS_IS_SYNCEDOUT,
  RX_BYPASS_IS_SYNCWORDOUT,
  RX_CHANOUT0,
  RX_CHANOUT1,
  RX_CHANOUT2,
  RX_CHANOUT3,
  RX_DATAOUT0,
  RX_DATAOUT1,
  RX_DATAOUT2,
  RX_DATAOUT3,
  RX_ENAOUT0,
  RX_ENAOUT1,
  RX_ENAOUT2,
  RX_ENAOUT3,
  RX_EOPOUT0,
  RX_EOPOUT1,
  RX_EOPOUT2,
  RX_EOPOUT3,
  RX_ERROUT0,
  RX_ERROUT1,
  RX_ERROUT2,
  RX_ERROUT3,
  RX_MTYOUT0,
  RX_MTYOUT1,
  RX_MTYOUT2,
  RX_MTYOUT3,
  RX_OVFOUT,
  RX_SOPOUT0,
  RX_SOPOUT1,
  RX_SOPOUT2,
  RX_SOPOUT3,
  STAT_RX_ALIGNED,
  STAT_RX_ALIGNED_ERR,
  STAT_RX_BAD_TYPE_ERR,
  STAT_RX_BURSTMAX_ERR,
  STAT_RX_BURST_ERR,
  STAT_RX_CRC24_ERR,
  STAT_RX_CRC32_ERR,
  STAT_RX_CRC32_VALID,
  STAT_RX_DESCRAM_ERR,
  STAT_RX_DIAGWORD_INTFSTAT,
  STAT_RX_DIAGWORD_LANESTAT,
  STAT_RX_FC_STAT,
  STAT_RX_FRAMING_ERR,
  STAT_RX_MEOP_ERR,
  STAT_RX_MF_ERR,
  STAT_RX_MF_LEN_ERR,
  STAT_RX_MF_REPEAT_ERR,
  STAT_RX_MISALIGNED,
  STAT_RX_MSOP_ERR,
  STAT_RX_MUBITS,
  STAT_RX_MUBITS_UPDATED,
  STAT_RX_OVERFLOW_ERR,
  STAT_RX_RETRANS_CRC24_ERR,
  STAT_RX_RETRANS_DISC,
  STAT_RX_RETRANS_LATENCY,
  STAT_RX_RETRANS_REQ,
  STAT_RX_RETRANS_RETRY_ERR,
  STAT_RX_RETRANS_SEQ,
  STAT_RX_RETRANS_SEQ_UPDATED,
  STAT_RX_RETRANS_STATE,
  STAT_RX_RETRANS_SUBSEQ,
  STAT_RX_RETRANS_WDOG_ERR,
  STAT_RX_RETRANS_WRAP_ERR,
  STAT_RX_SYNCED,
  STAT_RX_SYNCED_ERR,
  STAT_RX_WORD_SYNC,
  STAT_TX_BURST_ERR,
  STAT_TX_ERRINJ_BITERR_DONE,
  STAT_TX_OVERFLOW_ERR,
  STAT_TX_RETRANS_BURST_ERR,
  STAT_TX_RETRANS_BUSY,
  STAT_TX_RETRANS_RAM_PERROUT,
  STAT_TX_RETRANS_RAM_RADDR,
  STAT_TX_RETRANS_RAM_RD_B0,
  STAT_TX_RETRANS_RAM_RD_B1,
  STAT_TX_RETRANS_RAM_RD_B2,
  STAT_TX_RETRANS_RAM_RD_B3,
  STAT_TX_RETRANS_RAM_RSEL,
  STAT_TX_RETRANS_RAM_WADDR,
  STAT_TX_RETRANS_RAM_WDATA,
  STAT_TX_RETRANS_RAM_WE_B0,
  STAT_TX_RETRANS_RAM_WE_B1,
  STAT_TX_RETRANS_RAM_WE_B2,
  STAT_TX_RETRANS_RAM_WE_B3,
  STAT_TX_UNDERFLOW_ERR,
  TX_OVFOUT,
  TX_RDYOUT,
  TX_SERDES_DATA00,
  TX_SERDES_DATA01,
  TX_SERDES_DATA02,
  TX_SERDES_DATA03,
  TX_SERDES_DATA04,
  TX_SERDES_DATA05,
  TX_SERDES_DATA06,
  TX_SERDES_DATA07,
  TX_SERDES_DATA08,
  TX_SERDES_DATA09,
  TX_SERDES_DATA10,
  TX_SERDES_DATA11,
  CORE_CLK,
  CTL_RX_FORCE_RESYNC,
  CTL_RX_RETRANS_ACK,
  CTL_RX_RETRANS_ENABLE,
  CTL_RX_RETRANS_ERRIN,
  CTL_RX_RETRANS_FORCE_REQ,
  CTL_RX_RETRANS_RESET,
  CTL_RX_RETRANS_RESET_MODE,
  CTL_TX_DIAGWORD_INTFSTAT,
  CTL_TX_DIAGWORD_LANESTAT,
  CTL_TX_ENABLE,
  CTL_TX_ERRINJ_BITERR_GO,
  CTL_TX_ERRINJ_BITERR_LANE,
  CTL_TX_FC_STAT,
  CTL_TX_MUBITS,
  CTL_TX_RETRANS_ENABLE,
  CTL_TX_RETRANS_RAM_PERRIN,
  CTL_TX_RETRANS_RAM_RDATA,
  CTL_TX_RETRANS_REQ,
  CTL_TX_RETRANS_REQ_VALID,
  CTL_TX_RLIM_DELTA,
  CTL_TX_RLIM_ENABLE,
  CTL_TX_RLIM_INTV,
  CTL_TX_RLIM_MAX,
  DRP_ADDR,
  DRP_CLK,
  DRP_DI,
  DRP_EN,
  DRP_WE,
  LBUS_CLK,
  RX_BYPASS_FORCE_REALIGNIN,
  RX_BYPASS_RDIN,
  RX_RESET,
  RX_SERDES_CLK,
  RX_SERDES_DATA00,
  RX_SERDES_DATA01,
  RX_SERDES_DATA02,
  RX_SERDES_DATA03,
  RX_SERDES_DATA04,
  RX_SERDES_DATA05,
  RX_SERDES_DATA06,
  RX_SERDES_DATA07,
  RX_SERDES_DATA08,
  RX_SERDES_DATA09,
  RX_SERDES_DATA10,
  RX_SERDES_DATA11,
  RX_SERDES_RESET,
  TX_BCTLIN0,
  TX_BCTLIN1,
  TX_BCTLIN2,
  TX_BCTLIN3,
  TX_BYPASS_CTRLIN,
  TX_BYPASS_DATAIN00,
  TX_BYPASS_DATAIN01,
  TX_BYPASS_DATAIN02,
  TX_BYPASS_DATAIN03,
  TX_BYPASS_DATAIN04,
  TX_BYPASS_DATAIN05,
  TX_BYPASS_DATAIN06,
  TX_BYPASS_DATAIN07,
  TX_BYPASS_DATAIN08,
  TX_BYPASS_DATAIN09,
  TX_BYPASS_DATAIN10,
  TX_BYPASS_DATAIN11,
  TX_BYPASS_ENAIN,
  TX_BYPASS_GEARBOX_SEQIN,
  TX_BYPASS_MFRAMER_STATEIN,
  TX_CHANIN0,
  TX_CHANIN1,
  TX_CHANIN2,
  TX_CHANIN3,
  TX_DATAIN0,
  TX_DATAIN1,
  TX_DATAIN2,
  TX_DATAIN3,
  TX_ENAIN0,
  TX_ENAIN1,
  TX_ENAIN2,
  TX_ENAIN3,
  TX_EOPIN0,
  TX_EOPIN1,
  TX_EOPIN2,
  TX_EOPIN3,
  TX_ERRIN0,
  TX_ERRIN1,
  TX_ERRIN2,
  TX_ERRIN3,
  TX_MTYIN0,
  TX_MTYIN1,
  TX_MTYIN2,
  TX_MTYIN3,
  TX_RESET,
  TX_SERDES_REFCLK,
  TX_SERDES_REFCLK_RESET,
  TX_SOPIN0,
  TX_SOPIN1,
  TX_SOPIN2,
  TX_SOPIN3
);
  parameter BYPASS = "FALSE";
  parameter [1:0] CTL_RX_BURSTMAX = 2'h3;
  parameter [1:0] CTL_RX_CHAN_EXT = 2'h0;
  parameter [3:0] CTL_RX_LAST_LANE = 4'hB;
  parameter [15:0] CTL_RX_MFRAMELEN_MINUS1 = 16'h07FF;
  parameter CTL_RX_PACKET_MODE = "FALSE";
  parameter [2:0] CTL_RX_RETRANS_MULT = 3'h0;
  parameter [3:0] CTL_RX_RETRANS_RETRY = 4'h2;
  parameter [15:0] CTL_RX_RETRANS_TIMER1 = 16'h0009;
  parameter [15:0] CTL_RX_RETRANS_TIMER2 = 16'h0000;
  parameter [11:0] CTL_RX_RETRANS_WDOG = 12'h000;
  parameter [7:0] CTL_RX_RETRANS_WRAP_TIMER = 8'h00;
  parameter CTL_TEST_MODE_PIN_CHAR = "FALSE";
  parameter [1:0] CTL_TX_BURSTMAX = 2'h3;
  parameter [2:0] CTL_TX_BURSTSHORT = 3'h1;
  parameter [1:0] CTL_TX_CHAN_EXT = 2'h0;
  parameter CTL_TX_DISABLE_SKIPWORD = "FALSE";
  parameter [3:0] CTL_TX_FC_CALLEN = 4'hF;
  parameter [3:0] CTL_TX_LAST_LANE = 4'hB;
  parameter [15:0] CTL_TX_MFRAMELEN_MINUS1 = 16'h07FF;
  parameter [13:0] CTL_TX_RETRANS_DEPTH = 14'h0800;
  parameter [2:0] CTL_TX_RETRANS_MULT = 3'h0;
  parameter [1:0] CTL_TX_RETRANS_RAM_BANKS = 2'h3;
  parameter MODE = "TRUE";
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
   output DRP_RDY;
   output RX_ENAOUT0;
   output RX_ENAOUT1;
   output RX_ENAOUT2;
   output RX_ENAOUT3;
   output RX_EOPOUT0;
   output RX_EOPOUT1;
   output RX_EOPOUT2;
   output RX_EOPOUT3;
   output RX_ERROUT0;
   output RX_ERROUT1;
   output RX_ERROUT2;
   output RX_ERROUT3;
   output RX_OVFOUT;
   output RX_SOPOUT0;
   output RX_SOPOUT1;
   output RX_SOPOUT2;
   output RX_SOPOUT3;
   output STAT_RX_ALIGNED;
   output STAT_RX_ALIGNED_ERR;
   output STAT_RX_BURSTMAX_ERR;
   output STAT_RX_BURST_ERR;
   output STAT_RX_CRC24_ERR;
   output STAT_RX_MEOP_ERR;
   output STAT_RX_MISALIGNED;
   output STAT_RX_MSOP_ERR;
   output STAT_RX_MUBITS_UPDATED;
   output STAT_RX_OVERFLOW_ERR;
   output STAT_RX_RETRANS_CRC24_ERR;
   output STAT_RX_RETRANS_DISC;
   output STAT_RX_RETRANS_REQ;
   output STAT_RX_RETRANS_RETRY_ERR;
   output STAT_RX_RETRANS_SEQ_UPDATED;
   output STAT_RX_RETRANS_WDOG_ERR;
   output STAT_RX_RETRANS_WRAP_ERR;
   output STAT_TX_BURST_ERR;
   output STAT_TX_ERRINJ_BITERR_DONE;
   output STAT_TX_OVERFLOW_ERR;
   output STAT_TX_RETRANS_BURST_ERR;
   output STAT_TX_RETRANS_BUSY;
   output STAT_TX_RETRANS_RAM_PERROUT;
   output STAT_TX_RETRANS_RAM_RD_B0;
   output STAT_TX_RETRANS_RAM_RD_B1;
   output STAT_TX_RETRANS_RAM_RD_B2;
   output STAT_TX_RETRANS_RAM_RD_B3;
   output STAT_TX_RETRANS_RAM_WE_B0;
   output STAT_TX_RETRANS_RAM_WE_B1;
   output STAT_TX_RETRANS_RAM_WE_B2;
   output STAT_TX_RETRANS_RAM_WE_B3;
   output STAT_TX_UNDERFLOW_ERR;
   output TX_OVFOUT;
   output TX_RDYOUT;
   output [10:0] RX_CHANOUT0;
   output [10:0] RX_CHANOUT1;
   output [10:0] RX_CHANOUT2;
   output [10:0] RX_CHANOUT3;
   output [11:0] RX_BYPASS_ENAOUT;
   output [11:0] RX_BYPASS_IS_AVAILOUT;
   output [11:0] RX_BYPASS_IS_BADLYFRAMEDOUT;
   output [11:0] RX_BYPASS_IS_OVERFLOWOUT;
   output [11:0] RX_BYPASS_IS_SYNCEDOUT;
   output [11:0] RX_BYPASS_IS_SYNCWORDOUT;
   output [11:0] STAT_RX_BAD_TYPE_ERR;
   output [11:0] STAT_RX_CRC32_ERR;
   output [11:0] STAT_RX_CRC32_VALID;
   output [11:0] STAT_RX_DESCRAM_ERR;
   output [11:0] STAT_RX_DIAGWORD_INTFSTAT;
   output [11:0] STAT_RX_DIAGWORD_LANESTAT;
   output [11:0] STAT_RX_FRAMING_ERR;
   output [11:0] STAT_RX_MF_ERR;
   output [11:0] STAT_RX_MF_LEN_ERR;
   output [11:0] STAT_RX_MF_REPEAT_ERR;
   output [11:0] STAT_RX_SYNCED;
   output [11:0] STAT_RX_SYNCED_ERR;
   output [11:0] STAT_RX_WORD_SYNC;
   output [127:0] RX_DATAOUT0;
   output [127:0] RX_DATAOUT1;
   output [127:0] RX_DATAOUT2;
   output [127:0] RX_DATAOUT3;
   output [15:0] DRP_DO;
   output [15:0] STAT_RX_RETRANS_LATENCY;
   output [1:0] STAT_TX_RETRANS_RAM_RSEL;
   output [255:0] STAT_RX_FC_STAT;
   output [2:0] STAT_RX_RETRANS_STATE;
   output [3:0] RX_MTYOUT0;
   output [3:0] RX_MTYOUT1;
   output [3:0] RX_MTYOUT2;
   output [3:0] RX_MTYOUT3;
   output [4:0] STAT_RX_RETRANS_SUBSEQ;
   output [63:0] TX_SERDES_DATA00;
   output [63:0] TX_SERDES_DATA01;
   output [63:0] TX_SERDES_DATA02;
   output [63:0] TX_SERDES_DATA03;
   output [63:0] TX_SERDES_DATA04;
   output [63:0] TX_SERDES_DATA05;
   output [63:0] TX_SERDES_DATA06;
   output [63:0] TX_SERDES_DATA07;
   output [63:0] TX_SERDES_DATA08;
   output [63:0] TX_SERDES_DATA09;
   output [63:0] TX_SERDES_DATA10;
   output [63:0] TX_SERDES_DATA11;
   output [643:0] STAT_TX_RETRANS_RAM_WDATA;
   output [65:0] RX_BYPASS_DATAOUT00;
   output [65:0] RX_BYPASS_DATAOUT01;
   output [65:0] RX_BYPASS_DATAOUT02;
   output [65:0] RX_BYPASS_DATAOUT03;
   output [65:0] RX_BYPASS_DATAOUT04;
   output [65:0] RX_BYPASS_DATAOUT05;
   output [65:0] RX_BYPASS_DATAOUT06;
   output [65:0] RX_BYPASS_DATAOUT07;
   output [65:0] RX_BYPASS_DATAOUT08;
   output [65:0] RX_BYPASS_DATAOUT09;
   output [65:0] RX_BYPASS_DATAOUT10;
   output [65:0] RX_BYPASS_DATAOUT11;
   output [7:0] STAT_RX_MUBITS;
   output [7:0] STAT_RX_RETRANS_SEQ;
   output [8:0] STAT_TX_RETRANS_RAM_RADDR;
   output [8:0] STAT_TX_RETRANS_RAM_WADDR;
   input CORE_CLK;
   input CTL_RX_FORCE_RESYNC;
   input CTL_RX_RETRANS_ACK;
   input CTL_RX_RETRANS_ENABLE;
   input CTL_RX_RETRANS_ERRIN;
   input CTL_RX_RETRANS_FORCE_REQ;
   input CTL_RX_RETRANS_RESET;
   input CTL_RX_RETRANS_RESET_MODE;
   input CTL_TX_DIAGWORD_INTFSTAT;
   input CTL_TX_ENABLE;
   input CTL_TX_ERRINJ_BITERR_GO;
   input CTL_TX_RETRANS_ENABLE;
   input CTL_TX_RETRANS_RAM_PERRIN;
   input CTL_TX_RETRANS_REQ;
   input CTL_TX_RETRANS_REQ_VALID;
   input CTL_TX_RLIM_ENABLE;
   input DRP_CLK;
   input DRP_EN;
   input DRP_WE;
   input LBUS_CLK;
   input RX_BYPASS_FORCE_REALIGNIN;
   input RX_BYPASS_RDIN;
   input RX_RESET;
   input TX_BCTLIN0;
   input TX_BCTLIN1;
   input TX_BCTLIN2;
   input TX_BCTLIN3;
   input TX_BYPASS_ENAIN;
   input TX_ENAIN0;
   input TX_ENAIN1;
   input TX_ENAIN2;
   input TX_ENAIN3;
   input TX_EOPIN0;
   input TX_EOPIN1;
   input TX_EOPIN2;
   input TX_EOPIN3;
   input TX_ERRIN0;
   input TX_ERRIN1;
   input TX_ERRIN2;
   input TX_ERRIN3;
   input TX_RESET;
   input TX_SERDES_REFCLK;
   input TX_SERDES_REFCLK_RESET;
   input TX_SOPIN0;
   input TX_SOPIN1;
   input TX_SOPIN2;
   input TX_SOPIN3;
   input [10:0] TX_CHANIN0;
   input [10:0] TX_CHANIN1;
   input [10:0] TX_CHANIN2;
   input [10:0] TX_CHANIN3;
   input [11:0] CTL_TX_DIAGWORD_LANESTAT;
   input [11:0] CTL_TX_RLIM_DELTA;
   input [11:0] CTL_TX_RLIM_MAX;
   input [11:0] RX_SERDES_CLK;
   input [11:0] RX_SERDES_RESET;
   input [11:0] TX_BYPASS_CTRLIN;
   input [127:0] TX_DATAIN0;
   input [127:0] TX_DATAIN1;
   input [127:0] TX_DATAIN2;
   input [127:0] TX_DATAIN3;
   input [15:0] DRP_DI;
   input [255:0] CTL_TX_FC_STAT;
   input [3:0] CTL_TX_ERRINJ_BITERR_LANE;
   input [3:0] TX_BYPASS_MFRAMER_STATEIN;
   input [3:0] TX_MTYIN0;
   input [3:0] TX_MTYIN1;
   input [3:0] TX_MTYIN2;
   input [3:0] TX_MTYIN3;
   input [63:0] RX_SERDES_DATA00;
   input [63:0] RX_SERDES_DATA01;
   input [63:0] RX_SERDES_DATA02;
   input [63:0] RX_SERDES_DATA03;
   input [63:0] RX_SERDES_DATA04;
   input [63:0] RX_SERDES_DATA05;
   input [63:0] RX_SERDES_DATA06;
   input [63:0] RX_SERDES_DATA07;
   input [63:0] RX_SERDES_DATA08;
   input [63:0] RX_SERDES_DATA09;
   input [63:0] RX_SERDES_DATA10;
   input [63:0] RX_SERDES_DATA11;
   input [63:0] TX_BYPASS_DATAIN00;
   input [63:0] TX_BYPASS_DATAIN01;
   input [63:0] TX_BYPASS_DATAIN02;
   input [63:0] TX_BYPASS_DATAIN03;
   input [63:0] TX_BYPASS_DATAIN04;
   input [63:0] TX_BYPASS_DATAIN05;
   input [63:0] TX_BYPASS_DATAIN06;
   input [63:0] TX_BYPASS_DATAIN07;
   input [63:0] TX_BYPASS_DATAIN08;
   input [63:0] TX_BYPASS_DATAIN09;
   input [63:0] TX_BYPASS_DATAIN10;
   input [63:0] TX_BYPASS_DATAIN11;
   input [643:0] CTL_TX_RETRANS_RAM_RDATA;
   input [7:0] CTL_TX_MUBITS;
   input [7:0] CTL_TX_RLIM_INTV;
   input [7:0] TX_BYPASS_GEARBOX_SEQIN;
   input [9:0] DRP_ADDR;
endmodule

///// component INV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module INV (
  O,
  I
);
   output O;
   input I;
endmodule

///// component IN_FIFO ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IN_FIFO (
  ALMOSTEMPTY,
  ALMOSTFULL,
  EMPTY,
  FULL,
  Q0,
  Q1,
  Q2,
  Q3,
  Q4,
  Q5,
  Q6,
  Q7,
  Q8,
  Q9,
  D0,
  D1,
  D2,
  D3,
  D4,
  D5,
  D6,
  D7,
  D8,
  D9,
  RDCLK,
  RDEN,
  RESET,
  WRCLK,
  WREN
);
  parameter integer ALMOST_EMPTY_VALUE = 1;
  parameter integer ALMOST_FULL_VALUE = 1;
  parameter ARRAY_MODE = "ARRAY_MODE_4_X_8";
  parameter SYNCHRONOUS_MODE = "FALSE";
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output EMPTY;
   output FULL;
   output [7:0] Q0;
   output [7:0] Q1;
   output [7:0] Q2;
   output [7:0] Q3;
   output [7:0] Q4;
   output [7:0] Q5;
   output [7:0] Q6;
   output [7:0] Q7;
   output [7:0] Q8;
   output [7:0] Q9;
   input RDCLK;
   input RDEN;
   input RESET;
   input WRCLK;
   input WREN;
   input [3:0] D0;
   input [3:0] D1;
   input [3:0] D2;
   input [3:0] D3;
   input [3:0] D4;
   input [3:0] D7;
   input [3:0] D8;
   input [3:0] D9;
   input [7:0] D5;
   input [7:0] D6;
endmodule

///// component IOBUF ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF (
  O,
  IO,
  I,
  T
);
  parameter integer DRIVE = 12;
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SLEW = "SLOW";
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUFDS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUFDS (
  O,
  IO,
  IOB,
  I,
  T
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SLEW = "SLOW";
   output O;
   inout IO, IOB;
   input I, T;
endmodule

///// component IOBUFDSE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUFDSE3 (
  O,
  IO,
  IOB,
  DCITERMDISABLE,
  I,
  IBUFDISABLE,
  OSC,
  OSC_EN,
  T
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter integer SIM_INPUT_BUFFER_OFFSET = 0;
  parameter USE_IBUFDISABLE = "FALSE";
   output O;
   inout IO;
   inout IOB;
   input DCITERMDISABLE;
   input I;
   input IBUFDISABLE;
   input T;
   input [1:0] OSC_EN;
   input [3:0] OSC;
endmodule

///// component IOBUFDS_BLVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUFDS_BLVDS_25 (
  O,
  IO,
  IOB,
  I,
  T
);
   output O;
   inout IO, IOB;
   input I, T;
endmodule

///// component IOBUFDS_DCIEN ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUFDS_DCIEN (
  O,
  IO,
  IOB,
  DCITERMDISABLE,
  I,
  IBUFDISABLE,
  T
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter SLEW = "SLOW";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   inout IO;
   inout IOB;
   input DCITERMDISABLE;
   input I;
   input IBUFDISABLE;
   input T;
endmodule

///// component IOBUFDS_DIFF_OUT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUFDS_DIFF_OUT (
  O,
  OB,
  IO,
  IOB,
  I,
  TM,
  TS
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
   output O;
   output OB;
   inout IO;
   inout IOB;
   input I;
   input TM;
   input TS;
endmodule

///// component IOBUFDS_DIFF_OUT_DCIEN ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUFDS_DIFF_OUT_DCIEN (
  O,
  OB,
  IO,
  IOB,
  DCITERMDISABLE,
  I,
  IBUFDISABLE,
  TM,
  TS
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   output OB;
   inout IO;
   inout IOB;
   input DCITERMDISABLE;
   input I;
   input IBUFDISABLE;
   input TM;
   input TS;
endmodule

///// component IOBUFDS_DIFF_OUT_INTERMDISABLE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUFDS_DIFF_OUT_INTERMDISABLE (
  O,
  OB,
  IO,
  IOB,
  I,
  IBUFDISABLE,
  INTERMDISABLE,
  TM,
  TS
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   output OB;
   inout IO;
   inout IOB;
   input I;
   input IBUFDISABLE;
   input INTERMDISABLE;
   input TM;
   input TS;
endmodule

///// component IOBUFDS_INTERMDISABLE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUFDS_INTERMDISABLE (
  O,
  IO,
  IOB,
  I,
  IBUFDISABLE,
  INTERMDISABLE,
  T
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter SLEW = "SLOW";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   inout IO;
   inout IOB;
   input I;
   input IBUFDISABLE;
   input INTERMDISABLE;
   input T;
endmodule

///// component IOBUFE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUFE3 (
  O,
  IO,
  DCITERMDISABLE,
  I,
  IBUFDISABLE,
  OSC,
  OSC_EN,
  T,
  VREF
);
  parameter integer DRIVE = 12;
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter integer SIM_INPUT_BUFFER_OFFSET = 0;
  parameter USE_IBUFDISABLE = "FALSE";
   output O;
   inout IO;
   input DCITERMDISABLE;
   input I;
   input IBUFDISABLE;
   input OSC_EN;
   input T;
   input VREF;
   input [3:0] OSC;
endmodule

///// component IOBUF_AGP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_AGP (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_ANALOG ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_ANALOG (
  O,
  IO,
  I,
  T
);
  parameter integer DRIVE = 12;
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SLEW = "SLOW";
   output O;
   inout IO;
   input I;
   input T;
endmodule

///// component IOBUF_CTT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_CTT (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_DCIEN ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_DCIEN (
  O,
  IO,
  DCITERMDISABLE,
  I,
  IBUFDISABLE,
  T
);
  parameter integer DRIVE = 12;
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter SLEW = "SLOW";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   inout IO;
   input DCITERMDISABLE;
   input I;
   input IBUFDISABLE;
   input T;
endmodule

///// component IOBUF_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_F_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_F_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_F_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_F_24 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_F_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_F_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_F_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_GTL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_GTL (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_GTLP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_GTLP (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_GTLP_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_GTLP_DCI (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_GTL_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_GTL_DCI (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_I (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_II (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_III ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_III (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_III_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_III_18 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_II_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_II_18 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_II_DCI (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_II_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_II_DCI_18 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_IV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_IV (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_IV_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_IV_18 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_IV_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_IV_DCI (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_IV_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_IV_DCI_18 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_HSTL_I_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_HSTL_I_18 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_INTERMDISABLE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_INTERMDISABLE (
  O,
  IO,
  I,
  IBUFDISABLE,
  INTERMDISABLE,
  T
);
  parameter integer DRIVE = 12;
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SIM_DEVICE = "7SERIES";
  parameter SLEW = "SLOW";
  parameter USE_IBUFDISABLE = "TRUE";
   output O;
   inout IO;
   input I;
   input IBUFDISABLE;
   input INTERMDISABLE;
   input T;
endmodule

///// component IOBUF_LVCMOS12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS12_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS12_F_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS12_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS12_F_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS12_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS12_F_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS12_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS12_F_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS12_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS12_S_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS12_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS12_S_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS12_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS12_S_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS12_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS12_S_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_F_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_F_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_F_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_F_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_F_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_F_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_S_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_S_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_S_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_S_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_S_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS15_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS15_S_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_F_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_F_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_F_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_F_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_F_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_F_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_S_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_S_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_S_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_S_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_S_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS18_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS18_S_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_F_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_F_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_F_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_F_24 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_F_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_F_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_F_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_S_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_S_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_S_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_S_24 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_S_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_S_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS25_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS25_S_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_F_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_F_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_F_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_F_24 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_F_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_F_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_F_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_S_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_S_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_S_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_S_24 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_S_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_S_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVCMOS33_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVCMOS33_S_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVDCI_15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVDCI_15 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVDCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVDCI_18 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVDCI_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVDCI_25 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVDCI_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVDCI_33 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVDCI_DV2_15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVDCI_DV2_15 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVDCI_DV2_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVDCI_DV2_18 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVDCI_DV2_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVDCI_DV2_25 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVDCI_DV2_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVDCI_DV2_33 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVDS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVDS (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVPECL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVPECL (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_F_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_F_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_F_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_F_24 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_F_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_F_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_F_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_S_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_S_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_S_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_S_24 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_S_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_S_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_LVTTL_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_LVTTL_S_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_PCI33_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_PCI33_3 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_PCI33_5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_PCI33_5 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_PCI66_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_PCI66_3 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_PCIX ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_PCIX (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_PCIX66_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_PCIX66_3 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_SSTL18_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_SSTL18_I (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_SSTL18_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_SSTL18_II (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_SSTL18_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_SSTL18_II_DCI (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_SSTL2_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_SSTL2_I (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_SSTL2_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_SSTL2_II (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_SSTL2_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_SSTL2_II_DCI (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_SSTL3_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_SSTL3_I (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_SSTL3_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_SSTL3_II (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_SSTL3_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_SSTL3_II_DCI (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_S_12 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_S_16 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_S_2 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_S_24 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_S_4 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_S_6 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IOBUF_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_S_8 (
  O,
  IO,
  I,
  T
);
   output O;
   inout IO;
   input I, T;
endmodule

///// component IODELAY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IODELAY (
  DATAOUT,
  C,
  CE,
  DATAIN,
  IDATAIN,
  INC,
  ODATAIN,
  RST,
  T
);
  parameter DELAY_SRC = "I";
  parameter HIGH_PERFORMANCE_MODE = "TRUE";
  parameter IDELAY_TYPE = "DEFAULT";
  parameter integer IDELAY_VALUE = 0;
  parameter integer ODELAY_VALUE = 0;
  parameter real REFCLK_FREQUENCY = 200.0;
  parameter SIGNAL_PATTERN = "DATA";
   output DATAOUT;
   input C;
   input CE;
   input DATAIN;
   input IDATAIN;
   input INC;
   input ODATAIN;
   input RST;
   input T;
endmodule

///// component IODELAY2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IODELAY2 (
  BUSY,
  DATAOUT,
  DATAOUT2,
  DOUT,
  TOUT,
  CAL,
  CE,
  CLK,
  IDATAIN,
  INC,
  IOCLK0,
  IOCLK1,
  ODATAIN,
  RST,
  T
);
  parameter COUNTER_WRAPAROUND = "WRAPAROUND";
  parameter DATA_RATE = "SDR";
  parameter DELAY_SRC = "IO";
  parameter integer IDELAY2_VALUE = 0;
  parameter IDELAY_MODE = "NORMAL";
  parameter IDELAY_TYPE = "DEFAULT";
  parameter integer IDELAY_VALUE = 0;
  parameter integer ODELAY_VALUE = 0;
  parameter SERDES_MODE = "NONE";
  parameter integer SIM_TAPDELAY_VALUE = 75;
   output BUSY;
   output DATAOUT;
   output DATAOUT2;
   output DOUT;
   output TOUT;
   input CAL;
   input CE;
   input CLK;
   input IDATAIN;
   input INC;
   input IOCLK0;
   input IOCLK1;
   input ODATAIN;
   input RST;
   input T;
endmodule

///// component IODELAYE1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IODELAYE1 (
  CNTVALUEOUT,
  DATAOUT,
  C,
  CE,
  CINVCTRL,
  CLKIN,
  CNTVALUEIN,
  DATAIN,
  IDATAIN,
  INC,
  ODATAIN,
  RST,
  T
);
  parameter CINVCTRL_SEL = "FALSE";
  parameter DELAY_SRC = "I";
  parameter HIGH_PERFORMANCE_MODE = "FALSE";
  parameter IDELAY_TYPE = "DEFAULT";
  parameter integer IDELAY_VALUE = 0;
  parameter ODELAY_TYPE = "FIXED";
  parameter integer ODELAY_VALUE = 0;
  parameter real REFCLK_FREQUENCY = 200.0;
  parameter SIGNAL_PATTERN = "DATA";
   output DATAOUT;
   output [4:0] CNTVALUEOUT;
   input C;
   input CE;
   input CINVCTRL;
   input CLKIN;
   input DATAIN;
   input IDATAIN;
   input INC;
   input ODATAIN;
   input RST;
   input T;
   input [4:0] CNTVALUEIN;
endmodule

///// component ISERDES ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ISERDES (
  O,
  Q1,
  Q2,
  Q3,
  Q4,
  Q5,
  Q6,
  SHIFTOUT1,
  SHIFTOUT2,
  BITSLIP,
  CE1,
  CE2,
  CLK,
  CLKDIV,
  D,
  DLYCE,
  DLYINC,
  DLYRST,
  OCLK,
  REV,
  SHIFTIN1,
  SHIFTIN2,
  SR
);
  parameter BITSLIP_ENABLE = "FALSE";
  parameter DATA_RATE = "DDR";
  parameter integer DATA_WIDTH = 4;
  parameter [0:0] INIT_Q1 = 1'b0;
  parameter [0:0] INIT_Q2 = 1'b0;
  parameter [0:0] INIT_Q3 = 1'b0;
  parameter [0:0] INIT_Q4 = 1'b0;
  parameter INTERFACE_TYPE = "MEMORY";
  parameter IOBDELAY = "NONE";
  parameter IOBDELAY_TYPE = "DEFAULT";
  parameter integer IOBDELAY_VALUE = 0;
  parameter integer NUM_CE = 2;
  parameter SERDES_MODE = "MASTER";
  parameter [0:0] SRVAL_Q1 = 1'b0;
  parameter [0:0] SRVAL_Q2 = 1'b0;
  parameter [0:0] SRVAL_Q3 = 1'b0;
  parameter [0:0] SRVAL_Q4 = 1'b0;
   output O;
   output Q1;
   output Q2;
   output Q3;
   output Q4;
   output Q5;
   output Q6;
   output SHIFTOUT1;
   output SHIFTOUT2;
   input BITSLIP;
   input CE1;
   input CE2;
   input CLK;
   input CLKDIV;
   input D;
   input DLYCE;
   input DLYINC;
   input DLYRST;
   input OCLK;
   input REV;
   input SHIFTIN1;
   input SHIFTIN2;
   input SR;
endmodule

///// component ISERDESE1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ISERDESE1 (
  O,
  Q1,
  Q2,
  Q3,
  Q4,
  Q5,
  Q6,
  SHIFTOUT1,
  SHIFTOUT2,
  BITSLIP,
  CE1,
  CE2,
  CLK,
  CLKB,
  CLKDIV,
  D,
  DDLY,
  DYNCLKDIVSEL,
  DYNCLKSEL,
  OCLK,
  OFB,
  RST,
  SHIFTIN1,
  SHIFTIN2
);
  parameter DATA_RATE = "DDR";
  parameter integer DATA_WIDTH = 4;
  parameter DYN_CLKDIV_INV_EN = "FALSE";
  parameter DYN_CLK_INV_EN = "FALSE";
  parameter [0:0] INIT_Q1 = 1'b0;
  parameter [0:0] INIT_Q2 = 1'b0;
  parameter [0:0] INIT_Q3 = 1'b0;
  parameter [0:0] INIT_Q4 = 1'b0;
  parameter INTERFACE_TYPE = "MEMORY";
  parameter IOBDELAY = "NONE";
  parameter integer NUM_CE = 2;
  parameter OFB_USED = "FALSE";
  parameter SERDES_MODE = "MASTER";
  parameter [0:0] SRVAL_Q1 = 1'b0;
  parameter [0:0] SRVAL_Q2 = 1'b0;
  parameter [0:0] SRVAL_Q3 = 1'b0;
  parameter [0:0] SRVAL_Q4 = 1'b0;
   output O;
   output Q1;
   output Q2;
   output Q3;
   output Q4;
   output Q5;
   output Q6;
   output SHIFTOUT1;
   output SHIFTOUT2;
   input BITSLIP;
   input CE1;
   input CE2;
   input CLK;
   input CLKB;
   input CLKDIV;
   input D;
   input DDLY;
   input DYNCLKDIVSEL;
   input DYNCLKSEL;
   input OCLK;
   input OFB;
   input RST;
   input SHIFTIN1;
   input SHIFTIN2;
endmodule

///// component ISERDESE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ISERDESE2 (
  O,
  Q1,
  Q2,
  Q3,
  Q4,
  Q5,
  Q6,
  Q7,
  Q8,
  SHIFTOUT1,
  SHIFTOUT2,
  BITSLIP,
  CE1,
  CE2,
  CLK,
  CLKB,
  CLKDIV,
  CLKDIVP,
  D,
  DDLY,
  DYNCLKDIVSEL,
  DYNCLKSEL,
  OCLK,
  OCLKB,
  OFB,
  RST,
  SHIFTIN1,
  SHIFTIN2
);
  parameter DATA_RATE = "DDR";
  parameter integer DATA_WIDTH = 4;
  parameter DYN_CLKDIV_INV_EN = "FALSE";
  parameter DYN_CLK_INV_EN = "FALSE";
  parameter [0:0] INIT_Q1 = 1'b0;
  parameter [0:0] INIT_Q2 = 1'b0;
  parameter [0:0] INIT_Q3 = 1'b0;
  parameter [0:0] INIT_Q4 = 1'b0;
  parameter INTERFACE_TYPE = "MEMORY";
  parameter IOBDELAY = "NONE";
  parameter [0:0] IS_CLKB_INVERTED = 1'b0;
  parameter [0:0] IS_CLKDIVP_INVERTED = 1'b0;
  parameter [0:0] IS_CLKDIV_INVERTED = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_OCLKB_INVERTED = 1'b0;
  parameter [0:0] IS_OCLK_INVERTED = 1'b0;
  parameter integer NUM_CE = 2;
  parameter OFB_USED = "FALSE";
  parameter SERDES_MODE = "MASTER";
  parameter [0:0] SRVAL_Q1 = 1'b0;
  parameter [0:0] SRVAL_Q2 = 1'b0;
  parameter [0:0] SRVAL_Q3 = 1'b0;
  parameter [0:0] SRVAL_Q4 = 1'b0;
   output O;
   output Q1;
   output Q2;
   output Q3;
   output Q4;
   output Q5;
   output Q6;
   output Q7;
   output Q8;
   output SHIFTOUT1;
   output SHIFTOUT2;
   input BITSLIP;
   input CE1;
   input CE2;
   input CLK;
   input CLKB;
   input CLKDIV;
   input CLKDIVP;
   input D;
   input DDLY;
   input DYNCLKDIVSEL;
   input DYNCLKSEL;
   input OCLK;
   input OCLKB;
   input OFB;
   input RST;
   input SHIFTIN1;
   input SHIFTIN2;
endmodule

///// component ISERDESE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ISERDESE3 (
  FIFO_EMPTY,
  INTERNAL_DIVCLK,
  Q,
  CLK,
  CLKDIV,
  CLK_B,
  D,
  FIFO_RD_CLK,
  FIFO_RD_EN,
  RST
);
  parameter integer DATA_WIDTH = 8;
  parameter DDR_CLK_EDGE = "OPPOSITE_EDGE";
  parameter FIFO_ENABLE = "FALSE";
  parameter FIFO_SYNC_MODE = "FALSE";
  parameter IDDR_MODE = "FALSE";
  parameter [0:0] IS_CLK_B_INVERTED = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
   output FIFO_EMPTY;
   output INTERNAL_DIVCLK;
   output [7:0] Q;
   input CLK;
   input CLKDIV;
   input CLK_B;
   input D;
   input FIFO_RD_CLK;
   input FIFO_RD_EN;
   input RST;
endmodule

///// component ISERDES_NODELAY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ISERDES_NODELAY (
  Q1,
  Q2,
  Q3,
  Q4,
  Q5,
  Q6,
  SHIFTOUT1,
  SHIFTOUT2,
  BITSLIP,
  CE1,
  CE2,
  CLK,
  CLKB,
  CLKDIV,
  D,
  OCLK,
  RST,
  SHIFTIN1,
  SHIFTIN2
);
  parameter BITSLIP_ENABLE = "FALSE";
  parameter DATA_RATE = "DDR";
  parameter integer DATA_WIDTH = 4;
  parameter INIT_Q1 = 1'b0;
  parameter INIT_Q2 = 1'b0;
  parameter INIT_Q3 = 1'b0;
  parameter INIT_Q4 = 1'b0;
  parameter INTERFACE_TYPE = "MEMORY";
  parameter integer NUM_CE = 2;
  parameter SERDES_MODE = "MASTER";
   output Q1;
   output Q2;
   output Q3;
   output Q4;
   output Q5;
   output Q6;
   output SHIFTOUT1;
   output SHIFTOUT2;
   input BITSLIP;
   input CE1;
   input CE2;
   input CLK;
   input CLKB;
   input CLKDIV;
   input D;
   input OCLK;
   input RST;
   input SHIFTIN1;
   input SHIFTIN2;
endmodule

///// component JTAG_SIME2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module JTAG_SIME2 (
  TDO,
  TCK,
  TDI,
  TMS
);
  parameter PART_NAME = "7K325T";
   output TDO;
   input TCK, TDI, TMS;
endmodule

///// component KEEPER ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module KEEPER (
  O
);
   inout O;
endmodule

///// component KEY_CLEAR ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module KEY_CLEAR (
  KEYCLEARB
);
  input KEYCLEARB;
endmodule

///// component LD ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LD (
  Q,
  D,
  G
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input G, D;
endmodule

///// component LDC ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDC (
  Q,
  CLR,
  D,
  G
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input G, CLR, D;
endmodule

///// component LDCE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDCE (
  Q,
  CLR,
  D,
  G,
  GE
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLR_INVERTED = 1'b0;
  parameter [0:0] IS_G_INVERTED = 1'b0;
   output Q;
   input CLR;
   input D;
   input G;
   input GE;
endmodule

///// component LDCE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDCE_1 (
  Q,
  CLR,
  D,
  G,
  GE
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input G, GE, CLR, D;
endmodule

///// component LDCP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDCP (
  Q,
  CLR,
  D,
  G,
  PRE
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLR_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_G_INVERTED = 1'b0;
  parameter [0:0] IS_PRE_INVERTED = 1'b0;
   output Q;
   input CLR, D, G, PRE;
endmodule

///// component LDCPE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDCPE (
  Q,
  CLR,
  D,
  G,
  GE,
  PRE
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLR_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_GE_INVERTED = 1'b0;
  parameter [0:0] IS_G_INVERTED = 1'b0;
  parameter [0:0] IS_PRE_INVERTED = 1'b0;
   output Q;
   input CLR, D, G, GE, PRE;
endmodule

///// component LDCPE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDCPE_1 (
  Q,
  CLR,
  D,
  G,
  GE,
  PRE
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLR_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_GE_INVERTED = 1'b0;
  parameter [0:0] IS_G_INVERTED = 1'b0;
  parameter [0:0] IS_PRE_INVERTED = 1'b0;
   output Q;
   input CLR, D, G, GE, PRE;
endmodule

///// component LDCP_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDCP_1 (
  Q,
  CLR,
  D,
  G,
  PRE
);
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLR_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_G_INVERTED = 1'b0;
  parameter [0:0] IS_PRE_INVERTED = 1'b0;
   output Q;
   input CLR, D, G, PRE;
endmodule

///// component LDC_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDC_1 (
  Q,
  CLR,
  D,
  G
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input G, CLR, D;
endmodule

///// component LDE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDE (
  Q,
  D,
  G,
  GE
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input G, GE, D;
endmodule

///// component LDE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDE_1 (
  Q,
  D,
  G,
  GE
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input G, GE, D;
endmodule

///// component LDP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDP (
  Q,
  D,
  G,
  PRE
);
  parameter [0:0] INIT = 1'b1;
   output Q;
   input G, D, PRE;
endmodule

///// component LDPE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDPE (
  Q,
  D,
  G,
  GE,
  PRE
);
  parameter [0:0] INIT = 1'b1;
  parameter [0:0] IS_G_INVERTED = 1'b0;
  parameter [0:0] IS_PRE_INVERTED = 1'b0;
   output Q;
   input D;
   input G;
   input GE;
   input PRE;
endmodule

///// component LDPE_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDPE_1 (
  Q,
  D,
  G,
  GE,
  PRE
);
  parameter [0:0] INIT = 1'b1;
   output Q;
   input G, GE, D, PRE;
endmodule

///// component LDP_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LDP_1 (
  Q,
  D,
  G,
  PRE
);
  parameter [0:0] INIT = 1'b1;
   output Q;
   input G, D, PRE;
endmodule

///// component LD_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LD_1 (
  Q,
  D,
  G
);
  parameter [0:0] INIT = 1'b0;
   output Q;
   input G, D;
endmodule

///// component LOOKAHEAD8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LOOKAHEAD8 (
  COUTB,
  COUTD,
  COUTF,
  COUTH,
  A5,
  A6,
  CIN,
  CYA,
  CYB,
  CYC,
  CYD,
  CYE,
  CYF,
  CYG,
  CYH,
  PROPA,
  PROPB,
  PROPC,
  PROPD,
  PROPE,
  PROPF,
  PROPG,
  PROPH
);
  parameter LOOKB = "FALSE";
  parameter LOOKD = "FALSE";
  parameter LOOKF = "FALSE";
  parameter LOOKH = "FALSE";
   output COUTB;
   output COUTD;
   output COUTF;
   output COUTH;
   input A5;
   input A6;
   input CIN;
   input CYA;
   input CYB;
   input CYC;
   input CYD;
   input CYE;
   input CYF;
   input CYG;
   input CYH;
   input PROPA;
   input PROPB;
   input PROPC;
   input PROPD;
   input PROPE;
   input PROPF;
   input PROPG;
   input PROPH;
endmodule

///// component LUT1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT1 (
  O,
  I0
);
  parameter INIT = 2'h0;
   output O;
   input I0;
endmodule

///// component LUT1_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT1_D (
  LO,
  O,
  I0
);
  parameter [1:0] INIT = 2'h0;
   output LO, O;
   input I0;
endmodule

///// component LUT1_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT1_L (
  LO,
  I0
);
  parameter [1:0] INIT = 2'h0;
   output LO;
   input I0;
endmodule

///// component LUT2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT2 (
  O,
  I0,
  I1
);
  parameter INIT = 4'h0;
   output O;
   input I0, I1;
endmodule

///// component LUT2_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT2_D (
  LO,
  O,
  I0,
  I1
);
  parameter [3:0] INIT = 4'h0;
   output LO, O;
   input I0, I1;
endmodule

///// component LUT2_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT2_L (
  LO,
  I0,
  I1
);
  parameter [3:0] INIT = 4'h0;
   output LO;
   input I0, I1;
endmodule

///// component LUT3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT3 (
  O,
  I0,
  I1,
  I2
);
  parameter INIT = 8'h00;
   output O;
   input I0, I1, I2;
endmodule

///// component LUT3_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT3_D (
  LO,
  O,
  I0,
  I1,
  I2
);
  parameter [7:0] INIT = 8'h00;
   output LO, O;
   input I0, I1, I2;
endmodule

///// component LUT3_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT3_L (
  LO,
  I0,
  I1,
  I2
);
  parameter [7:0] INIT = 8'h00;
   output LO;
   input I0, I1, I2;
endmodule

///// component LUT4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT4 (
  O,
  I0,
  I1,
  I2,
  I3
);
  parameter INIT = 16'h0000;
   output O;
   input I0, I1, I2, I3;
endmodule

///// component LUT4_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT4_D (
  LO,
  O,
  I0,
  I1,
  I2,
  I3
);
  parameter [15:0] INIT = 16'h0000;
   output LO, O;
   input I0, I1, I2, I3;
endmodule

///// component LUT4_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT4_L (
  LO,
  I0,
  I1,
  I2,
  I3
);
  parameter [15:0] INIT = 16'h0000;
   output LO;
   input I0, I1, I2, I3;
endmodule

///// component LUT5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT5 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
  parameter INIT = 32'h00000000;
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component LUT5_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT5_D (
  LO,
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
  parameter [31:0] INIT = 32'h00000000;
   output LO, O;
   input I0, I1, I2, I3, I4;
endmodule

///// component LUT5_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT5_L (
  LO,
  I0,
  I1,
  I2,
  I3,
  I4
);
  parameter [31:0] INIT = 32'h00000000;
   output LO;
   input I0, I1, I2, I3, I4;
endmodule

///// component LUT6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT6 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4,
  I5
);
  parameter INIT = 64'h0000000000000000;
   output O;
   input I0, I1, I2, I3, I4, I5;
endmodule

///// component LUT6CY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT6CY (
  O5,
  O6,
  PROP,
  I0,
  I1,
  I2,
  I3,
  I4,
  I5
);
  parameter [63:0] INIT = 64'h0000000000000000;
   output O5;
   output O6;
   output PROP;
   input I0;
   input I1;
   input I2;
   input I3;
   input I4;
   input I5;
endmodule

///// component LUT6_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT6_2 (
  O5,
  O6,
  I0,
  I1,
  I2,
  I3,
  I4,
  I5
);
  parameter INIT = 64'h0000000000000000;
   output O5, O6;
   input I0, I1, I2, I3, I4, I5;
endmodule

///// component LUT6_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT6_D (
  LO,
  O,
  I0,
  I1,
  I2,
  I3,
  I4,
  I5
);
  parameter [63:0] INIT = 64'h0000000000000000;
   output LO, O;
   input I0, I1, I2, I3, I4, I5;
endmodule

///// component LUT6_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LUT6_L (
  LO,
  I0,
  I1,
  I2,
  I3,
  I4,
  I5
);
  parameter [63:0] INIT = 64'h0000000000000000;
   output LO;
   input I0, I1, I2, I3, I4, I5;
endmodule

///// component MASTER_JTAG ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MASTER_JTAG (
  TDO,
  TCK,
  TDI,
  TMS
);
   output TDO;
   input TCK;
   input TDI;
   input TMS;
endmodule

///// component MMCME2_ADV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCME2_ADV (
  CLKFBOUT,
  CLKFBOUTB,
  CLKFBSTOPPED,
  CLKINSTOPPED,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  DO,
  DRDY,
  LOCKED,
  PSDONE,
  CLKFBIN,
  CLKIN1,
  CLKIN2,
  CLKINSEL,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PSCLK,
  PSEN,
  PSINCDEC,
  PWRDWN,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter CLKFBOUT_USE_FINE_PS = "FALSE";
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKIN2_PERIOD = 0.000;
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter CLKOUT0_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter CLKOUT1_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter real CLKOUT2_PHASE = 0.000;
  parameter CLKOUT2_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter real CLKOUT3_PHASE = 0.000;
  parameter CLKOUT3_USE_FINE_PS = "FALSE";
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter real CLKOUT4_PHASE = 0.000;
  parameter CLKOUT4_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter real CLKOUT5_PHASE = 0.000;
  parameter CLKOUT5_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter real CLKOUT6_PHASE = 0.000;
  parameter CLKOUT6_USE_FINE_PS = "FALSE";
  parameter COMPENSATION = "ZHOLD";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter [0:0] IS_CLKINSEL_INVERTED = 1'b0;
  parameter [0:0] IS_PSEN_INVERTED = 1'b0;
  parameter [0:0] IS_PSINCDEC_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REF_JITTER1 = 0.010;
  parameter real REF_JITTER2 = 0.010;
  parameter SS_EN = "FALSE";
  parameter SS_MODE = "CENTER_HIGH";
  parameter integer SS_MOD_PERIOD = 10000;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKFBSTOPPED;
   output CLKINSTOPPED;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output DRDY;
   output LOCKED;
   output PSDONE;
   output [15:0] DO;
   input CLKFBIN;
   input CLKIN1;
   input CLKIN2;
   input CLKINSEL;
   input DCLK;
   input DEN;
   input DWE;
   input PSCLK;
   input PSEN;
   input PSINCDEC;
   input PWRDWN;
   input RST;
   input [15:0] DI;
   input [6:0] DADDR;
endmodule

///// component MMCME2_BASE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCME2_BASE (
  CLKFBOUT,
  CLKFBOUTB,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  LOCKED,
  CLKFBIN,
  CLKIN1,
  PWRDWN,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter real CLKOUT2_PHASE = 0.000;
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter real CLKOUT3_PHASE = 0.000;
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter real CLKOUT4_PHASE = 0.000;
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter real CLKOUT5_PHASE = 0.000;
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter real CLKOUT6_PHASE = 0.000;
  parameter integer DIVCLK_DIVIDE = 1;
  parameter real REF_JITTER1 = 0.010;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output LOCKED;
   input CLKFBIN;
   input CLKIN1;
   input PWRDWN;
   input RST;
endmodule

///// component MMCME3_ADV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCME3_ADV (
  CDDCDONE,
  CLKFBOUT,
  CLKFBOUTB,
  CLKFBSTOPPED,
  CLKINSTOPPED,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  DO,
  DRDY,
  LOCKED,
  PSDONE,
  CDDCREQ,
  CLKFBIN,
  CLKIN1,
  CLKIN2,
  CLKINSEL,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PSCLK,
  PSEN,
  PSINCDEC,
  PWRDWN,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter CLKFBOUT_USE_FINE_PS = "FALSE";
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKIN2_PERIOD = 0.000;
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter CLKOUT0_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter CLKOUT1_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter real CLKOUT2_PHASE = 0.000;
  parameter CLKOUT2_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter real CLKOUT3_PHASE = 0.000;
  parameter CLKOUT3_USE_FINE_PS = "FALSE";
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter real CLKOUT4_PHASE = 0.000;
  parameter CLKOUT4_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter real CLKOUT5_PHASE = 0.000;
  parameter CLKOUT5_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter real CLKOUT6_PHASE = 0.000;
  parameter CLKOUT6_USE_FINE_PS = "FALSE";
  parameter COMPENSATION = "AUTO";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN1_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN2_INVERTED = 1'b0;
  parameter [0:0] IS_CLKINSEL_INVERTED = 1'b0;
  parameter [0:0] IS_PSEN_INVERTED = 1'b0;
  parameter [0:0] IS_PSINCDEC_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REF_JITTER1 = 0.010;
  parameter real REF_JITTER2 = 0.010;
  parameter SS_EN = "FALSE";
  parameter SS_MODE = "CENTER_HIGH";
  parameter integer SS_MOD_PERIOD = 10000;
  parameter STARTUP_WAIT = "FALSE";
   output CDDCDONE;
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKFBSTOPPED;
   output CLKINSTOPPED;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output DRDY;
   output LOCKED;
   output PSDONE;
   output [15:0] DO;
   input CDDCREQ;
   input CLKFBIN;
   input CLKIN1;
   input CLKIN2;
   input CLKINSEL;
   input DCLK;
   input DEN;
   input DWE;
   input PSCLK;
   input PSEN;
   input PSINCDEC;
   input PWRDWN;
   input RST;
   input [15:0] DI;
   input [6:0] DADDR;
endmodule

///// component MMCME3_BASE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCME3_BASE (
  CLKFBOUT,
  CLKFBOUTB,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  LOCKED,
  CLKFBIN,
  CLKIN1,
  PWRDWN,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter real CLKOUT2_PHASE = 0.000;
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter real CLKOUT3_PHASE = 0.000;
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter real CLKOUT4_PHASE = 0.000;
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter real CLKOUT5_PHASE = 0.000;
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter real CLKOUT6_PHASE = 0.000;
  parameter integer DIVCLK_DIVIDE = 1;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN1_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REF_JITTER1 = 0.010;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output LOCKED;
   input CLKFBIN;
   input CLKIN1;
   input PWRDWN;
   input RST;
endmodule

///// component MMCME4_ADV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCME4_ADV (
  CDDCDONE,
  CLKFBOUT,
  CLKFBOUTB,
  CLKFBSTOPPED,
  CLKINSTOPPED,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  DO,
  DRDY,
  LOCKED,
  PSDONE,
  CDDCREQ,
  CLKFBIN,
  CLKIN1,
  CLKIN2,
  CLKINSEL,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PSCLK,
  PSEN,
  PSINCDEC,
  PWRDWN,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter CLKFBOUT_USE_FINE_PS = "FALSE";
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKIN2_PERIOD = 0.000;
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter CLKOUT0_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter CLKOUT1_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter real CLKOUT2_PHASE = 0.000;
  parameter CLKOUT2_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter real CLKOUT3_PHASE = 0.000;
  parameter CLKOUT3_USE_FINE_PS = "FALSE";
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter real CLKOUT4_PHASE = 0.000;
  parameter CLKOUT4_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter real CLKOUT5_PHASE = 0.000;
  parameter CLKOUT5_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter real CLKOUT6_PHASE = 0.000;
  parameter CLKOUT6_USE_FINE_PS = "FALSE";
  parameter COMPENSATION = "AUTO";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN1_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN2_INVERTED = 1'b0;
  parameter [0:0] IS_CLKINSEL_INVERTED = 1'b0;
  parameter [0:0] IS_PSEN_INVERTED = 1'b0;
  parameter [0:0] IS_PSINCDEC_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REF_JITTER1 = 0.010;
  parameter real REF_JITTER2 = 0.010;
  parameter SS_EN = "FALSE";
  parameter SS_MODE = "CENTER_HIGH";
  parameter integer SS_MOD_PERIOD = 10000;
  parameter STARTUP_WAIT = "FALSE";
   output CDDCDONE;
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKFBSTOPPED;
   output CLKINSTOPPED;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output DRDY;
   output LOCKED;
   output PSDONE;
   output [15:0] DO;
   input CDDCREQ;
   input CLKFBIN;
   input CLKIN1;
   input CLKIN2;
   input CLKINSEL;
   input DCLK;
   input DEN;
   input DWE;
   input PSCLK;
   input PSEN;
   input PSINCDEC;
   input PWRDWN;
   input RST;
   input [15:0] DI;
   input [6:0] DADDR;
endmodule

///// component MMCME4_BASE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCME4_BASE (
  CLKFBOUT,
  CLKFBOUTB,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  LOCKED,
  CLKFBIN,
  CLKIN1,
  PWRDWN,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter real CLKOUT2_PHASE = 0.000;
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter real CLKOUT3_PHASE = 0.000;
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter real CLKOUT4_PHASE = 0.000;
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter real CLKOUT5_PHASE = 0.000;
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter real CLKOUT6_PHASE = 0.000;
  parameter integer DIVCLK_DIVIDE = 1;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN1_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REF_JITTER1 = 0.010;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output LOCKED;
   input CLKFBIN;
   input CLKIN1;
   input PWRDWN;
   input RST;
endmodule

///// component MMCM_ADV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCM_ADV (
  CLKFBOUT,
  CLKFBOUTB,
  CLKFBSTOPPED,
  CLKINSTOPPED,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  DO,
  DRDY,
  LOCKED,
  PSDONE,
  CLKFBIN,
  CLKIN1,
  CLKIN2,
  CLKINSEL,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PSCLK,
  PSEN,
  PSINCDEC,
  PWRDWN,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter CLKFBOUT_USE_FINE_PS = "FALSE";
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKIN2_PERIOD = 0.000;
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter CLKOUT0_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter CLKOUT1_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter real CLKOUT2_PHASE = 0.000;
  parameter CLKOUT2_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter real CLKOUT3_PHASE = 0.000;
  parameter CLKOUT3_USE_FINE_PS = "FALSE";
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter real CLKOUT4_PHASE = 0.000;
  parameter CLKOUT4_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter real CLKOUT5_PHASE = 0.000;
  parameter CLKOUT5_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter real CLKOUT6_PHASE = 0.000;
  parameter CLKOUT6_USE_FINE_PS = "FALSE";
  parameter CLOCK_HOLD = "FALSE";
  parameter COMPENSATION = "ZHOLD";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter [0:0] IS_PSINCDEC_INVERTED = 1'b0;
  parameter real REF_JITTER1 = 0.010;
  parameter real REF_JITTER2 = 0.010;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKFBSTOPPED;
   output CLKINSTOPPED;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output DRDY;
   output LOCKED;
   output PSDONE;
   output [15:0] DO;
   input CLKFBIN;
   input CLKIN1;
   input CLKIN2;
   input CLKINSEL;
   input DCLK;
   input DEN;
   input DWE;
   input PSCLK;
   input PSEN;
   input PSINCDEC;
   input PWRDWN;
   input RST;
   input [15:0] DI;
   input [6:0] DADDR;
endmodule

///// component MMCM_BASE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCM_BASE (
  CLKFBOUT,
  CLKFBOUTB,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  LOCKED,
  CLKFBIN,
  CLKIN1,
  PWRDWN,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter real CLKOUT2_PHASE = 0.000;
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter real CLKOUT3_PHASE = 0.000;
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter real CLKOUT4_PHASE = 0.000;
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter real CLKOUT5_PHASE = 0.000;
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter real CLKOUT6_PHASE = 0.000;
  parameter CLOCK_HOLD = "FALSE";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter real REF_JITTER1 = 0.010;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output LOCKED;
   input CLKFBIN;
   input CLKIN1;
   input PWRDWN;
   input RST;
endmodule

///// component MULT18X18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MULT18X18 (
  P,
  A,
  B
);
   output [35:0] P;
   input [17:0] A;
   input [17:0] B;
endmodule

///// component MULT18X18S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MULT18X18S (
  P,
  A,
  B,
  C,
  CE,
  R
);
   output [35:0] P;
   input C, CE, R;
   input [17:0] A;
   input [17:0] B;
endmodule

///// component MULT18X18SIO ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MULT18X18SIO (
  BCOUT,
  P,
  A,
  B,
  BCIN,
  CEA,
  CEB,
  CEP,
  CLK,
  RSTA,
  RSTB,
  RSTP
);
  parameter integer AREG = 1;
  parameter integer BREG = 1;
  parameter B_INPUT = "DIRECT";
  parameter integer PREG = 1;
   output [17:0] BCOUT;
   output [35:0] P;
   input CEA;
   input CEB;
   input CEP;
   input CLK;
   input RSTA;
   input RSTB;
   input RSTP;
   input [17:0] A;
   input [17:0] B;
   input [17:0] BCIN;
endmodule

///// component MULT_AND ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MULT_AND (
  LO,
  I0,
  I1
);
   output LO;
   input I0, I1;
endmodule

///// component MUXCY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXCY (
  O,
  CI,
  DI,
  S
);
   output O;
   input CI, DI, S;
endmodule

///// component MUXCY_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXCY_D (
  LO,
  O,
  CI,
  DI,
  S
);
   output LO, O;
   input CI, DI, S;
endmodule

///// component MUXCY_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXCY_L (
  LO,
  CI,
  DI,
  S
);
   output LO;
   input CI, DI, S;
endmodule

///// component MUXF5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF5 (
  O,
  I0,
  I1,
  S
);
   output O;
   input I0, I1, S;
endmodule

///// component MUXF5_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF5_D (
  LO,
  O,
  I0,
  I1,
  S
);
   output LO, O;
   input I0, I1, S;
endmodule

///// component MUXF5_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF5_L (
  LO,
  I0,
  I1,
  S
);
   output LO;
   input I0, I1, S;
endmodule

///// component MUXF6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF6 (
  O,
  I0,
  I1,
  S
);
   output O;
   input I0, I1, S;
endmodule

///// component MUXF6_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF6_D (
  LO,
  O,
  I0,
  I1,
  S
);
   output LO, O;
   input I0, I1, S;
endmodule

///// component MUXF6_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF6_L (
  LO,
  I0,
  I1,
  S
);
   output LO;
   input I0, I1, S;
endmodule

///// component MUXF7 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF7 (
  O,
  I0,
  I1,
  S
);
   output O;
   input I0, I1, S;
endmodule

///// component MUXF7_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF7_D (
  LO,
  O,
  I0,
  I1,
  S
);
   output LO, O;
   input I0, I1, S;
endmodule

///// component MUXF7_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF7_L (
  LO,
  I0,
  I1,
  S
);
   output LO;
   input I0, I1, S;
endmodule

///// component MUXF8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF8 (
  O,
  I0,
  I1,
  S
);
   output O;
   input I0, I1, S;
endmodule

///// component MUXF8_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF8_D (
  LO,
  O,
  I0,
  I1,
  S
);
   output LO, O;
   input I0, I1, S;
endmodule

///// component MUXF8_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF8_L (
  LO,
  I0,
  I1,
  S
);
   output LO;
   input I0, I1, S;
endmodule

///// component MUXF9 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MUXF9 (
  O,
  I0,
  I1,
  S
);
   output O;
   input I0;
   input I1;
   input S;
endmodule

///// component NAND2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND2 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component NAND2B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND2B1 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component NAND2B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND2B2 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component NAND3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND3 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component NAND3B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND3B1 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component NAND3B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND3B2 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component NAND3B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND3B3 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component NAND4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND4 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component NAND4B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND4B1 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component NAND4B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND4B2 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component NAND4B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND4B3 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component NAND4B4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND4B4 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component NAND5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND5 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component NAND5B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND5B1 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component NAND5B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND5B2 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component NAND5B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND5B3 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component NAND5B4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND5B4 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component NAND5B5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NAND5B5 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component NOR2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR2 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component NOR2B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR2B1 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component NOR2B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR2B2 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component NOR3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR3 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component NOR3B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR3B1 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component NOR3B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR3B2 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component NOR3B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR3B3 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component NOR4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR4 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component NOR4B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR4B1 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component NOR4B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR4B2 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component NOR4B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR4B3 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component NOR4B4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR4B4 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component NOR5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR5 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component NOR5B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR5B1 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component NOR5B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR5B2 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component NOR5B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR5B3 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component NOR5B4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR5B4 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component NOR5B5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module NOR5B5 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component OBUF ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF (
  O,
  I
);
  parameter CAPACITANCE = "DONT_CARE";
  parameter integer DRIVE = 12;
  parameter IOSTANDARD = "DEFAULT";
  parameter SLEW = "SLOW";
   output O;
   input I;
endmodule

///// component OBUFDS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS (
  O,
  OB,
  I
);
  parameter CAPACITANCE = "DONT_CARE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SLEW = "SLOW";
   output O, OB;
   input I;
endmodule

///// component OBUFDS_BLVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_BLVDS_25 (
  O,
  OB,
  I
);
   output O, OB;
   input I;
endmodule

///// component OBUFDS_DPHY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_DPHY (
  O,
  OB,
  HSTX_I,
  HSTX_T,
  LPTX_I_N,
  LPTX_I_P,
  LPTX_T
);
  parameter IOSTANDARD = "DEFAULT";
   output O;
   output OB;
   input HSTX_I;
   input HSTX_T;
   input LPTX_I_N;
   input LPTX_I_P;
   input LPTX_T;
endmodule

///// component OBUFDS_GTE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_GTE3 (
  O,
  OB,
  CEB,
  I
);
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [4:0] REFCLK_ICNTL_TX = 5'b00000;
   output O;
   output OB;
   input CEB;
   input I;
endmodule

///// component OBUFDS_GTE3_ADV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_GTE3_ADV (
  O,
  OB,
  CEB,
  I,
  RXRECCLK_SEL
);
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [4:0] REFCLK_ICNTL_TX = 5'b00000;
   output O;
   output OB;
   input CEB;
   input [1:0] RXRECCLK_SEL;
   input [3:0] I;
endmodule

///// component OBUFDS_GTE4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_GTE4 (
  O,
  OB,
  CEB,
  I
);
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [4:0] REFCLK_ICNTL_TX = 5'b00000;
   output O;
   output OB;
   input CEB;
   input I;
endmodule

///// component OBUFDS_GTE4_ADV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_GTE4_ADV (
  O,
  OB,
  CEB,
  I,
  RXRECCLK_SEL
);
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [4:0] REFCLK_ICNTL_TX = 5'b00000;
   output O;
   output OB;
   input CEB;
   input [1:0] RXRECCLK_SEL;
   input [3:0] I;
endmodule

///// component OBUFDS_LDT_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_LDT_25 (
  O,
  OB,
  I
);
   output O, OB;
   input I;
endmodule

///// component OBUFDS_LVDSEXT_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_LVDSEXT_25 (
  O,
  OB,
  I
);
   output O, OB;
   input I;
endmodule

///// component OBUFDS_LVDSEXT_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_LVDSEXT_33 (
  O,
  OB,
  I
);
   output O, OB;
   input I;
endmodule

///// component OBUFDS_LVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_LVDS_25 (
  O,
  OB,
  I
);
   output O, OB;
   input I;
endmodule

///// component OBUFDS_LVDS_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_LVDS_33 (
  O,
  OB,
  I
);
   output O, OB;
   input I;
endmodule

///// component OBUFDS_LVPECL_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_LVPECL_25 (
  O,
  OB,
  I
);
   output O, OB;
   input I;
endmodule

///// component OBUFDS_LVPECL_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_LVPECL_33 (
  O,
  OB,
  I
);
   output O, OB;
   input I;
endmodule

///// component OBUFDS_ULVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_ULVDS_25 (
  O,
  OB,
  I
);
   output O, OB;
   input I;
endmodule

///// component OBUFT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT (
  O,
  I,
  T
);
  parameter CAPACITANCE = "DONT_CARE";
  parameter integer DRIVE = 12;
  parameter IOSTANDARD = "DEFAULT";
  parameter SLEW = "SLOW";
   output O;
   input I, T;
endmodule

///// component OBUFTDS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFTDS (
  O,
  OB,
  I,
  T
);
  parameter CAPACITANCE = "DONT_CARE";
  parameter IOSTANDARD = "DEFAULT";
  parameter SLEW = "SLOW";
   output O, OB;
   input I, T;
endmodule

///// component OBUFTDS_BLVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFTDS_BLVDS_25 (
  O,
  OB,
  I,
  T
);
   output O, OB;
   input I, T;
endmodule

///// component OBUFTDS_LDT_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFTDS_LDT_25 (
  O,
  OB,
  I,
  T
);
   output O, OB;
   input I, T;
endmodule

///// component OBUFTDS_LVDSEXT_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFTDS_LVDSEXT_25 (
  O,
  OB,
  I,
  T
);
   output O, OB;
   input I, T;
endmodule

///// component OBUFTDS_LVDSEXT_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFTDS_LVDSEXT_33 (
  O,
  OB,
  I,
  T
);
   output O, OB;
   input I, T;
endmodule

///// component OBUFTDS_LVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFTDS_LVDS_25 (
  O,
  OB,
  I,
  T
);
   output O, OB;
   input I, T;
endmodule

///// component OBUFTDS_LVDS_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFTDS_LVDS_33 (
  O,
  OB,
  I,
  T
);
   output O, OB;
   input I, T;
endmodule

///// component OBUFTDS_LVPECL_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFTDS_LVPECL_25 (
  O,
  OB,
  I,
  T
);
   output O, OB;
   input I, T;
endmodule

///// component OBUFTDS_LVPECL_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFTDS_LVPECL_33 (
  O,
  OB,
  I,
  T
);
   output O, OB;
   input I, T;
endmodule

///// component OBUFTDS_ULVDS_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFTDS_ULVDS_25 (
  O,
  OB,
  I,
  T
);
   output O, OB;
   input I, T;
endmodule

///// component OBUFT_AGP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_AGP (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_CTT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_CTT (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_F_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_F_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_F_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_F_24 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_F_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_F_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_F_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_GTL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_GTL (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_GTLP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_GTLP (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_GTLP_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_GTLP_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_GTL_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_GTL_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_I (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_II (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_III ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_III (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_III_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_III_18 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_III_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_III_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_III_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_III_DCI_18 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_II_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_II_18 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_II_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_II_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_II_DCI_18 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_IV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_IV (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_IV_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_IV_18 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_IV_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_IV_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_IV_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_IV_DCI_18 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_I_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_I_18 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_I_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_HSTL_I_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_HSTL_I_DCI_18 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS12_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS12_F_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS12_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS12_F_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS12_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS12_F_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS12_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS12_F_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS12_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS12_S_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS12_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS12_S_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS12_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS12_S_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS12_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS12_S_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_F_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_F_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_F_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_F_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_F_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_F_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_S_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_S_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_S_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_S_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_S_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS15_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS15_S_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_F_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_F_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_F_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_F_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_F_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_F_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_S_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_S_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_S_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_S_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_S_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS18_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS18_S_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_F_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_F_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_F_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_F_24 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_F_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_F_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_F_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_S_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_S_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_S_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_S_24 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_S_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_S_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS25_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS25_S_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_F_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_F_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_F_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_F_24 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_F_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_F_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_F_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_S_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_S_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_S_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_S_24 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_S_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_S_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVCMOS33_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVCMOS33_S_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVDCI_15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVDCI_15 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVDCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVDCI_18 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVDCI_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVDCI_25 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVDCI_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVDCI_33 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVDCI_DV2_15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVDCI_DV2_15 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVDCI_DV2_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVDCI_DV2_18 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVDCI_DV2_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVDCI_DV2_25 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVDCI_DV2_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVDCI_DV2_33 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVDS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVDS (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVPECL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVPECL (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_F_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_F_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_F_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_F_24 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_F_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_F_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_F_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_S_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_S_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_S_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_S_24 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_S_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_S_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_LVTTL_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_LVTTL_S_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_PCI33_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_PCI33_3 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_PCI33_5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_PCI33_5 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_PCI66_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_PCI66_3 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_PCIX ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_PCIX (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_PCIX66_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_PCIX66_3 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL18_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL18_I (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL18_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL18_II (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL18_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL18_II_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL18_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL18_I_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL2_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL2_I (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL2_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL2_II (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL2_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL2_II_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL2_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL2_I_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL3_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL3_I (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL3_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL3_II (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL3_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL3_II_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_SSTL3_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_SSTL3_I_DCI (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_S_12 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_S_16 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_S_2 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_S_24 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_S_4 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_S_6 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUFT_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFT_S_8 (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

///// component OBUF_AGP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_AGP (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_CTT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_CTT (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_F_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_F_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_F_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_F_24 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_F_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_F_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_F_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_GTL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_GTL (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_GTLP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_GTLP (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_GTLP_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_GTLP_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_GTL_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_GTL_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_III ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_III (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_III_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_III_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_III_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_III_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_III_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_III_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_II_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_II_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_II_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_II_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_IV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_IV (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_IV_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_IV_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_IV_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_IV_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_IV_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_IV_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_I_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_I_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_HSTL_I_DCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_HSTL_I_DCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS12_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS12_F_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS12_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS12_F_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS12_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS12_F_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS12_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS12_F_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS12_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS12_S_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS12_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS12_S_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS12_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS12_S_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS12_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS12_S_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_F_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_F_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_F_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_F_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_F_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_F_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_S_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_S_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_S_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_S_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_S_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS15_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS15_S_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_F_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_F_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_F_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_F_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_F_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_F_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_S_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_S_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_S_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_S_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_S_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS18_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS18_S_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_F_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_F_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_F_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_F_24 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_F_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_F_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_F_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_S_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_S_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_S_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_S_24 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_S_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_S_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS25_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS25_S_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_F_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_F_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_F_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_F_24 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_F_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_F_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_F_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_S_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_S_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_S_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_S_24 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_S_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_S_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVCMOS33_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVCMOS33_S_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVDCI_15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVDCI_15 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVDCI_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVDCI_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVDCI_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVDCI_25 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVDCI_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVDCI_33 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVDCI_DV2_15 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVDCI_DV2_15 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVDCI_DV2_18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVDCI_DV2_18 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVDCI_DV2_25 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVDCI_DV2_25 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVDCI_DV2_33 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVDCI_DV2_33 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVDS ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVDS (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVPECL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVPECL (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_F_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_F_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_F_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_F_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_F_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_F_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_F_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_F_24 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_F_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_F_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_F_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_F_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_F_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_F_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_S_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_S_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_S_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_S_24 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_S_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_S_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_LVTTL_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_LVTTL_S_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_PCI33_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_PCI33_3 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_PCI33_5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_PCI33_5 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_PCI66_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_PCI66_3 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_PCIX ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_PCIX (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_PCIX66_3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_PCIX66_3 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL18_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL18_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL18_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL18_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL18_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL18_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL18_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL18_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL2_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL2_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL2_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL2_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL2_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL2_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL2_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL2_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL3_I ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL3_I (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL3_II ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL3_II (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL3_II_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL3_II_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_SSTL3_I_DCI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_SSTL3_I_DCI (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_S_12 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_S_12 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_S_16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_S_16 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_S_2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_S_2 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_S_24 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_S_24 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_S_4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_S_4 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_S_6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_S_6 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component OBUF_S_8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUF_S_8 (
  O,
  I
);
   output O;
   input I;
endmodule

///// component ODDR ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ODDR (
  Q,
  C,
  CE,
  D1,
  D2,
  R,
  S
);
  parameter DDR_CLK_EDGE = "OPPOSITE_EDGE";
  parameter INIT = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D1_INVERTED = 1'b0;
  parameter [0:0] IS_D2_INVERTED = 1'b0;
  parameter SRTYPE = "SYNC";
   output Q;
   input C;
   input CE;
   input D1;
   input D2;
   input R;
   input S;
endmodule

///// component ODDR2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ODDR2 (
  Q,
  C0,
  C1,
  CE,
  D0,
  D1,
  R,
  S
);
  parameter DDR_ALIGNMENT = "NONE";
  parameter [0:0] INIT = 1'b0;
  parameter SRTYPE = "SYNC";
   output Q;
   input C0;
   input C1;
   input CE;
   input D0;
   input D1;
   input R;
   input S;
endmodule

///// component ODDRE1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ODDRE1 (
  Q,
  C,
  D1,
  D2,
  SR
);
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_D1_INVERTED = 1'b0;
  parameter [0:0] IS_D2_INVERTED = 1'b0;
  parameter [0:0] SRVAL = 1'b0;
   output Q;
   input C;
   input D1;
   input D2;
   input SR;
endmodule

///// component ODELAYE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ODELAYE2 (
  CNTVALUEOUT,
  DATAOUT,
  C,
  CE,
  CINVCTRL,
  CLKIN,
  CNTVALUEIN,
  INC,
  LD,
  LDPIPEEN,
  ODATAIN,
  REGRST
);
  parameter CINVCTRL_SEL = "FALSE";
  parameter DELAY_SRC = "ODATAIN";
  parameter HIGH_PERFORMANCE_MODE = "FALSE";
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_ODATAIN_INVERTED = 1'b0;
  parameter ODELAY_TYPE = "FIXED";
  parameter integer ODELAY_VALUE = 0;
  parameter PIPE_SEL = "FALSE";
  parameter real REFCLK_FREQUENCY = 200.0;
  parameter SIGNAL_PATTERN = "DATA";
  parameter integer SIM_DELAY_D = 0;
   output DATAOUT;
   output [4:0] CNTVALUEOUT;
   input C;
   input CE;
   input CINVCTRL;
   input CLKIN;
   input INC;
   input LD;
   input LDPIPEEN;
   input ODATAIN;
   input REGRST;
   input [4:0] CNTVALUEIN;
endmodule

///// component ODELAYE2_FINEDELAY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ODELAYE2_FINEDELAY (
  CNTVALUEOUT,
  DATAOUT,
  C,
  CE,
  CINVCTRL,
  CLKIN,
  CNTVALUEIN,
  INC,
  LD,
  LDPIPEEN,
  ODATAIN,
  OFDLY,
  REGRST
);
  parameter CINVCTRL_SEL = "FALSE";
  parameter DELAY_SRC = "ODATAIN";
  parameter FINEDELAY = "BYPASS";
  parameter HIGH_PERFORMANCE_MODE = "FALSE";
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_ODATAIN_INVERTED = 1'b0;
  parameter ODELAY_TYPE = "FIXED";
  parameter integer ODELAY_VALUE = 0;
  parameter PIPE_SEL = "FALSE";
  parameter real REFCLK_FREQUENCY = 200.0;
  parameter SIGNAL_PATTERN = "DATA";
   output DATAOUT;
   output [4:0] CNTVALUEOUT;
   input C;
   input CE;
   input CINVCTRL;
   input CLKIN;
   input INC;
   input LD;
   input LDPIPEEN;
   input ODATAIN;
   input REGRST;
   input [2:0] OFDLY;
   input [4:0] CNTVALUEIN;
endmodule

///// component ODELAYE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ODELAYE3 (
  CASC_OUT,
  CNTVALUEOUT,
  DATAOUT,
  CASC_IN,
  CASC_RETURN,
  CE,
  CLK,
  CNTVALUEIN,
  EN_VTC,
  INC,
  LOAD,
  ODATAIN,
  RST
);
  parameter CASCADE = "NONE";
  parameter DELAY_FORMAT = "TIME";
  parameter DELAY_TYPE = "FIXED";
  parameter integer DELAY_VALUE = 0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REFCLK_FREQUENCY = 300.0;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter UPDATE_MODE = "ASYNC";
   output CASC_OUT;
   output DATAOUT;
   output [8:0] CNTVALUEOUT;
   input CASC_IN;
   input CASC_RETURN;
   input CE;
   input CLK;
   input EN_VTC;
   input INC;
   input LOAD;
   input ODATAIN;
   input RST;
   input [8:0] CNTVALUEIN;
endmodule

///// component OR2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR2 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component OR2B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR2B1 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component OR2B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR2B2 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component OR2L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR2L (
  O,
  DI,
  SRI
);
  parameter [0:0] IS_SRI_INVERTED = 1'b0;
   output O;
   input DI;
   input SRI;
endmodule

///// component OR3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR3 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component OR3B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR3B1 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component OR3B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR3B2 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component OR3B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR3B3 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component OR4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR4 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component OR4B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR4B1 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component OR4B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR4B2 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component OR4B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR4B3 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component OR4B4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR4B4 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component OR5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR5 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component OR5B1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR5B1 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component OR5B2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR5B2 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component OR5B3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR5B3 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component OR5B4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR5B4 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component OR5B5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OR5B5 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component OSERDES ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OSERDES (
  OQ,
  SHIFTOUT1,
  SHIFTOUT2,
  TQ,
  CLK,
  CLKDIV,
  D1,
  D2,
  D3,
  D4,
  D5,
  D6,
  OCE,
  REV,
  SHIFTIN1,
  SHIFTIN2,
  SR,
  T1,
  T2,
  T3,
  T4,
  TCE
);
  parameter DATA_RATE_OQ = "DDR";
  parameter DATA_RATE_TQ = "DDR";
  parameter integer DATA_WIDTH = 4;
  parameter [0:0] INIT_OQ = 1'b0;
  parameter [0:0] INIT_TQ = 1'b0;
  parameter SERDES_MODE = "MASTER";
  parameter [0:0] SRVAL_OQ = 1'b0;
  parameter [0:0] SRVAL_TQ = 1'b0;
  parameter integer TRISTATE_WIDTH = 4;
   output OQ;
   output SHIFTOUT1;
   output SHIFTOUT2;
   output TQ;
   input CLK;
   input CLKDIV;
   input D1;
   input D2;
   input D3;
   input D4;
   input D5;
   input D6;
   input OCE;
   input REV;
   input SHIFTIN1;
   input SHIFTIN2;
   input SR;
   input T1;
   input T2;
   input T3;
   input T4;
   input TCE;
endmodule

///// component OSERDESE1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OSERDESE1 (
  OCBEXTEND,
  OFB,
  OQ,
  SHIFTOUT1,
  SHIFTOUT2,
  TFB,
  TQ,
  CLK,
  CLKDIV,
  CLKPERF,
  CLKPERFDELAY,
  D1,
  D2,
  D3,
  D4,
  D5,
  D6,
  OCE,
  ODV,
  RST,
  SHIFTIN1,
  SHIFTIN2,
  T1,
  T2,
  T3,
  T4,
  TCE,
  WC
);
  parameter DATA_RATE_OQ = "DDR";
  parameter DATA_RATE_TQ = "DDR";
  parameter integer DATA_WIDTH = 4;
  parameter integer DDR3_DATA = 1;
  parameter [0:0] INIT_OQ = 1'b0;
  parameter [0:0] INIT_TQ = 1'b0;
  parameter INTERFACE_TYPE = "DEFAULT";
  parameter integer ODELAY_USED = 0;
  parameter SERDES_MODE = "MASTER";
  parameter [0:0] SRVAL_OQ = 1'b0;
  parameter [0:0] SRVAL_TQ = 1'b0;
  parameter integer TRISTATE_WIDTH = 4;
   output OCBEXTEND;
   output OFB;
   output OQ;
   output SHIFTOUT1;
   output SHIFTOUT2;
   output TFB;
   output TQ;
   input CLK;
   input CLKDIV;
   input CLKPERF;
   input CLKPERFDELAY;
   input D1;
   input D2;
   input D3;
   input D4;
   input D5;
   input D6;
   input OCE;
   input ODV;
   input RST;
   input SHIFTIN1;
   input SHIFTIN2;
   input T1;
   input T2;
   input T3;
   input T4;
   input TCE;
   input WC;
endmodule

///// component OSERDESE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OSERDESE2 (
  OFB,
  OQ,
  SHIFTOUT1,
  SHIFTOUT2,
  TBYTEOUT,
  TFB,
  TQ,
  CLK,
  CLKDIV,
  D1,
  D2,
  D3,
  D4,
  D5,
  D6,
  D7,
  D8,
  OCE,
  RST,
  SHIFTIN1,
  SHIFTIN2,
  T1,
  T2,
  T3,
  T4,
  TBYTEIN,
  TCE
);
  parameter DATA_RATE_OQ = "DDR";
  parameter DATA_RATE_TQ = "DDR";
  parameter integer DATA_WIDTH = 4;
  parameter [0:0] INIT_OQ = 1'b0;
  parameter [0:0] INIT_TQ = 1'b0;
  parameter [0:0] IS_CLKDIV_INVERTED = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_D1_INVERTED = 1'b0;
  parameter [0:0] IS_D2_INVERTED = 1'b0;
  parameter [0:0] IS_D3_INVERTED = 1'b0;
  parameter [0:0] IS_D4_INVERTED = 1'b0;
  parameter [0:0] IS_D5_INVERTED = 1'b0;
  parameter [0:0] IS_D6_INVERTED = 1'b0;
  parameter [0:0] IS_D7_INVERTED = 1'b0;
  parameter [0:0] IS_D8_INVERTED = 1'b0;
  parameter [0:0] IS_T1_INVERTED = 1'b0;
  parameter [0:0] IS_T2_INVERTED = 1'b0;
  parameter [0:0] IS_T3_INVERTED = 1'b0;
  parameter [0:0] IS_T4_INVERTED = 1'b0;
  parameter SERDES_MODE = "MASTER";
  parameter [0:0] SRVAL_OQ = 1'b0;
  parameter [0:0] SRVAL_TQ = 1'b0;
  parameter TBYTE_CTL = "FALSE";
  parameter TBYTE_SRC = "FALSE";
  parameter integer TRISTATE_WIDTH = 4;
   output OFB;
   output OQ;
   output SHIFTOUT1;
   output SHIFTOUT2;
   output TBYTEOUT;
   output TFB;
   output TQ;
   input CLK;
   input CLKDIV;
   input D1;
   input D2;
   input D3;
   input D4;
   input D5;
   input D6;
   input D7;
   input D8;
   input OCE;
   input RST;
   input SHIFTIN1;
   input SHIFTIN2;
   input T1;
   input T2;
   input T3;
   input T4;
   input TBYTEIN;
   input TCE;
endmodule

///// component OSERDESE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OSERDESE3 (
  OQ,
  T_OUT,
  CLK,
  CLKDIV,
  D,
  RST,
  T
);
  parameter integer DATA_WIDTH = 8;
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLKDIV_INVERTED = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter ODDR_MODE = "FALSE";
  parameter OSERDES_D_BYPASS = "FALSE";
  parameter OSERDES_T_BYPASS = "FALSE";
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
   output OQ;
   output T_OUT;
   input CLK;
   input CLKDIV;
   input RST;
   input T;
   input [7:0] D;
endmodule

///// component OUT_FIFO ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OUT_FIFO (
  ALMOSTEMPTY,
  ALMOSTFULL,
  EMPTY,
  FULL,
  Q0,
  Q1,
  Q2,
  Q3,
  Q4,
  Q5,
  Q6,
  Q7,
  Q8,
  Q9,
  D0,
  D1,
  D2,
  D3,
  D4,
  D5,
  D6,
  D7,
  D8,
  D9,
  RDCLK,
  RDEN,
  RESET,
  WRCLK,
  WREN
);
  parameter integer ALMOST_EMPTY_VALUE = 1;
  parameter integer ALMOST_FULL_VALUE = 1;
  parameter ARRAY_MODE = "ARRAY_MODE_8_X_4";
  parameter OUTPUT_DISABLE = "FALSE";
  parameter SYNCHRONOUS_MODE = "FALSE";
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output EMPTY;
   output FULL;
   output [3:0] Q0;
   output [3:0] Q1;
   output [3:0] Q2;
   output [3:0] Q3;
   output [3:0] Q4;
   output [3:0] Q7;
   output [3:0] Q8;
   output [3:0] Q9;
   output [7:0] Q5;
   output [7:0] Q6;
   input RDCLK;
   input RDEN;
   input RESET;
   input WRCLK;
   input WREN;
   input [7:0] D0;
   input [7:0] D1;
   input [7:0] D2;
   input [7:0] D3;
   input [7:0] D4;
   input [7:0] D5;
   input [7:0] D6;
   input [7:0] D7;
   input [7:0] D8;
   input [7:0] D9;
endmodule

///// component PCIE40E4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE40E4 (
  AXIUSEROUT,
  CFGBUSNUMBER,
  CFGCURRENTSPEED,
  CFGERRCOROUT,
  CFGERRFATALOUT,
  CFGERRNONFATALOUT,
  CFGEXTFUNCTIONNUMBER,
  CFGEXTREADRECEIVED,
  CFGEXTREGISTERNUMBER,
  CFGEXTWRITEBYTEENABLE,
  CFGEXTWRITEDATA,
  CFGEXTWRITERECEIVED,
  CFGFCCPLD,
  CFGFCCPLH,
  CFGFCNPD,
  CFGFCNPH,
  CFGFCPD,
  CFGFCPH,
  CFGFLRINPROCESS,
  CFGFUNCTIONPOWERSTATE,
  CFGFUNCTIONSTATUS,
  CFGHOTRESETOUT,
  CFGINTERRUPTMSIDATA,
  CFGINTERRUPTMSIENABLE,
  CFGINTERRUPTMSIFAIL,
  CFGINTERRUPTMSIMASKUPDATE,
  CFGINTERRUPTMSIMMENABLE,
  CFGINTERRUPTMSISENT,
  CFGINTERRUPTMSIXENABLE,
  CFGINTERRUPTMSIXMASK,
  CFGINTERRUPTMSIXVECPENDINGSTATUS,
  CFGINTERRUPTSENT,
  CFGLINKPOWERSTATE,
  CFGLOCALERROROUT,
  CFGLOCALERRORVALID,
  CFGLTRENABLE,
  CFGLTSSMSTATE,
  CFGMAXPAYLOAD,
  CFGMAXREADREQ,
  CFGMGMTREADDATA,
  CFGMGMTREADWRITEDONE,
  CFGMSGRECEIVED,
  CFGMSGRECEIVEDDATA,
  CFGMSGRECEIVEDTYPE,
  CFGMSGTRANSMITDONE,
  CFGMSIXRAMADDRESS,
  CFGMSIXRAMREADENABLE,
  CFGMSIXRAMWRITEBYTEENABLE,
  CFGMSIXRAMWRITEDATA,
  CFGNEGOTIATEDWIDTH,
  CFGOBFFENABLE,
  CFGPHYLINKDOWN,
  CFGPHYLINKSTATUS,
  CFGPLSTATUSCHANGE,
  CFGPOWERSTATECHANGEINTERRUPT,
  CFGRCBSTATUS,
  CFGRXPMSTATE,
  CFGTPHRAMADDRESS,
  CFGTPHRAMREADENABLE,
  CFGTPHRAMWRITEBYTEENABLE,
  CFGTPHRAMWRITEDATA,
  CFGTPHREQUESTERENABLE,
  CFGTPHSTMODE,
  CFGTXPMSTATE,
  CONFMCAPDESIGNSWITCH,
  CONFMCAPEOS,
  CONFMCAPINUSEBYPCIE,
  CONFREQREADY,
  CONFRESPRDATA,
  CONFRESPVALID,
  DBGCTRL0OUT,
  DBGCTRL1OUT,
  DBGDATA0OUT,
  DBGDATA1OUT,
  DRPDO,
  DRPRDY,
  MAXISCQTDATA,
  MAXISCQTKEEP,
  MAXISCQTLAST,
  MAXISCQTUSER,
  MAXISCQTVALID,
  MAXISRCTDATA,
  MAXISRCTKEEP,
  MAXISRCTLAST,
  MAXISRCTUSER,
  MAXISRCTVALID,
  MIREPLAYRAMADDRESS0,
  MIREPLAYRAMADDRESS1,
  MIREPLAYRAMREADENABLE0,
  MIREPLAYRAMREADENABLE1,
  MIREPLAYRAMWRITEDATA0,
  MIREPLAYRAMWRITEDATA1,
  MIREPLAYRAMWRITEENABLE0,
  MIREPLAYRAMWRITEENABLE1,
  MIRXCOMPLETIONRAMREADADDRESS0,
  MIRXCOMPLETIONRAMREADADDRESS1,
  MIRXCOMPLETIONRAMREADENABLE0,
  MIRXCOMPLETIONRAMREADENABLE1,
  MIRXCOMPLETIONRAMWRITEADDRESS0,
  MIRXCOMPLETIONRAMWRITEADDRESS1,
  MIRXCOMPLETIONRAMWRITEDATA0,
  MIRXCOMPLETIONRAMWRITEDATA1,
  MIRXCOMPLETIONRAMWRITEENABLE0,
  MIRXCOMPLETIONRAMWRITEENABLE1,
  MIRXPOSTEDREQUESTRAMREADADDRESS0,
  MIRXPOSTEDREQUESTRAMREADADDRESS1,
  MIRXPOSTEDREQUESTRAMREADENABLE0,
  MIRXPOSTEDREQUESTRAMREADENABLE1,
  MIRXPOSTEDREQUESTRAMWRITEADDRESS0,
  MIRXPOSTEDREQUESTRAMWRITEADDRESS1,
  MIRXPOSTEDREQUESTRAMWRITEDATA0,
  MIRXPOSTEDREQUESTRAMWRITEDATA1,
  MIRXPOSTEDREQUESTRAMWRITEENABLE0,
  MIRXPOSTEDREQUESTRAMWRITEENABLE1,
  PCIECQNPREQCOUNT,
  PCIEPERST0B,
  PCIEPERST1B,
  PCIERQSEQNUM0,
  PCIERQSEQNUM1,
  PCIERQSEQNUMVLD0,
  PCIERQSEQNUMVLD1,
  PCIERQTAG0,
  PCIERQTAG1,
  PCIERQTAGAV,
  PCIERQTAGVLD0,
  PCIERQTAGVLD1,
  PCIETFCNPDAV,
  PCIETFCNPHAV,
  PIPERX00EQCONTROL,
  PIPERX00POLARITY,
  PIPERX01EQCONTROL,
  PIPERX01POLARITY,
  PIPERX02EQCONTROL,
  PIPERX02POLARITY,
  PIPERX03EQCONTROL,
  PIPERX03POLARITY,
  PIPERX04EQCONTROL,
  PIPERX04POLARITY,
  PIPERX05EQCONTROL,
  PIPERX05POLARITY,
  PIPERX06EQCONTROL,
  PIPERX06POLARITY,
  PIPERX07EQCONTROL,
  PIPERX07POLARITY,
  PIPERX08EQCONTROL,
  PIPERX08POLARITY,
  PIPERX09EQCONTROL,
  PIPERX09POLARITY,
  PIPERX10EQCONTROL,
  PIPERX10POLARITY,
  PIPERX11EQCONTROL,
  PIPERX11POLARITY,
  PIPERX12EQCONTROL,
  PIPERX12POLARITY,
  PIPERX13EQCONTROL,
  PIPERX13POLARITY,
  PIPERX14EQCONTROL,
  PIPERX14POLARITY,
  PIPERX15EQCONTROL,
  PIPERX15POLARITY,
  PIPERXEQLPLFFS,
  PIPERXEQLPTXPRESET,
  PIPETX00CHARISK,
  PIPETX00COMPLIANCE,
  PIPETX00DATA,
  PIPETX00DATAVALID,
  PIPETX00ELECIDLE,
  PIPETX00EQCONTROL,
  PIPETX00EQDEEMPH,
  PIPETX00POWERDOWN,
  PIPETX00STARTBLOCK,
  PIPETX00SYNCHEADER,
  PIPETX01CHARISK,
  PIPETX01COMPLIANCE,
  PIPETX01DATA,
  PIPETX01DATAVALID,
  PIPETX01ELECIDLE,
  PIPETX01EQCONTROL,
  PIPETX01EQDEEMPH,
  PIPETX01POWERDOWN,
  PIPETX01STARTBLOCK,
  PIPETX01SYNCHEADER,
  PIPETX02CHARISK,
  PIPETX02COMPLIANCE,
  PIPETX02DATA,
  PIPETX02DATAVALID,
  PIPETX02ELECIDLE,
  PIPETX02EQCONTROL,
  PIPETX02EQDEEMPH,
  PIPETX02POWERDOWN,
  PIPETX02STARTBLOCK,
  PIPETX02SYNCHEADER,
  PIPETX03CHARISK,
  PIPETX03COMPLIANCE,
  PIPETX03DATA,
  PIPETX03DATAVALID,
  PIPETX03ELECIDLE,
  PIPETX03EQCONTROL,
  PIPETX03EQDEEMPH,
  PIPETX03POWERDOWN,
  PIPETX03STARTBLOCK,
  PIPETX03SYNCHEADER,
  PIPETX04CHARISK,
  PIPETX04COMPLIANCE,
  PIPETX04DATA,
  PIPETX04DATAVALID,
  PIPETX04ELECIDLE,
  PIPETX04EQCONTROL,
  PIPETX04EQDEEMPH,
  PIPETX04POWERDOWN,
  PIPETX04STARTBLOCK,
  PIPETX04SYNCHEADER,
  PIPETX05CHARISK,
  PIPETX05COMPLIANCE,
  PIPETX05DATA,
  PIPETX05DATAVALID,
  PIPETX05ELECIDLE,
  PIPETX05EQCONTROL,
  PIPETX05EQDEEMPH,
  PIPETX05POWERDOWN,
  PIPETX05STARTBLOCK,
  PIPETX05SYNCHEADER,
  PIPETX06CHARISK,
  PIPETX06COMPLIANCE,
  PIPETX06DATA,
  PIPETX06DATAVALID,
  PIPETX06ELECIDLE,
  PIPETX06EQCONTROL,
  PIPETX06EQDEEMPH,
  PIPETX06POWERDOWN,
  PIPETX06STARTBLOCK,
  PIPETX06SYNCHEADER,
  PIPETX07CHARISK,
  PIPETX07COMPLIANCE,
  PIPETX07DATA,
  PIPETX07DATAVALID,
  PIPETX07ELECIDLE,
  PIPETX07EQCONTROL,
  PIPETX07EQDEEMPH,
  PIPETX07POWERDOWN,
  PIPETX07STARTBLOCK,
  PIPETX07SYNCHEADER,
  PIPETX08CHARISK,
  PIPETX08COMPLIANCE,
  PIPETX08DATA,
  PIPETX08DATAVALID,
  PIPETX08ELECIDLE,
  PIPETX08EQCONTROL,
  PIPETX08EQDEEMPH,
  PIPETX08POWERDOWN,
  PIPETX08STARTBLOCK,
  PIPETX08SYNCHEADER,
  PIPETX09CHARISK,
  PIPETX09COMPLIANCE,
  PIPETX09DATA,
  PIPETX09DATAVALID,
  PIPETX09ELECIDLE,
  PIPETX09EQCONTROL,
  PIPETX09EQDEEMPH,
  PIPETX09POWERDOWN,
  PIPETX09STARTBLOCK,
  PIPETX09SYNCHEADER,
  PIPETX10CHARISK,
  PIPETX10COMPLIANCE,
  PIPETX10DATA,
  PIPETX10DATAVALID,
  PIPETX10ELECIDLE,
  PIPETX10EQCONTROL,
  PIPETX10EQDEEMPH,
  PIPETX10POWERDOWN,
  PIPETX10STARTBLOCK,
  PIPETX10SYNCHEADER,
  PIPETX11CHARISK,
  PIPETX11COMPLIANCE,
  PIPETX11DATA,
  PIPETX11DATAVALID,
  PIPETX11ELECIDLE,
  PIPETX11EQCONTROL,
  PIPETX11EQDEEMPH,
  PIPETX11POWERDOWN,
  PIPETX11STARTBLOCK,
  PIPETX11SYNCHEADER,
  PIPETX12CHARISK,
  PIPETX12COMPLIANCE,
  PIPETX12DATA,
  PIPETX12DATAVALID,
  PIPETX12ELECIDLE,
  PIPETX12EQCONTROL,
  PIPETX12EQDEEMPH,
  PIPETX12POWERDOWN,
  PIPETX12STARTBLOCK,
  PIPETX12SYNCHEADER,
  PIPETX13CHARISK,
  PIPETX13COMPLIANCE,
  PIPETX13DATA,
  PIPETX13DATAVALID,
  PIPETX13ELECIDLE,
  PIPETX13EQCONTROL,
  PIPETX13EQDEEMPH,
  PIPETX13POWERDOWN,
  PIPETX13STARTBLOCK,
  PIPETX13SYNCHEADER,
  PIPETX14CHARISK,
  PIPETX14COMPLIANCE,
  PIPETX14DATA,
  PIPETX14DATAVALID,
  PIPETX14ELECIDLE,
  PIPETX14EQCONTROL,
  PIPETX14EQDEEMPH,
  PIPETX14POWERDOWN,
  PIPETX14STARTBLOCK,
  PIPETX14SYNCHEADER,
  PIPETX15CHARISK,
  PIPETX15COMPLIANCE,
  PIPETX15DATA,
  PIPETX15DATAVALID,
  PIPETX15ELECIDLE,
  PIPETX15EQCONTROL,
  PIPETX15EQDEEMPH,
  PIPETX15POWERDOWN,
  PIPETX15STARTBLOCK,
  PIPETX15SYNCHEADER,
  PIPETXDEEMPH,
  PIPETXMARGIN,
  PIPETXRATE,
  PIPETXRCVRDET,
  PIPETXRESET,
  PIPETXSWING,
  PLEQINPROGRESS,
  PLEQPHASE,
  PLGEN34EQMISMATCH,
  SAXISCCTREADY,
  SAXISRQTREADY,
  USERSPAREOUT,
  AXIUSERIN,
  CFGCONFIGSPACEENABLE,
  CFGDEVIDPF0,
  CFGDEVIDPF1,
  CFGDEVIDPF2,
  CFGDEVIDPF3,
  CFGDSBUSNUMBER,
  CFGDSDEVICENUMBER,
  CFGDSFUNCTIONNUMBER,
  CFGDSN,
  CFGDSPORTNUMBER,
  CFGERRCORIN,
  CFGERRUNCORIN,
  CFGEXTREADDATA,
  CFGEXTREADDATAVALID,
  CFGFCSEL,
  CFGFLRDONE,
  CFGHOTRESETIN,
  CFGINTERRUPTINT,
  CFGINTERRUPTMSIATTR,
  CFGINTERRUPTMSIFUNCTIONNUMBER,
  CFGINTERRUPTMSIINT,
  CFGINTERRUPTMSIPENDINGSTATUS,
  CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
  CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
  CFGINTERRUPTMSISELECT,
  CFGINTERRUPTMSITPHPRESENT,
  CFGINTERRUPTMSITPHSTTAG,
  CFGINTERRUPTMSITPHTYPE,
  CFGINTERRUPTMSIXADDRESS,
  CFGINTERRUPTMSIXDATA,
  CFGINTERRUPTMSIXINT,
  CFGINTERRUPTMSIXVECPENDING,
  CFGINTERRUPTPENDING,
  CFGLINKTRAININGENABLE,
  CFGMGMTADDR,
  CFGMGMTBYTEENABLE,
  CFGMGMTDEBUGACCESS,
  CFGMGMTFUNCTIONNUMBER,
  CFGMGMTREAD,
  CFGMGMTWRITE,
  CFGMGMTWRITEDATA,
  CFGMSGTRANSMIT,
  CFGMSGTRANSMITDATA,
  CFGMSGTRANSMITTYPE,
  CFGMSIXRAMREADDATA,
  CFGPMASPML1ENTRYREJECT,
  CFGPMASPMTXL0SENTRYDISABLE,
  CFGPOWERSTATECHANGEACK,
  CFGREQPMTRANSITIONL23READY,
  CFGREVIDPF0,
  CFGREVIDPF1,
  CFGREVIDPF2,
  CFGREVIDPF3,
  CFGSUBSYSIDPF0,
  CFGSUBSYSIDPF1,
  CFGSUBSYSIDPF2,
  CFGSUBSYSIDPF3,
  CFGSUBSYSVENDID,
  CFGTPHRAMREADDATA,
  CFGVENDID,
  CFGVFFLRDONE,
  CFGVFFLRFUNCNUM,
  CONFMCAPREQUESTBYCONF,
  CONFREQDATA,
  CONFREQREGNUM,
  CONFREQTYPE,
  CONFREQVALID,
  CORECLK,
  CORECLKMIREPLAYRAM0,
  CORECLKMIREPLAYRAM1,
  CORECLKMIRXCOMPLETIONRAM0,
  CORECLKMIRXCOMPLETIONRAM1,
  CORECLKMIRXPOSTEDREQUESTRAM0,
  CORECLKMIRXPOSTEDREQUESTRAM1,
  DBGSEL0,
  DBGSEL1,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  MAXISCQTREADY,
  MAXISRCTREADY,
  MCAPCLK,
  MCAPPERST0B,
  MCAPPERST1B,
  MGMTRESETN,
  MGMTSTICKYRESETN,
  MIREPLAYRAMERRCOR,
  MIREPLAYRAMERRUNCOR,
  MIREPLAYRAMREADDATA0,
  MIREPLAYRAMREADDATA1,
  MIRXCOMPLETIONRAMERRCOR,
  MIRXCOMPLETIONRAMERRUNCOR,
  MIRXCOMPLETIONRAMREADDATA0,
  MIRXCOMPLETIONRAMREADDATA1,
  MIRXPOSTEDREQUESTRAMERRCOR,
  MIRXPOSTEDREQUESTRAMERRUNCOR,
  MIRXPOSTEDREQUESTRAMREADDATA0,
  MIRXPOSTEDREQUESTRAMREADDATA1,
  PCIECOMPLDELIVERED,
  PCIECOMPLDELIVEREDTAG0,
  PCIECOMPLDELIVEREDTAG1,
  PCIECQNPREQ,
  PCIECQNPUSERCREDITRCVD,
  PCIECQPIPELINEEMPTY,
  PCIEPOSTEDREQDELIVERED,
  PIPECLK,
  PIPECLKEN,
  PIPEEQFS,
  PIPEEQLF,
  PIPERESETN,
  PIPERX00CHARISK,
  PIPERX00DATA,
  PIPERX00DATAVALID,
  PIPERX00ELECIDLE,
  PIPERX00EQDONE,
  PIPERX00EQLPADAPTDONE,
  PIPERX00EQLPLFFSSEL,
  PIPERX00EQLPNEWTXCOEFFORPRESET,
  PIPERX00PHYSTATUS,
  PIPERX00STARTBLOCK,
  PIPERX00STATUS,
  PIPERX00SYNCHEADER,
  PIPERX00VALID,
  PIPERX01CHARISK,
  PIPERX01DATA,
  PIPERX01DATAVALID,
  PIPERX01ELECIDLE,
  PIPERX01EQDONE,
  PIPERX01EQLPADAPTDONE,
  PIPERX01EQLPLFFSSEL,
  PIPERX01EQLPNEWTXCOEFFORPRESET,
  PIPERX01PHYSTATUS,
  PIPERX01STARTBLOCK,
  PIPERX01STATUS,
  PIPERX01SYNCHEADER,
  PIPERX01VALID,
  PIPERX02CHARISK,
  PIPERX02DATA,
  PIPERX02DATAVALID,
  PIPERX02ELECIDLE,
  PIPERX02EQDONE,
  PIPERX02EQLPADAPTDONE,
  PIPERX02EQLPLFFSSEL,
  PIPERX02EQLPNEWTXCOEFFORPRESET,
  PIPERX02PHYSTATUS,
  PIPERX02STARTBLOCK,
  PIPERX02STATUS,
  PIPERX02SYNCHEADER,
  PIPERX02VALID,
  PIPERX03CHARISK,
  PIPERX03DATA,
  PIPERX03DATAVALID,
  PIPERX03ELECIDLE,
  PIPERX03EQDONE,
  PIPERX03EQLPADAPTDONE,
  PIPERX03EQLPLFFSSEL,
  PIPERX03EQLPNEWTXCOEFFORPRESET,
  PIPERX03PHYSTATUS,
  PIPERX03STARTBLOCK,
  PIPERX03STATUS,
  PIPERX03SYNCHEADER,
  PIPERX03VALID,
  PIPERX04CHARISK,
  PIPERX04DATA,
  PIPERX04DATAVALID,
  PIPERX04ELECIDLE,
  PIPERX04EQDONE,
  PIPERX04EQLPADAPTDONE,
  PIPERX04EQLPLFFSSEL,
  PIPERX04EQLPNEWTXCOEFFORPRESET,
  PIPERX04PHYSTATUS,
  PIPERX04STARTBLOCK,
  PIPERX04STATUS,
  PIPERX04SYNCHEADER,
  PIPERX04VALID,
  PIPERX05CHARISK,
  PIPERX05DATA,
  PIPERX05DATAVALID,
  PIPERX05ELECIDLE,
  PIPERX05EQDONE,
  PIPERX05EQLPADAPTDONE,
  PIPERX05EQLPLFFSSEL,
  PIPERX05EQLPNEWTXCOEFFORPRESET,
  PIPERX05PHYSTATUS,
  PIPERX05STARTBLOCK,
  PIPERX05STATUS,
  PIPERX05SYNCHEADER,
  PIPERX05VALID,
  PIPERX06CHARISK,
  PIPERX06DATA,
  PIPERX06DATAVALID,
  PIPERX06ELECIDLE,
  PIPERX06EQDONE,
  PIPERX06EQLPADAPTDONE,
  PIPERX06EQLPLFFSSEL,
  PIPERX06EQLPNEWTXCOEFFORPRESET,
  PIPERX06PHYSTATUS,
  PIPERX06STARTBLOCK,
  PIPERX06STATUS,
  PIPERX06SYNCHEADER,
  PIPERX06VALID,
  PIPERX07CHARISK,
  PIPERX07DATA,
  PIPERX07DATAVALID,
  PIPERX07ELECIDLE,
  PIPERX07EQDONE,
  PIPERX07EQLPADAPTDONE,
  PIPERX07EQLPLFFSSEL,
  PIPERX07EQLPNEWTXCOEFFORPRESET,
  PIPERX07PHYSTATUS,
  PIPERX07STARTBLOCK,
  PIPERX07STATUS,
  PIPERX07SYNCHEADER,
  PIPERX07VALID,
  PIPERX08CHARISK,
  PIPERX08DATA,
  PIPERX08DATAVALID,
  PIPERX08ELECIDLE,
  PIPERX08EQDONE,
  PIPERX08EQLPADAPTDONE,
  PIPERX08EQLPLFFSSEL,
  PIPERX08EQLPNEWTXCOEFFORPRESET,
  PIPERX08PHYSTATUS,
  PIPERX08STARTBLOCK,
  PIPERX08STATUS,
  PIPERX08SYNCHEADER,
  PIPERX08VALID,
  PIPERX09CHARISK,
  PIPERX09DATA,
  PIPERX09DATAVALID,
  PIPERX09ELECIDLE,
  PIPERX09EQDONE,
  PIPERX09EQLPADAPTDONE,
  PIPERX09EQLPLFFSSEL,
  PIPERX09EQLPNEWTXCOEFFORPRESET,
  PIPERX09PHYSTATUS,
  PIPERX09STARTBLOCK,
  PIPERX09STATUS,
  PIPERX09SYNCHEADER,
  PIPERX09VALID,
  PIPERX10CHARISK,
  PIPERX10DATA,
  PIPERX10DATAVALID,
  PIPERX10ELECIDLE,
  PIPERX10EQDONE,
  PIPERX10EQLPADAPTDONE,
  PIPERX10EQLPLFFSSEL,
  PIPERX10EQLPNEWTXCOEFFORPRESET,
  PIPERX10PHYSTATUS,
  PIPERX10STARTBLOCK,
  PIPERX10STATUS,
  PIPERX10SYNCHEADER,
  PIPERX10VALID,
  PIPERX11CHARISK,
  PIPERX11DATA,
  PIPERX11DATAVALID,
  PIPERX11ELECIDLE,
  PIPERX11EQDONE,
  PIPERX11EQLPADAPTDONE,
  PIPERX11EQLPLFFSSEL,
  PIPERX11EQLPNEWTXCOEFFORPRESET,
  PIPERX11PHYSTATUS,
  PIPERX11STARTBLOCK,
  PIPERX11STATUS,
  PIPERX11SYNCHEADER,
  PIPERX11VALID,
  PIPERX12CHARISK,
  PIPERX12DATA,
  PIPERX12DATAVALID,
  PIPERX12ELECIDLE,
  PIPERX12EQDONE,
  PIPERX12EQLPADAPTDONE,
  PIPERX12EQLPLFFSSEL,
  PIPERX12EQLPNEWTXCOEFFORPRESET,
  PIPERX12PHYSTATUS,
  PIPERX12STARTBLOCK,
  PIPERX12STATUS,
  PIPERX12SYNCHEADER,
  PIPERX12VALID,
  PIPERX13CHARISK,
  PIPERX13DATA,
  PIPERX13DATAVALID,
  PIPERX13ELECIDLE,
  PIPERX13EQDONE,
  PIPERX13EQLPADAPTDONE,
  PIPERX13EQLPLFFSSEL,
  PIPERX13EQLPNEWTXCOEFFORPRESET,
  PIPERX13PHYSTATUS,
  PIPERX13STARTBLOCK,
  PIPERX13STATUS,
  PIPERX13SYNCHEADER,
  PIPERX13VALID,
  PIPERX14CHARISK,
  PIPERX14DATA,
  PIPERX14DATAVALID,
  PIPERX14ELECIDLE,
  PIPERX14EQDONE,
  PIPERX14EQLPADAPTDONE,
  PIPERX14EQLPLFFSSEL,
  PIPERX14EQLPNEWTXCOEFFORPRESET,
  PIPERX14PHYSTATUS,
  PIPERX14STARTBLOCK,
  PIPERX14STATUS,
  PIPERX14SYNCHEADER,
  PIPERX14VALID,
  PIPERX15CHARISK,
  PIPERX15DATA,
  PIPERX15DATAVALID,
  PIPERX15ELECIDLE,
  PIPERX15EQDONE,
  PIPERX15EQLPADAPTDONE,
  PIPERX15EQLPLFFSSEL,
  PIPERX15EQLPNEWTXCOEFFORPRESET,
  PIPERX15PHYSTATUS,
  PIPERX15STARTBLOCK,
  PIPERX15STATUS,
  PIPERX15SYNCHEADER,
  PIPERX15VALID,
  PIPETX00EQCOEFF,
  PIPETX00EQDONE,
  PIPETX01EQCOEFF,
  PIPETX01EQDONE,
  PIPETX02EQCOEFF,
  PIPETX02EQDONE,
  PIPETX03EQCOEFF,
  PIPETX03EQDONE,
  PIPETX04EQCOEFF,
  PIPETX04EQDONE,
  PIPETX05EQCOEFF,
  PIPETX05EQDONE,
  PIPETX06EQCOEFF,
  PIPETX06EQDONE,
  PIPETX07EQCOEFF,
  PIPETX07EQDONE,
  PIPETX08EQCOEFF,
  PIPETX08EQDONE,
  PIPETX09EQCOEFF,
  PIPETX09EQDONE,
  PIPETX10EQCOEFF,
  PIPETX10EQDONE,
  PIPETX11EQCOEFF,
  PIPETX11EQDONE,
  PIPETX12EQCOEFF,
  PIPETX12EQDONE,
  PIPETX13EQCOEFF,
  PIPETX13EQDONE,
  PIPETX14EQCOEFF,
  PIPETX14EQDONE,
  PIPETX15EQCOEFF,
  PIPETX15EQDONE,
  PLEQRESETEIEOSCOUNT,
  PLGEN2UPSTREAMPREFERDEEMPH,
  PLGEN34REDOEQSPEED,
  PLGEN34REDOEQUALIZATION,
  RESETN,
  SAXISCCTDATA,
  SAXISCCTKEEP,
  SAXISCCTLAST,
  SAXISCCTUSER,
  SAXISCCTVALID,
  SAXISRQTDATA,
  SAXISRQTKEEP,
  SAXISRQTLAST,
  SAXISRQTUSER,
  SAXISRQTVALID,
  USERCLK,
  USERCLK2,
  USERCLKEN,
  USERSPAREIN
);
  parameter ARI_CAP_ENABLE = "FALSE";
  parameter AUTO_FLR_RESPONSE = "FALSE";
  parameter [1:0] AXISTEN_IF_CC_ALIGNMENT_MODE = 2'h0;
  parameter [23:0] AXISTEN_IF_COMPL_TIMEOUT_REG0 = 24'hBEBC20;
  parameter [27:0] AXISTEN_IF_COMPL_TIMEOUT_REG1 = 28'h2FAF080;
  parameter [1:0] AXISTEN_IF_CQ_ALIGNMENT_MODE = 2'h0;
  parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR = "FALSE";
  parameter AXISTEN_IF_ENABLE_256_TAGS = "FALSE";
  parameter AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE";
  parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE = "FALSE";
  parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK = "TRUE";
  parameter [17:0] AXISTEN_IF_ENABLE_MSG_ROUTE = 18'h00000;
  parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE";
  parameter AXISTEN_IF_EXT_512 = "FALSE";
  parameter AXISTEN_IF_EXT_512_CC_STRADDLE = "FALSE";
  parameter AXISTEN_IF_EXT_512_CQ_STRADDLE = "FALSE";
  parameter AXISTEN_IF_EXT_512_RC_STRADDLE = "FALSE";
  parameter AXISTEN_IF_EXT_512_RQ_STRADDLE = "FALSE";
  parameter AXISTEN_IF_LEGACY_MODE_ENABLE = "FALSE";
  parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE = "FALSE";
  parameter AXISTEN_IF_MSIX_RX_PARITY_EN = "TRUE";
  parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE = "FALSE";
  parameter [1:0] AXISTEN_IF_RC_ALIGNMENT_MODE = 2'h0;
  parameter AXISTEN_IF_RC_STRADDLE = "FALSE";
  parameter [1:0] AXISTEN_IF_RQ_ALIGNMENT_MODE = 2'h0;
  parameter AXISTEN_IF_RX_PARITY_EN = "TRUE";
  parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT = "FALSE";
  parameter AXISTEN_IF_TX_PARITY_EN = "TRUE";
  parameter [1:0] AXISTEN_IF_WIDTH = 2'h2;
  parameter CFG_BYPASS_MODE_ENABLE = "FALSE";
  parameter CRM_CORE_CLK_FREQ_500 = "TRUE";
  parameter [1:0] CRM_USER_CLK_FREQ = 2'h2;
  parameter [15:0] DEBUG_AXI4ST_SPARE = 16'h0000;
  parameter [7:0] DEBUG_AXIST_DISABLE_FEATURE_BIT = 8'h00;
  parameter [3:0] DEBUG_CAR_SPARE = 4'h0;
  parameter [15:0] DEBUG_CFG_SPARE = 16'h0000;
  parameter [15:0] DEBUG_LL_SPARE = 16'h0000;
  parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR = "FALSE";
  parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR = "FALSE";
  parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR = "FALSE";
  parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL = "FALSE";
  parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW = "FALSE";
  parameter DEBUG_PL_DISABLE_SCRAMBLING = "FALSE";
  parameter DEBUG_PL_SIM_RESET_LFSR = "FALSE";
  parameter [15:0] DEBUG_PL_SPARE = 16'h0000;
  parameter DEBUG_TL_DISABLE_FC_TIMEOUT = "FALSE";
  parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS = "FALSE";
  parameter [15:0] DEBUG_TL_SPARE = 16'h0000;
  parameter [7:0] DNSTREAM_LINK_NUM = 8'h00;
  parameter DSN_CAP_ENABLE = "FALSE";
  parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter HEADER_TYPE_OVERRIDE = "FALSE";
  parameter IS_SWITCH_PORT = "FALSE";
  parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter [8:0] LL_ACK_TIMEOUT = 9'h000;
  parameter LL_ACK_TIMEOUT_EN = "FALSE";
  parameter integer LL_ACK_TIMEOUT_FUNC = 0;
  parameter LL_DISABLE_SCHED_TX_NAK = "FALSE";
  parameter LL_REPLAY_FROM_RAM_PIPELINE = "FALSE";
  parameter [8:0] LL_REPLAY_TIMEOUT = 9'h000;
  parameter LL_REPLAY_TIMEOUT_EN = "FALSE";
  parameter integer LL_REPLAY_TIMEOUT_FUNC = 0;
  parameter LL_REPLAY_TO_RAM_PIPELINE = "FALSE";
  parameter LL_RX_TLP_PARITY_GEN = "TRUE";
  parameter LL_TX_TLP_PARITY_CHK = "TRUE";
  parameter [15:0] LL_USER_SPARE = 16'h0000;
  parameter [9:0] LTR_TX_MESSAGE_MINIMUM_INTERVAL = 10'h250;
  parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE";
  parameter LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE";
  parameter [11:0] MCAP_CAP_NEXTPTR = 12'h000;
  parameter MCAP_CONFIGURE_OVERRIDE = "FALSE";
  parameter MCAP_ENABLE = "FALSE";
  parameter MCAP_EOS_DESIGN_SWITCH = "FALSE";
  parameter [31:0] MCAP_FPGA_BITSTREAM_VERSION = 32'h00000000;
  parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_INPUT_GATE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_INTERRUPT_ON_MCAP_EOS = "FALSE";
  parameter MCAP_INTERRUPT_ON_MCAP_ERROR = "FALSE";
  parameter [15:0] MCAP_VSEC_ID = 16'h0000;
  parameter [11:0] MCAP_VSEC_LEN = 12'h02C;
  parameter [3:0] MCAP_VSEC_REV = 4'h0;
  parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE = "FALSE";
  parameter [11:0] PF0_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF0_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [3:0] PF0_ARI_CAP_VER = 4'h1;
  parameter [5:0] PF0_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF0_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF0_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF0_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF0_CAPABILITY_POINTER = 8'h80;
  parameter [23:0] PF0_CLASS_CODE = 24'h000000;
  parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE = "FALSE";
  parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE";
  parameter PF0_DEV_CAP2_LTR_SUPPORT = "TRUE";
  parameter [1:0] PF0_DEV_CAP2_OBFF_SUPPORT = 2'h0;
  parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE";
  parameter integer PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = 0;
  parameter integer PF0_DEV_CAP_ENDPOINT_L1_LATENCY = 0;
  parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED = "TRUE";
  parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "TRUE";
  parameter [2:0] PF0_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF0_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF0_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF0_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [2:0] PF0_INTERRUPT_PIN = 3'h1;
  parameter integer PF0_LINK_CAP_ASPM_SUPPORT = 0;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 = 7;
  parameter [0:0] PF0_LINK_CONTROL_RCB = 1'h0;
  parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE";
  parameter [9:0] PF0_LTR_CAP_MAX_NOSNOOP_LAT = 10'h000;
  parameter [9:0] PF0_LTR_CAP_MAX_SNOOP_LAT = 10'h000;
  parameter [11:0] PF0_LTR_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_LTR_CAP_VER = 4'h1;
  parameter [7:0] PF0_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [5:0] PF0_MSIX_VECTOR_COUNT = 6'h04;
  parameter integer PF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF0_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF0_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [7:0] PF0_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [7:0] PF0_PM_CAP_ID = 8'h01;
  parameter [7:0] PF0_PM_CAP_NEXTPTR = 8'h00;
  parameter PF0_PM_CAP_PMESUPPORT_D0 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D1 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D3HOT = "TRUE";
  parameter PF0_PM_CAP_SUPP_D1_STATE = "TRUE";
  parameter [2:0] PF0_PM_CAP_VER_ID = 3'h3;
  parameter PF0_PM_CSR_NOSOFTRESET = "TRUE";
  parameter [11:0] PF0_SECONDARY_PCIE_CAP_NEXTPTR = 12'h000;
  parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE";
  parameter [5:0] PF0_SRIOV_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF0_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF0_SRIOV_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF0_SRIOV_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF0_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF0_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF0_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF0_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF0_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF0_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF0_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF0_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF0_TPHR_CAP_ENABLE = "FALSE";
  parameter PF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF0_TPHR_CAP_VER = 4'h1;
  parameter PF0_VC_CAP_ENABLE = "FALSE";
  parameter [11:0] PF0_VC_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_VC_CAP_VER = 4'h1;
  parameter [11:0] PF1_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF1_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF1_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF1_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF1_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF1_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF1_CAPABILITY_POINTER = 8'h80;
  parameter [23:0] PF1_CLASS_CODE = 24'h000000;
  parameter [2:0] PF1_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF1_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF1_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF1_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [2:0] PF1_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF1_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF1_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF1_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [7:0] PF1_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [7:0] PF1_PM_CAP_NEXTPTR = 8'h00;
  parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE";
  parameter [5:0] PF1_SRIOV_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF1_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF1_SRIOV_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF1_SRIOV_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF1_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF1_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF1_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF1_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF1_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF1_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF1_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF1_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [11:0] PF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [11:0] PF2_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF2_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF2_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF2_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF2_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF2_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF2_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF2_CAPABILITY_POINTER = 8'h80;
  parameter [23:0] PF2_CLASS_CODE = 24'h000000;
  parameter [2:0] PF2_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF2_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF2_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF2_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [2:0] PF2_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF2_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF2_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF2_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF2_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [7:0] PF2_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [7:0] PF2_PM_CAP_NEXTPTR = 8'h00;
  parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE";
  parameter [5:0] PF2_SRIOV_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF2_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF2_SRIOV_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF2_SRIOV_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF2_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF2_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF2_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF2_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF2_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF2_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF2_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF2_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [11:0] PF2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [11:0] PF3_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF3_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF3_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF3_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF3_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF3_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF3_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF3_CAPABILITY_POINTER = 8'h80;
  parameter [23:0] PF3_CLASS_CODE = 24'h000000;
  parameter [2:0] PF3_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF3_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF3_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF3_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [2:0] PF3_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF3_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF3_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF3_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF3_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [7:0] PF3_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [7:0] PF3_PM_CAP_NEXTPTR = 8'h00;
  parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE";
  parameter [5:0] PF3_SRIOV_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF3_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF3_SRIOV_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF3_SRIOV_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF3_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF3_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF3_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF3_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF3_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF3_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF3_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF3_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [11:0] PF3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF3_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter PL_CFG_STATE_ROBUSTNESS_ENABLE = "TRUE";
  parameter PL_DEEMPH_SOURCE_SELECT = "TRUE";
  parameter PL_DESKEW_ON_SKIP_IN_GEN12 = "FALSE";
  parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 = "FALSE";
  parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 = "FALSE";
  parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 = "FALSE";
  parameter PL_DISABLE_DC_BALANCE = "FALSE";
  parameter PL_DISABLE_EI_INFER_IN_L0 = "FALSE";
  parameter PL_DISABLE_LANE_REVERSAL = "FALSE";
  parameter [1:0] PL_DISABLE_LFSR_UPDATE_ON_SKP = 2'h0;
  parameter PL_DISABLE_RETRAIN_ON_EB_ERROR = "FALSE";
  parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR = "FALSE";
  parameter [15:0] PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR = 16'h0000;
  parameter PL_DISABLE_UPCONFIG_CAPABLE = "FALSE";
  parameter [1:0] PL_EQ_ADAPT_DISABLE_COEFF_CHECK = 2'h0;
  parameter [1:0] PL_EQ_ADAPT_DISABLE_PRESET_CHECK = 2'h0;
  parameter [4:0] PL_EQ_ADAPT_ITER_COUNT = 5'h02;
  parameter [1:0] PL_EQ_ADAPT_REJECT_RETRY_COUNT = 2'h1;
  parameter [1:0] PL_EQ_BYPASS_PHASE23 = 2'h0;
  parameter [5:0] PL_EQ_DEFAULT_RX_PRESET_HINT = 6'h33;
  parameter [7:0] PL_EQ_DEFAULT_TX_PRESET = 8'h44;
  parameter PL_EQ_DISABLE_MISMATCH_CHECK = "TRUE";
  parameter [1:0] PL_EQ_RX_ADAPT_EQ_PHASE0 = 2'h0;
  parameter [1:0] PL_EQ_RX_ADAPT_EQ_PHASE1 = 2'h0;
  parameter PL_EQ_SHORT_ADAPT_PHASE = "FALSE";
  parameter PL_EQ_TX_8G_EQ_TS2_ENABLE = "FALSE";
  parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY = "TRUE";
  parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE = "TRUE";
  parameter PL_INFER_EI_DISABLE_REC_RC = "FALSE";
  parameter PL_INFER_EI_DISABLE_REC_SPD = "FALSE";
  parameter [31:0] PL_LANE0_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE10_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE11_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE12_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE13_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE14_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE15_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE1_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE2_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE3_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE4_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE5_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE6_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE7_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE8_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE9_EQ_CONTROL = 32'h00003F00;
  parameter [3:0] PL_LINK_CAP_MAX_LINK_SPEED = 4'h4;
  parameter [4:0] PL_LINK_CAP_MAX_LINK_WIDTH = 5'h08;
  parameter integer PL_N_FTS = 255;
  parameter PL_QUIESCE_GUARANTEE_DISABLE = "FALSE";
  parameter PL_REDO_EQ_SOURCE_SELECT = "TRUE";
  parameter [7:0] PL_REPORT_ALL_PHY_ERRORS = 8'h00;
  parameter [1:0] PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS = 2'h0;
  parameter [3:0] PL_RX_ADAPT_TIMER_CLWS_GEN3 = 4'h0;
  parameter [3:0] PL_RX_ADAPT_TIMER_CLWS_GEN4 = 4'h0;
  parameter [1:0] PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS = 2'h0;
  parameter [3:0] PL_RX_ADAPT_TIMER_RRL_GEN3 = 4'h0;
  parameter [3:0] PL_RX_ADAPT_TIMER_RRL_GEN4 = 4'h0;
  parameter [1:0] PL_RX_L0S_EXIT_TO_RECOVERY = 2'h0;
  parameter [1:0] PL_SIM_FAST_LINK_TRAINING = 2'h0;
  parameter PL_SRIS_ENABLE = "FALSE";
  parameter [6:0] PL_SRIS_SKPOS_GEN_SPD_VEC = 7'h00;
  parameter [6:0] PL_SRIS_SKPOS_REC_SPD_VEC = 7'h00;
  parameter PL_UPSTREAM_FACING = "TRUE";
  parameter [15:0] PL_USER_SPARE = 16'h0000;
  parameter [15:0] PM_ASPML0S_TIMEOUT = 16'h1500;
  parameter [19:0] PM_ASPML1_ENTRY_DELAY = 20'h003E8;
  parameter PM_ENABLE_L23_ENTRY = "FALSE";
  parameter PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE";
  parameter [31:0] PM_L1_REENTRY_DELAY = 32'h00000100;
  parameter [19:0] PM_PME_SERVICE_TIMEOUT_DELAY = 20'h00000;
  parameter [15:0] PM_PME_TURNOFF_ACK_DELAY = 16'h0100;
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter [31:0] SIM_JTAG_IDCODE = 32'h00000000;
  parameter SIM_VERSION = "1.0";
  parameter SPARE_BIT0 = "FALSE";
  parameter integer SPARE_BIT1 = 0;
  parameter integer SPARE_BIT2 = 0;
  parameter SPARE_BIT3 = "FALSE";
  parameter integer SPARE_BIT4 = 0;
  parameter integer SPARE_BIT5 = 0;
  parameter integer SPARE_BIT6 = 0;
  parameter integer SPARE_BIT7 = 0;
  parameter integer SPARE_BIT8 = 0;
  parameter [7:0] SPARE_BYTE0 = 8'h00;
  parameter [7:0] SPARE_BYTE1 = 8'h00;
  parameter [7:0] SPARE_BYTE2 = 8'h00;
  parameter [7:0] SPARE_BYTE3 = 8'h00;
  parameter [31:0] SPARE_WORD0 = 32'h00000000;
  parameter [31:0] SPARE_WORD1 = 32'h00000000;
  parameter [31:0] SPARE_WORD2 = 32'h00000000;
  parameter [31:0] SPARE_WORD3 = 32'h00000000;
  parameter [3:0] SRIOV_CAP_ENABLE = 4'h0;
  parameter TL2CFG_IF_PARITY_CHK = "TRUE";
  parameter [1:0] TL_COMPLETION_RAM_NUM_TLPS = 2'h0;
  parameter [1:0] TL_COMPLETION_RAM_SIZE = 2'h1;
  parameter [11:0] TL_CREDITS_CD = 12'h000;
  parameter [7:0] TL_CREDITS_CH = 8'h00;
  parameter [11:0] TL_CREDITS_NPD = 12'h004;
  parameter [7:0] TL_CREDITS_NPH = 8'h20;
  parameter [11:0] TL_CREDITS_PD = 12'h0E0;
  parameter [7:0] TL_CREDITS_PH = 8'h20;
  parameter [4:0] TL_FC_UPDATE_MIN_INTERVAL_TIME = 5'h02;
  parameter [4:0] TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT = 5'h08;
  parameter [1:0] TL_PF_ENABLE_REG = 2'h0;
  parameter [0:0] TL_POSTED_RAM_SIZE = 1'h0;
  parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE = "FALSE";
  parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE = "FALSE";
  parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE = "FALSE";
  parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE = "FALSE";
  parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE = "FALSE";
  parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE = "FALSE";
  parameter TL_TX_MUX_STRICT_PRIORITY = "TRUE";
  parameter TL_TX_TLP_STRADDLE_ENABLE = "FALSE";
  parameter TL_TX_TLP_TERMINATE_PARITY = "FALSE";
  parameter [15:0] TL_USER_SPARE = 16'h0000;
  parameter TPH_FROM_RAM_PIPELINE = "FALSE";
  parameter TPH_TO_RAM_PIPELINE = "FALSE";
  parameter [7:0] VF0_CAPABILITY_POINTER = 8'h80;
  parameter [11:0] VFG0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VFG0_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer VFG0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VFG0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VFG0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VFG0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VFG0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [7:0] VFG0_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [11:0] VFG0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VFG0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [11:0] VFG1_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VFG1_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer VFG1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VFG1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VFG1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VFG1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VFG1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [7:0] VFG1_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [11:0] VFG1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VFG1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [11:0] VFG2_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VFG2_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer VFG2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VFG2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VFG2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VFG2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VFG2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [7:0] VFG2_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [11:0] VFG2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VFG2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [11:0] VFG3_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VFG3_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer VFG3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VFG3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VFG3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VFG3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VFG3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [7:0] VFG3_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [11:0] VFG3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VFG3_TPHR_CAP_ST_MODE_SEL = 3'h0;
   output CFGERRCOROUT;
   output CFGERRFATALOUT;
   output CFGERRNONFATALOUT;
   output CFGEXTREADRECEIVED;
   output CFGEXTWRITERECEIVED;
   output CFGHOTRESETOUT;
   output CFGINTERRUPTMSIFAIL;
   output CFGINTERRUPTMSIMASKUPDATE;
   output CFGINTERRUPTMSISENT;
   output CFGINTERRUPTMSIXVECPENDINGSTATUS;
   output CFGINTERRUPTSENT;
   output CFGLOCALERRORVALID;
   output CFGLTRENABLE;
   output CFGMGMTREADWRITEDONE;
   output CFGMSGRECEIVED;
   output CFGMSGTRANSMITDONE;
   output CFGMSIXRAMREADENABLE;
   output CFGPHYLINKDOWN;
   output CFGPLSTATUSCHANGE;
   output CFGPOWERSTATECHANGEINTERRUPT;
   output CFGTPHRAMREADENABLE;
   output CONFMCAPDESIGNSWITCH;
   output CONFMCAPEOS;
   output CONFMCAPINUSEBYPCIE;
   output CONFREQREADY;
   output CONFRESPVALID;
   output DRPRDY;
   output MAXISCQTLAST;
   output MAXISCQTVALID;
   output MAXISRCTLAST;
   output MAXISRCTVALID;
   output MIREPLAYRAMREADENABLE0;
   output MIREPLAYRAMREADENABLE1;
   output MIREPLAYRAMWRITEENABLE0;
   output MIREPLAYRAMWRITEENABLE1;
   output MIRXPOSTEDREQUESTRAMREADENABLE0;
   output MIRXPOSTEDREQUESTRAMREADENABLE1;
   output MIRXPOSTEDREQUESTRAMWRITEENABLE0;
   output MIRXPOSTEDREQUESTRAMWRITEENABLE1;
   output PCIEPERST0B;
   output PCIEPERST1B;
   output PCIERQSEQNUMVLD0;
   output PCIERQSEQNUMVLD1;
   output PCIERQTAGVLD0;
   output PCIERQTAGVLD1;
   output PIPERX00POLARITY;
   output PIPERX01POLARITY;
   output PIPERX02POLARITY;
   output PIPERX03POLARITY;
   output PIPERX04POLARITY;
   output PIPERX05POLARITY;
   output PIPERX06POLARITY;
   output PIPERX07POLARITY;
   output PIPERX08POLARITY;
   output PIPERX09POLARITY;
   output PIPERX10POLARITY;
   output PIPERX11POLARITY;
   output PIPERX12POLARITY;
   output PIPERX13POLARITY;
   output PIPERX14POLARITY;
   output PIPERX15POLARITY;
   output PIPETX00COMPLIANCE;
   output PIPETX00DATAVALID;
   output PIPETX00ELECIDLE;
   output PIPETX00STARTBLOCK;
   output PIPETX01COMPLIANCE;
   output PIPETX01DATAVALID;
   output PIPETX01ELECIDLE;
   output PIPETX01STARTBLOCK;
   output PIPETX02COMPLIANCE;
   output PIPETX02DATAVALID;
   output PIPETX02ELECIDLE;
   output PIPETX02STARTBLOCK;
   output PIPETX03COMPLIANCE;
   output PIPETX03DATAVALID;
   output PIPETX03ELECIDLE;
   output PIPETX03STARTBLOCK;
   output PIPETX04COMPLIANCE;
   output PIPETX04DATAVALID;
   output PIPETX04ELECIDLE;
   output PIPETX04STARTBLOCK;
   output PIPETX05COMPLIANCE;
   output PIPETX05DATAVALID;
   output PIPETX05ELECIDLE;
   output PIPETX05STARTBLOCK;
   output PIPETX06COMPLIANCE;
   output PIPETX06DATAVALID;
   output PIPETX06ELECIDLE;
   output PIPETX06STARTBLOCK;
   output PIPETX07COMPLIANCE;
   output PIPETX07DATAVALID;
   output PIPETX07ELECIDLE;
   output PIPETX07STARTBLOCK;
   output PIPETX08COMPLIANCE;
   output PIPETX08DATAVALID;
   output PIPETX08ELECIDLE;
   output PIPETX08STARTBLOCK;
   output PIPETX09COMPLIANCE;
   output PIPETX09DATAVALID;
   output PIPETX09ELECIDLE;
   output PIPETX09STARTBLOCK;
   output PIPETX10COMPLIANCE;
   output PIPETX10DATAVALID;
   output PIPETX10ELECIDLE;
   output PIPETX10STARTBLOCK;
   output PIPETX11COMPLIANCE;
   output PIPETX11DATAVALID;
   output PIPETX11ELECIDLE;
   output PIPETX11STARTBLOCK;
   output PIPETX12COMPLIANCE;
   output PIPETX12DATAVALID;
   output PIPETX12ELECIDLE;
   output PIPETX12STARTBLOCK;
   output PIPETX13COMPLIANCE;
   output PIPETX13DATAVALID;
   output PIPETX13ELECIDLE;
   output PIPETX13STARTBLOCK;
   output PIPETX14COMPLIANCE;
   output PIPETX14DATAVALID;
   output PIPETX14ELECIDLE;
   output PIPETX14STARTBLOCK;
   output PIPETX15COMPLIANCE;
   output PIPETX15DATAVALID;
   output PIPETX15ELECIDLE;
   output PIPETX15STARTBLOCK;
   output PIPETXDEEMPH;
   output PIPETXRCVRDET;
   output PIPETXRESET;
   output PIPETXSWING;
   output PLEQINPROGRESS;
   output PLGEN34EQMISMATCH;
   output [11:0] CFGFCCPLD;
   output [11:0] CFGFCNPD;
   output [11:0] CFGFCPD;
   output [11:0] CFGFUNCTIONPOWERSTATE;
   output [11:0] CFGINTERRUPTMSIMMENABLE;
   output [11:0] CFGTPHRAMADDRESS;
   output [11:0] CFGTPHSTMODE;
   output [127:0] MIREPLAYRAMWRITEDATA0;
   output [127:0] MIREPLAYRAMWRITEDATA1;
   output [12:0] CFGMSIXRAMADDRESS;
   output [143:0] MIRXCOMPLETIONRAMWRITEDATA0;
   output [143:0] MIRXCOMPLETIONRAMWRITEDATA1;
   output [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA0;
   output [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA1;
   output [15:0] CFGFUNCTIONSTATUS;
   output [15:0] DRPDO;
   output [1:0] CFGCURRENTSPEED;
   output [1:0] CFGLINKPOWERSTATE;
   output [1:0] CFGMAXPAYLOAD;
   output [1:0] CFGOBFFENABLE;
   output [1:0] CFGPHYLINKSTATUS;
   output [1:0] CFGRXPMSTATE;
   output [1:0] CFGTXPMSTATE;
   output [1:0] MIRXCOMPLETIONRAMREADENABLE0;
   output [1:0] MIRXCOMPLETIONRAMREADENABLE1;
   output [1:0] MIRXCOMPLETIONRAMWRITEENABLE0;
   output [1:0] MIRXCOMPLETIONRAMWRITEENABLE1;
   output [1:0] PIPERX00EQCONTROL;
   output [1:0] PIPERX01EQCONTROL;
   output [1:0] PIPERX02EQCONTROL;
   output [1:0] PIPERX03EQCONTROL;
   output [1:0] PIPERX04EQCONTROL;
   output [1:0] PIPERX05EQCONTROL;
   output [1:0] PIPERX06EQCONTROL;
   output [1:0] PIPERX07EQCONTROL;
   output [1:0] PIPERX08EQCONTROL;
   output [1:0] PIPERX09EQCONTROL;
   output [1:0] PIPERX10EQCONTROL;
   output [1:0] PIPERX11EQCONTROL;
   output [1:0] PIPERX12EQCONTROL;
   output [1:0] PIPERX13EQCONTROL;
   output [1:0] PIPERX14EQCONTROL;
   output [1:0] PIPERX15EQCONTROL;
   output [1:0] PIPETX00CHARISK;
   output [1:0] PIPETX00EQCONTROL;
   output [1:0] PIPETX00POWERDOWN;
   output [1:0] PIPETX00SYNCHEADER;
   output [1:0] PIPETX01CHARISK;
   output [1:0] PIPETX01EQCONTROL;
   output [1:0] PIPETX01POWERDOWN;
   output [1:0] PIPETX01SYNCHEADER;
   output [1:0] PIPETX02CHARISK;
   output [1:0] PIPETX02EQCONTROL;
   output [1:0] PIPETX02POWERDOWN;
   output [1:0] PIPETX02SYNCHEADER;
   output [1:0] PIPETX03CHARISK;
   output [1:0] PIPETX03EQCONTROL;
   output [1:0] PIPETX03POWERDOWN;
   output [1:0] PIPETX03SYNCHEADER;
   output [1:0] PIPETX04CHARISK;
   output [1:0] PIPETX04EQCONTROL;
   output [1:0] PIPETX04POWERDOWN;
   output [1:0] PIPETX04SYNCHEADER;
   output [1:0] PIPETX05CHARISK;
   output [1:0] PIPETX05EQCONTROL;
   output [1:0] PIPETX05POWERDOWN;
   output [1:0] PIPETX05SYNCHEADER;
   output [1:0] PIPETX06CHARISK;
   output [1:0] PIPETX06EQCONTROL;
   output [1:0] PIPETX06POWERDOWN;
   output [1:0] PIPETX06SYNCHEADER;
   output [1:0] PIPETX07CHARISK;
   output [1:0] PIPETX07EQCONTROL;
   output [1:0] PIPETX07POWERDOWN;
   output [1:0] PIPETX07SYNCHEADER;
   output [1:0] PIPETX08CHARISK;
   output [1:0] PIPETX08EQCONTROL;
   output [1:0] PIPETX08POWERDOWN;
   output [1:0] PIPETX08SYNCHEADER;
   output [1:0] PIPETX09CHARISK;
   output [1:0] PIPETX09EQCONTROL;
   output [1:0] PIPETX09POWERDOWN;
   output [1:0] PIPETX09SYNCHEADER;
   output [1:0] PIPETX10CHARISK;
   output [1:0] PIPETX10EQCONTROL;
   output [1:0] PIPETX10POWERDOWN;
   output [1:0] PIPETX10SYNCHEADER;
   output [1:0] PIPETX11CHARISK;
   output [1:0] PIPETX11EQCONTROL;
   output [1:0] PIPETX11POWERDOWN;
   output [1:0] PIPETX11SYNCHEADER;
   output [1:0] PIPETX12CHARISK;
   output [1:0] PIPETX12EQCONTROL;
   output [1:0] PIPETX12POWERDOWN;
   output [1:0] PIPETX12SYNCHEADER;
   output [1:0] PIPETX13CHARISK;
   output [1:0] PIPETX13EQCONTROL;
   output [1:0] PIPETX13POWERDOWN;
   output [1:0] PIPETX13SYNCHEADER;
   output [1:0] PIPETX14CHARISK;
   output [1:0] PIPETX14EQCONTROL;
   output [1:0] PIPETX14POWERDOWN;
   output [1:0] PIPETX14SYNCHEADER;
   output [1:0] PIPETX15CHARISK;
   output [1:0] PIPETX15EQCONTROL;
   output [1:0] PIPETX15POWERDOWN;
   output [1:0] PIPETX15SYNCHEADER;
   output [1:0] PIPETXRATE;
   output [1:0] PLEQPHASE;
   output [255:0] DBGDATA0OUT;
   output [255:0] DBGDATA1OUT;
   output [255:0] MAXISCQTDATA;
   output [255:0] MAXISRCTDATA;
   output [2:0] CFGMAXREADREQ;
   output [2:0] CFGNEGOTIATEDWIDTH;
   output [2:0] PIPETXMARGIN;
   output [31:0] CFGEXTWRITEDATA;
   output [31:0] CFGINTERRUPTMSIDATA;
   output [31:0] CFGMGMTREADDATA;
   output [31:0] CONFRESPRDATA;
   output [31:0] DBGCTRL0OUT;
   output [31:0] DBGCTRL1OUT;
   output [31:0] PIPETX00DATA;
   output [31:0] PIPETX01DATA;
   output [31:0] PIPETX02DATA;
   output [31:0] PIPETX03DATA;
   output [31:0] PIPETX04DATA;
   output [31:0] PIPETX05DATA;
   output [31:0] PIPETX06DATA;
   output [31:0] PIPETX07DATA;
   output [31:0] PIPETX08DATA;
   output [31:0] PIPETX09DATA;
   output [31:0] PIPETX10DATA;
   output [31:0] PIPETX11DATA;
   output [31:0] PIPETX12DATA;
   output [31:0] PIPETX13DATA;
   output [31:0] PIPETX14DATA;
   output [31:0] PIPETX15DATA;
   output [31:0] USERSPAREOUT;
   output [35:0] CFGMSIXRAMWRITEDATA;
   output [35:0] CFGTPHRAMWRITEDATA;
   output [3:0] CFGEXTWRITEBYTEENABLE;
   output [3:0] CFGFLRINPROCESS;
   output [3:0] CFGINTERRUPTMSIENABLE;
   output [3:0] CFGINTERRUPTMSIXENABLE;
   output [3:0] CFGINTERRUPTMSIXMASK;
   output [3:0] CFGMSIXRAMWRITEBYTEENABLE;
   output [3:0] CFGRCBSTATUS;
   output [3:0] CFGTPHRAMWRITEBYTEENABLE;
   output [3:0] CFGTPHREQUESTERENABLE;
   output [3:0] PCIERQTAGAV;
   output [3:0] PCIETFCNPDAV;
   output [3:0] PCIETFCNPHAV;
   output [3:0] PIPERXEQLPTXPRESET;
   output [3:0] SAXISCCTREADY;
   output [3:0] SAXISRQTREADY;
   output [4:0] CFGLOCALERROROUT;
   output [4:0] CFGMSGRECEIVEDTYPE;
   output [5:0] CFGLTSSMSTATE;
   output [5:0] PCIECQNPREQCOUNT;
   output [5:0] PCIERQSEQNUM0;
   output [5:0] PCIERQSEQNUM1;
   output [5:0] PIPERXEQLPLFFS;
   output [5:0] PIPETX00EQDEEMPH;
   output [5:0] PIPETX01EQDEEMPH;
   output [5:0] PIPETX02EQDEEMPH;
   output [5:0] PIPETX03EQDEEMPH;
   output [5:0] PIPETX04EQDEEMPH;
   output [5:0] PIPETX05EQDEEMPH;
   output [5:0] PIPETX06EQDEEMPH;
   output [5:0] PIPETX07EQDEEMPH;
   output [5:0] PIPETX08EQDEEMPH;
   output [5:0] PIPETX09EQDEEMPH;
   output [5:0] PIPETX10EQDEEMPH;
   output [5:0] PIPETX11EQDEEMPH;
   output [5:0] PIPETX12EQDEEMPH;
   output [5:0] PIPETX13EQDEEMPH;
   output [5:0] PIPETX14EQDEEMPH;
   output [5:0] PIPETX15EQDEEMPH;
   output [74:0] MAXISRCTUSER;
   output [7:0] AXIUSEROUT;
   output [7:0] CFGBUSNUMBER;
   output [7:0] CFGEXTFUNCTIONNUMBER;
   output [7:0] CFGFCCPLH;
   output [7:0] CFGFCNPH;
   output [7:0] CFGFCPH;
   output [7:0] CFGMSGRECEIVEDDATA;
   output [7:0] MAXISCQTKEEP;
   output [7:0] MAXISRCTKEEP;
   output [7:0] PCIERQTAG0;
   output [7:0] PCIERQTAG1;
   output [87:0] MAXISCQTUSER;
   output [8:0] MIREPLAYRAMADDRESS0;
   output [8:0] MIREPLAYRAMADDRESS1;
   output [8:0] MIRXCOMPLETIONRAMREADADDRESS0;
   output [8:0] MIRXCOMPLETIONRAMREADADDRESS1;
   output [8:0] MIRXCOMPLETIONRAMWRITEADDRESS0;
   output [8:0] MIRXCOMPLETIONRAMWRITEADDRESS1;
   output [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS0;
   output [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS1;
   output [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS0;
   output [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS1;
   output [9:0] CFGEXTREGISTERNUMBER;
   input CFGCONFIGSPACEENABLE;
   input CFGERRCORIN;
   input CFGERRUNCORIN;
   input CFGEXTREADDATAVALID;
   input CFGHOTRESETIN;
   input CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE;
   input CFGINTERRUPTMSITPHPRESENT;
   input CFGINTERRUPTMSIXINT;
   input CFGLINKTRAININGENABLE;
   input CFGMGMTDEBUGACCESS;
   input CFGMGMTREAD;
   input CFGMGMTWRITE;
   input CFGMSGTRANSMIT;
   input CFGPMASPML1ENTRYREJECT;
   input CFGPMASPMTXL0SENTRYDISABLE;
   input CFGPOWERSTATECHANGEACK;
   input CFGREQPMTRANSITIONL23READY;
   input CFGVFFLRDONE;
   input CONFMCAPREQUESTBYCONF;
   input CONFREQVALID;
   input CORECLK;
   input CORECLKMIREPLAYRAM0;
   input CORECLKMIREPLAYRAM1;
   input CORECLKMIRXCOMPLETIONRAM0;
   input CORECLKMIRXCOMPLETIONRAM1;
   input CORECLKMIRXPOSTEDREQUESTRAM0;
   input CORECLKMIRXPOSTEDREQUESTRAM1;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input MCAPCLK;
   input MCAPPERST0B;
   input MCAPPERST1B;
   input MGMTRESETN;
   input MGMTSTICKYRESETN;
   input PCIECQNPUSERCREDITRCVD;
   input PCIECQPIPELINEEMPTY;
   input PCIEPOSTEDREQDELIVERED;
   input PIPECLK;
   input PIPECLKEN;
   input PIPERESETN;
   input PIPERX00DATAVALID;
   input PIPERX00ELECIDLE;
   input PIPERX00EQDONE;
   input PIPERX00EQLPADAPTDONE;
   input PIPERX00EQLPLFFSSEL;
   input PIPERX00PHYSTATUS;
   input PIPERX00VALID;
   input PIPERX01DATAVALID;
   input PIPERX01ELECIDLE;
   input PIPERX01EQDONE;
   input PIPERX01EQLPADAPTDONE;
   input PIPERX01EQLPLFFSSEL;
   input PIPERX01PHYSTATUS;
   input PIPERX01VALID;
   input PIPERX02DATAVALID;
   input PIPERX02ELECIDLE;
   input PIPERX02EQDONE;
   input PIPERX02EQLPADAPTDONE;
   input PIPERX02EQLPLFFSSEL;
   input PIPERX02PHYSTATUS;
   input PIPERX02VALID;
   input PIPERX03DATAVALID;
   input PIPERX03ELECIDLE;
   input PIPERX03EQDONE;
   input PIPERX03EQLPADAPTDONE;
   input PIPERX03EQLPLFFSSEL;
   input PIPERX03PHYSTATUS;
   input PIPERX03VALID;
   input PIPERX04DATAVALID;
   input PIPERX04ELECIDLE;
   input PIPERX04EQDONE;
   input PIPERX04EQLPADAPTDONE;
   input PIPERX04EQLPLFFSSEL;
   input PIPERX04PHYSTATUS;
   input PIPERX04VALID;
   input PIPERX05DATAVALID;
   input PIPERX05ELECIDLE;
   input PIPERX05EQDONE;
   input PIPERX05EQLPADAPTDONE;
   input PIPERX05EQLPLFFSSEL;
   input PIPERX05PHYSTATUS;
   input PIPERX05VALID;
   input PIPERX06DATAVALID;
   input PIPERX06ELECIDLE;
   input PIPERX06EQDONE;
   input PIPERX06EQLPADAPTDONE;
   input PIPERX06EQLPLFFSSEL;
   input PIPERX06PHYSTATUS;
   input PIPERX06VALID;
   input PIPERX07DATAVALID;
   input PIPERX07ELECIDLE;
   input PIPERX07EQDONE;
   input PIPERX07EQLPADAPTDONE;
   input PIPERX07EQLPLFFSSEL;
   input PIPERX07PHYSTATUS;
   input PIPERX07VALID;
   input PIPERX08DATAVALID;
   input PIPERX08ELECIDLE;
   input PIPERX08EQDONE;
   input PIPERX08EQLPADAPTDONE;
   input PIPERX08EQLPLFFSSEL;
   input PIPERX08PHYSTATUS;
   input PIPERX08VALID;
   input PIPERX09DATAVALID;
   input PIPERX09ELECIDLE;
   input PIPERX09EQDONE;
   input PIPERX09EQLPADAPTDONE;
   input PIPERX09EQLPLFFSSEL;
   input PIPERX09PHYSTATUS;
   input PIPERX09VALID;
   input PIPERX10DATAVALID;
   input PIPERX10ELECIDLE;
   input PIPERX10EQDONE;
   input PIPERX10EQLPADAPTDONE;
   input PIPERX10EQLPLFFSSEL;
   input PIPERX10PHYSTATUS;
   input PIPERX10VALID;
   input PIPERX11DATAVALID;
   input PIPERX11ELECIDLE;
   input PIPERX11EQDONE;
   input PIPERX11EQLPADAPTDONE;
   input PIPERX11EQLPLFFSSEL;
   input PIPERX11PHYSTATUS;
   input PIPERX11VALID;
   input PIPERX12DATAVALID;
   input PIPERX12ELECIDLE;
   input PIPERX12EQDONE;
   input PIPERX12EQLPADAPTDONE;
   input PIPERX12EQLPLFFSSEL;
   input PIPERX12PHYSTATUS;
   input PIPERX12VALID;
   input PIPERX13DATAVALID;
   input PIPERX13ELECIDLE;
   input PIPERX13EQDONE;
   input PIPERX13EQLPADAPTDONE;
   input PIPERX13EQLPLFFSSEL;
   input PIPERX13PHYSTATUS;
   input PIPERX13VALID;
   input PIPERX14DATAVALID;
   input PIPERX14ELECIDLE;
   input PIPERX14EQDONE;
   input PIPERX14EQLPADAPTDONE;
   input PIPERX14EQLPLFFSSEL;
   input PIPERX14PHYSTATUS;
   input PIPERX14VALID;
   input PIPERX15DATAVALID;
   input PIPERX15ELECIDLE;
   input PIPERX15EQDONE;
   input PIPERX15EQLPADAPTDONE;
   input PIPERX15EQLPLFFSSEL;
   input PIPERX15PHYSTATUS;
   input PIPERX15VALID;
   input PIPETX00EQDONE;
   input PIPETX01EQDONE;
   input PIPETX02EQDONE;
   input PIPETX03EQDONE;
   input PIPETX04EQDONE;
   input PIPETX05EQDONE;
   input PIPETX06EQDONE;
   input PIPETX07EQDONE;
   input PIPETX08EQDONE;
   input PIPETX09EQDONE;
   input PIPETX10EQDONE;
   input PIPETX11EQDONE;
   input PIPETX12EQDONE;
   input PIPETX13EQDONE;
   input PIPETX14EQDONE;
   input PIPETX15EQDONE;
   input PLEQRESETEIEOSCOUNT;
   input PLGEN2UPSTREAMPREFERDEEMPH;
   input PLGEN34REDOEQSPEED;
   input PLGEN34REDOEQUALIZATION;
   input RESETN;
   input SAXISCCTLAST;
   input SAXISCCTVALID;
   input SAXISRQTLAST;
   input SAXISRQTVALID;
   input USERCLK;
   input USERCLK2;
   input USERCLKEN;
   input [11:0] MIRXCOMPLETIONRAMERRCOR;
   input [11:0] MIRXCOMPLETIONRAMERRUNCOR;
   input [127:0] MIREPLAYRAMREADDATA0;
   input [127:0] MIREPLAYRAMREADDATA1;
   input [143:0] MIRXCOMPLETIONRAMREADDATA0;
   input [143:0] MIRXCOMPLETIONRAMREADDATA1;
   input [143:0] MIRXPOSTEDREQUESTRAMREADDATA0;
   input [143:0] MIRXPOSTEDREQUESTRAMREADDATA1;
   input [15:0] CFGDEVIDPF0;
   input [15:0] CFGDEVIDPF1;
   input [15:0] CFGDEVIDPF2;
   input [15:0] CFGDEVIDPF3;
   input [15:0] CFGSUBSYSIDPF0;
   input [15:0] CFGSUBSYSIDPF1;
   input [15:0] CFGSUBSYSIDPF2;
   input [15:0] CFGSUBSYSIDPF3;
   input [15:0] CFGSUBSYSVENDID;
   input [15:0] CFGVENDID;
   input [15:0] DRPDI;
   input [17:0] PIPERX00EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX01EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX02EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX03EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX04EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX05EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX06EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX07EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX08EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX09EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX10EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX11EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX12EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX13EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX14EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX15EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPETX00EQCOEFF;
   input [17:0] PIPETX01EQCOEFF;
   input [17:0] PIPETX02EQCOEFF;
   input [17:0] PIPETX03EQCOEFF;
   input [17:0] PIPETX04EQCOEFF;
   input [17:0] PIPETX05EQCOEFF;
   input [17:0] PIPETX06EQCOEFF;
   input [17:0] PIPETX07EQCOEFF;
   input [17:0] PIPETX08EQCOEFF;
   input [17:0] PIPETX09EQCOEFF;
   input [17:0] PIPETX10EQCOEFF;
   input [17:0] PIPETX11EQCOEFF;
   input [17:0] PIPETX12EQCOEFF;
   input [17:0] PIPETX13EQCOEFF;
   input [17:0] PIPETX14EQCOEFF;
   input [17:0] PIPETX15EQCOEFF;
   input [1:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM;
   input [1:0] CFGINTERRUPTMSISELECT;
   input [1:0] CFGINTERRUPTMSITPHTYPE;
   input [1:0] CFGINTERRUPTMSIXVECPENDING;
   input [1:0] CONFREQTYPE;
   input [1:0] PCIECOMPLDELIVERED;
   input [1:0] PCIECQNPREQ;
   input [1:0] PIPERX00CHARISK;
   input [1:0] PIPERX00STARTBLOCK;
   input [1:0] PIPERX00SYNCHEADER;
   input [1:0] PIPERX01CHARISK;
   input [1:0] PIPERX01STARTBLOCK;
   input [1:0] PIPERX01SYNCHEADER;
   input [1:0] PIPERX02CHARISK;
   input [1:0] PIPERX02STARTBLOCK;
   input [1:0] PIPERX02SYNCHEADER;
   input [1:0] PIPERX03CHARISK;
   input [1:0] PIPERX03STARTBLOCK;
   input [1:0] PIPERX03SYNCHEADER;
   input [1:0] PIPERX04CHARISK;
   input [1:0] PIPERX04STARTBLOCK;
   input [1:0] PIPERX04SYNCHEADER;
   input [1:0] PIPERX05CHARISK;
   input [1:0] PIPERX05STARTBLOCK;
   input [1:0] PIPERX05SYNCHEADER;
   input [1:0] PIPERX06CHARISK;
   input [1:0] PIPERX06STARTBLOCK;
   input [1:0] PIPERX06SYNCHEADER;
   input [1:0] PIPERX07CHARISK;
   input [1:0] PIPERX07STARTBLOCK;
   input [1:0] PIPERX07SYNCHEADER;
   input [1:0] PIPERX08CHARISK;
   input [1:0] PIPERX08STARTBLOCK;
   input [1:0] PIPERX08SYNCHEADER;
   input [1:0] PIPERX09CHARISK;
   input [1:0] PIPERX09STARTBLOCK;
   input [1:0] PIPERX09SYNCHEADER;
   input [1:0] PIPERX10CHARISK;
   input [1:0] PIPERX10STARTBLOCK;
   input [1:0] PIPERX10SYNCHEADER;
   input [1:0] PIPERX11CHARISK;
   input [1:0] PIPERX11STARTBLOCK;
   input [1:0] PIPERX11SYNCHEADER;
   input [1:0] PIPERX12CHARISK;
   input [1:0] PIPERX12STARTBLOCK;
   input [1:0] PIPERX12SYNCHEADER;
   input [1:0] PIPERX13CHARISK;
   input [1:0] PIPERX13STARTBLOCK;
   input [1:0] PIPERX13SYNCHEADER;
   input [1:0] PIPERX14CHARISK;
   input [1:0] PIPERX14STARTBLOCK;
   input [1:0] PIPERX14SYNCHEADER;
   input [1:0] PIPERX15CHARISK;
   input [1:0] PIPERX15STARTBLOCK;
   input [1:0] PIPERX15SYNCHEADER;
   input [21:0] MAXISCQTREADY;
   input [21:0] MAXISRCTREADY;
   input [255:0] SAXISCCTDATA;
   input [255:0] SAXISRQTDATA;
   input [2:0] CFGDSFUNCTIONNUMBER;
   input [2:0] CFGFCSEL;
   input [2:0] CFGINTERRUPTMSIATTR;
   input [2:0] CFGMSGTRANSMITTYPE;
   input [2:0] PIPERX00STATUS;
   input [2:0] PIPERX01STATUS;
   input [2:0] PIPERX02STATUS;
   input [2:0] PIPERX03STATUS;
   input [2:0] PIPERX04STATUS;
   input [2:0] PIPERX05STATUS;
   input [2:0] PIPERX06STATUS;
   input [2:0] PIPERX07STATUS;
   input [2:0] PIPERX08STATUS;
   input [2:0] PIPERX09STATUS;
   input [2:0] PIPERX10STATUS;
   input [2:0] PIPERX11STATUS;
   input [2:0] PIPERX12STATUS;
   input [2:0] PIPERX13STATUS;
   input [2:0] PIPERX14STATUS;
   input [2:0] PIPERX15STATUS;
   input [31:0] CFGEXTREADDATA;
   input [31:0] CFGINTERRUPTMSIINT;
   input [31:0] CFGINTERRUPTMSIPENDINGSTATUS;
   input [31:0] CFGINTERRUPTMSIXDATA;
   input [31:0] CFGMGMTWRITEDATA;
   input [31:0] CFGMSGTRANSMITDATA;
   input [31:0] CONFREQDATA;
   input [31:0] PIPERX00DATA;
   input [31:0] PIPERX01DATA;
   input [31:0] PIPERX02DATA;
   input [31:0] PIPERX03DATA;
   input [31:0] PIPERX04DATA;
   input [31:0] PIPERX05DATA;
   input [31:0] PIPERX06DATA;
   input [31:0] PIPERX07DATA;
   input [31:0] PIPERX08DATA;
   input [31:0] PIPERX09DATA;
   input [31:0] PIPERX10DATA;
   input [31:0] PIPERX11DATA;
   input [31:0] PIPERX12DATA;
   input [31:0] PIPERX13DATA;
   input [31:0] PIPERX14DATA;
   input [31:0] PIPERX15DATA;
   input [31:0] USERSPAREIN;
   input [32:0] SAXISCCTUSER;
   input [35:0] CFGMSIXRAMREADDATA;
   input [35:0] CFGTPHRAMREADDATA;
   input [3:0] CFGFLRDONE;
   input [3:0] CFGINTERRUPTINT;
   input [3:0] CFGINTERRUPTPENDING;
   input [3:0] CFGMGMTBYTEENABLE;
   input [3:0] CONFREQREGNUM;
   input [4:0] CFGDSDEVICENUMBER;
   input [5:0] DBGSEL0;
   input [5:0] DBGSEL1;
   input [5:0] MIREPLAYRAMERRCOR;
   input [5:0] MIREPLAYRAMERRUNCOR;
   input [5:0] MIRXPOSTEDREQUESTRAMERRCOR;
   input [5:0] MIRXPOSTEDREQUESTRAMERRUNCOR;
   input [5:0] PIPEEQFS;
   input [5:0] PIPEEQLF;
   input [61:0] SAXISRQTUSER;
   input [63:0] CFGDSN;
   input [63:0] CFGINTERRUPTMSIXADDRESS;
   input [7:0] AXIUSERIN;
   input [7:0] CFGDSBUSNUMBER;
   input [7:0] CFGDSPORTNUMBER;
   input [7:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
   input [7:0] CFGINTERRUPTMSITPHSTTAG;
   input [7:0] CFGMGMTFUNCTIONNUMBER;
   input [7:0] CFGREVIDPF0;
   input [7:0] CFGREVIDPF1;
   input [7:0] CFGREVIDPF2;
   input [7:0] CFGREVIDPF3;
   input [7:0] CFGVFFLRFUNCNUM;
   input [7:0] PCIECOMPLDELIVEREDTAG0;
   input [7:0] PCIECOMPLDELIVEREDTAG1;
   input [7:0] SAXISCCTKEEP;
   input [7:0] SAXISRQTKEEP;
   input [9:0] CFGMGMTADDR;
   input [9:0] DRPADDR;
endmodule

///// component PCIE_2_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE_2_1 (
  CFGAERECRCCHECKEN,
  CFGAERECRCGENEN,
  CFGAERROOTERRCORRERRRECEIVED,
  CFGAERROOTERRCORRERRREPORTINGEN,
  CFGAERROOTERRFATALERRRECEIVED,
  CFGAERROOTERRFATALERRREPORTINGEN,
  CFGAERROOTERRNONFATALERRRECEIVED,
  CFGAERROOTERRNONFATALERRREPORTINGEN,
  CFGBRIDGESERREN,
  CFGCOMMANDBUSMASTERENABLE,
  CFGCOMMANDINTERRUPTDISABLE,
  CFGCOMMANDIOENABLE,
  CFGCOMMANDMEMENABLE,
  CFGCOMMANDSERREN,
  CFGDEVCONTROL2ARIFORWARDEN,
  CFGDEVCONTROL2ATOMICEGRESSBLOCK,
  CFGDEVCONTROL2ATOMICREQUESTEREN,
  CFGDEVCONTROL2CPLTIMEOUTDIS,
  CFGDEVCONTROL2CPLTIMEOUTVAL,
  CFGDEVCONTROL2IDOCPLEN,
  CFGDEVCONTROL2IDOREQEN,
  CFGDEVCONTROL2LTREN,
  CFGDEVCONTROL2TLPPREFIXBLOCK,
  CFGDEVCONTROLAUXPOWEREN,
  CFGDEVCONTROLCORRERRREPORTINGEN,
  CFGDEVCONTROLENABLERO,
  CFGDEVCONTROLEXTTAGEN,
  CFGDEVCONTROLFATALERRREPORTINGEN,
  CFGDEVCONTROLMAXPAYLOAD,
  CFGDEVCONTROLMAXREADREQ,
  CFGDEVCONTROLNONFATALREPORTINGEN,
  CFGDEVCONTROLNOSNOOPEN,
  CFGDEVCONTROLPHANTOMEN,
  CFGDEVCONTROLURERRREPORTINGEN,
  CFGDEVSTATUSCORRERRDETECTED,
  CFGDEVSTATUSFATALERRDETECTED,
  CFGDEVSTATUSNONFATALERRDETECTED,
  CFGDEVSTATUSURDETECTED,
  CFGERRAERHEADERLOGSETN,
  CFGERRCPLRDYN,
  CFGINTERRUPTDO,
  CFGINTERRUPTMMENABLE,
  CFGINTERRUPTMSIENABLE,
  CFGINTERRUPTMSIXENABLE,
  CFGINTERRUPTMSIXFM,
  CFGINTERRUPTRDYN,
  CFGLINKCONTROLASPMCONTROL,
  CFGLINKCONTROLAUTOBANDWIDTHINTEN,
  CFGLINKCONTROLBANDWIDTHINTEN,
  CFGLINKCONTROLCLOCKPMEN,
  CFGLINKCONTROLCOMMONCLOCK,
  CFGLINKCONTROLEXTENDEDSYNC,
  CFGLINKCONTROLHWAUTOWIDTHDIS,
  CFGLINKCONTROLLINKDISABLE,
  CFGLINKCONTROLRCB,
  CFGLINKCONTROLRETRAINLINK,
  CFGLINKSTATUSAUTOBANDWIDTHSTATUS,
  CFGLINKSTATUSBANDWIDTHSTATUS,
  CFGLINKSTATUSCURRENTSPEED,
  CFGLINKSTATUSDLLACTIVE,
  CFGLINKSTATUSLINKTRAINING,
  CFGLINKSTATUSNEGOTIATEDWIDTH,
  CFGMGMTDO,
  CFGMGMTRDWRDONEN,
  CFGMSGDATA,
  CFGMSGRECEIVED,
  CFGMSGRECEIVEDASSERTINTA,
  CFGMSGRECEIVEDASSERTINTB,
  CFGMSGRECEIVEDASSERTINTC,
  CFGMSGRECEIVEDASSERTINTD,
  CFGMSGRECEIVEDDEASSERTINTA,
  CFGMSGRECEIVEDDEASSERTINTB,
  CFGMSGRECEIVEDDEASSERTINTC,
  CFGMSGRECEIVEDDEASSERTINTD,
  CFGMSGRECEIVEDERRCOR,
  CFGMSGRECEIVEDERRFATAL,
  CFGMSGRECEIVEDERRNONFATAL,
  CFGMSGRECEIVEDPMASNAK,
  CFGMSGRECEIVEDPMETO,
  CFGMSGRECEIVEDPMETOACK,
  CFGMSGRECEIVEDPMPME,
  CFGMSGRECEIVEDSETSLOTPOWERLIMIT,
  CFGMSGRECEIVEDUNLOCK,
  CFGPCIELINKSTATE,
  CFGPMCSRPMEEN,
  CFGPMCSRPMESTATUS,
  CFGPMCSRPOWERSTATE,
  CFGPMRCVASREQL1N,
  CFGPMRCVENTERL1N,
  CFGPMRCVENTERL23N,
  CFGPMRCVREQACKN,
  CFGROOTCONTROLPMEINTEN,
  CFGROOTCONTROLSYSERRCORRERREN,
  CFGROOTCONTROLSYSERRFATALERREN,
  CFGROOTCONTROLSYSERRNONFATALERREN,
  CFGSLOTCONTROLELECTROMECHILCTLPULSE,
  CFGTRANSACTION,
  CFGTRANSACTIONADDR,
  CFGTRANSACTIONTYPE,
  CFGVCTCVCMAP,
  DBGSCLRA,
  DBGSCLRB,
  DBGSCLRC,
  DBGSCLRD,
  DBGSCLRE,
  DBGSCLRF,
  DBGSCLRG,
  DBGSCLRH,
  DBGSCLRI,
  DBGSCLRJ,
  DBGSCLRK,
  DBGVECA,
  DBGVECB,
  DBGVECC,
  DRPDO,
  DRPRDY,
  LL2BADDLLPERR,
  LL2BADTLPERR,
  LL2LINKSTATUS,
  LL2PROTOCOLERR,
  LL2RECEIVERERR,
  LL2REPLAYROERR,
  LL2REPLAYTOERR,
  LL2SUSPENDOK,
  LL2TFCINIT1SEQ,
  LL2TFCINIT2SEQ,
  LL2TXIDLE,
  LNKCLKEN,
  MIMRXRADDR,
  MIMRXREN,
  MIMRXWADDR,
  MIMRXWDATA,
  MIMRXWEN,
  MIMTXRADDR,
  MIMTXREN,
  MIMTXWADDR,
  MIMTXWDATA,
  MIMTXWEN,
  PIPERX0POLARITY,
  PIPERX1POLARITY,
  PIPERX2POLARITY,
  PIPERX3POLARITY,
  PIPERX4POLARITY,
  PIPERX5POLARITY,
  PIPERX6POLARITY,
  PIPERX7POLARITY,
  PIPETX0CHARISK,
  PIPETX0COMPLIANCE,
  PIPETX0DATA,
  PIPETX0ELECIDLE,
  PIPETX0POWERDOWN,
  PIPETX1CHARISK,
  PIPETX1COMPLIANCE,
  PIPETX1DATA,
  PIPETX1ELECIDLE,
  PIPETX1POWERDOWN,
  PIPETX2CHARISK,
  PIPETX2COMPLIANCE,
  PIPETX2DATA,
  PIPETX2ELECIDLE,
  PIPETX2POWERDOWN,
  PIPETX3CHARISK,
  PIPETX3COMPLIANCE,
  PIPETX3DATA,
  PIPETX3ELECIDLE,
  PIPETX3POWERDOWN,
  PIPETX4CHARISK,
  PIPETX4COMPLIANCE,
  PIPETX4DATA,
  PIPETX4ELECIDLE,
  PIPETX4POWERDOWN,
  PIPETX5CHARISK,
  PIPETX5COMPLIANCE,
  PIPETX5DATA,
  PIPETX5ELECIDLE,
  PIPETX5POWERDOWN,
  PIPETX6CHARISK,
  PIPETX6COMPLIANCE,
  PIPETX6DATA,
  PIPETX6ELECIDLE,
  PIPETX6POWERDOWN,
  PIPETX7CHARISK,
  PIPETX7COMPLIANCE,
  PIPETX7DATA,
  PIPETX7ELECIDLE,
  PIPETX7POWERDOWN,
  PIPETXDEEMPH,
  PIPETXMARGIN,
  PIPETXRATE,
  PIPETXRCVRDET,
  PIPETXRESET,
  PL2L0REQ,
  PL2LINKUP,
  PL2RECEIVERERR,
  PL2RECOVERY,
  PL2RXELECIDLE,
  PL2RXPMSTATE,
  PL2SUSPENDOK,
  PLDBGVEC,
  PLDIRECTEDCHANGEDONE,
  PLINITIALLINKWIDTH,
  PLLANEREVERSALMODE,
  PLLINKGEN2CAP,
  PLLINKPARTNERGEN2SUPPORTED,
  PLLINKUPCFGCAP,
  PLLTSSMSTATE,
  PLPHYLNKUPN,
  PLRECEIVEDHOTRST,
  PLRXPMSTATE,
  PLSELLNKRATE,
  PLSELLNKWIDTH,
  PLTXPMSTATE,
  RECEIVEDFUNCLVLRSTN,
  TL2ASPMSUSPENDCREDITCHECKOK,
  TL2ASPMSUSPENDREQ,
  TL2ERRFCPE,
  TL2ERRHDR,
  TL2ERRMALFORMED,
  TL2ERRRXOVERFLOW,
  TL2PPMSUSPENDOK,
  TRNFCCPLD,
  TRNFCCPLH,
  TRNFCNPD,
  TRNFCNPH,
  TRNFCPD,
  TRNFCPH,
  TRNLNKUP,
  TRNRBARHIT,
  TRNRD,
  TRNRDLLPDATA,
  TRNRDLLPSRCRDY,
  TRNRECRCERR,
  TRNREOF,
  TRNRERRFWD,
  TRNRREM,
  TRNRSOF,
  TRNRSRCDSC,
  TRNRSRCRDY,
  TRNTBUFAV,
  TRNTCFGREQ,
  TRNTDLLPDSTRDY,
  TRNTDSTRDY,
  TRNTERRDROP,
  USERRSTN,
  CFGAERINTERRUPTMSGNUM,
  CFGDEVID,
  CFGDSBUSNUMBER,
  CFGDSDEVICENUMBER,
  CFGDSFUNCTIONNUMBER,
  CFGDSN,
  CFGERRACSN,
  CFGERRAERHEADERLOG,
  CFGERRATOMICEGRESSBLOCKEDN,
  CFGERRCORN,
  CFGERRCPLABORTN,
  CFGERRCPLTIMEOUTN,
  CFGERRCPLUNEXPECTN,
  CFGERRECRCN,
  CFGERRINTERNALCORN,
  CFGERRINTERNALUNCORN,
  CFGERRLOCKEDN,
  CFGERRMALFORMEDN,
  CFGERRMCBLOCKEDN,
  CFGERRNORECOVERYN,
  CFGERRPOISONEDN,
  CFGERRPOSTEDN,
  CFGERRTLPCPLHEADER,
  CFGERRURN,
  CFGFORCECOMMONCLOCKOFF,
  CFGFORCEEXTENDEDSYNCON,
  CFGFORCEMPS,
  CFGINTERRUPTASSERTN,
  CFGINTERRUPTDI,
  CFGINTERRUPTN,
  CFGINTERRUPTSTATN,
  CFGMGMTBYTEENN,
  CFGMGMTDI,
  CFGMGMTDWADDR,
  CFGMGMTRDENN,
  CFGMGMTWRENN,
  CFGMGMTWRREADONLYN,
  CFGMGMTWRRW1CASRWN,
  CFGPCIECAPINTERRUPTMSGNUM,
  CFGPMFORCESTATE,
  CFGPMFORCESTATEENN,
  CFGPMHALTASPML0SN,
  CFGPMHALTASPML1N,
  CFGPMSENDPMETON,
  CFGPMTURNOFFOKN,
  CFGPMWAKEN,
  CFGPORTNUMBER,
  CFGREVID,
  CFGSUBSYSID,
  CFGSUBSYSVENDID,
  CFGTRNPENDINGN,
  CFGVENDID,
  CMRSTN,
  CMSTICKYRSTN,
  DBGMODE,
  DBGSUBMODE,
  DLRSTN,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  FUNCLVLRSTN,
  LL2SENDASREQL1,
  LL2SENDENTERL1,
  LL2SENDENTERL23,
  LL2SENDPMACK,
  LL2SUSPENDNOW,
  LL2TLPRCV,
  MIMRXRDATA,
  MIMTXRDATA,
  PIPECLK,
  PIPERX0CHANISALIGNED,
  PIPERX0CHARISK,
  PIPERX0DATA,
  PIPERX0ELECIDLE,
  PIPERX0PHYSTATUS,
  PIPERX0STATUS,
  PIPERX0VALID,
  PIPERX1CHANISALIGNED,
  PIPERX1CHARISK,
  PIPERX1DATA,
  PIPERX1ELECIDLE,
  PIPERX1PHYSTATUS,
  PIPERX1STATUS,
  PIPERX1VALID,
  PIPERX2CHANISALIGNED,
  PIPERX2CHARISK,
  PIPERX2DATA,
  PIPERX2ELECIDLE,
  PIPERX2PHYSTATUS,
  PIPERX2STATUS,
  PIPERX2VALID,
  PIPERX3CHANISALIGNED,
  PIPERX3CHARISK,
  PIPERX3DATA,
  PIPERX3ELECIDLE,
  PIPERX3PHYSTATUS,
  PIPERX3STATUS,
  PIPERX3VALID,
  PIPERX4CHANISALIGNED,
  PIPERX4CHARISK,
  PIPERX4DATA,
  PIPERX4ELECIDLE,
  PIPERX4PHYSTATUS,
  PIPERX4STATUS,
  PIPERX4VALID,
  PIPERX5CHANISALIGNED,
  PIPERX5CHARISK,
  PIPERX5DATA,
  PIPERX5ELECIDLE,
  PIPERX5PHYSTATUS,
  PIPERX5STATUS,
  PIPERX5VALID,
  PIPERX6CHANISALIGNED,
  PIPERX6CHARISK,
  PIPERX6DATA,
  PIPERX6ELECIDLE,
  PIPERX6PHYSTATUS,
  PIPERX6STATUS,
  PIPERX6VALID,
  PIPERX7CHANISALIGNED,
  PIPERX7CHARISK,
  PIPERX7DATA,
  PIPERX7ELECIDLE,
  PIPERX7PHYSTATUS,
  PIPERX7STATUS,
  PIPERX7VALID,
  PL2DIRECTEDLSTATE,
  PLDBGMODE,
  PLDIRECTEDLINKAUTON,
  PLDIRECTEDLINKCHANGE,
  PLDIRECTEDLINKSPEED,
  PLDIRECTEDLINKWIDTH,
  PLDIRECTEDLTSSMNEW,
  PLDIRECTEDLTSSMNEWVLD,
  PLDIRECTEDLTSSMSTALL,
  PLDOWNSTREAMDEEMPHSOURCE,
  PLRSTN,
  PLTRANSMITHOTRST,
  PLUPSTREAMPREFERDEEMPH,
  SYSRSTN,
  TL2ASPMSUSPENDCREDITCHECK,
  TL2PPMSUSPENDREQ,
  TLRSTN,
  TRNFCSEL,
  TRNRDSTRDY,
  TRNRFCPRET,
  TRNRNPOK,
  TRNRNPREQ,
  TRNTCFGGNT,
  TRNTD,
  TRNTDLLPDATA,
  TRNTDLLPSRCRDY,
  TRNTECRCGEN,
  TRNTEOF,
  TRNTERRFWD,
  TRNTREM,
  TRNTSOF,
  TRNTSRCDSC,
  TRNTSRCRDY,
  TRNTSTR,
  USERCLK,
  USERCLK2
);
  parameter [11:0] AER_BASE_PTR = 12'h140;
  parameter AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [15:0] AER_CAP_ID = 16'h0001;
  parameter AER_CAP_MULTIHEADER = "FALSE";
  parameter [11:0] AER_CAP_NEXTPTR = 12'h178;
  parameter AER_CAP_ON = "FALSE";
  parameter [23:0] AER_CAP_OPTIONAL_ERR_SUPPORT = 24'h000000;
  parameter AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE";
  parameter [3:0] AER_CAP_VERSION = 4'h2;
  parameter ALLOW_X8_GEN2 = "FALSE";
  parameter [31:0] BAR0 = 32'hFFFFFF00;
  parameter [31:0] BAR1 = 32'hFFFF0000;
  parameter [31:0] BAR2 = 32'hFFFF000C;
  parameter [31:0] BAR3 = 32'hFFFFFFFF;
  parameter [31:0] BAR4 = 32'h00000000;
  parameter [31:0] BAR5 = 32'h00000000;
  parameter [7:0] CAPABILITIES_PTR = 8'h40;
  parameter [31:0] CARDBUS_CIS_POINTER = 32'h00000000;
  parameter integer CFG_ECRC_ERR_CPLSTAT = 0;
  parameter [23:0] CLASS_CODE = 24'h000000;
  parameter CMD_INTX_IMPLEMENTED = "TRUE";
  parameter CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE";
  parameter [3:0] CPL_TIMEOUT_RANGES_SUPPORTED = 4'h0;
  parameter [6:0] CRM_MODULE_RSTS = 7'h00;
  parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED = "FALSE";
  parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED = "FALSE";
  parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED = "FALSE";
  parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED = "FALSE";
  parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED = "FALSE";
  parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED = "FALSE";
  parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED = "FALSE";
  parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED = "FALSE";
  parameter [1:0] DEV_CAP2_MAX_ENDEND_TLP_PREFIXES = 2'h0;
  parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING = "FALSE";
  parameter [1:0] DEV_CAP2_TPH_COMPLETER_SUPPORTED = 2'h0;
  parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE";
  parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE";
  parameter integer DEV_CAP_ENDPOINT_L0S_LATENCY = 0;
  parameter integer DEV_CAP_ENDPOINT_L1_LATENCY = 0;
  parameter DEV_CAP_EXT_TAG_SUPPORTED = "TRUE";
  parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE";
  parameter integer DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2;
  parameter integer DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0;
  parameter DEV_CAP_ROLE_BASED_ERROR = "TRUE";
  parameter integer DEV_CAP_RSVD_14_12 = 0;
  parameter integer DEV_CAP_RSVD_17_16 = 0;
  parameter integer DEV_CAP_RSVD_31_29 = 0;
  parameter DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE";
  parameter DEV_CONTROL_EXT_TAG_DEFAULT = "FALSE";
  parameter DISABLE_ASPM_L1_TIMER = "FALSE";
  parameter DISABLE_BAR_FILTERING = "FALSE";
  parameter DISABLE_ERR_MSG = "FALSE";
  parameter DISABLE_ID_CHECK = "FALSE";
  parameter DISABLE_LANE_REVERSAL = "FALSE";
  parameter DISABLE_LOCKED_FILTER = "FALSE";
  parameter DISABLE_PPM_FILTER = "FALSE";
  parameter DISABLE_RX_POISONED_RESP = "FALSE";
  parameter DISABLE_RX_TC_FILTER = "FALSE";
  parameter DISABLE_SCRAMBLING = "FALSE";
  parameter [7:0] DNSTREAM_LINK_NUM = 8'h00;
  parameter [11:0] DSN_BASE_PTR = 12'h100;
  parameter [15:0] DSN_CAP_ID = 16'h0003;
  parameter [11:0] DSN_CAP_NEXTPTR = 12'h10C;
  parameter DSN_CAP_ON = "TRUE";
  parameter [3:0] DSN_CAP_VERSION = 4'h1;
  parameter [10:0] ENABLE_MSG_ROUTE = 11'h000;
  parameter ENABLE_RX_TD_ECRC_TRIM = "FALSE";
  parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED = "FALSE";
  parameter ENTER_RVRY_EI_L0 = "TRUE";
  parameter EXIT_LOOPBACK_ON_EI = "TRUE";
  parameter [31:0] EXPANSION_ROM = 32'hFFFFF001;
  parameter [5:0] EXT_CFG_CAP_PTR = 6'h3F;
  parameter [9:0] EXT_CFG_XP_CAP_PTR = 10'h3FF;
  parameter [7:0] HEADER_TYPE = 8'h00;
  parameter [4:0] INFER_EI = 5'h00;
  parameter [7:0] INTERRUPT_PIN = 8'h01;
  parameter INTERRUPT_STAT_AUTO = "TRUE";
  parameter IS_SWITCH = "FALSE";
  parameter [9:0] LAST_CONFIG_DWORD = 10'h3FF;
  parameter LINK_CAP_ASPM_OPTIONALITY = "TRUE";
  parameter integer LINK_CAP_ASPM_SUPPORT = 1;
  parameter LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE";
  parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE";
  parameter integer LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7;
  parameter integer LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7;
  parameter integer LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7;
  parameter integer LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7;
  parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE";
  parameter [3:0] LINK_CAP_MAX_LINK_SPEED = 4'h1;
  parameter [5:0] LINK_CAP_MAX_LINK_WIDTH = 6'h08;
  parameter integer LINK_CAP_RSVD_23 = 0;
  parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE";
  parameter integer LINK_CONTROL_RCB = 0;
  parameter LINK_CTRL2_DEEMPHASIS = "FALSE";
  parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE";
  parameter [3:0] LINK_CTRL2_TARGET_LINK_SPEED = 4'h2;
  parameter LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE";
  parameter [14:0] LL_ACK_TIMEOUT = 15'h0000;
  parameter LL_ACK_TIMEOUT_EN = "FALSE";
  parameter integer LL_ACK_TIMEOUT_FUNC = 0;
  parameter [14:0] LL_REPLAY_TIMEOUT = 15'h0000;
  parameter LL_REPLAY_TIMEOUT_EN = "FALSE";
  parameter integer LL_REPLAY_TIMEOUT_FUNC = 0;
  parameter [5:0] LTSSM_MAX_LINK_WIDTH = 6'h01;
  parameter MPS_FORCE = "FALSE";
  parameter [7:0] MSIX_BASE_PTR = 8'h9C;
  parameter [7:0] MSIX_CAP_ID = 8'h11;
  parameter [7:0] MSIX_CAP_NEXTPTR = 8'h00;
  parameter MSIX_CAP_ON = "FALSE";
  parameter integer MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [7:0] MSI_BASE_PTR = 8'h48;
  parameter MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE";
  parameter [7:0] MSI_CAP_ID = 8'h05;
  parameter integer MSI_CAP_MULTIMSGCAP = 0;
  parameter integer MSI_CAP_MULTIMSG_EXTENSION = 0;
  parameter [7:0] MSI_CAP_NEXTPTR = 8'h60;
  parameter MSI_CAP_ON = "FALSE";
  parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "TRUE";
  parameter integer N_FTS_COMCLK_GEN1 = 255;
  parameter integer N_FTS_COMCLK_GEN2 = 255;
  parameter integer N_FTS_GEN1 = 255;
  parameter integer N_FTS_GEN2 = 255;
  parameter [7:0] PCIE_BASE_PTR = 8'h60;
  parameter [7:0] PCIE_CAP_CAPABILITY_ID = 8'h10;
  parameter [3:0] PCIE_CAP_CAPABILITY_VERSION = 4'h2;
  parameter [3:0] PCIE_CAP_DEVICE_PORT_TYPE = 4'h0;
  parameter [7:0] PCIE_CAP_NEXTPTR = 8'h9C;
  parameter PCIE_CAP_ON = "TRUE";
  parameter integer PCIE_CAP_RSVD_15_14 = 0;
  parameter PCIE_CAP_SLOT_IMPLEMENTED = "FALSE";
  parameter integer PCIE_REVISION = 2;
  parameter integer PL_AUTO_CONFIG = 0;
  parameter PL_FAST_TRAIN = "FALSE";
  parameter [14:0] PM_ASPML0S_TIMEOUT = 15'h0000;
  parameter PM_ASPML0S_TIMEOUT_EN = "FALSE";
  parameter integer PM_ASPML0S_TIMEOUT_FUNC = 0;
  parameter PM_ASPM_FASTEXIT = "FALSE";
  parameter [7:0] PM_BASE_PTR = 8'h40;
  parameter integer PM_CAP_AUXCURRENT = 0;
  parameter PM_CAP_D1SUPPORT = "TRUE";
  parameter PM_CAP_D2SUPPORT = "TRUE";
  parameter PM_CAP_DSI = "FALSE";
  parameter [7:0] PM_CAP_ID = 8'h01;
  parameter [7:0] PM_CAP_NEXTPTR = 8'h48;
  parameter PM_CAP_ON = "TRUE";
  parameter [4:0] PM_CAP_PMESUPPORT = 5'h0F;
  parameter PM_CAP_PME_CLOCK = "FALSE";
  parameter integer PM_CAP_RSVD_04 = 0;
  parameter integer PM_CAP_VERSION = 3;
  parameter PM_CSR_B2B3 = "FALSE";
  parameter PM_CSR_BPCCEN = "FALSE";
  parameter PM_CSR_NOSOFTRST = "TRUE";
  parameter [7:0] PM_DATA0 = 8'h01;
  parameter [7:0] PM_DATA1 = 8'h01;
  parameter [7:0] PM_DATA2 = 8'h01;
  parameter [7:0] PM_DATA3 = 8'h01;
  parameter [7:0] PM_DATA4 = 8'h01;
  parameter [7:0] PM_DATA5 = 8'h01;
  parameter [7:0] PM_DATA6 = 8'h01;
  parameter [7:0] PM_DATA7 = 8'h01;
  parameter [1:0] PM_DATA_SCALE0 = 2'h1;
  parameter [1:0] PM_DATA_SCALE1 = 2'h1;
  parameter [1:0] PM_DATA_SCALE2 = 2'h1;
  parameter [1:0] PM_DATA_SCALE3 = 2'h1;
  parameter [1:0] PM_DATA_SCALE4 = 2'h1;
  parameter [1:0] PM_DATA_SCALE5 = 2'h1;
  parameter [1:0] PM_DATA_SCALE6 = 2'h1;
  parameter [1:0] PM_DATA_SCALE7 = 2'h1;
  parameter PM_MF = "FALSE";
  parameter [11:0] RBAR_BASE_PTR = 12'h178;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR0 = 5'h00;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR1 = 5'h00;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR2 = 5'h00;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR3 = 5'h00;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR4 = 5'h00;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR5 = 5'h00;
  parameter [15:0] RBAR_CAP_ID = 16'h0015;
  parameter [2:0] RBAR_CAP_INDEX0 = 3'h0;
  parameter [2:0] RBAR_CAP_INDEX1 = 3'h0;
  parameter [2:0] RBAR_CAP_INDEX2 = 3'h0;
  parameter [2:0] RBAR_CAP_INDEX3 = 3'h0;
  parameter [2:0] RBAR_CAP_INDEX4 = 3'h0;
  parameter [2:0] RBAR_CAP_INDEX5 = 3'h0;
  parameter [11:0] RBAR_CAP_NEXTPTR = 12'h000;
  parameter RBAR_CAP_ON = "FALSE";
  parameter [31:0] RBAR_CAP_SUP0 = 32'h00000000;
  parameter [31:0] RBAR_CAP_SUP1 = 32'h00000000;
  parameter [31:0] RBAR_CAP_SUP2 = 32'h00000000;
  parameter [31:0] RBAR_CAP_SUP3 = 32'h00000000;
  parameter [31:0] RBAR_CAP_SUP4 = 32'h00000000;
  parameter [31:0] RBAR_CAP_SUP5 = 32'h00000000;
  parameter [3:0] RBAR_CAP_VERSION = 4'h1;
  parameter [2:0] RBAR_NUM = 3'h1;
  parameter integer RECRC_CHK = 0;
  parameter RECRC_CHK_TRIM = "FALSE";
  parameter ROOT_CAP_CRS_SW_VISIBILITY = "FALSE";
  parameter [1:0] RP_AUTO_SPD = 2'h1;
  parameter [4:0] RP_AUTO_SPD_LOOPCNT = 5'h1F;
  parameter SELECT_DLL_IF = "FALSE";
  parameter SIM_VERSION = "1.0";
  parameter SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE";
  parameter SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE";
  parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE";
  parameter SLOT_CAP_HOTPLUG_CAPABLE = "FALSE";
  parameter SLOT_CAP_HOTPLUG_SURPRISE = "FALSE";
  parameter SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE";
  parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE";
  parameter [12:0] SLOT_CAP_PHYSICAL_SLOT_NUM = 13'h0000;
  parameter SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE";
  parameter SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE";
  parameter integer SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0;
  parameter [7:0] SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 8'h00;
  parameter integer SPARE_BIT0 = 0;
  parameter integer SPARE_BIT1 = 0;
  parameter integer SPARE_BIT2 = 0;
  parameter integer SPARE_BIT3 = 0;
  parameter integer SPARE_BIT4 = 0;
  parameter integer SPARE_BIT5 = 0;
  parameter integer SPARE_BIT6 = 0;
  parameter integer SPARE_BIT7 = 0;
  parameter integer SPARE_BIT8 = 0;
  parameter [7:0] SPARE_BYTE0 = 8'h00;
  parameter [7:0] SPARE_BYTE1 = 8'h00;
  parameter [7:0] SPARE_BYTE2 = 8'h00;
  parameter [7:0] SPARE_BYTE3 = 8'h00;
  parameter [31:0] SPARE_WORD0 = 32'h00000000;
  parameter [31:0] SPARE_WORD1 = 32'h00000000;
  parameter [31:0] SPARE_WORD2 = 32'h00000000;
  parameter [31:0] SPARE_WORD3 = 32'h00000000;
  parameter SSL_MESSAGE_AUTO = "FALSE";
  parameter TECRC_EP_INV = "FALSE";
  parameter TL_RBYPASS = "FALSE";
  parameter integer TL_RX_RAM_RADDR_LATENCY = 0;
  parameter integer TL_RX_RAM_RDATA_LATENCY = 2;
  parameter integer TL_RX_RAM_WRITE_LATENCY = 0;
  parameter TL_TFC_DISABLE = "FALSE";
  parameter TL_TX_CHECKS_DISABLE = "FALSE";
  parameter integer TL_TX_RAM_RADDR_LATENCY = 0;
  parameter integer TL_TX_RAM_RDATA_LATENCY = 2;
  parameter integer TL_TX_RAM_WRITE_LATENCY = 0;
  parameter TRN_DW = "FALSE";
  parameter TRN_NP_FC = "FALSE";
  parameter UPCONFIG_CAPABLE = "TRUE";
  parameter UPSTREAM_FACING = "TRUE";
  parameter UR_ATOMIC = "TRUE";
  parameter UR_CFG1 = "TRUE";
  parameter UR_INV_REQ = "TRUE";
  parameter UR_PRS_RESPONSE = "TRUE";
  parameter USER_CLK2_DIV2 = "FALSE";
  parameter integer USER_CLK_FREQ = 3;
  parameter USE_RID_PINS = "FALSE";
  parameter VC0_CPL_INFINITE = "TRUE";
  parameter [12:0] VC0_RX_RAM_LIMIT = 13'h03FF;
  parameter integer VC0_TOTAL_CREDITS_CD = 127;
  parameter integer VC0_TOTAL_CREDITS_CH = 31;
  parameter integer VC0_TOTAL_CREDITS_NPD = 24;
  parameter integer VC0_TOTAL_CREDITS_NPH = 12;
  parameter integer VC0_TOTAL_CREDITS_PD = 288;
  parameter integer VC0_TOTAL_CREDITS_PH = 32;
  parameter integer VC0_TX_LASTPACKET = 31;
  parameter [11:0] VC_BASE_PTR = 12'h10C;
  parameter [15:0] VC_CAP_ID = 16'h0002;
  parameter [11:0] VC_CAP_NEXTPTR = 12'h000;
  parameter VC_CAP_ON = "FALSE";
  parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE";
  parameter [3:0] VC_CAP_VERSION = 4'h1;
  parameter [11:0] VSEC_BASE_PTR = 12'h128;
  parameter [15:0] VSEC_CAP_HDR_ID = 16'h1234;
  parameter [11:0] VSEC_CAP_HDR_LENGTH = 12'h018;
  parameter [3:0] VSEC_CAP_HDR_REVISION = 4'h1;
  parameter [15:0] VSEC_CAP_ID = 16'h000B;
  parameter VSEC_CAP_IS_LINK_VISIBLE = "TRUE";
  parameter [11:0] VSEC_CAP_NEXTPTR = 12'h140;
  parameter VSEC_CAP_ON = "FALSE";
  parameter [3:0] VSEC_CAP_VERSION = 4'h1;
   output CFGAERECRCCHECKEN;
   output CFGAERECRCGENEN;
   output CFGAERROOTERRCORRERRRECEIVED;
   output CFGAERROOTERRCORRERRREPORTINGEN;
   output CFGAERROOTERRFATALERRRECEIVED;
   output CFGAERROOTERRFATALERRREPORTINGEN;
   output CFGAERROOTERRNONFATALERRRECEIVED;
   output CFGAERROOTERRNONFATALERRREPORTINGEN;
   output CFGBRIDGESERREN;
   output CFGCOMMANDBUSMASTERENABLE;
   output CFGCOMMANDINTERRUPTDISABLE;
   output CFGCOMMANDIOENABLE;
   output CFGCOMMANDMEMENABLE;
   output CFGCOMMANDSERREN;
   output CFGDEVCONTROL2ARIFORWARDEN;
   output CFGDEVCONTROL2ATOMICEGRESSBLOCK;
   output CFGDEVCONTROL2ATOMICREQUESTEREN;
   output CFGDEVCONTROL2CPLTIMEOUTDIS;
   output CFGDEVCONTROL2IDOCPLEN;
   output CFGDEVCONTROL2IDOREQEN;
   output CFGDEVCONTROL2LTREN;
   output CFGDEVCONTROL2TLPPREFIXBLOCK;
   output CFGDEVCONTROLAUXPOWEREN;
   output CFGDEVCONTROLCORRERRREPORTINGEN;
   output CFGDEVCONTROLENABLERO;
   output CFGDEVCONTROLEXTTAGEN;
   output CFGDEVCONTROLFATALERRREPORTINGEN;
   output CFGDEVCONTROLNONFATALREPORTINGEN;
   output CFGDEVCONTROLNOSNOOPEN;
   output CFGDEVCONTROLPHANTOMEN;
   output CFGDEVCONTROLURERRREPORTINGEN;
   output CFGDEVSTATUSCORRERRDETECTED;
   output CFGDEVSTATUSFATALERRDETECTED;
   output CFGDEVSTATUSNONFATALERRDETECTED;
   output CFGDEVSTATUSURDETECTED;
   output CFGERRAERHEADERLOGSETN;
   output CFGERRCPLRDYN;
   output CFGINTERRUPTMSIENABLE;
   output CFGINTERRUPTMSIXENABLE;
   output CFGINTERRUPTMSIXFM;
   output CFGINTERRUPTRDYN;
   output CFGLINKCONTROLAUTOBANDWIDTHINTEN;
   output CFGLINKCONTROLBANDWIDTHINTEN;
   output CFGLINKCONTROLCLOCKPMEN;
   output CFGLINKCONTROLCOMMONCLOCK;
   output CFGLINKCONTROLEXTENDEDSYNC;
   output CFGLINKCONTROLHWAUTOWIDTHDIS;
   output CFGLINKCONTROLLINKDISABLE;
   output CFGLINKCONTROLRCB;
   output CFGLINKCONTROLRETRAINLINK;
   output CFGLINKSTATUSAUTOBANDWIDTHSTATUS;
   output CFGLINKSTATUSBANDWIDTHSTATUS;
   output CFGLINKSTATUSDLLACTIVE;
   output CFGLINKSTATUSLINKTRAINING;
   output CFGMGMTRDWRDONEN;
   output CFGMSGRECEIVED;
   output CFGMSGRECEIVEDASSERTINTA;
   output CFGMSGRECEIVEDASSERTINTB;
   output CFGMSGRECEIVEDASSERTINTC;
   output CFGMSGRECEIVEDASSERTINTD;
   output CFGMSGRECEIVEDDEASSERTINTA;
   output CFGMSGRECEIVEDDEASSERTINTB;
   output CFGMSGRECEIVEDDEASSERTINTC;
   output CFGMSGRECEIVEDDEASSERTINTD;
   output CFGMSGRECEIVEDERRCOR;
   output CFGMSGRECEIVEDERRFATAL;
   output CFGMSGRECEIVEDERRNONFATAL;
   output CFGMSGRECEIVEDPMASNAK;
   output CFGMSGRECEIVEDPMETO;
   output CFGMSGRECEIVEDPMETOACK;
   output CFGMSGRECEIVEDPMPME;
   output CFGMSGRECEIVEDSETSLOTPOWERLIMIT;
   output CFGMSGRECEIVEDUNLOCK;
   output CFGPMCSRPMEEN;
   output CFGPMCSRPMESTATUS;
   output CFGPMRCVASREQL1N;
   output CFGPMRCVENTERL1N;
   output CFGPMRCVENTERL23N;
   output CFGPMRCVREQACKN;
   output CFGROOTCONTROLPMEINTEN;
   output CFGROOTCONTROLSYSERRCORRERREN;
   output CFGROOTCONTROLSYSERRFATALERREN;
   output CFGROOTCONTROLSYSERRNONFATALERREN;
   output CFGSLOTCONTROLELECTROMECHILCTLPULSE;
   output CFGTRANSACTION;
   output CFGTRANSACTIONTYPE;
   output DBGSCLRA;
   output DBGSCLRB;
   output DBGSCLRC;
   output DBGSCLRD;
   output DBGSCLRE;
   output DBGSCLRF;
   output DBGSCLRG;
   output DBGSCLRH;
   output DBGSCLRI;
   output DBGSCLRJ;
   output DBGSCLRK;
   output DRPRDY;
   output LL2BADDLLPERR;
   output LL2BADTLPERR;
   output LL2PROTOCOLERR;
   output LL2RECEIVERERR;
   output LL2REPLAYROERR;
   output LL2REPLAYTOERR;
   output LL2SUSPENDOK;
   output LL2TFCINIT1SEQ;
   output LL2TFCINIT2SEQ;
   output LL2TXIDLE;
   output LNKCLKEN;
   output MIMRXREN;
   output MIMRXWEN;
   output MIMTXREN;
   output MIMTXWEN;
   output PIPERX0POLARITY;
   output PIPERX1POLARITY;
   output PIPERX2POLARITY;
   output PIPERX3POLARITY;
   output PIPERX4POLARITY;
   output PIPERX5POLARITY;
   output PIPERX6POLARITY;
   output PIPERX7POLARITY;
   output PIPETX0COMPLIANCE;
   output PIPETX0ELECIDLE;
   output PIPETX1COMPLIANCE;
   output PIPETX1ELECIDLE;
   output PIPETX2COMPLIANCE;
   output PIPETX2ELECIDLE;
   output PIPETX3COMPLIANCE;
   output PIPETX3ELECIDLE;
   output PIPETX4COMPLIANCE;
   output PIPETX4ELECIDLE;
   output PIPETX5COMPLIANCE;
   output PIPETX5ELECIDLE;
   output PIPETX6COMPLIANCE;
   output PIPETX6ELECIDLE;
   output PIPETX7COMPLIANCE;
   output PIPETX7ELECIDLE;
   output PIPETXDEEMPH;
   output PIPETXRATE;
   output PIPETXRCVRDET;
   output PIPETXRESET;
   output PL2L0REQ;
   output PL2LINKUP;
   output PL2RECEIVERERR;
   output PL2RECOVERY;
   output PL2RXELECIDLE;
   output PL2SUSPENDOK;
   output PLDIRECTEDCHANGEDONE;
   output PLLINKGEN2CAP;
   output PLLINKPARTNERGEN2SUPPORTED;
   output PLLINKUPCFGCAP;
   output PLPHYLNKUPN;
   output PLRECEIVEDHOTRST;
   output PLSELLNKRATE;
   output RECEIVEDFUNCLVLRSTN;
   output TL2ASPMSUSPENDCREDITCHECKOK;
   output TL2ASPMSUSPENDREQ;
   output TL2ERRFCPE;
   output TL2ERRMALFORMED;
   output TL2ERRRXOVERFLOW;
   output TL2PPMSUSPENDOK;
   output TRNLNKUP;
   output TRNRECRCERR;
   output TRNREOF;
   output TRNRERRFWD;
   output TRNRSOF;
   output TRNRSRCDSC;
   output TRNRSRCRDY;
   output TRNTCFGREQ;
   output TRNTDLLPDSTRDY;
   output TRNTERRDROP;
   output USERRSTN;
   output [11:0] DBGVECC;
   output [11:0] PLDBGVEC;
   output [11:0] TRNFCCPLD;
   output [11:0] TRNFCNPD;
   output [11:0] TRNFCPD;
   output [127:0] TRNRD;
   output [12:0] MIMRXRADDR;
   output [12:0] MIMRXWADDR;
   output [12:0] MIMTXRADDR;
   output [12:0] MIMTXWADDR;
   output [15:0] CFGMSGDATA;
   output [15:0] DRPDO;
   output [15:0] PIPETX0DATA;
   output [15:0] PIPETX1DATA;
   output [15:0] PIPETX2DATA;
   output [15:0] PIPETX3DATA;
   output [15:0] PIPETX4DATA;
   output [15:0] PIPETX5DATA;
   output [15:0] PIPETX6DATA;
   output [15:0] PIPETX7DATA;
   output [1:0] CFGLINKCONTROLASPMCONTROL;
   output [1:0] CFGLINKSTATUSCURRENTSPEED;
   output [1:0] CFGPMCSRPOWERSTATE;
   output [1:0] PIPETX0CHARISK;
   output [1:0] PIPETX0POWERDOWN;
   output [1:0] PIPETX1CHARISK;
   output [1:0] PIPETX1POWERDOWN;
   output [1:0] PIPETX2CHARISK;
   output [1:0] PIPETX2POWERDOWN;
   output [1:0] PIPETX3CHARISK;
   output [1:0] PIPETX3POWERDOWN;
   output [1:0] PIPETX4CHARISK;
   output [1:0] PIPETX4POWERDOWN;
   output [1:0] PIPETX5CHARISK;
   output [1:0] PIPETX5POWERDOWN;
   output [1:0] PIPETX6CHARISK;
   output [1:0] PIPETX6POWERDOWN;
   output [1:0] PIPETX7CHARISK;
   output [1:0] PIPETX7POWERDOWN;
   output [1:0] PL2RXPMSTATE;
   output [1:0] PLLANEREVERSALMODE;
   output [1:0] PLRXPMSTATE;
   output [1:0] PLSELLNKWIDTH;
   output [1:0] TRNRDLLPSRCRDY;
   output [1:0] TRNRREM;
   output [2:0] CFGDEVCONTROLMAXPAYLOAD;
   output [2:0] CFGDEVCONTROLMAXREADREQ;
   output [2:0] CFGINTERRUPTMMENABLE;
   output [2:0] CFGPCIELINKSTATE;
   output [2:0] PIPETXMARGIN;
   output [2:0] PLINITIALLINKWIDTH;
   output [2:0] PLTXPMSTATE;
   output [31:0] CFGMGMTDO;
   output [3:0] CFGDEVCONTROL2CPLTIMEOUTVAL;
   output [3:0] CFGLINKSTATUSNEGOTIATEDWIDTH;
   output [3:0] TRNTDSTRDY;
   output [4:0] LL2LINKSTATUS;
   output [5:0] PLLTSSMSTATE;
   output [5:0] TRNTBUFAV;
   output [63:0] DBGVECA;
   output [63:0] DBGVECB;
   output [63:0] TL2ERRHDR;
   output [63:0] TRNRDLLPDATA;
   output [67:0] MIMRXWDATA;
   output [68:0] MIMTXWDATA;
   output [6:0] CFGTRANSACTIONADDR;
   output [6:0] CFGVCTCVCMAP;
   output [7:0] CFGINTERRUPTDO;
   output [7:0] TRNFCCPLH;
   output [7:0] TRNFCNPH;
   output [7:0] TRNFCPH;
   output [7:0] TRNRBARHIT;
   input CFGERRACSN;
   input CFGERRATOMICEGRESSBLOCKEDN;
   input CFGERRCORN;
   input CFGERRCPLABORTN;
   input CFGERRCPLTIMEOUTN;
   input CFGERRCPLUNEXPECTN;
   input CFGERRECRCN;
   input CFGERRINTERNALCORN;
   input CFGERRINTERNALUNCORN;
   input CFGERRLOCKEDN;
   input CFGERRMALFORMEDN;
   input CFGERRMCBLOCKEDN;
   input CFGERRNORECOVERYN;
   input CFGERRPOISONEDN;
   input CFGERRPOSTEDN;
   input CFGERRURN;
   input CFGFORCECOMMONCLOCKOFF;
   input CFGFORCEEXTENDEDSYNCON;
   input CFGINTERRUPTASSERTN;
   input CFGINTERRUPTN;
   input CFGINTERRUPTSTATN;
   input CFGMGMTRDENN;
   input CFGMGMTWRENN;
   input CFGMGMTWRREADONLYN;
   input CFGMGMTWRRW1CASRWN;
   input CFGPMFORCESTATEENN;
   input CFGPMHALTASPML0SN;
   input CFGPMHALTASPML1N;
   input CFGPMSENDPMETON;
   input CFGPMTURNOFFOKN;
   input CFGPMWAKEN;
   input CFGTRNPENDINGN;
   input CMRSTN;
   input CMSTICKYRSTN;
   input DBGSUBMODE;
   input DLRSTN;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input FUNCLVLRSTN;
   input LL2SENDASREQL1;
   input LL2SENDENTERL1;
   input LL2SENDENTERL23;
   input LL2SENDPMACK;
   input LL2SUSPENDNOW;
   input LL2TLPRCV;
   input PIPECLK;
   input PIPERX0CHANISALIGNED;
   input PIPERX0ELECIDLE;
   input PIPERX0PHYSTATUS;
   input PIPERX0VALID;
   input PIPERX1CHANISALIGNED;
   input PIPERX1ELECIDLE;
   input PIPERX1PHYSTATUS;
   input PIPERX1VALID;
   input PIPERX2CHANISALIGNED;
   input PIPERX2ELECIDLE;
   input PIPERX2PHYSTATUS;
   input PIPERX2VALID;
   input PIPERX3CHANISALIGNED;
   input PIPERX3ELECIDLE;
   input PIPERX3PHYSTATUS;
   input PIPERX3VALID;
   input PIPERX4CHANISALIGNED;
   input PIPERX4ELECIDLE;
   input PIPERX4PHYSTATUS;
   input PIPERX4VALID;
   input PIPERX5CHANISALIGNED;
   input PIPERX5ELECIDLE;
   input PIPERX5PHYSTATUS;
   input PIPERX5VALID;
   input PIPERX6CHANISALIGNED;
   input PIPERX6ELECIDLE;
   input PIPERX6PHYSTATUS;
   input PIPERX6VALID;
   input PIPERX7CHANISALIGNED;
   input PIPERX7ELECIDLE;
   input PIPERX7PHYSTATUS;
   input PIPERX7VALID;
   input PLDIRECTEDLINKAUTON;
   input PLDIRECTEDLINKSPEED;
   input PLDIRECTEDLTSSMNEWVLD;
   input PLDIRECTEDLTSSMSTALL;
   input PLDOWNSTREAMDEEMPHSOURCE;
   input PLRSTN;
   input PLTRANSMITHOTRST;
   input PLUPSTREAMPREFERDEEMPH;
   input SYSRSTN;
   input TL2ASPMSUSPENDCREDITCHECK;
   input TL2PPMSUSPENDREQ;
   input TLRSTN;
   input TRNRDSTRDY;
   input TRNRFCPRET;
   input TRNRNPOK;
   input TRNRNPREQ;
   input TRNTCFGGNT;
   input TRNTDLLPSRCRDY;
   input TRNTECRCGEN;
   input TRNTEOF;
   input TRNTERRFWD;
   input TRNTSOF;
   input TRNTSRCDSC;
   input TRNTSRCRDY;
   input TRNTSTR;
   input USERCLK;
   input USERCLK2;
   input [127:0] CFGERRAERHEADERLOG;
   input [127:0] TRNTD;
   input [15:0] CFGDEVID;
   input [15:0] CFGSUBSYSID;
   input [15:0] CFGSUBSYSVENDID;
   input [15:0] CFGVENDID;
   input [15:0] DRPDI;
   input [15:0] PIPERX0DATA;
   input [15:0] PIPERX1DATA;
   input [15:0] PIPERX2DATA;
   input [15:0] PIPERX3DATA;
   input [15:0] PIPERX4DATA;
   input [15:0] PIPERX5DATA;
   input [15:0] PIPERX6DATA;
   input [15:0] PIPERX7DATA;
   input [1:0] CFGPMFORCESTATE;
   input [1:0] DBGMODE;
   input [1:0] PIPERX0CHARISK;
   input [1:0] PIPERX1CHARISK;
   input [1:0] PIPERX2CHARISK;
   input [1:0] PIPERX3CHARISK;
   input [1:0] PIPERX4CHARISK;
   input [1:0] PIPERX5CHARISK;
   input [1:0] PIPERX6CHARISK;
   input [1:0] PIPERX7CHARISK;
   input [1:0] PLDIRECTEDLINKCHANGE;
   input [1:0] PLDIRECTEDLINKWIDTH;
   input [1:0] TRNTREM;
   input [2:0] CFGDSFUNCTIONNUMBER;
   input [2:0] CFGFORCEMPS;
   input [2:0] PIPERX0STATUS;
   input [2:0] PIPERX1STATUS;
   input [2:0] PIPERX2STATUS;
   input [2:0] PIPERX3STATUS;
   input [2:0] PIPERX4STATUS;
   input [2:0] PIPERX5STATUS;
   input [2:0] PIPERX6STATUS;
   input [2:0] PIPERX7STATUS;
   input [2:0] PLDBGMODE;
   input [2:0] TRNFCSEL;
   input [31:0] CFGMGMTDI;
   input [31:0] TRNTDLLPDATA;
   input [3:0] CFGMGMTBYTEENN;
   input [47:0] CFGERRTLPCPLHEADER;
   input [4:0] CFGAERINTERRUPTMSGNUM;
   input [4:0] CFGDSDEVICENUMBER;
   input [4:0] CFGPCIECAPINTERRUPTMSGNUM;
   input [4:0] PL2DIRECTEDLSTATE;
   input [5:0] PLDIRECTEDLTSSMNEW;
   input [63:0] CFGDSN;
   input [67:0] MIMRXRDATA;
   input [68:0] MIMTXRDATA;
   input [7:0] CFGDSBUSNUMBER;
   input [7:0] CFGINTERRUPTDI;
   input [7:0] CFGPORTNUMBER;
   input [7:0] CFGREVID;
   input [8:0] DRPADDR;
   input [9:0] CFGMGMTDWADDR;
endmodule

///// component PCIE_3_0 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE_3_0 (
  CFGCURRENTSPEED,
  CFGDPASUBSTATECHANGE,
  CFGERRCOROUT,
  CFGERRFATALOUT,
  CFGERRNONFATALOUT,
  CFGEXTFUNCTIONNUMBER,
  CFGEXTREADRECEIVED,
  CFGEXTREGISTERNUMBER,
  CFGEXTWRITEBYTEENABLE,
  CFGEXTWRITEDATA,
  CFGEXTWRITERECEIVED,
  CFGFCCPLD,
  CFGFCCPLH,
  CFGFCNPD,
  CFGFCNPH,
  CFGFCPD,
  CFGFCPH,
  CFGFLRINPROCESS,
  CFGFUNCTIONPOWERSTATE,
  CFGFUNCTIONSTATUS,
  CFGHOTRESETOUT,
  CFGINPUTUPDATEDONE,
  CFGINTERRUPTAOUTPUT,
  CFGINTERRUPTBOUTPUT,
  CFGINTERRUPTCOUTPUT,
  CFGINTERRUPTDOUTPUT,
  CFGINTERRUPTMSIDATA,
  CFGINTERRUPTMSIENABLE,
  CFGINTERRUPTMSIFAIL,
  CFGINTERRUPTMSIMASKUPDATE,
  CFGINTERRUPTMSIMMENABLE,
  CFGINTERRUPTMSISENT,
  CFGINTERRUPTMSIVFENABLE,
  CFGINTERRUPTMSIXENABLE,
  CFGINTERRUPTMSIXFAIL,
  CFGINTERRUPTMSIXMASK,
  CFGINTERRUPTMSIXSENT,
  CFGINTERRUPTMSIXVFENABLE,
  CFGINTERRUPTMSIXVFMASK,
  CFGINTERRUPTSENT,
  CFGLINKPOWERSTATE,
  CFGLOCALERROR,
  CFGLTRENABLE,
  CFGLTSSMSTATE,
  CFGMAXPAYLOAD,
  CFGMAXREADREQ,
  CFGMCUPDATEDONE,
  CFGMGMTREADDATA,
  CFGMGMTREADWRITEDONE,
  CFGMSGRECEIVED,
  CFGMSGRECEIVEDDATA,
  CFGMSGRECEIVEDTYPE,
  CFGMSGTRANSMITDONE,
  CFGNEGOTIATEDWIDTH,
  CFGOBFFENABLE,
  CFGPERFUNCSTATUSDATA,
  CFGPERFUNCTIONUPDATEDONE,
  CFGPHYLINKDOWN,
  CFGPHYLINKSTATUS,
  CFGPLSTATUSCHANGE,
  CFGPOWERSTATECHANGEINTERRUPT,
  CFGRCBSTATUS,
  CFGTPHFUNCTIONNUM,
  CFGTPHREQUESTERENABLE,
  CFGTPHSTMODE,
  CFGTPHSTTADDRESS,
  CFGTPHSTTREADENABLE,
  CFGTPHSTTWRITEBYTEVALID,
  CFGTPHSTTWRITEDATA,
  CFGTPHSTTWRITEENABLE,
  CFGVFFLRINPROCESS,
  CFGVFPOWERSTATE,
  CFGVFSTATUS,
  CFGVFTPHREQUESTERENABLE,
  CFGVFTPHSTMODE,
  DBGDATAOUT,
  DRPDO,
  DRPRDY,
  MAXISCQTDATA,
  MAXISCQTKEEP,
  MAXISCQTLAST,
  MAXISCQTUSER,
  MAXISCQTVALID,
  MAXISRCTDATA,
  MAXISRCTKEEP,
  MAXISRCTLAST,
  MAXISRCTUSER,
  MAXISRCTVALID,
  MICOMPLETIONRAMREADADDRESSAL,
  MICOMPLETIONRAMREADADDRESSAU,
  MICOMPLETIONRAMREADADDRESSBL,
  MICOMPLETIONRAMREADADDRESSBU,
  MICOMPLETIONRAMREADENABLEL,
  MICOMPLETIONRAMREADENABLEU,
  MICOMPLETIONRAMWRITEADDRESSAL,
  MICOMPLETIONRAMWRITEADDRESSAU,
  MICOMPLETIONRAMWRITEADDRESSBL,
  MICOMPLETIONRAMWRITEADDRESSBU,
  MICOMPLETIONRAMWRITEDATAL,
  MICOMPLETIONRAMWRITEDATAU,
  MICOMPLETIONRAMWRITEENABLEL,
  MICOMPLETIONRAMWRITEENABLEU,
  MIREPLAYRAMADDRESS,
  MIREPLAYRAMREADENABLE,
  MIREPLAYRAMWRITEDATA,
  MIREPLAYRAMWRITEENABLE,
  MIREQUESTRAMREADADDRESSA,
  MIREQUESTRAMREADADDRESSB,
  MIREQUESTRAMREADENABLE,
  MIREQUESTRAMWRITEADDRESSA,
  MIREQUESTRAMWRITEADDRESSB,
  MIREQUESTRAMWRITEDATA,
  MIREQUESTRAMWRITEENABLE,
  PCIECQNPREQCOUNT,
  PCIERQSEQNUM,
  PCIERQSEQNUMVLD,
  PCIERQTAG,
  PCIERQTAGAV,
  PCIERQTAGVLD,
  PCIETFCNPDAV,
  PCIETFCNPHAV,
  PIPERX0EQCONTROL,
  PIPERX0EQLPLFFS,
  PIPERX0EQLPTXPRESET,
  PIPERX0EQPRESET,
  PIPERX0POLARITY,
  PIPERX1EQCONTROL,
  PIPERX1EQLPLFFS,
  PIPERX1EQLPTXPRESET,
  PIPERX1EQPRESET,
  PIPERX1POLARITY,
  PIPERX2EQCONTROL,
  PIPERX2EQLPLFFS,
  PIPERX2EQLPTXPRESET,
  PIPERX2EQPRESET,
  PIPERX2POLARITY,
  PIPERX3EQCONTROL,
  PIPERX3EQLPLFFS,
  PIPERX3EQLPTXPRESET,
  PIPERX3EQPRESET,
  PIPERX3POLARITY,
  PIPERX4EQCONTROL,
  PIPERX4EQLPLFFS,
  PIPERX4EQLPTXPRESET,
  PIPERX4EQPRESET,
  PIPERX4POLARITY,
  PIPERX5EQCONTROL,
  PIPERX5EQLPLFFS,
  PIPERX5EQLPTXPRESET,
  PIPERX5EQPRESET,
  PIPERX5POLARITY,
  PIPERX6EQCONTROL,
  PIPERX6EQLPLFFS,
  PIPERX6EQLPTXPRESET,
  PIPERX6EQPRESET,
  PIPERX6POLARITY,
  PIPERX7EQCONTROL,
  PIPERX7EQLPLFFS,
  PIPERX7EQLPTXPRESET,
  PIPERX7EQPRESET,
  PIPERX7POLARITY,
  PIPETX0CHARISK,
  PIPETX0COMPLIANCE,
  PIPETX0DATA,
  PIPETX0DATAVALID,
  PIPETX0ELECIDLE,
  PIPETX0EQCONTROL,
  PIPETX0EQDEEMPH,
  PIPETX0EQPRESET,
  PIPETX0POWERDOWN,
  PIPETX0STARTBLOCK,
  PIPETX0SYNCHEADER,
  PIPETX1CHARISK,
  PIPETX1COMPLIANCE,
  PIPETX1DATA,
  PIPETX1DATAVALID,
  PIPETX1ELECIDLE,
  PIPETX1EQCONTROL,
  PIPETX1EQDEEMPH,
  PIPETX1EQPRESET,
  PIPETX1POWERDOWN,
  PIPETX1STARTBLOCK,
  PIPETX1SYNCHEADER,
  PIPETX2CHARISK,
  PIPETX2COMPLIANCE,
  PIPETX2DATA,
  PIPETX2DATAVALID,
  PIPETX2ELECIDLE,
  PIPETX2EQCONTROL,
  PIPETX2EQDEEMPH,
  PIPETX2EQPRESET,
  PIPETX2POWERDOWN,
  PIPETX2STARTBLOCK,
  PIPETX2SYNCHEADER,
  PIPETX3CHARISK,
  PIPETX3COMPLIANCE,
  PIPETX3DATA,
  PIPETX3DATAVALID,
  PIPETX3ELECIDLE,
  PIPETX3EQCONTROL,
  PIPETX3EQDEEMPH,
  PIPETX3EQPRESET,
  PIPETX3POWERDOWN,
  PIPETX3STARTBLOCK,
  PIPETX3SYNCHEADER,
  PIPETX4CHARISK,
  PIPETX4COMPLIANCE,
  PIPETX4DATA,
  PIPETX4DATAVALID,
  PIPETX4ELECIDLE,
  PIPETX4EQCONTROL,
  PIPETX4EQDEEMPH,
  PIPETX4EQPRESET,
  PIPETX4POWERDOWN,
  PIPETX4STARTBLOCK,
  PIPETX4SYNCHEADER,
  PIPETX5CHARISK,
  PIPETX5COMPLIANCE,
  PIPETX5DATA,
  PIPETX5DATAVALID,
  PIPETX5ELECIDLE,
  PIPETX5EQCONTROL,
  PIPETX5EQDEEMPH,
  PIPETX5EQPRESET,
  PIPETX5POWERDOWN,
  PIPETX5STARTBLOCK,
  PIPETX5SYNCHEADER,
  PIPETX6CHARISK,
  PIPETX6COMPLIANCE,
  PIPETX6DATA,
  PIPETX6DATAVALID,
  PIPETX6ELECIDLE,
  PIPETX6EQCONTROL,
  PIPETX6EQDEEMPH,
  PIPETX6EQPRESET,
  PIPETX6POWERDOWN,
  PIPETX6STARTBLOCK,
  PIPETX6SYNCHEADER,
  PIPETX7CHARISK,
  PIPETX7COMPLIANCE,
  PIPETX7DATA,
  PIPETX7DATAVALID,
  PIPETX7ELECIDLE,
  PIPETX7EQCONTROL,
  PIPETX7EQDEEMPH,
  PIPETX7EQPRESET,
  PIPETX7POWERDOWN,
  PIPETX7STARTBLOCK,
  PIPETX7SYNCHEADER,
  PIPETXDEEMPH,
  PIPETXMARGIN,
  PIPETXRATE,
  PIPETXRCVRDET,
  PIPETXRESET,
  PIPETXSWING,
  PLEQINPROGRESS,
  PLEQPHASE,
  PLGEN3PCSRXSLIDE,
  SAXISCCTREADY,
  SAXISRQTREADY,
  CFGCONFIGSPACEENABLE,
  CFGDEVID,
  CFGDSBUSNUMBER,
  CFGDSDEVICENUMBER,
  CFGDSFUNCTIONNUMBER,
  CFGDSN,
  CFGDSPORTNUMBER,
  CFGERRCORIN,
  CFGERRUNCORIN,
  CFGEXTREADDATA,
  CFGEXTREADDATAVALID,
  CFGFCSEL,
  CFGFLRDONE,
  CFGHOTRESETIN,
  CFGINPUTUPDATEREQUEST,
  CFGINTERRUPTINT,
  CFGINTERRUPTMSIATTR,
  CFGINTERRUPTMSIFUNCTIONNUMBER,
  CFGINTERRUPTMSIINT,
  CFGINTERRUPTMSIPENDINGSTATUS,
  CFGINTERRUPTMSISELECT,
  CFGINTERRUPTMSITPHPRESENT,
  CFGINTERRUPTMSITPHSTTAG,
  CFGINTERRUPTMSITPHTYPE,
  CFGINTERRUPTMSIXADDRESS,
  CFGINTERRUPTMSIXDATA,
  CFGINTERRUPTMSIXINT,
  CFGINTERRUPTPENDING,
  CFGLINKTRAININGENABLE,
  CFGMCUPDATEREQUEST,
  CFGMGMTADDR,
  CFGMGMTBYTEENABLE,
  CFGMGMTREAD,
  CFGMGMTTYPE1CFGREGACCESS,
  CFGMGMTWRITE,
  CFGMGMTWRITEDATA,
  CFGMSGTRANSMIT,
  CFGMSGTRANSMITDATA,
  CFGMSGTRANSMITTYPE,
  CFGPERFUNCSTATUSCONTROL,
  CFGPERFUNCTIONNUMBER,
  CFGPERFUNCTIONOUTPUTREQUEST,
  CFGPOWERSTATECHANGEACK,
  CFGREQPMTRANSITIONL23READY,
  CFGREVID,
  CFGSUBSYSID,
  CFGSUBSYSVENDID,
  CFGTPHSTTREADDATA,
  CFGTPHSTTREADDATAVALID,
  CFGVENDID,
  CFGVFFLRDONE,
  CORECLK,
  CORECLKMICOMPLETIONRAML,
  CORECLKMICOMPLETIONRAMU,
  CORECLKMIREPLAYRAM,
  CORECLKMIREQUESTRAM,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  MAXISCQTREADY,
  MAXISRCTREADY,
  MGMTRESETN,
  MGMTSTICKYRESETN,
  MICOMPLETIONRAMREADDATA,
  MIREPLAYRAMREADDATA,
  MIREQUESTRAMREADDATA,
  PCIECQNPREQ,
  PIPECLK,
  PIPEEQFS,
  PIPEEQLF,
  PIPERESETN,
  PIPERX0CHARISK,
  PIPERX0DATA,
  PIPERX0DATAVALID,
  PIPERX0ELECIDLE,
  PIPERX0EQDONE,
  PIPERX0EQLPADAPTDONE,
  PIPERX0EQLPLFFSSEL,
  PIPERX0EQLPNEWTXCOEFFORPRESET,
  PIPERX0PHYSTATUS,
  PIPERX0STARTBLOCK,
  PIPERX0STATUS,
  PIPERX0SYNCHEADER,
  PIPERX0VALID,
  PIPERX1CHARISK,
  PIPERX1DATA,
  PIPERX1DATAVALID,
  PIPERX1ELECIDLE,
  PIPERX1EQDONE,
  PIPERX1EQLPADAPTDONE,
  PIPERX1EQLPLFFSSEL,
  PIPERX1EQLPNEWTXCOEFFORPRESET,
  PIPERX1PHYSTATUS,
  PIPERX1STARTBLOCK,
  PIPERX1STATUS,
  PIPERX1SYNCHEADER,
  PIPERX1VALID,
  PIPERX2CHARISK,
  PIPERX2DATA,
  PIPERX2DATAVALID,
  PIPERX2ELECIDLE,
  PIPERX2EQDONE,
  PIPERX2EQLPADAPTDONE,
  PIPERX2EQLPLFFSSEL,
  PIPERX2EQLPNEWTXCOEFFORPRESET,
  PIPERX2PHYSTATUS,
  PIPERX2STARTBLOCK,
  PIPERX2STATUS,
  PIPERX2SYNCHEADER,
  PIPERX2VALID,
  PIPERX3CHARISK,
  PIPERX3DATA,
  PIPERX3DATAVALID,
  PIPERX3ELECIDLE,
  PIPERX3EQDONE,
  PIPERX3EQLPADAPTDONE,
  PIPERX3EQLPLFFSSEL,
  PIPERX3EQLPNEWTXCOEFFORPRESET,
  PIPERX3PHYSTATUS,
  PIPERX3STARTBLOCK,
  PIPERX3STATUS,
  PIPERX3SYNCHEADER,
  PIPERX3VALID,
  PIPERX4CHARISK,
  PIPERX4DATA,
  PIPERX4DATAVALID,
  PIPERX4ELECIDLE,
  PIPERX4EQDONE,
  PIPERX4EQLPADAPTDONE,
  PIPERX4EQLPLFFSSEL,
  PIPERX4EQLPNEWTXCOEFFORPRESET,
  PIPERX4PHYSTATUS,
  PIPERX4STARTBLOCK,
  PIPERX4STATUS,
  PIPERX4SYNCHEADER,
  PIPERX4VALID,
  PIPERX5CHARISK,
  PIPERX5DATA,
  PIPERX5DATAVALID,
  PIPERX5ELECIDLE,
  PIPERX5EQDONE,
  PIPERX5EQLPADAPTDONE,
  PIPERX5EQLPLFFSSEL,
  PIPERX5EQLPNEWTXCOEFFORPRESET,
  PIPERX5PHYSTATUS,
  PIPERX5STARTBLOCK,
  PIPERX5STATUS,
  PIPERX5SYNCHEADER,
  PIPERX5VALID,
  PIPERX6CHARISK,
  PIPERX6DATA,
  PIPERX6DATAVALID,
  PIPERX6ELECIDLE,
  PIPERX6EQDONE,
  PIPERX6EQLPADAPTDONE,
  PIPERX6EQLPLFFSSEL,
  PIPERX6EQLPNEWTXCOEFFORPRESET,
  PIPERX6PHYSTATUS,
  PIPERX6STARTBLOCK,
  PIPERX6STATUS,
  PIPERX6SYNCHEADER,
  PIPERX6VALID,
  PIPERX7CHARISK,
  PIPERX7DATA,
  PIPERX7DATAVALID,
  PIPERX7ELECIDLE,
  PIPERX7EQDONE,
  PIPERX7EQLPADAPTDONE,
  PIPERX7EQLPLFFSSEL,
  PIPERX7EQLPNEWTXCOEFFORPRESET,
  PIPERX7PHYSTATUS,
  PIPERX7STARTBLOCK,
  PIPERX7STATUS,
  PIPERX7SYNCHEADER,
  PIPERX7VALID,
  PIPETX0EQCOEFF,
  PIPETX0EQDONE,
  PIPETX1EQCOEFF,
  PIPETX1EQDONE,
  PIPETX2EQCOEFF,
  PIPETX2EQDONE,
  PIPETX3EQCOEFF,
  PIPETX3EQDONE,
  PIPETX4EQCOEFF,
  PIPETX4EQDONE,
  PIPETX5EQCOEFF,
  PIPETX5EQDONE,
  PIPETX6EQCOEFF,
  PIPETX6EQDONE,
  PIPETX7EQCOEFF,
  PIPETX7EQDONE,
  PLDISABLESCRAMBLER,
  PLEQRESETEIEOSCOUNT,
  PLGEN3PCSDISABLE,
  PLGEN3PCSRXSYNCDONE,
  RECCLK,
  RESETN,
  SAXISCCTDATA,
  SAXISCCTKEEP,
  SAXISCCTLAST,
  SAXISCCTUSER,
  SAXISCCTVALID,
  SAXISRQTDATA,
  SAXISRQTKEEP,
  SAXISRQTLAST,
  SAXISRQTUSER,
  SAXISRQTVALID,
  USERCLK
);
  parameter ARI_CAP_ENABLE = "FALSE";
  parameter AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_CC_PARITY_CHK = "TRUE";
  parameter AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE";
  parameter [17:0] AXISTEN_IF_ENABLE_MSG_ROUTE = 18'h00000;
  parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE";
  parameter AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_RC_STRADDLE = "FALSE";
  parameter AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_RQ_PARITY_CHK = "TRUE";
  parameter [1:0] AXISTEN_IF_WIDTH = 2'h2;
  parameter CRM_CORE_CLK_FREQ_500 = "TRUE";
  parameter [1:0] CRM_USER_CLK_FREQ = 2'h2;
  parameter [7:0] DNSTREAM_LINK_NUM = 8'h00;
  parameter [1:0] GEN3_PCS_AUTO_REALIGN = 2'h1;
  parameter GEN3_PCS_RX_ELECIDLE_INTERNAL = "TRUE";
  parameter [8:0] LL_ACK_TIMEOUT = 9'h000;
  parameter LL_ACK_TIMEOUT_EN = "FALSE";
  parameter integer LL_ACK_TIMEOUT_FUNC = 0;
  parameter [15:0] LL_CPL_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_NP_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_P_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [8:0] LL_REPLAY_TIMEOUT = 9'h000;
  parameter LL_REPLAY_TIMEOUT_EN = "FALSE";
  parameter integer LL_REPLAY_TIMEOUT_FUNC = 0;
  parameter [9:0] LTR_TX_MESSAGE_MINIMUM_INTERVAL = 10'h0FA;
  parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE";
  parameter LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE";
  parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF0_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF0_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [3:0] PF0_ARI_CAP_VER = 4'h1;
  parameter [4:0] PF0_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF0_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF0_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF0_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF0_BIST_REGISTER = 8'h00;
  parameter [7:0] PF0_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF0_CLASS_CODE = 24'h000000;
  parameter [15:0] PF0_DEVICE_ID = 16'h0000;
  parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE";
  parameter PF0_DEV_CAP2_LTR_SUPPORT = "TRUE";
  parameter [1:0] PF0_DEV_CAP2_OBFF_SUPPORT = 2'h0;
  parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE";
  parameter integer PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = 0;
  parameter integer PF0_DEV_CAP_ENDPOINT_L1_LATENCY = 0;
  parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED = "TRUE";
  parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "TRUE";
  parameter [2:0] PF0_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF0_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF0_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF0_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF0_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF0_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF0_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF0_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF0_INTERRUPT_PIN = 3'h1;
  parameter integer PF0_LINK_CAP_ASPM_SUPPORT = 0;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = 7;
  parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE";
  parameter [9:0] PF0_LTR_CAP_MAX_NOSNOOP_LAT = 10'h000;
  parameter [9:0] PF0_LTR_CAP_MAX_SNOOP_LAT = 10'h000;
  parameter [11:0] PF0_LTR_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_LTR_CAP_VER = 4'h1;
  parameter [7:0] PF0_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF0_MSI_CAP_NEXTPTR = 8'h00;
  parameter [11:0] PF0_PB_CAP_NEXTPTR = 12'h000;
  parameter PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF0_PB_CAP_VER = 4'h1;
  parameter [7:0] PF0_PM_CAP_ID = 8'h01;
  parameter [7:0] PF0_PM_CAP_NEXTPTR = 8'h00;
  parameter PF0_PM_CAP_PMESUPPORT_D0 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D1 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D3HOT = "TRUE";
  parameter PF0_PM_CAP_SUPP_D1_STATE = "TRUE";
  parameter [2:0] PF0_PM_CAP_VER_ID = 3'h3;
  parameter PF0_PM_CSR_NOSOFTRESET = "TRUE";
  parameter PF0_RBAR_CAP_ENABLE = "FALSE";
  parameter [2:0] PF0_RBAR_CAP_INDEX0 = 3'h0;
  parameter [2:0] PF0_RBAR_CAP_INDEX1 = 3'h0;
  parameter [2:0] PF0_RBAR_CAP_INDEX2 = 3'h0;
  parameter [11:0] PF0_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF0_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF0_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF0_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF0_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF0_RBAR_NUM = 3'h1;
  parameter [7:0] PF0_REVISION_ID = 8'h00;
  parameter [4:0] PF0_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF0_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF0_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF0_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF0_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF0_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF0_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF0_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF0_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF0_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF0_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF0_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF0_SUBSYSTEM_ID = 16'h0000;
  parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF0_TPHR_CAP_ENABLE = "FALSE";
  parameter PF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF0_TPHR_CAP_VER = 4'h1;
  parameter [11:0] PF0_VC_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_VC_CAP_VER = 4'h1;
  parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF1_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF1_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [4:0] PF1_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF1_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF1_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF1_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF1_BIST_REGISTER = 8'h00;
  parameter [7:0] PF1_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF1_CLASS_CODE = 24'h000000;
  parameter [15:0] PF1_DEVICE_ID = 16'h0000;
  parameter [2:0] PF1_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF1_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF1_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF1_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF1_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF1_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF1_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF1_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF1_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF1_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF1_MSI_CAP_NEXTPTR = 8'h00;
  parameter [11:0] PF1_PB_CAP_NEXTPTR = 12'h000;
  parameter PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF1_PB_CAP_VER = 4'h1;
  parameter [7:0] PF1_PM_CAP_ID = 8'h01;
  parameter [7:0] PF1_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] PF1_PM_CAP_VER_ID = 3'h3;
  parameter PF1_RBAR_CAP_ENABLE = "FALSE";
  parameter [2:0] PF1_RBAR_CAP_INDEX0 = 3'h0;
  parameter [2:0] PF1_RBAR_CAP_INDEX1 = 3'h0;
  parameter [2:0] PF1_RBAR_CAP_INDEX2 = 3'h0;
  parameter [11:0] PF1_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF1_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF1_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF1_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF1_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF1_RBAR_NUM = 3'h1;
  parameter [7:0] PF1_REVISION_ID = 8'h00;
  parameter [4:0] PF1_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF1_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF1_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF1_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF1_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF1_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF1_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF1_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF1_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF1_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF1_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF1_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF1_SUBSYSTEM_ID = 16'h0000;
  parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF1_TPHR_CAP_ENABLE = "FALSE";
  parameter PF1_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF1_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF1_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF1_TPHR_CAP_VER = 4'h1;
  parameter PL_DISABLE_EI_INFER_IN_L0 = "FALSE";
  parameter PL_DISABLE_GEN3_DC_BALANCE = "FALSE";
  parameter PL_DISABLE_SCRAMBLING = "FALSE";
  parameter PL_DISABLE_UPCONFIG_CAPABLE = "FALSE";
  parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE";
  parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE";
  parameter [4:0] PL_EQ_ADAPT_ITER_COUNT = 5'h02;
  parameter [1:0] PL_EQ_ADAPT_REJECT_RETRY_COUNT = 2'h1;
  parameter PL_EQ_BYPASS_PHASE23 = "FALSE";
  parameter PL_EQ_SHORT_ADAPT_PHASE = "FALSE";
  parameter [15:0] PL_LANE0_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE1_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE2_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE3_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE4_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE5_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE6_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE7_EQ_CONTROL = 16'h3F00;
  parameter [2:0] PL_LINK_CAP_MAX_LINK_SPEED = 3'h4;
  parameter [3:0] PL_LINK_CAP_MAX_LINK_WIDTH = 4'h8;
  parameter integer PL_N_FTS_COMCLK_GEN1 = 255;
  parameter integer PL_N_FTS_COMCLK_GEN2 = 255;
  parameter integer PL_N_FTS_COMCLK_GEN3 = 255;
  parameter integer PL_N_FTS_GEN1 = 255;
  parameter integer PL_N_FTS_GEN2 = 255;
  parameter integer PL_N_FTS_GEN3 = 255;
  parameter PL_SIM_FAST_LINK_TRAINING = "FALSE";
  parameter PL_UPSTREAM_FACING = "TRUE";
  parameter [15:0] PM_ASPML0S_TIMEOUT = 16'h05DC;
  parameter [19:0] PM_ASPML1_ENTRY_DELAY = 20'h00000;
  parameter PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE";
  parameter [31:0] PM_L1_REENTRY_DELAY = 32'h00000000;
  parameter [19:0] PM_PME_SERVICE_TIMEOUT_DELAY = 20'h186A0;
  parameter [15:0] PM_PME_TURNOFF_ACK_DELAY = 16'h0064;
  parameter SIM_VERSION = "1.0";
  parameter integer SPARE_BIT0 = 0;
  parameter integer SPARE_BIT1 = 0;
  parameter integer SPARE_BIT2 = 0;
  parameter integer SPARE_BIT3 = 0;
  parameter integer SPARE_BIT4 = 0;
  parameter integer SPARE_BIT5 = 0;
  parameter integer SPARE_BIT6 = 0;
  parameter integer SPARE_BIT7 = 0;
  parameter integer SPARE_BIT8 = 0;
  parameter [7:0] SPARE_BYTE0 = 8'h00;
  parameter [7:0] SPARE_BYTE1 = 8'h00;
  parameter [7:0] SPARE_BYTE2 = 8'h00;
  parameter [7:0] SPARE_BYTE3 = 8'h00;
  parameter [31:0] SPARE_WORD0 = 32'h00000000;
  parameter [31:0] SPARE_WORD1 = 32'h00000000;
  parameter [31:0] SPARE_WORD2 = 32'h00000000;
  parameter [31:0] SPARE_WORD3 = 32'h00000000;
  parameter SRIOV_CAP_ENABLE = "FALSE";
  parameter [23:0] TL_COMPL_TIMEOUT_REG0 = 24'hBEBC20;
  parameter [27:0] TL_COMPL_TIMEOUT_REG1 = 28'h0000000;
  parameter [11:0] TL_CREDITS_CD = 12'h3E0;
  parameter [7:0] TL_CREDITS_CH = 8'h20;
  parameter [11:0] TL_CREDITS_NPD = 12'h028;
  parameter [7:0] TL_CREDITS_NPH = 8'h20;
  parameter [11:0] TL_CREDITS_PD = 12'h198;
  parameter [7:0] TL_CREDITS_PH = 8'h20;
  parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "TRUE";
  parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter TL_LEGACY_MODE_ENABLE = "FALSE";
  parameter TL_PF_ENABLE_REG = "FALSE";
  parameter TL_TAG_MGMT_ENABLE = "TRUE";
  parameter [11:0] VF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VF0_CAPABILITY_POINTER = 8'h50;
  parameter integer VF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF0_PM_CAP_ID = 8'h01;
  parameter [7:0] VF0_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF0_PM_CAP_VER_ID = 3'h3;
  parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF0_TPHR_CAP_ENABLE = "FALSE";
  parameter VF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF0_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF1_PM_CAP_ID = 8'h01;
  parameter [7:0] VF1_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF1_PM_CAP_VER_ID = 3'h3;
  parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF1_TPHR_CAP_ENABLE = "FALSE";
  parameter VF1_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF1_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF1_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF1_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF2_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF2_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF2_PM_CAP_ID = 8'h01;
  parameter [7:0] VF2_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF2_PM_CAP_VER_ID = 3'h3;
  parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF2_TPHR_CAP_ENABLE = "FALSE";
  parameter VF2_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF2_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF2_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF2_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF3_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF3_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF3_PM_CAP_ID = 8'h01;
  parameter [7:0] VF3_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF3_PM_CAP_VER_ID = 3'h3;
  parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF3_TPHR_CAP_ENABLE = "FALSE";
  parameter VF3_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF3_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF3_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF3_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF3_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF4_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF4_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF4_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF4_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF4_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF4_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF4_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF4_PM_CAP_ID = 8'h01;
  parameter [7:0] VF4_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF4_PM_CAP_VER_ID = 3'h3;
  parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF4_TPHR_CAP_ENABLE = "FALSE";
  parameter VF4_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF4_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF4_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF4_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF4_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF4_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF5_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF5_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF5_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF5_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF5_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF5_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF5_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF5_PM_CAP_ID = 8'h01;
  parameter [7:0] VF5_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF5_PM_CAP_VER_ID = 3'h3;
  parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF5_TPHR_CAP_ENABLE = "FALSE";
  parameter VF5_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF5_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF5_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF5_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF5_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF5_TPHR_CAP_VER = 4'h1;
   output CFGERRCOROUT;
   output CFGERRFATALOUT;
   output CFGERRNONFATALOUT;
   output CFGEXTREADRECEIVED;
   output CFGEXTWRITERECEIVED;
   output CFGHOTRESETOUT;
   output CFGINPUTUPDATEDONE;
   output CFGINTERRUPTAOUTPUT;
   output CFGINTERRUPTBOUTPUT;
   output CFGINTERRUPTCOUTPUT;
   output CFGINTERRUPTDOUTPUT;
   output CFGINTERRUPTMSIFAIL;
   output CFGINTERRUPTMSIMASKUPDATE;
   output CFGINTERRUPTMSISENT;
   output CFGINTERRUPTMSIXFAIL;
   output CFGINTERRUPTMSIXSENT;
   output CFGINTERRUPTSENT;
   output CFGLOCALERROR;
   output CFGLTRENABLE;
   output CFGMCUPDATEDONE;
   output CFGMGMTREADWRITEDONE;
   output CFGMSGRECEIVED;
   output CFGMSGTRANSMITDONE;
   output CFGPERFUNCTIONUPDATEDONE;
   output CFGPHYLINKDOWN;
   output CFGPLSTATUSCHANGE;
   output CFGPOWERSTATECHANGEINTERRUPT;
   output CFGTPHSTTREADENABLE;
   output CFGTPHSTTWRITEENABLE;
   output DRPRDY;
   output MAXISCQTLAST;
   output MAXISCQTVALID;
   output MAXISRCTLAST;
   output MAXISRCTVALID;
   output PCIERQSEQNUMVLD;
   output PCIERQTAGVLD;
   output PIPERX0POLARITY;
   output PIPERX1POLARITY;
   output PIPERX2POLARITY;
   output PIPERX3POLARITY;
   output PIPERX4POLARITY;
   output PIPERX5POLARITY;
   output PIPERX6POLARITY;
   output PIPERX7POLARITY;
   output PIPETX0COMPLIANCE;
   output PIPETX0DATAVALID;
   output PIPETX0ELECIDLE;
   output PIPETX0STARTBLOCK;
   output PIPETX1COMPLIANCE;
   output PIPETX1DATAVALID;
   output PIPETX1ELECIDLE;
   output PIPETX1STARTBLOCK;
   output PIPETX2COMPLIANCE;
   output PIPETX2DATAVALID;
   output PIPETX2ELECIDLE;
   output PIPETX2STARTBLOCK;
   output PIPETX3COMPLIANCE;
   output PIPETX3DATAVALID;
   output PIPETX3ELECIDLE;
   output PIPETX3STARTBLOCK;
   output PIPETX4COMPLIANCE;
   output PIPETX4DATAVALID;
   output PIPETX4ELECIDLE;
   output PIPETX4STARTBLOCK;
   output PIPETX5COMPLIANCE;
   output PIPETX5DATAVALID;
   output PIPETX5ELECIDLE;
   output PIPETX5STARTBLOCK;
   output PIPETX6COMPLIANCE;
   output PIPETX6DATAVALID;
   output PIPETX6ELECIDLE;
   output PIPETX6STARTBLOCK;
   output PIPETX7COMPLIANCE;
   output PIPETX7DATAVALID;
   output PIPETX7ELECIDLE;
   output PIPETX7STARTBLOCK;
   output PIPETXDEEMPH;
   output PIPETXRCVRDET;
   output PIPETXRESET;
   output PIPETXSWING;
   output PLEQINPROGRESS;
   output [11:0] CFGFCCPLD;
   output [11:0] CFGFCNPD;
   output [11:0] CFGFCPD;
   output [11:0] CFGVFSTATUS;
   output [143:0] MIREPLAYRAMWRITEDATA;
   output [143:0] MIREQUESTRAMWRITEDATA;
   output [15:0] CFGPERFUNCSTATUSDATA;
   output [15:0] DBGDATAOUT;
   output [15:0] DRPDO;
   output [17:0] CFGVFPOWERSTATE;
   output [17:0] CFGVFTPHSTMODE;
   output [1:0] CFGDPASUBSTATECHANGE;
   output [1:0] CFGFLRINPROCESS;
   output [1:0] CFGINTERRUPTMSIENABLE;
   output [1:0] CFGINTERRUPTMSIXENABLE;
   output [1:0] CFGINTERRUPTMSIXMASK;
   output [1:0] CFGLINKPOWERSTATE;
   output [1:0] CFGOBFFENABLE;
   output [1:0] CFGPHYLINKSTATUS;
   output [1:0] CFGRCBSTATUS;
   output [1:0] CFGTPHREQUESTERENABLE;
   output [1:0] MIREPLAYRAMREADENABLE;
   output [1:0] MIREPLAYRAMWRITEENABLE;
   output [1:0] PCIERQTAGAV;
   output [1:0] PCIETFCNPDAV;
   output [1:0] PCIETFCNPHAV;
   output [1:0] PIPERX0EQCONTROL;
   output [1:0] PIPERX1EQCONTROL;
   output [1:0] PIPERX2EQCONTROL;
   output [1:0] PIPERX3EQCONTROL;
   output [1:0] PIPERX4EQCONTROL;
   output [1:0] PIPERX5EQCONTROL;
   output [1:0] PIPERX6EQCONTROL;
   output [1:0] PIPERX7EQCONTROL;
   output [1:0] PIPETX0CHARISK;
   output [1:0] PIPETX0EQCONTROL;
   output [1:0] PIPETX0POWERDOWN;
   output [1:0] PIPETX0SYNCHEADER;
   output [1:0] PIPETX1CHARISK;
   output [1:0] PIPETX1EQCONTROL;
   output [1:0] PIPETX1POWERDOWN;
   output [1:0] PIPETX1SYNCHEADER;
   output [1:0] PIPETX2CHARISK;
   output [1:0] PIPETX2EQCONTROL;
   output [1:0] PIPETX2POWERDOWN;
   output [1:0] PIPETX2SYNCHEADER;
   output [1:0] PIPETX3CHARISK;
   output [1:0] PIPETX3EQCONTROL;
   output [1:0] PIPETX3POWERDOWN;
   output [1:0] PIPETX3SYNCHEADER;
   output [1:0] PIPETX4CHARISK;
   output [1:0] PIPETX4EQCONTROL;
   output [1:0] PIPETX4POWERDOWN;
   output [1:0] PIPETX4SYNCHEADER;
   output [1:0] PIPETX5CHARISK;
   output [1:0] PIPETX5EQCONTROL;
   output [1:0] PIPETX5POWERDOWN;
   output [1:0] PIPETX5SYNCHEADER;
   output [1:0] PIPETX6CHARISK;
   output [1:0] PIPETX6EQCONTROL;
   output [1:0] PIPETX6POWERDOWN;
   output [1:0] PIPETX6SYNCHEADER;
   output [1:0] PIPETX7CHARISK;
   output [1:0] PIPETX7EQCONTROL;
   output [1:0] PIPETX7POWERDOWN;
   output [1:0] PIPETX7SYNCHEADER;
   output [1:0] PIPETXRATE;
   output [1:0] PLEQPHASE;
   output [255:0] MAXISCQTDATA;
   output [255:0] MAXISRCTDATA;
   output [2:0] CFGCURRENTSPEED;
   output [2:0] CFGMAXPAYLOAD;
   output [2:0] CFGMAXREADREQ;
   output [2:0] CFGTPHFUNCTIONNUM;
   output [2:0] PIPERX0EQPRESET;
   output [2:0] PIPERX1EQPRESET;
   output [2:0] PIPERX2EQPRESET;
   output [2:0] PIPERX3EQPRESET;
   output [2:0] PIPERX4EQPRESET;
   output [2:0] PIPERX5EQPRESET;
   output [2:0] PIPERX6EQPRESET;
   output [2:0] PIPERX7EQPRESET;
   output [2:0] PIPETXMARGIN;
   output [31:0] CFGEXTWRITEDATA;
   output [31:0] CFGINTERRUPTMSIDATA;
   output [31:0] CFGMGMTREADDATA;
   output [31:0] CFGTPHSTTWRITEDATA;
   output [31:0] PIPETX0DATA;
   output [31:0] PIPETX1DATA;
   output [31:0] PIPETX2DATA;
   output [31:0] PIPETX3DATA;
   output [31:0] PIPETX4DATA;
   output [31:0] PIPETX5DATA;
   output [31:0] PIPETX6DATA;
   output [31:0] PIPETX7DATA;
   output [3:0] CFGEXTWRITEBYTEENABLE;
   output [3:0] CFGNEGOTIATEDWIDTH;
   output [3:0] CFGTPHSTTWRITEBYTEVALID;
   output [3:0] MICOMPLETIONRAMREADENABLEL;
   output [3:0] MICOMPLETIONRAMREADENABLEU;
   output [3:0] MICOMPLETIONRAMWRITEENABLEL;
   output [3:0] MICOMPLETIONRAMWRITEENABLEU;
   output [3:0] MIREQUESTRAMREADENABLE;
   output [3:0] MIREQUESTRAMWRITEENABLE;
   output [3:0] PCIERQSEQNUM;
   output [3:0] PIPERX0EQLPTXPRESET;
   output [3:0] PIPERX1EQLPTXPRESET;
   output [3:0] PIPERX2EQLPTXPRESET;
   output [3:0] PIPERX3EQLPTXPRESET;
   output [3:0] PIPERX4EQLPTXPRESET;
   output [3:0] PIPERX5EQLPTXPRESET;
   output [3:0] PIPERX6EQLPTXPRESET;
   output [3:0] PIPERX7EQLPTXPRESET;
   output [3:0] PIPETX0EQPRESET;
   output [3:0] PIPETX1EQPRESET;
   output [3:0] PIPETX2EQPRESET;
   output [3:0] PIPETX3EQPRESET;
   output [3:0] PIPETX4EQPRESET;
   output [3:0] PIPETX5EQPRESET;
   output [3:0] PIPETX6EQPRESET;
   output [3:0] PIPETX7EQPRESET;
   output [3:0] SAXISCCTREADY;
   output [3:0] SAXISRQTREADY;
   output [4:0] CFGMSGRECEIVEDTYPE;
   output [4:0] CFGTPHSTTADDRESS;
   output [5:0] CFGFUNCTIONPOWERSTATE;
   output [5:0] CFGINTERRUPTMSIMMENABLE;
   output [5:0] CFGINTERRUPTMSIVFENABLE;
   output [5:0] CFGINTERRUPTMSIXVFENABLE;
   output [5:0] CFGINTERRUPTMSIXVFMASK;
   output [5:0] CFGLTSSMSTATE;
   output [5:0] CFGTPHSTMODE;
   output [5:0] CFGVFFLRINPROCESS;
   output [5:0] CFGVFTPHREQUESTERENABLE;
   output [5:0] PCIECQNPREQCOUNT;
   output [5:0] PCIERQTAG;
   output [5:0] PIPERX0EQLPLFFS;
   output [5:0] PIPERX1EQLPLFFS;
   output [5:0] PIPERX2EQLPLFFS;
   output [5:0] PIPERX3EQLPLFFS;
   output [5:0] PIPERX4EQLPLFFS;
   output [5:0] PIPERX5EQLPLFFS;
   output [5:0] PIPERX6EQLPLFFS;
   output [5:0] PIPERX7EQLPLFFS;
   output [5:0] PIPETX0EQDEEMPH;
   output [5:0] PIPETX1EQDEEMPH;
   output [5:0] PIPETX2EQDEEMPH;
   output [5:0] PIPETX3EQDEEMPH;
   output [5:0] PIPETX4EQDEEMPH;
   output [5:0] PIPETX5EQDEEMPH;
   output [5:0] PIPETX6EQDEEMPH;
   output [5:0] PIPETX7EQDEEMPH;
   output [71:0] MICOMPLETIONRAMWRITEDATAL;
   output [71:0] MICOMPLETIONRAMWRITEDATAU;
   output [74:0] MAXISRCTUSER;
   output [7:0] CFGEXTFUNCTIONNUMBER;
   output [7:0] CFGFCCPLH;
   output [7:0] CFGFCNPH;
   output [7:0] CFGFCPH;
   output [7:0] CFGFUNCTIONSTATUS;
   output [7:0] CFGMSGRECEIVEDDATA;
   output [7:0] MAXISCQTKEEP;
   output [7:0] MAXISRCTKEEP;
   output [7:0] PLGEN3PCSRXSLIDE;
   output [84:0] MAXISCQTUSER;
   output [8:0] MIREPLAYRAMADDRESS;
   output [8:0] MIREQUESTRAMREADADDRESSA;
   output [8:0] MIREQUESTRAMREADADDRESSB;
   output [8:0] MIREQUESTRAMWRITEADDRESSA;
   output [8:0] MIREQUESTRAMWRITEADDRESSB;
   output [9:0] CFGEXTREGISTERNUMBER;
   output [9:0] MICOMPLETIONRAMREADADDRESSAL;
   output [9:0] MICOMPLETIONRAMREADADDRESSAU;
   output [9:0] MICOMPLETIONRAMREADADDRESSBL;
   output [9:0] MICOMPLETIONRAMREADADDRESSBU;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSAL;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSAU;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSBL;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSBU;
   input CFGCONFIGSPACEENABLE;
   input CFGERRCORIN;
   input CFGERRUNCORIN;
   input CFGEXTREADDATAVALID;
   input CFGHOTRESETIN;
   input CFGINPUTUPDATEREQUEST;
   input CFGINTERRUPTMSITPHPRESENT;
   input CFGINTERRUPTMSIXINT;
   input CFGLINKTRAININGENABLE;
   input CFGMCUPDATEREQUEST;
   input CFGMGMTREAD;
   input CFGMGMTTYPE1CFGREGACCESS;
   input CFGMGMTWRITE;
   input CFGMSGTRANSMIT;
   input CFGPERFUNCTIONOUTPUTREQUEST;
   input CFGPOWERSTATECHANGEACK;
   input CFGREQPMTRANSITIONL23READY;
   input CFGTPHSTTREADDATAVALID;
   input CORECLK;
   input CORECLKMICOMPLETIONRAML;
   input CORECLKMICOMPLETIONRAMU;
   input CORECLKMIREPLAYRAM;
   input CORECLKMIREQUESTRAM;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input MGMTRESETN;
   input MGMTSTICKYRESETN;
   input PCIECQNPREQ;
   input PIPECLK;
   input PIPERESETN;
   input PIPERX0DATAVALID;
   input PIPERX0ELECIDLE;
   input PIPERX0EQDONE;
   input PIPERX0EQLPADAPTDONE;
   input PIPERX0EQLPLFFSSEL;
   input PIPERX0PHYSTATUS;
   input PIPERX0STARTBLOCK;
   input PIPERX0VALID;
   input PIPERX1DATAVALID;
   input PIPERX1ELECIDLE;
   input PIPERX1EQDONE;
   input PIPERX1EQLPADAPTDONE;
   input PIPERX1EQLPLFFSSEL;
   input PIPERX1PHYSTATUS;
   input PIPERX1STARTBLOCK;
   input PIPERX1VALID;
   input PIPERX2DATAVALID;
   input PIPERX2ELECIDLE;
   input PIPERX2EQDONE;
   input PIPERX2EQLPADAPTDONE;
   input PIPERX2EQLPLFFSSEL;
   input PIPERX2PHYSTATUS;
   input PIPERX2STARTBLOCK;
   input PIPERX2VALID;
   input PIPERX3DATAVALID;
   input PIPERX3ELECIDLE;
   input PIPERX3EQDONE;
   input PIPERX3EQLPADAPTDONE;
   input PIPERX3EQLPLFFSSEL;
   input PIPERX3PHYSTATUS;
   input PIPERX3STARTBLOCK;
   input PIPERX3VALID;
   input PIPERX4DATAVALID;
   input PIPERX4ELECIDLE;
   input PIPERX4EQDONE;
   input PIPERX4EQLPADAPTDONE;
   input PIPERX4EQLPLFFSSEL;
   input PIPERX4PHYSTATUS;
   input PIPERX4STARTBLOCK;
   input PIPERX4VALID;
   input PIPERX5DATAVALID;
   input PIPERX5ELECIDLE;
   input PIPERX5EQDONE;
   input PIPERX5EQLPADAPTDONE;
   input PIPERX5EQLPLFFSSEL;
   input PIPERX5PHYSTATUS;
   input PIPERX5STARTBLOCK;
   input PIPERX5VALID;
   input PIPERX6DATAVALID;
   input PIPERX6ELECIDLE;
   input PIPERX6EQDONE;
   input PIPERX6EQLPADAPTDONE;
   input PIPERX6EQLPLFFSSEL;
   input PIPERX6PHYSTATUS;
   input PIPERX6STARTBLOCK;
   input PIPERX6VALID;
   input PIPERX7DATAVALID;
   input PIPERX7ELECIDLE;
   input PIPERX7EQDONE;
   input PIPERX7EQLPADAPTDONE;
   input PIPERX7EQLPLFFSSEL;
   input PIPERX7PHYSTATUS;
   input PIPERX7STARTBLOCK;
   input PIPERX7VALID;
   input PIPETX0EQDONE;
   input PIPETX1EQDONE;
   input PIPETX2EQDONE;
   input PIPETX3EQDONE;
   input PIPETX4EQDONE;
   input PIPETX5EQDONE;
   input PIPETX6EQDONE;
   input PIPETX7EQDONE;
   input PLDISABLESCRAMBLER;
   input PLEQRESETEIEOSCOUNT;
   input PLGEN3PCSDISABLE;
   input RECCLK;
   input RESETN;
   input SAXISCCTLAST;
   input SAXISCCTVALID;
   input SAXISRQTLAST;
   input SAXISRQTVALID;
   input USERCLK;
   input [10:0] DRPADDR;
   input [143:0] MICOMPLETIONRAMREADDATA;
   input [143:0] MIREPLAYRAMREADDATA;
   input [143:0] MIREQUESTRAMREADDATA;
   input [15:0] CFGDEVID;
   input [15:0] CFGSUBSYSID;
   input [15:0] CFGSUBSYSVENDID;
   input [15:0] CFGVENDID;
   input [15:0] DRPDI;
   input [17:0] PIPERX0EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX1EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX2EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX3EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX4EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX5EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX6EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX7EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPETX0EQCOEFF;
   input [17:0] PIPETX1EQCOEFF;
   input [17:0] PIPETX2EQCOEFF;
   input [17:0] PIPETX3EQCOEFF;
   input [17:0] PIPETX4EQCOEFF;
   input [17:0] PIPETX5EQCOEFF;
   input [17:0] PIPETX6EQCOEFF;
   input [17:0] PIPETX7EQCOEFF;
   input [18:0] CFGMGMTADDR;
   input [1:0] CFGFLRDONE;
   input [1:0] CFGINTERRUPTMSITPHTYPE;
   input [1:0] CFGINTERRUPTPENDING;
   input [1:0] PIPERX0CHARISK;
   input [1:0] PIPERX0SYNCHEADER;
   input [1:0] PIPERX1CHARISK;
   input [1:0] PIPERX1SYNCHEADER;
   input [1:0] PIPERX2CHARISK;
   input [1:0] PIPERX2SYNCHEADER;
   input [1:0] PIPERX3CHARISK;
   input [1:0] PIPERX3SYNCHEADER;
   input [1:0] PIPERX4CHARISK;
   input [1:0] PIPERX4SYNCHEADER;
   input [1:0] PIPERX5CHARISK;
   input [1:0] PIPERX5SYNCHEADER;
   input [1:0] PIPERX6CHARISK;
   input [1:0] PIPERX6SYNCHEADER;
   input [1:0] PIPERX7CHARISK;
   input [1:0] PIPERX7SYNCHEADER;
   input [21:0] MAXISCQTREADY;
   input [21:0] MAXISRCTREADY;
   input [255:0] SAXISCCTDATA;
   input [255:0] SAXISRQTDATA;
   input [2:0] CFGDSFUNCTIONNUMBER;
   input [2:0] CFGFCSEL;
   input [2:0] CFGINTERRUPTMSIATTR;
   input [2:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
   input [2:0] CFGMSGTRANSMITTYPE;
   input [2:0] CFGPERFUNCSTATUSCONTROL;
   input [2:0] CFGPERFUNCTIONNUMBER;
   input [2:0] PIPERX0STATUS;
   input [2:0] PIPERX1STATUS;
   input [2:0] PIPERX2STATUS;
   input [2:0] PIPERX3STATUS;
   input [2:0] PIPERX4STATUS;
   input [2:0] PIPERX5STATUS;
   input [2:0] PIPERX6STATUS;
   input [2:0] PIPERX7STATUS;
   input [31:0] CFGEXTREADDATA;
   input [31:0] CFGINTERRUPTMSIINT;
   input [31:0] CFGINTERRUPTMSIXDATA;
   input [31:0] CFGMGMTWRITEDATA;
   input [31:0] CFGMSGTRANSMITDATA;
   input [31:0] CFGTPHSTTREADDATA;
   input [31:0] PIPERX0DATA;
   input [31:0] PIPERX1DATA;
   input [31:0] PIPERX2DATA;
   input [31:0] PIPERX3DATA;
   input [31:0] PIPERX4DATA;
   input [31:0] PIPERX5DATA;
   input [31:0] PIPERX6DATA;
   input [31:0] PIPERX7DATA;
   input [32:0] SAXISCCTUSER;
   input [3:0] CFGINTERRUPTINT;
   input [3:0] CFGINTERRUPTMSISELECT;
   input [3:0] CFGMGMTBYTEENABLE;
   input [4:0] CFGDSDEVICENUMBER;
   input [59:0] SAXISRQTUSER;
   input [5:0] CFGVFFLRDONE;
   input [5:0] PIPEEQFS;
   input [5:0] PIPEEQLF;
   input [63:0] CFGDSN;
   input [63:0] CFGINTERRUPTMSIPENDINGSTATUS;
   input [63:0] CFGINTERRUPTMSIXADDRESS;
   input [7:0] CFGDSBUSNUMBER;
   input [7:0] CFGDSPORTNUMBER;
   input [7:0] CFGREVID;
   input [7:0] PLGEN3PCSRXSYNCDONE;
   input [7:0] SAXISCCTKEEP;
   input [7:0] SAXISRQTKEEP;
   input [8:0] CFGINTERRUPTMSITPHSTTAG;
endmodule

///// component PCIE_3_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE_3_1 (
  CFGCURRENTSPEED,
  CFGDPASUBSTATECHANGE,
  CFGERRCOROUT,
  CFGERRFATALOUT,
  CFGERRNONFATALOUT,
  CFGEXTFUNCTIONNUMBER,
  CFGEXTREADRECEIVED,
  CFGEXTREGISTERNUMBER,
  CFGEXTWRITEBYTEENABLE,
  CFGEXTWRITEDATA,
  CFGEXTWRITERECEIVED,
  CFGFCCPLD,
  CFGFCCPLH,
  CFGFCNPD,
  CFGFCNPH,
  CFGFCPD,
  CFGFCPH,
  CFGFLRINPROCESS,
  CFGFUNCTIONPOWERSTATE,
  CFGFUNCTIONSTATUS,
  CFGHOTRESETOUT,
  CFGINTERRUPTMSIDATA,
  CFGINTERRUPTMSIENABLE,
  CFGINTERRUPTMSIFAIL,
  CFGINTERRUPTMSIMASKUPDATE,
  CFGINTERRUPTMSIMMENABLE,
  CFGINTERRUPTMSISENT,
  CFGINTERRUPTMSIVFENABLE,
  CFGINTERRUPTMSIXENABLE,
  CFGINTERRUPTMSIXFAIL,
  CFGINTERRUPTMSIXMASK,
  CFGINTERRUPTMSIXSENT,
  CFGINTERRUPTMSIXVFENABLE,
  CFGINTERRUPTMSIXVFMASK,
  CFGINTERRUPTSENT,
  CFGLINKPOWERSTATE,
  CFGLOCALERROR,
  CFGLTRENABLE,
  CFGLTSSMSTATE,
  CFGMAXPAYLOAD,
  CFGMAXREADREQ,
  CFGMGMTREADDATA,
  CFGMGMTREADWRITEDONE,
  CFGMSGRECEIVED,
  CFGMSGRECEIVEDDATA,
  CFGMSGRECEIVEDTYPE,
  CFGMSGTRANSMITDONE,
  CFGNEGOTIATEDWIDTH,
  CFGOBFFENABLE,
  CFGPERFUNCSTATUSDATA,
  CFGPERFUNCTIONUPDATEDONE,
  CFGPHYLINKDOWN,
  CFGPHYLINKSTATUS,
  CFGPLSTATUSCHANGE,
  CFGPOWERSTATECHANGEINTERRUPT,
  CFGRCBSTATUS,
  CFGTPHFUNCTIONNUM,
  CFGTPHREQUESTERENABLE,
  CFGTPHSTMODE,
  CFGTPHSTTADDRESS,
  CFGTPHSTTREADENABLE,
  CFGTPHSTTWRITEBYTEVALID,
  CFGTPHSTTWRITEDATA,
  CFGTPHSTTWRITEENABLE,
  CFGVFFLRINPROCESS,
  CFGVFPOWERSTATE,
  CFGVFSTATUS,
  CFGVFTPHREQUESTERENABLE,
  CFGVFTPHSTMODE,
  CONFMCAPDESIGNSWITCH,
  CONFMCAPEOS,
  CONFMCAPINUSEBYPCIE,
  CONFREQREADY,
  CONFRESPRDATA,
  CONFRESPVALID,
  DBGDATAOUT,
  DBGMCAPCSB,
  DBGMCAPDATA,
  DBGMCAPEOS,
  DBGMCAPERROR,
  DBGMCAPMODE,
  DBGMCAPRDATAVALID,
  DBGMCAPRDWRB,
  DBGMCAPRESET,
  DBGPLDATABLOCKRECEIVEDAFTEREDS,
  DBGPLGEN3FRAMINGERRORDETECTED,
  DBGPLGEN3SYNCHEADERERRORDETECTED,
  DBGPLINFERREDRXELECTRICALIDLE,
  DRPDO,
  DRPRDY,
  LL2LMMASTERTLPSENT0,
  LL2LMMASTERTLPSENT1,
  LL2LMMASTERTLPSENTTLPID0,
  LL2LMMASTERTLPSENTTLPID1,
  LL2LMMAXISRXTDATA,
  LL2LMMAXISRXTUSER,
  LL2LMMAXISRXTVALID,
  LL2LMSAXISTXTREADY,
  MAXISCQTDATA,
  MAXISCQTKEEP,
  MAXISCQTLAST,
  MAXISCQTUSER,
  MAXISCQTVALID,
  MAXISRCTDATA,
  MAXISRCTKEEP,
  MAXISRCTLAST,
  MAXISRCTUSER,
  MAXISRCTVALID,
  MICOMPLETIONRAMREADADDRESSAL,
  MICOMPLETIONRAMREADADDRESSAU,
  MICOMPLETIONRAMREADADDRESSBL,
  MICOMPLETIONRAMREADADDRESSBU,
  MICOMPLETIONRAMREADENABLEL,
  MICOMPLETIONRAMREADENABLEU,
  MICOMPLETIONRAMWRITEADDRESSAL,
  MICOMPLETIONRAMWRITEADDRESSAU,
  MICOMPLETIONRAMWRITEADDRESSBL,
  MICOMPLETIONRAMWRITEADDRESSBU,
  MICOMPLETIONRAMWRITEDATAL,
  MICOMPLETIONRAMWRITEDATAU,
  MICOMPLETIONRAMWRITEENABLEL,
  MICOMPLETIONRAMWRITEENABLEU,
  MIREPLAYRAMADDRESS,
  MIREPLAYRAMREADENABLE,
  MIREPLAYRAMWRITEDATA,
  MIREPLAYRAMWRITEENABLE,
  MIREQUESTRAMREADADDRESSA,
  MIREQUESTRAMREADADDRESSB,
  MIREQUESTRAMREADENABLE,
  MIREQUESTRAMWRITEADDRESSA,
  MIREQUESTRAMWRITEADDRESSB,
  MIREQUESTRAMWRITEDATA,
  MIREQUESTRAMWRITEENABLE,
  PCIECQNPREQCOUNT,
  PCIEPERST0B,
  PCIEPERST1B,
  PCIERQSEQNUM,
  PCIERQSEQNUMVLD,
  PCIERQTAG,
  PCIERQTAGAV,
  PCIERQTAGVLD,
  PCIETFCNPDAV,
  PCIETFCNPHAV,
  PIPERX0EQCONTROL,
  PIPERX0EQLPLFFS,
  PIPERX0EQLPTXPRESET,
  PIPERX0EQPRESET,
  PIPERX0POLARITY,
  PIPERX1EQCONTROL,
  PIPERX1EQLPLFFS,
  PIPERX1EQLPTXPRESET,
  PIPERX1EQPRESET,
  PIPERX1POLARITY,
  PIPERX2EQCONTROL,
  PIPERX2EQLPLFFS,
  PIPERX2EQLPTXPRESET,
  PIPERX2EQPRESET,
  PIPERX2POLARITY,
  PIPERX3EQCONTROL,
  PIPERX3EQLPLFFS,
  PIPERX3EQLPTXPRESET,
  PIPERX3EQPRESET,
  PIPERX3POLARITY,
  PIPERX4EQCONTROL,
  PIPERX4EQLPLFFS,
  PIPERX4EQLPTXPRESET,
  PIPERX4EQPRESET,
  PIPERX4POLARITY,
  PIPERX5EQCONTROL,
  PIPERX5EQLPLFFS,
  PIPERX5EQLPTXPRESET,
  PIPERX5EQPRESET,
  PIPERX5POLARITY,
  PIPERX6EQCONTROL,
  PIPERX6EQLPLFFS,
  PIPERX6EQLPTXPRESET,
  PIPERX6EQPRESET,
  PIPERX6POLARITY,
  PIPERX7EQCONTROL,
  PIPERX7EQLPLFFS,
  PIPERX7EQLPTXPRESET,
  PIPERX7EQPRESET,
  PIPERX7POLARITY,
  PIPETX0CHARISK,
  PIPETX0COMPLIANCE,
  PIPETX0DATA,
  PIPETX0DATAVALID,
  PIPETX0DEEMPH,
  PIPETX0ELECIDLE,
  PIPETX0EQCONTROL,
  PIPETX0EQDEEMPH,
  PIPETX0EQPRESET,
  PIPETX0MARGIN,
  PIPETX0POWERDOWN,
  PIPETX0RATE,
  PIPETX0RCVRDET,
  PIPETX0RESET,
  PIPETX0STARTBLOCK,
  PIPETX0SWING,
  PIPETX0SYNCHEADER,
  PIPETX1CHARISK,
  PIPETX1COMPLIANCE,
  PIPETX1DATA,
  PIPETX1DATAVALID,
  PIPETX1DEEMPH,
  PIPETX1ELECIDLE,
  PIPETX1EQCONTROL,
  PIPETX1EQDEEMPH,
  PIPETX1EQPRESET,
  PIPETX1MARGIN,
  PIPETX1POWERDOWN,
  PIPETX1RATE,
  PIPETX1RCVRDET,
  PIPETX1RESET,
  PIPETX1STARTBLOCK,
  PIPETX1SWING,
  PIPETX1SYNCHEADER,
  PIPETX2CHARISK,
  PIPETX2COMPLIANCE,
  PIPETX2DATA,
  PIPETX2DATAVALID,
  PIPETX2DEEMPH,
  PIPETX2ELECIDLE,
  PIPETX2EQCONTROL,
  PIPETX2EQDEEMPH,
  PIPETX2EQPRESET,
  PIPETX2MARGIN,
  PIPETX2POWERDOWN,
  PIPETX2RATE,
  PIPETX2RCVRDET,
  PIPETX2RESET,
  PIPETX2STARTBLOCK,
  PIPETX2SWING,
  PIPETX2SYNCHEADER,
  PIPETX3CHARISK,
  PIPETX3COMPLIANCE,
  PIPETX3DATA,
  PIPETX3DATAVALID,
  PIPETX3DEEMPH,
  PIPETX3ELECIDLE,
  PIPETX3EQCONTROL,
  PIPETX3EQDEEMPH,
  PIPETX3EQPRESET,
  PIPETX3MARGIN,
  PIPETX3POWERDOWN,
  PIPETX3RATE,
  PIPETX3RCVRDET,
  PIPETX3RESET,
  PIPETX3STARTBLOCK,
  PIPETX3SWING,
  PIPETX3SYNCHEADER,
  PIPETX4CHARISK,
  PIPETX4COMPLIANCE,
  PIPETX4DATA,
  PIPETX4DATAVALID,
  PIPETX4DEEMPH,
  PIPETX4ELECIDLE,
  PIPETX4EQCONTROL,
  PIPETX4EQDEEMPH,
  PIPETX4EQPRESET,
  PIPETX4MARGIN,
  PIPETX4POWERDOWN,
  PIPETX4RATE,
  PIPETX4RCVRDET,
  PIPETX4RESET,
  PIPETX4STARTBLOCK,
  PIPETX4SWING,
  PIPETX4SYNCHEADER,
  PIPETX5CHARISK,
  PIPETX5COMPLIANCE,
  PIPETX5DATA,
  PIPETX5DATAVALID,
  PIPETX5DEEMPH,
  PIPETX5ELECIDLE,
  PIPETX5EQCONTROL,
  PIPETX5EQDEEMPH,
  PIPETX5EQPRESET,
  PIPETX5MARGIN,
  PIPETX5POWERDOWN,
  PIPETX5RATE,
  PIPETX5RCVRDET,
  PIPETX5RESET,
  PIPETX5STARTBLOCK,
  PIPETX5SWING,
  PIPETX5SYNCHEADER,
  PIPETX6CHARISK,
  PIPETX6COMPLIANCE,
  PIPETX6DATA,
  PIPETX6DATAVALID,
  PIPETX6DEEMPH,
  PIPETX6ELECIDLE,
  PIPETX6EQCONTROL,
  PIPETX6EQDEEMPH,
  PIPETX6EQPRESET,
  PIPETX6MARGIN,
  PIPETX6POWERDOWN,
  PIPETX6RATE,
  PIPETX6RCVRDET,
  PIPETX6RESET,
  PIPETX6STARTBLOCK,
  PIPETX6SWING,
  PIPETX6SYNCHEADER,
  PIPETX7CHARISK,
  PIPETX7COMPLIANCE,
  PIPETX7DATA,
  PIPETX7DATAVALID,
  PIPETX7DEEMPH,
  PIPETX7ELECIDLE,
  PIPETX7EQCONTROL,
  PIPETX7EQDEEMPH,
  PIPETX7EQPRESET,
  PIPETX7MARGIN,
  PIPETX7POWERDOWN,
  PIPETX7RATE,
  PIPETX7RCVRDET,
  PIPETX7RESET,
  PIPETX7STARTBLOCK,
  PIPETX7SWING,
  PIPETX7SYNCHEADER,
  PLEQINPROGRESS,
  PLEQPHASE,
  SAXISCCTREADY,
  SAXISRQTREADY,
  SPAREOUT,
  CFGCONFIGSPACEENABLE,
  CFGDEVID,
  CFGDSBUSNUMBER,
  CFGDSDEVICENUMBER,
  CFGDSFUNCTIONNUMBER,
  CFGDSN,
  CFGDSPORTNUMBER,
  CFGERRCORIN,
  CFGERRUNCORIN,
  CFGEXTREADDATA,
  CFGEXTREADDATAVALID,
  CFGFCSEL,
  CFGFLRDONE,
  CFGHOTRESETIN,
  CFGINTERRUPTINT,
  CFGINTERRUPTMSIATTR,
  CFGINTERRUPTMSIFUNCTIONNUMBER,
  CFGINTERRUPTMSIINT,
  CFGINTERRUPTMSIPENDINGSTATUS,
  CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
  CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
  CFGINTERRUPTMSISELECT,
  CFGINTERRUPTMSITPHPRESENT,
  CFGINTERRUPTMSITPHSTTAG,
  CFGINTERRUPTMSITPHTYPE,
  CFGINTERRUPTMSIXADDRESS,
  CFGINTERRUPTMSIXDATA,
  CFGINTERRUPTMSIXINT,
  CFGINTERRUPTPENDING,
  CFGLINKTRAININGENABLE,
  CFGMGMTADDR,
  CFGMGMTBYTEENABLE,
  CFGMGMTREAD,
  CFGMGMTTYPE1CFGREGACCESS,
  CFGMGMTWRITE,
  CFGMGMTWRITEDATA,
  CFGMSGTRANSMIT,
  CFGMSGTRANSMITDATA,
  CFGMSGTRANSMITTYPE,
  CFGPERFUNCSTATUSCONTROL,
  CFGPERFUNCTIONNUMBER,
  CFGPERFUNCTIONOUTPUTREQUEST,
  CFGPOWERSTATECHANGEACK,
  CFGREQPMTRANSITIONL23READY,
  CFGREVID,
  CFGSUBSYSID,
  CFGSUBSYSVENDID,
  CFGTPHSTTREADDATA,
  CFGTPHSTTREADDATAVALID,
  CFGVENDID,
  CFGVFFLRDONE,
  CONFMCAPREQUESTBYCONF,
  CONFREQDATA,
  CONFREQREGNUM,
  CONFREQTYPE,
  CONFREQVALID,
  CORECLK,
  CORECLKMICOMPLETIONRAML,
  CORECLKMICOMPLETIONRAMU,
  CORECLKMIREPLAYRAM,
  CORECLKMIREQUESTRAM,
  DBGCFGLOCALMGMTREGOVERRIDE,
  DBGDATASEL,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  LL2LMSAXISTXTUSER,
  LL2LMSAXISTXTVALID,
  LL2LMTXTLPID0,
  LL2LMTXTLPID1,
  MAXISCQTREADY,
  MAXISRCTREADY,
  MCAPCLK,
  MCAPPERST0B,
  MCAPPERST1B,
  MGMTRESETN,
  MGMTSTICKYRESETN,
  MICOMPLETIONRAMREADDATA,
  MIREPLAYRAMREADDATA,
  MIREQUESTRAMREADDATA,
  PCIECQNPREQ,
  PIPECLK,
  PIPEEQFS,
  PIPEEQLF,
  PIPERESETN,
  PIPERX0CHARISK,
  PIPERX0DATA,
  PIPERX0DATAVALID,
  PIPERX0ELECIDLE,
  PIPERX0EQDONE,
  PIPERX0EQLPADAPTDONE,
  PIPERX0EQLPLFFSSEL,
  PIPERX0EQLPNEWTXCOEFFORPRESET,
  PIPERX0PHYSTATUS,
  PIPERX0STARTBLOCK,
  PIPERX0STATUS,
  PIPERX0SYNCHEADER,
  PIPERX0VALID,
  PIPERX1CHARISK,
  PIPERX1DATA,
  PIPERX1DATAVALID,
  PIPERX1ELECIDLE,
  PIPERX1EQDONE,
  PIPERX1EQLPADAPTDONE,
  PIPERX1EQLPLFFSSEL,
  PIPERX1EQLPNEWTXCOEFFORPRESET,
  PIPERX1PHYSTATUS,
  PIPERX1STARTBLOCK,
  PIPERX1STATUS,
  PIPERX1SYNCHEADER,
  PIPERX1VALID,
  PIPERX2CHARISK,
  PIPERX2DATA,
  PIPERX2DATAVALID,
  PIPERX2ELECIDLE,
  PIPERX2EQDONE,
  PIPERX2EQLPADAPTDONE,
  PIPERX2EQLPLFFSSEL,
  PIPERX2EQLPNEWTXCOEFFORPRESET,
  PIPERX2PHYSTATUS,
  PIPERX2STARTBLOCK,
  PIPERX2STATUS,
  PIPERX2SYNCHEADER,
  PIPERX2VALID,
  PIPERX3CHARISK,
  PIPERX3DATA,
  PIPERX3DATAVALID,
  PIPERX3ELECIDLE,
  PIPERX3EQDONE,
  PIPERX3EQLPADAPTDONE,
  PIPERX3EQLPLFFSSEL,
  PIPERX3EQLPNEWTXCOEFFORPRESET,
  PIPERX3PHYSTATUS,
  PIPERX3STARTBLOCK,
  PIPERX3STATUS,
  PIPERX3SYNCHEADER,
  PIPERX3VALID,
  PIPERX4CHARISK,
  PIPERX4DATA,
  PIPERX4DATAVALID,
  PIPERX4ELECIDLE,
  PIPERX4EQDONE,
  PIPERX4EQLPADAPTDONE,
  PIPERX4EQLPLFFSSEL,
  PIPERX4EQLPNEWTXCOEFFORPRESET,
  PIPERX4PHYSTATUS,
  PIPERX4STARTBLOCK,
  PIPERX4STATUS,
  PIPERX4SYNCHEADER,
  PIPERX4VALID,
  PIPERX5CHARISK,
  PIPERX5DATA,
  PIPERX5DATAVALID,
  PIPERX5ELECIDLE,
  PIPERX5EQDONE,
  PIPERX5EQLPADAPTDONE,
  PIPERX5EQLPLFFSSEL,
  PIPERX5EQLPNEWTXCOEFFORPRESET,
  PIPERX5PHYSTATUS,
  PIPERX5STARTBLOCK,
  PIPERX5STATUS,
  PIPERX5SYNCHEADER,
  PIPERX5VALID,
  PIPERX6CHARISK,
  PIPERX6DATA,
  PIPERX6DATAVALID,
  PIPERX6ELECIDLE,
  PIPERX6EQDONE,
  PIPERX6EQLPADAPTDONE,
  PIPERX6EQLPLFFSSEL,
  PIPERX6EQLPNEWTXCOEFFORPRESET,
  PIPERX6PHYSTATUS,
  PIPERX6STARTBLOCK,
  PIPERX6STATUS,
  PIPERX6SYNCHEADER,
  PIPERX6VALID,
  PIPERX7CHARISK,
  PIPERX7DATA,
  PIPERX7DATAVALID,
  PIPERX7ELECIDLE,
  PIPERX7EQDONE,
  PIPERX7EQLPADAPTDONE,
  PIPERX7EQLPLFFSSEL,
  PIPERX7EQLPNEWTXCOEFFORPRESET,
  PIPERX7PHYSTATUS,
  PIPERX7STARTBLOCK,
  PIPERX7STATUS,
  PIPERX7SYNCHEADER,
  PIPERX7VALID,
  PIPETX0EQCOEFF,
  PIPETX0EQDONE,
  PIPETX1EQCOEFF,
  PIPETX1EQDONE,
  PIPETX2EQCOEFF,
  PIPETX2EQDONE,
  PIPETX3EQCOEFF,
  PIPETX3EQDONE,
  PIPETX4EQCOEFF,
  PIPETX4EQDONE,
  PIPETX5EQCOEFF,
  PIPETX5EQDONE,
  PIPETX6EQCOEFF,
  PIPETX6EQDONE,
  PIPETX7EQCOEFF,
  PIPETX7EQDONE,
  PLEQRESETEIEOSCOUNT,
  PLGEN2UPSTREAMPREFERDEEMPH,
  RESETN,
  SAXISCCTDATA,
  SAXISCCTKEEP,
  SAXISCCTLAST,
  SAXISCCTUSER,
  SAXISCCTVALID,
  SAXISRQTDATA,
  SAXISRQTKEEP,
  SAXISRQTLAST,
  SAXISRQTUSER,
  SAXISRQTVALID,
  SPAREIN,
  USERCLK
);
  parameter ARI_CAP_ENABLE = "FALSE";
  parameter AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_CC_PARITY_CHK = "TRUE";
  parameter AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE";
  parameter [17:0] AXISTEN_IF_ENABLE_MSG_ROUTE = 18'h00000;
  parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE";
  parameter AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_RC_STRADDLE = "FALSE";
  parameter AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_RQ_PARITY_CHK = "TRUE";
  parameter [1:0] AXISTEN_IF_WIDTH = 2'h2;
  parameter CRM_CORE_CLK_FREQ_500 = "TRUE";
  parameter [1:0] CRM_USER_CLK_FREQ = 2'h2;
  parameter DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE = "FALSE";
  parameter DEBUG_PL_DISABLE_EI_INFER_IN_L0 = "FALSE";
  parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS = "FALSE";
  parameter [7:0] DNSTREAM_LINK_NUM = 8'h00;
  parameter [8:0] LL_ACK_TIMEOUT = 9'h000;
  parameter LL_ACK_TIMEOUT_EN = "FALSE";
  parameter integer LL_ACK_TIMEOUT_FUNC = 0;
  parameter [15:0] LL_CPL_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_NP_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_P_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [8:0] LL_REPLAY_TIMEOUT = 9'h000;
  parameter LL_REPLAY_TIMEOUT_EN = "FALSE";
  parameter integer LL_REPLAY_TIMEOUT_FUNC = 0;
  parameter [9:0] LTR_TX_MESSAGE_MINIMUM_INTERVAL = 10'h0FA;
  parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE";
  parameter LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE";
  parameter [11:0] MCAP_CAP_NEXTPTR = 12'h000;
  parameter MCAP_CONFIGURE_OVERRIDE = "FALSE";
  parameter MCAP_ENABLE = "FALSE";
  parameter MCAP_EOS_DESIGN_SWITCH = "FALSE";
  parameter [31:0] MCAP_FPGA_BITSTREAM_VERSION = 32'h00000000;
  parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_INPUT_GATE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_INTERRUPT_ON_MCAP_EOS = "FALSE";
  parameter MCAP_INTERRUPT_ON_MCAP_ERROR = "FALSE";
  parameter [15:0] MCAP_VSEC_ID = 16'h0000;
  parameter [11:0] MCAP_VSEC_LEN = 12'h02C;
  parameter [3:0] MCAP_VSEC_REV = 4'h0;
  parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF0_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF0_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [3:0] PF0_ARI_CAP_VER = 4'h1;
  parameter [5:0] PF0_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF0_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF0_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF0_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF0_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF0_BIST_REGISTER = 8'h00;
  parameter [7:0] PF0_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF0_CLASS_CODE = 24'h000000;
  parameter [15:0] PF0_DEVICE_ID = 16'h0000;
  parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE = "FALSE";
  parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE";
  parameter PF0_DEV_CAP2_LTR_SUPPORT = "TRUE";
  parameter [1:0] PF0_DEV_CAP2_OBFF_SUPPORT = 2'h0;
  parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE";
  parameter integer PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = 0;
  parameter integer PF0_DEV_CAP_ENDPOINT_L1_LATENCY = 0;
  parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED = "TRUE";
  parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "TRUE";
  parameter [2:0] PF0_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF0_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF0_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF0_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF0_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF0_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF0_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF0_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF0_INTERRUPT_PIN = 3'h1;
  parameter integer PF0_LINK_CAP_ASPM_SUPPORT = 0;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = 7;
  parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE";
  parameter [9:0] PF0_LTR_CAP_MAX_NOSNOOP_LAT = 10'h000;
  parameter [9:0] PF0_LTR_CAP_MAX_SNOOP_LAT = 10'h000;
  parameter [11:0] PF0_LTR_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_LTR_CAP_VER = 4'h1;
  parameter [7:0] PF0_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF0_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF0_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF0_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF0_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF0_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF0_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF0_PB_CAP_NEXTPTR = 12'h000;
  parameter PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF0_PB_CAP_VER = 4'h1;
  parameter [7:0] PF0_PM_CAP_ID = 8'h01;
  parameter [7:0] PF0_PM_CAP_NEXTPTR = 8'h00;
  parameter PF0_PM_CAP_PMESUPPORT_D0 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D1 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D3HOT = "TRUE";
  parameter PF0_PM_CAP_SUPP_D1_STATE = "TRUE";
  parameter [2:0] PF0_PM_CAP_VER_ID = 3'h3;
  parameter PF0_PM_CSR_NOSOFTRESET = "TRUE";
  parameter PF0_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF0_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF0_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF0_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF0_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF0_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF0_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF0_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF0_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF0_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF0_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF0_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF0_RBAR_NUM = 3'h1;
  parameter [7:0] PF0_REVISION_ID = 8'h00;
  parameter [11:0] PF0_SECONDARY_PCIE_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF0_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF0_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF0_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF0_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF0_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF0_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF0_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF0_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF0_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF0_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF0_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF0_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF0_SUBSYSTEM_ID = 16'h0000;
  parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF0_TPHR_CAP_ENABLE = "FALSE";
  parameter PF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF0_TPHR_CAP_VER = 4'h1;
  parameter PF0_VC_CAP_ENABLE = "FALSE";
  parameter [11:0] PF0_VC_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_VC_CAP_VER = 4'h1;
  parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF1_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF1_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF1_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF1_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF1_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF1_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF1_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF1_BIST_REGISTER = 8'h00;
  parameter [7:0] PF1_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF1_CLASS_CODE = 24'h000000;
  parameter [15:0] PF1_DEVICE_ID = 16'h0000;
  parameter [2:0] PF1_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF1_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF1_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF1_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF1_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF1_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF1_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF1_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF1_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF1_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF1_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF1_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF1_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF1_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF1_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF1_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF1_PB_CAP_NEXTPTR = 12'h000;
  parameter PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF1_PB_CAP_VER = 4'h1;
  parameter [7:0] PF1_PM_CAP_ID = 8'h01;
  parameter [7:0] PF1_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] PF1_PM_CAP_VER_ID = 3'h3;
  parameter PF1_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF1_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF1_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF1_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF1_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF1_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF1_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF1_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF1_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF1_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF1_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF1_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF1_RBAR_NUM = 3'h1;
  parameter [7:0] PF1_REVISION_ID = 8'h00;
  parameter [4:0] PF1_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF1_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF1_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF1_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF1_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF1_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF1_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF1_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF1_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF1_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF1_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF1_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF1_SUBSYSTEM_ID = 16'h0000;
  parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF1_TPHR_CAP_ENABLE = "FALSE";
  parameter PF1_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF1_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF1_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF1_TPHR_CAP_VER = 4'h1;
  parameter PF2_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF2_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF2_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF2_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF2_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF2_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF2_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF2_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF2_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF2_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF2_BIST_REGISTER = 8'h00;
  parameter [7:0] PF2_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF2_CLASS_CODE = 24'h000000;
  parameter [15:0] PF2_DEVICE_ID = 16'h0000;
  parameter [2:0] PF2_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF2_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF2_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF2_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF2_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF2_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF2_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF2_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF2_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF2_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF2_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF2_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF2_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF2_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF2_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF2_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF2_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF2_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF2_PB_CAP_NEXTPTR = 12'h000;
  parameter PF2_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF2_PB_CAP_VER = 4'h1;
  parameter [7:0] PF2_PM_CAP_ID = 8'h01;
  parameter [7:0] PF2_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] PF2_PM_CAP_VER_ID = 3'h3;
  parameter PF2_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF2_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF2_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF2_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF2_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF2_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF2_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF2_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF2_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF2_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF2_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF2_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF2_RBAR_NUM = 3'h1;
  parameter [7:0] PF2_REVISION_ID = 8'h00;
  parameter [4:0] PF2_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF2_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF2_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF2_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF2_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF2_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF2_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF2_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF2_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF2_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF2_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF2_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF2_SUBSYSTEM_ID = 16'h0000;
  parameter PF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF2_TPHR_CAP_ENABLE = "FALSE";
  parameter PF2_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF2_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF2_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF2_TPHR_CAP_VER = 4'h1;
  parameter PF3_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF3_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF3_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF3_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF3_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF3_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF3_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF3_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF3_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF3_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF3_BIST_REGISTER = 8'h00;
  parameter [7:0] PF3_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF3_CLASS_CODE = 24'h000000;
  parameter [15:0] PF3_DEVICE_ID = 16'h0000;
  parameter [2:0] PF3_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF3_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF3_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF3_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF3_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF3_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF3_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF3_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF3_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF3_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF3_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF3_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF3_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF3_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF3_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF3_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF3_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF3_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF3_PB_CAP_NEXTPTR = 12'h000;
  parameter PF3_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF3_PB_CAP_VER = 4'h1;
  parameter [7:0] PF3_PM_CAP_ID = 8'h01;
  parameter [7:0] PF3_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] PF3_PM_CAP_VER_ID = 3'h3;
  parameter PF3_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF3_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF3_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF3_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF3_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF3_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF3_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF3_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF3_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF3_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF3_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF3_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF3_RBAR_NUM = 3'h1;
  parameter [7:0] PF3_REVISION_ID = 8'h00;
  parameter [4:0] PF3_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF3_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF3_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF3_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF3_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF3_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF3_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF3_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF3_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF3_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF3_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF3_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF3_SUBSYSTEM_ID = 16'h0000;
  parameter PF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF3_TPHR_CAP_ENABLE = "FALSE";
  parameter PF3_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF3_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF3_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF3_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF3_TPHR_CAP_VER = 4'h1;
  parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 = "FALSE";
  parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 = "FALSE";
  parameter PL_DISABLE_EI_INFER_IN_L0 = "FALSE";
  parameter PL_DISABLE_GEN3_DC_BALANCE = "FALSE";
  parameter PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP = "TRUE";
  parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR = "FALSE";
  parameter PL_DISABLE_SCRAMBLING = "FALSE";
  parameter PL_DISABLE_SYNC_HEADER_FRAMING_ERROR = "FALSE";
  parameter PL_DISABLE_UPCONFIG_CAPABLE = "FALSE";
  parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE";
  parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE";
  parameter [4:0] PL_EQ_ADAPT_ITER_COUNT = 5'h02;
  parameter [1:0] PL_EQ_ADAPT_REJECT_RETRY_COUNT = 2'h1;
  parameter PL_EQ_BYPASS_PHASE23 = "FALSE";
  parameter [2:0] PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT = 3'h3;
  parameter [3:0] PL_EQ_DEFAULT_GEN3_TX_PRESET = 4'h4;
  parameter PL_EQ_PHASE01_RX_ADAPT = "FALSE";
  parameter PL_EQ_SHORT_ADAPT_PHASE = "FALSE";
  parameter [15:0] PL_LANE0_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE1_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE2_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE3_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE4_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE5_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE6_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE7_EQ_CONTROL = 16'h3F00;
  parameter [2:0] PL_LINK_CAP_MAX_LINK_SPEED = 3'h4;
  parameter [3:0] PL_LINK_CAP_MAX_LINK_WIDTH = 4'h8;
  parameter integer PL_N_FTS_COMCLK_GEN1 = 255;
  parameter integer PL_N_FTS_COMCLK_GEN2 = 255;
  parameter integer PL_N_FTS_COMCLK_GEN3 = 255;
  parameter integer PL_N_FTS_GEN1 = 255;
  parameter integer PL_N_FTS_GEN2 = 255;
  parameter integer PL_N_FTS_GEN3 = 255;
  parameter PL_REPORT_ALL_PHY_ERRORS = "TRUE";
  parameter PL_SIM_FAST_LINK_TRAINING = "FALSE";
  parameter PL_UPSTREAM_FACING = "TRUE";
  parameter [15:0] PM_ASPML0S_TIMEOUT = 16'h05DC;
  parameter [19:0] PM_ASPML1_ENTRY_DELAY = 20'h00000;
  parameter PM_ENABLE_L23_ENTRY = "FALSE";
  parameter PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE";
  parameter [31:0] PM_L1_REENTRY_DELAY = 32'h00000000;
  parameter [19:0] PM_PME_SERVICE_TIMEOUT_DELAY = 20'h186A0;
  parameter [15:0] PM_PME_TURNOFF_ACK_DELAY = 16'h0064;
  parameter [31:0] SIM_JTAG_IDCODE = 32'h00000000;
  parameter SIM_VERSION = "1.0";
  parameter integer SPARE_BIT0 = 0;
  parameter integer SPARE_BIT1 = 0;
  parameter integer SPARE_BIT2 = 0;
  parameter integer SPARE_BIT3 = 0;
  parameter integer SPARE_BIT4 = 0;
  parameter integer SPARE_BIT5 = 0;
  parameter integer SPARE_BIT6 = 0;
  parameter integer SPARE_BIT7 = 0;
  parameter integer SPARE_BIT8 = 0;
  parameter [7:0] SPARE_BYTE0 = 8'h00;
  parameter [7:0] SPARE_BYTE1 = 8'h00;
  parameter [7:0] SPARE_BYTE2 = 8'h00;
  parameter [7:0] SPARE_BYTE3 = 8'h00;
  parameter [31:0] SPARE_WORD0 = 32'h00000000;
  parameter [31:0] SPARE_WORD1 = 32'h00000000;
  parameter [31:0] SPARE_WORD2 = 32'h00000000;
  parameter [31:0] SPARE_WORD3 = 32'h00000000;
  parameter SRIOV_CAP_ENABLE = "FALSE";
  parameter TL_COMPLETION_RAM_SIZE_16K = "TRUE";
  parameter [23:0] TL_COMPL_TIMEOUT_REG0 = 24'hBEBC20;
  parameter [27:0] TL_COMPL_TIMEOUT_REG1 = 28'h2FAF080;
  parameter [11:0] TL_CREDITS_CD = 12'h3E0;
  parameter [7:0] TL_CREDITS_CH = 8'h20;
  parameter [11:0] TL_CREDITS_NPD = 12'h028;
  parameter [7:0] TL_CREDITS_NPH = 8'h20;
  parameter [11:0] TL_CREDITS_PD = 12'h198;
  parameter [7:0] TL_CREDITS_PH = 8'h20;
  parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "TRUE";
  parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter TL_LEGACY_MODE_ENABLE = "FALSE";
  parameter [1:0] TL_PF_ENABLE_REG = 2'h0;
  parameter TL_TX_MUX_STRICT_PRIORITY = "TRUE";
  parameter TWO_LAYER_MODE_DLCMSM_ENABLE = "TRUE";
  parameter TWO_LAYER_MODE_ENABLE = "FALSE";
  parameter TWO_LAYER_MODE_WIDTH_256 = "TRUE";
  parameter [11:0] VF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VF0_CAPABILITY_POINTER = 8'h50;
  parameter integer VF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF0_PM_CAP_ID = 8'h01;
  parameter [7:0] VF0_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF0_PM_CAP_VER_ID = 3'h3;
  parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF0_TPHR_CAP_ENABLE = "FALSE";
  parameter VF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF0_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF1_PM_CAP_ID = 8'h01;
  parameter [7:0] VF1_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF1_PM_CAP_VER_ID = 3'h3;
  parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF1_TPHR_CAP_ENABLE = "FALSE";
  parameter VF1_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF1_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF1_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF1_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF2_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF2_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF2_PM_CAP_ID = 8'h01;
  parameter [7:0] VF2_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF2_PM_CAP_VER_ID = 3'h3;
  parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF2_TPHR_CAP_ENABLE = "FALSE";
  parameter VF2_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF2_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF2_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF2_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF3_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF3_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF3_PM_CAP_ID = 8'h01;
  parameter [7:0] VF3_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF3_PM_CAP_VER_ID = 3'h3;
  parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF3_TPHR_CAP_ENABLE = "FALSE";
  parameter VF3_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF3_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF3_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF3_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF3_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF4_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF4_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF4_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF4_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF4_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF4_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF4_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF4_PM_CAP_ID = 8'h01;
  parameter [7:0] VF4_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF4_PM_CAP_VER_ID = 3'h3;
  parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF4_TPHR_CAP_ENABLE = "FALSE";
  parameter VF4_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF4_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF4_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF4_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF4_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF4_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF5_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF5_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF5_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF5_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF5_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF5_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF5_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF5_PM_CAP_ID = 8'h01;
  parameter [7:0] VF5_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF5_PM_CAP_VER_ID = 3'h3;
  parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF5_TPHR_CAP_ENABLE = "FALSE";
  parameter VF5_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF5_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF5_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF5_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF5_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF5_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF6_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF6_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF6_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF6_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF6_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF6_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF6_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF6_PM_CAP_ID = 8'h01;
  parameter [7:0] VF6_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF6_PM_CAP_VER_ID = 3'h3;
  parameter VF6_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF6_TPHR_CAP_ENABLE = "FALSE";
  parameter VF6_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF6_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF6_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF6_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF6_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF6_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF7_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF7_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF7_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF7_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF7_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF7_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF7_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF7_PM_CAP_ID = 8'h01;
  parameter [7:0] VF7_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF7_PM_CAP_VER_ID = 3'h3;
  parameter VF7_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF7_TPHR_CAP_ENABLE = "FALSE";
  parameter VF7_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF7_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF7_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF7_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF7_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF7_TPHR_CAP_VER = 4'h1;
   output CFGERRCOROUT;
   output CFGERRFATALOUT;
   output CFGERRNONFATALOUT;
   output CFGEXTREADRECEIVED;
   output CFGEXTWRITERECEIVED;
   output CFGHOTRESETOUT;
   output CFGINTERRUPTMSIFAIL;
   output CFGINTERRUPTMSIMASKUPDATE;
   output CFGINTERRUPTMSISENT;
   output CFGINTERRUPTMSIXFAIL;
   output CFGINTERRUPTMSIXSENT;
   output CFGINTERRUPTSENT;
   output CFGLOCALERROR;
   output CFGLTRENABLE;
   output CFGMGMTREADWRITEDONE;
   output CFGMSGRECEIVED;
   output CFGMSGTRANSMITDONE;
   output CFGPERFUNCTIONUPDATEDONE;
   output CFGPHYLINKDOWN;
   output CFGPLSTATUSCHANGE;
   output CFGPOWERSTATECHANGEINTERRUPT;
   output CFGTPHSTTREADENABLE;
   output CFGTPHSTTWRITEENABLE;
   output CONFMCAPDESIGNSWITCH;
   output CONFMCAPEOS;
   output CONFMCAPINUSEBYPCIE;
   output CONFREQREADY;
   output CONFRESPVALID;
   output DBGMCAPCSB;
   output DBGMCAPEOS;
   output DBGMCAPERROR;
   output DBGMCAPMODE;
   output DBGMCAPRDATAVALID;
   output DBGMCAPRDWRB;
   output DBGMCAPRESET;
   output DBGPLDATABLOCKRECEIVEDAFTEREDS;
   output DBGPLGEN3FRAMINGERRORDETECTED;
   output DBGPLGEN3SYNCHEADERERRORDETECTED;
   output DRPRDY;
   output LL2LMMASTERTLPSENT0;
   output LL2LMMASTERTLPSENT1;
   output MAXISCQTLAST;
   output MAXISCQTVALID;
   output MAXISRCTLAST;
   output MAXISRCTVALID;
   output PCIEPERST0B;
   output PCIEPERST1B;
   output PCIERQSEQNUMVLD;
   output PCIERQTAGVLD;
   output PIPERX0POLARITY;
   output PIPERX1POLARITY;
   output PIPERX2POLARITY;
   output PIPERX3POLARITY;
   output PIPERX4POLARITY;
   output PIPERX5POLARITY;
   output PIPERX6POLARITY;
   output PIPERX7POLARITY;
   output PIPETX0COMPLIANCE;
   output PIPETX0DATAVALID;
   output PIPETX0DEEMPH;
   output PIPETX0ELECIDLE;
   output PIPETX0RCVRDET;
   output PIPETX0RESET;
   output PIPETX0STARTBLOCK;
   output PIPETX0SWING;
   output PIPETX1COMPLIANCE;
   output PIPETX1DATAVALID;
   output PIPETX1DEEMPH;
   output PIPETX1ELECIDLE;
   output PIPETX1RCVRDET;
   output PIPETX1RESET;
   output PIPETX1STARTBLOCK;
   output PIPETX1SWING;
   output PIPETX2COMPLIANCE;
   output PIPETX2DATAVALID;
   output PIPETX2DEEMPH;
   output PIPETX2ELECIDLE;
   output PIPETX2RCVRDET;
   output PIPETX2RESET;
   output PIPETX2STARTBLOCK;
   output PIPETX2SWING;
   output PIPETX3COMPLIANCE;
   output PIPETX3DATAVALID;
   output PIPETX3DEEMPH;
   output PIPETX3ELECIDLE;
   output PIPETX3RCVRDET;
   output PIPETX3RESET;
   output PIPETX3STARTBLOCK;
   output PIPETX3SWING;
   output PIPETX4COMPLIANCE;
   output PIPETX4DATAVALID;
   output PIPETX4DEEMPH;
   output PIPETX4ELECIDLE;
   output PIPETX4RCVRDET;
   output PIPETX4RESET;
   output PIPETX4STARTBLOCK;
   output PIPETX4SWING;
   output PIPETX5COMPLIANCE;
   output PIPETX5DATAVALID;
   output PIPETX5DEEMPH;
   output PIPETX5ELECIDLE;
   output PIPETX5RCVRDET;
   output PIPETX5RESET;
   output PIPETX5STARTBLOCK;
   output PIPETX5SWING;
   output PIPETX6COMPLIANCE;
   output PIPETX6DATAVALID;
   output PIPETX6DEEMPH;
   output PIPETX6ELECIDLE;
   output PIPETX6RCVRDET;
   output PIPETX6RESET;
   output PIPETX6STARTBLOCK;
   output PIPETX6SWING;
   output PIPETX7COMPLIANCE;
   output PIPETX7DATAVALID;
   output PIPETX7DEEMPH;
   output PIPETX7ELECIDLE;
   output PIPETX7RCVRDET;
   output PIPETX7RESET;
   output PIPETX7STARTBLOCK;
   output PIPETX7SWING;
   output PLEQINPROGRESS;
   output [11:0] CFGFCCPLD;
   output [11:0] CFGFCNPD;
   output [11:0] CFGFCPD;
   output [11:0] CFGFUNCTIONPOWERSTATE;
   output [11:0] CFGINTERRUPTMSIMMENABLE;
   output [11:0] CFGTPHSTMODE;
   output [143:0] MIREPLAYRAMWRITEDATA;
   output [143:0] MIREQUESTRAMWRITEDATA;
   output [15:0] CFGFUNCTIONSTATUS;
   output [15:0] CFGPERFUNCSTATUSDATA;
   output [15:0] CFGVFSTATUS;
   output [15:0] DBGDATAOUT;
   output [15:0] DRPDO;
   output [17:0] LL2LMMAXISRXTUSER;
   output [1:0] CFGLINKPOWERSTATE;
   output [1:0] CFGOBFFENABLE;
   output [1:0] CFGPHYLINKSTATUS;
   output [1:0] MIREPLAYRAMREADENABLE;
   output [1:0] MIREPLAYRAMWRITEENABLE;
   output [1:0] PCIERQTAGAV;
   output [1:0] PCIETFCNPDAV;
   output [1:0] PCIETFCNPHAV;
   output [1:0] PIPERX0EQCONTROL;
   output [1:0] PIPERX1EQCONTROL;
   output [1:0] PIPERX2EQCONTROL;
   output [1:0] PIPERX3EQCONTROL;
   output [1:0] PIPERX4EQCONTROL;
   output [1:0] PIPERX5EQCONTROL;
   output [1:0] PIPERX6EQCONTROL;
   output [1:0] PIPERX7EQCONTROL;
   output [1:0] PIPETX0CHARISK;
   output [1:0] PIPETX0EQCONTROL;
   output [1:0] PIPETX0POWERDOWN;
   output [1:0] PIPETX0RATE;
   output [1:0] PIPETX0SYNCHEADER;
   output [1:0] PIPETX1CHARISK;
   output [1:0] PIPETX1EQCONTROL;
   output [1:0] PIPETX1POWERDOWN;
   output [1:0] PIPETX1RATE;
   output [1:0] PIPETX1SYNCHEADER;
   output [1:0] PIPETX2CHARISK;
   output [1:0] PIPETX2EQCONTROL;
   output [1:0] PIPETX2POWERDOWN;
   output [1:0] PIPETX2RATE;
   output [1:0] PIPETX2SYNCHEADER;
   output [1:0] PIPETX3CHARISK;
   output [1:0] PIPETX3EQCONTROL;
   output [1:0] PIPETX3POWERDOWN;
   output [1:0] PIPETX3RATE;
   output [1:0] PIPETX3SYNCHEADER;
   output [1:0] PIPETX4CHARISK;
   output [1:0] PIPETX4EQCONTROL;
   output [1:0] PIPETX4POWERDOWN;
   output [1:0] PIPETX4RATE;
   output [1:0] PIPETX4SYNCHEADER;
   output [1:0] PIPETX5CHARISK;
   output [1:0] PIPETX5EQCONTROL;
   output [1:0] PIPETX5POWERDOWN;
   output [1:0] PIPETX5RATE;
   output [1:0] PIPETX5SYNCHEADER;
   output [1:0] PIPETX6CHARISK;
   output [1:0] PIPETX6EQCONTROL;
   output [1:0] PIPETX6POWERDOWN;
   output [1:0] PIPETX6RATE;
   output [1:0] PIPETX6SYNCHEADER;
   output [1:0] PIPETX7CHARISK;
   output [1:0] PIPETX7EQCONTROL;
   output [1:0] PIPETX7POWERDOWN;
   output [1:0] PIPETX7RATE;
   output [1:0] PIPETX7SYNCHEADER;
   output [1:0] PLEQPHASE;
   output [23:0] CFGVFPOWERSTATE;
   output [23:0] CFGVFTPHSTMODE;
   output [255:0] LL2LMMAXISRXTDATA;
   output [255:0] MAXISCQTDATA;
   output [255:0] MAXISRCTDATA;
   output [2:0] CFGCURRENTSPEED;
   output [2:0] CFGMAXPAYLOAD;
   output [2:0] CFGMAXREADREQ;
   output [2:0] PIPERX0EQPRESET;
   output [2:0] PIPERX1EQPRESET;
   output [2:0] PIPERX2EQPRESET;
   output [2:0] PIPERX3EQPRESET;
   output [2:0] PIPERX4EQPRESET;
   output [2:0] PIPERX5EQPRESET;
   output [2:0] PIPERX6EQPRESET;
   output [2:0] PIPERX7EQPRESET;
   output [2:0] PIPETX0MARGIN;
   output [2:0] PIPETX1MARGIN;
   output [2:0] PIPETX2MARGIN;
   output [2:0] PIPETX3MARGIN;
   output [2:0] PIPETX4MARGIN;
   output [2:0] PIPETX5MARGIN;
   output [2:0] PIPETX6MARGIN;
   output [2:0] PIPETX7MARGIN;
   output [31:0] CFGEXTWRITEDATA;
   output [31:0] CFGINTERRUPTMSIDATA;
   output [31:0] CFGMGMTREADDATA;
   output [31:0] CFGTPHSTTWRITEDATA;
   output [31:0] CONFRESPRDATA;
   output [31:0] DBGMCAPDATA;
   output [31:0] PIPETX0DATA;
   output [31:0] PIPETX1DATA;
   output [31:0] PIPETX2DATA;
   output [31:0] PIPETX3DATA;
   output [31:0] PIPETX4DATA;
   output [31:0] PIPETX5DATA;
   output [31:0] PIPETX6DATA;
   output [31:0] PIPETX7DATA;
   output [31:0] SPAREOUT;
   output [3:0] CFGDPASUBSTATECHANGE;
   output [3:0] CFGEXTWRITEBYTEENABLE;
   output [3:0] CFGFLRINPROCESS;
   output [3:0] CFGINTERRUPTMSIENABLE;
   output [3:0] CFGINTERRUPTMSIXENABLE;
   output [3:0] CFGINTERRUPTMSIXMASK;
   output [3:0] CFGNEGOTIATEDWIDTH;
   output [3:0] CFGRCBSTATUS;
   output [3:0] CFGTPHFUNCTIONNUM;
   output [3:0] CFGTPHREQUESTERENABLE;
   output [3:0] CFGTPHSTTWRITEBYTEVALID;
   output [3:0] LL2LMMASTERTLPSENTTLPID0;
   output [3:0] LL2LMMASTERTLPSENTTLPID1;
   output [3:0] MICOMPLETIONRAMREADENABLEL;
   output [3:0] MICOMPLETIONRAMREADENABLEU;
   output [3:0] MICOMPLETIONRAMWRITEENABLEL;
   output [3:0] MICOMPLETIONRAMWRITEENABLEU;
   output [3:0] MIREQUESTRAMREADENABLE;
   output [3:0] MIREQUESTRAMWRITEENABLE;
   output [3:0] PCIERQSEQNUM;
   output [3:0] PIPERX0EQLPTXPRESET;
   output [3:0] PIPERX1EQLPTXPRESET;
   output [3:0] PIPERX2EQLPTXPRESET;
   output [3:0] PIPERX3EQLPTXPRESET;
   output [3:0] PIPERX4EQLPTXPRESET;
   output [3:0] PIPERX5EQLPTXPRESET;
   output [3:0] PIPERX6EQLPTXPRESET;
   output [3:0] PIPERX7EQLPTXPRESET;
   output [3:0] PIPETX0EQPRESET;
   output [3:0] PIPETX1EQPRESET;
   output [3:0] PIPETX2EQPRESET;
   output [3:0] PIPETX3EQPRESET;
   output [3:0] PIPETX4EQPRESET;
   output [3:0] PIPETX5EQPRESET;
   output [3:0] PIPETX6EQPRESET;
   output [3:0] PIPETX7EQPRESET;
   output [3:0] SAXISCCTREADY;
   output [3:0] SAXISRQTREADY;
   output [4:0] CFGMSGRECEIVEDTYPE;
   output [4:0] CFGTPHSTTADDRESS;
   output [5:0] CFGLTSSMSTATE;
   output [5:0] PCIECQNPREQCOUNT;
   output [5:0] PCIERQTAG;
   output [5:0] PIPERX0EQLPLFFS;
   output [5:0] PIPERX1EQLPLFFS;
   output [5:0] PIPERX2EQLPLFFS;
   output [5:0] PIPERX3EQLPLFFS;
   output [5:0] PIPERX4EQLPLFFS;
   output [5:0] PIPERX5EQLPLFFS;
   output [5:0] PIPERX6EQLPLFFS;
   output [5:0] PIPERX7EQLPLFFS;
   output [5:0] PIPETX0EQDEEMPH;
   output [5:0] PIPETX1EQDEEMPH;
   output [5:0] PIPETX2EQDEEMPH;
   output [5:0] PIPETX3EQDEEMPH;
   output [5:0] PIPETX4EQDEEMPH;
   output [5:0] PIPETX5EQDEEMPH;
   output [5:0] PIPETX6EQDEEMPH;
   output [5:0] PIPETX7EQDEEMPH;
   output [71:0] MICOMPLETIONRAMWRITEDATAL;
   output [71:0] MICOMPLETIONRAMWRITEDATAU;
   output [74:0] MAXISRCTUSER;
   output [7:0] CFGEXTFUNCTIONNUMBER;
   output [7:0] CFGFCCPLH;
   output [7:0] CFGFCNPH;
   output [7:0] CFGFCPH;
   output [7:0] CFGINTERRUPTMSIVFENABLE;
   output [7:0] CFGINTERRUPTMSIXVFENABLE;
   output [7:0] CFGINTERRUPTMSIXVFMASK;
   output [7:0] CFGMSGRECEIVEDDATA;
   output [7:0] CFGVFFLRINPROCESS;
   output [7:0] CFGVFTPHREQUESTERENABLE;
   output [7:0] DBGPLINFERREDRXELECTRICALIDLE;
   output [7:0] LL2LMMAXISRXTVALID;
   output [7:0] LL2LMSAXISTXTREADY;
   output [7:0] MAXISCQTKEEP;
   output [7:0] MAXISRCTKEEP;
   output [84:0] MAXISCQTUSER;
   output [8:0] MIREPLAYRAMADDRESS;
   output [8:0] MIREQUESTRAMREADADDRESSA;
   output [8:0] MIREQUESTRAMREADADDRESSB;
   output [8:0] MIREQUESTRAMWRITEADDRESSA;
   output [8:0] MIREQUESTRAMWRITEADDRESSB;
   output [9:0] CFGEXTREGISTERNUMBER;
   output [9:0] MICOMPLETIONRAMREADADDRESSAL;
   output [9:0] MICOMPLETIONRAMREADADDRESSAU;
   output [9:0] MICOMPLETIONRAMREADADDRESSBL;
   output [9:0] MICOMPLETIONRAMREADADDRESSBU;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSAL;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSAU;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSBL;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSBU;
   input CFGCONFIGSPACEENABLE;
   input CFGERRCORIN;
   input CFGERRUNCORIN;
   input CFGEXTREADDATAVALID;
   input CFGHOTRESETIN;
   input CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE;
   input CFGINTERRUPTMSITPHPRESENT;
   input CFGINTERRUPTMSIXINT;
   input CFGLINKTRAININGENABLE;
   input CFGMGMTREAD;
   input CFGMGMTTYPE1CFGREGACCESS;
   input CFGMGMTWRITE;
   input CFGMSGTRANSMIT;
   input CFGPERFUNCTIONOUTPUTREQUEST;
   input CFGPOWERSTATECHANGEACK;
   input CFGREQPMTRANSITIONL23READY;
   input CFGTPHSTTREADDATAVALID;
   input CONFMCAPREQUESTBYCONF;
   input CONFREQVALID;
   input CORECLK;
   input CORECLKMICOMPLETIONRAML;
   input CORECLKMICOMPLETIONRAMU;
   input CORECLKMIREPLAYRAM;
   input CORECLKMIREQUESTRAM;
   input DBGCFGLOCALMGMTREGOVERRIDE;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input LL2LMSAXISTXTVALID;
   input MCAPCLK;
   input MCAPPERST0B;
   input MCAPPERST1B;
   input MGMTRESETN;
   input MGMTSTICKYRESETN;
   input PCIECQNPREQ;
   input PIPECLK;
   input PIPERESETN;
   input PIPERX0DATAVALID;
   input PIPERX0ELECIDLE;
   input PIPERX0EQDONE;
   input PIPERX0EQLPADAPTDONE;
   input PIPERX0EQLPLFFSSEL;
   input PIPERX0PHYSTATUS;
   input PIPERX0STARTBLOCK;
   input PIPERX0VALID;
   input PIPERX1DATAVALID;
   input PIPERX1ELECIDLE;
   input PIPERX1EQDONE;
   input PIPERX1EQLPADAPTDONE;
   input PIPERX1EQLPLFFSSEL;
   input PIPERX1PHYSTATUS;
   input PIPERX1STARTBLOCK;
   input PIPERX1VALID;
   input PIPERX2DATAVALID;
   input PIPERX2ELECIDLE;
   input PIPERX2EQDONE;
   input PIPERX2EQLPADAPTDONE;
   input PIPERX2EQLPLFFSSEL;
   input PIPERX2PHYSTATUS;
   input PIPERX2STARTBLOCK;
   input PIPERX2VALID;
   input PIPERX3DATAVALID;
   input PIPERX3ELECIDLE;
   input PIPERX3EQDONE;
   input PIPERX3EQLPADAPTDONE;
   input PIPERX3EQLPLFFSSEL;
   input PIPERX3PHYSTATUS;
   input PIPERX3STARTBLOCK;
   input PIPERX3VALID;
   input PIPERX4DATAVALID;
   input PIPERX4ELECIDLE;
   input PIPERX4EQDONE;
   input PIPERX4EQLPADAPTDONE;
   input PIPERX4EQLPLFFSSEL;
   input PIPERX4PHYSTATUS;
   input PIPERX4STARTBLOCK;
   input PIPERX4VALID;
   input PIPERX5DATAVALID;
   input PIPERX5ELECIDLE;
   input PIPERX5EQDONE;
   input PIPERX5EQLPADAPTDONE;
   input PIPERX5EQLPLFFSSEL;
   input PIPERX5PHYSTATUS;
   input PIPERX5STARTBLOCK;
   input PIPERX5VALID;
   input PIPERX6DATAVALID;
   input PIPERX6ELECIDLE;
   input PIPERX6EQDONE;
   input PIPERX6EQLPADAPTDONE;
   input PIPERX6EQLPLFFSSEL;
   input PIPERX6PHYSTATUS;
   input PIPERX6STARTBLOCK;
   input PIPERX6VALID;
   input PIPERX7DATAVALID;
   input PIPERX7ELECIDLE;
   input PIPERX7EQDONE;
   input PIPERX7EQLPADAPTDONE;
   input PIPERX7EQLPLFFSSEL;
   input PIPERX7PHYSTATUS;
   input PIPERX7STARTBLOCK;
   input PIPERX7VALID;
   input PIPETX0EQDONE;
   input PIPETX1EQDONE;
   input PIPETX2EQDONE;
   input PIPETX3EQDONE;
   input PIPETX4EQDONE;
   input PIPETX5EQDONE;
   input PIPETX6EQDONE;
   input PIPETX7EQDONE;
   input PLEQRESETEIEOSCOUNT;
   input PLGEN2UPSTREAMPREFERDEEMPH;
   input RESETN;
   input SAXISCCTLAST;
   input SAXISCCTVALID;
   input SAXISRQTLAST;
   input SAXISRQTVALID;
   input USERCLK;
   input [13:0] LL2LMSAXISTXTUSER;
   input [143:0] MICOMPLETIONRAMREADDATA;
   input [143:0] MIREPLAYRAMREADDATA;
   input [143:0] MIREQUESTRAMREADDATA;
   input [15:0] CFGDEVID;
   input [15:0] CFGSUBSYSID;
   input [15:0] CFGSUBSYSVENDID;
   input [15:0] CFGVENDID;
   input [15:0] DRPDI;
   input [17:0] PIPERX0EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX1EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX2EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX3EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX4EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX5EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX6EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX7EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPETX0EQCOEFF;
   input [17:0] PIPETX1EQCOEFF;
   input [17:0] PIPETX2EQCOEFF;
   input [17:0] PIPETX3EQCOEFF;
   input [17:0] PIPETX4EQCOEFF;
   input [17:0] PIPETX5EQCOEFF;
   input [17:0] PIPETX6EQCOEFF;
   input [17:0] PIPETX7EQCOEFF;
   input [18:0] CFGMGMTADDR;
   input [1:0] CFGINTERRUPTMSITPHTYPE;
   input [1:0] CONFREQTYPE;
   input [1:0] PIPERX0CHARISK;
   input [1:0] PIPERX0SYNCHEADER;
   input [1:0] PIPERX1CHARISK;
   input [1:0] PIPERX1SYNCHEADER;
   input [1:0] PIPERX2CHARISK;
   input [1:0] PIPERX2SYNCHEADER;
   input [1:0] PIPERX3CHARISK;
   input [1:0] PIPERX3SYNCHEADER;
   input [1:0] PIPERX4CHARISK;
   input [1:0] PIPERX4SYNCHEADER;
   input [1:0] PIPERX5CHARISK;
   input [1:0] PIPERX5SYNCHEADER;
   input [1:0] PIPERX6CHARISK;
   input [1:0] PIPERX6SYNCHEADER;
   input [1:0] PIPERX7CHARISK;
   input [1:0] PIPERX7SYNCHEADER;
   input [21:0] MAXISCQTREADY;
   input [21:0] MAXISRCTREADY;
   input [255:0] SAXISCCTDATA;
   input [255:0] SAXISRQTDATA;
   input [2:0] CFGDSFUNCTIONNUMBER;
   input [2:0] CFGFCSEL;
   input [2:0] CFGINTERRUPTMSIATTR;
   input [2:0] CFGMSGTRANSMITTYPE;
   input [2:0] CFGPERFUNCSTATUSCONTROL;
   input [2:0] PIPERX0STATUS;
   input [2:0] PIPERX1STATUS;
   input [2:0] PIPERX2STATUS;
   input [2:0] PIPERX3STATUS;
   input [2:0] PIPERX4STATUS;
   input [2:0] PIPERX5STATUS;
   input [2:0] PIPERX6STATUS;
   input [2:0] PIPERX7STATUS;
   input [31:0] CFGEXTREADDATA;
   input [31:0] CFGINTERRUPTMSIINT;
   input [31:0] CFGINTERRUPTMSIPENDINGSTATUS;
   input [31:0] CFGINTERRUPTMSIXDATA;
   input [31:0] CFGMGMTWRITEDATA;
   input [31:0] CFGMSGTRANSMITDATA;
   input [31:0] CFGTPHSTTREADDATA;
   input [31:0] CONFREQDATA;
   input [31:0] PIPERX0DATA;
   input [31:0] PIPERX1DATA;
   input [31:0] PIPERX2DATA;
   input [31:0] PIPERX3DATA;
   input [31:0] PIPERX4DATA;
   input [31:0] PIPERX5DATA;
   input [31:0] PIPERX6DATA;
   input [31:0] PIPERX7DATA;
   input [31:0] SPAREIN;
   input [32:0] SAXISCCTUSER;
   input [3:0] CFGFLRDONE;
   input [3:0] CFGINTERRUPTINT;
   input [3:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
   input [3:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM;
   input [3:0] CFGINTERRUPTMSISELECT;
   input [3:0] CFGINTERRUPTPENDING;
   input [3:0] CFGMGMTBYTEENABLE;
   input [3:0] CFGPERFUNCTIONNUMBER;
   input [3:0] CONFREQREGNUM;
   input [3:0] DBGDATASEL;
   input [3:0] LL2LMTXTLPID0;
   input [3:0] LL2LMTXTLPID1;
   input [4:0] CFGDSDEVICENUMBER;
   input [59:0] SAXISRQTUSER;
   input [5:0] PIPEEQFS;
   input [5:0] PIPEEQLF;
   input [63:0] CFGDSN;
   input [63:0] CFGINTERRUPTMSIXADDRESS;
   input [7:0] CFGDSBUSNUMBER;
   input [7:0] CFGDSPORTNUMBER;
   input [7:0] CFGREVID;
   input [7:0] CFGVFFLRDONE;
   input [7:0] SAXISCCTKEEP;
   input [7:0] SAXISRQTKEEP;
   input [8:0] CFGINTERRUPTMSITPHSTTAG;
   input [9:0] DRPADDR;
endmodule

///// component PHASER_IN ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PHASER_IN (
  COUNTERREADVAL,
  FINEOVERFLOW,
  ICLK,
  ICLKDIV,
  ISERDESRST,
  RCLK,
  COUNTERLOADEN,
  COUNTERLOADVAL,
  COUNTERREADEN,
  DIVIDERST,
  EDGEADV,
  FINEENABLE,
  FINEINC,
  FREQREFCLK,
  MEMREFCLK,
  PHASEREFCLK,
  RANKSEL,
  RST,
  SYNCIN,
  SYSCLK
);
  parameter integer CLKOUT_DIV = 4;
  parameter DQS_BIAS_MODE = "FALSE";
  parameter EN_ISERDES_RST = "FALSE";
  parameter integer FINE_DELAY = 0;
  parameter FREQ_REF_DIV = "NONE";
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real MEMREFCLK_PERIOD = 0.000;
  parameter OUTPUT_CLK_SRC = "PHASE_REF";
  parameter real PHASEREFCLK_PERIOD = 0.000;
  parameter real REFCLK_PERIOD = 0.000;
  parameter integer SEL_CLK_OFFSET = 5;
  parameter SYNC_IN_DIV_RST = "FALSE";
   output FINEOVERFLOW;
   output ICLK;
   output ICLKDIV;
   output ISERDESRST;
   output RCLK;
   output [5:0] COUNTERREADVAL;
   input COUNTERLOADEN;
   input COUNTERREADEN;
   input DIVIDERST;
   input EDGEADV;
   input FINEENABLE;
   input FINEINC;
   input FREQREFCLK;
   input MEMREFCLK;
   input PHASEREFCLK;
   input RST;
   input SYNCIN;
   input SYSCLK;
   input [1:0] RANKSEL;
   input [5:0] COUNTERLOADVAL;
endmodule

///// component PHASER_IN_PHY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PHASER_IN_PHY (
  COUNTERREADVAL,
  DQSFOUND,
  DQSOUTOFRANGE,
  FINEOVERFLOW,
  ICLK,
  ICLKDIV,
  ISERDESRST,
  PHASELOCKED,
  RCLK,
  WRENABLE,
  BURSTPENDINGPHY,
  COUNTERLOADEN,
  COUNTERLOADVAL,
  COUNTERREADEN,
  ENCALIBPHY,
  FINEENABLE,
  FINEINC,
  FREQREFCLK,
  MEMREFCLK,
  PHASEREFCLK,
  RANKSELPHY,
  RST,
  RSTDQSFIND,
  SYNCIN,
  SYSCLK
);
  parameter BURST_MODE = "FALSE";
  parameter integer CLKOUT_DIV = 4;
  parameter [0:0] DQS_AUTO_RECAL = 1'b1;
  parameter DQS_BIAS_MODE = "FALSE";
  parameter [2:0] DQS_FIND_PATTERN = 3'b001;
  parameter integer FINE_DELAY = 0;
  parameter FREQ_REF_DIV = "NONE";
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real MEMREFCLK_PERIOD = 0.000;
  parameter OUTPUT_CLK_SRC = "PHASE_REF";
  parameter real PHASEREFCLK_PERIOD = 0.000;
  parameter real REFCLK_PERIOD = 0.000;
  parameter integer SEL_CLK_OFFSET = 5;
  parameter SYNC_IN_DIV_RST = "FALSE";
  parameter WR_CYCLES = "FALSE";
   output DQSFOUND;
   output DQSOUTOFRANGE;
   output FINEOVERFLOW;
   output ICLK;
   output ICLKDIV;
   output ISERDESRST;
   output PHASELOCKED;
   output RCLK;
   output WRENABLE;
   output [5:0] COUNTERREADVAL;
   input BURSTPENDINGPHY;
   input COUNTERLOADEN;
   input COUNTERREADEN;
   input FINEENABLE;
   input FINEINC;
   input FREQREFCLK;
   input MEMREFCLK;
   input PHASEREFCLK;
   input RST;
   input RSTDQSFIND;
   input SYNCIN;
   input SYSCLK;
   input [1:0] ENCALIBPHY;
   input [1:0] RANKSELPHY;
   input [5:0] COUNTERLOADVAL;
endmodule

///// component PHASER_OUT ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PHASER_OUT (
  COARSEOVERFLOW,
  COUNTERREADVAL,
  FINEOVERFLOW,
  OCLK,
  OCLKDELAYED,
  OCLKDIV,
  OSERDESRST,
  COARSEENABLE,
  COARSEINC,
  COUNTERLOADEN,
  COUNTERLOADVAL,
  COUNTERREADEN,
  DIVIDERST,
  EDGEADV,
  FINEENABLE,
  FINEINC,
  FREQREFCLK,
  MEMREFCLK,
  PHASEREFCLK,
  RST,
  SELFINEOCLKDELAY,
  SYNCIN,
  SYSCLK
);
  parameter integer CLKOUT_DIV = 4;
  parameter COARSE_BYPASS = "FALSE";
  parameter integer COARSE_DELAY = 0;
  parameter EN_OSERDES_RST = "FALSE";
  parameter integer FINE_DELAY = 0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real MEMREFCLK_PERIOD = 0.000;
  parameter OCLKDELAY_INV = "FALSE";
  parameter integer OCLK_DELAY = 0;
  parameter OUTPUT_CLK_SRC = "PHASE_REF";
  parameter real PHASEREFCLK_PERIOD = 0.000;
  parameter [2:0] PO = 3'b000;
  parameter real REFCLK_PERIOD = 0.000;
  parameter SYNC_IN_DIV_RST = "FALSE";
   output COARSEOVERFLOW;
   output FINEOVERFLOW;
   output OCLK;
   output OCLKDELAYED;
   output OCLKDIV;
   output OSERDESRST;
   output [8:0] COUNTERREADVAL;
   input COARSEENABLE;
   input COARSEINC;
   input COUNTERLOADEN;
   input COUNTERREADEN;
   input DIVIDERST;
   input EDGEADV;
   input FINEENABLE;
   input FINEINC;
   input FREQREFCLK;
   input MEMREFCLK;
   input PHASEREFCLK;
   input RST;
   input SELFINEOCLKDELAY;
   input SYNCIN;
   input SYSCLK;
   input [8:0] COUNTERLOADVAL;
endmodule

///// component PHASER_OUT_PHY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PHASER_OUT_PHY (
  COARSEOVERFLOW,
  COUNTERREADVAL,
  CTSBUS,
  DQSBUS,
  DTSBUS,
  FINEOVERFLOW,
  OCLK,
  OCLKDELAYED,
  OCLKDIV,
  OSERDESRST,
  RDENABLE,
  BURSTPENDINGPHY,
  COARSEENABLE,
  COARSEINC,
  COUNTERLOADEN,
  COUNTERLOADVAL,
  COUNTERREADEN,
  ENCALIBPHY,
  FINEENABLE,
  FINEINC,
  FREQREFCLK,
  MEMREFCLK,
  PHASEREFCLK,
  RST,
  SELFINEOCLKDELAY,
  SYNCIN,
  SYSCLK
);
  parameter integer CLKOUT_DIV = 4;
  parameter COARSE_BYPASS = "FALSE";
  parameter integer COARSE_DELAY = 0;
  parameter DATA_CTL_N = "FALSE";
  parameter DATA_RD_CYCLES = "FALSE";
  parameter integer FINE_DELAY = 0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real MEMREFCLK_PERIOD = 0.000;
  parameter OCLKDELAY_INV = "FALSE";
  parameter integer OCLK_DELAY = 0;
  parameter OUTPUT_CLK_SRC = "PHASE_REF";
  parameter real PHASEREFCLK_PERIOD = 0.000;
  parameter [2:0] PO = 3'b000;
  parameter real REFCLK_PERIOD = 0.000;
  parameter SYNC_IN_DIV_RST = "FALSE";
   output COARSEOVERFLOW;
   output FINEOVERFLOW;
   output OCLK;
   output OCLKDELAYED;
   output OCLKDIV;
   output OSERDESRST;
   output RDENABLE;
   output [1:0] CTSBUS;
   output [1:0] DQSBUS;
   output [1:0] DTSBUS;
   output [8:0] COUNTERREADVAL;
   input BURSTPENDINGPHY;
   input COARSEENABLE;
   input COARSEINC;
   input COUNTERLOADEN;
   input COUNTERREADEN;
   input FINEENABLE;
   input FINEINC;
   input FREQREFCLK;
   input MEMREFCLK;
   input PHASEREFCLK;
   input RST;
   input SELFINEOCLKDELAY;
   input SYNCIN;
   input SYSCLK;
   input [1:0] ENCALIBPHY;
   input [8:0] COUNTERLOADVAL;
endmodule

///// component PHASER_REF ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PHASER_REF (
  LOCKED,
  CLKIN,
  PWRDWN,
  RST
);
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
   output LOCKED;
   input CLKIN;
   input PWRDWN;
   input RST;
endmodule

///// component PHY_CONTROL ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PHY_CONTROL (
  AUXOUTPUT,
  INBURSTPENDING,
  INRANKA,
  INRANKB,
  INRANKC,
  INRANKD,
  OUTBURSTPENDING,
  PCENABLECALIB,
  PHYCTLALMOSTFULL,
  PHYCTLEMPTY,
  PHYCTLFULL,
  PHYCTLREADY,
  MEMREFCLK,
  PHYCLK,
  PHYCTLMSTREMPTY,
  PHYCTLWD,
  PHYCTLWRENABLE,
  PLLLOCK,
  READCALIBENABLE,
  REFDLLLOCK,
  RESET,
  SYNCIN,
  WRITECALIBENABLE
);
  parameter integer AO_TOGGLE = 0;
  parameter [3:0] AO_WRLVL_EN = 4'b0000;
  parameter BURST_MODE = "FALSE";
  parameter integer CLK_RATIO = 1;
  parameter integer CMD_OFFSET = 0;
  parameter integer CO_DURATION = 0;
  parameter DATA_CTL_A_N = "FALSE";
  parameter DATA_CTL_B_N = "FALSE";
  parameter DATA_CTL_C_N = "FALSE";
  parameter DATA_CTL_D_N = "FALSE";
  parameter DISABLE_SEQ_MATCH = "TRUE";
  parameter integer DI_DURATION = 0;
  parameter integer DO_DURATION = 0;
  parameter integer EVENTS_DELAY = 63;
  parameter integer FOUR_WINDOW_CLOCKS = 63;
  parameter MULTI_REGION = "FALSE";
  parameter PHY_COUNT_ENABLE = "FALSE";
  parameter integer RD_CMD_OFFSET_0 = 0;
  parameter integer RD_CMD_OFFSET_1 = 00;
  parameter integer RD_CMD_OFFSET_2 = 0;
  parameter integer RD_CMD_OFFSET_3 = 0;
  parameter integer RD_DURATION_0 = 0;
  parameter integer RD_DURATION_1 = 0;
  parameter integer RD_DURATION_2 = 0;
  parameter integer RD_DURATION_3 = 0;
  parameter SYNC_MODE = "FALSE";
  parameter integer WR_CMD_OFFSET_0 = 0;
  parameter integer WR_CMD_OFFSET_1 = 0;
  parameter integer WR_CMD_OFFSET_2 = 0;
  parameter integer WR_CMD_OFFSET_3 = 0;
  parameter integer WR_DURATION_0 = 0;
  parameter integer WR_DURATION_1 = 0;
  parameter integer WR_DURATION_2 = 0;
  parameter integer WR_DURATION_3 = 0;
   output PHYCTLALMOSTFULL;
   output PHYCTLEMPTY;
   output PHYCTLFULL;
   output PHYCTLREADY;
   output [1:0] INRANKA;
   output [1:0] INRANKB;
   output [1:0] INRANKC;
   output [1:0] INRANKD;
   output [1:0] PCENABLECALIB;
   output [3:0] AUXOUTPUT;
   output [3:0] INBURSTPENDING;
   output [3:0] OUTBURSTPENDING;
   input MEMREFCLK;
   input PHYCLK;
   input PHYCTLMSTREMPTY;
   input PHYCTLWRENABLE;
   input PLLLOCK;
   input READCALIBENABLE;
   input REFDLLLOCK;
   input RESET;
   input SYNCIN;
   input WRITECALIBENABLE;
   input [31:0] PHYCTLWD;
endmodule

///// component PLLE2_ADV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLLE2_ADV (
  CLKFBOUT,
  CLKOUT0,
  CLKOUT1,
  CLKOUT2,
  CLKOUT3,
  CLKOUT4,
  CLKOUT5,
  DO,
  DRDY,
  LOCKED,
  CLKFBIN,
  CLKIN1,
  CLKIN2,
  CLKINSEL,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PWRDWN,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter integer CLKFBOUT_MULT = 5;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKIN2_PERIOD = 0.000;
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter real CLKOUT2_PHASE = 0.000;
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter real CLKOUT3_PHASE = 0.000;
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter real CLKOUT4_PHASE = 0.000;
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter real CLKOUT5_PHASE = 0.000;
  parameter COMPENSATION = "ZHOLD";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter [0:0] IS_CLKINSEL_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REF_JITTER1 = 0.010;
  parameter real REF_JITTER2 = 0.010;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKOUT0;
   output CLKOUT1;
   output CLKOUT2;
   output CLKOUT3;
   output CLKOUT4;
   output CLKOUT5;
   output DRDY;
   output LOCKED;
   output [15:0] DO;
   input CLKFBIN;
   input CLKIN1;
   input CLKIN2;
   input CLKINSEL;
   input DCLK;
   input DEN;
   input DWE;
   input PWRDWN;
   input RST;
   input [15:0] DI;
   input [6:0] DADDR;
endmodule

///// component PLLE2_BASE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLLE2_BASE (
  CLKFBOUT,
  CLKOUT0,
  CLKOUT1,
  CLKOUT2,
  CLKOUT3,
  CLKOUT4,
  CLKOUT5,
  LOCKED,
  CLKFBIN,
  CLKIN1,
  PWRDWN,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter integer CLKFBOUT_MULT = 5;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN1_PERIOD = 0.000;
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter real CLKOUT2_PHASE = 0.000;
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter real CLKOUT3_PHASE = 0.000;
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter real CLKOUT4_PHASE = 0.000;
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter real CLKOUT5_PHASE = 0.000;
  parameter integer DIVCLK_DIVIDE = 1;
  parameter real REF_JITTER1 = 0.010;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKOUT0;
   output CLKOUT1;
   output CLKOUT2;
   output CLKOUT3;
   output CLKOUT4;
   output CLKOUT5;
   output LOCKED;
   input CLKFBIN;
   input CLKIN1;
   input PWRDWN;
   input RST;
endmodule

///// component PLLE3_ADV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLLE3_ADV (
  CLKFBOUT,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUTPHY,
  DO,
  DRDY,
  LOCKED,
  CLKFBIN,
  CLKIN,
  CLKOUTPHYEN,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PWRDWN,
  RST
);
  parameter integer CLKFBOUT_MULT = 5;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN_PERIOD = 0.000;
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter CLKOUTPHY_MODE = "VCO_2X";
  parameter COMPENSATION = "AUTO";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REF_JITTER = 0.010;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUTPHY;
   output DRDY;
   output LOCKED;
   output [15:0] DO;
   input CLKFBIN;
   input CLKIN;
   input CLKOUTPHYEN;
   input DCLK;
   input DEN;
   input DWE;
   input PWRDWN;
   input RST;
   input [15:0] DI;
   input [6:0] DADDR;
endmodule

///// component PLLE3_BASE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLLE3_BASE (
  CLKFBOUT,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUTPHY,
  LOCKED,
  CLKFBIN,
  CLKIN,
  CLKOUTPHYEN,
  PWRDWN,
  RST
);
  parameter integer CLKFBOUT_MULT = 5;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN_PERIOD = 0.000;
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter CLKOUTPHY_MODE = "VCO_2X";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REF_JITTER = 0.010;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUTPHY;
   output LOCKED;
   input CLKFBIN;
   input CLKIN;
   input CLKOUTPHYEN;
   input PWRDWN;
   input RST;
endmodule

///// component PLLE4_ADV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLLE4_ADV (
  CLKFBOUT,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUTPHY,
  DO,
  DRDY,
  LOCKED,
  CLKFBIN,
  CLKIN,
  CLKOUTPHYEN,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PWRDWN,
  RST
);
  parameter integer CLKFBOUT_MULT = 5;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN_PERIOD = 0.000;
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter CLKOUTPHY_MODE = "VCO_2X";
  parameter COMPENSATION = "AUTO";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REF_JITTER = 0.010;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUTPHY;
   output DRDY;
   output LOCKED;
   output [15:0] DO;
   input CLKFBIN;
   input CLKIN;
   input CLKOUTPHYEN;
   input DCLK;
   input DEN;
   input DWE;
   input PWRDWN;
   input RST;
   input [15:0] DI;
   input [6:0] DADDR;
endmodule

///// component PLLE4_BASE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLLE4_BASE (
  CLKFBOUT,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUTPHY,
  LOCKED,
  CLKFBIN,
  CLKIN,
  CLKOUTPHYEN,
  PWRDWN,
  RST
);
  parameter integer CLKFBOUT_MULT = 5;
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN_PERIOD = 0.000;
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter real CLKOUT1_PHASE = 0.000;
  parameter CLKOUTPHY_MODE = "VCO_2X";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REF_JITTER = 0.010;
  parameter STARTUP_WAIT = "FALSE";
   output CLKFBOUT;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUTPHY;
   output LOCKED;
   input CLKFBIN;
   input CLKIN;
   input CLKOUTPHYEN;
   input PWRDWN;
   input RST;
endmodule

///// component PLL_ADV ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLL_ADV (
  CLKFBDCM,
  CLKFBOUT,
  CLKOUT0,
  CLKOUT1,
  CLKOUT2,
  CLKOUT3,
  CLKOUT4,
  CLKOUT5,
  CLKOUTDCM0,
  CLKOUTDCM1,
  CLKOUTDCM2,
  CLKOUTDCM3,
  CLKOUTDCM4,
  CLKOUTDCM5,
  DO,
  DRDY,
  LOCKED,
  CLKFBIN,
  CLKIN1,
  CLKIN2,
  CLKINSEL,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  REL,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter CLKFBOUT_DESKEW_ADJUST = "NONE";
  parameter integer CLKFBOUT_MULT = 1;
  parameter real CLKFBOUT_PHASE = 0.0;
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKIN2_PERIOD = 0.000;
  parameter CLKOUT0_DESKEW_ADJUST = "NONE";
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter real CLKOUT0_DUTY_CYCLE = 0.5;
  parameter real CLKOUT0_PHASE = 0.0;
  parameter CLKOUT1_DESKEW_ADJUST = "NONE";
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.5;
  parameter real CLKOUT1_PHASE = 0.0;
  parameter CLKOUT2_DESKEW_ADJUST = "NONE";
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.5;
  parameter real CLKOUT2_PHASE = 0.0;
  parameter CLKOUT3_DESKEW_ADJUST = "NONE";
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.5;
  parameter real CLKOUT3_PHASE = 0.0;
  parameter CLKOUT4_DESKEW_ADJUST = "NONE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.5;
  parameter real CLKOUT4_PHASE = 0.0;
  parameter CLKOUT5_DESKEW_ADJUST = "NONE";
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.5;
  parameter real CLKOUT5_PHASE = 0.0;
  parameter CLK_FEEDBACK = "CLKFBOUT";
  parameter COMPENSATION = "SYSTEM_SYNCHRONOUS";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter EN_REL = "FALSE";
  parameter PLL_PMCD_MODE = "FALSE";
  parameter real REF_JITTER = 0.100;
  parameter RESET_ON_LOSS_OF_LOCK = "FALSE";
  parameter RST_DEASSERT_CLK = "CLKIN1";
  parameter SIM_DEVICE = "VIRTEX5";
  output CLKFBDCM;
  output CLKFBOUT;
  output CLKOUT0;
  output CLKOUT1;
  output CLKOUT2;
  output CLKOUT3;
  output CLKOUT4;
  output CLKOUT5;
  output CLKOUTDCM0;
  output CLKOUTDCM1;
  output CLKOUTDCM2;
  output CLKOUTDCM3;
  output CLKOUTDCM4;
  output CLKOUTDCM5;
  output DRDY;
  output LOCKED;
  output [15:0] DO;
  input CLKFBIN;
  input CLKIN1;
  input CLKIN2;
  input CLKINSEL;
  input DCLK;
  input DEN;
  input DWE;
  input REL;
  input RST;
  input [15:0] DI;
  input [4:0] DADDR;
endmodule

///// component PLL_BASE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLL_BASE (
  CLKFBOUT,
  CLKOUT0,
  CLKOUT1,
  CLKOUT2,
  CLKOUT3,
  CLKOUT4,
  CLKOUT5,
  LOCKED,
  CLKFBIN,
  CLKIN,
  RST
);
  parameter BANDWIDTH = "OPTIMIZED";
  parameter integer CLKFBOUT_MULT = 1;
  parameter real CLKFBOUT_PHASE = 0.0;
  parameter real CLKIN_PERIOD = 0.000;
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter real CLKOUT0_DUTY_CYCLE = 0.5;
  parameter real CLKOUT0_PHASE = 0.0;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter real CLKOUT1_DUTY_CYCLE = 0.5;
  parameter real CLKOUT1_PHASE = 0.0;
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter real CLKOUT2_DUTY_CYCLE = 0.5;
  parameter real CLKOUT2_PHASE = 0.0;
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter real CLKOUT3_DUTY_CYCLE = 0.5;
  parameter real CLKOUT3_PHASE = 0.0;
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter real CLKOUT4_DUTY_CYCLE = 0.5;
  parameter real CLKOUT4_PHASE = 0.0;
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter real CLKOUT5_DUTY_CYCLE = 0.5;
  parameter real CLKOUT5_PHASE = 0.0;
  parameter CLK_FEEDBACK = "CLKFBOUT";
  parameter COMPENSATION = "SYSTEM_SYNCHRONOUS";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter real REF_JITTER = 0.100;
  parameter RESET_ON_LOSS_OF_LOCK = "FALSE";
   output CLKFBOUT;
   output CLKOUT0;
   output CLKOUT1;
   output CLKOUT2;
   output CLKOUT3;
   output CLKOUT4;
   output CLKOUT5;
   output LOCKED;
   input CLKFBIN;
   input CLKIN;
   input RST;
endmodule

///// component PS7 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PS7 (
  DMA0DATYPE,
  DMA0DAVALID,
  DMA0DRREADY,
  DMA0RSTN,
  DMA1DATYPE,
  DMA1DAVALID,
  DMA1DRREADY,
  DMA1RSTN,
  DMA2DATYPE,
  DMA2DAVALID,
  DMA2DRREADY,
  DMA2RSTN,
  DMA3DATYPE,
  DMA3DAVALID,
  DMA3DRREADY,
  DMA3RSTN,
  EMIOCAN0PHYTX,
  EMIOCAN1PHYTX,
  EMIOENET0GMIITXD,
  EMIOENET0GMIITXEN,
  EMIOENET0GMIITXER,
  EMIOENET0MDIOMDC,
  EMIOENET0MDIOO,
  EMIOENET0MDIOTN,
  EMIOENET0PTPDELAYREQRX,
  EMIOENET0PTPDELAYREQTX,
  EMIOENET0PTPPDELAYREQRX,
  EMIOENET0PTPPDELAYREQTX,
  EMIOENET0PTPPDELAYRESPRX,
  EMIOENET0PTPPDELAYRESPTX,
  EMIOENET0PTPSYNCFRAMERX,
  EMIOENET0PTPSYNCFRAMETX,
  EMIOENET0SOFRX,
  EMIOENET0SOFTX,
  EMIOENET1GMIITXD,
  EMIOENET1GMIITXEN,
  EMIOENET1GMIITXER,
  EMIOENET1MDIOMDC,
  EMIOENET1MDIOO,
  EMIOENET1MDIOTN,
  EMIOENET1PTPDELAYREQRX,
  EMIOENET1PTPDELAYREQTX,
  EMIOENET1PTPPDELAYREQRX,
  EMIOENET1PTPPDELAYREQTX,
  EMIOENET1PTPPDELAYRESPRX,
  EMIOENET1PTPPDELAYRESPTX,
  EMIOENET1PTPSYNCFRAMERX,
  EMIOENET1PTPSYNCFRAMETX,
  EMIOENET1SOFRX,
  EMIOENET1SOFTX,
  EMIOGPIOO,
  EMIOGPIOTN,
  EMIOI2C0SCLO,
  EMIOI2C0SCLTN,
  EMIOI2C0SDAO,
  EMIOI2C0SDATN,
  EMIOI2C1SCLO,
  EMIOI2C1SCLTN,
  EMIOI2C1SDAO,
  EMIOI2C1SDATN,
  EMIOPJTAGTDO,
  EMIOPJTAGTDTN,
  EMIOSDIO0BUSPOW,
  EMIOSDIO0BUSVOLT,
  EMIOSDIO0CLK,
  EMIOSDIO0CMDO,
  EMIOSDIO0CMDTN,
  EMIOSDIO0DATAO,
  EMIOSDIO0DATATN,
  EMIOSDIO0LED,
  EMIOSDIO1BUSPOW,
  EMIOSDIO1BUSVOLT,
  EMIOSDIO1CLK,
  EMIOSDIO1CMDO,
  EMIOSDIO1CMDTN,
  EMIOSDIO1DATAO,
  EMIOSDIO1DATATN,
  EMIOSDIO1LED,
  EMIOSPI0MO,
  EMIOSPI0MOTN,
  EMIOSPI0SCLKO,
  EMIOSPI0SCLKTN,
  EMIOSPI0SO,
  EMIOSPI0SSNTN,
  EMIOSPI0SSON,
  EMIOSPI0STN,
  EMIOSPI1MO,
  EMIOSPI1MOTN,
  EMIOSPI1SCLKO,
  EMIOSPI1SCLKTN,
  EMIOSPI1SO,
  EMIOSPI1SSNTN,
  EMIOSPI1SSON,
  EMIOSPI1STN,
  EMIOTRACECTL,
  EMIOTRACEDATA,
  EMIOTTC0WAVEO,
  EMIOTTC1WAVEO,
  EMIOUART0DTRN,
  EMIOUART0RTSN,
  EMIOUART0TX,
  EMIOUART1DTRN,
  EMIOUART1RTSN,
  EMIOUART1TX,
  EMIOUSB0PORTINDCTL,
  EMIOUSB0VBUSPWRSELECT,
  EMIOUSB1PORTINDCTL,
  EMIOUSB1VBUSPWRSELECT,
  EMIOWDTRSTO,
  EVENTEVENTO,
  EVENTSTANDBYWFE,
  EVENTSTANDBYWFI,
  FCLKCLK,
  FCLKRESETN,
  FTMTF2PTRIGACK,
  FTMTP2FDEBUG,
  FTMTP2FTRIG,
  IRQP2F,
  MAXIGP0ARADDR,
  MAXIGP0ARBURST,
  MAXIGP0ARCACHE,
  MAXIGP0ARESETN,
  MAXIGP0ARID,
  MAXIGP0ARLEN,
  MAXIGP0ARLOCK,
  MAXIGP0ARPROT,
  MAXIGP0ARQOS,
  MAXIGP0ARSIZE,
  MAXIGP0ARVALID,
  MAXIGP0AWADDR,
  MAXIGP0AWBURST,
  MAXIGP0AWCACHE,
  MAXIGP0AWID,
  MAXIGP0AWLEN,
  MAXIGP0AWLOCK,
  MAXIGP0AWPROT,
  MAXIGP0AWQOS,
  MAXIGP0AWSIZE,
  MAXIGP0AWVALID,
  MAXIGP0BREADY,
  MAXIGP0RREADY,
  MAXIGP0WDATA,
  MAXIGP0WID,
  MAXIGP0WLAST,
  MAXIGP0WSTRB,
  MAXIGP0WVALID,
  MAXIGP1ARADDR,
  MAXIGP1ARBURST,
  MAXIGP1ARCACHE,
  MAXIGP1ARESETN,
  MAXIGP1ARID,
  MAXIGP1ARLEN,
  MAXIGP1ARLOCK,
  MAXIGP1ARPROT,
  MAXIGP1ARQOS,
  MAXIGP1ARSIZE,
  MAXIGP1ARVALID,
  MAXIGP1AWADDR,
  MAXIGP1AWBURST,
  MAXIGP1AWCACHE,
  MAXIGP1AWID,
  MAXIGP1AWLEN,
  MAXIGP1AWLOCK,
  MAXIGP1AWPROT,
  MAXIGP1AWQOS,
  MAXIGP1AWSIZE,
  MAXIGP1AWVALID,
  MAXIGP1BREADY,
  MAXIGP1RREADY,
  MAXIGP1WDATA,
  MAXIGP1WID,
  MAXIGP1WLAST,
  MAXIGP1WSTRB,
  MAXIGP1WVALID,
  SAXIACPARESETN,
  SAXIACPARREADY,
  SAXIACPAWREADY,
  SAXIACPBID,
  SAXIACPBRESP,
  SAXIACPBVALID,
  SAXIACPRDATA,
  SAXIACPRID,
  SAXIACPRLAST,
  SAXIACPRRESP,
  SAXIACPRVALID,
  SAXIACPWREADY,
  SAXIGP0ARESETN,
  SAXIGP0ARREADY,
  SAXIGP0AWREADY,
  SAXIGP0BID,
  SAXIGP0BRESP,
  SAXIGP0BVALID,
  SAXIGP0RDATA,
  SAXIGP0RID,
  SAXIGP0RLAST,
  SAXIGP0RRESP,
  SAXIGP0RVALID,
  SAXIGP0WREADY,
  SAXIGP1ARESETN,
  SAXIGP1ARREADY,
  SAXIGP1AWREADY,
  SAXIGP1BID,
  SAXIGP1BRESP,
  SAXIGP1BVALID,
  SAXIGP1RDATA,
  SAXIGP1RID,
  SAXIGP1RLAST,
  SAXIGP1RRESP,
  SAXIGP1RVALID,
  SAXIGP1WREADY,
  SAXIHP0ARESETN,
  SAXIHP0ARREADY,
  SAXIHP0AWREADY,
  SAXIHP0BID,
  SAXIHP0BRESP,
  SAXIHP0BVALID,
  SAXIHP0RACOUNT,
  SAXIHP0RCOUNT,
  SAXIHP0RDATA,
  SAXIHP0RID,
  SAXIHP0RLAST,
  SAXIHP0RRESP,
  SAXIHP0RVALID,
  SAXIHP0WACOUNT,
  SAXIHP0WCOUNT,
  SAXIHP0WREADY,
  SAXIHP1ARESETN,
  SAXIHP1ARREADY,
  SAXIHP1AWREADY,
  SAXIHP1BID,
  SAXIHP1BRESP,
  SAXIHP1BVALID,
  SAXIHP1RACOUNT,
  SAXIHP1RCOUNT,
  SAXIHP1RDATA,
  SAXIHP1RID,
  SAXIHP1RLAST,
  SAXIHP1RRESP,
  SAXIHP1RVALID,
  SAXIHP1WACOUNT,
  SAXIHP1WCOUNT,
  SAXIHP1WREADY,
  SAXIHP2ARESETN,
  SAXIHP2ARREADY,
  SAXIHP2AWREADY,
  SAXIHP2BID,
  SAXIHP2BRESP,
  SAXIHP2BVALID,
  SAXIHP2RACOUNT,
  SAXIHP2RCOUNT,
  SAXIHP2RDATA,
  SAXIHP2RID,
  SAXIHP2RLAST,
  SAXIHP2RRESP,
  SAXIHP2RVALID,
  SAXIHP2WACOUNT,
  SAXIHP2WCOUNT,
  SAXIHP2WREADY,
  SAXIHP3ARESETN,
  SAXIHP3ARREADY,
  SAXIHP3AWREADY,
  SAXIHP3BID,
  SAXIHP3BRESP,
  SAXIHP3BVALID,
  SAXIHP3RACOUNT,
  SAXIHP3RCOUNT,
  SAXIHP3RDATA,
  SAXIHP3RID,
  SAXIHP3RLAST,
  SAXIHP3RRESP,
  SAXIHP3RVALID,
  SAXIHP3WACOUNT,
  SAXIHP3WCOUNT,
  SAXIHP3WREADY,
  DDRA,
  DDRBA,
  DDRCASB,
  DDRCKE,
  DDRCKN,
  DDRCKP,
  DDRCSB,
  DDRDM,
  DDRDQ,
  DDRDQSN,
  DDRDQSP,
  DDRDRSTB,
  DDRODT,
  DDRRASB,
  DDRVRN,
  DDRVRP,
  DDRWEB,
  MIO,
  PSCLK,
  PSPORB,
  PSSRSTB,
  DDRARB,
  DMA0ACLK,
  DMA0DAREADY,
  DMA0DRLAST,
  DMA0DRTYPE,
  DMA0DRVALID,
  DMA1ACLK,
  DMA1DAREADY,
  DMA1DRLAST,
  DMA1DRTYPE,
  DMA1DRVALID,
  DMA2ACLK,
  DMA2DAREADY,
  DMA2DRLAST,
  DMA2DRTYPE,
  DMA2DRVALID,
  DMA3ACLK,
  DMA3DAREADY,
  DMA3DRLAST,
  DMA3DRTYPE,
  DMA3DRVALID,
  EMIOCAN0PHYRX,
  EMIOCAN1PHYRX,
  EMIOENET0EXTINTIN,
  EMIOENET0GMIICOL,
  EMIOENET0GMIICRS,
  EMIOENET0GMIIRXCLK,
  EMIOENET0GMIIRXD,
  EMIOENET0GMIIRXDV,
  EMIOENET0GMIIRXER,
  EMIOENET0GMIITXCLK,
  EMIOENET0MDIOI,
  EMIOENET1EXTINTIN,
  EMIOENET1GMIICOL,
  EMIOENET1GMIICRS,
  EMIOENET1GMIIRXCLK,
  EMIOENET1GMIIRXD,
  EMIOENET1GMIIRXDV,
  EMIOENET1GMIIRXER,
  EMIOENET1GMIITXCLK,
  EMIOENET1MDIOI,
  EMIOGPIOI,
  EMIOI2C0SCLI,
  EMIOI2C0SDAI,
  EMIOI2C1SCLI,
  EMIOI2C1SDAI,
  EMIOPJTAGTCK,
  EMIOPJTAGTDI,
  EMIOPJTAGTMS,
  EMIOSDIO0CDN,
  EMIOSDIO0CLKFB,
  EMIOSDIO0CMDI,
  EMIOSDIO0DATAI,
  EMIOSDIO0WP,
  EMIOSDIO1CDN,
  EMIOSDIO1CLKFB,
  EMIOSDIO1CMDI,
  EMIOSDIO1DATAI,
  EMIOSDIO1WP,
  EMIOSPI0MI,
  EMIOSPI0SCLKI,
  EMIOSPI0SI,
  EMIOSPI0SSIN,
  EMIOSPI1MI,
  EMIOSPI1SCLKI,
  EMIOSPI1SI,
  EMIOSPI1SSIN,
  EMIOSRAMINTIN,
  EMIOTRACECLK,
  EMIOTTC0CLKI,
  EMIOTTC1CLKI,
  EMIOUART0CTSN,
  EMIOUART0DCDN,
  EMIOUART0DSRN,
  EMIOUART0RIN,
  EMIOUART0RX,
  EMIOUART1CTSN,
  EMIOUART1DCDN,
  EMIOUART1DSRN,
  EMIOUART1RIN,
  EMIOUART1RX,
  EMIOUSB0VBUSPWRFAULT,
  EMIOUSB1VBUSPWRFAULT,
  EMIOWDTCLKI,
  EVENTEVENTI,
  FCLKCLKTRIGN,
  FPGAIDLEN,
  FTMDTRACEINATID,
  FTMDTRACEINCLOCK,
  FTMDTRACEINDATA,
  FTMDTRACEINVALID,
  FTMTF2PDEBUG,
  FTMTF2PTRIG,
  FTMTP2FTRIGACK,
  IRQF2P,
  MAXIGP0ACLK,
  MAXIGP0ARREADY,
  MAXIGP0AWREADY,
  MAXIGP0BID,
  MAXIGP0BRESP,
  MAXIGP0BVALID,
  MAXIGP0RDATA,
  MAXIGP0RID,
  MAXIGP0RLAST,
  MAXIGP0RRESP,
  MAXIGP0RVALID,
  MAXIGP0WREADY,
  MAXIGP1ACLK,
  MAXIGP1ARREADY,
  MAXIGP1AWREADY,
  MAXIGP1BID,
  MAXIGP1BRESP,
  MAXIGP1BVALID,
  MAXIGP1RDATA,
  MAXIGP1RID,
  MAXIGP1RLAST,
  MAXIGP1RRESP,
  MAXIGP1RVALID,
  MAXIGP1WREADY,
  SAXIACPACLK,
  SAXIACPARADDR,
  SAXIACPARBURST,
  SAXIACPARCACHE,
  SAXIACPARID,
  SAXIACPARLEN,
  SAXIACPARLOCK,
  SAXIACPARPROT,
  SAXIACPARQOS,
  SAXIACPARSIZE,
  SAXIACPARUSER,
  SAXIACPARVALID,
  SAXIACPAWADDR,
  SAXIACPAWBURST,
  SAXIACPAWCACHE,
  SAXIACPAWID,
  SAXIACPAWLEN,
  SAXIACPAWLOCK,
  SAXIACPAWPROT,
  SAXIACPAWQOS,
  SAXIACPAWSIZE,
  SAXIACPAWUSER,
  SAXIACPAWVALID,
  SAXIACPBREADY,
  SAXIACPRREADY,
  SAXIACPWDATA,
  SAXIACPWID,
  SAXIACPWLAST,
  SAXIACPWSTRB,
  SAXIACPWVALID,
  SAXIGP0ACLK,
  SAXIGP0ARADDR,
  SAXIGP0ARBURST,
  SAXIGP0ARCACHE,
  SAXIGP0ARID,
  SAXIGP0ARLEN,
  SAXIGP0ARLOCK,
  SAXIGP0ARPROT,
  SAXIGP0ARQOS,
  SAXIGP0ARSIZE,
  SAXIGP0ARVALID,
  SAXIGP0AWADDR,
  SAXIGP0AWBURST,
  SAXIGP0AWCACHE,
  SAXIGP0AWID,
  SAXIGP0AWLEN,
  SAXIGP0AWLOCK,
  SAXIGP0AWPROT,
  SAXIGP0AWQOS,
  SAXIGP0AWSIZE,
  SAXIGP0AWVALID,
  SAXIGP0BREADY,
  SAXIGP0RREADY,
  SAXIGP0WDATA,
  SAXIGP0WID,
  SAXIGP0WLAST,
  SAXIGP0WSTRB,
  SAXIGP0WVALID,
  SAXIGP1ACLK,
  SAXIGP1ARADDR,
  SAXIGP1ARBURST,
  SAXIGP1ARCACHE,
  SAXIGP1ARID,
  SAXIGP1ARLEN,
  SAXIGP1ARLOCK,
  SAXIGP1ARPROT,
  SAXIGP1ARQOS,
  SAXIGP1ARSIZE,
  SAXIGP1ARVALID,
  SAXIGP1AWADDR,
  SAXIGP1AWBURST,
  SAXIGP1AWCACHE,
  SAXIGP1AWID,
  SAXIGP1AWLEN,
  SAXIGP1AWLOCK,
  SAXIGP1AWPROT,
  SAXIGP1AWQOS,
  SAXIGP1AWSIZE,
  SAXIGP1AWVALID,
  SAXIGP1BREADY,
  SAXIGP1RREADY,
  SAXIGP1WDATA,
  SAXIGP1WID,
  SAXIGP1WLAST,
  SAXIGP1WSTRB,
  SAXIGP1WVALID,
  SAXIHP0ACLK,
  SAXIHP0ARADDR,
  SAXIHP0ARBURST,
  SAXIHP0ARCACHE,
  SAXIHP0ARID,
  SAXIHP0ARLEN,
  SAXIHP0ARLOCK,
  SAXIHP0ARPROT,
  SAXIHP0ARQOS,
  SAXIHP0ARSIZE,
  SAXIHP0ARVALID,
  SAXIHP0AWADDR,
  SAXIHP0AWBURST,
  SAXIHP0AWCACHE,
  SAXIHP0AWID,
  SAXIHP0AWLEN,
  SAXIHP0AWLOCK,
  SAXIHP0AWPROT,
  SAXIHP0AWQOS,
  SAXIHP0AWSIZE,
  SAXIHP0AWVALID,
  SAXIHP0BREADY,
  SAXIHP0RDISSUECAP1EN,
  SAXIHP0RREADY,
  SAXIHP0WDATA,
  SAXIHP0WID,
  SAXIHP0WLAST,
  SAXIHP0WRISSUECAP1EN,
  SAXIHP0WSTRB,
  SAXIHP0WVALID,
  SAXIHP1ACLK,
  SAXIHP1ARADDR,
  SAXIHP1ARBURST,
  SAXIHP1ARCACHE,
  SAXIHP1ARID,
  SAXIHP1ARLEN,
  SAXIHP1ARLOCK,
  SAXIHP1ARPROT,
  SAXIHP1ARQOS,
  SAXIHP1ARSIZE,
  SAXIHP1ARVALID,
  SAXIHP1AWADDR,
  SAXIHP1AWBURST,
  SAXIHP1AWCACHE,
  SAXIHP1AWID,
  SAXIHP1AWLEN,
  SAXIHP1AWLOCK,
  SAXIHP1AWPROT,
  SAXIHP1AWQOS,
  SAXIHP1AWSIZE,
  SAXIHP1AWVALID,
  SAXIHP1BREADY,
  SAXIHP1RDISSUECAP1EN,
  SAXIHP1RREADY,
  SAXIHP1WDATA,
  SAXIHP1WID,
  SAXIHP1WLAST,
  SAXIHP1WRISSUECAP1EN,
  SAXIHP1WSTRB,
  SAXIHP1WVALID,
  SAXIHP2ACLK,
  SAXIHP2ARADDR,
  SAXIHP2ARBURST,
  SAXIHP2ARCACHE,
  SAXIHP2ARID,
  SAXIHP2ARLEN,
  SAXIHP2ARLOCK,
  SAXIHP2ARPROT,
  SAXIHP2ARQOS,
  SAXIHP2ARSIZE,
  SAXIHP2ARVALID,
  SAXIHP2AWADDR,
  SAXIHP2AWBURST,
  SAXIHP2AWCACHE,
  SAXIHP2AWID,
  SAXIHP2AWLEN,
  SAXIHP2AWLOCK,
  SAXIHP2AWPROT,
  SAXIHP2AWQOS,
  SAXIHP2AWSIZE,
  SAXIHP2AWVALID,
  SAXIHP2BREADY,
  SAXIHP2RDISSUECAP1EN,
  SAXIHP2RREADY,
  SAXIHP2WDATA,
  SAXIHP2WID,
  SAXIHP2WLAST,
  SAXIHP2WRISSUECAP1EN,
  SAXIHP2WSTRB,
  SAXIHP2WVALID,
  SAXIHP3ACLK,
  SAXIHP3ARADDR,
  SAXIHP3ARBURST,
  SAXIHP3ARCACHE,
  SAXIHP3ARID,
  SAXIHP3ARLEN,
  SAXIHP3ARLOCK,
  SAXIHP3ARPROT,
  SAXIHP3ARQOS,
  SAXIHP3ARSIZE,
  SAXIHP3ARVALID,
  SAXIHP3AWADDR,
  SAXIHP3AWBURST,
  SAXIHP3AWCACHE,
  SAXIHP3AWID,
  SAXIHP3AWLEN,
  SAXIHP3AWLOCK,
  SAXIHP3AWPROT,
  SAXIHP3AWQOS,
  SAXIHP3AWSIZE,
  SAXIHP3AWVALID,
  SAXIHP3BREADY,
  SAXIHP3RDISSUECAP1EN,
  SAXIHP3RREADY,
  SAXIHP3WDATA,
  SAXIHP3WID,
  SAXIHP3WLAST,
  SAXIHP3WRISSUECAP1EN,
  SAXIHP3WSTRB,
  SAXIHP3WVALID
);
   output DMA0DAVALID;
   output DMA0DRREADY;
   output DMA0RSTN;
   output DMA1DAVALID;
   output DMA1DRREADY;
   output DMA1RSTN;
   output DMA2DAVALID;
   output DMA2DRREADY;
   output DMA2RSTN;
   output DMA3DAVALID;
   output DMA3DRREADY;
   output DMA3RSTN;
   output EMIOCAN0PHYTX;
   output EMIOCAN1PHYTX;
   output EMIOENET0GMIITXEN;
   output EMIOENET0GMIITXER;
   output EMIOENET0MDIOMDC;
   output EMIOENET0MDIOO;
   output EMIOENET0MDIOTN;
   output EMIOENET0PTPDELAYREQRX;
   output EMIOENET0PTPDELAYREQTX;
   output EMIOENET0PTPPDELAYREQRX;
   output EMIOENET0PTPPDELAYREQTX;
   output EMIOENET0PTPPDELAYRESPRX;
   output EMIOENET0PTPPDELAYRESPTX;
   output EMIOENET0PTPSYNCFRAMERX;
   output EMIOENET0PTPSYNCFRAMETX;
   output EMIOENET0SOFRX;
   output EMIOENET0SOFTX;
   output EMIOENET1GMIITXEN;
   output EMIOENET1GMIITXER;
   output EMIOENET1MDIOMDC;
   output EMIOENET1MDIOO;
   output EMIOENET1MDIOTN;
   output EMIOENET1PTPDELAYREQRX;
   output EMIOENET1PTPDELAYREQTX;
   output EMIOENET1PTPPDELAYREQRX;
   output EMIOENET1PTPPDELAYREQTX;
   output EMIOENET1PTPPDELAYRESPRX;
   output EMIOENET1PTPPDELAYRESPTX;
   output EMIOENET1PTPSYNCFRAMERX;
   output EMIOENET1PTPSYNCFRAMETX;
   output EMIOENET1SOFRX;
   output EMIOENET1SOFTX;
   output EMIOI2C0SCLO;
   output EMIOI2C0SCLTN;
   output EMIOI2C0SDAO;
   output EMIOI2C0SDATN;
   output EMIOI2C1SCLO;
   output EMIOI2C1SCLTN;
   output EMIOI2C1SDAO;
   output EMIOI2C1SDATN;
   output EMIOPJTAGTDO;
   output EMIOPJTAGTDTN;
   output EMIOSDIO0BUSPOW;
   output EMIOSDIO0CLK;
   output EMIOSDIO0CMDO;
   output EMIOSDIO0CMDTN;
   output EMIOSDIO0LED;
   output EMIOSDIO1BUSPOW;
   output EMIOSDIO1CLK;
   output EMIOSDIO1CMDO;
   output EMIOSDIO1CMDTN;
   output EMIOSDIO1LED;
   output EMIOSPI0MO;
   output EMIOSPI0MOTN;
   output EMIOSPI0SCLKO;
   output EMIOSPI0SCLKTN;
   output EMIOSPI0SO;
   output EMIOSPI0SSNTN;
   output EMIOSPI0STN;
   output EMIOSPI1MO;
   output EMIOSPI1MOTN;
   output EMIOSPI1SCLKO;
   output EMIOSPI1SCLKTN;
   output EMIOSPI1SO;
   output EMIOSPI1SSNTN;
   output EMIOSPI1STN;
   output EMIOTRACECTL;
   output EMIOUART0DTRN;
   output EMIOUART0RTSN;
   output EMIOUART0TX;
   output EMIOUART1DTRN;
   output EMIOUART1RTSN;
   output EMIOUART1TX;
   output EMIOUSB0VBUSPWRSELECT;
   output EMIOUSB1VBUSPWRSELECT;
   output EMIOWDTRSTO;
   output EVENTEVENTO;
   output MAXIGP0ARESETN;
   output MAXIGP0ARVALID;
   output MAXIGP0AWVALID;
   output MAXIGP0BREADY;
   output MAXIGP0RREADY;
   output MAXIGP0WLAST;
   output MAXIGP0WVALID;
   output MAXIGP1ARESETN;
   output MAXIGP1ARVALID;
   output MAXIGP1AWVALID;
   output MAXIGP1BREADY;
   output MAXIGP1RREADY;
   output MAXIGP1WLAST;
   output MAXIGP1WVALID;
   output SAXIACPARESETN;
   output SAXIACPARREADY;
   output SAXIACPAWREADY;
   output SAXIACPBVALID;
   output SAXIACPRLAST;
   output SAXIACPRVALID;
   output SAXIACPWREADY;
   output SAXIGP0ARESETN;
   output SAXIGP0ARREADY;
   output SAXIGP0AWREADY;
   output SAXIGP0BVALID;
   output SAXIGP0RLAST;
   output SAXIGP0RVALID;
   output SAXIGP0WREADY;
   output SAXIGP1ARESETN;
   output SAXIGP1ARREADY;
   output SAXIGP1AWREADY;
   output SAXIGP1BVALID;
   output SAXIGP1RLAST;
   output SAXIGP1RVALID;
   output SAXIGP1WREADY;
   output SAXIHP0ARESETN;
   output SAXIHP0ARREADY;
   output SAXIHP0AWREADY;
   output SAXIHP0BVALID;
   output SAXIHP0RLAST;
   output SAXIHP0RVALID;
   output SAXIHP0WREADY;
   output SAXIHP1ARESETN;
   output SAXIHP1ARREADY;
   output SAXIHP1AWREADY;
   output SAXIHP1BVALID;
   output SAXIHP1RLAST;
   output SAXIHP1RVALID;
   output SAXIHP1WREADY;
   output SAXIHP2ARESETN;
   output SAXIHP2ARREADY;
   output SAXIHP2AWREADY;
   output SAXIHP2BVALID;
   output SAXIHP2RLAST;
   output SAXIHP2RVALID;
   output SAXIHP2WREADY;
   output SAXIHP3ARESETN;
   output SAXIHP3ARREADY;
   output SAXIHP3AWREADY;
   output SAXIHP3BVALID;
   output SAXIHP3RLAST;
   output SAXIHP3RVALID;
   output SAXIHP3WREADY;
   output [11:0] MAXIGP0ARID;
   output [11:0] MAXIGP0AWID;
   output [11:0] MAXIGP0WID;
   output [11:0] MAXIGP1ARID;
   output [11:0] MAXIGP1AWID;
   output [11:0] MAXIGP1WID;
   output [1:0] DMA0DATYPE;
   output [1:0] DMA1DATYPE;
   output [1:0] DMA2DATYPE;
   output [1:0] DMA3DATYPE;
   output [1:0] EMIOUSB0PORTINDCTL;
   output [1:0] EMIOUSB1PORTINDCTL;
   output [1:0] EVENTSTANDBYWFE;
   output [1:0] EVENTSTANDBYWFI;
   output [1:0] MAXIGP0ARBURST;
   output [1:0] MAXIGP0ARLOCK;
   output [1:0] MAXIGP0ARSIZE;
   output [1:0] MAXIGP0AWBURST;
   output [1:0] MAXIGP0AWLOCK;
   output [1:0] MAXIGP0AWSIZE;
   output [1:0] MAXIGP1ARBURST;
   output [1:0] MAXIGP1ARLOCK;
   output [1:0] MAXIGP1ARSIZE;
   output [1:0] MAXIGP1AWBURST;
   output [1:0] MAXIGP1AWLOCK;
   output [1:0] MAXIGP1AWSIZE;
   output [1:0] SAXIACPBRESP;
   output [1:0] SAXIACPRRESP;
   output [1:0] SAXIGP0BRESP;
   output [1:0] SAXIGP0RRESP;
   output [1:0] SAXIGP1BRESP;
   output [1:0] SAXIGP1RRESP;
   output [1:0] SAXIHP0BRESP;
   output [1:0] SAXIHP0RRESP;
   output [1:0] SAXIHP1BRESP;
   output [1:0] SAXIHP1RRESP;
   output [1:0] SAXIHP2BRESP;
   output [1:0] SAXIHP2RRESP;
   output [1:0] SAXIHP3BRESP;
   output [1:0] SAXIHP3RRESP;
   output [28:0] IRQP2F;
   output [2:0] EMIOSDIO0BUSVOLT;
   output [2:0] EMIOSDIO1BUSVOLT;
   output [2:0] EMIOSPI0SSON;
   output [2:0] EMIOSPI1SSON;
   output [2:0] EMIOTTC0WAVEO;
   output [2:0] EMIOTTC1WAVEO;
   output [2:0] MAXIGP0ARPROT;
   output [2:0] MAXIGP0AWPROT;
   output [2:0] MAXIGP1ARPROT;
   output [2:0] MAXIGP1AWPROT;
   output [2:0] SAXIACPBID;
   output [2:0] SAXIACPRID;
   output [2:0] SAXIHP0RACOUNT;
   output [2:0] SAXIHP1RACOUNT;
   output [2:0] SAXIHP2RACOUNT;
   output [2:0] SAXIHP3RACOUNT;
   output [31:0] EMIOTRACEDATA;
   output [31:0] FTMTP2FDEBUG;
   output [31:0] MAXIGP0ARADDR;
   output [31:0] MAXIGP0AWADDR;
   output [31:0] MAXIGP0WDATA;
   output [31:0] MAXIGP1ARADDR;
   output [31:0] MAXIGP1AWADDR;
   output [31:0] MAXIGP1WDATA;
   output [31:0] SAXIGP0RDATA;
   output [31:0] SAXIGP1RDATA;
   output [3:0] EMIOSDIO0DATAO;
   output [3:0] EMIOSDIO0DATATN;
   output [3:0] EMIOSDIO1DATAO;
   output [3:0] EMIOSDIO1DATATN;
   output [3:0] FCLKCLK;
   output [3:0] FCLKRESETN;
   output [3:0] FTMTF2PTRIGACK;
   output [3:0] FTMTP2FTRIG;
   output [3:0] MAXIGP0ARCACHE;
   output [3:0] MAXIGP0ARLEN;
   output [3:0] MAXIGP0ARQOS;
   output [3:0] MAXIGP0AWCACHE;
   output [3:0] MAXIGP0AWLEN;
   output [3:0] MAXIGP0AWQOS;
   output [3:0] MAXIGP0WSTRB;
   output [3:0] MAXIGP1ARCACHE;
   output [3:0] MAXIGP1ARLEN;
   output [3:0] MAXIGP1ARQOS;
   output [3:0] MAXIGP1AWCACHE;
   output [3:0] MAXIGP1AWLEN;
   output [3:0] MAXIGP1AWQOS;
   output [3:0] MAXIGP1WSTRB;
   output [5:0] SAXIGP0BID;
   output [5:0] SAXIGP0RID;
   output [5:0] SAXIGP1BID;
   output [5:0] SAXIGP1RID;
   output [5:0] SAXIHP0BID;
   output [5:0] SAXIHP0RID;
   output [5:0] SAXIHP0WACOUNT;
   output [5:0] SAXIHP1BID;
   output [5:0] SAXIHP1RID;
   output [5:0] SAXIHP1WACOUNT;
   output [5:0] SAXIHP2BID;
   output [5:0] SAXIHP2RID;
   output [5:0] SAXIHP2WACOUNT;
   output [5:0] SAXIHP3BID;
   output [5:0] SAXIHP3RID;
   output [5:0] SAXIHP3WACOUNT;
   output [63:0] EMIOGPIOO;
   output [63:0] EMIOGPIOTN;
   output [63:0] SAXIACPRDATA;
   output [63:0] SAXIHP0RDATA;
   output [63:0] SAXIHP1RDATA;
   output [63:0] SAXIHP2RDATA;
   output [63:0] SAXIHP3RDATA;
   output [7:0] EMIOENET0GMIITXD;
   output [7:0] EMIOENET1GMIITXD;
   output [7:0] SAXIHP0RCOUNT;
   output [7:0] SAXIHP0WCOUNT;
   output [7:0] SAXIHP1RCOUNT;
   output [7:0] SAXIHP1WCOUNT;
   output [7:0] SAXIHP2RCOUNT;
   output [7:0] SAXIHP2WCOUNT;
   output [7:0] SAXIHP3RCOUNT;
   output [7:0] SAXIHP3WCOUNT;
   inout DDRCASB;
   inout DDRCKE;
   inout DDRCKN;
   inout DDRCKP;
   inout DDRCSB;
   inout DDRDRSTB;
   inout DDRODT;
   inout DDRRASB;
   inout DDRVRN;
   inout DDRVRP;
   inout DDRWEB;
   inout PSCLK;
   inout PSPORB;
   inout PSSRSTB;
   inout [14:0] DDRA;
   inout [2:0] DDRBA;
   inout [31:0] DDRDQ;
   inout [3:0] DDRDM;
   inout [3:0] DDRDQSN;
   inout [3:0] DDRDQSP;
   inout [53:0] MIO;
   input DMA0ACLK;
   input DMA0DAREADY;
   input DMA0DRLAST;
   input DMA0DRVALID;
   input DMA1ACLK;
   input DMA1DAREADY;
   input DMA1DRLAST;
   input DMA1DRVALID;
   input DMA2ACLK;
   input DMA2DAREADY;
   input DMA2DRLAST;
   input DMA2DRVALID;
   input DMA3ACLK;
   input DMA3DAREADY;
   input DMA3DRLAST;
   input DMA3DRVALID;
   input EMIOCAN0PHYRX;
   input EMIOCAN1PHYRX;
   input EMIOENET0EXTINTIN;
   input EMIOENET0GMIICOL;
   input EMIOENET0GMIICRS;
   input EMIOENET0GMIIRXCLK;
   input EMIOENET0GMIIRXDV;
   input EMIOENET0GMIIRXER;
   input EMIOENET0GMIITXCLK;
   input EMIOENET0MDIOI;
   input EMIOENET1EXTINTIN;
   input EMIOENET1GMIICOL;
   input EMIOENET1GMIICRS;
   input EMIOENET1GMIIRXCLK;
   input EMIOENET1GMIIRXDV;
   input EMIOENET1GMIIRXER;
   input EMIOENET1GMIITXCLK;
   input EMIOENET1MDIOI;
   input EMIOI2C0SCLI;
   input EMIOI2C0SDAI;
   input EMIOI2C1SCLI;
   input EMIOI2C1SDAI;
   input EMIOPJTAGTCK;
   input EMIOPJTAGTDI;
   input EMIOPJTAGTMS;
   input EMIOSDIO0CDN;
   input EMIOSDIO0CLKFB;
   input EMIOSDIO0CMDI;
   input EMIOSDIO0WP;
   input EMIOSDIO1CDN;
   input EMIOSDIO1CLKFB;
   input EMIOSDIO1CMDI;
   input EMIOSDIO1WP;
   input EMIOSPI0MI;
   input EMIOSPI0SCLKI;
   input EMIOSPI0SI;
   input EMIOSPI0SSIN;
   input EMIOSPI1MI;
   input EMIOSPI1SCLKI;
   input EMIOSPI1SI;
   input EMIOSPI1SSIN;
   input EMIOSRAMINTIN;
   input EMIOTRACECLK;
   input EMIOUART0CTSN;
   input EMIOUART0DCDN;
   input EMIOUART0DSRN;
   input EMIOUART0RIN;
   input EMIOUART0RX;
   input EMIOUART1CTSN;
   input EMIOUART1DCDN;
   input EMIOUART1DSRN;
   input EMIOUART1RIN;
   input EMIOUART1RX;
   input EMIOUSB0VBUSPWRFAULT;
   input EMIOUSB1VBUSPWRFAULT;
   input EMIOWDTCLKI;
   input EVENTEVENTI;
   input FPGAIDLEN;
   input FTMDTRACEINCLOCK;
   input FTMDTRACEINVALID;
   input MAXIGP0ACLK;
   input MAXIGP0ARREADY;
   input MAXIGP0AWREADY;
   input MAXIGP0BVALID;
   input MAXIGP0RLAST;
   input MAXIGP0RVALID;
   input MAXIGP0WREADY;
   input MAXIGP1ACLK;
   input MAXIGP1ARREADY;
   input MAXIGP1AWREADY;
   input MAXIGP1BVALID;
   input MAXIGP1RLAST;
   input MAXIGP1RVALID;
   input MAXIGP1WREADY;
   input SAXIACPACLK;
   input SAXIACPARVALID;
   input SAXIACPAWVALID;
   input SAXIACPBREADY;
   input SAXIACPRREADY;
   input SAXIACPWLAST;
   input SAXIACPWVALID;
   input SAXIGP0ACLK;
   input SAXIGP0ARVALID;
   input SAXIGP0AWVALID;
   input SAXIGP0BREADY;
   input SAXIGP0RREADY;
   input SAXIGP0WLAST;
   input SAXIGP0WVALID;
   input SAXIGP1ACLK;
   input SAXIGP1ARVALID;
   input SAXIGP1AWVALID;
   input SAXIGP1BREADY;
   input SAXIGP1RREADY;
   input SAXIGP1WLAST;
   input SAXIGP1WVALID;
   input SAXIHP0ACLK;
   input SAXIHP0ARVALID;
   input SAXIHP0AWVALID;
   input SAXIHP0BREADY;
   input SAXIHP0RDISSUECAP1EN;
   input SAXIHP0RREADY;
   input SAXIHP0WLAST;
   input SAXIHP0WRISSUECAP1EN;
   input SAXIHP0WVALID;
   input SAXIHP1ACLK;
   input SAXIHP1ARVALID;
   input SAXIHP1AWVALID;
   input SAXIHP1BREADY;
   input SAXIHP1RDISSUECAP1EN;
   input SAXIHP1RREADY;
   input SAXIHP1WLAST;
   input SAXIHP1WRISSUECAP1EN;
   input SAXIHP1WVALID;
   input SAXIHP2ACLK;
   input SAXIHP2ARVALID;
   input SAXIHP2AWVALID;
   input SAXIHP2BREADY;
   input SAXIHP2RDISSUECAP1EN;
   input SAXIHP2RREADY;
   input SAXIHP2WLAST;
   input SAXIHP2WRISSUECAP1EN;
   input SAXIHP2WVALID;
   input SAXIHP3ACLK;
   input SAXIHP3ARVALID;
   input SAXIHP3AWVALID;
   input SAXIHP3BREADY;
   input SAXIHP3RDISSUECAP1EN;
   input SAXIHP3RREADY;
   input SAXIHP3WLAST;
   input SAXIHP3WRISSUECAP1EN;
   input SAXIHP3WVALID;
   input [11:0] MAXIGP0BID;
   input [11:0] MAXIGP0RID;
   input [11:0] MAXIGP1BID;
   input [11:0] MAXIGP1RID;
   input [19:0] IRQF2P;
   input [1:0] DMA0DRTYPE;
   input [1:0] DMA1DRTYPE;
   input [1:0] DMA2DRTYPE;
   input [1:0] DMA3DRTYPE;
   input [1:0] MAXIGP0BRESP;
   input [1:0] MAXIGP0RRESP;
   input [1:0] MAXIGP1BRESP;
   input [1:0] MAXIGP1RRESP;
   input [1:0] SAXIACPARBURST;
   input [1:0] SAXIACPARLOCK;
   input [1:0] SAXIACPARSIZE;
   input [1:0] SAXIACPAWBURST;
   input [1:0] SAXIACPAWLOCK;
   input [1:0] SAXIACPAWSIZE;
   input [1:0] SAXIGP0ARBURST;
   input [1:0] SAXIGP0ARLOCK;
   input [1:0] SAXIGP0ARSIZE;
   input [1:0] SAXIGP0AWBURST;
   input [1:0] SAXIGP0AWLOCK;
   input [1:0] SAXIGP0AWSIZE;
   input [1:0] SAXIGP1ARBURST;
   input [1:0] SAXIGP1ARLOCK;
   input [1:0] SAXIGP1ARSIZE;
   input [1:0] SAXIGP1AWBURST;
   input [1:0] SAXIGP1AWLOCK;
   input [1:0] SAXIGP1AWSIZE;
   input [1:0] SAXIHP0ARBURST;
   input [1:0] SAXIHP0ARLOCK;
   input [1:0] SAXIHP0ARSIZE;
   input [1:0] SAXIHP0AWBURST;
   input [1:0] SAXIHP0AWLOCK;
   input [1:0] SAXIHP0AWSIZE;
   input [1:0] SAXIHP1ARBURST;
   input [1:0] SAXIHP1ARLOCK;
   input [1:0] SAXIHP1ARSIZE;
   input [1:0] SAXIHP1AWBURST;
   input [1:0] SAXIHP1AWLOCK;
   input [1:0] SAXIHP1AWSIZE;
   input [1:0] SAXIHP2ARBURST;
   input [1:0] SAXIHP2ARLOCK;
   input [1:0] SAXIHP2ARSIZE;
   input [1:0] SAXIHP2AWBURST;
   input [1:0] SAXIHP2AWLOCK;
   input [1:0] SAXIHP2AWSIZE;
   input [1:0] SAXIHP3ARBURST;
   input [1:0] SAXIHP3ARLOCK;
   input [1:0] SAXIHP3ARSIZE;
   input [1:0] SAXIHP3AWBURST;
   input [1:0] SAXIHP3AWLOCK;
   input [1:0] SAXIHP3AWSIZE;
   input [2:0] EMIOTTC0CLKI;
   input [2:0] EMIOTTC1CLKI;
   input [2:0] SAXIACPARID;
   input [2:0] SAXIACPARPROT;
   input [2:0] SAXIACPAWID;
   input [2:0] SAXIACPAWPROT;
   input [2:0] SAXIACPWID;
   input [2:0] SAXIGP0ARPROT;
   input [2:0] SAXIGP0AWPROT;
   input [2:0] SAXIGP1ARPROT;
   input [2:0] SAXIGP1AWPROT;
   input [2:0] SAXIHP0ARPROT;
   input [2:0] SAXIHP0AWPROT;
   input [2:0] SAXIHP1ARPROT;
   input [2:0] SAXIHP1AWPROT;
   input [2:0] SAXIHP2ARPROT;
   input [2:0] SAXIHP2AWPROT;
   input [2:0] SAXIHP3ARPROT;
   input [2:0] SAXIHP3AWPROT;
   input [31:0] FTMDTRACEINDATA;
   input [31:0] FTMTF2PDEBUG;
   input [31:0] MAXIGP0RDATA;
   input [31:0] MAXIGP1RDATA;
   input [31:0] SAXIACPARADDR;
   input [31:0] SAXIACPAWADDR;
   input [31:0] SAXIGP0ARADDR;
   input [31:0] SAXIGP0AWADDR;
   input [31:0] SAXIGP0WDATA;
   input [31:0] SAXIGP1ARADDR;
   input [31:0] SAXIGP1AWADDR;
   input [31:0] SAXIGP1WDATA;
   input [31:0] SAXIHP0ARADDR;
   input [31:0] SAXIHP0AWADDR;
   input [31:0] SAXIHP1ARADDR;
   input [31:0] SAXIHP1AWADDR;
   input [31:0] SAXIHP2ARADDR;
   input [31:0] SAXIHP2AWADDR;
   input [31:0] SAXIHP3ARADDR;
   input [31:0] SAXIHP3AWADDR;
   input [3:0] DDRARB;
   input [3:0] EMIOSDIO0DATAI;
   input [3:0] EMIOSDIO1DATAI;
   input [3:0] FCLKCLKTRIGN;
   input [3:0] FTMDTRACEINATID;
   input [3:0] FTMTF2PTRIG;
   input [3:0] FTMTP2FTRIGACK;
   input [3:0] SAXIACPARCACHE;
   input [3:0] SAXIACPARLEN;
   input [3:0] SAXIACPARQOS;
   input [3:0] SAXIACPAWCACHE;
   input [3:0] SAXIACPAWLEN;
   input [3:0] SAXIACPAWQOS;
   input [3:0] SAXIGP0ARCACHE;
   input [3:0] SAXIGP0ARLEN;
   input [3:0] SAXIGP0ARQOS;
   input [3:0] SAXIGP0AWCACHE;
   input [3:0] SAXIGP0AWLEN;
   input [3:0] SAXIGP0AWQOS;
   input [3:0] SAXIGP0WSTRB;
   input [3:0] SAXIGP1ARCACHE;
   input [3:0] SAXIGP1ARLEN;
   input [3:0] SAXIGP1ARQOS;
   input [3:0] SAXIGP1AWCACHE;
   input [3:0] SAXIGP1AWLEN;
   input [3:0] SAXIGP1AWQOS;
   input [3:0] SAXIGP1WSTRB;
   input [3:0] SAXIHP0ARCACHE;
   input [3:0] SAXIHP0ARLEN;
   input [3:0] SAXIHP0ARQOS;
   input [3:0] SAXIHP0AWCACHE;
   input [3:0] SAXIHP0AWLEN;
   input [3:0] SAXIHP0AWQOS;
   input [3:0] SAXIHP1ARCACHE;
   input [3:0] SAXIHP1ARLEN;
   input [3:0] SAXIHP1ARQOS;
   input [3:0] SAXIHP1AWCACHE;
   input [3:0] SAXIHP1AWLEN;
   input [3:0] SAXIHP1AWQOS;
   input [3:0] SAXIHP2ARCACHE;
   input [3:0] SAXIHP2ARLEN;
   input [3:0] SAXIHP2ARQOS;
   input [3:0] SAXIHP2AWCACHE;
   input [3:0] SAXIHP2AWLEN;
   input [3:0] SAXIHP2AWQOS;
   input [3:0] SAXIHP3ARCACHE;
   input [3:0] SAXIHP3ARLEN;
   input [3:0] SAXIHP3ARQOS;
   input [3:0] SAXIHP3AWCACHE;
   input [3:0] SAXIHP3AWLEN;
   input [3:0] SAXIHP3AWQOS;
   input [4:0] SAXIACPARUSER;
   input [4:0] SAXIACPAWUSER;
   input [5:0] SAXIGP0ARID;
   input [5:0] SAXIGP0AWID;
   input [5:0] SAXIGP0WID;
   input [5:0] SAXIGP1ARID;
   input [5:0] SAXIGP1AWID;
   input [5:0] SAXIGP1WID;
   input [5:0] SAXIHP0ARID;
   input [5:0] SAXIHP0AWID;
   input [5:0] SAXIHP0WID;
   input [5:0] SAXIHP1ARID;
   input [5:0] SAXIHP1AWID;
   input [5:0] SAXIHP1WID;
   input [5:0] SAXIHP2ARID;
   input [5:0] SAXIHP2AWID;
   input [5:0] SAXIHP2WID;
   input [5:0] SAXIHP3ARID;
   input [5:0] SAXIHP3AWID;
   input [5:0] SAXIHP3WID;
   input [63:0] EMIOGPIOI;
   input [63:0] SAXIACPWDATA;
   input [63:0] SAXIHP0WDATA;
   input [63:0] SAXIHP1WDATA;
   input [63:0] SAXIHP2WDATA;
   input [63:0] SAXIHP3WDATA;
   input [7:0] EMIOENET0GMIIRXD;
   input [7:0] EMIOENET1GMIIRXD;
   input [7:0] SAXIACPWSTRB;
   input [7:0] SAXIHP0WSTRB;
   input [7:0] SAXIHP1WSTRB;
   input [7:0] SAXIHP2WSTRB;
   input [7:0] SAXIHP3WSTRB;
endmodule

///// component PS8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PS8 (
  ADMA2PLCACK,
  ADMA2PLTVLD,
  DPAUDIOREFCLK,
  DPAUXDATAOEN,
  DPAUXDATAOUT,
  DPLIVEVIDEODEOUT,
  DPMAXISMIXEDAUDIOTDATA,
  DPMAXISMIXEDAUDIOTID,
  DPMAXISMIXEDAUDIOTVALID,
  DPSAXISAUDIOTREADY,
  DPVIDEOOUTHSYNC,
  DPVIDEOOUTPIXEL1,
  DPVIDEOOUTVSYNC,
  DPVIDEOREFCLK,
  EMIOCAN0PHYTX,
  EMIOCAN1PHYTX,
  EMIOENET0DMABUSWIDTH,
  EMIOENET0DMATXENDTOG,
  EMIOENET0GEMTSUTIMERCNT,
  EMIOENET0GMIITXD,
  EMIOENET0GMIITXEN,
  EMIOENET0GMIITXER,
  EMIOENET0MDIOMDC,
  EMIOENET0MDIOO,
  EMIOENET0MDIOTN,
  EMIOENET0RXWDATA,
  EMIOENET0RXWEOP,
  EMIOENET0RXWERR,
  EMIOENET0RXWFLUSH,
  EMIOENET0RXWSOP,
  EMIOENET0RXWSTATUS,
  EMIOENET0RXWWR,
  EMIOENET0SPEEDMODE,
  EMIOENET0TXRRD,
  EMIOENET0TXRSTATUS,
  EMIOENET1DMABUSWIDTH,
  EMIOENET1DMATXENDTOG,
  EMIOENET1GMIITXD,
  EMIOENET1GMIITXEN,
  EMIOENET1GMIITXER,
  EMIOENET1MDIOMDC,
  EMIOENET1MDIOO,
  EMIOENET1MDIOTN,
  EMIOENET1RXWDATA,
  EMIOENET1RXWEOP,
  EMIOENET1RXWERR,
  EMIOENET1RXWFLUSH,
  EMIOENET1RXWSOP,
  EMIOENET1RXWSTATUS,
  EMIOENET1RXWWR,
  EMIOENET1SPEEDMODE,
  EMIOENET1TXRRD,
  EMIOENET1TXRSTATUS,
  EMIOENET2DMABUSWIDTH,
  EMIOENET2DMATXENDTOG,
  EMIOENET2GMIITXD,
  EMIOENET2GMIITXEN,
  EMIOENET2GMIITXER,
  EMIOENET2MDIOMDC,
  EMIOENET2MDIOO,
  EMIOENET2MDIOTN,
  EMIOENET2RXWDATA,
  EMIOENET2RXWEOP,
  EMIOENET2RXWERR,
  EMIOENET2RXWFLUSH,
  EMIOENET2RXWSOP,
  EMIOENET2RXWSTATUS,
  EMIOENET2RXWWR,
  EMIOENET2SPEEDMODE,
  EMIOENET2TXRRD,
  EMIOENET2TXRSTATUS,
  EMIOENET3DMABUSWIDTH,
  EMIOENET3DMATXENDTOG,
  EMIOENET3GMIITXD,
  EMIOENET3GMIITXEN,
  EMIOENET3GMIITXER,
  EMIOENET3MDIOMDC,
  EMIOENET3MDIOO,
  EMIOENET3MDIOTN,
  EMIOENET3RXWDATA,
  EMIOENET3RXWEOP,
  EMIOENET3RXWERR,
  EMIOENET3RXWFLUSH,
  EMIOENET3RXWSOP,
  EMIOENET3RXWSTATUS,
  EMIOENET3RXWWR,
  EMIOENET3SPEEDMODE,
  EMIOENET3TXRRD,
  EMIOENET3TXRSTATUS,
  EMIOGEM0DELAYREQRX,
  EMIOGEM0DELAYREQTX,
  EMIOGEM0PDELAYREQRX,
  EMIOGEM0PDELAYREQTX,
  EMIOGEM0PDELAYRESPRX,
  EMIOGEM0PDELAYRESPTX,
  EMIOGEM0RXSOF,
  EMIOGEM0SYNCFRAMERX,
  EMIOGEM0SYNCFRAMETX,
  EMIOGEM0TSUTIMERCMPVAL,
  EMIOGEM0TXRFIXEDLAT,
  EMIOGEM0TXSOF,
  EMIOGEM1DELAYREQRX,
  EMIOGEM1DELAYREQTX,
  EMIOGEM1PDELAYREQRX,
  EMIOGEM1PDELAYREQTX,
  EMIOGEM1PDELAYRESPRX,
  EMIOGEM1PDELAYRESPTX,
  EMIOGEM1RXSOF,
  EMIOGEM1SYNCFRAMERX,
  EMIOGEM1SYNCFRAMETX,
  EMIOGEM1TSUTIMERCMPVAL,
  EMIOGEM1TXRFIXEDLAT,
  EMIOGEM1TXSOF,
  EMIOGEM2DELAYREQRX,
  EMIOGEM2DELAYREQTX,
  EMIOGEM2PDELAYREQRX,
  EMIOGEM2PDELAYREQTX,
  EMIOGEM2PDELAYRESPRX,
  EMIOGEM2PDELAYRESPTX,
  EMIOGEM2RXSOF,
  EMIOGEM2SYNCFRAMERX,
  EMIOGEM2SYNCFRAMETX,
  EMIOGEM2TSUTIMERCMPVAL,
  EMIOGEM2TXRFIXEDLAT,
  EMIOGEM2TXSOF,
  EMIOGEM3DELAYREQRX,
  EMIOGEM3DELAYREQTX,
  EMIOGEM3PDELAYREQRX,
  EMIOGEM3PDELAYREQTX,
  EMIOGEM3PDELAYRESPRX,
  EMIOGEM3PDELAYRESPTX,
  EMIOGEM3RXSOF,
  EMIOGEM3SYNCFRAMERX,
  EMIOGEM3SYNCFRAMETX,
  EMIOGEM3TSUTIMERCMPVAL,
  EMIOGEM3TXRFIXEDLAT,
  EMIOGEM3TXSOF,
  EMIOGPIOO,
  EMIOGPIOTN,
  EMIOI2C0SCLO,
  EMIOI2C0SCLTN,
  EMIOI2C0SDAO,
  EMIOI2C0SDATN,
  EMIOI2C1SCLO,
  EMIOI2C1SCLTN,
  EMIOI2C1SDAO,
  EMIOI2C1SDATN,
  EMIOSDIO0BUSPOWER,
  EMIOSDIO0BUSVOLT,
  EMIOSDIO0CLKOUT,
  EMIOSDIO0CMDENA,
  EMIOSDIO0CMDOUT,
  EMIOSDIO0DATAENA,
  EMIOSDIO0DATAOUT,
  EMIOSDIO0LEDCONTROL,
  EMIOSDIO1BUSPOWER,
  EMIOSDIO1BUSVOLT,
  EMIOSDIO1CLKOUT,
  EMIOSDIO1CMDENA,
  EMIOSDIO1CMDOUT,
  EMIOSDIO1DATAENA,
  EMIOSDIO1DATAOUT,
  EMIOSDIO1LEDCONTROL,
  EMIOSPI0MO,
  EMIOSPI0MOTN,
  EMIOSPI0SCLKO,
  EMIOSPI0SCLKTN,
  EMIOSPI0SO,
  EMIOSPI0SSNTN,
  EMIOSPI0SSON,
  EMIOSPI0STN,
  EMIOSPI1MO,
  EMIOSPI1MOTN,
  EMIOSPI1SCLKO,
  EMIOSPI1SCLKTN,
  EMIOSPI1SO,
  EMIOSPI1SSNTN,
  EMIOSPI1SSON,
  EMIOSPI1STN,
  EMIOTTC0WAVEO,
  EMIOTTC1WAVEO,
  EMIOTTC2WAVEO,
  EMIOTTC3WAVEO,
  EMIOU2DSPORTVBUSCTRLUSB30,
  EMIOU2DSPORTVBUSCTRLUSB31,
  EMIOU3DSPORTVBUSCTRLUSB30,
  EMIOU3DSPORTVBUSCTRLUSB31,
  EMIOUART0DTRN,
  EMIOUART0RTSN,
  EMIOUART0TX,
  EMIOUART1DTRN,
  EMIOUART1RTSN,
  EMIOUART1TX,
  EMIOWDT0RSTO,
  EMIOWDT1RSTO,
  FMIOGEM0FIFORXCLKTOPLBUFG,
  FMIOGEM0FIFOTXCLKTOPLBUFG,
  FMIOGEM1FIFORXCLKTOPLBUFG,
  FMIOGEM1FIFOTXCLKTOPLBUFG,
  FMIOGEM2FIFORXCLKTOPLBUFG,
  FMIOGEM2FIFOTXCLKTOPLBUFG,
  FMIOGEM3FIFORXCLKTOPLBUFG,
  FMIOGEM3FIFOTXCLKTOPLBUFG,
  FMIOGEMTSUCLKTOPLBUFG,
  FTMGPO,
  GDMA2PLCACK,
  GDMA2PLTVLD,
  MAXIGP0ARADDR,
  MAXIGP0ARBURST,
  MAXIGP0ARCACHE,
  MAXIGP0ARID,
  MAXIGP0ARLEN,
  MAXIGP0ARLOCK,
  MAXIGP0ARPROT,
  MAXIGP0ARQOS,
  MAXIGP0ARSIZE,
  MAXIGP0ARUSER,
  MAXIGP0ARVALID,
  MAXIGP0AWADDR,
  MAXIGP0AWBURST,
  MAXIGP0AWCACHE,
  MAXIGP0AWID,
  MAXIGP0AWLEN,
  MAXIGP0AWLOCK,
  MAXIGP0AWPROT,
  MAXIGP0AWQOS,
  MAXIGP0AWSIZE,
  MAXIGP0AWUSER,
  MAXIGP0AWVALID,
  MAXIGP0BREADY,
  MAXIGP0RREADY,
  MAXIGP0WDATA,
  MAXIGP0WLAST,
  MAXIGP0WSTRB,
  MAXIGP0WVALID,
  MAXIGP1ARADDR,
  MAXIGP1ARBURST,
  MAXIGP1ARCACHE,
  MAXIGP1ARID,
  MAXIGP1ARLEN,
  MAXIGP1ARLOCK,
  MAXIGP1ARPROT,
  MAXIGP1ARQOS,
  MAXIGP1ARSIZE,
  MAXIGP1ARUSER,
  MAXIGP1ARVALID,
  MAXIGP1AWADDR,
  MAXIGP1AWBURST,
  MAXIGP1AWCACHE,
  MAXIGP1AWID,
  MAXIGP1AWLEN,
  MAXIGP1AWLOCK,
  MAXIGP1AWPROT,
  MAXIGP1AWQOS,
  MAXIGP1AWSIZE,
  MAXIGP1AWUSER,
  MAXIGP1AWVALID,
  MAXIGP1BREADY,
  MAXIGP1RREADY,
  MAXIGP1WDATA,
  MAXIGP1WLAST,
  MAXIGP1WSTRB,
  MAXIGP1WVALID,
  MAXIGP2ARADDR,
  MAXIGP2ARBURST,
  MAXIGP2ARCACHE,
  MAXIGP2ARID,
  MAXIGP2ARLEN,
  MAXIGP2ARLOCK,
  MAXIGP2ARPROT,
  MAXIGP2ARQOS,
  MAXIGP2ARSIZE,
  MAXIGP2ARUSER,
  MAXIGP2ARVALID,
  MAXIGP2AWADDR,
  MAXIGP2AWBURST,
  MAXIGP2AWCACHE,
  MAXIGP2AWID,
  MAXIGP2AWLEN,
  MAXIGP2AWLOCK,
  MAXIGP2AWPROT,
  MAXIGP2AWQOS,
  MAXIGP2AWSIZE,
  MAXIGP2AWUSER,
  MAXIGP2AWVALID,
  MAXIGP2BREADY,
  MAXIGP2RREADY,
  MAXIGP2WDATA,
  MAXIGP2WLAST,
  MAXIGP2WSTRB,
  MAXIGP2WVALID,
  OSCRTCCLK,
  PLCLK,
  PMUAIBAFIFMFPDREQ,
  PMUAIBAFIFMLPDREQ,
  PMUERRORTOPL,
  PMUPLGPO,
  PSPLEVENTO,
  PSPLIRQFPD,
  PSPLIRQLPD,
  PSPLSTANDBYWFE,
  PSPLSTANDBYWFI,
  PSPLTRACECTL,
  PSPLTRACEDATA,
  PSPLTRIGACK,
  PSPLTRIGGER,
  PSS_ALTO_CORE_PAD_MGTTXN0OUT,
  PSS_ALTO_CORE_PAD_MGTTXN1OUT,
  PSS_ALTO_CORE_PAD_MGTTXN2OUT,
  PSS_ALTO_CORE_PAD_MGTTXN3OUT,
  PSS_ALTO_CORE_PAD_MGTTXP0OUT,
  PSS_ALTO_CORE_PAD_MGTTXP1OUT,
  PSS_ALTO_CORE_PAD_MGTTXP2OUT,
  PSS_ALTO_CORE_PAD_MGTTXP3OUT,
  PSS_ALTO_CORE_PAD_PADO,
  RPUEVENTO0,
  RPUEVENTO1,
  SACEFPDACADDR,
  SACEFPDACPROT,
  SACEFPDACSNOOP,
  SACEFPDACVALID,
  SACEFPDARREADY,
  SACEFPDAWREADY,
  SACEFPDBID,
  SACEFPDBRESP,
  SACEFPDBUSER,
  SACEFPDBVALID,
  SACEFPDCDREADY,
  SACEFPDCRREADY,
  SACEFPDRDATA,
  SACEFPDRID,
  SACEFPDRLAST,
  SACEFPDRRESP,
  SACEFPDRUSER,
  SACEFPDRVALID,
  SACEFPDWREADY,
  SAXIACPARREADY,
  SAXIACPAWREADY,
  SAXIACPBID,
  SAXIACPBRESP,
  SAXIACPBVALID,
  SAXIACPRDATA,
  SAXIACPRID,
  SAXIACPRLAST,
  SAXIACPRRESP,
  SAXIACPRVALID,
  SAXIACPWREADY,
  SAXIGP0ARREADY,
  SAXIGP0AWREADY,
  SAXIGP0BID,
  SAXIGP0BRESP,
  SAXIGP0BVALID,
  SAXIGP0RACOUNT,
  SAXIGP0RCOUNT,
  SAXIGP0RDATA,
  SAXIGP0RID,
  SAXIGP0RLAST,
  SAXIGP0RRESP,
  SAXIGP0RVALID,
  SAXIGP0WACOUNT,
  SAXIGP0WCOUNT,
  SAXIGP0WREADY,
  SAXIGP1ARREADY,
  SAXIGP1AWREADY,
  SAXIGP1BID,
  SAXIGP1BRESP,
  SAXIGP1BVALID,
  SAXIGP1RACOUNT,
  SAXIGP1RCOUNT,
  SAXIGP1RDATA,
  SAXIGP1RID,
  SAXIGP1RLAST,
  SAXIGP1RRESP,
  SAXIGP1RVALID,
  SAXIGP1WACOUNT,
  SAXIGP1WCOUNT,
  SAXIGP1WREADY,
  SAXIGP2ARREADY,
  SAXIGP2AWREADY,
  SAXIGP2BID,
  SAXIGP2BRESP,
  SAXIGP2BVALID,
  SAXIGP2RACOUNT,
  SAXIGP2RCOUNT,
  SAXIGP2RDATA,
  SAXIGP2RID,
  SAXIGP2RLAST,
  SAXIGP2RRESP,
  SAXIGP2RVALID,
  SAXIGP2WACOUNT,
  SAXIGP2WCOUNT,
  SAXIGP2WREADY,
  SAXIGP3ARREADY,
  SAXIGP3AWREADY,
  SAXIGP3BID,
  SAXIGP3BRESP,
  SAXIGP3BVALID,
  SAXIGP3RACOUNT,
  SAXIGP3RCOUNT,
  SAXIGP3RDATA,
  SAXIGP3RID,
  SAXIGP3RLAST,
  SAXIGP3RRESP,
  SAXIGP3RVALID,
  SAXIGP3WACOUNT,
  SAXIGP3WCOUNT,
  SAXIGP3WREADY,
  SAXIGP4ARREADY,
  SAXIGP4AWREADY,
  SAXIGP4BID,
  SAXIGP4BRESP,
  SAXIGP4BVALID,
  SAXIGP4RACOUNT,
  SAXIGP4RCOUNT,
  SAXIGP4RDATA,
  SAXIGP4RID,
  SAXIGP4RLAST,
  SAXIGP4RRESP,
  SAXIGP4RVALID,
  SAXIGP4WACOUNT,
  SAXIGP4WCOUNT,
  SAXIGP4WREADY,
  SAXIGP5ARREADY,
  SAXIGP5AWREADY,
  SAXIGP5BID,
  SAXIGP5BRESP,
  SAXIGP5BVALID,
  SAXIGP5RACOUNT,
  SAXIGP5RCOUNT,
  SAXIGP5RDATA,
  SAXIGP5RID,
  SAXIGP5RLAST,
  SAXIGP5RRESP,
  SAXIGP5RVALID,
  SAXIGP5WACOUNT,
  SAXIGP5WCOUNT,
  SAXIGP5WREADY,
  SAXIGP6ARREADY,
  SAXIGP6AWREADY,
  SAXIGP6BID,
  SAXIGP6BRESP,
  SAXIGP6BVALID,
  SAXIGP6RACOUNT,
  SAXIGP6RCOUNT,
  SAXIGP6RDATA,
  SAXIGP6RID,
  SAXIGP6RLAST,
  SAXIGP6RRESP,
  SAXIGP6RVALID,
  SAXIGP6WACOUNT,
  SAXIGP6WCOUNT,
  SAXIGP6WREADY,
  PSS_ALTO_CORE_PAD_BOOTMODE,
  PSS_ALTO_CORE_PAD_CLK,
  PSS_ALTO_CORE_PAD_DONEB,
  PSS_ALTO_CORE_PAD_DRAMA,
  PSS_ALTO_CORE_PAD_DRAMACTN,
  PSS_ALTO_CORE_PAD_DRAMALERTN,
  PSS_ALTO_CORE_PAD_DRAMBA,
  PSS_ALTO_CORE_PAD_DRAMBG,
  PSS_ALTO_CORE_PAD_DRAMCK,
  PSS_ALTO_CORE_PAD_DRAMCKE,
  PSS_ALTO_CORE_PAD_DRAMCKN,
  PSS_ALTO_CORE_PAD_DRAMCSN,
  PSS_ALTO_CORE_PAD_DRAMDM,
  PSS_ALTO_CORE_PAD_DRAMDQ,
  PSS_ALTO_CORE_PAD_DRAMDQS,
  PSS_ALTO_CORE_PAD_DRAMDQSN,
  PSS_ALTO_CORE_PAD_DRAMODT,
  PSS_ALTO_CORE_PAD_DRAMPARITY,
  PSS_ALTO_CORE_PAD_DRAMRAMRSTN,
  PSS_ALTO_CORE_PAD_ERROROUT,
  PSS_ALTO_CORE_PAD_ERRORSTATUS,
  PSS_ALTO_CORE_PAD_INITB,
  PSS_ALTO_CORE_PAD_JTAGTCK,
  PSS_ALTO_CORE_PAD_JTAGTDI,
  PSS_ALTO_CORE_PAD_JTAGTDO,
  PSS_ALTO_CORE_PAD_JTAGTMS,
  PSS_ALTO_CORE_PAD_MIO,
  PSS_ALTO_CORE_PAD_PORB,
  PSS_ALTO_CORE_PAD_PROGB,
  PSS_ALTO_CORE_PAD_RCALIBINOUT,
  PSS_ALTO_CORE_PAD_SRSTB,
  PSS_ALTO_CORE_PAD_ZQ,
  ADMAFCICLK,
  AIBPMUAFIFMFPDACK,
  AIBPMUAFIFMLPDACK,
  DDRCEXTREFRESHRANK0REQ,
  DDRCEXTREFRESHRANK1REQ,
  DDRCREFRESHPLCLK,
  DPAUXDATAIN,
  DPEXTERNALCUSTOMEVENT1,
  DPEXTERNALCUSTOMEVENT2,
  DPEXTERNALVSYNCEVENT,
  DPHOTPLUGDETECT,
  DPLIVEGFXALPHAIN,
  DPLIVEGFXPIXEL1IN,
  DPLIVEVIDEOINDE,
  DPLIVEVIDEOINHSYNC,
  DPLIVEVIDEOINPIXEL1,
  DPLIVEVIDEOINVSYNC,
  DPMAXISMIXEDAUDIOTREADY,
  DPSAXISAUDIOCLK,
  DPSAXISAUDIOTDATA,
  DPSAXISAUDIOTID,
  DPSAXISAUDIOTVALID,
  DPVIDEOINCLK,
  EMIOCAN0PHYRX,
  EMIOCAN1PHYRX,
  EMIOENET0DMATXSTATUSTOG,
  EMIOENET0EXTINTIN,
  EMIOENET0GMIICOL,
  EMIOENET0GMIICRS,
  EMIOENET0GMIIRXCLK,
  EMIOENET0GMIIRXD,
  EMIOENET0GMIIRXDV,
  EMIOENET0GMIIRXER,
  EMIOENET0GMIITXCLK,
  EMIOENET0MDIOI,
  EMIOENET0RXWOVERFLOW,
  EMIOENET0TXRCONTROL,
  EMIOENET0TXRDATA,
  EMIOENET0TXRDATARDY,
  EMIOENET0TXREOP,
  EMIOENET0TXRERR,
  EMIOENET0TXRFLUSHED,
  EMIOENET0TXRSOP,
  EMIOENET0TXRUNDERFLOW,
  EMIOENET0TXRVALID,
  EMIOENET1DMATXSTATUSTOG,
  EMIOENET1EXTINTIN,
  EMIOENET1GMIICOL,
  EMIOENET1GMIICRS,
  EMIOENET1GMIIRXCLK,
  EMIOENET1GMIIRXD,
  EMIOENET1GMIIRXDV,
  EMIOENET1GMIIRXER,
  EMIOENET1GMIITXCLK,
  EMIOENET1MDIOI,
  EMIOENET1RXWOVERFLOW,
  EMIOENET1TXRCONTROL,
  EMIOENET1TXRDATA,
  EMIOENET1TXRDATARDY,
  EMIOENET1TXREOP,
  EMIOENET1TXRERR,
  EMIOENET1TXRFLUSHED,
  EMIOENET1TXRSOP,
  EMIOENET1TXRUNDERFLOW,
  EMIOENET1TXRVALID,
  EMIOENET2DMATXSTATUSTOG,
  EMIOENET2EXTINTIN,
  EMIOENET2GMIICOL,
  EMIOENET2GMIICRS,
  EMIOENET2GMIIRXCLK,
  EMIOENET2GMIIRXD,
  EMIOENET2GMIIRXDV,
  EMIOENET2GMIIRXER,
  EMIOENET2GMIITXCLK,
  EMIOENET2MDIOI,
  EMIOENET2RXWOVERFLOW,
  EMIOENET2TXRCONTROL,
  EMIOENET2TXRDATA,
  EMIOENET2TXRDATARDY,
  EMIOENET2TXREOP,
  EMIOENET2TXRERR,
  EMIOENET2TXRFLUSHED,
  EMIOENET2TXRSOP,
  EMIOENET2TXRUNDERFLOW,
  EMIOENET2TXRVALID,
  EMIOENET3DMATXSTATUSTOG,
  EMIOENET3EXTINTIN,
  EMIOENET3GMIICOL,
  EMIOENET3GMIICRS,
  EMIOENET3GMIIRXCLK,
  EMIOENET3GMIIRXD,
  EMIOENET3GMIIRXDV,
  EMIOENET3GMIIRXER,
  EMIOENET3GMIITXCLK,
  EMIOENET3MDIOI,
  EMIOENET3RXWOVERFLOW,
  EMIOENET3TXRCONTROL,
  EMIOENET3TXRDATA,
  EMIOENET3TXRDATARDY,
  EMIOENET3TXREOP,
  EMIOENET3TXRERR,
  EMIOENET3TXRFLUSHED,
  EMIOENET3TXRSOP,
  EMIOENET3TXRUNDERFLOW,
  EMIOENET3TXRVALID,
  EMIOENETTSUCLK,
  EMIOGEM0TSUINCCTRL,
  EMIOGEM1TSUINCCTRL,
  EMIOGEM2TSUINCCTRL,
  EMIOGEM3TSUINCCTRL,
  EMIOGPIOI,
  EMIOHUBPORTOVERCRNTUSB20,
  EMIOHUBPORTOVERCRNTUSB21,
  EMIOHUBPORTOVERCRNTUSB30,
  EMIOHUBPORTOVERCRNTUSB31,
  EMIOI2C0SCLI,
  EMIOI2C0SDAI,
  EMIOI2C1SCLI,
  EMIOI2C1SDAI,
  EMIOSDIO0CDN,
  EMIOSDIO0CMDIN,
  EMIOSDIO0DATAIN,
  EMIOSDIO0FBCLKIN,
  EMIOSDIO0WP,
  EMIOSDIO1CDN,
  EMIOSDIO1CMDIN,
  EMIOSDIO1DATAIN,
  EMIOSDIO1FBCLKIN,
  EMIOSDIO1WP,
  EMIOSPI0MI,
  EMIOSPI0SCLKI,
  EMIOSPI0SI,
  EMIOSPI0SSIN,
  EMIOSPI1MI,
  EMIOSPI1SCLKI,
  EMIOSPI1SI,
  EMIOSPI1SSIN,
  EMIOTTC0CLKI,
  EMIOTTC1CLKI,
  EMIOTTC2CLKI,
  EMIOTTC3CLKI,
  EMIOUART0CTSN,
  EMIOUART0DCDN,
  EMIOUART0DSRN,
  EMIOUART0RIN,
  EMIOUART0RX,
  EMIOUART1CTSN,
  EMIOUART1DCDN,
  EMIOUART1DSRN,
  EMIOUART1RIN,
  EMIOUART1RX,
  EMIOWDT0CLKI,
  EMIOWDT1CLKI,
  FMIOGEM0FIFORXCLKFROMPL,
  FMIOGEM0FIFOTXCLKFROMPL,
  FMIOGEM0SIGNALDETECT,
  FMIOGEM1FIFORXCLKFROMPL,
  FMIOGEM1FIFOTXCLKFROMPL,
  FMIOGEM1SIGNALDETECT,
  FMIOGEM2FIFORXCLKFROMPL,
  FMIOGEM2FIFOTXCLKFROMPL,
  FMIOGEM2SIGNALDETECT,
  FMIOGEM3FIFORXCLKFROMPL,
  FMIOGEM3FIFOTXCLKFROMPL,
  FMIOGEM3SIGNALDETECT,
  FMIOGEMTSUCLKFROMPL,
  FTMGPI,
  GDMAFCICLK,
  MAXIGP0ACLK,
  MAXIGP0ARREADY,
  MAXIGP0AWREADY,
  MAXIGP0BID,
  MAXIGP0BRESP,
  MAXIGP0BVALID,
  MAXIGP0RDATA,
  MAXIGP0RID,
  MAXIGP0RLAST,
  MAXIGP0RRESP,
  MAXIGP0RVALID,
  MAXIGP0WREADY,
  MAXIGP1ACLK,
  MAXIGP1ARREADY,
  MAXIGP1AWREADY,
  MAXIGP1BID,
  MAXIGP1BRESP,
  MAXIGP1BVALID,
  MAXIGP1RDATA,
  MAXIGP1RID,
  MAXIGP1RLAST,
  MAXIGP1RRESP,
  MAXIGP1RVALID,
  MAXIGP1WREADY,
  MAXIGP2ACLK,
  MAXIGP2ARREADY,
  MAXIGP2AWREADY,
  MAXIGP2BID,
  MAXIGP2BRESP,
  MAXIGP2BVALID,
  MAXIGP2RDATA,
  MAXIGP2RID,
  MAXIGP2RLAST,
  MAXIGP2RRESP,
  MAXIGP2RVALID,
  MAXIGP2WREADY,
  NFIQ0LPDRPU,
  NFIQ1LPDRPU,
  NIRQ0LPDRPU,
  NIRQ1LPDRPU,
  PL2ADMACVLD,
  PL2ADMATACK,
  PL2GDMACVLD,
  PL2GDMATACK,
  PLACECLK,
  PLACPINACT,
  PLFPGASTOP,
  PLLAUXREFCLKFPD,
  PLLAUXREFCLKLPD,
  PLPMUGPI,
  PLPSAPUGICFIQ,
  PLPSAPUGICIRQ,
  PLPSEVENTI,
  PLPSIRQ0,
  PLPSIRQ1,
  PLPSTRACECLK,
  PLPSTRIGACK,
  PLPSTRIGGER,
  PMUERRORFROMPL,
  PSS_ALTO_CORE_PAD_MGTRXN0IN,
  PSS_ALTO_CORE_PAD_MGTRXN1IN,
  PSS_ALTO_CORE_PAD_MGTRXN2IN,
  PSS_ALTO_CORE_PAD_MGTRXN3IN,
  PSS_ALTO_CORE_PAD_MGTRXP0IN,
  PSS_ALTO_CORE_PAD_MGTRXP1IN,
  PSS_ALTO_CORE_PAD_MGTRXP2IN,
  PSS_ALTO_CORE_PAD_MGTRXP3IN,
  PSS_ALTO_CORE_PAD_PADI,
  PSS_ALTO_CORE_PAD_REFN0IN,
  PSS_ALTO_CORE_PAD_REFN1IN,
  PSS_ALTO_CORE_PAD_REFN2IN,
  PSS_ALTO_CORE_PAD_REFN3IN,
  PSS_ALTO_CORE_PAD_REFP0IN,
  PSS_ALTO_CORE_PAD_REFP1IN,
  PSS_ALTO_CORE_PAD_REFP2IN,
  PSS_ALTO_CORE_PAD_REFP3IN,
  RPUEVENTI0,
  RPUEVENTI1,
  SACEFPDACREADY,
  SACEFPDARADDR,
  SACEFPDARBAR,
  SACEFPDARBURST,
  SACEFPDARCACHE,
  SACEFPDARDOMAIN,
  SACEFPDARID,
  SACEFPDARLEN,
  SACEFPDARLOCK,
  SACEFPDARPROT,
  SACEFPDARQOS,
  SACEFPDARREGION,
  SACEFPDARSIZE,
  SACEFPDARSNOOP,
  SACEFPDARUSER,
  SACEFPDARVALID,
  SACEFPDAWADDR,
  SACEFPDAWBAR,
  SACEFPDAWBURST,
  SACEFPDAWCACHE,
  SACEFPDAWDOMAIN,
  SACEFPDAWID,
  SACEFPDAWLEN,
  SACEFPDAWLOCK,
  SACEFPDAWPROT,
  SACEFPDAWQOS,
  SACEFPDAWREGION,
  SACEFPDAWSIZE,
  SACEFPDAWSNOOP,
  SACEFPDAWUSER,
  SACEFPDAWVALID,
  SACEFPDBREADY,
  SACEFPDCDDATA,
  SACEFPDCDLAST,
  SACEFPDCDVALID,
  SACEFPDCRRESP,
  SACEFPDCRVALID,
  SACEFPDRACK,
  SACEFPDRREADY,
  SACEFPDWACK,
  SACEFPDWDATA,
  SACEFPDWLAST,
  SACEFPDWSTRB,
  SACEFPDWUSER,
  SACEFPDWVALID,
  SAXIACPACLK,
  SAXIACPARADDR,
  SAXIACPARBURST,
  SAXIACPARCACHE,
  SAXIACPARID,
  SAXIACPARLEN,
  SAXIACPARLOCK,
  SAXIACPARPROT,
  SAXIACPARQOS,
  SAXIACPARSIZE,
  SAXIACPARUSER,
  SAXIACPARVALID,
  SAXIACPAWADDR,
  SAXIACPAWBURST,
  SAXIACPAWCACHE,
  SAXIACPAWID,
  SAXIACPAWLEN,
  SAXIACPAWLOCK,
  SAXIACPAWPROT,
  SAXIACPAWQOS,
  SAXIACPAWSIZE,
  SAXIACPAWUSER,
  SAXIACPAWVALID,
  SAXIACPBREADY,
  SAXIACPRREADY,
  SAXIACPWDATA,
  SAXIACPWLAST,
  SAXIACPWSTRB,
  SAXIACPWVALID,
  SAXIGP0ARADDR,
  SAXIGP0ARBURST,
  SAXIGP0ARCACHE,
  SAXIGP0ARID,
  SAXIGP0ARLEN,
  SAXIGP0ARLOCK,
  SAXIGP0ARPROT,
  SAXIGP0ARQOS,
  SAXIGP0ARSIZE,
  SAXIGP0ARUSER,
  SAXIGP0ARVALID,
  SAXIGP0AWADDR,
  SAXIGP0AWBURST,
  SAXIGP0AWCACHE,
  SAXIGP0AWID,
  SAXIGP0AWLEN,
  SAXIGP0AWLOCK,
  SAXIGP0AWPROT,
  SAXIGP0AWQOS,
  SAXIGP0AWSIZE,
  SAXIGP0AWUSER,
  SAXIGP0AWVALID,
  SAXIGP0BREADY,
  SAXIGP0RCLK,
  SAXIGP0RREADY,
  SAXIGP0WCLK,
  SAXIGP0WDATA,
  SAXIGP0WLAST,
  SAXIGP0WSTRB,
  SAXIGP0WVALID,
  SAXIGP1ARADDR,
  SAXIGP1ARBURST,
  SAXIGP1ARCACHE,
  SAXIGP1ARID,
  SAXIGP1ARLEN,
  SAXIGP1ARLOCK,
  SAXIGP1ARPROT,
  SAXIGP1ARQOS,
  SAXIGP1ARSIZE,
  SAXIGP1ARUSER,
  SAXIGP1ARVALID,
  SAXIGP1AWADDR,
  SAXIGP1AWBURST,
  SAXIGP1AWCACHE,
  SAXIGP1AWID,
  SAXIGP1AWLEN,
  SAXIGP1AWLOCK,
  SAXIGP1AWPROT,
  SAXIGP1AWQOS,
  SAXIGP1AWSIZE,
  SAXIGP1AWUSER,
  SAXIGP1AWVALID,
  SAXIGP1BREADY,
  SAXIGP1RCLK,
  SAXIGP1RREADY,
  SAXIGP1WCLK,
  SAXIGP1WDATA,
  SAXIGP1WLAST,
  SAXIGP1WSTRB,
  SAXIGP1WVALID,
  SAXIGP2ARADDR,
  SAXIGP2ARBURST,
  SAXIGP2ARCACHE,
  SAXIGP2ARID,
  SAXIGP2ARLEN,
  SAXIGP2ARLOCK,
  SAXIGP2ARPROT,
  SAXIGP2ARQOS,
  SAXIGP2ARSIZE,
  SAXIGP2ARUSER,
  SAXIGP2ARVALID,
  SAXIGP2AWADDR,
  SAXIGP2AWBURST,
  SAXIGP2AWCACHE,
  SAXIGP2AWID,
  SAXIGP2AWLEN,
  SAXIGP2AWLOCK,
  SAXIGP2AWPROT,
  SAXIGP2AWQOS,
  SAXIGP2AWSIZE,
  SAXIGP2AWUSER,
  SAXIGP2AWVALID,
  SAXIGP2BREADY,
  SAXIGP2RCLK,
  SAXIGP2RREADY,
  SAXIGP2WCLK,
  SAXIGP2WDATA,
  SAXIGP2WLAST,
  SAXIGP2WSTRB,
  SAXIGP2WVALID,
  SAXIGP3ARADDR,
  SAXIGP3ARBURST,
  SAXIGP3ARCACHE,
  SAXIGP3ARID,
  SAXIGP3ARLEN,
  SAXIGP3ARLOCK,
  SAXIGP3ARPROT,
  SAXIGP3ARQOS,
  SAXIGP3ARSIZE,
  SAXIGP3ARUSER,
  SAXIGP3ARVALID,
  SAXIGP3AWADDR,
  SAXIGP3AWBURST,
  SAXIGP3AWCACHE,
  SAXIGP3AWID,
  SAXIGP3AWLEN,
  SAXIGP3AWLOCK,
  SAXIGP3AWPROT,
  SAXIGP3AWQOS,
  SAXIGP3AWSIZE,
  SAXIGP3AWUSER,
  SAXIGP3AWVALID,
  SAXIGP3BREADY,
  SAXIGP3RCLK,
  SAXIGP3RREADY,
  SAXIGP3WCLK,
  SAXIGP3WDATA,
  SAXIGP3WLAST,
  SAXIGP3WSTRB,
  SAXIGP3WVALID,
  SAXIGP4ARADDR,
  SAXIGP4ARBURST,
  SAXIGP4ARCACHE,
  SAXIGP4ARID,
  SAXIGP4ARLEN,
  SAXIGP4ARLOCK,
  SAXIGP4ARPROT,
  SAXIGP4ARQOS,
  SAXIGP4ARSIZE,
  SAXIGP4ARUSER,
  SAXIGP4ARVALID,
  SAXIGP4AWADDR,
  SAXIGP4AWBURST,
  SAXIGP4AWCACHE,
  SAXIGP4AWID,
  SAXIGP4AWLEN,
  SAXIGP4AWLOCK,
  SAXIGP4AWPROT,
  SAXIGP4AWQOS,
  SAXIGP4AWSIZE,
  SAXIGP4AWUSER,
  SAXIGP4AWVALID,
  SAXIGP4BREADY,
  SAXIGP4RCLK,
  SAXIGP4RREADY,
  SAXIGP4WCLK,
  SAXIGP4WDATA,
  SAXIGP4WLAST,
  SAXIGP4WSTRB,
  SAXIGP4WVALID,
  SAXIGP5ARADDR,
  SAXIGP5ARBURST,
  SAXIGP5ARCACHE,
  SAXIGP5ARID,
  SAXIGP5ARLEN,
  SAXIGP5ARLOCK,
  SAXIGP5ARPROT,
  SAXIGP5ARQOS,
  SAXIGP5ARSIZE,
  SAXIGP5ARUSER,
  SAXIGP5ARVALID,
  SAXIGP5AWADDR,
  SAXIGP5AWBURST,
  SAXIGP5AWCACHE,
  SAXIGP5AWID,
  SAXIGP5AWLEN,
  SAXIGP5AWLOCK,
  SAXIGP5AWPROT,
  SAXIGP5AWQOS,
  SAXIGP5AWSIZE,
  SAXIGP5AWUSER,
  SAXIGP5AWVALID,
  SAXIGP5BREADY,
  SAXIGP5RCLK,
  SAXIGP5RREADY,
  SAXIGP5WCLK,
  SAXIGP5WDATA,
  SAXIGP5WLAST,
  SAXIGP5WSTRB,
  SAXIGP5WVALID,
  SAXIGP6ARADDR,
  SAXIGP6ARBURST,
  SAXIGP6ARCACHE,
  SAXIGP6ARID,
  SAXIGP6ARLEN,
  SAXIGP6ARLOCK,
  SAXIGP6ARPROT,
  SAXIGP6ARQOS,
  SAXIGP6ARSIZE,
  SAXIGP6ARUSER,
  SAXIGP6ARVALID,
  SAXIGP6AWADDR,
  SAXIGP6AWBURST,
  SAXIGP6AWCACHE,
  SAXIGP6AWID,
  SAXIGP6AWLEN,
  SAXIGP6AWLOCK,
  SAXIGP6AWPROT,
  SAXIGP6AWQOS,
  SAXIGP6AWSIZE,
  SAXIGP6AWUSER,
  SAXIGP6AWVALID,
  SAXIGP6BREADY,
  SAXIGP6RCLK,
  SAXIGP6RREADY,
  SAXIGP6WCLK,
  SAXIGP6WDATA,
  SAXIGP6WLAST,
  SAXIGP6WSTRB,
  SAXIGP6WVALID,
  STMEVENT
);
   output DPAUDIOREFCLK;
   output DPAUXDATAOEN;
   output DPAUXDATAOUT;
   output DPLIVEVIDEODEOUT;
   output DPMAXISMIXEDAUDIOTID;
   output DPMAXISMIXEDAUDIOTVALID;
   output DPSAXISAUDIOTREADY;
   output DPVIDEOOUTHSYNC;
   output DPVIDEOOUTVSYNC;
   output DPVIDEOREFCLK;
   output EMIOCAN0PHYTX;
   output EMIOCAN1PHYTX;
   output EMIOENET0DMATXENDTOG;
   output EMIOENET0GMIITXEN;
   output EMIOENET0GMIITXER;
   output EMIOENET0MDIOMDC;
   output EMIOENET0MDIOO;
   output EMIOENET0MDIOTN;
   output EMIOENET0RXWEOP;
   output EMIOENET0RXWERR;
   output EMIOENET0RXWFLUSH;
   output EMIOENET0RXWSOP;
   output EMIOENET0RXWWR;
   output EMIOENET0TXRRD;
   output EMIOENET1DMATXENDTOG;
   output EMIOENET1GMIITXEN;
   output EMIOENET1GMIITXER;
   output EMIOENET1MDIOMDC;
   output EMIOENET1MDIOO;
   output EMIOENET1MDIOTN;
   output EMIOENET1RXWEOP;
   output EMIOENET1RXWERR;
   output EMIOENET1RXWFLUSH;
   output EMIOENET1RXWSOP;
   output EMIOENET1RXWWR;
   output EMIOENET1TXRRD;
   output EMIOENET2DMATXENDTOG;
   output EMIOENET2GMIITXEN;
   output EMIOENET2GMIITXER;
   output EMIOENET2MDIOMDC;
   output EMIOENET2MDIOO;
   output EMIOENET2MDIOTN;
   output EMIOENET2RXWEOP;
   output EMIOENET2RXWERR;
   output EMIOENET2RXWFLUSH;
   output EMIOENET2RXWSOP;
   output EMIOENET2RXWWR;
   output EMIOENET2TXRRD;
   output EMIOENET3DMATXENDTOG;
   output EMIOENET3GMIITXEN;
   output EMIOENET3GMIITXER;
   output EMIOENET3MDIOMDC;
   output EMIOENET3MDIOO;
   output EMIOENET3MDIOTN;
   output EMIOENET3RXWEOP;
   output EMIOENET3RXWERR;
   output EMIOENET3RXWFLUSH;
   output EMIOENET3RXWSOP;
   output EMIOENET3RXWWR;
   output EMIOENET3TXRRD;
   output EMIOGEM0DELAYREQRX;
   output EMIOGEM0DELAYREQTX;
   output EMIOGEM0PDELAYREQRX;
   output EMIOGEM0PDELAYREQTX;
   output EMIOGEM0PDELAYRESPRX;
   output EMIOGEM0PDELAYRESPTX;
   output EMIOGEM0RXSOF;
   output EMIOGEM0SYNCFRAMERX;
   output EMIOGEM0SYNCFRAMETX;
   output EMIOGEM0TSUTIMERCMPVAL;
   output EMIOGEM0TXRFIXEDLAT;
   output EMIOGEM0TXSOF;
   output EMIOGEM1DELAYREQRX;
   output EMIOGEM1DELAYREQTX;
   output EMIOGEM1PDELAYREQRX;
   output EMIOGEM1PDELAYREQTX;
   output EMIOGEM1PDELAYRESPRX;
   output EMIOGEM1PDELAYRESPTX;
   output EMIOGEM1RXSOF;
   output EMIOGEM1SYNCFRAMERX;
   output EMIOGEM1SYNCFRAMETX;
   output EMIOGEM1TSUTIMERCMPVAL;
   output EMIOGEM1TXRFIXEDLAT;
   output EMIOGEM1TXSOF;
   output EMIOGEM2DELAYREQRX;
   output EMIOGEM2DELAYREQTX;
   output EMIOGEM2PDELAYREQRX;
   output EMIOGEM2PDELAYREQTX;
   output EMIOGEM2PDELAYRESPRX;
   output EMIOGEM2PDELAYRESPTX;
   output EMIOGEM2RXSOF;
   output EMIOGEM2SYNCFRAMERX;
   output EMIOGEM2SYNCFRAMETX;
   output EMIOGEM2TSUTIMERCMPVAL;
   output EMIOGEM2TXRFIXEDLAT;
   output EMIOGEM2TXSOF;
   output EMIOGEM3DELAYREQRX;
   output EMIOGEM3DELAYREQTX;
   output EMIOGEM3PDELAYREQRX;
   output EMIOGEM3PDELAYREQTX;
   output EMIOGEM3PDELAYRESPRX;
   output EMIOGEM3PDELAYRESPTX;
   output EMIOGEM3RXSOF;
   output EMIOGEM3SYNCFRAMERX;
   output EMIOGEM3SYNCFRAMETX;
   output EMIOGEM3TSUTIMERCMPVAL;
   output EMIOGEM3TXRFIXEDLAT;
   output EMIOGEM3TXSOF;
   output EMIOI2C0SCLO;
   output EMIOI2C0SCLTN;
   output EMIOI2C0SDAO;
   output EMIOI2C0SDATN;
   output EMIOI2C1SCLO;
   output EMIOI2C1SCLTN;
   output EMIOI2C1SDAO;
   output EMIOI2C1SDATN;
   output EMIOSDIO0BUSPOWER;
   output EMIOSDIO0CLKOUT;
   output EMIOSDIO0CMDENA;
   output EMIOSDIO0CMDOUT;
   output EMIOSDIO0LEDCONTROL;
   output EMIOSDIO1BUSPOWER;
   output EMIOSDIO1CLKOUT;
   output EMIOSDIO1CMDENA;
   output EMIOSDIO1CMDOUT;
   output EMIOSDIO1LEDCONTROL;
   output EMIOSPI0MO;
   output EMIOSPI0MOTN;
   output EMIOSPI0SCLKO;
   output EMIOSPI0SCLKTN;
   output EMIOSPI0SO;
   output EMIOSPI0SSNTN;
   output EMIOSPI0STN;
   output EMIOSPI1MO;
   output EMIOSPI1MOTN;
   output EMIOSPI1SCLKO;
   output EMIOSPI1SCLKTN;
   output EMIOSPI1SO;
   output EMIOSPI1SSNTN;
   output EMIOSPI1STN;
   output EMIOU2DSPORTVBUSCTRLUSB30;
   output EMIOU2DSPORTVBUSCTRLUSB31;
   output EMIOU3DSPORTVBUSCTRLUSB30;
   output EMIOU3DSPORTVBUSCTRLUSB31;
   output EMIOUART0DTRN;
   output EMIOUART0RTSN;
   output EMIOUART0TX;
   output EMIOUART1DTRN;
   output EMIOUART1RTSN;
   output EMIOUART1TX;
   output EMIOWDT0RSTO;
   output EMIOWDT1RSTO;
   output FMIOGEM0FIFORXCLKTOPLBUFG;
   output FMIOGEM0FIFOTXCLKTOPLBUFG;
   output FMIOGEM1FIFORXCLKTOPLBUFG;
   output FMIOGEM1FIFOTXCLKTOPLBUFG;
   output FMIOGEM2FIFORXCLKTOPLBUFG;
   output FMIOGEM2FIFOTXCLKTOPLBUFG;
   output FMIOGEM3FIFORXCLKTOPLBUFG;
   output FMIOGEM3FIFOTXCLKTOPLBUFG;
   output FMIOGEMTSUCLKTOPLBUFG;
   output MAXIGP0ARLOCK;
   output MAXIGP0ARVALID;
   output MAXIGP0AWLOCK;
   output MAXIGP0AWVALID;
   output MAXIGP0BREADY;
   output MAXIGP0RREADY;
   output MAXIGP0WLAST;
   output MAXIGP0WVALID;
   output MAXIGP1ARLOCK;
   output MAXIGP1ARVALID;
   output MAXIGP1AWLOCK;
   output MAXIGP1AWVALID;
   output MAXIGP1BREADY;
   output MAXIGP1RREADY;
   output MAXIGP1WLAST;
   output MAXIGP1WVALID;
   output MAXIGP2ARLOCK;
   output MAXIGP2ARVALID;
   output MAXIGP2AWLOCK;
   output MAXIGP2AWVALID;
   output MAXIGP2BREADY;
   output MAXIGP2RREADY;
   output MAXIGP2WLAST;
   output MAXIGP2WVALID;
   output OSCRTCCLK;
   output PMUAIBAFIFMFPDREQ;
   output PMUAIBAFIFMLPDREQ;
   output PSPLEVENTO;
   output PSPLTRACECTL;
   output PSS_ALTO_CORE_PAD_MGTTXN0OUT;
   output PSS_ALTO_CORE_PAD_MGTTXN1OUT;
   output PSS_ALTO_CORE_PAD_MGTTXN2OUT;
   output PSS_ALTO_CORE_PAD_MGTTXN3OUT;
   output PSS_ALTO_CORE_PAD_MGTTXP0OUT;
   output PSS_ALTO_CORE_PAD_MGTTXP1OUT;
   output PSS_ALTO_CORE_PAD_MGTTXP2OUT;
   output PSS_ALTO_CORE_PAD_MGTTXP3OUT;
   output PSS_ALTO_CORE_PAD_PADO;
   output RPUEVENTO0;
   output RPUEVENTO1;
   output SACEFPDACVALID;
   output SACEFPDARREADY;
   output SACEFPDAWREADY;
   output SACEFPDBUSER;
   output SACEFPDBVALID;
   output SACEFPDCDREADY;
   output SACEFPDCRREADY;
   output SACEFPDRLAST;
   output SACEFPDRUSER;
   output SACEFPDRVALID;
   output SACEFPDWREADY;
   output SAXIACPARREADY;
   output SAXIACPAWREADY;
   output SAXIACPBVALID;
   output SAXIACPRLAST;
   output SAXIACPRVALID;
   output SAXIACPWREADY;
   output SAXIGP0ARREADY;
   output SAXIGP0AWREADY;
   output SAXIGP0BVALID;
   output SAXIGP0RLAST;
   output SAXIGP0RVALID;
   output SAXIGP0WREADY;
   output SAXIGP1ARREADY;
   output SAXIGP1AWREADY;
   output SAXIGP1BVALID;
   output SAXIGP1RLAST;
   output SAXIGP1RVALID;
   output SAXIGP1WREADY;
   output SAXIGP2ARREADY;
   output SAXIGP2AWREADY;
   output SAXIGP2BVALID;
   output SAXIGP2RLAST;
   output SAXIGP2RVALID;
   output SAXIGP2WREADY;
   output SAXIGP3ARREADY;
   output SAXIGP3AWREADY;
   output SAXIGP3BVALID;
   output SAXIGP3RLAST;
   output SAXIGP3RVALID;
   output SAXIGP3WREADY;
   output SAXIGP4ARREADY;
   output SAXIGP4AWREADY;
   output SAXIGP4BVALID;
   output SAXIGP4RLAST;
   output SAXIGP4RVALID;
   output SAXIGP4WREADY;
   output SAXIGP5ARREADY;
   output SAXIGP5AWREADY;
   output SAXIGP5BVALID;
   output SAXIGP5RLAST;
   output SAXIGP5RVALID;
   output SAXIGP5WREADY;
   output SAXIGP6ARREADY;
   output SAXIGP6AWREADY;
   output SAXIGP6BVALID;
   output SAXIGP6RLAST;
   output SAXIGP6RVALID;
   output SAXIGP6WREADY;
   output [127:0] MAXIGP0WDATA;
   output [127:0] MAXIGP1WDATA;
   output [127:0] MAXIGP2WDATA;
   output [127:0] SACEFPDRDATA;
   output [127:0] SAXIACPRDATA;
   output [127:0] SAXIGP0RDATA;
   output [127:0] SAXIGP1RDATA;
   output [127:0] SAXIGP2RDATA;
   output [127:0] SAXIGP3RDATA;
   output [127:0] SAXIGP4RDATA;
   output [127:0] SAXIGP5RDATA;
   output [127:0] SAXIGP6RDATA;
   output [15:0] MAXIGP0ARID;
   output [15:0] MAXIGP0ARUSER;
   output [15:0] MAXIGP0AWID;
   output [15:0] MAXIGP0AWUSER;
   output [15:0] MAXIGP0WSTRB;
   output [15:0] MAXIGP1ARID;
   output [15:0] MAXIGP1ARUSER;
   output [15:0] MAXIGP1AWID;
   output [15:0] MAXIGP1AWUSER;
   output [15:0] MAXIGP1WSTRB;
   output [15:0] MAXIGP2ARID;
   output [15:0] MAXIGP2ARUSER;
   output [15:0] MAXIGP2AWID;
   output [15:0] MAXIGP2AWUSER;
   output [15:0] MAXIGP2WSTRB;
   output [1:0] EMIOENET0DMABUSWIDTH;
   output [1:0] EMIOENET1DMABUSWIDTH;
   output [1:0] EMIOENET2DMABUSWIDTH;
   output [1:0] EMIOENET3DMABUSWIDTH;
   output [1:0] MAXIGP0ARBURST;
   output [1:0] MAXIGP0AWBURST;
   output [1:0] MAXIGP1ARBURST;
   output [1:0] MAXIGP1AWBURST;
   output [1:0] MAXIGP2ARBURST;
   output [1:0] MAXIGP2AWBURST;
   output [1:0] SACEFPDBRESP;
   output [1:0] SAXIACPBRESP;
   output [1:0] SAXIACPRRESP;
   output [1:0] SAXIGP0BRESP;
   output [1:0] SAXIGP0RRESP;
   output [1:0] SAXIGP1BRESP;
   output [1:0] SAXIGP1RRESP;
   output [1:0] SAXIGP2BRESP;
   output [1:0] SAXIGP2RRESP;
   output [1:0] SAXIGP3BRESP;
   output [1:0] SAXIGP3RRESP;
   output [1:0] SAXIGP4BRESP;
   output [1:0] SAXIGP4RRESP;
   output [1:0] SAXIGP5BRESP;
   output [1:0] SAXIGP5RRESP;
   output [1:0] SAXIGP6BRESP;
   output [1:0] SAXIGP6RRESP;
   output [2:0] EMIOENET0SPEEDMODE;
   output [2:0] EMIOENET1SPEEDMODE;
   output [2:0] EMIOENET2SPEEDMODE;
   output [2:0] EMIOENET3SPEEDMODE;
   output [2:0] EMIOSDIO0BUSVOLT;
   output [2:0] EMIOSDIO1BUSVOLT;
   output [2:0] EMIOSPI0SSON;
   output [2:0] EMIOSPI1SSON;
   output [2:0] EMIOTTC0WAVEO;
   output [2:0] EMIOTTC1WAVEO;
   output [2:0] EMIOTTC2WAVEO;
   output [2:0] EMIOTTC3WAVEO;
   output [2:0] MAXIGP0ARPROT;
   output [2:0] MAXIGP0ARSIZE;
   output [2:0] MAXIGP0AWPROT;
   output [2:0] MAXIGP0AWSIZE;
   output [2:0] MAXIGP1ARPROT;
   output [2:0] MAXIGP1ARSIZE;
   output [2:0] MAXIGP1AWPROT;
   output [2:0] MAXIGP1AWSIZE;
   output [2:0] MAXIGP2ARPROT;
   output [2:0] MAXIGP2ARSIZE;
   output [2:0] MAXIGP2AWPROT;
   output [2:0] MAXIGP2AWSIZE;
   output [2:0] SACEFPDACPROT;
   output [31:0] DPMAXISMIXEDAUDIOTDATA;
   output [31:0] FTMGPO;
   output [31:0] PMUPLGPO;
   output [31:0] PSPLTRACEDATA;
   output [35:0] DPVIDEOOUTPIXEL1;
   output [39:0] MAXIGP0ARADDR;
   output [39:0] MAXIGP0AWADDR;
   output [39:0] MAXIGP1ARADDR;
   output [39:0] MAXIGP1AWADDR;
   output [39:0] MAXIGP2ARADDR;
   output [39:0] MAXIGP2AWADDR;
   output [3:0] EMIOENET0TXRSTATUS;
   output [3:0] EMIOENET1TXRSTATUS;
   output [3:0] EMIOENET2TXRSTATUS;
   output [3:0] EMIOENET3TXRSTATUS;
   output [3:0] MAXIGP0ARCACHE;
   output [3:0] MAXIGP0ARQOS;
   output [3:0] MAXIGP0AWCACHE;
   output [3:0] MAXIGP0AWQOS;
   output [3:0] MAXIGP1ARCACHE;
   output [3:0] MAXIGP1ARQOS;
   output [3:0] MAXIGP1AWCACHE;
   output [3:0] MAXIGP1AWQOS;
   output [3:0] MAXIGP2ARCACHE;
   output [3:0] MAXIGP2ARQOS;
   output [3:0] MAXIGP2AWCACHE;
   output [3:0] MAXIGP2AWQOS;
   output [3:0] PLCLK;
   output [3:0] PSPLSTANDBYWFE;
   output [3:0] PSPLSTANDBYWFI;
   output [3:0] PSPLTRIGACK;
   output [3:0] PSPLTRIGGER;
   output [3:0] SACEFPDACSNOOP;
   output [3:0] SACEFPDRRESP;
   output [3:0] SAXIGP0RACOUNT;
   output [3:0] SAXIGP0WACOUNT;
   output [3:0] SAXIGP1RACOUNT;
   output [3:0] SAXIGP1WACOUNT;
   output [3:0] SAXIGP2RACOUNT;
   output [3:0] SAXIGP2WACOUNT;
   output [3:0] SAXIGP3RACOUNT;
   output [3:0] SAXIGP3WACOUNT;
   output [3:0] SAXIGP4RACOUNT;
   output [3:0] SAXIGP4WACOUNT;
   output [3:0] SAXIGP5RACOUNT;
   output [3:0] SAXIGP5WACOUNT;
   output [3:0] SAXIGP6RACOUNT;
   output [3:0] SAXIGP6WACOUNT;
   output [43:0] SACEFPDACADDR;
   output [44:0] EMIOENET0RXWSTATUS;
   output [44:0] EMIOENET1RXWSTATUS;
   output [44:0] EMIOENET2RXWSTATUS;
   output [44:0] EMIOENET3RXWSTATUS;
   output [46:0] PMUERRORTOPL;
   output [4:0] SAXIACPBID;
   output [4:0] SAXIACPRID;
   output [5:0] SACEFPDBID;
   output [5:0] SACEFPDRID;
   output [5:0] SAXIGP0BID;
   output [5:0] SAXIGP0RID;
   output [5:0] SAXIGP1BID;
   output [5:0] SAXIGP1RID;
   output [5:0] SAXIGP2BID;
   output [5:0] SAXIGP2RID;
   output [5:0] SAXIGP3BID;
   output [5:0] SAXIGP3RID;
   output [5:0] SAXIGP4BID;
   output [5:0] SAXIGP4RID;
   output [5:0] SAXIGP5BID;
   output [5:0] SAXIGP5RID;
   output [5:0] SAXIGP6BID;
   output [5:0] SAXIGP6RID;
   output [63:0] PSPLIRQFPD;
   output [7:0] ADMA2PLCACK;
   output [7:0] ADMA2PLTVLD;
   output [7:0] EMIOENET0GMIITXD;
   output [7:0] EMIOENET0RXWDATA;
   output [7:0] EMIOENET1GMIITXD;
   output [7:0] EMIOENET1RXWDATA;
   output [7:0] EMIOENET2GMIITXD;
   output [7:0] EMIOENET2RXWDATA;
   output [7:0] EMIOENET3GMIITXD;
   output [7:0] EMIOENET3RXWDATA;
   output [7:0] EMIOSDIO0DATAENA;
   output [7:0] EMIOSDIO0DATAOUT;
   output [7:0] EMIOSDIO1DATAENA;
   output [7:0] EMIOSDIO1DATAOUT;
   output [7:0] GDMA2PLCACK;
   output [7:0] GDMA2PLTVLD;
   output [7:0] MAXIGP0ARLEN;
   output [7:0] MAXIGP0AWLEN;
   output [7:0] MAXIGP1ARLEN;
   output [7:0] MAXIGP1AWLEN;
   output [7:0] MAXIGP2ARLEN;
   output [7:0] MAXIGP2AWLEN;
   output [7:0] SAXIGP0RCOUNT;
   output [7:0] SAXIGP0WCOUNT;
   output [7:0] SAXIGP1RCOUNT;
   output [7:0] SAXIGP1WCOUNT;
   output [7:0] SAXIGP2RCOUNT;
   output [7:0] SAXIGP2WCOUNT;
   output [7:0] SAXIGP3RCOUNT;
   output [7:0] SAXIGP3WCOUNT;
   output [7:0] SAXIGP4RCOUNT;
   output [7:0] SAXIGP4WCOUNT;
   output [7:0] SAXIGP5RCOUNT;
   output [7:0] SAXIGP5WCOUNT;
   output [7:0] SAXIGP6RCOUNT;
   output [7:0] SAXIGP6WCOUNT;
   output [93:0] EMIOENET0GEMTSUTIMERCNT;
   output [95:0] EMIOGPIOO;
   output [95:0] EMIOGPIOTN;
   output [99:0] PSPLIRQLPD;
   inout PSS_ALTO_CORE_PAD_CLK;
   inout PSS_ALTO_CORE_PAD_DONEB;
   inout PSS_ALTO_CORE_PAD_DRAMACTN;
   inout PSS_ALTO_CORE_PAD_DRAMALERTN;
   inout PSS_ALTO_CORE_PAD_DRAMPARITY;
   inout PSS_ALTO_CORE_PAD_DRAMRAMRSTN;
   inout PSS_ALTO_CORE_PAD_ERROROUT;
   inout PSS_ALTO_CORE_PAD_ERRORSTATUS;
   inout PSS_ALTO_CORE_PAD_INITB;
   inout PSS_ALTO_CORE_PAD_JTAGTCK;
   inout PSS_ALTO_CORE_PAD_JTAGTDI;
   inout PSS_ALTO_CORE_PAD_JTAGTDO;
   inout PSS_ALTO_CORE_PAD_JTAGTMS;
   inout PSS_ALTO_CORE_PAD_PORB;
   inout PSS_ALTO_CORE_PAD_PROGB;
   inout PSS_ALTO_CORE_PAD_RCALIBINOUT;
   inout PSS_ALTO_CORE_PAD_SRSTB;
   inout PSS_ALTO_CORE_PAD_ZQ;
   inout [17:0] PSS_ALTO_CORE_PAD_DRAMA;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMBA;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMBG;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMCK;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMCKE;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMCKN;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMCSN;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMODT;
   inout [3:0] PSS_ALTO_CORE_PAD_BOOTMODE;
   inout [71:0] PSS_ALTO_CORE_PAD_DRAMDQ;
   inout [77:0] PSS_ALTO_CORE_PAD_MIO;
   inout [8:0] PSS_ALTO_CORE_PAD_DRAMDM;
   inout [8:0] PSS_ALTO_CORE_PAD_DRAMDQS;
   inout [8:0] PSS_ALTO_CORE_PAD_DRAMDQSN;
   input AIBPMUAFIFMFPDACK;
   input AIBPMUAFIFMLPDACK;
   input DDRCEXTREFRESHRANK0REQ;
   input DDRCEXTREFRESHRANK1REQ;
   input DDRCREFRESHPLCLK;
   input DPAUXDATAIN;
   input DPEXTERNALCUSTOMEVENT1;
   input DPEXTERNALCUSTOMEVENT2;
   input DPEXTERNALVSYNCEVENT;
   input DPHOTPLUGDETECT;
   input DPLIVEVIDEOINDE;
   input DPLIVEVIDEOINHSYNC;
   input DPLIVEVIDEOINVSYNC;
   input DPMAXISMIXEDAUDIOTREADY;
   input DPSAXISAUDIOCLK;
   input DPSAXISAUDIOTID;
   input DPSAXISAUDIOTVALID;
   input DPVIDEOINCLK;
   input EMIOCAN0PHYRX;
   input EMIOCAN1PHYRX;
   input EMIOENET0DMATXSTATUSTOG;
   input EMIOENET0EXTINTIN;
   input EMIOENET0GMIICOL;
   input EMIOENET0GMIICRS;
   input EMIOENET0GMIIRXCLK;
   input EMIOENET0GMIIRXDV;
   input EMIOENET0GMIIRXER;
   input EMIOENET0GMIITXCLK;
   input EMIOENET0MDIOI;
   input EMIOENET0RXWOVERFLOW;
   input EMIOENET0TXRCONTROL;
   input EMIOENET0TXRDATARDY;
   input EMIOENET0TXREOP;
   input EMIOENET0TXRERR;
   input EMIOENET0TXRFLUSHED;
   input EMIOENET0TXRSOP;
   input EMIOENET0TXRUNDERFLOW;
   input EMIOENET0TXRVALID;
   input EMIOENET1DMATXSTATUSTOG;
   input EMIOENET1EXTINTIN;
   input EMIOENET1GMIICOL;
   input EMIOENET1GMIICRS;
   input EMIOENET1GMIIRXCLK;
   input EMIOENET1GMIIRXDV;
   input EMIOENET1GMIIRXER;
   input EMIOENET1GMIITXCLK;
   input EMIOENET1MDIOI;
   input EMIOENET1RXWOVERFLOW;
   input EMIOENET1TXRCONTROL;
   input EMIOENET1TXRDATARDY;
   input EMIOENET1TXREOP;
   input EMIOENET1TXRERR;
   input EMIOENET1TXRFLUSHED;
   input EMIOENET1TXRSOP;
   input EMIOENET1TXRUNDERFLOW;
   input EMIOENET1TXRVALID;
   input EMIOENET2DMATXSTATUSTOG;
   input EMIOENET2EXTINTIN;
   input EMIOENET2GMIICOL;
   input EMIOENET2GMIICRS;
   input EMIOENET2GMIIRXCLK;
   input EMIOENET2GMIIRXDV;
   input EMIOENET2GMIIRXER;
   input EMIOENET2GMIITXCLK;
   input EMIOENET2MDIOI;
   input EMIOENET2RXWOVERFLOW;
   input EMIOENET2TXRCONTROL;
   input EMIOENET2TXRDATARDY;
   input EMIOENET2TXREOP;
   input EMIOENET2TXRERR;
   input EMIOENET2TXRFLUSHED;
   input EMIOENET2TXRSOP;
   input EMIOENET2TXRUNDERFLOW;
   input EMIOENET2TXRVALID;
   input EMIOENET3DMATXSTATUSTOG;
   input EMIOENET3EXTINTIN;
   input EMIOENET3GMIICOL;
   input EMIOENET3GMIICRS;
   input EMIOENET3GMIIRXCLK;
   input EMIOENET3GMIIRXDV;
   input EMIOENET3GMIIRXER;
   input EMIOENET3GMIITXCLK;
   input EMIOENET3MDIOI;
   input EMIOENET3RXWOVERFLOW;
   input EMIOENET3TXRCONTROL;
   input EMIOENET3TXRDATARDY;
   input EMIOENET3TXREOP;
   input EMIOENET3TXRERR;
   input EMIOENET3TXRFLUSHED;
   input EMIOENET3TXRSOP;
   input EMIOENET3TXRUNDERFLOW;
   input EMIOENET3TXRVALID;
   input EMIOENETTSUCLK;
   input EMIOHUBPORTOVERCRNTUSB20;
   input EMIOHUBPORTOVERCRNTUSB21;
   input EMIOHUBPORTOVERCRNTUSB30;
   input EMIOHUBPORTOVERCRNTUSB31;
   input EMIOI2C0SCLI;
   input EMIOI2C0SDAI;
   input EMIOI2C1SCLI;
   input EMIOI2C1SDAI;
   input EMIOSDIO0CDN;
   input EMIOSDIO0CMDIN;
   input EMIOSDIO0FBCLKIN;
   input EMIOSDIO0WP;
   input EMIOSDIO1CDN;
   input EMIOSDIO1CMDIN;
   input EMIOSDIO1FBCLKIN;
   input EMIOSDIO1WP;
   input EMIOSPI0MI;
   input EMIOSPI0SCLKI;
   input EMIOSPI0SI;
   input EMIOSPI0SSIN;
   input EMIOSPI1MI;
   input EMIOSPI1SCLKI;
   input EMIOSPI1SI;
   input EMIOSPI1SSIN;
   input EMIOUART0CTSN;
   input EMIOUART0DCDN;
   input EMIOUART0DSRN;
   input EMIOUART0RIN;
   input EMIOUART0RX;
   input EMIOUART1CTSN;
   input EMIOUART1DCDN;
   input EMIOUART1DSRN;
   input EMIOUART1RIN;
   input EMIOUART1RX;
   input EMIOWDT0CLKI;
   input EMIOWDT1CLKI;
   input FMIOGEM0FIFORXCLKFROMPL;
   input FMIOGEM0FIFOTXCLKFROMPL;
   input FMIOGEM0SIGNALDETECT;
   input FMIOGEM1FIFORXCLKFROMPL;
   input FMIOGEM1FIFOTXCLKFROMPL;
   input FMIOGEM1SIGNALDETECT;
   input FMIOGEM2FIFORXCLKFROMPL;
   input FMIOGEM2FIFOTXCLKFROMPL;
   input FMIOGEM2SIGNALDETECT;
   input FMIOGEM3FIFORXCLKFROMPL;
   input FMIOGEM3FIFOTXCLKFROMPL;
   input FMIOGEM3SIGNALDETECT;
   input FMIOGEMTSUCLKFROMPL;
   input MAXIGP0ACLK;
   input MAXIGP0ARREADY;
   input MAXIGP0AWREADY;
   input MAXIGP0BVALID;
   input MAXIGP0RLAST;
   input MAXIGP0RVALID;
   input MAXIGP0WREADY;
   input MAXIGP1ACLK;
   input MAXIGP1ARREADY;
   input MAXIGP1AWREADY;
   input MAXIGP1BVALID;
   input MAXIGP1RLAST;
   input MAXIGP1RVALID;
   input MAXIGP1WREADY;
   input MAXIGP2ACLK;
   input MAXIGP2ARREADY;
   input MAXIGP2AWREADY;
   input MAXIGP2BVALID;
   input MAXIGP2RLAST;
   input MAXIGP2RVALID;
   input MAXIGP2WREADY;
   input NFIQ0LPDRPU;
   input NFIQ1LPDRPU;
   input NIRQ0LPDRPU;
   input NIRQ1LPDRPU;
   input PLACECLK;
   input PLACPINACT;
   input PLPSEVENTI;
   input PLPSTRACECLK;
   input PSS_ALTO_CORE_PAD_MGTRXN0IN;
   input PSS_ALTO_CORE_PAD_MGTRXN1IN;
   input PSS_ALTO_CORE_PAD_MGTRXN2IN;
   input PSS_ALTO_CORE_PAD_MGTRXN3IN;
   input PSS_ALTO_CORE_PAD_MGTRXP0IN;
   input PSS_ALTO_CORE_PAD_MGTRXP1IN;
   input PSS_ALTO_CORE_PAD_MGTRXP2IN;
   input PSS_ALTO_CORE_PAD_MGTRXP3IN;
   input PSS_ALTO_CORE_PAD_PADI;
   input PSS_ALTO_CORE_PAD_REFN0IN;
   input PSS_ALTO_CORE_PAD_REFN1IN;
   input PSS_ALTO_CORE_PAD_REFN2IN;
   input PSS_ALTO_CORE_PAD_REFN3IN;
   input PSS_ALTO_CORE_PAD_REFP0IN;
   input PSS_ALTO_CORE_PAD_REFP1IN;
   input PSS_ALTO_CORE_PAD_REFP2IN;
   input PSS_ALTO_CORE_PAD_REFP3IN;
   input RPUEVENTI0;
   input RPUEVENTI1;
   input SACEFPDACREADY;
   input SACEFPDARLOCK;
   input SACEFPDARVALID;
   input SACEFPDAWLOCK;
   input SACEFPDAWVALID;
   input SACEFPDBREADY;
   input SACEFPDCDLAST;
   input SACEFPDCDVALID;
   input SACEFPDCRVALID;
   input SACEFPDRACK;
   input SACEFPDRREADY;
   input SACEFPDWACK;
   input SACEFPDWLAST;
   input SACEFPDWUSER;
   input SACEFPDWVALID;
   input SAXIACPACLK;
   input SAXIACPARLOCK;
   input SAXIACPARVALID;
   input SAXIACPAWLOCK;
   input SAXIACPAWVALID;
   input SAXIACPBREADY;
   input SAXIACPRREADY;
   input SAXIACPWLAST;
   input SAXIACPWVALID;
   input SAXIGP0ARLOCK;
   input SAXIGP0ARUSER;
   input SAXIGP0ARVALID;
   input SAXIGP0AWLOCK;
   input SAXIGP0AWUSER;
   input SAXIGP0AWVALID;
   input SAXIGP0BREADY;
   input SAXIGP0RCLK;
   input SAXIGP0RREADY;
   input SAXIGP0WCLK;
   input SAXIGP0WLAST;
   input SAXIGP0WVALID;
   input SAXIGP1ARLOCK;
   input SAXIGP1ARUSER;
   input SAXIGP1ARVALID;
   input SAXIGP1AWLOCK;
   input SAXIGP1AWUSER;
   input SAXIGP1AWVALID;
   input SAXIGP1BREADY;
   input SAXIGP1RCLK;
   input SAXIGP1RREADY;
   input SAXIGP1WCLK;
   input SAXIGP1WLAST;
   input SAXIGP1WVALID;
   input SAXIGP2ARLOCK;
   input SAXIGP2ARUSER;
   input SAXIGP2ARVALID;
   input SAXIGP2AWLOCK;
   input SAXIGP2AWUSER;
   input SAXIGP2AWVALID;
   input SAXIGP2BREADY;
   input SAXIGP2RCLK;
   input SAXIGP2RREADY;
   input SAXIGP2WCLK;
   input SAXIGP2WLAST;
   input SAXIGP2WVALID;
   input SAXIGP3ARLOCK;
   input SAXIGP3ARUSER;
   input SAXIGP3ARVALID;
   input SAXIGP3AWLOCK;
   input SAXIGP3AWUSER;
   input SAXIGP3AWVALID;
   input SAXIGP3BREADY;
   input SAXIGP3RCLK;
   input SAXIGP3RREADY;
   input SAXIGP3WCLK;
   input SAXIGP3WLAST;
   input SAXIGP3WVALID;
   input SAXIGP4ARLOCK;
   input SAXIGP4ARUSER;
   input SAXIGP4ARVALID;
   input SAXIGP4AWLOCK;
   input SAXIGP4AWUSER;
   input SAXIGP4AWVALID;
   input SAXIGP4BREADY;
   input SAXIGP4RCLK;
   input SAXIGP4RREADY;
   input SAXIGP4WCLK;
   input SAXIGP4WLAST;
   input SAXIGP4WVALID;
   input SAXIGP5ARLOCK;
   input SAXIGP5ARUSER;
   input SAXIGP5ARVALID;
   input SAXIGP5AWLOCK;
   input SAXIGP5AWUSER;
   input SAXIGP5AWVALID;
   input SAXIGP5BREADY;
   input SAXIGP5RCLK;
   input SAXIGP5RREADY;
   input SAXIGP5WCLK;
   input SAXIGP5WLAST;
   input SAXIGP5WVALID;
   input SAXIGP6ARLOCK;
   input SAXIGP6ARUSER;
   input SAXIGP6ARVALID;
   input SAXIGP6AWLOCK;
   input SAXIGP6AWUSER;
   input SAXIGP6AWVALID;
   input SAXIGP6BREADY;
   input SAXIGP6RCLK;
   input SAXIGP6RREADY;
   input SAXIGP6WCLK;
   input SAXIGP6WLAST;
   input SAXIGP6WVALID;
   input [127:0] MAXIGP0RDATA;
   input [127:0] MAXIGP1RDATA;
   input [127:0] MAXIGP2RDATA;
   input [127:0] SACEFPDCDDATA;
   input [127:0] SACEFPDWDATA;
   input [127:0] SAXIACPWDATA;
   input [127:0] SAXIGP0WDATA;
   input [127:0] SAXIGP1WDATA;
   input [127:0] SAXIGP2WDATA;
   input [127:0] SAXIGP3WDATA;
   input [127:0] SAXIGP4WDATA;
   input [127:0] SAXIGP5WDATA;
   input [127:0] SAXIGP6WDATA;
   input [15:0] MAXIGP0BID;
   input [15:0] MAXIGP0RID;
   input [15:0] MAXIGP1BID;
   input [15:0] MAXIGP1RID;
   input [15:0] MAXIGP2BID;
   input [15:0] MAXIGP2RID;
   input [15:0] SACEFPDARUSER;
   input [15:0] SACEFPDAWUSER;
   input [15:0] SACEFPDWSTRB;
   input [15:0] SAXIACPWSTRB;
   input [15:0] SAXIGP0WSTRB;
   input [15:0] SAXIGP1WSTRB;
   input [15:0] SAXIGP2WSTRB;
   input [15:0] SAXIGP3WSTRB;
   input [15:0] SAXIGP4WSTRB;
   input [15:0] SAXIGP5WSTRB;
   input [15:0] SAXIGP6WSTRB;
   input [1:0] EMIOGEM0TSUINCCTRL;
   input [1:0] EMIOGEM1TSUINCCTRL;
   input [1:0] EMIOGEM2TSUINCCTRL;
   input [1:0] EMIOGEM3TSUINCCTRL;
   input [1:0] MAXIGP0BRESP;
   input [1:0] MAXIGP0RRESP;
   input [1:0] MAXIGP1BRESP;
   input [1:0] MAXIGP1RRESP;
   input [1:0] MAXIGP2BRESP;
   input [1:0] MAXIGP2RRESP;
   input [1:0] PLLAUXREFCLKLPD;
   input [1:0] SACEFPDARBAR;
   input [1:0] SACEFPDARBURST;
   input [1:0] SACEFPDARDOMAIN;
   input [1:0] SACEFPDAWBAR;
   input [1:0] SACEFPDAWBURST;
   input [1:0] SACEFPDAWDOMAIN;
   input [1:0] SAXIACPARBURST;
   input [1:0] SAXIACPARUSER;
   input [1:0] SAXIACPAWBURST;
   input [1:0] SAXIACPAWUSER;
   input [1:0] SAXIGP0ARBURST;
   input [1:0] SAXIGP0AWBURST;
   input [1:0] SAXIGP1ARBURST;
   input [1:0] SAXIGP1AWBURST;
   input [1:0] SAXIGP2ARBURST;
   input [1:0] SAXIGP2AWBURST;
   input [1:0] SAXIGP3ARBURST;
   input [1:0] SAXIGP3AWBURST;
   input [1:0] SAXIGP4ARBURST;
   input [1:0] SAXIGP4AWBURST;
   input [1:0] SAXIGP5ARBURST;
   input [1:0] SAXIGP5AWBURST;
   input [1:0] SAXIGP6ARBURST;
   input [1:0] SAXIGP6AWBURST;
   input [2:0] EMIOTTC0CLKI;
   input [2:0] EMIOTTC1CLKI;
   input [2:0] EMIOTTC2CLKI;
   input [2:0] EMIOTTC3CLKI;
   input [2:0] PLLAUXREFCLKFPD;
   input [2:0] SACEFPDARPROT;
   input [2:0] SACEFPDARSIZE;
   input [2:0] SACEFPDAWPROT;
   input [2:0] SACEFPDAWSIZE;
   input [2:0] SACEFPDAWSNOOP;
   input [2:0] SAXIACPARPROT;
   input [2:0] SAXIACPARSIZE;
   input [2:0] SAXIACPAWPROT;
   input [2:0] SAXIACPAWSIZE;
   input [2:0] SAXIGP0ARPROT;
   input [2:0] SAXIGP0ARSIZE;
   input [2:0] SAXIGP0AWPROT;
   input [2:0] SAXIGP0AWSIZE;
   input [2:0] SAXIGP1ARPROT;
   input [2:0] SAXIGP1ARSIZE;
   input [2:0] SAXIGP1AWPROT;
   input [2:0] SAXIGP1AWSIZE;
   input [2:0] SAXIGP2ARPROT;
   input [2:0] SAXIGP2ARSIZE;
   input [2:0] SAXIGP2AWPROT;
   input [2:0] SAXIGP2AWSIZE;
   input [2:0] SAXIGP3ARPROT;
   input [2:0] SAXIGP3ARSIZE;
   input [2:0] SAXIGP3AWPROT;
   input [2:0] SAXIGP3AWSIZE;
   input [2:0] SAXIGP4ARPROT;
   input [2:0] SAXIGP4ARSIZE;
   input [2:0] SAXIGP4AWPROT;
   input [2:0] SAXIGP4AWSIZE;
   input [2:0] SAXIGP5ARPROT;
   input [2:0] SAXIGP5ARSIZE;
   input [2:0] SAXIGP5AWPROT;
   input [2:0] SAXIGP5AWSIZE;
   input [2:0] SAXIGP6ARPROT;
   input [2:0] SAXIGP6ARSIZE;
   input [2:0] SAXIGP6AWPROT;
   input [2:0] SAXIGP6AWSIZE;
   input [31:0] DPSAXISAUDIOTDATA;
   input [31:0] FTMGPI;
   input [31:0] PLPMUGPI;
   input [35:0] DPLIVEGFXPIXEL1IN;
   input [35:0] DPLIVEVIDEOINPIXEL1;
   input [39:0] SAXIACPARADDR;
   input [39:0] SAXIACPAWADDR;
   input [3:0] PLFPGASTOP;
   input [3:0] PLPSAPUGICFIQ;
   input [3:0] PLPSAPUGICIRQ;
   input [3:0] PLPSTRIGACK;
   input [3:0] PLPSTRIGGER;
   input [3:0] PMUERRORFROMPL;
   input [3:0] SACEFPDARCACHE;
   input [3:0] SACEFPDARQOS;
   input [3:0] SACEFPDARREGION;
   input [3:0] SACEFPDARSNOOP;
   input [3:0] SACEFPDAWCACHE;
   input [3:0] SACEFPDAWQOS;
   input [3:0] SACEFPDAWREGION;
   input [3:0] SAXIACPARCACHE;
   input [3:0] SAXIACPARQOS;
   input [3:0] SAXIACPAWCACHE;
   input [3:0] SAXIACPAWQOS;
   input [3:0] SAXIGP0ARCACHE;
   input [3:0] SAXIGP0ARQOS;
   input [3:0] SAXIGP0AWCACHE;
   input [3:0] SAXIGP0AWQOS;
   input [3:0] SAXIGP1ARCACHE;
   input [3:0] SAXIGP1ARQOS;
   input [3:0] SAXIGP1AWCACHE;
   input [3:0] SAXIGP1AWQOS;
   input [3:0] SAXIGP2ARCACHE;
   input [3:0] SAXIGP2ARQOS;
   input [3:0] SAXIGP2AWCACHE;
   input [3:0] SAXIGP2AWQOS;
   input [3:0] SAXIGP3ARCACHE;
   input [3:0] SAXIGP3ARQOS;
   input [3:0] SAXIGP3AWCACHE;
   input [3:0] SAXIGP3AWQOS;
   input [3:0] SAXIGP4ARCACHE;
   input [3:0] SAXIGP4ARQOS;
   input [3:0] SAXIGP4AWCACHE;
   input [3:0] SAXIGP4AWQOS;
   input [3:0] SAXIGP5ARCACHE;
   input [3:0] SAXIGP5ARQOS;
   input [3:0] SAXIGP5AWCACHE;
   input [3:0] SAXIGP5AWQOS;
   input [3:0] SAXIGP6ARCACHE;
   input [3:0] SAXIGP6ARQOS;
   input [3:0] SAXIGP6AWCACHE;
   input [3:0] SAXIGP6AWQOS;
   input [43:0] SACEFPDARADDR;
   input [43:0] SACEFPDAWADDR;
   input [48:0] SAXIGP0ARADDR;
   input [48:0] SAXIGP0AWADDR;
   input [48:0] SAXIGP1ARADDR;
   input [48:0] SAXIGP1AWADDR;
   input [48:0] SAXIGP2ARADDR;
   input [48:0] SAXIGP2AWADDR;
   input [48:0] SAXIGP3ARADDR;
   input [48:0] SAXIGP3AWADDR;
   input [48:0] SAXIGP4ARADDR;
   input [48:0] SAXIGP4AWADDR;
   input [48:0] SAXIGP5ARADDR;
   input [48:0] SAXIGP5AWADDR;
   input [48:0] SAXIGP6ARADDR;
   input [48:0] SAXIGP6AWADDR;
   input [4:0] SACEFPDCRRESP;
   input [4:0] SAXIACPARID;
   input [4:0] SAXIACPAWID;
   input [59:0] STMEVENT;
   input [5:0] SACEFPDARID;
   input [5:0] SACEFPDAWID;
   input [5:0] SAXIGP0ARID;
   input [5:0] SAXIGP0AWID;
   input [5:0] SAXIGP1ARID;
   input [5:0] SAXIGP1AWID;
   input [5:0] SAXIGP2ARID;
   input [5:0] SAXIGP2AWID;
   input [5:0] SAXIGP3ARID;
   input [5:0] SAXIGP3AWID;
   input [5:0] SAXIGP4ARID;
   input [5:0] SAXIGP4AWID;
   input [5:0] SAXIGP5ARID;
   input [5:0] SAXIGP5AWID;
   input [5:0] SAXIGP6ARID;
   input [5:0] SAXIGP6AWID;
   input [7:0] ADMAFCICLK;
   input [7:0] DPLIVEGFXALPHAIN;
   input [7:0] EMIOENET0GMIIRXD;
   input [7:0] EMIOENET0TXRDATA;
   input [7:0] EMIOENET1GMIIRXD;
   input [7:0] EMIOENET1TXRDATA;
   input [7:0] EMIOENET2GMIIRXD;
   input [7:0] EMIOENET2TXRDATA;
   input [7:0] EMIOENET3GMIIRXD;
   input [7:0] EMIOENET3TXRDATA;
   input [7:0] EMIOSDIO0DATAIN;
   input [7:0] EMIOSDIO1DATAIN;
   input [7:0] GDMAFCICLK;
   input [7:0] PL2ADMACVLD;
   input [7:0] PL2ADMATACK;
   input [7:0] PL2GDMACVLD;
   input [7:0] PL2GDMATACK;
   input [7:0] PLPSIRQ0;
   input [7:0] PLPSIRQ1;
   input [7:0] SACEFPDARLEN;
   input [7:0] SACEFPDAWLEN;
   input [7:0] SAXIACPARLEN;
   input [7:0] SAXIACPAWLEN;
   input [7:0] SAXIGP0ARLEN;
   input [7:0] SAXIGP0AWLEN;
   input [7:0] SAXIGP1ARLEN;
   input [7:0] SAXIGP1AWLEN;
   input [7:0] SAXIGP2ARLEN;
   input [7:0] SAXIGP2AWLEN;
   input [7:0] SAXIGP3ARLEN;
   input [7:0] SAXIGP3AWLEN;
   input [7:0] SAXIGP4ARLEN;
   input [7:0] SAXIGP4AWLEN;
   input [7:0] SAXIGP5ARLEN;
   input [7:0] SAXIGP5AWLEN;
   input [7:0] SAXIGP6ARLEN;
   input [7:0] SAXIGP6AWLEN;
   input [95:0] EMIOGPIOI;
endmodule

///// component PULLDOWN ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PULLDOWN (
  O
);
   output O;
endmodule

///// component PULLUP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PULLUP (
  O
);
   output O;
endmodule

///// component RAM128X1D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM128X1D (
  DPO,
  SPO,
  A,
  D,
  DPRA,
  WCLK,
  WE
);
  parameter [127:0] INIT = 128'h0;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output DPO;
   output SPO;
   input D;
   input WCLK;
   input WE;
   input [6:0] A;
   input [6:0] DPRA;
endmodule

///// component RAM128X1S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM128X1S (
  O,
  A0,
  A1,
  A2,
  A3,
  A4,
  A5,
  A6,
  D,
  WCLK,
  WE
);
  parameter [127:0] INIT = 128'h0;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O;
   input A0;
   input A1;
   input A2;
   input A3;
   input A4;
   input A5;
   input A6;
   input D;
   input WCLK;
   input WE;
endmodule

///// component RAM128X1S_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM128X1S_1 (
  O,
  A0,
  A1,
  A2,
  A3,
  A4,
  A5,
  A6,
  D,
  WCLK,
  WE
);
  parameter [127:0] INIT = 128'h00000000000000000000000000000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O;
   input A0, A1, A2, A3, A4, A5, A6, D, WCLK, WE;
endmodule

///// component RAM16X1D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM16X1D (
  DPO,
  SPO,
  A0,
  A1,
  A2,
  A3,
  D,
  DPRA0,
  DPRA1,
  DPRA2,
  DPRA3,
  WCLK,
  WE
);
  parameter [15:0] INIT = 16'h0000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output DPO, SPO;
   input A0, A1, A2, A3, D, DPRA0, DPRA1, DPRA2, DPRA3, WCLK, WE;
endmodule

///// component RAM16X1D_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM16X1D_1 (
  DPO,
  SPO,
  A0,
  A1,
  A2,
  A3,
  D,
  DPRA0,
  DPRA1,
  DPRA2,
  DPRA3,
  WCLK,
  WE
);
  parameter [15:0] INIT = 16'h0000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output DPO, SPO;
   input A0, A1, A2, A3, D, DPRA0, DPRA1, DPRA2, DPRA3, WCLK, WE;
endmodule

///// component RAM16X1S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM16X1S (
  O,
  A0,
  A1,
  A2,
  A3,
  D,
  WCLK,
  WE
);
  parameter [15:0] INIT = 16'h0000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O;
   input A0, A1, A2, A3, D, WCLK, WE;
endmodule

///// component RAM16X1S_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM16X1S_1 (
  O,
  A0,
  A1,
  A2,
  A3,
  D,
  WCLK,
  WE
);
  parameter [15:0] INIT = 16'h0000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O;
   input A0, A1, A2, A3, D, WCLK, WE;
endmodule

///// component RAM16X2S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM16X2S (
  O0,
  O1,
  A0,
  A1,
  A2,
  A3,
  D0,
  D1,
  WCLK,
  WE
);
  parameter [15:0] INIT_00 = 16'h0000;
  parameter [15:0] INIT_01 = 16'h0000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O0, O1;
   input A0, A1, A2, A3, D0, D1, WCLK, WE;
endmodule

///// component RAM16X4S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM16X4S (
  O0,
  O1,
  O2,
  O3,
  A0,
  A1,
  A2,
  A3,
  D0,
  D1,
  D2,
  D3,
  WCLK,
  WE
);
  parameter [15:0] INIT_00 = 16'h0000;
  parameter [15:0] INIT_01 = 16'h0000;
  parameter [15:0] INIT_02 = 16'h0000;
  parameter [15:0] INIT_03 = 16'h0000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O0, O1, O2, O3;
   input A0, A1, A2, A3, D0, D1, D2, D3, WCLK, WE;
endmodule

///// component RAM16X8S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM16X8S (
  O,
  A0,
  A1,
  A2,
  A3,
  D,
  WCLK,
  WE
);
  parameter [15:0] INIT_00 = 16'h0000;
  parameter [15:0] INIT_01 = 16'h0000;
  parameter [15:0] INIT_02 = 16'h0000;
  parameter [15:0] INIT_03 = 16'h0000;
  parameter [15:0] INIT_04 = 16'h0000;
  parameter [15:0] INIT_05 = 16'h0000;
  parameter [15:0] INIT_06 = 16'h0000;
  parameter [15:0] INIT_07 = 16'h0000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output [7:0] O;
   input A0, A1, A2, A3, WCLK, WE;
   input [7:0] D;
endmodule

///// component RAM256X1D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM256X1D (
  DPO,
  SPO,
  A,
  D,
  DPRA,
  WCLK,
  WE
);
  parameter [255:0] INIT = 256'h0;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output DPO;
   output SPO;
   input D;
   input WCLK;
   input WE;
   input [7:0] A;
   input [7:0] DPRA;
endmodule

///// component RAM256X1S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM256X1S (
  O,
  A,
  D,
  WCLK,
  WE
);
  parameter [255:0] INIT = 256'h0;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O;
   input D;
   input WCLK;
   input WE;
   input [7:0] A;
endmodule

///// component RAM32M ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM32M (
  DOA,
  DOB,
  DOC,
  DOD,
  ADDRA,
  ADDRB,
  ADDRC,
  ADDRD,
  DIA,
  DIB,
  DIC,
  DID,
  WCLK,
  WE
);
  parameter [63:0] INIT_A = 64'h0000000000000000;
  parameter [63:0] INIT_B = 64'h0000000000000000;
  parameter [63:0] INIT_C = 64'h0000000000000000;
  parameter [63:0] INIT_D = 64'h0000000000000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output [1:0] DOA;
   output [1:0] DOB;
   output [1:0] DOC;
   output [1:0] DOD;
   input WCLK;
   input WE;
   input [1:0] DIA;
   input [1:0] DIB;
   input [1:0] DIC;
   input [1:0] DID;
   input [4:0] ADDRA;
   input [4:0] ADDRB;
   input [4:0] ADDRC;
   input [4:0] ADDRD;
endmodule

///// component RAM32M16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM32M16 (
  DOA,
  DOB,
  DOC,
  DOD,
  DOE,
  DOF,
  DOG,
  DOH,
  ADDRA,
  ADDRB,
  ADDRC,
  ADDRD,
  ADDRE,
  ADDRF,
  ADDRG,
  ADDRH,
  DIA,
  DIB,
  DIC,
  DID,
  DIE,
  DIF,
  DIG,
  DIH,
  WCLK,
  WE
);
  parameter [63:0] INIT_A = 64'h0000000000000000;
  parameter [63:0] INIT_B = 64'h0000000000000000;
  parameter [63:0] INIT_C = 64'h0000000000000000;
  parameter [63:0] INIT_D = 64'h0000000000000000;
  parameter [63:0] INIT_E = 64'h0000000000000000;
  parameter [63:0] INIT_F = 64'h0000000000000000;
  parameter [63:0] INIT_G = 64'h0000000000000000;
  parameter [63:0] INIT_H = 64'h0000000000000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output [1:0] DOA;
   output [1:0] DOB;
   output [1:0] DOC;
   output [1:0] DOD;
   output [1:0] DOE;
   output [1:0] DOF;
   output [1:0] DOG;
   output [1:0] DOH;
   input WCLK;
   input WE;
   input [1:0] DIA;
   input [1:0] DIB;
   input [1:0] DIC;
   input [1:0] DID;
   input [1:0] DIE;
   input [1:0] DIF;
   input [1:0] DIG;
   input [1:0] DIH;
   input [4:0] ADDRA;
   input [4:0] ADDRB;
   input [4:0] ADDRC;
   input [4:0] ADDRD;
   input [4:0] ADDRE;
   input [4:0] ADDRF;
   input [4:0] ADDRG;
   input [4:0] ADDRH;
endmodule

///// component RAM32X1D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM32X1D (
  DPO,
  SPO,
  A0,
  A1,
  A2,
  A3,
  A4,
  D,
  DPRA0,
  DPRA1,
  DPRA2,
  DPRA3,
  DPRA4,
  WCLK,
  WE
);
  parameter [31:0] INIT = 32'h0;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output DPO;
   output SPO;
   input A0;
   input A1;
   input A2;
   input A3;
   input A4;
   input D;
   input DPRA0;
   input DPRA1;
   input DPRA2;
   input DPRA3;
   input DPRA4;
   input WCLK;
   input WE;
endmodule

///// component RAM32X1D_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM32X1D_1 (
  DPO,
  SPO,
  A0,
  A1,
  A2,
  A3,
  A4,
  D,
  DPRA0,
  DPRA1,
  DPRA2,
  DPRA3,
  DPRA4,
  WCLK,
  WE
);
  parameter [31:0] INIT = 32'h00000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output DPO, SPO;
   input A0, A1, A2, A3, A4, D, DPRA0, DPRA1, DPRA2, DPRA3, DPRA4, WCLK, WE;
endmodule

///// component RAM32X1S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM32X1S (
  O,
  A0,
  A1,
  A2,
  A3,
  A4,
  D,
  WCLK,
  WE
);
  parameter [31:0] INIT = 32'h0;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O;
   input A0;
   input A1;
   input A2;
   input A3;
   input A4;
   input D;
   input WCLK;
   input WE;
endmodule

///// component RAM32X1S_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM32X1S_1 (
  O,
  A0,
  A1,
  A2,
  A3,
  A4,
  D,
  WCLK,
  WE
);
  parameter [31:0] INIT = 32'h00000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O;
   input A0, A1, A2, A3, A4, D, WCLK, WE;
endmodule

///// component RAM32X2S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM32X2S (
  O0,
  O1,
  A0,
  A1,
  A2,
  A3,
  A4,
  D0,
  D1,
  WCLK,
  WE
);
  parameter [31:0] INIT_00 = 32'h00000000;
  parameter [31:0] INIT_01 = 32'h00000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O0, O1;
   input A0, A1, A2, A3, A4, D0, D1, WCLK, WE;
endmodule

///// component RAM32X4S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM32X4S (
  O0,
  O1,
  O2,
  O3,
  A0,
  A1,
  A2,
  A3,
  A4,
  D0,
  D1,
  D2,
  D3,
  WCLK,
  WE
);
  parameter [31:0] INIT_00 = 32'h00000000;
  parameter [31:0] INIT_01 = 32'h00000000;
  parameter [31:0] INIT_02 = 32'h00000000;
  parameter [31:0] INIT_03 = 32'h00000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O0, O1, O2, O3;
   input A0, A1, A2, A3, A4, D0, D1, D2, D3, WCLK, WE;
endmodule

///// component RAM32X8S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM32X8S (
  O,
  A0,
  A1,
  A2,
  A3,
  A4,
  D,
  WCLK,
  WE
);
  parameter [31:0] INIT_00 = 32'h00000000;
  parameter [31:0] INIT_01 = 32'h00000000;
  parameter [31:0] INIT_02 = 32'h00000000;
  parameter [31:0] INIT_03 = 32'h00000000;
  parameter [31:0] INIT_04 = 32'h00000000;
  parameter [31:0] INIT_05 = 32'h00000000;
  parameter [31:0] INIT_06 = 32'h00000000;
  parameter [31:0] INIT_07 = 32'h00000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output [7:0] O;
   input A0, A1, A2, A3, A4, WCLK, WE;
   input [7:0] D;
endmodule

///// component RAM512X1S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM512X1S (
  O,
  A,
  D,
  WCLK,
  WE
);
  parameter [511:0] INIT = 512'h0;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O;
   input D;
   input WCLK;
   input WE;
   input [8:0] A;
endmodule

///// component RAM64M ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM64M (
  DOA,
  DOB,
  DOC,
  DOD,
  ADDRA,
  ADDRB,
  ADDRC,
  ADDRD,
  DIA,
  DIB,
  DIC,
  DID,
  WCLK,
  WE
);
  parameter [63:0] INIT_A = 64'h0000000000000000;
  parameter [63:0] INIT_B = 64'h0000000000000000;
  parameter [63:0] INIT_C = 64'h0000000000000000;
  parameter [63:0] INIT_D = 64'h0000000000000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output DOA;
   output DOB;
   output DOC;
   output DOD;
   input DIA;
   input DIB;
   input DIC;
   input DID;
   input WCLK;
   input WE;
   input [5:0] ADDRA;
   input [5:0] ADDRB;
   input [5:0] ADDRC;
   input [5:0] ADDRD;
endmodule

///// component RAM64M8 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM64M8 (
  DOA,
  DOB,
  DOC,
  DOD,
  DOE,
  DOF,
  DOG,
  DOH,
  ADDRA,
  ADDRB,
  ADDRC,
  ADDRD,
  ADDRE,
  ADDRF,
  ADDRG,
  ADDRH,
  DIA,
  DIB,
  DIC,
  DID,
  DIE,
  DIF,
  DIG,
  DIH,
  WCLK,
  WE
);
  parameter [63:0] INIT_A = 64'h0000000000000000;
  parameter [63:0] INIT_B = 64'h0000000000000000;
  parameter [63:0] INIT_C = 64'h0000000000000000;
  parameter [63:0] INIT_D = 64'h0000000000000000;
  parameter [63:0] INIT_E = 64'h0000000000000000;
  parameter [63:0] INIT_F = 64'h0000000000000000;
  parameter [63:0] INIT_G = 64'h0000000000000000;
  parameter [63:0] INIT_H = 64'h0000000000000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output DOA;
   output DOB;
   output DOC;
   output DOD;
   output DOE;
   output DOF;
   output DOG;
   output DOH;
   input DIA;
   input DIB;
   input DIC;
   input DID;
   input DIE;
   input DIF;
   input DIG;
   input DIH;
   input WCLK;
   input WE;
   input [5:0] ADDRA;
   input [5:0] ADDRB;
   input [5:0] ADDRC;
   input [5:0] ADDRD;
   input [5:0] ADDRE;
   input [5:0] ADDRF;
   input [5:0] ADDRG;
   input [5:0] ADDRH;
endmodule

///// component RAM64X1D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM64X1D (
  DPO,
  SPO,
  A0,
  A1,
  A2,
  A3,
  A4,
  A5,
  D,
  DPRA0,
  DPRA1,
  DPRA2,
  DPRA3,
  DPRA4,
  DPRA5,
  WCLK,
  WE
);
  parameter [63:0] INIT = 64'h0;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output DPO;
   output SPO;
   input A0;
   input A1;
   input A2;
   input A3;
   input A4;
   input A5;
   input D;
   input DPRA0;
   input DPRA1;
   input DPRA2;
   input DPRA3;
   input DPRA4;
   input DPRA5;
   input WCLK;
   input WE;
endmodule

///// component RAM64X1D_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM64X1D_1 (
  DPO,
  SPO,
  A0,
  A1,
  A2,
  A3,
  A4,
  A5,
  D,
  DPRA0,
  DPRA1,
  DPRA2,
  DPRA3,
  DPRA4,
  DPRA5,
  WCLK,
  WE
);
  parameter [63:0] INIT = 64'h0000000000000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output DPO, SPO;
   input A0, A1, A2, A3, A4, A5, D, DPRA0, DPRA1, DPRA2, DPRA3, DPRA4, DPRA5, WCLK, WE;
endmodule

///// component RAM64X1S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM64X1S (
  O,
  A0,
  A1,
  A2,
  A3,
  A4,
  A5,
  D,
  WCLK,
  WE
);
  parameter [63:0] INIT = 64'h0;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O;
   input A0;
   input A1;
   input A2;
   input A3;
   input A4;
   input A5;
   input D;
   input WCLK;
   input WE;
endmodule

///// component RAM64X1S_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM64X1S_1 (
  O,
  A0,
  A1,
  A2,
  A3,
  A4,
  A5,
  D,
  WCLK,
  WE
);
  parameter [63:0] INIT = 64'h0000000000000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O;
   input A0, A1, A2, A3, A4, A5, D, WCLK, WE;
endmodule

///// component RAM64X2S ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM64X2S (
  O0,
  O1,
  A0,
  A1,
  A2,
  A3,
  A4,
  A5,
  D0,
  D1,
  WCLK,
  WE
);
  parameter [63:0] INIT_00 = 64'h0000000000000000;
  parameter [63:0] INIT_01 = 64'h0000000000000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output O0, O1;
   input A0, A1, A2, A3, A4, A5, D0, D1, WCLK, WE;
endmodule

///// component RAM64X8SW ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAM64X8SW (
  O,
  A,
  D,
  WCLK,
  WE,
  WSEL
);
  parameter [63:0] INIT_A = 64'h0000000000000000;
  parameter [63:0] INIT_B = 64'h0000000000000000;
  parameter [63:0] INIT_C = 64'h0000000000000000;
  parameter [63:0] INIT_D = 64'h0000000000000000;
  parameter [63:0] INIT_E = 64'h0000000000000000;
  parameter [63:0] INIT_F = 64'h0000000000000000;
  parameter [63:0] INIT_G = 64'h0000000000000000;
  parameter [63:0] INIT_H = 64'h0000000000000000;
  parameter [0:0] IS_WCLK_INVERTED = 1'b0;
   output reg [7:0] O;
   input D;
   input WCLK;
   input WE;
   input [2:0] WSEL;
   input [5:0] A;
endmodule

///// component RAMB16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16 (
  CASCADEOUTA,
  CASCADEOUTB,
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CASCADEINA,
  CASCADEINB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  REGCEA,
  REGCEB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter integer DOA_REG = 0;
  parameter integer DOB_REG = 0;
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [35:0] INIT_A = 36'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter INIT_FILE = "NONE";
  parameter INVERT_CLK_DOA_REG = "FALSE";
  parameter INVERT_CLK_DOB_REG = "FALSE";
  parameter RAM_EXTENSION_A = "NONE";
  parameter RAM_EXTENSION_B = "NONE";
  parameter integer READ_WIDTH_A = 0;
  parameter integer READ_WIDTH_B = 0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [35:0] SRVAL_A = 36'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
  parameter integer WRITE_WIDTH_A = 0;
  parameter integer WRITE_WIDTH_B = 0;
   output CASCADEOUTA;
   output CASCADEOUTB;
   output [31:0] DOA;
   output [31:0] DOB;
   output [3:0] DOPA;
   output [3:0] DOPB;
   input ENA, CLKA, SSRA, CASCADEINA, REGCEA;
   input ENB, CLKB, SSRB, CASCADEINB, REGCEB;
   input [14:0] ADDRA;
   input [14:0] ADDRB;
   input [31:0] DIA;
   input [31:0] DIB;
   input [3:0] DIPA;
   input [3:0] DIPB;
   input [3:0] WEA;
   input [3:0] WEB;
endmodule

///// component RAMB16BWE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16BWE (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter integer DATA_WIDTH_A = 0;
  parameter integer DATA_WIDTH_B = 0;
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [35:0] INIT_A = 36'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [35:0] SRVAL_A = 36'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [31:0] DOA;
   output [31:0] DOB;
   output [3:0] DOPA;
   output [3:0] DOPB;
   input ENA, CLKA, SSRA;
   input ENB, CLKB, SSRB;
   input [13:0] ADDRA;
   input [13:0] ADDRB;
   input [31:0] DIA;
   input [31:0] DIB;
   input [3:0] DIPA;
   input [3:0] DIPB;
   input [3:0] WEA;
   input [3:0] WEB;
endmodule

///// component RAMB16BWER ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16BWER (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  REGCEA,
  REGCEB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
  parameter integer DATA_WIDTH_A = 0;
  parameter integer DATA_WIDTH_B = 0;
  parameter integer DOA_REG = 0;
  parameter integer DOB_REG = 0;
  parameter EN_RSTRAM_A = "TRUE";
  parameter EN_RSTRAM_B = "TRUE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [35:0] INIT_A = 36'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter INIT_FILE = "NONE";
  parameter RSTTYPE = "SYNC";
  parameter RST_PRIORITY_A = "CE";
  parameter RST_PRIORITY_B = "CE";
  parameter SETUP_ALL = 1000;
  parameter SETUP_READ_FIRST = 3000;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SIM_DEVICE = "SPARTAN3ADSP";
  parameter [35:0] SRVAL_A = 36'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [31:0] DOA;
   output [31:0] DOB;
   output [3:0] DOPA;
   output [3:0] DOPB;
   input CLKA;
   input CLKB;
   input ENA;
   input ENB;
   input REGCEA;
   input REGCEB;
   input RSTA;
   input RSTB;
   input [13:0] ADDRA;
   input [13:0] ADDRB;
   input [31:0] DIA;
   input [31:0] DIB;
   input [3:0] DIPA;
   input [3:0] DIPB;
   input [3:0] WEA;
   input [3:0] WEB;
endmodule

///// component RAMB16BWE_S18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16BWE_S18 (
  DO,
  DOP,
  ADDR,
  CLK,
  DI,
  DIP,
  EN,
  SSR,
  WE
);
  parameter [17:0] INIT = 18'h0;
  parameter [255:0] INITP_00 = 256'h0;
  parameter [255:0] INITP_01 = 256'h0;
  parameter [255:0] INITP_02 = 256'h0;
  parameter [255:0] INITP_03 = 256'h0;
  parameter [255:0] INITP_04 = 256'h0;
  parameter [255:0] INITP_05 = 256'h0;
  parameter [255:0] INITP_06 = 256'h0;
  parameter [255:0] INITP_07 = 256'h0;
  parameter [255:0] INIT_00 = 256'h0;
  parameter [255:0] INIT_01 = 256'h0;
  parameter [255:0] INIT_02 = 256'h0;
  parameter [255:0] INIT_03 = 256'h0;
  parameter [255:0] INIT_04 = 256'h0;
  parameter [255:0] INIT_05 = 256'h0;
  parameter [255:0] INIT_06 = 256'h0;
  parameter [255:0] INIT_07 = 256'h0;
  parameter [255:0] INIT_08 = 256'h0;
  parameter [255:0] INIT_09 = 256'h0;
  parameter [255:0] INIT_0A = 256'h0;
  parameter [255:0] INIT_0B = 256'h0;
  parameter [255:0] INIT_0C = 256'h0;
  parameter [255:0] INIT_0D = 256'h0;
  parameter [255:0] INIT_0E = 256'h0;
  parameter [255:0] INIT_0F = 256'h0;
  parameter [255:0] INIT_10 = 256'h0;
  parameter [255:0] INIT_11 = 256'h0;
  parameter [255:0] INIT_12 = 256'h0;
  parameter [255:0] INIT_13 = 256'h0;
  parameter [255:0] INIT_14 = 256'h0;
  parameter [255:0] INIT_15 = 256'h0;
  parameter [255:0] INIT_16 = 256'h0;
  parameter [255:0] INIT_17 = 256'h0;
  parameter [255:0] INIT_18 = 256'h0;
  parameter [255:0] INIT_19 = 256'h0;
  parameter [255:0] INIT_1A = 256'h0;
  parameter [255:0] INIT_1B = 256'h0;
  parameter [255:0] INIT_1C = 256'h0;
  parameter [255:0] INIT_1D = 256'h0;
  parameter [255:0] INIT_1E = 256'h0;
  parameter [255:0] INIT_1F = 256'h0;
  parameter [255:0] INIT_20 = 256'h0;
  parameter [255:0] INIT_21 = 256'h0;
  parameter [255:0] INIT_22 = 256'h0;
  parameter [255:0] INIT_23 = 256'h0;
  parameter [255:0] INIT_24 = 256'h0;
  parameter [255:0] INIT_25 = 256'h0;
  parameter [255:0] INIT_26 = 256'h0;
  parameter [255:0] INIT_27 = 256'h0;
  parameter [255:0] INIT_28 = 256'h0;
  parameter [255:0] INIT_29 = 256'h0;
  parameter [255:0] INIT_2A = 256'h0;
  parameter [255:0] INIT_2B = 256'h0;
  parameter [255:0] INIT_2C = 256'h0;
  parameter [255:0] INIT_2D = 256'h0;
  parameter [255:0] INIT_2E = 256'h0;
  parameter [255:0] INIT_2F = 256'h0;
  parameter [255:0] INIT_30 = 256'h0;
  parameter [255:0] INIT_31 = 256'h0;
  parameter [255:0] INIT_32 = 256'h0;
  parameter [255:0] INIT_33 = 256'h0;
  parameter [255:0] INIT_34 = 256'h0;
  parameter [255:0] INIT_35 = 256'h0;
  parameter [255:0] INIT_36 = 256'h0;
  parameter [255:0] INIT_37 = 256'h0;
  parameter [255:0] INIT_38 = 256'h0;
  parameter [255:0] INIT_39 = 256'h0;
  parameter [255:0] INIT_3A = 256'h0;
  parameter [255:0] INIT_3B = 256'h0;
  parameter [255:0] INIT_3C = 256'h0;
  parameter [255:0] INIT_3D = 256'h0;
  parameter [255:0] INIT_3E = 256'h0;
  parameter [255:0] INIT_3F = 256'h0;
  parameter [17:0] SRVAL = 18'h0;
  parameter WRITE_MODE = "WRITE_FIRST";
  output [15:0] DO;
  output [1:0] DOP;
  input CLK;
  input EN;
  input SSR;
  input [15:0] DI;
  input [1:0] DIP;
  input [1:0] WE;
  input [9:0] ADDR;
endmodule

///// component RAMB16BWE_S18_S18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16BWE_S18_S18 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0;
  parameter [255:0] INITP_01 = 256'h0;
  parameter [255:0] INITP_02 = 256'h0;
  parameter [255:0] INITP_03 = 256'h0;
  parameter [255:0] INITP_04 = 256'h0;
  parameter [255:0] INITP_05 = 256'h0;
  parameter [255:0] INITP_06 = 256'h0;
  parameter [255:0] INITP_07 = 256'h0;
  parameter [255:0] INIT_00 = 256'h0;
  parameter [255:0] INIT_01 = 256'h0;
  parameter [255:0] INIT_02 = 256'h0;
  parameter [255:0] INIT_03 = 256'h0;
  parameter [255:0] INIT_04 = 256'h0;
  parameter [255:0] INIT_05 = 256'h0;
  parameter [255:0] INIT_06 = 256'h0;
  parameter [255:0] INIT_07 = 256'h0;
  parameter [255:0] INIT_08 = 256'h0;
  parameter [255:0] INIT_09 = 256'h0;
  parameter [255:0] INIT_0A = 256'h0;
  parameter [255:0] INIT_0B = 256'h0;
  parameter [255:0] INIT_0C = 256'h0;
  parameter [255:0] INIT_0D = 256'h0;
  parameter [255:0] INIT_0E = 256'h0;
  parameter [255:0] INIT_0F = 256'h0;
  parameter [255:0] INIT_10 = 256'h0;
  parameter [255:0] INIT_11 = 256'h0;
  parameter [255:0] INIT_12 = 256'h0;
  parameter [255:0] INIT_13 = 256'h0;
  parameter [255:0] INIT_14 = 256'h0;
  parameter [255:0] INIT_15 = 256'h0;
  parameter [255:0] INIT_16 = 256'h0;
  parameter [255:0] INIT_17 = 256'h0;
  parameter [255:0] INIT_18 = 256'h0;
  parameter [255:0] INIT_19 = 256'h0;
  parameter [255:0] INIT_1A = 256'h0;
  parameter [255:0] INIT_1B = 256'h0;
  parameter [255:0] INIT_1C = 256'h0;
  parameter [255:0] INIT_1D = 256'h0;
  parameter [255:0] INIT_1E = 256'h0;
  parameter [255:0] INIT_1F = 256'h0;
  parameter [255:0] INIT_20 = 256'h0;
  parameter [255:0] INIT_21 = 256'h0;
  parameter [255:0] INIT_22 = 256'h0;
  parameter [255:0] INIT_23 = 256'h0;
  parameter [255:0] INIT_24 = 256'h0;
  parameter [255:0] INIT_25 = 256'h0;
  parameter [255:0] INIT_26 = 256'h0;
  parameter [255:0] INIT_27 = 256'h0;
  parameter [255:0] INIT_28 = 256'h0;
  parameter [255:0] INIT_29 = 256'h0;
  parameter [255:0] INIT_2A = 256'h0;
  parameter [255:0] INIT_2B = 256'h0;
  parameter [255:0] INIT_2C = 256'h0;
  parameter [255:0] INIT_2D = 256'h0;
  parameter [255:0] INIT_2E = 256'h0;
  parameter [255:0] INIT_2F = 256'h0;
  parameter [255:0] INIT_30 = 256'h0;
  parameter [255:0] INIT_31 = 256'h0;
  parameter [255:0] INIT_32 = 256'h0;
  parameter [255:0] INIT_33 = 256'h0;
  parameter [255:0] INIT_34 = 256'h0;
  parameter [255:0] INIT_35 = 256'h0;
  parameter [255:0] INIT_36 = 256'h0;
  parameter [255:0] INIT_37 = 256'h0;
  parameter [255:0] INIT_38 = 256'h0;
  parameter [255:0] INIT_39 = 256'h0;
  parameter [255:0] INIT_3A = 256'h0;
  parameter [255:0] INIT_3B = 256'h0;
  parameter [255:0] INIT_3C = 256'h0;
  parameter [255:0] INIT_3D = 256'h0;
  parameter [255:0] INIT_3E = 256'h0;
  parameter [255:0] INIT_3F = 256'h0;
  parameter [17:0] INIT_A = 18'h0;
  parameter [17:0] INIT_B = 18'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [17:0] SRVAL_A = 18'h0;
  parameter [17:0] SRVAL_B = 18'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
  output [15:0] DOA;
  output [15:0] DOB;
  output [1:0] DOPA;
  output [1:0] DOPB;
  input CLKA;
  input CLKB;
  input ENA;
  input ENB;
  input SSRA;
  input SSRB;
  input [15:0] DIA;
  input [15:0] DIB;
  input [1:0] DIPA;
  input [1:0] DIPB;
  input [1:0] WEA;
  input [1:0] WEB;
  input [9:0] ADDRA;
  input [9:0] ADDRB;
endmodule

///// component RAMB16BWE_S18_S9 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16BWE_S18_S9 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0;
  parameter [255:0] INITP_01 = 256'h0;
  parameter [255:0] INITP_02 = 256'h0;
  parameter [255:0] INITP_03 = 256'h0;
  parameter [255:0] INITP_04 = 256'h0;
  parameter [255:0] INITP_05 = 256'h0;
  parameter [255:0] INITP_06 = 256'h0;
  parameter [255:0] INITP_07 = 256'h0;
  parameter [255:0] INIT_00 = 256'h0;
  parameter [255:0] INIT_01 = 256'h0;
  parameter [255:0] INIT_02 = 256'h0;
  parameter [255:0] INIT_03 = 256'h0;
  parameter [255:0] INIT_04 = 256'h0;
  parameter [255:0] INIT_05 = 256'h0;
  parameter [255:0] INIT_06 = 256'h0;
  parameter [255:0] INIT_07 = 256'h0;
  parameter [255:0] INIT_08 = 256'h0;
  parameter [255:0] INIT_09 = 256'h0;
  parameter [255:0] INIT_0A = 256'h0;
  parameter [255:0] INIT_0B = 256'h0;
  parameter [255:0] INIT_0C = 256'h0;
  parameter [255:0] INIT_0D = 256'h0;
  parameter [255:0] INIT_0E = 256'h0;
  parameter [255:0] INIT_0F = 256'h0;
  parameter [255:0] INIT_10 = 256'h0;
  parameter [255:0] INIT_11 = 256'h0;
  parameter [255:0] INIT_12 = 256'h0;
  parameter [255:0] INIT_13 = 256'h0;
  parameter [255:0] INIT_14 = 256'h0;
  parameter [255:0] INIT_15 = 256'h0;
  parameter [255:0] INIT_16 = 256'h0;
  parameter [255:0] INIT_17 = 256'h0;
  parameter [255:0] INIT_18 = 256'h0;
  parameter [255:0] INIT_19 = 256'h0;
  parameter [255:0] INIT_1A = 256'h0;
  parameter [255:0] INIT_1B = 256'h0;
  parameter [255:0] INIT_1C = 256'h0;
  parameter [255:0] INIT_1D = 256'h0;
  parameter [255:0] INIT_1E = 256'h0;
  parameter [255:0] INIT_1F = 256'h0;
  parameter [255:0] INIT_20 = 256'h0;
  parameter [255:0] INIT_21 = 256'h0;
  parameter [255:0] INIT_22 = 256'h0;
  parameter [255:0] INIT_23 = 256'h0;
  parameter [255:0] INIT_24 = 256'h0;
  parameter [255:0] INIT_25 = 256'h0;
  parameter [255:0] INIT_26 = 256'h0;
  parameter [255:0] INIT_27 = 256'h0;
  parameter [255:0] INIT_28 = 256'h0;
  parameter [255:0] INIT_29 = 256'h0;
  parameter [255:0] INIT_2A = 256'h0;
  parameter [255:0] INIT_2B = 256'h0;
  parameter [255:0] INIT_2C = 256'h0;
  parameter [255:0] INIT_2D = 256'h0;
  parameter [255:0] INIT_2E = 256'h0;
  parameter [255:0] INIT_2F = 256'h0;
  parameter [255:0] INIT_30 = 256'h0;
  parameter [255:0] INIT_31 = 256'h0;
  parameter [255:0] INIT_32 = 256'h0;
  parameter [255:0] INIT_33 = 256'h0;
  parameter [255:0] INIT_34 = 256'h0;
  parameter [255:0] INIT_35 = 256'h0;
  parameter [255:0] INIT_36 = 256'h0;
  parameter [255:0] INIT_37 = 256'h0;
  parameter [255:0] INIT_38 = 256'h0;
  parameter [255:0] INIT_39 = 256'h0;
  parameter [255:0] INIT_3A = 256'h0;
  parameter [255:0] INIT_3B = 256'h0;
  parameter [255:0] INIT_3C = 256'h0;
  parameter [255:0] INIT_3D = 256'h0;
  parameter [255:0] INIT_3E = 256'h0;
  parameter [255:0] INIT_3F = 256'h0;
  parameter [17:0] INIT_A = 18'h0;
  parameter [8:0] INIT_B = 9'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [17:0] SRVAL_A = 18'h0;
  parameter [8:0] SRVAL_B = 9'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
  output [0:0] DOPB;
  output [15:0] DOA;
  output [1:0] DOPA;
  output [7:0] DOB;
  input CLKA;
  input CLKB;
  input ENA;
  input ENB;
  input SSRA;
  input SSRB;
  input WEB;
  input [0:0] DIPB;
  input [10:0] ADDRB;
  input [15:0] DIA;
  input [1:0] DIPA;
  input [1:0] WEA;
  input [7:0] DIB;
  input [9:0] ADDRA;
endmodule

///// component RAMB16BWE_S36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16BWE_S36 (
  DO,
  DOP,
  ADDR,
  CLK,
  DI,
  DIP,
  EN,
  SSR,
  WE
);
  parameter [35:0] INIT = 36'h0;
  parameter [255:0] INITP_00 = 256'h0;
  parameter [255:0] INITP_01 = 256'h0;
  parameter [255:0] INITP_02 = 256'h0;
  parameter [255:0] INITP_03 = 256'h0;
  parameter [255:0] INITP_04 = 256'h0;
  parameter [255:0] INITP_05 = 256'h0;
  parameter [255:0] INITP_06 = 256'h0;
  parameter [255:0] INITP_07 = 256'h0;
  parameter [255:0] INIT_00 = 256'h0;
  parameter [255:0] INIT_01 = 256'h0;
  parameter [255:0] INIT_02 = 256'h0;
  parameter [255:0] INIT_03 = 256'h0;
  parameter [255:0] INIT_04 = 256'h0;
  parameter [255:0] INIT_05 = 256'h0;
  parameter [255:0] INIT_06 = 256'h0;
  parameter [255:0] INIT_07 = 256'h0;
  parameter [255:0] INIT_08 = 256'h0;
  parameter [255:0] INIT_09 = 256'h0;
  parameter [255:0] INIT_0A = 256'h0;
  parameter [255:0] INIT_0B = 256'h0;
  parameter [255:0] INIT_0C = 256'h0;
  parameter [255:0] INIT_0D = 256'h0;
  parameter [255:0] INIT_0E = 256'h0;
  parameter [255:0] INIT_0F = 256'h0;
  parameter [255:0] INIT_10 = 256'h0;
  parameter [255:0] INIT_11 = 256'h0;
  parameter [255:0] INIT_12 = 256'h0;
  parameter [255:0] INIT_13 = 256'h0;
  parameter [255:0] INIT_14 = 256'h0;
  parameter [255:0] INIT_15 = 256'h0;
  parameter [255:0] INIT_16 = 256'h0;
  parameter [255:0] INIT_17 = 256'h0;
  parameter [255:0] INIT_18 = 256'h0;
  parameter [255:0] INIT_19 = 256'h0;
  parameter [255:0] INIT_1A = 256'h0;
  parameter [255:0] INIT_1B = 256'h0;
  parameter [255:0] INIT_1C = 256'h0;
  parameter [255:0] INIT_1D = 256'h0;
  parameter [255:0] INIT_1E = 256'h0;
  parameter [255:0] INIT_1F = 256'h0;
  parameter [255:0] INIT_20 = 256'h0;
  parameter [255:0] INIT_21 = 256'h0;
  parameter [255:0] INIT_22 = 256'h0;
  parameter [255:0] INIT_23 = 256'h0;
  parameter [255:0] INIT_24 = 256'h0;
  parameter [255:0] INIT_25 = 256'h0;
  parameter [255:0] INIT_26 = 256'h0;
  parameter [255:0] INIT_27 = 256'h0;
  parameter [255:0] INIT_28 = 256'h0;
  parameter [255:0] INIT_29 = 256'h0;
  parameter [255:0] INIT_2A = 256'h0;
  parameter [255:0] INIT_2B = 256'h0;
  parameter [255:0] INIT_2C = 256'h0;
  parameter [255:0] INIT_2D = 256'h0;
  parameter [255:0] INIT_2E = 256'h0;
  parameter [255:0] INIT_2F = 256'h0;
  parameter [255:0] INIT_30 = 256'h0;
  parameter [255:0] INIT_31 = 256'h0;
  parameter [255:0] INIT_32 = 256'h0;
  parameter [255:0] INIT_33 = 256'h0;
  parameter [255:0] INIT_34 = 256'h0;
  parameter [255:0] INIT_35 = 256'h0;
  parameter [255:0] INIT_36 = 256'h0;
  parameter [255:0] INIT_37 = 256'h0;
  parameter [255:0] INIT_38 = 256'h0;
  parameter [255:0] INIT_39 = 256'h0;
  parameter [255:0] INIT_3A = 256'h0;
  parameter [255:0] INIT_3B = 256'h0;
  parameter [255:0] INIT_3C = 256'h0;
  parameter [255:0] INIT_3D = 256'h0;
  parameter [255:0] INIT_3E = 256'h0;
  parameter [255:0] INIT_3F = 256'h0;
  parameter [35:0] SRVAL = 36'h0;
  parameter WRITE_MODE = "WRITE_FIRST";
  output [31:0] DO;
  output [3:0] DOP;
  input CLK;
  input EN;
  input SSR;
  input [31:0] DI;
  input [3:0] DIP;
  input [3:0] WE;
  input [8:0] ADDR;
endmodule

///// component RAMB16BWE_S36_S18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16BWE_S36_S18 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0;
  parameter [255:0] INITP_01 = 256'h0;
  parameter [255:0] INITP_02 = 256'h0;
  parameter [255:0] INITP_03 = 256'h0;
  parameter [255:0] INITP_04 = 256'h0;
  parameter [255:0] INITP_05 = 256'h0;
  parameter [255:0] INITP_06 = 256'h0;
  parameter [255:0] INITP_07 = 256'h0;
  parameter [255:0] INIT_00 = 256'h0;
  parameter [255:0] INIT_01 = 256'h0;
  parameter [255:0] INIT_02 = 256'h0;
  parameter [255:0] INIT_03 = 256'h0;
  parameter [255:0] INIT_04 = 256'h0;
  parameter [255:0] INIT_05 = 256'h0;
  parameter [255:0] INIT_06 = 256'h0;
  parameter [255:0] INIT_07 = 256'h0;
  parameter [255:0] INIT_08 = 256'h0;
  parameter [255:0] INIT_09 = 256'h0;
  parameter [255:0] INIT_0A = 256'h0;
  parameter [255:0] INIT_0B = 256'h0;
  parameter [255:0] INIT_0C = 256'h0;
  parameter [255:0] INIT_0D = 256'h0;
  parameter [255:0] INIT_0E = 256'h0;
  parameter [255:0] INIT_0F = 256'h0;
  parameter [255:0] INIT_10 = 256'h0;
  parameter [255:0] INIT_11 = 256'h0;
  parameter [255:0] INIT_12 = 256'h0;
  parameter [255:0] INIT_13 = 256'h0;
  parameter [255:0] INIT_14 = 256'h0;
  parameter [255:0] INIT_15 = 256'h0;
  parameter [255:0] INIT_16 = 256'h0;
  parameter [255:0] INIT_17 = 256'h0;
  parameter [255:0] INIT_18 = 256'h0;
  parameter [255:0] INIT_19 = 256'h0;
  parameter [255:0] INIT_1A = 256'h0;
  parameter [255:0] INIT_1B = 256'h0;
  parameter [255:0] INIT_1C = 256'h0;
  parameter [255:0] INIT_1D = 256'h0;
  parameter [255:0] INIT_1E = 256'h0;
  parameter [255:0] INIT_1F = 256'h0;
  parameter [255:0] INIT_20 = 256'h0;
  parameter [255:0] INIT_21 = 256'h0;
  parameter [255:0] INIT_22 = 256'h0;
  parameter [255:0] INIT_23 = 256'h0;
  parameter [255:0] INIT_24 = 256'h0;
  parameter [255:0] INIT_25 = 256'h0;
  parameter [255:0] INIT_26 = 256'h0;
  parameter [255:0] INIT_27 = 256'h0;
  parameter [255:0] INIT_28 = 256'h0;
  parameter [255:0] INIT_29 = 256'h0;
  parameter [255:0] INIT_2A = 256'h0;
  parameter [255:0] INIT_2B = 256'h0;
  parameter [255:0] INIT_2C = 256'h0;
  parameter [255:0] INIT_2D = 256'h0;
  parameter [255:0] INIT_2E = 256'h0;
  parameter [255:0] INIT_2F = 256'h0;
  parameter [255:0] INIT_30 = 256'h0;
  parameter [255:0] INIT_31 = 256'h0;
  parameter [255:0] INIT_32 = 256'h0;
  parameter [255:0] INIT_33 = 256'h0;
  parameter [255:0] INIT_34 = 256'h0;
  parameter [255:0] INIT_35 = 256'h0;
  parameter [255:0] INIT_36 = 256'h0;
  parameter [255:0] INIT_37 = 256'h0;
  parameter [255:0] INIT_38 = 256'h0;
  parameter [255:0] INIT_39 = 256'h0;
  parameter [255:0] INIT_3A = 256'h0;
  parameter [255:0] INIT_3B = 256'h0;
  parameter [255:0] INIT_3C = 256'h0;
  parameter [255:0] INIT_3D = 256'h0;
  parameter [255:0] INIT_3E = 256'h0;
  parameter [255:0] INIT_3F = 256'h0;
  parameter [35:0] INIT_A = 36'h0;
  parameter [17:0] INIT_B = 18'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [35:0] SRVAL_A = 36'h0;
  parameter [17:0] SRVAL_B = 18'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
  output [15:0] DOB;
  output [1:0] DOPB;
  output [31:0] DOA;
  output [3:0] DOPA;
  input CLKA;
  input CLKB;
  input ENA;
  input ENB;
  input SSRA;
  input SSRB;
  input [15:0] DIB;
  input [1:0] DIPB;
  input [1:0] WEB;
  input [31:0] DIA;
  input [3:0] DIPA;
  input [3:0] WEA;
  input [8:0] ADDRA;
  input [9:0] ADDRB;
endmodule

///// component RAMB16BWE_S36_S36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16BWE_S36_S36 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0;
  parameter [255:0] INITP_01 = 256'h0;
  parameter [255:0] INITP_02 = 256'h0;
  parameter [255:0] INITP_03 = 256'h0;
  parameter [255:0] INITP_04 = 256'h0;
  parameter [255:0] INITP_05 = 256'h0;
  parameter [255:0] INITP_06 = 256'h0;
  parameter [255:0] INITP_07 = 256'h0;
  parameter [255:0] INIT_00 = 256'h0;
  parameter [255:0] INIT_01 = 256'h0;
  parameter [255:0] INIT_02 = 256'h0;
  parameter [255:0] INIT_03 = 256'h0;
  parameter [255:0] INIT_04 = 256'h0;
  parameter [255:0] INIT_05 = 256'h0;
  parameter [255:0] INIT_06 = 256'h0;
  parameter [255:0] INIT_07 = 256'h0;
  parameter [255:0] INIT_08 = 256'h0;
  parameter [255:0] INIT_09 = 256'h0;
  parameter [255:0] INIT_0A = 256'h0;
  parameter [255:0] INIT_0B = 256'h0;
  parameter [255:0] INIT_0C = 256'h0;
  parameter [255:0] INIT_0D = 256'h0;
  parameter [255:0] INIT_0E = 256'h0;
  parameter [255:0] INIT_0F = 256'h0;
  parameter [255:0] INIT_10 = 256'h0;
  parameter [255:0] INIT_11 = 256'h0;
  parameter [255:0] INIT_12 = 256'h0;
  parameter [255:0] INIT_13 = 256'h0;
  parameter [255:0] INIT_14 = 256'h0;
  parameter [255:0] INIT_15 = 256'h0;
  parameter [255:0] INIT_16 = 256'h0;
  parameter [255:0] INIT_17 = 256'h0;
  parameter [255:0] INIT_18 = 256'h0;
  parameter [255:0] INIT_19 = 256'h0;
  parameter [255:0] INIT_1A = 256'h0;
  parameter [255:0] INIT_1B = 256'h0;
  parameter [255:0] INIT_1C = 256'h0;
  parameter [255:0] INIT_1D = 256'h0;
  parameter [255:0] INIT_1E = 256'h0;
  parameter [255:0] INIT_1F = 256'h0;
  parameter [255:0] INIT_20 = 256'h0;
  parameter [255:0] INIT_21 = 256'h0;
  parameter [255:0] INIT_22 = 256'h0;
  parameter [255:0] INIT_23 = 256'h0;
  parameter [255:0] INIT_24 = 256'h0;
  parameter [255:0] INIT_25 = 256'h0;
  parameter [255:0] INIT_26 = 256'h0;
  parameter [255:0] INIT_27 = 256'h0;
  parameter [255:0] INIT_28 = 256'h0;
  parameter [255:0] INIT_29 = 256'h0;
  parameter [255:0] INIT_2A = 256'h0;
  parameter [255:0] INIT_2B = 256'h0;
  parameter [255:0] INIT_2C = 256'h0;
  parameter [255:0] INIT_2D = 256'h0;
  parameter [255:0] INIT_2E = 256'h0;
  parameter [255:0] INIT_2F = 256'h0;
  parameter [255:0] INIT_30 = 256'h0;
  parameter [255:0] INIT_31 = 256'h0;
  parameter [255:0] INIT_32 = 256'h0;
  parameter [255:0] INIT_33 = 256'h0;
  parameter [255:0] INIT_34 = 256'h0;
  parameter [255:0] INIT_35 = 256'h0;
  parameter [255:0] INIT_36 = 256'h0;
  parameter [255:0] INIT_37 = 256'h0;
  parameter [255:0] INIT_38 = 256'h0;
  parameter [255:0] INIT_39 = 256'h0;
  parameter [255:0] INIT_3A = 256'h0;
  parameter [255:0] INIT_3B = 256'h0;
  parameter [255:0] INIT_3C = 256'h0;
  parameter [255:0] INIT_3D = 256'h0;
  parameter [255:0] INIT_3E = 256'h0;
  parameter [255:0] INIT_3F = 256'h0;
  parameter [35:0] INIT_A = 36'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [35:0] SRVAL_A = 36'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
  output [31:0] DOA;
  output [31:0] DOB;
  output [3:0] DOPA;
  output [3:0] DOPB;
  input CLKA;
  input CLKB;
  input ENA;
  input ENB;
  input SSRA;
  input SSRB;
  input [31:0] DIA;
  input [31:0] DIB;
  input [3:0] DIPA;
  input [3:0] DIPB;
  input [3:0] WEA;
  input [3:0] WEB;
  input [8:0] ADDRA;
  input [8:0] ADDRB;
endmodule

///// component RAMB16BWE_S36_S9 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16BWE_S36_S9 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0;
  parameter [255:0] INITP_01 = 256'h0;
  parameter [255:0] INITP_02 = 256'h0;
  parameter [255:0] INITP_03 = 256'h0;
  parameter [255:0] INITP_04 = 256'h0;
  parameter [255:0] INITP_05 = 256'h0;
  parameter [255:0] INITP_06 = 256'h0;
  parameter [255:0] INITP_07 = 256'h0;
  parameter [255:0] INIT_00 = 256'h0;
  parameter [255:0] INIT_01 = 256'h0;
  parameter [255:0] INIT_02 = 256'h0;
  parameter [255:0] INIT_03 = 256'h0;
  parameter [255:0] INIT_04 = 256'h0;
  parameter [255:0] INIT_05 = 256'h0;
  parameter [255:0] INIT_06 = 256'h0;
  parameter [255:0] INIT_07 = 256'h0;
  parameter [255:0] INIT_08 = 256'h0;
  parameter [255:0] INIT_09 = 256'h0;
  parameter [255:0] INIT_0A = 256'h0;
  parameter [255:0] INIT_0B = 256'h0;
  parameter [255:0] INIT_0C = 256'h0;
  parameter [255:0] INIT_0D = 256'h0;
  parameter [255:0] INIT_0E = 256'h0;
  parameter [255:0] INIT_0F = 256'h0;
  parameter [255:0] INIT_10 = 256'h0;
  parameter [255:0] INIT_11 = 256'h0;
  parameter [255:0] INIT_12 = 256'h0;
  parameter [255:0] INIT_13 = 256'h0;
  parameter [255:0] INIT_14 = 256'h0;
  parameter [255:0] INIT_15 = 256'h0;
  parameter [255:0] INIT_16 = 256'h0;
  parameter [255:0] INIT_17 = 256'h0;
  parameter [255:0] INIT_18 = 256'h0;
  parameter [255:0] INIT_19 = 256'h0;
  parameter [255:0] INIT_1A = 256'h0;
  parameter [255:0] INIT_1B = 256'h0;
  parameter [255:0] INIT_1C = 256'h0;
  parameter [255:0] INIT_1D = 256'h0;
  parameter [255:0] INIT_1E = 256'h0;
  parameter [255:0] INIT_1F = 256'h0;
  parameter [255:0] INIT_20 = 256'h0;
  parameter [255:0] INIT_21 = 256'h0;
  parameter [255:0] INIT_22 = 256'h0;
  parameter [255:0] INIT_23 = 256'h0;
  parameter [255:0] INIT_24 = 256'h0;
  parameter [255:0] INIT_25 = 256'h0;
  parameter [255:0] INIT_26 = 256'h0;
  parameter [255:0] INIT_27 = 256'h0;
  parameter [255:0] INIT_28 = 256'h0;
  parameter [255:0] INIT_29 = 256'h0;
  parameter [255:0] INIT_2A = 256'h0;
  parameter [255:0] INIT_2B = 256'h0;
  parameter [255:0] INIT_2C = 256'h0;
  parameter [255:0] INIT_2D = 256'h0;
  parameter [255:0] INIT_2E = 256'h0;
  parameter [255:0] INIT_2F = 256'h0;
  parameter [255:0] INIT_30 = 256'h0;
  parameter [255:0] INIT_31 = 256'h0;
  parameter [255:0] INIT_32 = 256'h0;
  parameter [255:0] INIT_33 = 256'h0;
  parameter [255:0] INIT_34 = 256'h0;
  parameter [255:0] INIT_35 = 256'h0;
  parameter [255:0] INIT_36 = 256'h0;
  parameter [255:0] INIT_37 = 256'h0;
  parameter [255:0] INIT_38 = 256'h0;
  parameter [255:0] INIT_39 = 256'h0;
  parameter [255:0] INIT_3A = 256'h0;
  parameter [255:0] INIT_3B = 256'h0;
  parameter [255:0] INIT_3C = 256'h0;
  parameter [255:0] INIT_3D = 256'h0;
  parameter [255:0] INIT_3E = 256'h0;
  parameter [255:0] INIT_3F = 256'h0;
  parameter [35:0] INIT_A = 36'h0;
  parameter [8:0] INIT_B = 9'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [35:0] SRVAL_A = 36'h0;
  parameter [8:0] SRVAL_B = 9'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
  output [0:0] DOPB;
  output [31:0] DOA;
  output [3:0] DOPA;
  output [7:0] DOB;
  input CLKA;
  input CLKB;
  input ENA;
  input ENB;
  input SSRA;
  input SSRB;
  input WEB;
  input [0:0] DIPB;
  input [10:0] ADDRB;
  input [31:0] DIA;
  input [3:0] DIPA;
  input [3:0] WEA;
  input [7:0] DIB;
  input [8:0] ADDRA;
endmodule

///// component RAMB16_S1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S1 (
  DO,
  ADDR,
  CLK,
  DI,
  EN,
  SSR,
  WE
);
  parameter [0:0] INIT = 1'h0;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [0:0] SRVAL = 1'h0;
  parameter WRITE_MODE = "WRITE_FIRST";
   output [0:0] DO;
   input EN, CLK, WE, SSR;
   input [0:0] DI;
   input [13:0] ADDR;
endmodule

///// component RAMB16_S18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S18 (
  DO,
  DOP,
  ADDR,
  CLK,
  DI,
  DIP,
  EN,
  SSR,
  WE
);
  parameter [17:0] INIT = 18'h0;
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [17:0] SRVAL = 18'h0;
  parameter WRITE_MODE = "WRITE_FIRST";
   output [15:0] DO;
   output [1:0] DOP;
   input EN, CLK, WE, SSR;
   input [15:0] DI;
   input [1:0] DIP;
   input [9:0] ADDR;
endmodule

///// component RAMB16_S18_S18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S18_S18 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [17:0] INIT_A = 18'h0;
  parameter [17:0] INIT_B = 18'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [17:0] SRVAL_A = 18'h0;
  parameter [17:0] SRVAL_B = 18'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [15:0] DOA;
   output [15:0] DOB;
   output [1:0] DOPA;
   output [1:0] DOPB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [15:0] DIA;
   input [15:0] DIB;
   input [1:0] DIPA;
   input [1:0] DIPB;
   input [9:0] ADDRA;
   input [9:0] ADDRB;
endmodule

///// component RAMB16_S18_S36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S18_S36 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [17:0] INIT_A = 18'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [17:0] SRVAL_A = 18'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [15:0] DOA;
   output [1:0] DOPA;
   output [31:0] DOB;
   output [3:0] DOPB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [15:0] DIA;
   input [1:0] DIPA;
   input [31:0] DIB;
   input [3:0] DIPB;
   input [8:0] ADDRB;
   input [9:0] ADDRA;
endmodule

///// component RAMB16_S1_S1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S1_S1 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [0:0] INIT_A = 1'h0;
  parameter [0:0] INIT_B = 1'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [0:0] SRVAL_A = 1'h0;
  parameter [0:0] SRVAL_B = 1'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [0:0] DOA;
   output [0:0] DOB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [0:0] DIA;
   input [0:0] DIB;
   input [13:0] ADDRA;
   input [13:0] ADDRB;
endmodule

///// component RAMB16_S1_S18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S1_S18 (
  DOA,
  DOB,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [0:0] INIT_A = 1'h0;
  parameter [17:0] INIT_B = 18'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [0:0] SRVAL_A = 1'h0;
  parameter [17:0] SRVAL_B = 18'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [0:0] DOA;
   output [15:0] DOB;
   output [1:0] DOPB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [0:0] DIA;
   input [13:0] ADDRA;
   input [15:0] DIB;
   input [1:0] DIPB;
   input [9:0] ADDRB;
endmodule

///// component RAMB16_S1_S2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S1_S2 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [0:0] INIT_A = 1'h0;
  parameter [1:0] INIT_B = 2'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [0:0] SRVAL_A = 1'h0;
  parameter [1:0] SRVAL_B = 2'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [0:0] DOA;
   output [1:0] DOB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [0:0] DIA;
   input [12:0] ADDRB;
   input [13:0] ADDRA;
   input [1:0] DIB;
endmodule

///// component RAMB16_S1_S36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S1_S36 (
  DOA,
  DOB,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [0:0] INIT_A = 1'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [0:0] SRVAL_A = 1'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [0:0] DOA;
   output [31:0] DOB;
   output [3:0] DOPB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [0:0] DIA;
   input [13:0] ADDRA;
   input [31:0] DIB;
   input [3:0] DIPB;
   input [8:0] ADDRB;
endmodule

///// component RAMB16_S1_S4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S1_S4 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [0:0] INIT_A = 1'h0;
  parameter [3:0] INIT_B = 4'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [0:0] SRVAL_A = 1'h0;
  parameter [3:0] SRVAL_B = 4'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [0:0] DOA;
   output [3:0] DOB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [0:0] DIA;
   input [11:0] ADDRB;
   input [13:0] ADDRA;
   input [3:0] DIB;
endmodule

///// component RAMB16_S1_S9 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S1_S9 (
  DOA,
  DOB,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [0:0] INIT_A = 1'h0;
  parameter [8:0] INIT_B = 9'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [0:0] SRVAL_A = 1'h0;
  parameter [8:0] SRVAL_B = 9'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [0:0] DOA;
   output [0:0] DOPB;
   output [7:0] DOB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [0:0] DIA;
   input [0:0] DIPB;
   input [10:0] ADDRB;
   input [13:0] ADDRA;
   input [7:0] DIB;
endmodule

///// component RAMB16_S2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S2 (
  DO,
  ADDR,
  CLK,
  DI,
  EN,
  SSR,
  WE
);
  parameter [1:0] INIT = 2'h0;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [1:0] SRVAL = 2'h0;
  parameter WRITE_MODE = "WRITE_FIRST";
   output [1:0] DO;
   input EN, CLK, WE, SSR;
   input [12:0] ADDR;
   input [1:0] DI;
endmodule

///// component RAMB16_S2_S18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S2_S18 (
  DOA,
  DOB,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [1:0] INIT_A = 2'h0;
  parameter [17:0] INIT_B = 18'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [1:0] SRVAL_A = 2'h0;
  parameter [17:0] SRVAL_B = 18'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [15:0] DOB;
   output [1:0] DOA;
   output [1:0] DOPB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [12:0] ADDRA;
   input [15:0] DIB;
   input [1:0] DIA;
   input [1:0] DIPB;
   input [9:0] ADDRB;
endmodule

///// component RAMB16_S2_S2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S2_S2 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [1:0] INIT_A = 2'h0;
  parameter [1:0] INIT_B = 2'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [1:0] SRVAL_A = 2'h0;
  parameter [1:0] SRVAL_B = 2'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [1:0] DOA;
   output [1:0] DOB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [12:0] ADDRA;
   input [12:0] ADDRB;
   input [1:0] DIA;
   input [1:0] DIB;
endmodule

///// component RAMB16_S2_S36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S2_S36 (
  DOA,
  DOB,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [1:0] INIT_A = 2'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [1:0] SRVAL_A = 2'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [1:0] DOA;
   output [31:0] DOB;
   output [3:0] DOPB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [12:0] ADDRA;
   input [1:0] DIA;
   input [31:0] DIB;
   input [3:0] DIPB;
   input [8:0] ADDRB;
endmodule

///// component RAMB16_S2_S4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S2_S4 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [1:0] INIT_A = 2'h0;
  parameter [3:0] INIT_B = 4'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [1:0] SRVAL_A = 2'h0;
  parameter [3:0] SRVAL_B = 4'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [1:0] DOA;
   output [3:0] DOB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [11:0] ADDRB;
   input [12:0] ADDRA;
   input [1:0] DIA;
   input [3:0] DIB;
endmodule

///// component RAMB16_S2_S9 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S2_S9 (
  DOA,
  DOB,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [1:0] INIT_A = 2'h0;
  parameter [8:0] INIT_B = 9'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [1:0] SRVAL_A = 2'h0;
  parameter [8:0] SRVAL_B = 9'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [0:0] DOPB;
   output [1:0] DOA;
   output [7:0] DOB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [0:0] DIPB;
   input [10:0] ADDRB;
   input [12:0] ADDRA;
   input [1:0] DIA;
   input [7:0] DIB;
endmodule

///// component RAMB16_S36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S36 (
  DO,
  DOP,
  ADDR,
  CLK,
  DI,
  DIP,
  EN,
  SSR,
  WE
);
  parameter [35:0] INIT = 36'h0;
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [35:0] SRVAL = 36'h0;
  parameter WRITE_MODE = "WRITE_FIRST";
   output [31:0] DO;
   output [3:0] DOP;
   input EN, CLK, WE, SSR;
   input [31:0] DI;
   input [3:0] DIP;
   input [8:0] ADDR;
endmodule

///// component RAMB16_S36_S36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S36_S36 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [35:0] INIT_A = 36'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [35:0] SRVAL_A = 36'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [31:0] DOA;
   output [31:0] DOB;
   output [3:0] DOPA;
   output [3:0] DOPB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [31:0] DIA;
   input [31:0] DIB;
   input [3:0] DIPA;
   input [3:0] DIPB;
   input [8:0] ADDRA;
   input [8:0] ADDRB;
endmodule

///// component RAMB16_S4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S4 (
  DO,
  ADDR,
  CLK,
  DI,
  EN,
  SSR,
  WE
);
  parameter [3:0] INIT = 4'h0;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [3:0] SRVAL = 4'h0;
  parameter WRITE_MODE = "WRITE_FIRST";
   output [3:0] DO;
   input EN, CLK, WE, SSR;
   input [11:0] ADDR;
   input [3:0] DI;
endmodule

///// component RAMB16_S4_S18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S4_S18 (
  DOA,
  DOB,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [3:0] INIT_A = 4'h0;
  parameter [17:0] INIT_B = 18'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [3:0] SRVAL_A = 4'h0;
  parameter [17:0] SRVAL_B = 18'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [15:0] DOB;
   output [1:0] DOPB;
   output [3:0] DOA;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [11:0] ADDRA;
   input [15:0] DIB;
   input [1:0] DIPB;
   input [3:0] DIA;
   input [9:0] ADDRB;
endmodule

///// component RAMB16_S4_S36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S4_S36 (
  DOA,
  DOB,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [3:0] INIT_A = 4'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [3:0] SRVAL_A = 4'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [31:0] DOB;
   output [3:0] DOA;
   output [3:0] DOPB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [11:0] ADDRA;
   input [31:0] DIB;
   input [3:0] DIA;
   input [3:0] DIPB;
   input [8:0] ADDRB;
endmodule

///// component RAMB16_S4_S4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S4_S4 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [3:0] INIT_A = 4'h0;
  parameter [3:0] INIT_B = 4'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [3:0] SRVAL_A = 4'h0;
  parameter [3:0] SRVAL_B = 4'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [3:0] DOA;
   output [3:0] DOB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [11:0] ADDRA;
   input [11:0] ADDRB;
   input [3:0] DIA;
   input [3:0] DIB;
endmodule

///// component RAMB16_S4_S9 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S4_S9 (
  DOA,
  DOB,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [3:0] INIT_A = 4'h0;
  parameter [8:0] INIT_B = 9'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [3:0] SRVAL_A = 4'h0;
  parameter [8:0] SRVAL_B = 9'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [0:0] DOPB;
   output [3:0] DOA;
   output [7:0] DOB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [0:0] DIPB;
   input [10:0] ADDRB;
   input [11:0] ADDRA;
   input [3:0] DIA;
   input [7:0] DIB;
endmodule

///// component RAMB16_S9 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S9 (
  DO,
  DOP,
  ADDR,
  CLK,
  DI,
  DIP,
  EN,
  SSR,
  WE
);
  parameter [8:0] INIT = 9'h0;
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [8:0] SRVAL = 9'h0;
  parameter WRITE_MODE = "WRITE_FIRST";
   output [0:0] DOP;
   output [7:0] DO;
   input EN, CLK, WE, SSR;
   input [0:0] DIP;
   input [10:0] ADDR;
   input [7:0] DI;
endmodule

///// component RAMB16_S9_S18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S9_S18 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [8:0] INIT_A = 9'h0;
  parameter [17:0] INIT_B = 18'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [8:0] SRVAL_A = 9'h0;
  parameter [17:0] SRVAL_B = 18'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [0:0] DOPA;
   output [15:0] DOB;
   output [1:0] DOPB;
   output [7:0] DOA;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [0:0] DIPA;
   input [10:0] ADDRA;
   input [15:0] DIB;
   input [1:0] DIPB;
   input [7:0] DIA;
   input [9:0] ADDRB;
endmodule

///// component RAMB16_S9_S36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S9_S36 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [8:0] INIT_A = 9'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [8:0] SRVAL_A = 9'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [0:0] DOPA;
   output [31:0] DOB;
   output [3:0] DOPB;
   output [7:0] DOA;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [0:0] DIPA;
   input [10:0] ADDRA;
   input [31:0] DIB;
   input [3:0] DIPB;
   input [7:0] DIA;
   input [8:0] ADDRB;
endmodule

///// component RAMB16_S9_S9 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB16_S9_S9 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [8:0] INIT_A = 9'h0;
  parameter [8:0] INIT_B = 9'h0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [8:0] SRVAL_A = 9'h0;
  parameter [8:0] SRVAL_B = 9'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [0:0] DOPA;
   output [0:0] DOPB;
   output [7:0] DOA;
   output [7:0] DOB;
   input ENA, CLKA, WEA, SSRA;
   input ENB, CLKB, WEB, SSRB;
   input [0:0] DIPA;
   input [0:0] DIPB;
   input [10:0] ADDRA;
   input [10:0] ADDRB;
   input [7:0] DIA;
   input [7:0] DIB;
endmodule

///// component RAMB18 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB18 (
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  REGCEA,
  REGCEB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter integer DOA_REG = 0;
  parameter integer DOB_REG = 0;
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [17:0] INIT_A = 18'h0;
  parameter [17:0] INIT_B = 18'h0;
  parameter INIT_FILE = "NONE";
  parameter integer READ_WIDTH_A = 0;
  parameter integer READ_WIDTH_B = 0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SIM_MODE = "SAFE";
  parameter [17:0] SRVAL_A = 18'h0;
  parameter [17:0] SRVAL_B = 18'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
  parameter integer WRITE_WIDTH_A = 0;
  parameter integer WRITE_WIDTH_B = 0;
   output [15:0] DOA;
   output [15:0] DOB;
   output [1:0] DOPA;
   output [1:0] DOPB;
   input ENA, CLKA, SSRA, REGCEA;
   input ENB, CLKB, SSRB, REGCEB;
   input [13:0] ADDRA;
   input [13:0] ADDRB;
   input [15:0] DIA;
   input [15:0] DIB;
   input [1:0] DIPA;
   input [1:0] DIPB;
   input [1:0] WEA;
   input [1:0] WEB;
endmodule

///// component RAMB18E1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB18E1 (
  DOADO,
  DOBDO,
  DOPADOP,
  DOPBDOP,
  ADDRARDADDR,
  ADDRBWRADDR,
  CLKARDCLK,
  CLKBWRCLK,
  DIADI,
  DIBDI,
  DIPADIP,
  DIPBDIP,
  ENARDEN,
  ENBWREN,
  REGCEAREGCE,
  REGCEB,
  RSTRAMARSTRAM,
  RSTRAMB,
  RSTREGARSTREG,
  RSTREGB,
  WEA,
  WEBWE
);
  parameter integer DOA_REG = 0;
  parameter integer DOB_REG = 0;
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [17:0] INIT_A = 18'h0;
  parameter [17:0] INIT_B = 18'h0;
  parameter INIT_FILE = "NONE";
  parameter IS_CLKARDCLK_INVERTED = 1'b0;
  parameter IS_CLKBWRCLK_INVERTED = 1'b0;
  parameter IS_ENARDEN_INVERTED = 1'b0;
  parameter IS_ENBWREN_INVERTED = 1'b0;
  parameter IS_RSTRAMARSTRAM_INVERTED = 1'b0;
  parameter IS_RSTRAMB_INVERTED = 1'b0;
  parameter IS_RSTREGARSTREG_INVERTED = 1'b0;
  parameter IS_RSTREGB_INVERTED = 1'b0;
  parameter RAM_MODE = "TDP";
  parameter RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE";
  parameter integer READ_WIDTH_A = 0;
  parameter integer READ_WIDTH_B = 0;
  parameter RSTREG_PRIORITY_A = "RSTREG";
  parameter RSTREG_PRIORITY_B = "RSTREG";
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SIM_DEVICE = "7SERIES";
  parameter [17:0] SRVAL_A = 18'h0;
  parameter [17:0] SRVAL_B = 18'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
  parameter integer WRITE_WIDTH_A = 0;
  parameter integer WRITE_WIDTH_B = 0;
   output reg [15:0] DOADO;
   output reg [15:0] DOBDO;
   output reg [1:0] DOPADOP;
   output reg [1:0] DOPBDOP;
   input CLKARDCLK;
   input CLKBWRCLK;
   input ENARDEN;
   input ENBWREN;
   input REGCEAREGCE;
   input REGCEB;
   input RSTRAMARSTRAM;
   input RSTRAMB;
   input RSTREGARSTREG;
   input RSTREGB;
   input [13:0] ADDRARDADDR;
   input [13:0] ADDRBWRADDR;
   input [15:0] DIADI;
   input [15:0] DIBDI;
   input [1:0] DIPADIP;
   input [1:0] DIPBDIP;
   input [1:0] WEA;
   input [3:0] WEBWE;
endmodule

///// component RAMB18E2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB18E2 (
  CASDOUTA,
  CASDOUTB,
  CASDOUTPA,
  CASDOUTPB,
  DOUTADOUT,
  DOUTBDOUT,
  DOUTPADOUTP,
  DOUTPBDOUTP,
  ADDRARDADDR,
  ADDRBWRADDR,
  ADDRENA,
  ADDRENB,
  CASDIMUXA,
  CASDIMUXB,
  CASDINA,
  CASDINB,
  CASDINPA,
  CASDINPB,
  CASDOMUXA,
  CASDOMUXB,
  CASDOMUXEN_A,
  CASDOMUXEN_B,
  CASOREGIMUXA,
  CASOREGIMUXB,
  CASOREGIMUXEN_A,
  CASOREGIMUXEN_B,
  CLKARDCLK,
  CLKBWRCLK,
  DINADIN,
  DINBDIN,
  DINPADINP,
  DINPBDINP,
  ENARDEN,
  ENBWREN,
  REGCEAREGCE,
  REGCEB,
  RSTRAMARSTRAM,
  RSTRAMB,
  RSTREGARSTREG,
  RSTREGB,
  SLEEP,
  WEA,
  WEBWE
);
  parameter CASCADE_ORDER_A = "NONE";
  parameter CASCADE_ORDER_B = "NONE";
  parameter CLOCK_DOMAINS = "INDEPENDENT";
  parameter integer DOA_REG = 1;
  parameter integer DOB_REG = 1;
  parameter ENADDRENA = "FALSE";
  parameter ENADDRENB = "FALSE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [17:0] INIT_A = 18'h00000;
  parameter [17:0] INIT_B = 18'h00000;
  parameter INIT_FILE = "NONE";
  parameter [0:0] IS_CLKARDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_CLKBWRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_ENARDEN_INVERTED = 1'b0;
  parameter [0:0] IS_ENBWREN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMARSTRAM_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMB_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGARSTREG_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGB_INVERTED = 1'b0;
  parameter RDADDRCHANGEA = "FALSE";
  parameter RDADDRCHANGEB = "FALSE";
  parameter integer READ_WIDTH_A = 0;
  parameter integer READ_WIDTH_B = 0;
  parameter RSTREG_PRIORITY_A = "RSTREG";
  parameter RSTREG_PRIORITY_B = "RSTREG";
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SLEEP_ASYNC = "FALSE";
  parameter [17:0] SRVAL_A = 18'h00000;
  parameter [17:0] SRVAL_B = 18'h00000;
  parameter WRITE_MODE_A = "NO_CHANGE";
  parameter WRITE_MODE_B = "NO_CHANGE";
  parameter integer WRITE_WIDTH_A = 0;
  parameter integer WRITE_WIDTH_B = 0;
   output [15:0] CASDOUTA;
   output [15:0] CASDOUTB;
   output [15:0] DOUTADOUT;
   output [15:0] DOUTBDOUT;
   output [1:0] CASDOUTPA;
   output [1:0] CASDOUTPB;
   output [1:0] DOUTPADOUTP;
   output [1:0] DOUTPBDOUTP;
   input ADDRENA;
   input ADDRENB;
   input CASDIMUXA;
   input CASDIMUXB;
   input CASDOMUXA;
   input CASDOMUXB;
   input CASDOMUXEN_A;
   input CASDOMUXEN_B;
   input CASOREGIMUXA;
   input CASOREGIMUXB;
   input CASOREGIMUXEN_A;
   input CASOREGIMUXEN_B;
   input CLKARDCLK;
   input CLKBWRCLK;
   input ENARDEN;
   input ENBWREN;
   input REGCEAREGCE;
   input REGCEB;
   input RSTRAMARSTRAM;
   input RSTRAMB;
   input RSTREGARSTREG;
   input RSTREGB;
   input SLEEP;
   input [13:0] ADDRARDADDR;
   input [13:0] ADDRBWRADDR;
   input [15:0] CASDINA;
   input [15:0] CASDINB;
   input [15:0] DINADIN;
   input [15:0] DINBDIN;
   input [1:0] CASDINPA;
   input [1:0] CASDINPB;
   input [1:0] DINPADINP;
   input [1:0] DINPBDINP;
   input [1:0] WEA;
   input [3:0] WEBWE;
endmodule

///// component RAMB18E5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB18E5 (
  DOUTADOUT,
  DOUTBDOUT,
  DOUTPADOUTP,
  DOUTPBDOUTP,
  ADDRARDADDR,
  ADDRBWRADDR,
  CLKARDCLK,
  CLKBWRCLK,
  DINADIN,
  DINBDIN,
  DINPADINP,
  DINPBDINP,
  ENARDEN,
  ENBWREN,
  REGCEAREGCE,
  REGCEB,
  RSTRAMARSTRAM,
  RSTRAMB,
  RSTREGARSTREG,
  RSTREGB,
  SLEEP,
  WEA,
  WEBWE
);
  parameter CLOCK_DOMAINS = "INDEPENDENT";
  parameter integer DOA_REG = 1;
  parameter integer DOB_REG = 1;
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter INIT_FILE = "NONE";
  parameter [0:0] IS_CLKARDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_CLKBWRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_ENARDEN_INVERTED = 1'b0;
  parameter [0:0] IS_ENBWREN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMARSTRAM_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMB_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGARSTREG_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGB_INVERTED = 1'b0;
  parameter integer READ_WIDTH_A = 36;
  parameter integer READ_WIDTH_B = 18;
  parameter RSTREG_PRIORITY_A = "RSTREG";
  parameter RSTREG_PRIORITY_B = "RSTREG";
  parameter RST_MODE_A = "SYNC";
  parameter RST_MODE_B = "SYNC";
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SLEEP_ASYNC = "FALSE";
  parameter [17:0] SRINITVAL_A = 18'h00000;
  parameter [17:0] SRINITVAL_B = 18'h00000;
  parameter WRITE_MODE_A = "NO_CHANGE";
  parameter WRITE_MODE_B = "NO_CHANGE";
  parameter integer WRITE_WIDTH_A = 18;
  parameter integer WRITE_WIDTH_B = 36;
   output [15:0] DOUTADOUT;
   output [15:0] DOUTBDOUT;
   output [1:0] DOUTPADOUTP;
   output [1:0] DOUTPBDOUTP;
   input CLKARDCLK;
   input CLKBWRCLK;
   input ENARDEN;
   input ENBWREN;
   input REGCEAREGCE;
   input REGCEB;
   input RSTRAMARSTRAM;
   input RSTRAMB;
   input RSTREGARSTREG;
   input RSTREGB;
   input SLEEP;
   input [10:0] ADDRARDADDR;
   input [10:0] ADDRBWRADDR;
   input [15:0] DINADIN;
   input [15:0] DINBDIN;
   input [1:0] DINPADINP;
   input [1:0] DINPBDINP;
   input [1:0] WEA;
   input [3:0] WEBWE;
endmodule

///// component RAMB18SDP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB18SDP (
  DO,
  DOP,
  DI,
  DIP,
  RDADDR,
  RDCLK,
  RDEN,
  REGCE,
  SSR,
  WE,
  WRADDR,
  WRCLK,
  WREN
);
  parameter integer DO_REG = 0;
  parameter [35:0] INIT = 36'h0;
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter INIT_FILE = "NONE";
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SIM_MODE = "SAFE";
  parameter [35:0] SRVAL = 36'h0;
   output [31:0] DO;
   output [3:0] DOP;
   input RDCLK;
   input RDEN;
   input REGCE;
   input SSR;
   input WRCLK;
   input WREN;
   input [31:0] DI;
   input [3:0] DIP;
   input [3:0] WE;
   input [8:0] RDADDR;
   input [8:0] WRADDR;
endmodule

///// component RAMB36 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB36 (
  CASCADEOUTLATA,
  CASCADEOUTLATB,
  CASCADEOUTREGA,
  CASCADEOUTREGB,
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRA,
  ADDRB,
  CASCADEINLATA,
  CASCADEINLATB,
  CASCADEINREGA,
  CASCADEINREGB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENA,
  ENB,
  REGCEA,
  REGCEB,
  SSRA,
  SSRB,
  WEA,
  WEB
);
  parameter integer DOA_REG = 0;
  parameter integer DOB_REG = 0;
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [35:0] INIT_A = 36'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter INIT_FILE = "NONE";
  parameter RAM_EXTENSION_A = "NONE";
  parameter RAM_EXTENSION_B = "NONE";
  parameter integer READ_WIDTH_A = 0;
  parameter integer READ_WIDTH_B = 0;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SIM_MODE = "SAFE";
  parameter [35:0] SRVAL_A = 36'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
  parameter integer WRITE_WIDTH_A = 0;
  parameter integer WRITE_WIDTH_B = 0;
   output CASCADEOUTLATA, CASCADEOUTREGA;
   output CASCADEOUTLATB, CASCADEOUTREGB;
   output [31:0] DOA;
   output [31:0] DOB;
   output [3:0] DOPA;
   output [3:0] DOPB;
   input ENA, CLKA, SSRA, CASCADEINLATA, CASCADEINREGA, REGCEA;
   input ENB, CLKB, SSRB, CASCADEINLATB, CASCADEINREGB, REGCEB;
   input [15:0] ADDRA;
   input [15:0] ADDRB;
   input [31:0] DIA;
   input [31:0] DIB;
   input [3:0] DIPA;
   input [3:0] DIPB;
   input [3:0] WEA;
   input [3:0] WEB;
endmodule

///// component RAMB36E1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB36E1 (
  CASCADEOUTA,
  CASCADEOUTB,
  DBITERR,
  DOADO,
  DOBDO,
  DOPADOP,
  DOPBDOP,
  ECCPARITY,
  RDADDRECC,
  SBITERR,
  ADDRARDADDR,
  ADDRBWRADDR,
  CASCADEINA,
  CASCADEINB,
  CLKARDCLK,
  CLKBWRCLK,
  DIADI,
  DIBDI,
  DIPADIP,
  DIPBDIP,
  ENARDEN,
  ENBWREN,
  INJECTDBITERR,
  INJECTSBITERR,
  REGCEAREGCE,
  REGCEB,
  RSTRAMARSTRAM,
  RSTRAMB,
  RSTREGARSTREG,
  RSTREGB,
  WEA,
  WEBWE
);
  parameter integer DOA_REG = 0;
  parameter integer DOB_REG = 0;
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [35:0] INIT_A = 36'h0;
  parameter [35:0] INIT_B = 36'h0;
  parameter INIT_FILE = "NONE";
  parameter IS_CLKARDCLK_INVERTED = 1'b0;
  parameter IS_CLKBWRCLK_INVERTED = 1'b0;
  parameter IS_ENARDEN_INVERTED = 1'b0;
  parameter IS_ENBWREN_INVERTED = 1'b0;
  parameter IS_RSTRAMARSTRAM_INVERTED = 1'b0;
  parameter IS_RSTRAMB_INVERTED = 1'b0;
  parameter IS_RSTREGARSTREG_INVERTED = 1'b0;
  parameter IS_RSTREGB_INVERTED = 1'b0;
  parameter RAM_EXTENSION_A = "NONE";
  parameter RAM_EXTENSION_B = "NONE";
  parameter RAM_MODE = "TDP";
  parameter RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE";
  parameter integer READ_WIDTH_A = 0;
  parameter integer READ_WIDTH_B = 0;
  parameter RSTREG_PRIORITY_A = "RSTREG";
  parameter RSTREG_PRIORITY_B = "RSTREG";
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SIM_DEVICE = "7SERIES";
  parameter [35:0] SRVAL_A = 36'h0;
  parameter [35:0] SRVAL_B = 36'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
  parameter integer WRITE_WIDTH_A = 0;
  parameter integer WRITE_WIDTH_B = 0;
   output DBITERR;
   output SBITERR;
   output [7:0] ECCPARITY;
   output [8:0] RDADDRECC;
   output reg CASCADEOUTA;
   output reg CASCADEOUTB;
   output reg [31:0] DOADO;
   output reg [31:0] DOBDO;
   output reg [3:0] DOPADOP;
   output reg [3:0] DOPBDOP;
   input CASCADEINA;
   input CASCADEINB;
   input CLKARDCLK;
   input CLKBWRCLK;
   input ENARDEN;
   input ENBWREN;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input REGCEAREGCE;
   input REGCEB;
   input RSTRAMARSTRAM;
   input RSTRAMB;
   input RSTREGARSTREG;
   input RSTREGB;
   input [15:0] ADDRARDADDR;
   input [15:0] ADDRBWRADDR;
   input [31:0] DIADI;
   input [31:0] DIBDI;
   input [3:0] DIPADIP;
   input [3:0] DIPBDIP;
   input [3:0] WEA;
   input [7:0] WEBWE;
endmodule

///// component RAMB36E2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB36E2 (
  CASDOUTA,
  CASDOUTB,
  CASDOUTPA,
  CASDOUTPB,
  CASOUTDBITERR,
  CASOUTSBITERR,
  DBITERR,
  DOUTADOUT,
  DOUTBDOUT,
  DOUTPADOUTP,
  DOUTPBDOUTP,
  ECCPARITY,
  RDADDRECC,
  SBITERR,
  ADDRARDADDR,
  ADDRBWRADDR,
  ADDRENA,
  ADDRENB,
  CASDIMUXA,
  CASDIMUXB,
  CASDINA,
  CASDINB,
  CASDINPA,
  CASDINPB,
  CASDOMUXA,
  CASDOMUXB,
  CASDOMUXEN_A,
  CASDOMUXEN_B,
  CASINDBITERR,
  CASINSBITERR,
  CASOREGIMUXA,
  CASOREGIMUXB,
  CASOREGIMUXEN_A,
  CASOREGIMUXEN_B,
  CLKARDCLK,
  CLKBWRCLK,
  DINADIN,
  DINBDIN,
  DINPADINP,
  DINPBDINP,
  ECCPIPECE,
  ENARDEN,
  ENBWREN,
  INJECTDBITERR,
  INJECTSBITERR,
  REGCEAREGCE,
  REGCEB,
  RSTRAMARSTRAM,
  RSTRAMB,
  RSTREGARSTREG,
  RSTREGB,
  SLEEP,
  WEA,
  WEBWE
);
  parameter CASCADE_ORDER_A = "NONE";
  parameter CASCADE_ORDER_B = "NONE";
  parameter CLOCK_DOMAINS = "INDEPENDENT";
  parameter integer DOA_REG = 1;
  parameter integer DOB_REG = 1;
  parameter ENADDRENA = "FALSE";
  parameter ENADDRENB = "FALSE";
  parameter EN_ECC_PIPE = "FALSE";
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [35:0] INIT_A = 36'h000000000;
  parameter [35:0] INIT_B = 36'h000000000;
  parameter INIT_FILE = "NONE";
  parameter [0:0] IS_CLKARDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_CLKBWRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_ENARDEN_INVERTED = 1'b0;
  parameter [0:0] IS_ENBWREN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMARSTRAM_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMB_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGARSTREG_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGB_INVERTED = 1'b0;
  parameter RDADDRCHANGEA = "FALSE";
  parameter RDADDRCHANGEB = "FALSE";
  parameter integer READ_WIDTH_A = 0;
  parameter integer READ_WIDTH_B = 0;
  parameter RSTREG_PRIORITY_A = "RSTREG";
  parameter RSTREG_PRIORITY_B = "RSTREG";
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SLEEP_ASYNC = "FALSE";
  parameter [35:0] SRVAL_A = 36'h000000000;
  parameter [35:0] SRVAL_B = 36'h000000000;
  parameter WRITE_MODE_A = "NO_CHANGE";
  parameter WRITE_MODE_B = "NO_CHANGE";
  parameter integer WRITE_WIDTH_A = 0;
  parameter integer WRITE_WIDTH_B = 0;
   output CASOUTDBITERR;
   output CASOUTSBITERR;
   output DBITERR;
   output SBITERR;
   output [31:0] CASDOUTA;
   output [31:0] CASDOUTB;
   output [31:0] DOUTADOUT;
   output [31:0] DOUTBDOUT;
   output [3:0] CASDOUTPA;
   output [3:0] CASDOUTPB;
   output [3:0] DOUTPADOUTP;
   output [3:0] DOUTPBDOUTP;
   output [7:0] ECCPARITY;
   output [8:0] RDADDRECC;
   input ADDRENA;
   input ADDRENB;
   input CASDIMUXA;
   input CASDIMUXB;
   input CASDOMUXA;
   input CASDOMUXB;
   input CASDOMUXEN_A;
   input CASDOMUXEN_B;
   input CASINDBITERR;
   input CASINSBITERR;
   input CASOREGIMUXA;
   input CASOREGIMUXB;
   input CASOREGIMUXEN_A;
   input CASOREGIMUXEN_B;
   input CLKARDCLK;
   input CLKBWRCLK;
   input ECCPIPECE;
   input ENARDEN;
   input ENBWREN;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input REGCEAREGCE;
   input REGCEB;
   input RSTRAMARSTRAM;
   input RSTRAMB;
   input RSTREGARSTREG;
   input RSTREGB;
   input SLEEP;
   input [14:0] ADDRARDADDR;
   input [14:0] ADDRBWRADDR;
   input [31:0] CASDINA;
   input [31:0] CASDINB;
   input [31:0] DINADIN;
   input [31:0] DINBDIN;
   input [3:0] CASDINPA;
   input [3:0] CASDINPB;
   input [3:0] DINPADINP;
   input [3:0] DINPBDINP;
   input [3:0] WEA;
   input [7:0] WEBWE;
endmodule

///// component RAMB36E5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB36E5 (
  DBITERR,
  DOUTADOUT,
  DOUTBDOUT,
  DOUTPADOUTP,
  DOUTPBDOUTP,
  SBITERR,
  ADDRARDADDR,
  ADDRBWRADDR,
  CLKARDCLK,
  CLKBWRCLK,
  DINADIN,
  DINBDIN,
  DINPADINP,
  DINPBDINP,
  ECCPIPECE,
  ENARDEN,
  ENBWREN,
  INJECTDBITERR,
  INJECTSBITERR,
  REGCEAREGCE,
  REGCEB,
  RSTRAMARSTRAM,
  RSTRAMB,
  RSTREGARSTREG,
  RSTREGB,
  SLEEP,
  WEA,
  WEBWE
);
  parameter BWE_MODE_B = "PARITY_INTERLEAVED";
  parameter CLOCK_DOMAINS = "INDEPENDENT";
  parameter integer DOA_REG = 1;
  parameter integer DOB_REG = 1;
  parameter EN_ECC_PIPE = "FALSE";
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter INIT_FILE = "NONE";
  parameter [0:0] IS_CLKARDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_CLKBWRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_ENARDEN_INVERTED = 1'b0;
  parameter [0:0] IS_ENBWREN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMARSTRAM_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMB_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGARSTREG_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGB_INVERTED = 1'b0;
  parameter integer READ_WIDTH_A = 72;
  parameter integer READ_WIDTH_B = 36;
  parameter RSTREG_PRIORITY_A = "RSTREG";
  parameter RSTREG_PRIORITY_B = "RSTREG";
  parameter RST_MODE_A = "SYNC";
  parameter RST_MODE_B = "SYNC";
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SLEEP_ASYNC = "FALSE";
  parameter [35:0] SRINITVAL_A = 36'h000000000;
  parameter [35:0] SRINITVAL_B = 36'h000000000;
  parameter WRITE_MODE_A = "NO_CHANGE";
  parameter WRITE_MODE_B = "NO_CHANGE";
  parameter integer WRITE_WIDTH_A = 36;
  parameter integer WRITE_WIDTH_B = 72;
   output DBITERR;
   output SBITERR;
   output [31:0] DOUTADOUT;
   output [31:0] DOUTBDOUT;
   output [3:0] DOUTPADOUTP;
   output [3:0] DOUTPBDOUTP;
   input CLKARDCLK;
   input CLKBWRCLK;
   input ECCPIPECE;
   input ENARDEN;
   input ENBWREN;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input REGCEAREGCE;
   input REGCEB;
   input RSTRAMARSTRAM;
   input RSTRAMB;
   input RSTREGARSTREG;
   input RSTREGB;
   input SLEEP;
   input [11:0] ADDRARDADDR;
   input [11:0] ADDRBWRADDR;
   input [31:0] DINADIN;
   input [31:0] DINBDIN;
   input [3:0] DINPADINP;
   input [3:0] DINPBDINP;
   input [3:0] WEA;
   input [8:0] WEBWE;
endmodule

///// component RAMB36SDP ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB36SDP (
  DBITERR,
  DO,
  DOP,
  ECCPARITY,
  SBITERR,
  DI,
  DIP,
  RDADDR,
  RDCLK,
  RDEN,
  REGCE,
  SSR,
  WE,
  WRADDR,
  WRCLK,
  WREN
);
  parameter integer DO_REG = 0;
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_SCRUB = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter [71:0] INIT = 72'h0;
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter INIT_FILE = "NONE";
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SIM_MODE = "SAFE";
  parameter [71:0] SRVAL = 72'h0;
   output DBITERR;
   output SBITERR;
   output [63:0] DO;
   output [7:0] DOP;
   output [7:0] ECCPARITY;
   input RDCLK;
   input RDEN;
   input REGCE;
   input SSR;
   input WRCLK;
   input WREN;
   input [63:0] DI;
   input [7:0] DIP;
   input [7:0] WE;
   input [8:0] RDADDR;
   input [8:0] WRADDR;
endmodule

///// component RAMB8BWER ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB8BWER (
  DOADO,
  DOBDO,
  DOPADOP,
  DOPBDOP,
  ADDRAWRADDR,
  ADDRBRDADDR,
  CLKAWRCLK,
  CLKBRDCLK,
  DIADI,
  DIBDI,
  DIPADIP,
  DIPBDIP,
  ENAWREN,
  ENBRDEN,
  REGCEA,
  REGCEBREGCE,
  RSTA,
  RSTBRST,
  WEAWEL,
  WEBWEU
);
  parameter integer DATA_WIDTH_A = 0;
  parameter integer DATA_WIDTH_B = 0;
  parameter integer DOA_REG = 0;
  parameter integer DOB_REG = 0;
  parameter EN_RSTRAM_A = "TRUE";
  parameter EN_RSTRAM_B = "TRUE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [17:0] INIT_A = 18'h0;
  parameter [17:0] INIT_B = 18'h0;
  parameter INIT_FILE = "NONE";
  parameter RAM_MODE = "TDP";
  parameter RSTTYPE = "SYNC";
  parameter RST_PRIORITY_A = "CE";
  parameter RST_PRIORITY_B = "CE";
  parameter SETUP_ALL = 1000;
  parameter SETUP_READ_FIRST = 3000;
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter [17:0] SRVAL_A = 18'h0;
  parameter [17:0] SRVAL_B = 18'h0;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
   output [15:0] DOADO;
   output [15:0] DOBDO;
   output [1:0] DOPADOP;
   output [1:0] DOPBDOP;
   input CLKAWRCLK;
   input CLKBRDCLK;
   input ENAWREN;
   input ENBRDEN;
   input REGCEA;
   input REGCEBREGCE;
   input RSTA;
   input RSTBRST;
   input [12:0] ADDRAWRADDR;
   input [12:0] ADDRBRDADDR;
   input [15:0] DIADI;
   input [15:0] DIBDI;
   input [1:0] DIPADIP;
   input [1:0] DIPBDIP;
   input [1:0] WEAWEL;
   input [1:0] WEBWEU;
endmodule

///// component RIU_OR ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RIU_OR (
  RIU_RD_DATA,
  RIU_RD_VALID,
  RIU_RD_DATA_LOW,
  RIU_RD_DATA_UPP,
  RIU_RD_VALID_LOW,
  RIU_RD_VALID_UPP
);
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
   output RIU_RD_VALID;
   output [15:0] RIU_RD_DATA;
   input RIU_RD_VALID_LOW;
   input RIU_RD_VALID_UPP;
   input [15:0] RIU_RD_DATA_LOW;
   input [15:0] RIU_RD_DATA_UPP;
endmodule

///// component ROM128X1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ROM128X1 (
  O,
  A0,
  A1,
  A2,
  A3,
  A4,
  A5,
  A6
);
  parameter [127:0] INIT = 128'h00000000000000000000000000000000;
   output O;
   input A0, A1, A2, A3, A4, A5, A6;
endmodule

///// component ROM16X1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ROM16X1 (
  O,
  A0,
  A1,
  A2,
  A3
);
  parameter [127:0] INIT = 16'h0000;
   output O;
   input A0, A1, A2, A3;
endmodule

///// component ROM256X1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ROM256X1 (
  O,
  A0,
  A1,
  A2,
  A3,
  A4,
  A5,
  A6,
  A7
);
  parameter [255:0] INIT = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   output O;
   input A0, A1, A2, A3, A4, A5, A6, A7;
endmodule

///// component ROM32X1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ROM32X1 (
  O,
  A0,
  A1,
  A2,
  A3,
  A4
);
  parameter [31:0] INIT = 32'h00000000;
   output O;
   input A0, A1, A2, A3, A4;
endmodule

///// component ROM64X1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ROM64X1 (
  O,
  A0,
  A1,
  A2,
  A3,
  A4,
  A5
);
  parameter [63:0] INIT = 64'h0000000000000000;
   output O;
   input A0, A1, A2, A3, A4, A5;
endmodule

///// component RXTX_BITSLICE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RXTX_BITSLICE (
  FIFO_EMPTY,
  FIFO_WRCLK_OUT,
  O,
  Q,
  RX_BIT_CTRL_OUT,
  RX_CNTVALUEOUT,
  TX_BIT_CTRL_OUT,
  TX_CNTVALUEOUT,
  T_OUT,
  D,
  DATAIN,
  FIFO_RD_CLK,
  FIFO_RD_EN,
  RX_BIT_CTRL_IN,
  RX_CE,
  RX_CLK,
  RX_CNTVALUEIN,
  RX_EN_VTC,
  RX_INC,
  RX_LOAD,
  RX_RST,
  RX_RST_DLY,
  T,
  TBYTE_IN,
  TX_BIT_CTRL_IN,
  TX_CE,
  TX_CLK,
  TX_CNTVALUEIN,
  TX_EN_VTC,
  TX_INC,
  TX_LOAD,
  TX_RST,
  TX_RST_DLY
);
  parameter ENABLE_PRE_EMPHASIS = "FALSE";
  parameter FIFO_SYNC_MODE = "FALSE";
  parameter [0:0] INIT = 1'b1;
  parameter [0:0] IS_RX_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RX_RST_DLY_INVERTED = 1'b0;
  parameter [0:0] IS_RX_RST_INVERTED = 1'b0;
  parameter [0:0] IS_TX_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_TX_RST_DLY_INVERTED = 1'b0;
  parameter [0:0] IS_TX_RST_INVERTED = 1'b0;
  parameter LOOPBACK = "FALSE";
  parameter NATIVE_ODELAY_BYPASS = "FALSE";
  parameter RX_DATA_TYPE = "DATA";
  parameter integer RX_DATA_WIDTH = 8;
  parameter RX_DELAY_FORMAT = "TIME";
  parameter RX_DELAY_TYPE = "FIXED";
  parameter integer RX_DELAY_VALUE = 0;
  parameter real RX_REFCLK_FREQUENCY = 300.0;
  parameter RX_UPDATE_MODE = "ASYNC";
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter TBYTE_CTL = "TBYTE_IN";
  parameter integer TX_DATA_WIDTH = 8;
  parameter TX_DELAY_FORMAT = "TIME";
  parameter TX_DELAY_TYPE = "FIXED";
  parameter integer TX_DELAY_VALUE = 0;
  parameter TX_OUTPUT_PHASE_90 = "FALSE";
  parameter real TX_REFCLK_FREQUENCY = 300.0;
  parameter TX_UPDATE_MODE = "ASYNC";
   output FIFO_EMPTY;
   output FIFO_WRCLK_OUT;
   output O;
   output T_OUT;
   output [39:0] RX_BIT_CTRL_OUT;
   output [39:0] TX_BIT_CTRL_OUT;
   output [7:0] Q;
   output [8:0] RX_CNTVALUEOUT;
   output [8:0] TX_CNTVALUEOUT;
   input DATAIN;
   input FIFO_RD_CLK;
   input FIFO_RD_EN;
   input RX_CE;
   input RX_CLK;
   input RX_EN_VTC;
   input RX_INC;
   input RX_LOAD;
   input RX_RST;
   input RX_RST_DLY;
   input T;
   input TBYTE_IN;
   input TX_CE;
   input TX_CLK;
   input TX_EN_VTC;
   input TX_INC;
   input TX_LOAD;
   input TX_RST;
   input TX_RST_DLY;
   input [39:0] RX_BIT_CTRL_IN;
   input [39:0] TX_BIT_CTRL_IN;
   input [7:0] D;
   input [8:0] RX_CNTVALUEIN;
   input [8:0] TX_CNTVALUEIN;
endmodule

///// component RX_BITSLICE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RX_BITSLICE (
  CNTVALUEOUT,
  CNTVALUEOUT_EXT,
  FIFO_EMPTY,
  FIFO_WRCLK_OUT,
  Q,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  CE,
  CE_EXT,
  CLK,
  CLK_EXT,
  CNTVALUEIN,
  CNTVALUEIN_EXT,
  DATAIN,
  EN_VTC,
  EN_VTC_EXT,
  FIFO_RD_CLK,
  FIFO_RD_EN,
  INC,
  INC_EXT,
  LOAD,
  LOAD_EXT,
  RST,
  RST_DLY,
  RST_DLY_EXT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN
);
  parameter CASCADE = "FALSE";
  parameter DATA_TYPE = "DATA";
  parameter integer DATA_WIDTH = 8;
  parameter DELAY_FORMAT = "TIME";
  parameter DELAY_TYPE = "FIXED";
  parameter integer DELAY_VALUE = 0;
  parameter integer DELAY_VALUE_EXT = 0;
  parameter FIFO_SYNC_MODE = "FALSE";
  parameter [0:0] IS_CLK_EXT_INVERTED = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_DLY_EXT_INVERTED = 1'b0;
  parameter [0:0] IS_RST_DLY_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REFCLK_FREQUENCY = 300.0;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter UPDATE_MODE = "ASYNC";
  parameter UPDATE_MODE_EXT = "ASYNC";
   output FIFO_EMPTY;
   output FIFO_WRCLK_OUT;
   output [39:0] RX_BIT_CTRL_OUT;
   output [39:0] TX_BIT_CTRL_OUT;
   output [7:0] Q;
   output [8:0] CNTVALUEOUT;
   output [8:0] CNTVALUEOUT_EXT;
   input CE;
   input CE_EXT;
   input CLK;
   input CLK_EXT;
   input DATAIN;
   input EN_VTC;
   input EN_VTC_EXT;
   input FIFO_RD_CLK;
   input FIFO_RD_EN;
   input INC;
   input INC_EXT;
   input LOAD;
   input LOAD_EXT;
   input RST;
   input RST_DLY;
   input RST_DLY_EXT;
   input [39:0] RX_BIT_CTRL_IN;
   input [39:0] TX_BIT_CTRL_IN;
   input [8:0] CNTVALUEIN;
   input [8:0] CNTVALUEIN_EXT;
endmodule

///// component SIM_CONFIGE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SIM_CONFIGE2 (
  CSOB,
  D,
  DONE,
  INITB,
  CCLK,
  CSB,
  M,
  PROGB,
  RDWRB
);
  parameter DEVICE_ID = 32'h0;
  parameter ICAP_SUPPORT = "FALSE";
  parameter ICAP_WIDTH = "X8";
   output CSOB;
   inout DONE;
   inout INITB;
   inout [31:0] D;
   input CCLK;
   input CSB;
   input PROGB;
   input RDWRB;
   input [2:0] M;
endmodule

///// component SIM_CONFIGE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SIM_CONFIGE3 (
  AVAIL,
  CSOB,
  PRDONE,
  PRERROR,
  D,
  DONE,
  INITB,
  CCLK,
  CSB,
  M,
  PROGB,
  RDWRB
);
  parameter DEVICE_ID = 32'h0;
  parameter ICAP_SUPPORT = "FALSE";
  parameter ICAP_WIDTH = "X8";
   output AVAIL;
   output CSOB;
   output PRDONE;
   output PRERROR;
   inout DONE;
   inout INITB;
   inout [31:0] D;
   input CCLK;
   input CSB;
   input PROGB;
   input RDWRB;
   input [2:0] M;
endmodule

///// component SRL16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SRL16 (
  Q,
  A0,
  A1,
  A2,
  A3,
  CLK,
  D
);
  parameter [15:0] INIT = 16'h0000;
   output Q;
   input A0, A1, A2, A3, CLK, D;
endmodule

///// component SRL16E ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SRL16E (
  Q,
  A0,
  A1,
  A2,
  A3,
  CE,
  CLK,
  D
);
  parameter [15:0] INIT = 16'h0000;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
   output reg Q;
   input A0;
   input A1;
   input A2;
   input A3;
   input CE;
   input CLK;
   input D;
endmodule

///// component SRL16E_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SRL16E_1 (
  Q,
  A0,
  A1,
  A2,
  A3,
  CE,
  CLK,
  D
);
  parameter [15:0] INIT = 16'h0000;
   output Q;
   input A0, A1, A2, A3, CLK, CE, D;
endmodule

///// component SRL16_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SRL16_1 (
  Q,
  A0,
  A1,
  A2,
  A3,
  CLK,
  D
);
  parameter [15:0] INIT = 16'h0000;
   output Q;
   input A0, A1, A2, A3, CLK, D;
endmodule

///// component SRL32E ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SRL32E (
  Q,
  A,
  CE,
  CLK,
  D
);
  parameter [31:0] INIT = 32'h00000000;
   output Q;
   input CE, CLK, D;
   input [4:0] A;
endmodule

///// component SRL8E ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SRL8E (
  Q,
  A0,
  A1,
  A2,
  CE,
  CLK,
  D
);
  parameter [7:0] INIT = 8'h00;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
   output reg Q;
   input A0;
   input A1;
   input A2;
   input CE;
   input CLK;
   input D;
endmodule

///// component SRLC16 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SRLC16 (
  Q,
  Q15,
  A0,
  A1,
  A2,
  A3,
  CLK,
  D
);
  parameter [15:0] INIT = 16'h0000;
   output Q, Q15;
   input A0, A1, A2, A3, CLK, D;
endmodule

///// component SRLC16E ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SRLC16E (
  Q,
  Q15,
  A0,
  A1,
  A2,
  A3,
  CE,
  CLK,
  D
);
  parameter [15:0] INIT = 16'h0000;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
   output reg Q;
   output reg Q15;
   input A0;
   input A1;
   input A2;
   input A3;
   input CE;
   input CLK;
   input D;
endmodule

///// component SRLC16E_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SRLC16E_1 (
  Q,
  Q15,
  A0,
  A1,
  A2,
  A3,
  CE,
  CLK,
  D
);
  parameter [15:0] INIT = 16'h0000;
   output Q, Q15;
   input A0, A1, A2, A3, CLK, CE, D;
endmodule

///// component SRLC16_1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SRLC16_1 (
  Q,
  Q15,
  A0,
  A1,
  A2,
  A3,
  CLK,
  D
);
  parameter [15:0] INIT = 16'h0000;
   output Q, Q15;
   input A0, A1, A2, A3, CLK, D;
endmodule

///// component SRLC32E ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SRLC32E (
  Q,
  Q31,
  A,
  CE,
  CLK,
  D
);
  parameter [31:0] INIT = 32'h00000000;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
   output reg Q;
   output reg Q31;
   input CE;
   input CLK;
   input D;
   input [4:0] A;
endmodule

///// component STARTUPE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module STARTUPE2 (
  CFGCLK,
  CFGMCLK,
  EOS,
  PREQ,
  CLK,
  GSR,
  GTS,
  KEYCLEARB,
  PACK,
  USRCCLKO,
  USRCCLKTS,
  USRDONEO,
  USRDONETS
);
  parameter PROG_USR = "FALSE";
  parameter real SIM_CCLK_FREQ = 0.0;
   output CFGCLK;
   output CFGMCLK;
   output EOS;
   output PREQ;
   input CLK;
   input GSR;
   input GTS;
   input KEYCLEARB;
   input PACK;
   input USRCCLKO;
   input USRCCLKTS;
   input USRDONEO;
   input USRDONETS;
endmodule

///// component STARTUPE3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module STARTUPE3 (
  CFGCLK,
  CFGMCLK,
  DI,
  EOS,
  PREQ,
  DO,
  DTS,
  FCSBO,
  FCSBTS,
  GSR,
  GTS,
  KEYCLEARB,
  PACK,
  USRCCLKO,
  USRCCLKTS,
  USRDONEO,
  USRDONETS
);
  parameter PROG_USR = "FALSE";
  parameter real SIM_CCLK_FREQ = 0.0;
   output CFGCLK;
   output CFGMCLK;
   output EOS;
   output PREQ;
   output [3:0] DI;
   input FCSBO;
   input FCSBTS;
   input GSR;
   input GTS;
   input KEYCLEARB;
   input PACK;
   input USRCCLKO;
   input USRCCLKTS;
   input USRDONEO;
   input USRDONETS;
   input [3:0] DO;
   input [3:0] DTS;
endmodule

///// component STARTUP_SPARTAN3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module STARTUP_SPARTAN3 (
  CLK,
  GSR,
  GTS
);
   input CLK, GSR, GTS;
endmodule

///// component STARTUP_SPARTAN3A ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module STARTUP_SPARTAN3A (
  CLK,
  GSR,
  GTS
);
   input CLK, GSR, GTS;
endmodule

///// component STARTUP_SPARTAN6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module STARTUP_SPARTAN6 (
  CFGCLK,
  CFGMCLK,
  EOS,
  CLK,
  GSR,
  GTS,
  KEYCLEARB
);
   output CFGCLK;
   output CFGMCLK;
   output EOS;
   input CLK;
   input GSR;
   input GTS;
   input KEYCLEARB;
endmodule

///// component STARTUP_VIRTEX4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module STARTUP_VIRTEX4 (
  EOS,
  CLK,
  GSR,
  GTS,
  USRCCLKO,
  USRCCLKTS,
  USRDONEO,
  USRDONETS
);
   output EOS;
   input CLK;
   input GSR;
   input GTS;
   input USRCCLKO;
   input USRCCLKTS;
   input USRDONEO;
   input USRDONETS;
endmodule

///// component STARTUP_VIRTEX5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module STARTUP_VIRTEX5 (
  CFGCLK,
  CFGMCLK,
  DINSPI,
  EOS,
  TCKSPI,
  CLK,
  GSR,
  GTS,
  USRCCLKO,
  USRCCLKTS,
  USRDONEO,
  USRDONETS
);
  output CFGCLK;
  output CFGMCLK;
  output DINSPI;
  output EOS;
  output TCKSPI;
  input CLK;
  input GSR;
  input GTS;
  input USRCCLKO;
  input USRCCLKTS;
  input USRDONEO;
  input USRDONETS;
endmodule

///// component STARTUP_VIRTEX6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module STARTUP_VIRTEX6 (
  CFGCLK,
  CFGMCLK,
  DINSPI,
  EOS,
  PREQ,
  TCKSPI,
  CLK,
  GSR,
  GTS,
  KEYCLEARB,
  PACK,
  USRCCLKO,
  USRCCLKTS,
  USRDONEO,
  USRDONETS
);
  parameter PROG_USR = "FALSE";
   output CFGCLK;
   output CFGMCLK;
   output DINSPI;
   output EOS;
   output PREQ;
   output TCKSPI;
   input CLK;
   input GSR;
   input GTS;
   input KEYCLEARB;
   input PACK;
   input USRCCLKO;
   input USRCCLKTS;
   input USRDONEO;
   input USRDONETS;
endmodule

///// component SYSMON ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SYSMON (
  ALM,
  BUSY,
  CHANNEL,
  DO,
  DRDY,
  EOC,
  EOS,
  JTAGBUSY,
  JTAGLOCKED,
  JTAGMODIFIED,
  OT,
  CONVST,
  CONVSTCLK,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  RESET,
  VAUXN,
  VAUXP,
  VN,
  VP
);
  parameter [15:0] INIT_40 = 16'h0;
  parameter [15:0] INIT_41 = 16'h0;
  parameter [15:0] INIT_42 = 16'h0800;
  parameter [15:0] INIT_43 = 16'h0;
  parameter [15:0] INIT_44 = 16'h0;
  parameter [15:0] INIT_45 = 16'h0;
  parameter [15:0] INIT_46 = 16'h0;
  parameter [15:0] INIT_47 = 16'h0;
  parameter [15:0] INIT_48 = 16'h0;
  parameter [15:0] INIT_49 = 16'h0;
  parameter [15:0] INIT_4A = 16'h0;
  parameter [15:0] INIT_4B = 16'h0;
  parameter [15:0] INIT_4C = 16'h0;
  parameter [15:0] INIT_4D = 16'h0;
  parameter [15:0] INIT_4E = 16'h0;
  parameter [15:0] INIT_4F = 16'h0;
  parameter [15:0] INIT_50 = 16'h0;
  parameter [15:0] INIT_51 = 16'h0;
  parameter [15:0] INIT_52 = 16'h0;
  parameter [15:0] INIT_53 = 16'h0;
  parameter [15:0] INIT_54 = 16'h0;
  parameter [15:0] INIT_55 = 16'h0;
  parameter [15:0] INIT_56 = 16'h0;
  parameter [15:0] INIT_57 = 16'h0;
  parameter SIM_DEVICE = "VIRTEX5";
  parameter SIM_MONITOR_FILE = "design.txt";
  output BUSY;
  output DRDY;
  output EOC;
  output EOS;
  output JTAGBUSY;
  output JTAGLOCKED;
  output JTAGMODIFIED;
  output OT;
  output [15:0] DO;
  output [2:0] ALM;
  output [4:0] CHANNEL;
  input CONVST;
  input CONVSTCLK;
  input DCLK;
  input DEN;
  input DWE;
  input RESET;
  input VN;
  input VP;
  input [15:0] DI;
  input [15:0] VAUXN;
  input [15:0] VAUXP;
  input [6:0] DADDR;
endmodule

///// component SYSMONE1 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SYSMONE1 (
  ALM,
  BUSY,
  CHANNEL,
  DO,
  DRDY,
  EOC,
  EOS,
  I2C_SCLK_TS,
  I2C_SDA_TS,
  JTAGBUSY,
  JTAGLOCKED,
  JTAGMODIFIED,
  MUXADDR,
  OT,
  CONVST,
  CONVSTCLK,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  I2C_SCLK,
  I2C_SDA,
  RESET,
  VAUXN,
  VAUXP,
  VN,
  VP
);
  parameter [15:0] INIT_40 = 16'h0000;
  parameter [15:0] INIT_41 = 16'h0000;
  parameter [15:0] INIT_42 = 16'h0000;
  parameter [15:0] INIT_43 = 16'h0000;
  parameter [15:0] INIT_44 = 16'h0000;
  parameter [15:0] INIT_45 = 16'h0000;
  parameter [15:0] INIT_46 = 16'h0000;
  parameter [15:0] INIT_47 = 16'h0000;
  parameter [15:0] INIT_48 = 16'h0000;
  parameter [15:0] INIT_49 = 16'h0000;
  parameter [15:0] INIT_4A = 16'h0000;
  parameter [15:0] INIT_4B = 16'h0000;
  parameter [15:0] INIT_4C = 16'h0000;
  parameter [15:0] INIT_4D = 16'h0000;
  parameter [15:0] INIT_4E = 16'h0000;
  parameter [15:0] INIT_4F = 16'h0000;
  parameter [15:0] INIT_50 = 16'h0000;
  parameter [15:0] INIT_51 = 16'h0000;
  parameter [15:0] INIT_52 = 16'h0000;
  parameter [15:0] INIT_53 = 16'h0000;
  parameter [15:0] INIT_54 = 16'h0000;
  parameter [15:0] INIT_55 = 16'h0000;
  parameter [15:0] INIT_56 = 16'h0000;
  parameter [15:0] INIT_57 = 16'h0000;
  parameter [15:0] INIT_58 = 16'h0000;
  parameter [15:0] INIT_59 = 16'h0000;
  parameter [15:0] INIT_5A = 16'h0000;
  parameter [15:0] INIT_5B = 16'h0000;
  parameter [15:0] INIT_5C = 16'h0000;
  parameter [15:0] INIT_5D = 16'h0000;
  parameter [15:0] INIT_5E = 16'h0000;
  parameter [15:0] INIT_5F = 16'h0000;
  parameter [15:0] INIT_60 = 16'h0000;
  parameter [15:0] INIT_61 = 16'h0000;
  parameter [15:0] INIT_62 = 16'h0000;
  parameter [15:0] INIT_63 = 16'h0000;
  parameter [15:0] INIT_64 = 16'h0000;
  parameter [15:0] INIT_65 = 16'h0000;
  parameter [15:0] INIT_66 = 16'h0000;
  parameter [15:0] INIT_67 = 16'h0000;
  parameter [15:0] INIT_68 = 16'h0000;
  parameter [15:0] INIT_69 = 16'h0000;
  parameter [15:0] INIT_6A = 16'h0000;
  parameter [15:0] INIT_6B = 16'h0000;
  parameter [15:0] INIT_6C = 16'h0000;
  parameter [15:0] INIT_6D = 16'h0000;
  parameter [15:0] INIT_6E = 16'h0000;
  parameter [15:0] INIT_6F = 16'h0000;
  parameter [15:0] INIT_70 = 16'h0000;
  parameter [15:0] INIT_71 = 16'h0000;
  parameter [15:0] INIT_72 = 16'h0000;
  parameter [15:0] INIT_73 = 16'h0000;
  parameter [15:0] INIT_74 = 16'h0000;
  parameter [15:0] INIT_75 = 16'h0000;
  parameter [15:0] INIT_76 = 16'h0000;
  parameter [15:0] INIT_77 = 16'h0000;
  parameter [15:0] INIT_78 = 16'h0000;
  parameter [15:0] INIT_79 = 16'h0000;
  parameter [15:0] INIT_7A = 16'h0000;
  parameter [15:0] INIT_7B = 16'h0000;
  parameter [15:0] INIT_7C = 16'h0000;
  parameter [15:0] INIT_7D = 16'h0000;
  parameter [15:0] INIT_7E = 16'h0000;
  parameter [15:0] INIT_7F = 16'h0000;
  parameter [0:0] IS_CONVSTCLK_INVERTED = 1'b0;
  parameter [0:0] IS_DCLK_INVERTED = 1'b0;
  parameter SIM_MONITOR_FILE = "design.txt";
  parameter integer SYSMON_VUSER0_BANK = 0;
  parameter SYSMON_VUSER0_MONITOR = "NONE";
  parameter integer SYSMON_VUSER1_BANK = 0;
  parameter SYSMON_VUSER1_MONITOR = "NONE";
  parameter integer SYSMON_VUSER2_BANK = 0;
  parameter SYSMON_VUSER2_MONITOR = "NONE";
  parameter integer SYSMON_VUSER3_BANK = 0;
  parameter SYSMON_VUSER3_MONITOR = "NONE";
   output BUSY;
   output DRDY;
   output EOC;
   output EOS;
   output I2C_SCLK_TS;
   output I2C_SDA_TS;
   output JTAGBUSY;
   output JTAGLOCKED;
   output JTAGMODIFIED;
   output OT;
   output [15:0] ALM;
   output [15:0] DO;
   output [4:0] MUXADDR;
   output [5:0] CHANNEL;
   input CONVST;
   input CONVSTCLK;
   input DCLK;
   input DEN;
   input DWE;
   input I2C_SCLK;
   input I2C_SDA;
   input RESET;
   input VN;
   input VP;
   input [15:0] DI;
   input [15:0] VAUXN;
   input [15:0] VAUXP;
   input [7:0] DADDR;
endmodule

///// component SYSMONE4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SYSMONE4 (
  ADC_DATA,
  ALM,
  BUSY,
  CHANNEL,
  DO,
  DRDY,
  EOC,
  EOS,
  I2C_SCLK_TS,
  I2C_SDA_TS,
  JTAGBUSY,
  JTAGLOCKED,
  JTAGMODIFIED,
  MUXADDR,
  OT,
  SMBALERT_TS,
  CONVST,
  CONVSTCLK,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  I2C_SCLK,
  I2C_SDA,
  RESET,
  VAUXN,
  VAUXP,
  VN,
  VP
);
  parameter [15:0] COMMON_N_SOURCE = 16'hFFFF;
  parameter [15:0] INIT_40 = 16'h0000;
  parameter [15:0] INIT_41 = 16'h0000;
  parameter [15:0] INIT_42 = 16'h0000;
  parameter [15:0] INIT_43 = 16'h0000;
  parameter [15:0] INIT_44 = 16'h0000;
  parameter [15:0] INIT_45 = 16'h0000;
  parameter [15:0] INIT_46 = 16'h0000;
  parameter [15:0] INIT_47 = 16'h0000;
  parameter [15:0] INIT_48 = 16'h0000;
  parameter [15:0] INIT_49 = 16'h0000;
  parameter [15:0] INIT_4A = 16'h0000;
  parameter [15:0] INIT_4B = 16'h0000;
  parameter [15:0] INIT_4C = 16'h0000;
  parameter [15:0] INIT_4D = 16'h0000;
  parameter [15:0] INIT_4E = 16'h0000;
  parameter [15:0] INIT_4F = 16'h0000;
  parameter [15:0] INIT_50 = 16'h0000;
  parameter [15:0] INIT_51 = 16'h0000;
  parameter [15:0] INIT_52 = 16'h0000;
  parameter [15:0] INIT_53 = 16'h0000;
  parameter [15:0] INIT_54 = 16'h0000;
  parameter [15:0] INIT_55 = 16'h0000;
  parameter [15:0] INIT_56 = 16'h0000;
  parameter [15:0] INIT_57 = 16'h0000;
  parameter [15:0] INIT_58 = 16'h0000;
  parameter [15:0] INIT_59 = 16'h0000;
  parameter [15:0] INIT_5A = 16'h0000;
  parameter [15:0] INIT_5B = 16'h0000;
  parameter [15:0] INIT_5C = 16'h0000;
  parameter [15:0] INIT_5D = 16'h0000;
  parameter [15:0] INIT_5E = 16'h0000;
  parameter [15:0] INIT_5F = 16'h0000;
  parameter [15:0] INIT_60 = 16'h0000;
  parameter [15:0] INIT_61 = 16'h0000;
  parameter [15:0] INIT_62 = 16'h0000;
  parameter [15:0] INIT_63 = 16'h0000;
  parameter [15:0] INIT_64 = 16'h0000;
  parameter [15:0] INIT_65 = 16'h0000;
  parameter [15:0] INIT_66 = 16'h0000;
  parameter [15:0] INIT_67 = 16'h0000;
  parameter [15:0] INIT_68 = 16'h0000;
  parameter [15:0] INIT_69 = 16'h0000;
  parameter [15:0] INIT_6A = 16'h0000;
  parameter [15:0] INIT_6B = 16'h0000;
  parameter [15:0] INIT_6C = 16'h0000;
  parameter [15:0] INIT_6D = 16'h0000;
  parameter [15:0] INIT_6E = 16'h0000;
  parameter [15:0] INIT_6F = 16'h0000;
  parameter [15:0] INIT_70 = 16'h0000;
  parameter [15:0] INIT_71 = 16'h0000;
  parameter [15:0] INIT_72 = 16'h0000;
  parameter [15:0] INIT_73 = 16'h0000;
  parameter [15:0] INIT_74 = 16'h0000;
  parameter [15:0] INIT_75 = 16'h0000;
  parameter [15:0] INIT_76 = 16'h0000;
  parameter [15:0] INIT_77 = 16'h0000;
  parameter [15:0] INIT_78 = 16'h0000;
  parameter [15:0] INIT_79 = 16'h0000;
  parameter [15:0] INIT_7A = 16'h0000;
  parameter [15:0] INIT_7B = 16'h0000;
  parameter [15:0] INIT_7C = 16'h0000;
  parameter [15:0] INIT_7D = 16'h0000;
  parameter [15:0] INIT_7E = 16'h0000;
  parameter [15:0] INIT_7F = 16'h0000;
  parameter [0:0] IS_CONVSTCLK_INVERTED = 1'b0;
  parameter [0:0] IS_DCLK_INVERTED = 1'b0;
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter SIM_MONITOR_FILE = "design.txt";
  parameter integer SYSMON_VUSER0_BANK = 0;
  parameter SYSMON_VUSER0_MONITOR = "NONE";
  parameter integer SYSMON_VUSER1_BANK = 0;
  parameter SYSMON_VUSER1_MONITOR = "NONE";
  parameter integer SYSMON_VUSER2_BANK = 0;
  parameter SYSMON_VUSER2_MONITOR = "NONE";
  parameter integer SYSMON_VUSER3_BANK = 0;
  parameter SYSMON_VUSER3_MONITOR = "NONE";
   output BUSY;
   output DRDY;
   output EOC;
   output EOS;
   output I2C_SCLK_TS;
   output I2C_SDA_TS;
   output JTAGBUSY;
   output JTAGLOCKED;
   output JTAGMODIFIED;
   output OT;
   output SMBALERT_TS;
   output [15:0] ADC_DATA;
   output [15:0] ALM;
   output [15:0] DO;
   output [4:0] MUXADDR;
   output [5:0] CHANNEL;
   input CONVST;
   input CONVSTCLK;
   input DCLK;
   input DEN;
   input DWE;
   input I2C_SCLK;
   input I2C_SDA;
   input RESET;
   input VN;
   input VP;
   input [15:0] DI;
   input [15:0] VAUXN;
   input [15:0] VAUXP;
   input [7:0] DADDR;
endmodule

///// component TEMAC_SINGLE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module TEMAC_SINGLE (
  DCRHOSTDONEIR,
  EMACCLIENTANINTERRUPT,
  EMACCLIENTRXBADFRAME,
  EMACCLIENTRXCLIENTCLKOUT,
  EMACCLIENTRXD,
  EMACCLIENTRXDVLD,
  EMACCLIENTRXDVLDMSW,
  EMACCLIENTRXFRAMEDROP,
  EMACCLIENTRXGOODFRAME,
  EMACCLIENTRXSTATS,
  EMACCLIENTRXSTATSBYTEVLD,
  EMACCLIENTRXSTATSVLD,
  EMACCLIENTTXACK,
  EMACCLIENTTXCLIENTCLKOUT,
  EMACCLIENTTXCOLLISION,
  EMACCLIENTTXRETRANSMIT,
  EMACCLIENTTXSTATS,
  EMACCLIENTTXSTATSBYTEVLD,
  EMACCLIENTTXSTATSVLD,
  EMACDCRACK,
  EMACDCRDBUS,
  EMACPHYENCOMMAALIGN,
  EMACPHYLOOPBACKMSB,
  EMACPHYMCLKOUT,
  EMACPHYMDOUT,
  EMACPHYMDTRI,
  EMACPHYMGTRXRESET,
  EMACPHYMGTTXRESET,
  EMACPHYPOWERDOWN,
  EMACPHYSYNCACQSTATUS,
  EMACPHYTXCHARDISPMODE,
  EMACPHYTXCHARDISPVAL,
  EMACPHYTXCHARISK,
  EMACPHYTXCLK,
  EMACPHYTXD,
  EMACPHYTXEN,
  EMACPHYTXER,
  EMACPHYTXGMIIMIICLKOUT,
  EMACSPEEDIS10100,
  HOSTMIIMRDY,
  HOSTRDDATA,
  CLIENTEMACDCMLOCKED,
  CLIENTEMACPAUSEREQ,
  CLIENTEMACPAUSEVAL,
  CLIENTEMACRXCLIENTCLKIN,
  CLIENTEMACTXCLIENTCLKIN,
  CLIENTEMACTXD,
  CLIENTEMACTXDVLD,
  CLIENTEMACTXDVLDMSW,
  CLIENTEMACTXFIRSTBYTE,
  CLIENTEMACTXIFGDELAY,
  CLIENTEMACTXUNDERRUN,
  DCREMACABUS,
  DCREMACCLK,
  DCREMACDBUS,
  DCREMACENABLE,
  DCREMACREAD,
  DCREMACWRITE,
  HOSTADDR,
  HOSTCLK,
  HOSTMIIMSEL,
  HOSTOPCODE,
  HOSTREQ,
  HOSTWRDATA,
  PHYEMACCOL,
  PHYEMACCRS,
  PHYEMACGTXCLK,
  PHYEMACMCLKIN,
  PHYEMACMDIN,
  PHYEMACMIITXCLK,
  PHYEMACPHYAD,
  PHYEMACRXBUFSTATUS,
  PHYEMACRXCHARISCOMMA,
  PHYEMACRXCHARISK,
  PHYEMACRXCLK,
  PHYEMACRXCLKCORCNT,
  PHYEMACRXD,
  PHYEMACRXDISPERR,
  PHYEMACRXDV,
  PHYEMACRXER,
  PHYEMACRXNOTINTABLE,
  PHYEMACRXRUNDISP,
  PHYEMACSIGNALDET,
  PHYEMACTXBUFERR,
  PHYEMACTXGMIIMIICLKIN,
  RESET
);
  parameter EMAC_1000BASEX_ENABLE = "FALSE";
  parameter EMAC_ADDRFILTER_ENABLE = "FALSE";
  parameter EMAC_BYTEPHY = "FALSE";
  parameter EMAC_CTRLLENCHECK_DISABLE = "FALSE";
  parameter [0:7] EMAC_DCRBASEADDR = 8'h00;
  parameter EMAC_GTLOOPBACK = "FALSE";
  parameter EMAC_HOST_ENABLE = "FALSE";
  parameter [8:0] EMAC_LINKTIMERVAL = 9'h000;
  parameter EMAC_LTCHECK_DISABLE = "FALSE";
  parameter EMAC_MDIO_ENABLE = "FALSE";
  parameter EMAC_MDIO_IGNORE_PHYADZERO = "FALSE";
  parameter [47:0] EMAC_PAUSEADDR = 48'h000000000000;
  parameter EMAC_PHYINITAUTONEG_ENABLE = "FALSE";
  parameter EMAC_PHYISOLATE = "FALSE";
  parameter EMAC_PHYLOOPBACKMSB = "FALSE";
  parameter EMAC_PHYPOWERDOWN = "FALSE";
  parameter EMAC_PHYRESET = "FALSE";
  parameter EMAC_RGMII_ENABLE = "FALSE";
  parameter EMAC_RX16BITCLIENT_ENABLE = "FALSE";
  parameter EMAC_RXFLOWCTRL_ENABLE = "FALSE";
  parameter EMAC_RXHALFDUPLEX = "FALSE";
  parameter EMAC_RXINBANDFCS_ENABLE = "FALSE";
  parameter EMAC_RXJUMBOFRAME_ENABLE = "FALSE";
  parameter EMAC_RXRESET = "FALSE";
  parameter EMAC_RXVLAN_ENABLE = "FALSE";
  parameter EMAC_RX_ENABLE = "TRUE";
  parameter EMAC_SGMII_ENABLE = "FALSE";
  parameter EMAC_SPEED_LSB = "FALSE";
  parameter EMAC_SPEED_MSB = "FALSE";
  parameter EMAC_TX16BITCLIENT_ENABLE = "FALSE";
  parameter EMAC_TXFLOWCTRL_ENABLE = "FALSE";
  parameter EMAC_TXHALFDUPLEX = "FALSE";
  parameter EMAC_TXIFGADJUST_ENABLE = "FALSE";
  parameter EMAC_TXINBANDFCS_ENABLE = "FALSE";
  parameter EMAC_TXJUMBOFRAME_ENABLE = "FALSE";
  parameter EMAC_TXRESET = "FALSE";
  parameter EMAC_TXVLAN_ENABLE = "FALSE";
  parameter EMAC_TX_ENABLE = "TRUE";
  parameter [47:0] EMAC_UNICASTADDR = 48'h000000000000;
  parameter EMAC_UNIDIRECTION_ENABLE = "FALSE";
  parameter EMAC_USECLKEN = "FALSE";
  parameter SIM_VERSION = "1.0";
   output DCRHOSTDONEIR;
   output EMACCLIENTANINTERRUPT;
   output EMACCLIENTRXBADFRAME;
   output EMACCLIENTRXCLIENTCLKOUT;
   output EMACCLIENTRXDVLD;
   output EMACCLIENTRXDVLDMSW;
   output EMACCLIENTRXFRAMEDROP;
   output EMACCLIENTRXGOODFRAME;
   output EMACCLIENTRXSTATSBYTEVLD;
   output EMACCLIENTRXSTATSVLD;
   output EMACCLIENTTXACK;
   output EMACCLIENTTXCLIENTCLKOUT;
   output EMACCLIENTTXCOLLISION;
   output EMACCLIENTTXRETRANSMIT;
   output EMACCLIENTTXSTATS;
   output EMACCLIENTTXSTATSBYTEVLD;
   output EMACCLIENTTXSTATSVLD;
   output EMACDCRACK;
   output EMACPHYENCOMMAALIGN;
   output EMACPHYLOOPBACKMSB;
   output EMACPHYMCLKOUT;
   output EMACPHYMDOUT;
   output EMACPHYMDTRI;
   output EMACPHYMGTRXRESET;
   output EMACPHYMGTTXRESET;
   output EMACPHYPOWERDOWN;
   output EMACPHYSYNCACQSTATUS;
   output EMACPHYTXCHARDISPMODE;
   output EMACPHYTXCHARDISPVAL;
   output EMACPHYTXCHARISK;
   output EMACPHYTXCLK;
   output EMACPHYTXEN;
   output EMACPHYTXER;
   output EMACPHYTXGMIIMIICLKOUT;
   output EMACSPEEDIS10100;
   output HOSTMIIMRDY;
   output [0:31] EMACDCRDBUS;
   output [15:0] EMACCLIENTRXD;
   output [31:0] HOSTRDDATA;
   output [6:0] EMACCLIENTRXSTATS;
   output [7:0] EMACPHYTXD;
   input CLIENTEMACDCMLOCKED;
   input CLIENTEMACPAUSEREQ;
   input CLIENTEMACRXCLIENTCLKIN;
   input CLIENTEMACTXCLIENTCLKIN;
   input CLIENTEMACTXDVLD;
   input CLIENTEMACTXDVLDMSW;
   input CLIENTEMACTXFIRSTBYTE;
   input CLIENTEMACTXUNDERRUN;
   input DCREMACCLK;
   input DCREMACENABLE;
   input DCREMACREAD;
   input DCREMACWRITE;
   input HOSTCLK;
   input HOSTMIIMSEL;
   input HOSTREQ;
   input PHYEMACCOL;
   input PHYEMACCRS;
   input PHYEMACGTXCLK;
   input PHYEMACMCLKIN;
   input PHYEMACMDIN;
   input PHYEMACMIITXCLK;
   input PHYEMACRXCHARISCOMMA;
   input PHYEMACRXCHARISK;
   input PHYEMACRXCLK;
   input PHYEMACRXDISPERR;
   input PHYEMACRXDV;
   input PHYEMACRXER;
   input PHYEMACRXNOTINTABLE;
   input PHYEMACRXRUNDISP;
   input PHYEMACSIGNALDET;
   input PHYEMACTXBUFERR;
   input PHYEMACTXGMIIMIICLKIN;
   input RESET;
   input [0:31] DCREMACDBUS;
   input [0:9] DCREMACABUS;
   input [15:0] CLIENTEMACPAUSEVAL;
   input [15:0] CLIENTEMACTXD;
   input [1:0] HOSTOPCODE;
   input [1:0] PHYEMACRXBUFSTATUS;
   input [2:0] PHYEMACRXCLKCORCNT;
   input [31:0] HOSTWRDATA;
   input [4:0] PHYEMACPHYAD;
   input [7:0] CLIENTEMACTXIFGDELAY;
   input [7:0] PHYEMACRXD;
   input [9:0] HOSTADDR;
endmodule

///// component TX_BITSLICE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module TX_BITSLICE (
  CNTVALUEOUT,
  O,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  T_OUT,
  CE,
  CLK,
  CNTVALUEIN,
  D,
  EN_VTC,
  INC,
  LOAD,
  RST,
  RST_DLY,
  RX_BIT_CTRL_IN,
  T,
  TBYTE_IN,
  TX_BIT_CTRL_IN
);
  parameter integer DATA_WIDTH = 8;
  parameter DELAY_FORMAT = "TIME";
  parameter DELAY_TYPE = "FIXED";
  parameter integer DELAY_VALUE = 0;
  parameter ENABLE_PRE_EMPHASIS = "FALSE";
  parameter [0:0] INIT = 1'b1;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_DLY_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter NATIVE_ODELAY_BYPASS = "FALSE";
  parameter OUTPUT_PHASE_90 = "FALSE";
  parameter real REFCLK_FREQUENCY = 300.0;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter TBYTE_CTL = "TBYTE_IN";
  parameter UPDATE_MODE = "ASYNC";
   output O;
   output T_OUT;
   output [39:0] RX_BIT_CTRL_OUT;
   output [39:0] TX_BIT_CTRL_OUT;
   output [8:0] CNTVALUEOUT;
   input CE;
   input CLK;
   input EN_VTC;
   input INC;
   input LOAD;
   input RST;
   input RST_DLY;
   input T;
   input TBYTE_IN;
   input [39:0] RX_BIT_CTRL_IN;
   input [39:0] TX_BIT_CTRL_IN;
   input [7:0] D;
   input [8:0] CNTVALUEIN;
endmodule

///// component TX_BITSLICE_TRI ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module TX_BITSLICE_TRI (
  BIT_CTRL_OUT,
  CNTVALUEOUT,
  TRI_OUT,
  BIT_CTRL_IN,
  CE,
  CLK,
  CNTVALUEIN,
  EN_VTC,
  INC,
  LOAD,
  RST,
  RST_DLY
);
  parameter integer DATA_WIDTH = 8;
  parameter DELAY_FORMAT = "TIME";
  parameter DELAY_TYPE = "FIXED";
  parameter integer DELAY_VALUE = 0;
  parameter [0:0] INIT = 1'b1;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_DLY_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter NATIVE_ODELAY_BYPASS = "FALSE";
  parameter OUTPUT_PHASE_90 = "FALSE";
  parameter real REFCLK_FREQUENCY = 300.0;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter UPDATE_MODE = "ASYNC";
   output TRI_OUT;
   output [39:0] BIT_CTRL_OUT;
   output [8:0] CNTVALUEOUT;
   input CE;
   input CLK;
   input EN_VTC;
   input INC;
   input LOAD;
   input RST;
   input RST_DLY;
   input [39:0] BIT_CTRL_IN;
   input [8:0] CNTVALUEIN;
endmodule

///// component URAM288 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module URAM288 (
  CAS_OUT_ADDR_A,
  CAS_OUT_ADDR_B,
  CAS_OUT_BWE_A,
  CAS_OUT_BWE_B,
  CAS_OUT_DBITERR_A,
  CAS_OUT_DBITERR_B,
  CAS_OUT_DIN_A,
  CAS_OUT_DIN_B,
  CAS_OUT_DOUT_A,
  CAS_OUT_DOUT_B,
  CAS_OUT_EN_A,
  CAS_OUT_EN_B,
  CAS_OUT_RDACCESS_A,
  CAS_OUT_RDACCESS_B,
  CAS_OUT_RDB_WR_A,
  CAS_OUT_RDB_WR_B,
  CAS_OUT_SBITERR_A,
  CAS_OUT_SBITERR_B,
  DBITERR_A,
  DBITERR_B,
  DOUT_A,
  DOUT_B,
  RDACCESS_A,
  RDACCESS_B,
  SBITERR_A,
  SBITERR_B,
  ADDR_A,
  ADDR_B,
  BWE_A,
  BWE_B,
  CAS_IN_ADDR_A,
  CAS_IN_ADDR_B,
  CAS_IN_BWE_A,
  CAS_IN_BWE_B,
  CAS_IN_DBITERR_A,
  CAS_IN_DBITERR_B,
  CAS_IN_DIN_A,
  CAS_IN_DIN_B,
  CAS_IN_DOUT_A,
  CAS_IN_DOUT_B,
  CAS_IN_EN_A,
  CAS_IN_EN_B,
  CAS_IN_RDACCESS_A,
  CAS_IN_RDACCESS_B,
  CAS_IN_RDB_WR_A,
  CAS_IN_RDB_WR_B,
  CAS_IN_SBITERR_A,
  CAS_IN_SBITERR_B,
  CLK,
  DIN_A,
  DIN_B,
  EN_A,
  EN_B,
  INJECT_DBITERR_A,
  INJECT_DBITERR_B,
  INJECT_SBITERR_A,
  INJECT_SBITERR_B,
  OREG_CE_A,
  OREG_CE_B,
  OREG_ECC_CE_A,
  OREG_ECC_CE_B,
  RDB_WR_A,
  RDB_WR_B,
  RST_A,
  RST_B,
  SLEEP
);
  parameter integer AUTO_SLEEP_LATENCY = 8;
  parameter integer AVG_CONS_INACTIVE_CYCLES = 10;
  parameter BWE_MODE_A = "PARITY_INTERLEAVED";
  parameter BWE_MODE_B = "PARITY_INTERLEAVED";
  parameter CASCADE_ORDER_A = "NONE";
  parameter CASCADE_ORDER_B = "NONE";
  parameter EN_AUTO_SLEEP_MODE = "FALSE";
  parameter EN_ECC_RD_A = "FALSE";
  parameter EN_ECC_RD_B = "FALSE";
  parameter EN_ECC_WR_A = "FALSE";
  parameter EN_ECC_WR_B = "FALSE";
  parameter IREG_PRE_A = "FALSE";
  parameter IREG_PRE_B = "FALSE";
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_EN_A_INVERTED = 1'b0;
  parameter [0:0] IS_EN_B_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_A_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_B_INVERTED = 1'b0;
  parameter [0:0] IS_RST_A_INVERTED = 1'b0;
  parameter [0:0] IS_RST_B_INVERTED = 1'b0;
  parameter MATRIX_ID = "NONE";
  parameter integer NUM_UNIQUE_SELF_ADDR_A = 1;
  parameter integer NUM_UNIQUE_SELF_ADDR_B = 1;
  parameter integer NUM_URAM_IN_MATRIX = 1;
  parameter OREG_A = "FALSE";
  parameter OREG_B = "FALSE";
  parameter OREG_ECC_A = "FALSE";
  parameter OREG_ECC_B = "FALSE";
  parameter REG_CAS_A = "FALSE";
  parameter REG_CAS_B = "FALSE";
  parameter RST_MODE_A = "SYNC";
  parameter RST_MODE_B = "SYNC";
  parameter [10:0] SELF_ADDR_A = 11'h000;
  parameter [10:0] SELF_ADDR_B = 11'h000;
  parameter [10:0] SELF_MASK_A = 11'h7FF;
  parameter [10:0] SELF_MASK_B = 11'h7FF;
  parameter USE_EXT_CE_A = "FALSE";
  parameter USE_EXT_CE_B = "FALSE";
   output CAS_OUT_DBITERR_A;
   output CAS_OUT_DBITERR_B;
   output CAS_OUT_EN_A;
   output CAS_OUT_EN_B;
   output CAS_OUT_RDACCESS_A;
   output CAS_OUT_RDACCESS_B;
   output CAS_OUT_RDB_WR_A;
   output CAS_OUT_RDB_WR_B;
   output CAS_OUT_SBITERR_A;
   output CAS_OUT_SBITERR_B;
   output DBITERR_A;
   output DBITERR_B;
   output RDACCESS_A;
   output RDACCESS_B;
   output SBITERR_A;
   output SBITERR_B;
   output [22:0] CAS_OUT_ADDR_A;
   output [22:0] CAS_OUT_ADDR_B;
   output [71:0] CAS_OUT_DIN_A;
   output [71:0] CAS_OUT_DIN_B;
   output [71:0] CAS_OUT_DOUT_A;
   output [71:0] CAS_OUT_DOUT_B;
   output [71:0] DOUT_A;
   output [71:0] DOUT_B;
   output [8:0] CAS_OUT_BWE_A;
   output [8:0] CAS_OUT_BWE_B;
   input CAS_IN_DBITERR_A;
   input CAS_IN_DBITERR_B;
   input CAS_IN_EN_A;
   input CAS_IN_EN_B;
   input CAS_IN_RDACCESS_A;
   input CAS_IN_RDACCESS_B;
   input CAS_IN_RDB_WR_A;
   input CAS_IN_RDB_WR_B;
   input CAS_IN_SBITERR_A;
   input CAS_IN_SBITERR_B;
   input CLK;
   input EN_A;
   input EN_B;
   input INJECT_DBITERR_A;
   input INJECT_DBITERR_B;
   input INJECT_SBITERR_A;
   input INJECT_SBITERR_B;
   input OREG_CE_A;
   input OREG_CE_B;
   input OREG_ECC_CE_A;
   input OREG_ECC_CE_B;
   input RDB_WR_A;
   input RDB_WR_B;
   input RST_A;
   input RST_B;
   input SLEEP;
   input [22:0] ADDR_A;
   input [22:0] ADDR_B;
   input [22:0] CAS_IN_ADDR_A;
   input [22:0] CAS_IN_ADDR_B;
   input [71:0] CAS_IN_DIN_A;
   input [71:0] CAS_IN_DIN_B;
   input [71:0] CAS_IN_DOUT_A;
   input [71:0] CAS_IN_DOUT_B;
   input [71:0] DIN_A;
   input [71:0] DIN_B;
   input [8:0] BWE_A;
   input [8:0] BWE_B;
   input [8:0] CAS_IN_BWE_A;
   input [8:0] CAS_IN_BWE_B;
endmodule

///// component URAM288E5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module URAM288E5 (
  CAS_OUT_ADDR_A,
  CAS_OUT_ADDR_B,
  CAS_OUT_BWE_A,
  CAS_OUT_BWE_B,
  CAS_OUT_DBITERR_A,
  CAS_OUT_DBITERR_B,
  CAS_OUT_DIN_A,
  CAS_OUT_DIN_B,
  CAS_OUT_DOUT_A,
  CAS_OUT_DOUT_B,
  CAS_OUT_EN_A,
  CAS_OUT_EN_B,
  CAS_OUT_RDACCESS_A,
  CAS_OUT_RDACCESS_B,
  CAS_OUT_RDB_WR_A,
  CAS_OUT_RDB_WR_B,
  CAS_OUT_SBITERR_A,
  CAS_OUT_SBITERR_B,
  DBITERR_A,
  DBITERR_B,
  DOUT_A,
  DOUT_B,
  RDACCESS_A,
  RDACCESS_B,
  SBITERR_A,
  SBITERR_B,
  ADDR_A,
  ADDR_B,
  BWE_A,
  BWE_B,
  CAS_IN_ADDR_A,
  CAS_IN_ADDR_B,
  CAS_IN_BWE_A,
  CAS_IN_BWE_B,
  CAS_IN_DBITERR_A,
  CAS_IN_DBITERR_B,
  CAS_IN_DIN_A,
  CAS_IN_DIN_B,
  CAS_IN_DOUT_A,
  CAS_IN_DOUT_B,
  CAS_IN_EN_A,
  CAS_IN_EN_B,
  CAS_IN_RDACCESS_A,
  CAS_IN_RDACCESS_B,
  CAS_IN_RDB_WR_A,
  CAS_IN_RDB_WR_B,
  CAS_IN_SBITERR_A,
  CAS_IN_SBITERR_B,
  CLK,
  DIN_A,
  DIN_B,
  EN_A,
  EN_B,
  INJECT_DBITERR_A,
  INJECT_DBITERR_B,
  INJECT_SBITERR_A,
  INJECT_SBITERR_B,
  OREG_CE_A,
  OREG_CE_B,
  OREG_ECC_CE_A,
  OREG_ECC_CE_B,
  RDB_WR_A,
  RDB_WR_B,
  RST_A,
  RST_B,
  SLEEP
);
  parameter integer AUTO_SLEEP_LATENCY = 8;
  parameter integer AVG_CONS_INACTIVE_CYCLES = 10;
  parameter BWE_MODE_A = "PARITY_INTERLEAVED";
  parameter BWE_MODE_B = "PARITY_INTERLEAVED";
  parameter CASCADE_ORDER_A = "NONE";
  parameter CASCADE_ORDER_B = "NONE";
  parameter EN_AUTO_SLEEP_MODE = "FALSE";
  parameter EN_ECC_RD_A = "FALSE";
  parameter EN_ECC_RD_B = "FALSE";
  parameter EN_ECC_WR_A = "FALSE";
  parameter EN_ECC_WR_B = "FALSE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_80 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_81 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_82 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_83 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_84 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_85 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_86 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_87 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_88 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_89 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_8A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_8B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_8C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_8D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_8E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_8F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_90 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_91 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_92 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_93 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_94 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_95 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_96 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_97 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_98 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_99 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_9A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_9B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_9C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_9D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_9E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_9F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_000 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_001 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_002 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_003 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_004 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_005 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_006 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_007 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_008 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_009 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_010 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_011 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_012 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_013 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_014 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_015 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_016 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_017 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_018 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_019 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_020 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_021 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_022 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_023 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_024 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_025 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_026 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_027 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_028 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_029 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_030 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_031 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_032 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_033 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_034 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_035 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_036 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_037 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_038 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_039 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_040 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_041 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_042 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_043 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_044 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_045 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_046 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_047 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_048 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_049 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_050 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_051 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_052 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_053 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_054 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_055 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_056 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_057 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_058 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_059 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_060 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_061 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_062 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_063 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_064 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_065 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_066 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_067 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_068 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_069 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_070 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_071 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_072 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_073 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_074 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_075 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_076 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_077 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_078 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_079 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_080 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_081 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_082 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_083 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_084 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_085 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_086 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_087 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_088 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_089 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_090 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_091 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_092 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_093 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_094 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_095 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_096 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_097 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_098 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_099 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_100 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_101 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_102 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_103 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_104 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_105 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_106 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_107 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_108 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_109 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_110 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_111 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_112 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_113 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_114 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_115 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_116 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_117 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_118 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_119 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_120 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_121 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_122 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_123 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_124 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_125 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_126 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_127 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_128 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_129 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_130 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_131 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_132 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_133 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_134 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_135 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_136 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_137 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_138 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_139 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_140 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_141 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_142 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_143 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_144 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_145 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_146 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_147 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_148 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_149 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_150 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_151 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_152 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_153 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_154 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_155 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_156 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_157 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_158 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_159 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_160 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_161 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_162 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_163 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_164 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_165 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_166 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_167 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_168 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_169 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_170 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_171 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_172 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_173 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_174 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_175 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_176 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_177 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_178 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_179 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_180 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_181 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_182 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_183 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_184 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_185 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_186 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_187 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_188 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_189 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_190 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_191 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_192 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_193 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_194 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_195 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_196 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_197 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_198 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_199 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_200 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_201 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_202 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_203 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_204 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_205 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_206 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_207 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_208 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_209 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_210 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_211 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_212 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_213 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_214 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_215 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_216 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_217 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_218 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_219 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_220 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_221 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_222 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_223 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_224 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_225 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_226 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_227 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_228 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_229 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_230 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_231 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_232 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_233 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_234 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_235 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_236 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_237 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_238 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_239 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_240 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_241 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_242 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_243 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_244 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_245 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_246 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_247 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_248 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_249 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_250 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_251 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_252 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_253 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_254 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_255 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_256 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_257 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_258 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_259 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_260 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_261 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_262 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_263 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_264 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_265 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_266 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_267 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_268 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_269 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_270 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_271 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_272 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_273 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_274 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_275 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_276 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_277 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_278 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_279 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_280 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_281 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_282 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_283 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_284 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_285 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_286 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_287 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_288 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_289 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_290 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_291 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_292 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_293 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_294 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_295 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_296 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_297 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_298 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_299 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_300 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_301 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_302 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_303 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_304 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_305 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_306 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_307 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_308 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_309 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_310 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_311 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_312 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_313 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_314 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_315 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_316 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_317 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_318 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_319 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_320 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_321 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_322 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_323 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_324 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_325 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_326 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_327 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_328 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_329 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_330 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_331 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_332 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_333 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_334 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_335 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_336 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_337 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_338 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_339 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_340 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_341 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_342 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_343 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_344 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_345 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_346 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_347 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_348 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_349 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_350 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_351 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_352 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_353 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_354 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_355 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_356 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_357 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_358 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_359 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_360 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_361 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_362 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_363 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_364 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_365 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_366 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_367 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_368 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_369 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_370 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_371 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_372 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_373 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_374 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_375 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_376 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_377 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_378 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_379 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_380 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_381 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_382 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_383 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_384 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_385 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_386 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_387 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_388 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_389 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_390 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_391 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_392 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_393 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_394 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_395 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_396 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_397 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_398 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_399 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter IREG_PRE_A = "FALSE";
  parameter IREG_PRE_B = "FALSE";
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_EN_A_INVERTED = 1'b0;
  parameter [0:0] IS_EN_B_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_A_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_B_INVERTED = 1'b0;
  parameter [0:0] IS_RST_A_INVERTED = 1'b0;
  parameter [0:0] IS_RST_B_INVERTED = 1'b0;
  parameter MATRIX_ID = "NONE";
  parameter integer NUM_UNIQUE_SELF_ADDR_A = 1;
  parameter integer NUM_UNIQUE_SELF_ADDR_B = 1;
  parameter integer NUM_URAM_IN_MATRIX = 1;
  parameter OREG_A = "FALSE";
  parameter OREG_B = "FALSE";
  parameter OREG_ECC_A = "FALSE";
  parameter OREG_ECC_B = "FALSE";
  parameter integer READ_WIDTH_A = 72;
  parameter integer READ_WIDTH_B = 72;
  parameter REG_CAS_A = "FALSE";
  parameter REG_CAS_B = "FALSE";
  parameter RST_MODE_A = "SYNC";
  parameter RST_MODE_B = "SYNC";
  parameter [10:0] SELF_ADDR_A = 11'h000;
  parameter [10:0] SELF_ADDR_B = 11'h000;
  parameter [10:0] SELF_MASK_A = 11'h7FF;
  parameter [10:0] SELF_MASK_B = 11'h7FF;
  parameter USE_EXT_CE_A = "FALSE";
  parameter USE_EXT_CE_B = "FALSE";
  parameter integer WRITE_WIDTH_A = 72;
  parameter integer WRITE_WIDTH_B = 72;
   output CAS_OUT_DBITERR_A;
   output CAS_OUT_DBITERR_B;
   output CAS_OUT_EN_A;
   output CAS_OUT_EN_B;
   output CAS_OUT_RDACCESS_A;
   output CAS_OUT_RDACCESS_B;
   output CAS_OUT_RDB_WR_A;
   output CAS_OUT_RDB_WR_B;
   output CAS_OUT_SBITERR_A;
   output CAS_OUT_SBITERR_B;
   output DBITERR_A;
   output DBITERR_B;
   output RDACCESS_A;
   output RDACCESS_B;
   output SBITERR_A;
   output SBITERR_B;
   output [22:0] CAS_OUT_ADDR_A;
   output [22:0] CAS_OUT_ADDR_B;
   output [71:0] CAS_OUT_DIN_A;
   output [71:0] CAS_OUT_DIN_B;
   output [71:0] CAS_OUT_DOUT_A;
   output [71:0] CAS_OUT_DOUT_B;
   output [71:0] DOUT_A;
   output [71:0] DOUT_B;
   output [8:0] CAS_OUT_BWE_A;
   output [8:0] CAS_OUT_BWE_B;
   input CAS_IN_DBITERR_A;
   input CAS_IN_DBITERR_B;
   input CAS_IN_EN_A;
   input CAS_IN_EN_B;
   input CAS_IN_RDACCESS_A;
   input CAS_IN_RDACCESS_B;
   input CAS_IN_RDB_WR_A;
   input CAS_IN_RDB_WR_B;
   input CAS_IN_SBITERR_A;
   input CAS_IN_SBITERR_B;
   input CLK;
   input EN_A;
   input EN_B;
   input INJECT_DBITERR_A;
   input INJECT_DBITERR_B;
   input INJECT_SBITERR_A;
   input INJECT_SBITERR_B;
   input OREG_CE_A;
   input OREG_CE_B;
   input OREG_ECC_CE_A;
   input OREG_ECC_CE_B;
   input RDB_WR_A;
   input RDB_WR_B;
   input RST_A;
   input RST_B;
   input SLEEP;
   input [22:0] ADDR_A;
   input [22:0] ADDR_B;
   input [22:0] CAS_IN_ADDR_A;
   input [22:0] CAS_IN_ADDR_B;
   input [71:0] CAS_IN_DIN_A;
   input [71:0] CAS_IN_DIN_B;
   input [71:0] CAS_IN_DOUT_A;
   input [71:0] CAS_IN_DOUT_B;
   input [71:0] DIN_A;
   input [71:0] DIN_B;
   input [8:0] BWE_A;
   input [8:0] BWE_B;
   input [8:0] CAS_IN_BWE_A;
   input [8:0] CAS_IN_BWE_B;
endmodule

///// component URAM288E5_BASE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module URAM288E5_BASE (
  DBITERR_A,
  DBITERR_B,
  DOUT_A,
  DOUT_B,
  SBITERR_A,
  SBITERR_B,
  ADDR_A,
  ADDR_B,
  BWE_A,
  BWE_B,
  CLK,
  DIN_A,
  DIN_B,
  EN_A,
  EN_B,
  INJECT_DBITERR_A,
  INJECT_DBITERR_B,
  INJECT_SBITERR_A,
  INJECT_SBITERR_B,
  OREG_CE_A,
  OREG_CE_B,
  OREG_ECC_CE_A,
  OREG_ECC_CE_B,
  RDB_WR_A,
  RDB_WR_B,
  RST_A,
  RST_B,
  SLEEP
);
  parameter integer AUTO_SLEEP_LATENCY = 8;
  parameter integer AVG_CONS_INACTIVE_CYCLES = 10;
  parameter BWE_MODE_A = "PARITY_INTERLEAVED";
  parameter BWE_MODE_B = "PARITY_INTERLEAVED";
  parameter EN_AUTO_SLEEP_MODE = "FALSE";
  parameter EN_ECC_RD_A = "FALSE";
  parameter EN_ECC_RD_B = "FALSE";
  parameter EN_ECC_WR_A = "FALSE";
  parameter EN_ECC_WR_B = "FALSE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_000 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_001 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_002 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_003 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_004 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_005 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_006 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_007 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_008 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_009 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_010 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_011 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_012 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_013 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_014 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_015 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_016 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_017 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_018 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_019 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_020 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_021 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_022 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_023 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_024 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_025 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_026 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_027 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_028 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_029 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_030 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_031 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_032 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_033 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_034 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_035 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_036 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_037 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_038 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_039 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_040 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_041 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_042 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_043 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_044 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_045 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_046 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_047 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_048 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_049 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_050 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_051 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_052 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_053 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_054 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_055 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_056 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_057 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_058 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_059 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_060 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_061 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_062 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_063 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_064 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_065 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_066 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_067 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_068 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_069 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_070 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_071 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_072 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_073 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_074 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_075 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_076 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_077 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_078 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_079 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_080 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_081 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_082 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_083 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_084 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_085 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_086 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_087 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_088 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_089 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_090 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_091 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_092 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_093 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_094 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_095 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_096 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_097 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_098 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_099 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_100 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_101 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_102 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_103 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_104 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_105 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_106 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_107 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_108 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_109 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_110 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_111 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_112 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_113 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_114 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_115 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_116 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_117 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_118 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_119 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_120 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_121 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_122 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_123 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_124 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_125 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_126 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_127 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_128 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_129 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_130 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_131 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_132 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_133 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_134 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_135 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_136 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_137 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_138 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_139 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_140 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_141 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_142 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_143 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_144 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_145 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_146 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_147 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_148 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_149 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_150 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_151 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_152 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_153 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_154 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_155 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_156 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_157 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_158 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_159 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_160 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_161 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_162 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_163 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_164 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_165 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_166 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_167 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_168 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_169 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_170 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_171 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_172 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_173 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_174 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_175 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_176 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_177 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_178 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_179 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_180 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_181 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_182 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_183 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_184 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_185 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_186 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_187 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_188 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_189 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_190 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_191 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_192 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_193 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_194 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_195 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_196 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_197 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_198 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_199 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_200 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_201 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_202 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_203 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_204 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_205 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_206 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_207 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_208 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_209 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_210 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_211 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_212 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_213 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_214 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_215 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_216 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_217 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_218 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_219 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_220 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_221 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_222 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_223 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_224 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_225 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_226 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_227 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_228 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_229 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_230 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_231 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_232 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_233 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_234 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_235 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_236 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_237 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_238 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_239 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_240 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_241 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_242 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_243 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_244 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_245 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_246 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_247 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_248 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_249 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_250 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_251 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_252 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_253 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_254 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_255 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_256 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_257 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_258 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_259 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_260 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_261 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_262 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_263 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_264 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_265 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_266 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_267 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_268 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_269 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_270 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_271 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_272 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_273 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_274 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_275 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_276 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_277 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_278 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_279 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_280 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_281 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_282 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_283 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_284 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_285 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_286 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_287 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_288 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_289 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_290 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_291 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_292 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_293 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_294 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_295 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_296 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_297 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_298 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_299 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_300 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_301 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_302 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_303 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_304 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_305 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_306 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_307 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_308 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_309 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_310 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_311 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_312 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_313 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_314 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_315 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_316 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_317 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_318 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_319 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_320 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_321 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_322 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_323 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_324 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_325 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_326 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_327 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_328 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_329 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_330 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_331 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_332 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_333 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_334 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_335 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_336 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_337 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_338 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_339 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_340 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_341 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_342 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_343 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_344 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_345 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_346 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_347 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_348 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_349 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_350 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_351 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_352 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_353 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_354 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_355 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_356 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_357 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_358 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_359 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_360 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_361 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_362 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_363 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_364 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_365 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_366 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_367 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_368 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_369 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_370 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_371 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_372 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_373 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_374 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_375 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_376 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_377 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_378 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_379 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_380 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_381 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_382 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_383 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_384 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_385 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_386 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_387 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_388 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_389 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_390 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_391 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_392 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_393 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_394 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_395 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_396 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_397 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_398 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_399 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter IREG_PRE_A = "FALSE";
  parameter IREG_PRE_B = "FALSE";
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_EN_A_INVERTED = 1'b0;
  parameter [0:0] IS_EN_B_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_A_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_B_INVERTED = 1'b0;
  parameter [0:0] IS_RST_A_INVERTED = 1'b0;
  parameter [0:0] IS_RST_B_INVERTED = 1'b0;
  parameter OREG_A = "FALSE";
  parameter OREG_B = "FALSE";
  parameter OREG_ECC_A = "FALSE";
  parameter OREG_ECC_B = "FALSE";
  parameter integer READ_WIDTH_A = 72;
  parameter integer READ_WIDTH_B = 72;
  parameter RST_MODE_A = "SYNC";
  parameter RST_MODE_B = "SYNC";
  parameter USE_EXT_CE_A = "FALSE";
  parameter USE_EXT_CE_B = "FALSE";
  parameter integer WRITE_WIDTH_A = 72;
  parameter integer WRITE_WIDTH_B = 72;
   output DBITERR_A;
   output DBITERR_B;
   output SBITERR_A;
   output SBITERR_B;
   output [71:0] DOUT_A;
   output [71:0] DOUT_B;
   input CLK;
   input EN_A;
   input EN_B;
   input INJECT_DBITERR_A;
   input INJECT_DBITERR_B;
   input INJECT_SBITERR_A;
   input INJECT_SBITERR_B;
   input OREG_CE_A;
   input OREG_CE_B;
   input OREG_ECC_CE_A;
   input OREG_ECC_CE_B;
   input RDB_WR_A;
   input RDB_WR_B;
   input RST_A;
   input RST_B;
   input SLEEP;
   input [22:0] ADDR_A;
   input [22:0] ADDR_B;
   input [71:0] DIN_A;
   input [71:0] DIN_B;
   input [8:0] BWE_A;
   input [8:0] BWE_B;
endmodule

///// component URAM288_BASE ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module URAM288_BASE (
  DBITERR_A,
  DBITERR_B,
  DOUT_A,
  DOUT_B,
  SBITERR_A,
  SBITERR_B,
  ADDR_A,
  ADDR_B,
  BWE_A,
  BWE_B,
  CLK,
  DIN_A,
  DIN_B,
  EN_A,
  EN_B,
  INJECT_DBITERR_A,
  INJECT_DBITERR_B,
  INJECT_SBITERR_A,
  INJECT_SBITERR_B,
  OREG_CE_A,
  OREG_CE_B,
  OREG_ECC_CE_A,
  OREG_ECC_CE_B,
  RDB_WR_A,
  RDB_WR_B,
  RST_A,
  RST_B,
  SLEEP
);
  parameter integer AUTO_SLEEP_LATENCY = 8;
  parameter integer AVG_CONS_INACTIVE_CYCLES = 10;
  parameter BWE_MODE_A = "PARITY_INTERLEAVED";
  parameter BWE_MODE_B = "PARITY_INTERLEAVED";
  parameter EN_AUTO_SLEEP_MODE = "FALSE";
  parameter EN_ECC_RD_A = "FALSE";
  parameter EN_ECC_RD_B = "FALSE";
  parameter EN_ECC_WR_A = "FALSE";
  parameter EN_ECC_WR_B = "FALSE";
  parameter IREG_PRE_A = "FALSE";
  parameter IREG_PRE_B = "FALSE";
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_EN_A_INVERTED = 1'b0;
  parameter [0:0] IS_EN_B_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_A_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_B_INVERTED = 1'b0;
  parameter [0:0] IS_RST_A_INVERTED = 1'b0;
  parameter [0:0] IS_RST_B_INVERTED = 1'b0;
  parameter OREG_A = "FALSE";
  parameter OREG_B = "FALSE";
  parameter OREG_ECC_A = "FALSE";
  parameter OREG_ECC_B = "FALSE";
  parameter RST_MODE_A = "SYNC";
  parameter RST_MODE_B = "SYNC";
  parameter USE_EXT_CE_A = "FALSE";
  parameter USE_EXT_CE_B = "FALSE";
   output DBITERR_A;
   output DBITERR_B;
   output SBITERR_A;
   output SBITERR_B;
   output [71:0] DOUT_A;
   output [71:0] DOUT_B;
   input CLK;
   input EN_A;
   input EN_B;
   input INJECT_DBITERR_A;
   input INJECT_DBITERR_B;
   input INJECT_SBITERR_A;
   input INJECT_SBITERR_B;
   input OREG_CE_A;
   input OREG_CE_B;
   input OREG_ECC_CE_A;
   input OREG_ECC_CE_B;
   input RDB_WR_A;
   input RDB_WR_B;
   input RST_A;
   input RST_B;
   input SLEEP;
   input [22:0] ADDR_A;
   input [22:0] ADDR_B;
   input [71:0] DIN_A;
   input [71:0] DIN_B;
   input [8:0] BWE_A;
   input [8:0] BWE_B;
endmodule

///// component USR_ACCESSE2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module USR_ACCESSE2 (
  CFGCLK,
  DATA,
  DATAVALID
);
   output CFGCLK;
   output DATAVALID;
   output [31:0] DATA;
endmodule

///// component USR_ACCESS_VIRTEX4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module USR_ACCESS_VIRTEX4 (
  DATA,
  DATAVALID
);
   output DATAVALID;
   output [31:0] DATA;
endmodule

///// component USR_ACCESS_VIRTEX5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module USR_ACCESS_VIRTEX5 (
  CFGCLK,
  DATA,
  DATAVALID
);
   output CFGCLK;
   output DATAVALID;
   output [31:0] DATA;
endmodule

///// component USR_ACCESS_VIRTEX6 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module USR_ACCESS_VIRTEX6 (
  CFGCLK,
  DATA,
  DATAVALID
);
   output CFGCLK;
   output DATAVALID;
   output [31:0] DATA;
endmodule

///// component VCC ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module VCC (
  P
);
   output P;
endmodule

///// component VCU ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module VCU (
  VCUPLARREADYAXILITEAPB,
  VCUPLAWREADYAXILITEAPB,
  VCUPLBRESPAXILITEAPB,
  VCUPLBVALIDAXILITEAPB,
  VCUPLCORESTATUSCLKPLL,
  VCUPLDECARADDR0,
  VCUPLDECARADDR1,
  VCUPLDECARBURST0,
  VCUPLDECARBURST1,
  VCUPLDECARCACHE0,
  VCUPLDECARCACHE1,
  VCUPLDECARID0,
  VCUPLDECARID1,
  VCUPLDECARLEN0,
  VCUPLDECARLEN1,
  VCUPLDECARPROT0,
  VCUPLDECARPROT1,
  VCUPLDECARQOS0,
  VCUPLDECARQOS1,
  VCUPLDECARSIZE0,
  VCUPLDECARSIZE1,
  VCUPLDECARVALID0,
  VCUPLDECARVALID1,
  VCUPLDECAWADDR0,
  VCUPLDECAWADDR1,
  VCUPLDECAWBURST0,
  VCUPLDECAWBURST1,
  VCUPLDECAWCACHE0,
  VCUPLDECAWCACHE1,
  VCUPLDECAWID0,
  VCUPLDECAWID1,
  VCUPLDECAWLEN0,
  VCUPLDECAWLEN1,
  VCUPLDECAWPROT0,
  VCUPLDECAWPROT1,
  VCUPLDECAWQOS0,
  VCUPLDECAWQOS1,
  VCUPLDECAWSIZE0,
  VCUPLDECAWSIZE1,
  VCUPLDECAWVALID0,
  VCUPLDECAWVALID1,
  VCUPLDECBREADY0,
  VCUPLDECBREADY1,
  VCUPLDECRREADY0,
  VCUPLDECRREADY1,
  VCUPLDECWDATA0,
  VCUPLDECWDATA1,
  VCUPLDECWLAST0,
  VCUPLDECWLAST1,
  VCUPLDECWVALID0,
  VCUPLDECWVALID1,
  VCUPLENCALL2CADDR,
  VCUPLENCALL2CRVALID,
  VCUPLENCALL2CWDATA,
  VCUPLENCALL2CWVALID,
  VCUPLENCARADDR0,
  VCUPLENCARADDR1,
  VCUPLENCARBURST0,
  VCUPLENCARBURST1,
  VCUPLENCARCACHE0,
  VCUPLENCARCACHE1,
  VCUPLENCARID0,
  VCUPLENCARID1,
  VCUPLENCARLEN0,
  VCUPLENCARLEN1,
  VCUPLENCARPROT0,
  VCUPLENCARPROT1,
  VCUPLENCARQOS0,
  VCUPLENCARQOS1,
  VCUPLENCARSIZE0,
  VCUPLENCARSIZE1,
  VCUPLENCARVALID0,
  VCUPLENCARVALID1,
  VCUPLENCAWADDR0,
  VCUPLENCAWADDR1,
  VCUPLENCAWBURST0,
  VCUPLENCAWBURST1,
  VCUPLENCAWCACHE0,
  VCUPLENCAWCACHE1,
  VCUPLENCAWID0,
  VCUPLENCAWID1,
  VCUPLENCAWLEN0,
  VCUPLENCAWLEN1,
  VCUPLENCAWPROT0,
  VCUPLENCAWPROT1,
  VCUPLENCAWQOS0,
  VCUPLENCAWQOS1,
  VCUPLENCAWSIZE0,
  VCUPLENCAWSIZE1,
  VCUPLENCAWVALID0,
  VCUPLENCAWVALID1,
  VCUPLENCBREADY0,
  VCUPLENCBREADY1,
  VCUPLENCRREADY0,
  VCUPLENCRREADY1,
  VCUPLENCWDATA0,
  VCUPLENCWDATA1,
  VCUPLENCWLAST0,
  VCUPLENCWLAST1,
  VCUPLENCWVALID0,
  VCUPLENCWVALID1,
  VCUPLMCUMAXIICDCARADDR,
  VCUPLMCUMAXIICDCARBURST,
  VCUPLMCUMAXIICDCARCACHE,
  VCUPLMCUMAXIICDCARID,
  VCUPLMCUMAXIICDCARLEN,
  VCUPLMCUMAXIICDCARLOCK,
  VCUPLMCUMAXIICDCARPROT,
  VCUPLMCUMAXIICDCARQOS,
  VCUPLMCUMAXIICDCARSIZE,
  VCUPLMCUMAXIICDCARVALID,
  VCUPLMCUMAXIICDCAWADDR,
  VCUPLMCUMAXIICDCAWBURST,
  VCUPLMCUMAXIICDCAWCACHE,
  VCUPLMCUMAXIICDCAWID,
  VCUPLMCUMAXIICDCAWLEN,
  VCUPLMCUMAXIICDCAWLOCK,
  VCUPLMCUMAXIICDCAWPROT,
  VCUPLMCUMAXIICDCAWQOS,
  VCUPLMCUMAXIICDCAWSIZE,
  VCUPLMCUMAXIICDCAWVALID,
  VCUPLMCUMAXIICDCBREADY,
  VCUPLMCUMAXIICDCRREADY,
  VCUPLMCUMAXIICDCWDATA,
  VCUPLMCUMAXIICDCWLAST,
  VCUPLMCUMAXIICDCWSTRB,
  VCUPLMCUMAXIICDCWVALID,
  VCUPLMCUSTATUSCLKPLL,
  VCUPLPINTREQ,
  VCUPLPLLSTATUSPLLLOCK,
  VCUPLPWRSUPPLYSTATUSVCCAUX,
  VCUPLPWRSUPPLYSTATUSVCUINT,
  VCUPLRDATAAXILITEAPB,
  VCUPLRRESPAXILITEAPB,
  VCUPLRVALIDAXILITEAPB,
  VCUPLWREADYAXILITEAPB,
  INITPLVCUGASKETCLAMPCONTROLLVLSHVCCINTD,
  PLVCUARADDRAXILITEAPB,
  PLVCUARPROTAXILITEAPB,
  PLVCUARVALIDAXILITEAPB,
  PLVCUAWADDRAXILITEAPB,
  PLVCUAWPROTAXILITEAPB,
  PLVCUAWVALIDAXILITEAPB,
  PLVCUAXIDECCLK,
  PLVCUAXIENCCLK,
  PLVCUAXILITECLK,
  PLVCUAXIMCUCLK,
  PLVCUBREADYAXILITEAPB,
  PLVCUCORECLK,
  PLVCUDECARREADY0,
  PLVCUDECARREADY1,
  PLVCUDECAWREADY0,
  PLVCUDECAWREADY1,
  PLVCUDECBID0,
  PLVCUDECBID1,
  PLVCUDECBRESP0,
  PLVCUDECBRESP1,
  PLVCUDECBVALID0,
  PLVCUDECBVALID1,
  PLVCUDECRDATA0,
  PLVCUDECRDATA1,
  PLVCUDECRID0,
  PLVCUDECRID1,
  PLVCUDECRLAST0,
  PLVCUDECRLAST1,
  PLVCUDECRRESP0,
  PLVCUDECRRESP1,
  PLVCUDECRVALID0,
  PLVCUDECRVALID1,
  PLVCUDECWREADY0,
  PLVCUDECWREADY1,
  PLVCUENCALL2CRDATA,
  PLVCUENCALL2CRREADY,
  PLVCUENCARREADY0,
  PLVCUENCARREADY1,
  PLVCUENCAWREADY0,
  PLVCUENCAWREADY1,
  PLVCUENCBID0,
  PLVCUENCBID1,
  PLVCUENCBRESP0,
  PLVCUENCBRESP1,
  PLVCUENCBVALID0,
  PLVCUENCBVALID1,
  PLVCUENCL2CCLK,
  PLVCUENCRDATA0,
  PLVCUENCRDATA1,
  PLVCUENCRID0,
  PLVCUENCRID1,
  PLVCUENCRLAST0,
  PLVCUENCRLAST1,
  PLVCUENCRRESP0,
  PLVCUENCRRESP1,
  PLVCUENCRVALID0,
  PLVCUENCRVALID1,
  PLVCUENCWREADY0,
  PLVCUENCWREADY1,
  PLVCUMCUCLK,
  PLVCUMCUMAXIICDCARREADY,
  PLVCUMCUMAXIICDCAWREADY,
  PLVCUMCUMAXIICDCBID,
  PLVCUMCUMAXIICDCBRESP,
  PLVCUMCUMAXIICDCBVALID,
  PLVCUMCUMAXIICDCRDATA,
  PLVCUMCUMAXIICDCRID,
  PLVCUMCUMAXIICDCRLAST,
  PLVCUMCUMAXIICDCRRESP,
  PLVCUMCUMAXIICDCRVALID,
  PLVCUMCUMAXIICDCWREADY,
  PLVCUPLLREFCLKPL,
  PLVCURAWRSTN,
  PLVCURREADYAXILITEAPB,
  PLVCUWDATAAXILITEAPB,
  PLVCUWSTRBAXILITEAPB,
  PLVCUWVALIDAXILITEAPB
);
   output VCUPLARREADYAXILITEAPB;
   output VCUPLAWREADYAXILITEAPB;
   output VCUPLBVALIDAXILITEAPB;
   output VCUPLCORESTATUSCLKPLL;
   output VCUPLDECARPROT0;
   output VCUPLDECARPROT1;
   output VCUPLDECARVALID0;
   output VCUPLDECARVALID1;
   output VCUPLDECAWPROT0;
   output VCUPLDECAWPROT1;
   output VCUPLDECAWVALID0;
   output VCUPLDECAWVALID1;
   output VCUPLDECBREADY0;
   output VCUPLDECBREADY1;
   output VCUPLDECRREADY0;
   output VCUPLDECRREADY1;
   output VCUPLDECWLAST0;
   output VCUPLDECWLAST1;
   output VCUPLDECWVALID0;
   output VCUPLDECWVALID1;
   output VCUPLENCALL2CRVALID;
   output VCUPLENCALL2CWVALID;
   output VCUPLENCARPROT0;
   output VCUPLENCARPROT1;
   output VCUPLENCARVALID0;
   output VCUPLENCARVALID1;
   output VCUPLENCAWPROT0;
   output VCUPLENCAWPROT1;
   output VCUPLENCAWVALID0;
   output VCUPLENCAWVALID1;
   output VCUPLENCBREADY0;
   output VCUPLENCBREADY1;
   output VCUPLENCRREADY0;
   output VCUPLENCRREADY1;
   output VCUPLENCWLAST0;
   output VCUPLENCWLAST1;
   output VCUPLENCWVALID0;
   output VCUPLENCWVALID1;
   output VCUPLMCUMAXIICDCARLOCK;
   output VCUPLMCUMAXIICDCARVALID;
   output VCUPLMCUMAXIICDCAWLOCK;
   output VCUPLMCUMAXIICDCAWVALID;
   output VCUPLMCUMAXIICDCBREADY;
   output VCUPLMCUMAXIICDCRREADY;
   output VCUPLMCUMAXIICDCWLAST;
   output VCUPLMCUMAXIICDCWVALID;
   output VCUPLMCUSTATUSCLKPLL;
   output VCUPLPINTREQ;
   output VCUPLPLLSTATUSPLLLOCK;
   output VCUPLPWRSUPPLYSTATUSVCCAUX;
   output VCUPLPWRSUPPLYSTATUSVCUINT;
   output VCUPLRVALIDAXILITEAPB;
   output VCUPLWREADYAXILITEAPB;
   output [127:0] VCUPLDECWDATA0;
   output [127:0] VCUPLDECWDATA1;
   output [127:0] VCUPLENCWDATA0;
   output [127:0] VCUPLENCWDATA1;
   output [16:0] VCUPLENCALL2CADDR;
   output [1:0] VCUPLBRESPAXILITEAPB;
   output [1:0] VCUPLDECARBURST0;
   output [1:0] VCUPLDECARBURST1;
   output [1:0] VCUPLDECAWBURST0;
   output [1:0] VCUPLDECAWBURST1;
   output [1:0] VCUPLENCARBURST0;
   output [1:0] VCUPLENCARBURST1;
   output [1:0] VCUPLENCAWBURST0;
   output [1:0] VCUPLENCAWBURST1;
   output [1:0] VCUPLMCUMAXIICDCARBURST;
   output [1:0] VCUPLMCUMAXIICDCAWBURST;
   output [1:0] VCUPLRRESPAXILITEAPB;
   output [2:0] VCUPLDECARSIZE0;
   output [2:0] VCUPLDECARSIZE1;
   output [2:0] VCUPLDECAWSIZE0;
   output [2:0] VCUPLDECAWSIZE1;
   output [2:0] VCUPLENCARSIZE0;
   output [2:0] VCUPLENCARSIZE1;
   output [2:0] VCUPLENCAWSIZE0;
   output [2:0] VCUPLENCAWSIZE1;
   output [2:0] VCUPLMCUMAXIICDCARID;
   output [2:0] VCUPLMCUMAXIICDCARPROT;
   output [2:0] VCUPLMCUMAXIICDCARSIZE;
   output [2:0] VCUPLMCUMAXIICDCAWID;
   output [2:0] VCUPLMCUMAXIICDCAWPROT;
   output [2:0] VCUPLMCUMAXIICDCAWSIZE;
   output [319:0] VCUPLENCALL2CWDATA;
   output [31:0] VCUPLMCUMAXIICDCWDATA;
   output [31:0] VCUPLRDATAAXILITEAPB;
   output [3:0] VCUPLDECARCACHE0;
   output [3:0] VCUPLDECARCACHE1;
   output [3:0] VCUPLDECARID0;
   output [3:0] VCUPLDECARID1;
   output [3:0] VCUPLDECARQOS0;
   output [3:0] VCUPLDECARQOS1;
   output [3:0] VCUPLDECAWCACHE0;
   output [3:0] VCUPLDECAWCACHE1;
   output [3:0] VCUPLDECAWID0;
   output [3:0] VCUPLDECAWID1;
   output [3:0] VCUPLDECAWQOS0;
   output [3:0] VCUPLDECAWQOS1;
   output [3:0] VCUPLENCARCACHE0;
   output [3:0] VCUPLENCARCACHE1;
   output [3:0] VCUPLENCARID0;
   output [3:0] VCUPLENCARID1;
   output [3:0] VCUPLENCARQOS0;
   output [3:0] VCUPLENCARQOS1;
   output [3:0] VCUPLENCAWCACHE0;
   output [3:0] VCUPLENCAWCACHE1;
   output [3:0] VCUPLENCAWID0;
   output [3:0] VCUPLENCAWID1;
   output [3:0] VCUPLENCAWQOS0;
   output [3:0] VCUPLENCAWQOS1;
   output [3:0] VCUPLMCUMAXIICDCARCACHE;
   output [3:0] VCUPLMCUMAXIICDCARQOS;
   output [3:0] VCUPLMCUMAXIICDCAWCACHE;
   output [3:0] VCUPLMCUMAXIICDCAWQOS;
   output [3:0] VCUPLMCUMAXIICDCWSTRB;
   output [43:0] VCUPLDECARADDR0;
   output [43:0] VCUPLDECARADDR1;
   output [43:0] VCUPLDECAWADDR0;
   output [43:0] VCUPLDECAWADDR1;
   output [43:0] VCUPLENCARADDR0;
   output [43:0] VCUPLENCARADDR1;
   output [43:0] VCUPLENCAWADDR0;
   output [43:0] VCUPLENCAWADDR1;
   output [43:0] VCUPLMCUMAXIICDCARADDR;
   output [43:0] VCUPLMCUMAXIICDCAWADDR;
   output [7:0] VCUPLDECARLEN0;
   output [7:0] VCUPLDECARLEN1;
   output [7:0] VCUPLDECAWLEN0;
   output [7:0] VCUPLDECAWLEN1;
   output [7:0] VCUPLENCARLEN0;
   output [7:0] VCUPLENCARLEN1;
   output [7:0] VCUPLENCAWLEN0;
   output [7:0] VCUPLENCAWLEN1;
   output [7:0] VCUPLMCUMAXIICDCARLEN;
   output [7:0] VCUPLMCUMAXIICDCAWLEN;
   input INITPLVCUGASKETCLAMPCONTROLLVLSHVCCINTD;
   input PLVCUARVALIDAXILITEAPB;
   input PLVCUAWVALIDAXILITEAPB;
   input PLVCUAXIDECCLK;
   input PLVCUAXIENCCLK;
   input PLVCUAXILITECLK;
   input PLVCUAXIMCUCLK;
   input PLVCUBREADYAXILITEAPB;
   input PLVCUCORECLK;
   input PLVCUDECARREADY0;
   input PLVCUDECARREADY1;
   input PLVCUDECAWREADY0;
   input PLVCUDECAWREADY1;
   input PLVCUDECBVALID0;
   input PLVCUDECBVALID1;
   input PLVCUDECRLAST0;
   input PLVCUDECRLAST1;
   input PLVCUDECRVALID0;
   input PLVCUDECRVALID1;
   input PLVCUDECWREADY0;
   input PLVCUDECWREADY1;
   input PLVCUENCALL2CRREADY;
   input PLVCUENCARREADY0;
   input PLVCUENCARREADY1;
   input PLVCUENCAWREADY0;
   input PLVCUENCAWREADY1;
   input PLVCUENCBVALID0;
   input PLVCUENCBVALID1;
   input PLVCUENCL2CCLK;
   input PLVCUENCRLAST0;
   input PLVCUENCRLAST1;
   input PLVCUENCRVALID0;
   input PLVCUENCRVALID1;
   input PLVCUENCWREADY0;
   input PLVCUENCWREADY1;
   input PLVCUMCUCLK;
   input PLVCUMCUMAXIICDCARREADY;
   input PLVCUMCUMAXIICDCAWREADY;
   input PLVCUMCUMAXIICDCBVALID;
   input PLVCUMCUMAXIICDCRLAST;
   input PLVCUMCUMAXIICDCRVALID;
   input PLVCUMCUMAXIICDCWREADY;
   input PLVCUPLLREFCLKPL;
   input PLVCURAWRSTN;
   input PLVCURREADYAXILITEAPB;
   input PLVCUWVALIDAXILITEAPB;
   input [127:0] PLVCUDECRDATA0;
   input [127:0] PLVCUDECRDATA1;
   input [127:0] PLVCUENCRDATA0;
   input [127:0] PLVCUENCRDATA1;
   input [19:0] PLVCUARADDRAXILITEAPB;
   input [19:0] PLVCUAWADDRAXILITEAPB;
   input [1:0] PLVCUDECBRESP0;
   input [1:0] PLVCUDECBRESP1;
   input [1:0] PLVCUDECRRESP0;
   input [1:0] PLVCUDECRRESP1;
   input [1:0] PLVCUENCBRESP0;
   input [1:0] PLVCUENCBRESP1;
   input [1:0] PLVCUENCRRESP0;
   input [1:0] PLVCUENCRRESP1;
   input [1:0] PLVCUMCUMAXIICDCBRESP;
   input [1:0] PLVCUMCUMAXIICDCRRESP;
   input [2:0] PLVCUARPROTAXILITEAPB;
   input [2:0] PLVCUAWPROTAXILITEAPB;
   input [2:0] PLVCUMCUMAXIICDCBID;
   input [2:0] PLVCUMCUMAXIICDCRID;
   input [319:0] PLVCUENCALL2CRDATA;
   input [31:0] PLVCUMCUMAXIICDCRDATA;
   input [31:0] PLVCUWDATAAXILITEAPB;
   input [3:0] PLVCUDECBID0;
   input [3:0] PLVCUDECBID1;
   input [3:0] PLVCUDECRID0;
   input [3:0] PLVCUDECRID1;
   input [3:0] PLVCUENCBID0;
   input [3:0] PLVCUENCBID1;
   input [3:0] PLVCUENCRID0;
   input [3:0] PLVCUENCRID1;
   input [3:0] PLVCUWSTRBAXILITEAPB;
endmodule

///// component XADC ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XADC (
  ALM,
  BUSY,
  CHANNEL,
  DO,
  DRDY,
  EOC,
  EOS,
  JTAGBUSY,
  JTAGLOCKED,
  JTAGMODIFIED,
  MUXADDR,
  OT,
  CONVST,
  CONVSTCLK,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  RESET,
  VAUXN,
  VAUXP,
  VN,
  VP
);
  parameter [15:0] INIT_40 = 16'h0;
  parameter [15:0] INIT_41 = 16'h0;
  parameter [15:0] INIT_42 = 16'h0800;
  parameter [15:0] INIT_43 = 16'h0;
  parameter [15:0] INIT_44 = 16'h0;
  parameter [15:0] INIT_45 = 16'h0;
  parameter [15:0] INIT_46 = 16'h0;
  parameter [15:0] INIT_47 = 16'h0;
  parameter [15:0] INIT_48 = 16'h0;
  parameter [15:0] INIT_49 = 16'h0;
  parameter [15:0] INIT_4A = 16'h0;
  parameter [15:0] INIT_4B = 16'h0;
  parameter [15:0] INIT_4C = 16'h0;
  parameter [15:0] INIT_4D = 16'h0;
  parameter [15:0] INIT_4E = 16'h0;
  parameter [15:0] INIT_4F = 16'h0;
  parameter [15:0] INIT_50 = 16'h0;
  parameter [15:0] INIT_51 = 16'h0;
  parameter [15:0] INIT_52 = 16'h0;
  parameter [15:0] INIT_53 = 16'h0;
  parameter [15:0] INIT_54 = 16'h0;
  parameter [15:0] INIT_55 = 16'h0;
  parameter [15:0] INIT_56 = 16'h0;
  parameter [15:0] INIT_57 = 16'h0;
  parameter [15:0] INIT_58 = 16'h0;
  parameter [15:0] INIT_59 = 16'h0;
  parameter [15:0] INIT_5A = 16'h0;
  parameter [15:0] INIT_5B = 16'h0;
  parameter [15:0] INIT_5C = 16'h0;
  parameter [15:0] INIT_5D = 16'h0;
  parameter [15:0] INIT_5E = 16'h0;
  parameter [15:0] INIT_5F = 16'h0;
  parameter IS_CONVSTCLK_INVERTED = 1'b0;
  parameter IS_DCLK_INVERTED = 1'b0;
  parameter SIM_DEVICE = "7SERIES";
  parameter SIM_MONITOR_FILE = "design.txt";
   output BUSY;
   output DRDY;
   output EOC;
   output EOS;
   output JTAGBUSY;
   output JTAGLOCKED;
   output JTAGMODIFIED;
   output OT;
   output [15:0] DO;
   output [4:0] CHANNEL;
   output [4:0] MUXADDR;
   output [7:0] ALM;
   input CONVST;
   input CONVSTCLK;
   input DCLK;
   input DEN;
   input DWE;
   input RESET;
   input VN;
   input VP;
   input [15:0] DI;
   input [15:0] VAUXN;
   input [15:0] VAUXP;
   input [6:0] DADDR;
endmodule

///// component XNOR2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XNOR2 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component XNOR3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XNOR3 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component XNOR4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XNOR4 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component XNOR5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XNOR5 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component XOR2 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XOR2 (
  O,
  I0,
  I1
);
   output O;
   input I0, I1;
endmodule

///// component XOR3 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XOR3 (
  O,
  I0,
  I1,
  I2
);
   output O;
   input I0, I1, I2;
endmodule

///// component XOR4 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XOR4 (
  O,
  I0,
  I1,
  I2,
  I3
);
   output O;
   input I0, I1, I2, I3;
endmodule

///// component XOR5 ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XOR5 (
  O,
  I0,
  I1,
  I2,
  I3,
  I4
);
   output O;
   input I0, I1, I2, I3, I4;
endmodule

///// component XORCY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XORCY (
  O,
  CI,
  LI
);
   output O;
   input CI, LI;
endmodule

///// component XORCY_D ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XORCY_D (
  LO,
  O,
  CI,
  LI
);
   output LO, O;
   input CI, LI;
endmodule

///// component XORCY_L ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XORCY_L (
  LO,
  CI,
  LI
);
   output LO;
   input CI, LI;
endmodule

///// component ZHOLD_DELAY ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ZHOLD_DELAY (
  DLYFABRIC,
  DLYIFF,
  DLYIN
);
  parameter [0:0] IS_DLYIN_INVERTED = 1'b0;
  parameter ZHOLD_FABRIC = "DEFAULT";
  parameter ZHOLD_IFF = "DEFAULT";
   output DLYFABRIC;
   output DLYIFF;
   input DLYIN;
endmodule

///// component lut1_table_wrap ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module lut1_table_wrap (
  o,
  d,
  s
);
   output o;
   input [1:0] d;
   input s;
endmodule

///// component lut2_table_wrap ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module lut2_table_wrap (
  o,
  d,
  s
);
   output o;
   input [1:0] s;
   input [3:0] d;
endmodule

///// component lut3_table_wrap ////
(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module lut3_table_wrap (
  o,
  d,
  s
);
   output o;
   input [2:0] s;
   input [7:0] d;
endmodule


(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFG_LB (
  CLKOUT,
  CLKIN
);
   output CLKOUT;
   input CLKIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFIO2FB (
  O,
  I
);
   parameter DIVIDE_BYPASS = "TRUE";
   output O;
   input I;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFIO2_2CLK (
  DIVCLK,
  IOCLK,
  SERDESSTROBE,
  I,
  IB
);
   parameter integer DIVIDE = 3;
   output DIVCLK;
   output IOCLK;
   output SERDESSTROBE;
   input I;
   input IB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFIODQS (
  O,
  DQSMASK,
  I
);
   parameter DQSMASK_ENABLE = "FALSE";
   output O;
   input DQSMASK;
   input I;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFPLL (
  IOCLK,
  LOCK,
  SERDESSTROBE,
  GCLK,
  LOCKED,
  PLLIN
);
   parameter ENABLE_SYNC = "TRUE";
   parameter integer DIVIDE = 1;
   output IOCLK;
   output LOCK;
   output SERDESSTROBE;
   input GCLK;
   input LOCKED;
   input PLLIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFPLL_MCB (
  IOCLK0,
  IOCLK1,
  LOCK,
  SERDESSTROBE0,
  SERDESSTROBE1,
  GCLK,
  LOCKED,
  PLLIN0,
  PLLIN1
);
   parameter LOCK_SRC = "LOCK_TO_0";
   parameter integer DIVIDE = 2;
   output IOCLK0;
   output IOCLK1;
   output LOCK;
   output SERDESSTROBE0;
   output SERDESSTROBE1;
   input GCLK;
   input LOCKED;
   input PLLIN0;
   input PLLIN1;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFT (
  O,
  I,
  T
);
   output O;
   input I, T;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CLKDLL (
  CLK0,
  CLK180,
  CLK270,
  CLK2X,
  CLK90,
  CLKDV,
  LOCKED,
  CLKFB,
  CLKIN,
  RST
);
  parameter DUTY_CYCLE_CORRECTION = "TRUE";
  parameter FACTORY_JF = 16'hC080;
  parameter STARTUP_WAIT = "FALSE";
  parameter real CLKDV_DIVIDE = 2.0;
  output CLK0, CLK180, CLK270, CLK2X, CLK90, CLKDV, LOCKED;
  input CLKFB, CLKIN, RST;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CLKDLLE (
  CLK0,
  CLK180,
  CLK270,
  CLK2X,
  CLK2X180,
  CLK90,
  CLKDV,
  LOCKED,
  CLKFB,
  CLKIN,
  RST
);
  parameter DUTY_CYCLE_CORRECTION = "TRUE";
  parameter FACTORY_JF = 16'hC080;
  parameter STARTUP_WAIT = "FALSE";
  parameter real CLKDV_DIVIDE = 2.0;
  output CLK0, CLK180, CLK270, CLK2X, CLK2X180, CLK90, CLKDV, LOCKED;
  input CLKFB, CLKIN, RST;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CLKDLLHF (
  CLK0,
  CLK180,
  CLKDV,
  LOCKED,
  CLKFB,
  CLKIN,
  RST
);
  parameter DUTY_CYCLE_CORRECTION = "TRUE";
  parameter FACTORY_JF = 16'hFFF0;
  parameter STARTUP_WAIT = "FALSE";
  parameter real CLKDV_DIVIDE = 2.0;
  output CLK0, CLK180, CLKDV, LOCKED;
  input CLKFB, CLKIN, RST;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CRC32 (
  CRCOUT,
  CRCCLK,
  CRCDATAVALID,
  CRCDATAWIDTH,
  CRCIN,
  CRCRESET
);
   parameter CRC_INIT = 32'hFFFFFFFF;
   output [31:0] CRCOUT;
   input CRCCLK;
   input CRCDATAVALID;
   input CRCRESET;
   input [2:0] CRCDATAWIDTH;
   input [31:0] CRCIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CRC64 (
  CRCOUT,
  CRCCLK,
  CRCDATAVALID,
  CRCDATAWIDTH,
  CRCIN,
  CRCRESET
);
   parameter CRC_INIT = 32'hFFFFFFFF;
   output [31:0] CRCOUT;
   input CRCCLK;
   input CRCDATAVALID;
   input CRCRESET;
   input [2:0] CRCDATAWIDTH;
   input [63:0] CRCIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DCM_CLKGEN (
  CLKFX,
  CLKFX180,
  CLKFXDV,
  LOCKED,
  PROGDONE,
  STATUS,
  CLKIN,
  FREEZEDCM,
  PROGCLK,
  PROGDATA,
  PROGEN,
  RST
);
   parameter SPREAD_SPECTRUM = "NONE";
   parameter STARTUP_WAIT = "FALSE";
   parameter integer CLKFXDV_DIVIDE = 2;
   parameter integer CLKFX_DIVIDE = 1;
   parameter integer CLKFX_MULTIPLY = 4;
   parameter real CLKFX_MD_MAX = 0.0;
   parameter real CLKIN_PERIOD = 0.0;
   output CLKFX;
   output CLKFX180;
   output CLKFXDV;
   output LOCKED;
   output PROGDONE;
   output [2:1] STATUS;
   input CLKIN;
   input FREEZEDCM;
   input PROGCLK;
   input PROGDATA;
   input PROGEN;
   input RST;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module EMAC (
  DCRHOSTDONEIR,
  EMAC0CLIENTANINTERRUPT,
  EMAC0CLIENTRXBADFRAME,
  EMAC0CLIENTRXCLIENTCLKOUT,
  EMAC0CLIENTRXD,
  EMAC0CLIENTRXDVLD,
  EMAC0CLIENTRXDVLDMSW,
  EMAC0CLIENTRXDVREG6,
  EMAC0CLIENTRXFRAMEDROP,
  EMAC0CLIENTRXGOODFRAME,
  EMAC0CLIENTRXSTATS,
  EMAC0CLIENTRXSTATSBYTEVLD,
  EMAC0CLIENTRXSTATSVLD,
  EMAC0CLIENTTXACK,
  EMAC0CLIENTTXCLIENTCLKOUT,
  EMAC0CLIENTTXCOLLISION,
  EMAC0CLIENTTXGMIIMIICLKOUT,
  EMAC0CLIENTTXRETRANSMIT,
  EMAC0CLIENTTXSTATS,
  EMAC0CLIENTTXSTATSBYTEVLD,
  EMAC0CLIENTTXSTATSVLD,
  EMAC0PHYENCOMMAALIGN,
  EMAC0PHYLOOPBACKMSB,
  EMAC0PHYMCLKOUT,
  EMAC0PHYMDOUT,
  EMAC0PHYMDTRI,
  EMAC0PHYMGTRXRESET,
  EMAC0PHYMGTTXRESET,
  EMAC0PHYPOWERDOWN,
  EMAC0PHYSYNCACQSTATUS,
  EMAC0PHYTXCHARDISPMODE,
  EMAC0PHYTXCHARDISPVAL,
  EMAC0PHYTXCHARISK,
  EMAC0PHYTXCLK,
  EMAC0PHYTXD,
  EMAC0PHYTXEN,
  EMAC0PHYTXER,
  EMAC1CLIENTANINTERRUPT,
  EMAC1CLIENTRXBADFRAME,
  EMAC1CLIENTRXCLIENTCLKOUT,
  EMAC1CLIENTRXD,
  EMAC1CLIENTRXDVLD,
  EMAC1CLIENTRXDVLDMSW,
  EMAC1CLIENTRXDVREG6,
  EMAC1CLIENTRXFRAMEDROP,
  EMAC1CLIENTRXGOODFRAME,
  EMAC1CLIENTRXSTATS,
  EMAC1CLIENTRXSTATSBYTEVLD,
  EMAC1CLIENTRXSTATSVLD,
  EMAC1CLIENTTXACK,
  EMAC1CLIENTTXCLIENTCLKOUT,
  EMAC1CLIENTTXCOLLISION,
  EMAC1CLIENTTXGMIIMIICLKOUT,
  EMAC1CLIENTTXRETRANSMIT,
  EMAC1CLIENTTXSTATS,
  EMAC1CLIENTTXSTATSBYTEVLD,
  EMAC1CLIENTTXSTATSVLD,
  EMAC1PHYENCOMMAALIGN,
  EMAC1PHYLOOPBACKMSB,
  EMAC1PHYMCLKOUT,
  EMAC1PHYMDOUT,
  EMAC1PHYMDTRI,
  EMAC1PHYMGTRXRESET,
  EMAC1PHYMGTTXRESET,
  EMAC1PHYPOWERDOWN,
  EMAC1PHYSYNCACQSTATUS,
  EMAC1PHYTXCHARDISPMODE,
  EMAC1PHYTXCHARDISPVAL,
  EMAC1PHYTXCHARISK,
  EMAC1PHYTXCLK,
  EMAC1PHYTXD,
  EMAC1PHYTXEN,
  EMAC1PHYTXER,
  EMACDCRACK,
  EMACDCRDBUS,
  HOSTMIIMRDY,
  HOSTRDDATA,
  CLIENTEMAC0DCMLOCKED,
  CLIENTEMAC0PAUSEREQ,
  CLIENTEMAC0PAUSEVAL,
  CLIENTEMAC0RXCLIENTCLKIN,
  CLIENTEMAC0TXCLIENTCLKIN,
  CLIENTEMAC0TXD,
  CLIENTEMAC0TXDVLD,
  CLIENTEMAC0TXDVLDMSW,
  CLIENTEMAC0TXFIRSTBYTE,
  CLIENTEMAC0TXGMIIMIICLKIN,
  CLIENTEMAC0TXIFGDELAY,
  CLIENTEMAC0TXUNDERRUN,
  CLIENTEMAC1DCMLOCKED,
  CLIENTEMAC1PAUSEREQ,
  CLIENTEMAC1PAUSEVAL,
  CLIENTEMAC1RXCLIENTCLKIN,
  CLIENTEMAC1TXCLIENTCLKIN,
  CLIENTEMAC1TXD,
  CLIENTEMAC1TXDVLD,
  CLIENTEMAC1TXDVLDMSW,
  CLIENTEMAC1TXFIRSTBYTE,
  CLIENTEMAC1TXGMIIMIICLKIN,
  CLIENTEMAC1TXIFGDELAY,
  CLIENTEMAC1TXUNDERRUN,
  DCREMACABUS,
  DCREMACCLK,
  DCREMACDBUS,
  DCREMACENABLE,
  DCREMACREAD,
  DCREMACWRITE,
  HOSTADDR,
  HOSTCLK,
  HOSTEMAC1SEL,
  HOSTMIIMSEL,
  HOSTOPCODE,
  HOSTREQ,
  HOSTWRDATA,
  PHYEMAC0COL,
  PHYEMAC0CRS,
  PHYEMAC0GTXCLK,
  PHYEMAC0MCLKIN,
  PHYEMAC0MDIN,
  PHYEMAC0MIITXCLK,
  PHYEMAC0PHYAD,
  PHYEMAC0RXBUFERR,
  PHYEMAC0RXBUFSTATUS,
  PHYEMAC0RXCHARISCOMMA,
  PHYEMAC0RXCHARISK,
  PHYEMAC0RXCHECKINGCRC,
  PHYEMAC0RXCLK,
  PHYEMAC0RXCLKCORCNT,
  PHYEMAC0RXCOMMADET,
  PHYEMAC0RXD,
  PHYEMAC0RXDISPERR,
  PHYEMAC0RXDV,
  PHYEMAC0RXER,
  PHYEMAC0RXLOSSOFSYNC,
  PHYEMAC0RXNOTINTABLE,
  PHYEMAC0RXRUNDISP,
  PHYEMAC0SIGNALDET,
  PHYEMAC0TXBUFERR,
  PHYEMAC1COL,
  PHYEMAC1CRS,
  PHYEMAC1GTXCLK,
  PHYEMAC1MCLKIN,
  PHYEMAC1MDIN,
  PHYEMAC1MIITXCLK,
  PHYEMAC1PHYAD,
  PHYEMAC1RXBUFERR,
  PHYEMAC1RXBUFSTATUS,
  PHYEMAC1RXCHARISCOMMA,
  PHYEMAC1RXCHARISK,
  PHYEMAC1RXCHECKINGCRC,
  PHYEMAC1RXCLK,
  PHYEMAC1RXCLKCORCNT,
  PHYEMAC1RXCOMMADET,
  PHYEMAC1RXD,
  PHYEMAC1RXDISPERR,
  PHYEMAC1RXDV,
  PHYEMAC1RXER,
  PHYEMAC1RXLOSSOFSYNC,
  PHYEMAC1RXNOTINTABLE,
  PHYEMAC1RXRUNDISP,
  PHYEMAC1SIGNALDET,
  PHYEMAC1TXBUFERR,
  RESET,
  TIEEMAC0CONFIGVEC,
  TIEEMAC0UNICASTADDR,
  TIEEMAC1CONFIGVEC,
  TIEEMAC1UNICASTADDR
);
  output DCRHOSTDONEIR;
  output EMAC0CLIENTANINTERRUPT;
  output EMAC0CLIENTRXBADFRAME;
  output EMAC0CLIENTRXCLIENTCLKOUT;
  output EMAC0CLIENTRXDVLD;
  output EMAC0CLIENTRXDVLDMSW;
  output EMAC0CLIENTRXDVREG6;
  output EMAC0CLIENTRXFRAMEDROP;
  output EMAC0CLIENTRXGOODFRAME;
  output EMAC0CLIENTRXSTATSBYTEVLD;
  output EMAC0CLIENTRXSTATSVLD;
  output EMAC0CLIENTTXACK;
  output EMAC0CLIENTTXCLIENTCLKOUT;
  output EMAC0CLIENTTXCOLLISION;
  output EMAC0CLIENTTXGMIIMIICLKOUT;
  output EMAC0CLIENTTXRETRANSMIT;
  output EMAC0CLIENTTXSTATS;
  output EMAC0CLIENTTXSTATSBYTEVLD;
  output EMAC0CLIENTTXSTATSVLD;
  output EMAC0PHYENCOMMAALIGN;
  output EMAC0PHYLOOPBACKMSB;
  output EMAC0PHYMCLKOUT;
  output EMAC0PHYMDOUT;
  output EMAC0PHYMDTRI;
  output EMAC0PHYMGTRXRESET;
  output EMAC0PHYMGTTXRESET;
  output EMAC0PHYPOWERDOWN;
  output EMAC0PHYSYNCACQSTATUS;
  output EMAC0PHYTXCHARDISPMODE;
  output EMAC0PHYTXCHARDISPVAL;
  output EMAC0PHYTXCHARISK;
  output EMAC0PHYTXCLK;
  output EMAC0PHYTXEN;
  output EMAC0PHYTXER;
  output EMAC1CLIENTANINTERRUPT;
  output EMAC1CLIENTRXBADFRAME;
  output EMAC1CLIENTRXCLIENTCLKOUT;
  output EMAC1CLIENTRXDVLD;
  output EMAC1CLIENTRXDVLDMSW;
  output EMAC1CLIENTRXDVREG6;
  output EMAC1CLIENTRXFRAMEDROP;
  output EMAC1CLIENTRXGOODFRAME;
  output EMAC1CLIENTRXSTATSBYTEVLD;
  output EMAC1CLIENTRXSTATSVLD;
  output EMAC1CLIENTTXACK;
  output EMAC1CLIENTTXCLIENTCLKOUT;
  output EMAC1CLIENTTXCOLLISION;
  output EMAC1CLIENTTXGMIIMIICLKOUT;
  output EMAC1CLIENTTXRETRANSMIT;
  output EMAC1CLIENTTXSTATS;
  output EMAC1CLIENTTXSTATSBYTEVLD;
  output EMAC1CLIENTTXSTATSVLD;
  output EMAC1PHYENCOMMAALIGN;
  output EMAC1PHYLOOPBACKMSB;
  output EMAC1PHYMCLKOUT;
  output EMAC1PHYMDOUT;
  output EMAC1PHYMDTRI;
  output EMAC1PHYMGTRXRESET;
  output EMAC1PHYMGTTXRESET;
  output EMAC1PHYPOWERDOWN;
  output EMAC1PHYSYNCACQSTATUS;
  output EMAC1PHYTXCHARDISPMODE;
  output EMAC1PHYTXCHARDISPVAL;
  output EMAC1PHYTXCHARISK;
  output EMAC1PHYTXCLK;
  output EMAC1PHYTXEN;
  output EMAC1PHYTXER;
  output EMACDCRACK;
  output HOSTMIIMRDY;
  output [0:31] EMACDCRDBUS;
  output [15:0] EMAC0CLIENTRXD;
  output [15:0] EMAC1CLIENTRXD;
  output [31:0] HOSTRDDATA;
  output [6:0] EMAC0CLIENTRXSTATS;
  output [6:0] EMAC1CLIENTRXSTATS;
  output [7:0] EMAC0PHYTXD;
  output [7:0] EMAC1PHYTXD;
  input CLIENTEMAC0DCMLOCKED;
  input CLIENTEMAC0PAUSEREQ;
  input CLIENTEMAC0RXCLIENTCLKIN;
  input CLIENTEMAC0TXCLIENTCLKIN;
  input CLIENTEMAC0TXDVLD;
  input CLIENTEMAC0TXDVLDMSW;
  input CLIENTEMAC0TXFIRSTBYTE;
  input CLIENTEMAC0TXGMIIMIICLKIN;
  input CLIENTEMAC0TXUNDERRUN;
  input CLIENTEMAC1DCMLOCKED;
  input CLIENTEMAC1PAUSEREQ;
  input CLIENTEMAC1RXCLIENTCLKIN;
  input CLIENTEMAC1TXCLIENTCLKIN;
  input CLIENTEMAC1TXDVLD;
  input CLIENTEMAC1TXDVLDMSW;
  input CLIENTEMAC1TXFIRSTBYTE;
  input CLIENTEMAC1TXGMIIMIICLKIN;
  input CLIENTEMAC1TXUNDERRUN;
  input DCREMACCLK;
  input DCREMACENABLE;
  input DCREMACREAD;
  input DCREMACWRITE;
  input HOSTCLK;
  input HOSTEMAC1SEL;
  input HOSTMIIMSEL;
  input HOSTREQ;
  input PHYEMAC0COL;
  input PHYEMAC0CRS;
  input PHYEMAC0GTXCLK;
  input PHYEMAC0MCLKIN;
  input PHYEMAC0MDIN;
  input PHYEMAC0MIITXCLK;
  input PHYEMAC0RXBUFERR;
  input PHYEMAC0RXCHARISCOMMA;
  input PHYEMAC0RXCHARISK;
  input PHYEMAC0RXCHECKINGCRC;
  input PHYEMAC0RXCLK;
  input PHYEMAC0RXCOMMADET;
  input PHYEMAC0RXDISPERR;
  input PHYEMAC0RXDV;
  input PHYEMAC0RXER;
  input PHYEMAC0RXNOTINTABLE;
  input PHYEMAC0RXRUNDISP;
  input PHYEMAC0SIGNALDET;
  input PHYEMAC0TXBUFERR;
  input PHYEMAC1COL;
  input PHYEMAC1CRS;
  input PHYEMAC1GTXCLK;
  input PHYEMAC1MCLKIN;
  input PHYEMAC1MDIN;
  input PHYEMAC1MIITXCLK;
  input PHYEMAC1RXBUFERR;
  input PHYEMAC1RXCHARISCOMMA;
  input PHYEMAC1RXCHARISK;
  input PHYEMAC1RXCHECKINGCRC;
  input PHYEMAC1RXCLK;
  input PHYEMAC1RXCOMMADET;
  input PHYEMAC1RXDISPERR;
  input PHYEMAC1RXDV;
  input PHYEMAC1RXER;
  input PHYEMAC1RXNOTINTABLE;
  input PHYEMAC1RXRUNDISP;
  input PHYEMAC1SIGNALDET;
  input PHYEMAC1TXBUFERR;
  input RESET;
  input [0:31] DCREMACDBUS;
  input [15:0] CLIENTEMAC0PAUSEVAL;
  input [15:0] CLIENTEMAC0TXD;
  input [15:0] CLIENTEMAC1PAUSEVAL;
  input [15:0] CLIENTEMAC1TXD;
  input [1:0] HOSTOPCODE;
  input [1:0] PHYEMAC0RXBUFSTATUS;
  input [1:0] PHYEMAC0RXLOSSOFSYNC;
  input [1:0] PHYEMAC1RXBUFSTATUS;
  input [1:0] PHYEMAC1RXLOSSOFSYNC;
  input [2:0] PHYEMAC0RXCLKCORCNT;
  input [2:0] PHYEMAC1RXCLKCORCNT;
  input [31:0] HOSTWRDATA;
  input [47:0] TIEEMAC0UNICASTADDR;
  input [47:0] TIEEMAC1UNICASTADDR;
  input [4:0] PHYEMAC0PHYAD;
  input [4:0] PHYEMAC1PHYAD;
  input [79:0] TIEEMAC0CONFIGVEC;
  input [79:0] TIEEMAC1CONFIGVEC;
  input [7:0] CLIENTEMAC0TXIFGDELAY;
  input [7:0] CLIENTEMAC1TXIFGDELAY;
  input [7:0] PHYEMAC0RXD;
  input [7:0] PHYEMAC1RXD;
  input [8:9] DCREMACABUS;
  input [9:0] HOSTADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDDRCPE (
  Q,
  C0,
  C1,
  CE,
  CLR,
  D0,
  D1,
  PRE
);
   parameter INIT = 1'b0;
   output Q;
   input C0, C1, CE, CLR, D0, D1, PRE;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FDDRRSE (
  Q,
  C0,
  C1,
  CE,
  D0,
  D1,
  R,
  S
);
   parameter INIT = 1'b0;
   output Q;
   input C0, C1, CE, D0, D1, R, S;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO36_72_EXP (
  ALMOSTEMPTY,
  ALMOSTFULL,
  DBITERR,
  DO,
  DOP,
  ECCPARITY,
  EMPTY,
  FULL,
  RDCOUNT,
  RDERR,
  SBITERR,
  WRCOUNT,
  WRERR,
  DI,
  DIP,
  RDCLKL,
  RDCLKU,
  RDEN,
  RDRCLKL,
  RDRCLKU,
  RST,
  WRCLKL,
  WRCLKU,
  WREN
);
   parameter ALMOST_EMPTY_OFFSET = 9'h080;
   parameter ALMOST_FULL_OFFSET = 9'h080;
   parameter EN_ECC_READ = "FALSE";
   parameter EN_ECC_WRITE = "FALSE";
   parameter EN_SYN = "FALSE";
   parameter FIRST_WORD_FALL_THROUGH = "FALSE";
   parameter SIM_MODE = "SAFE";
   parameter integer DO_REG = 1;
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output DBITERR;
   output EMPTY;
   output FULL;
   output RDERR;
   output SBITERR;
   output WRERR;
   output [12:0] RDCOUNT;
   output [12:0] WRCOUNT;
   output [63:0] DO;
   output [7:0] DOP;
   output [7:0] ECCPARITY;
   input RDCLKL;
   input RDCLKU;
   input RDEN;
   input RDRCLKL;
   input RDRCLKU;
   input RST;
   input WRCLKL;
   input WRCLKU;
   input WREN;
   input [63:0] DI;
   input [7:0] DIP;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO36_EXP (
  ALMOSTEMPTY,
  ALMOSTFULL,
  DO,
  DOP,
  EMPTY,
  FULL,
  RDCOUNT,
  RDERR,
  WRCOUNT,
  WRERR,
  DI,
  DIP,
  RDCLKL,
  RDCLKU,
  RDEN,
  RDRCLKL,
  RDRCLKU,
  RST,
  WRCLKL,
  WRCLKU,
  WREN
);
   parameter ALMOST_EMPTY_OFFSET = 13'h0080;
   parameter ALMOST_FULL_OFFSET = 13'h0080;
   parameter EN_SYN = "FALSE";
   parameter FIRST_WORD_FALL_THROUGH = "FALSE";
   parameter SIM_MODE = "SAFE";
   parameter integer DATA_WIDTH = 4;
   parameter integer DO_REG = 1;
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output EMPTY;
   output FULL;
   output RDERR;
   output WRERR;
   output [12:0] RDCOUNT;
   output [12:0] WRCOUNT;
   output [31:0] DO;
   output [3:0] DOP;
   input RDCLKL;
   input RDCLKU;
   input RDEN;
   input RDRCLKL;
   input RDRCLKU;
   input RST;
   input WRCLKL;
   input WRCLKU;
   input WREN;
   input [31:0] DI;
   input [3:0] DIP;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FRAME_ECC_VIRTEX4 (
  ERROR,
  SYNDROME,
  SYNDROMEVALID
);
   output ERROR;
   output SYNDROMEVALID;
   output [11:0] SYNDROME;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FRAME_ECC_VIRTEX5 (
  CRCERROR,
  ECCERROR,
  SYNDROME,
  SYNDROMEVALID
);
  output CRCERROR;
  output ECCERROR;
  output SYNDROMEVALID;
  output [11:0] SYNDROME;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GT11 (
  CHBONDO,
  COMBUSOUT,
  DO,
  DRDY,
  RXBUFERR,
  RXCALFAIL,
  RXCHARISCOMMA,
  RXCHARISK,
  RXCOMMADET,
  RXCRCOUT,
  RXCYCLELIMIT,
  RXDATA,
  RXDISPERR,
  RXLOCK,
  RXLOSSOFSYNC,
  RXMCLK,
  RXNOTINTABLE,
  RXPCSHCLKOUT,
  RXREALIGN,
  RXRECCLK1,
  RXRECCLK2,
  RXRUNDISP,
  RXSIGDET,
  RXSTATUS,
  TX1N,
  TX1P,
  TXBUFERR,
  TXCALFAIL,
  TXCRCOUT,
  TXCYCLELIMIT,
  TXKERR,
  TXLOCK,
  TXOUTCLK1,
  TXOUTCLK2,
  TXPCSHCLKOUT,
  TXRUNDISP,
  CHBONDI,
  COMBUSIN,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  ENCHANSYNC,
  ENMCOMMAALIGN,
  ENPCOMMAALIGN,
  GREFCLK,
  LOOPBACK,
  POWERDOWN,
  REFCLK1,
  REFCLK2,
  RX1N,
  RX1P,
  RXBLOCKSYNC64B66BUSE,
  RXCLKSTABLE,
  RXCOMMADETUSE,
  RXCRCCLK,
  RXCRCDATAVALID,
  RXCRCDATAWIDTH,
  RXCRCIN,
  RXCRCINIT,
  RXCRCINTCLK,
  RXCRCPD,
  RXCRCRESET,
  RXDATAWIDTH,
  RXDEC64B66BUSE,
  RXDEC8B10BUSE,
  RXDESCRAM64B66BUSE,
  RXIGNOREBTF,
  RXINTDATAWIDTH,
  RXPMARESET,
  RXPOLARITY,
  RXRESET,
  RXSLIDE,
  RXSYNC,
  RXUSRCLK,
  RXUSRCLK2,
  TXBYPASS8B10B,
  TXCHARDISPMODE,
  TXCHARDISPVAL,
  TXCHARISK,
  TXCLKSTABLE,
  TXCRCCLK,
  TXCRCDATAVALID,
  TXCRCDATAWIDTH,
  TXCRCIN,
  TXCRCINIT,
  TXCRCINTCLK,
  TXCRCPD,
  TXCRCRESET,
  TXDATA,
  TXDATAWIDTH,
  TXENC64B66BUSE,
  TXENC8B10BUSE,
  TXENOOB,
  TXGEARBOX64B66BUSE,
  TXINHIBIT,
  TXINTDATAWIDTH,
  TXPMARESET,
  TXPOLARITY,
  TXRESET,
  TXSCRAM64B66BUSE,
  TXSYNC,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter BANDGAPSEL = "FALSE";
  parameter BIASRESSEL = "FALSE";
  parameter CCCB_ARBITRATOR_DISABLE = "FALSE";
  parameter CHAN_BOND_MODE = "NONE";
  parameter CHAN_BOND_ONE_SHOT = "FALSE";
  parameter CHAN_BOND_SEQ_1_1 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_2 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_3 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_4 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_MASK = 4'b1110;
  parameter CHAN_BOND_SEQ_2_1 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_2 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_3 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_4 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_MASK = 4'b1110;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter CLK_CORRECT_USE = "FALSE";
  parameter CLK_COR_8B10B_DE = "FALSE";
  parameter CLK_COR_SEQ_1_1 = 11'b00000000000;
  parameter CLK_COR_SEQ_1_2 = 11'b00000000000;
  parameter CLK_COR_SEQ_1_3 = 11'b00000000000;
  parameter CLK_COR_SEQ_1_4 = 11'b00000000000;
  parameter CLK_COR_SEQ_1_MASK = 4'b1110;
  parameter CLK_COR_SEQ_2_1 = 11'b00000000000;
  parameter CLK_COR_SEQ_2_2 = 11'b00000000000;
  parameter CLK_COR_SEQ_2_3 = 11'b00000000000;
  parameter CLK_COR_SEQ_2_4 = 11'b00000000000;
  parameter CLK_COR_SEQ_2_MASK = 4'b1110;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter CLK_COR_SEQ_DROP = "FALSE";
  parameter COMMA32 = "FALSE";
  parameter COMMA_10B_MASK = 10'h3FF;
  parameter CYCLE_LIMIT_SEL = 2'b00;
  parameter DCDR_FILTER = 3'b010;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter DIGRX_FWDCLK = 2'b00;
  parameter DIGRX_SYNC_MODE = "FALSE";
  parameter ENABLE_DCDR = "FALSE";
  parameter FDET_HYS_CAL = 3'b010;
  parameter FDET_HYS_SEL = 3'b100;
  parameter FDET_LCK_CAL = 3'b100;
  parameter FDET_LCK_SEL = 3'b001;
  parameter GT11_MODE = "DONT_CARE";
  parameter IREFBIASMODE = 2'b11;
  parameter LOOPCAL_WAIT = 2'b00;
  parameter MCOMMA_32B_VALUE = 32'h00000000;
  parameter MCOMMA_DETECT = "TRUE";
  parameter OPPOSITE_SELECT = "FALSE";
  parameter PCOMMA_32B_VALUE = 32'h00000000;
  parameter PCOMMA_DETECT = "TRUE";
  parameter PCS_BIT_SLIP = "FALSE";
  parameter PMACLKENABLE = "TRUE";
  parameter PMACOREPWRENABLE = "TRUE";
  parameter PMAIREFTRIM = 4'b0111;
  parameter PMAVBGCTRL = 5'b00000;
  parameter PMAVREFTRIM = 4'b0111;
  parameter PMA_BIT_SLIP = "FALSE";
  parameter POWER_ENABLE = "TRUE";
  parameter REPEATER = "FALSE";
  parameter RXACTST = "FALSE";
  parameter RXAFEEQ = 9'b000000000;
  parameter RXAFEPD = "FALSE";
  parameter RXAFETST = "FALSE";
  parameter RXAPD = "FALSE";
  parameter RXAREGCTRL = 5'b00000;
  parameter RXASYNCDIVIDE = 2'b11;
  parameter RXBY_32 = "FALSE";
  parameter RXCDRLOS = 6'b000000;
  parameter RXCLK0_FORCE_PMACLK = "FALSE";
  parameter RXCLKMODE = 6'b110001;
  parameter RXCLMODE = 2'b00;
  parameter RXCMADJ = 2'b01;
  parameter RXCPSEL = "TRUE";
  parameter RXCPTST = "FALSE";
  parameter RXCRCCLOCKDOUBLE = "FALSE";
  parameter RXCRCENABLE = "FALSE";
  parameter RXCRCINITVAL = 32'h00000000;
  parameter RXCRCINVERTGEN = "FALSE";
  parameter RXCRCSAMECLOCK = "FALSE";
  parameter RXCTRL1 = 10'h200;
  parameter RXCYCLE_LIMIT_SEL = 2'b00;
  parameter RXDATA_SEL = 2'b00;
  parameter RXDCCOUPLE = "FALSE";
  parameter RXDIGRESET = "FALSE";
  parameter RXDIGRX = "FALSE";
  parameter RXEQ = 64'h4000000000000000;
  parameter RXFDCAL_CLOCK_DIVIDE = "NONE";
  parameter RXFDET_HYS_CAL = 3'b010;
  parameter RXFDET_HYS_SEL = 3'b100;
  parameter RXFDET_LCK_CAL = 3'b100;
  parameter RXFDET_LCK_SEL = 3'b001;
  parameter RXFECONTROL1 = 2'b00;
  parameter RXFECONTROL2 = 3'b000;
  parameter RXFETUNE = 2'b01;
  parameter RXLB = "FALSE";
  parameter RXLKADJ = 5'b00000;
  parameter RXLKAPD = "FALSE";
  parameter RXLOOPCAL_WAIT = 2'b00;
  parameter RXLOOPFILT = 4'b0111;
  parameter RXMODE = 6'b000000;
  parameter RXPD = "FALSE";
  parameter RXPDDTST = "TRUE";
  parameter RXPMACLKSEL = "REFCLK1";
  parameter RXRCPADJ = 3'b011;
  parameter RXRCPPD = "FALSE";
  parameter RXRECCLK1_USE_SYNC = "FALSE";
  parameter RXRIBADJ = 2'b11;
  parameter RXRPDPD = "FALSE";
  parameter RXRSDPD = "FALSE";
  parameter RXSLOWDOWN_CAL = 2'b00;
  parameter RXTUNE = 13'h0000;
  parameter RXVCODAC_INIT = 10'b1010000000;
  parameter RXVCO_CTRL_ENABLE = "FALSE";
  parameter RX_BUFFER_USE = "TRUE";
  parameter RX_CLOCK_DIVIDER = 2'b00;
  parameter SAMPLE_8X = "FALSE";
  parameter SLOWDOWN_CAL = 2'b00;
  parameter TXABPMACLKSEL = "REFCLK1";
  parameter TXAPD = "FALSE";
  parameter TXAREFBIASSEL = "TRUE";
  parameter TXASYNCDIVIDE = 2'b11;
  parameter TXCLK0_FORCE_PMACLK = "FALSE";
  parameter TXCLKMODE = 4'b1001;
  parameter TXCLMODE = 2'b00;
  parameter TXCPSEL = "TRUE";
  parameter TXCRCCLOCKDOUBLE = "FALSE";
  parameter TXCRCENABLE = "FALSE";
  parameter TXCRCINITVAL = 32'h00000000;
  parameter TXCRCINVERTGEN = "FALSE";
  parameter TXCRCSAMECLOCK = "FALSE";
  parameter TXCTRL1 = 10'h200;
  parameter TXDATA_SEL = 2'b00;
  parameter TXDAT_PRDRV_DAC = 3'b111;
  parameter TXDAT_TAP_DAC = 5'b10110;
  parameter TXDIGPD = "FALSE";
  parameter TXFDCAL_CLOCK_DIVIDE = "NONE";
  parameter TXHIGHSIGNALEN = "TRUE";
  parameter TXLOOPFILT = 4'b0111;
  parameter TXLVLSHFTPD = "FALSE";
  parameter TXOUTCLK1_USE_SYNC = "FALSE";
  parameter TXPD = "FALSE";
  parameter TXPHASESEL = "FALSE";
  parameter TXPOST_PRDRV_DAC = 3'b111;
  parameter TXPOST_TAP_DAC = 5'b01110;
  parameter TXPOST_TAP_PD = "TRUE";
  parameter TXPRE_PRDRV_DAC = 3'b111;
  parameter TXPRE_TAP_DAC = 5'b00000;
  parameter TXPRE_TAP_PD = "TRUE";
  parameter TXSLEWRATE = "FALSE";
  parameter TXTERMTRIM = 4'b1100;
  parameter TXTUNE = 13'h0000;
  parameter TX_BUFFER_USE = "TRUE";
  parameter TX_CLOCK_DIVIDER = 2'b00;
  parameter VCODAC_INIT = 10'b1010000000;
  parameter VCO_CTRL_ENABLE = "FALSE";
  parameter VREFBIASMODE = 2'b11;
  parameter integer ALIGN_COMMA_WORD = 4;
  parameter integer CHAN_BOND_LIMIT = 16;
  parameter integer CHAN_BOND_SEQ_LEN = 1;
  parameter integer CLK_COR_MAX_LAT = 48;
  parameter integer CLK_COR_MIN_LAT = 36;
  parameter integer CLK_COR_SEQ_LEN = 1;
  parameter integer RXOUTDIV2SEL = 1;
  parameter integer RXPLLNDIVSEL = 8;
  parameter integer RXUSRDIVISOR = 1;
  parameter integer SH_CNT_MAX = 64;
  parameter integer SH_INVALID_CNT_MAX = 16;
  parameter integer TXOUTDIV2SEL = 1;
  parameter integer TXPLLNDIVSEL = 8;
  output DRDY;
  output RXBUFERR;
  output RXCALFAIL;
  output RXCOMMADET;
  output RXCYCLELIMIT;
  output RXLOCK;
  output RXMCLK;
  output RXPCSHCLKOUT;
  output RXREALIGN;
  output RXRECCLK1;
  output RXRECCLK2;
  output RXSIGDET;
  output TX1N;
  output TX1P;
  output TXBUFERR;
  output TXCALFAIL;
  output TXCYCLELIMIT;
  output TXLOCK;
  output TXOUTCLK1;
  output TXOUTCLK2;
  output TXPCSHCLKOUT;
  output [15:0] COMBUSOUT;
  output [15:0] DO;
  output [1:0] RXLOSSOFSYNC;
  output [31:0] RXCRCOUT;
  output [31:0] TXCRCOUT;
  output [4:0] CHBONDO;
  output [5:0] RXSTATUS;
  output [63:0] RXDATA;
  output [7:0] RXCHARISCOMMA;
  output [7:0] RXCHARISK;
  output [7:0] RXDISPERR;
  output [7:0] RXNOTINTABLE;
  output [7:0] RXRUNDISP;
  output [7:0] TXKERR;
  output [7:0] TXRUNDISP;
  input DCLK;
  input DEN;
  input DWE;
  input ENCHANSYNC;
  input ENMCOMMAALIGN;
  input ENPCOMMAALIGN;
  input GREFCLK;
  input POWERDOWN;
  input REFCLK1;
  input REFCLK2;
  input RX1N;
  input RX1P;
  input RXBLOCKSYNC64B66BUSE;
  input RXCLKSTABLE;
  input RXCOMMADETUSE;
  input RXCRCCLK;
  input RXCRCDATAVALID;
  input RXCRCINIT;
  input RXCRCINTCLK;
  input RXCRCPD;
  input RXCRCRESET;
  input RXDEC64B66BUSE;
  input RXDEC8B10BUSE;
  input RXDESCRAM64B66BUSE;
  input RXIGNOREBTF;
  input RXPMARESET;
  input RXPOLARITY;
  input RXRESET;
  input RXSLIDE;
  input RXSYNC;
  input RXUSRCLK;
  input RXUSRCLK2;
  input TXCLKSTABLE;
  input TXCRCCLK;
  input TXCRCDATAVALID;
  input TXCRCINIT;
  input TXCRCINTCLK;
  input TXCRCPD;
  input TXCRCRESET;
  input TXENC64B66BUSE;
  input TXENC8B10BUSE;
  input TXENOOB;
  input TXGEARBOX64B66BUSE;
  input TXINHIBIT;
  input TXPMARESET;
  input TXPOLARITY;
  input TXRESET;
  input TXSCRAM64B66BUSE;
  input TXSYNC;
  input TXUSRCLK;
  input TXUSRCLK2;
  input [15:0] COMBUSIN;
  input [15:0] DI;
  input [1:0] LOOPBACK;
  input [1:0] RXDATAWIDTH;
  input [1:0] RXINTDATAWIDTH;
  input [1:0] TXDATAWIDTH;
  input [1:0] TXINTDATAWIDTH;
  input [2:0] RXCRCDATAWIDTH;
  input [2:0] TXCRCDATAWIDTH;
  input [4:0] CHBONDI;
  input [63:0] RXCRCIN;
  input [63:0] TXCRCIN;
  input [63:0] TXDATA;
  input [7:0] DADDR;
  input [7:0] TXBYPASS8B10B;
  input [7:0] TXCHARDISPMODE;
  input [7:0] TXCHARDISPVAL;
  input [7:0] TXCHARISK;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GT11CLK (
  SYNCLK1OUT,
  SYNCLK2OUT,
  MGTCLKN,
  MGTCLKP,
  REFCLK,
  RXBCLK,
  SYNCLK1IN,
  SYNCLK2IN
);
  parameter REFCLKSEL = "MGTCLK";
  parameter SYNCLK1OUTEN = "ENABLE";
  parameter SYNCLK2OUTEN = "DISABLE";
  output SYNCLK1OUT;
  output SYNCLK2OUT;
  input MGTCLKN;
  input MGTCLKP;
  input REFCLK;
  input RXBCLK;
  input SYNCLK1IN;
  input SYNCLK2IN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GT11CLK_MGT (
  SYNCLK1OUT,
  SYNCLK2OUT,
  MGTCLKN,
  MGTCLKP
);
  parameter SYNCLK1OUTEN = "ENABLE";
  parameter SYNCLK2OUTEN = "DISABLE";
  output SYNCLK1OUT;
  output SYNCLK2OUT;
  input MGTCLKN;
  input MGTCLKP;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GT11_CUSTOM (
  CHBONDO,
  DO,
  DRDY,
  RXBUFERR,
  RXCALFAIL,
  RXCHARISCOMMA,
  RXCHARISK,
  RXCOMMADET,
  RXCRCOUT,
  RXCYCLELIMIT,
  RXDATA,
  RXDISPERR,
  RXLOCK,
  RXLOSSOFSYNC,
  RXMCLK,
  RXNOTINTABLE,
  RXPCSHCLKOUT,
  RXREALIGN,
  RXRECCLK1,
  RXRECCLK2,
  RXRUNDISP,
  RXSIGDET,
  RXSTATUS,
  TX1N,
  TX1P,
  TXBUFERR,
  TXCALFAIL,
  TXCRCOUT,
  TXCYCLELIMIT,
  TXKERR,
  TXLOCK,
  TXOUTCLK1,
  TXOUTCLK2,
  TXPCSHCLKOUT,
  TXRUNDISP,
  CHBONDI,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  ENCHANSYNC,
  ENMCOMMAALIGN,
  ENPCOMMAALIGN,
  GREFCLK,
  LOOPBACK,
  POWERDOWN,
  REFCLK1,
  REFCLK2,
  RX1N,
  RX1P,
  RXBLOCKSYNC64B66BUSE,
  RXCLKSTABLE,
  RXCOMMADETUSE,
  RXCRCCLK,
  RXCRCDATAVALID,
  RXCRCDATAWIDTH,
  RXCRCIN,
  RXCRCINIT,
  RXCRCINTCLK,
  RXCRCPD,
  RXCRCRESET,
  RXDATAWIDTH,
  RXDEC64B66BUSE,
  RXDEC8B10BUSE,
  RXDESCRAM64B66BUSE,
  RXIGNOREBTF,
  RXINTDATAWIDTH,
  RXPMARESET,
  RXPOLARITY,
  RXRESET,
  RXSLIDE,
  RXSYNC,
  RXUSRCLK,
  RXUSRCLK2,
  TXBYPASS8B10B,
  TXCHARDISPMODE,
  TXCHARDISPVAL,
  TXCHARISK,
  TXCLKSTABLE,
  TXCRCCLK,
  TXCRCDATAVALID,
  TXCRCDATAWIDTH,
  TXCRCIN,
  TXCRCINIT,
  TXCRCINTCLK,
  TXCRCPD,
  TXCRCRESET,
  TXDATA,
  TXDATAWIDTH,
  TXENC64B66BUSE,
  TXENC8B10BUSE,
  TXENOOB,
  TXGEARBOX64B66BUSE,
  TXINHIBIT,
  TXINTDATAWIDTH,
  TXPMARESET,
  TXPOLARITY,
  TXRESET,
  TXSCRAM64B66BUSE,
  TXSYNC,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter BANDGAPSEL = "FALSE";
  parameter BIASRESSEL = "FALSE";
  parameter CCCB_ARBITRATOR_DISABLE = "FALSE";
  parameter CHAN_BOND_MODE = "NONE";
  parameter CHAN_BOND_ONE_SHOT = "FALSE";
  parameter CHAN_BOND_SEQ_1_1 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_2 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_3 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_4 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_MASK = 4'b1110;
  parameter CHAN_BOND_SEQ_2_1 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_2 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_3 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_4 = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_MASK = 4'b1110;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter CLK_CORRECT_USE = "FALSE";
  parameter CLK_COR_8B10B_DE = "FALSE";
  parameter CLK_COR_SEQ_1_1 = 11'b00000000000;
  parameter CLK_COR_SEQ_1_2 = 11'b00000000000;
  parameter CLK_COR_SEQ_1_3 = 11'b00000000000;
  parameter CLK_COR_SEQ_1_4 = 11'b00000000000;
  parameter CLK_COR_SEQ_1_MASK = 4'b1110;
  parameter CLK_COR_SEQ_2_1 = 11'b00000000000;
  parameter CLK_COR_SEQ_2_2 = 11'b00000000000;
  parameter CLK_COR_SEQ_2_3 = 11'b00000000000;
  parameter CLK_COR_SEQ_2_4 = 11'b00000000000;
  parameter CLK_COR_SEQ_2_MASK = 4'b1110;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter CLK_COR_SEQ_DROP = "FALSE";
  parameter COMMA32 = "FALSE";
  parameter COMMA_10B_MASK = 10'h3FF;
  parameter CYCLE_LIMIT_SEL = 2'b00;
  parameter DCDR_FILTER = 3'b010;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter DIGRX_FWDCLK = 2'b00;
  parameter DIGRX_SYNC_MODE = "FALSE";
  parameter ENABLE_DCDR = "FALSE";
  parameter FDET_HYS_CAL = 3'b010;
  parameter FDET_HYS_SEL = 3'b100;
  parameter FDET_LCK_CAL = 3'b100;
  parameter FDET_LCK_SEL = 3'b001;
  parameter IREFBIASMODE = 2'b11;
  parameter LOOPCAL_WAIT = 2'b00;
  parameter MCOMMA_32B_VALUE = 32'h00000000;
  parameter MCOMMA_DETECT = "TRUE";
  parameter OPPOSITE_SELECT = "FALSE";
  parameter PCOMMA_32B_VALUE = 32'h00000000;
  parameter PCOMMA_DETECT = "TRUE";
  parameter PCS_BIT_SLIP = "FALSE";
  parameter PMACLKENABLE = "TRUE";
  parameter PMACOREPWRENABLE = "TRUE";
  parameter PMAIREFTRIM = 4'b0111;
  parameter PMAVBGCTRL = 5'b00000;
  parameter PMAVREFTRIM = 4'b0111;
  parameter PMA_BIT_SLIP = "FALSE";
  parameter POWER_ENABLE = "TRUE";
  parameter REPEATER = "FALSE";
  parameter RXACTST = "FALSE";
  parameter RXAFEEQ = 9'b000000000;
  parameter RXAFEPD = "FALSE";
  parameter RXAFETST = "FALSE";
  parameter RXAPD = "FALSE";
  parameter RXAREGCTRL = 5'b00000;
  parameter RXASYNCDIVIDE = 2'b11;
  parameter RXBY_32 = "FALSE";
  parameter RXCDRLOS = 6'b000000;
  parameter RXCLK0_FORCE_PMACLK = "FALSE";
  parameter RXCLKMODE = 6'b110001;
  parameter RXCLMODE = 2'b00;
  parameter RXCMADJ = 2'b01;
  parameter RXCPSEL = "TRUE";
  parameter RXCPTST = "FALSE";
  parameter RXCRCCLOCKDOUBLE = "FALSE";
  parameter RXCRCENABLE = "FALSE";
  parameter RXCRCINITVAL = 32'h00000000;
  parameter RXCRCINVERTGEN = "FALSE";
  parameter RXCRCSAMECLOCK = "FALSE";
  parameter RXCTRL1 = 10'h200;
  parameter RXCYCLE_LIMIT_SEL = 2'b00;
  parameter RXDATA_SEL = 2'b00;
  parameter RXDCCOUPLE = "FALSE";
  parameter RXDIGRESET = "FALSE";
  parameter RXDIGRX = "FALSE";
  parameter RXEQ = 64'h4000000000000000;
  parameter RXFDCAL_CLOCK_DIVIDE = "NONE";
  parameter RXFDET_HYS_CAL = 3'b010;
  parameter RXFDET_HYS_SEL = 3'b100;
  parameter RXFDET_LCK_CAL = 3'b100;
  parameter RXFDET_LCK_SEL = 3'b001;
  parameter RXFECONTROL1 = 2'b00;
  parameter RXFECONTROL2 = 3'b000;
  parameter RXFETUNE = 2'b01;
  parameter RXLB = "FALSE";
  parameter RXLKADJ = 5'b00000;
  parameter RXLKAPD = "FALSE";
  parameter RXLOOPCAL_WAIT = 2'b00;
  parameter RXLOOPFILT = 4'b0111;
  parameter RXMODE = 6'b000000;
  parameter RXPD = "FALSE";
  parameter RXPDDTST = "TRUE";
  parameter RXPMACLKSEL = "REFCLK1";
  parameter RXRCPADJ = 3'b011;
  parameter RXRCPPD = "FALSE";
  parameter RXRECCLK1_USE_SYNC = "FALSE";
  parameter RXRIBADJ = 2'b11;
  parameter RXRPDPD = "FALSE";
  parameter RXRSDPD = "FALSE";
  parameter RXSLOWDOWN_CAL = 2'b00;
  parameter RXTUNE = 13'h0000;
  parameter RXVCODAC_INIT = 10'b1010000000;
  parameter RXVCO_CTRL_ENABLE = "FALSE";
  parameter RX_BUFFER_USE = "TRUE";
  parameter RX_CLOCK_DIVIDER = 2'b00;
  parameter SAMPLE_8X = "FALSE";
  parameter SLOWDOWN_CAL = 2'b00;
  parameter TXABPMACLKSEL = "REFCLK1";
  parameter TXAPD = "FALSE";
  parameter TXAREFBIASSEL = "TRUE";
  parameter TXASYNCDIVIDE = 2'b11;
  parameter TXCLK0_FORCE_PMACLK = "FALSE";
  parameter TXCLKMODE = 4'b1001;
  parameter TXCLMODE = 2'b00;
  parameter TXCPSEL = "TRUE";
  parameter TXCRCCLOCKDOUBLE = "FALSE";
  parameter TXCRCENABLE = "FALSE";
  parameter TXCRCINITVAL = 32'h00000000;
  parameter TXCRCINVERTGEN = "FALSE";
  parameter TXCRCSAMECLOCK = "FALSE";
  parameter TXCTRL1 = 10'h200;
  parameter TXDATA_SEL = 2'b00;
  parameter TXDAT_PRDRV_DAC = 3'b111;
  parameter TXDAT_TAP_DAC = 5'b10110;
  parameter TXDIGPD = "FALSE";
  parameter TXFDCAL_CLOCK_DIVIDE = "NONE";
  parameter TXHIGHSIGNALEN = "TRUE";
  parameter TXLOOPFILT = 4'b0111;
  parameter TXLVLSHFTPD = "FALSE";
  parameter TXOUTCLK1_USE_SYNC = "FALSE";
  parameter TXPD = "FALSE";
  parameter TXPHASESEL = "FALSE";
  parameter TXPOST_PRDRV_DAC = 3'b111;
  parameter TXPOST_TAP_DAC = 5'b01110;
  parameter TXPOST_TAP_PD = "TRUE";
  parameter TXPRE_PRDRV_DAC = 3'b111;
  parameter TXPRE_TAP_DAC = 5'b00000;
  parameter TXPRE_TAP_PD = "TRUE";
  parameter TXSLEWRATE = "FALSE";
  parameter TXTERMTRIM = 4'b1100;
  parameter TXTUNE = 13'h0000;
  parameter TX_BUFFER_USE = "TRUE";
  parameter TX_CLOCK_DIVIDER = 2'b00;
  parameter VCODAC_INIT = 10'b1010000000;
  parameter VCO_CTRL_ENABLE = "FALSE";
  parameter VREFBIASMODE = 2'b11;
  parameter integer ALIGN_COMMA_WORD = 4;
  parameter integer CHAN_BOND_LIMIT = 16;
  parameter integer CHAN_BOND_SEQ_LEN = 1;
  parameter integer CLK_COR_MAX_LAT = 48;
  parameter integer CLK_COR_MIN_LAT = 36;
  parameter integer CLK_COR_SEQ_LEN = 1;
  parameter integer RXOUTDIV2SEL = 1;
  parameter integer RXPLLNDIVSEL = 8;
  parameter integer RXUSRDIVISOR = 1;
  parameter integer SH_CNT_MAX = 64;
  parameter integer SH_INVALID_CNT_MAX = 16;
  parameter integer TXOUTDIV2SEL = 1;
  parameter integer TXPLLNDIVSEL = 8;
  output DRDY;
  output RXBUFERR;
  output RXCALFAIL;
  output RXCOMMADET;
  output RXCYCLELIMIT;
  output RXLOCK;
  output RXMCLK;
  output RXPCSHCLKOUT;
  output RXREALIGN;
  output RXRECCLK1;
  output RXRECCLK2;
  output RXSIGDET;
  output TX1N;
  output TX1P;
  output TXBUFERR;
  output TXCALFAIL;
  output TXCYCLELIMIT;
  output TXLOCK;
  output TXOUTCLK1;
  output TXOUTCLK2;
  output TXPCSHCLKOUT;
  output [15:0] DO;
  output [1:0] RXLOSSOFSYNC;
  output [31:0] RXCRCOUT;
  output [31:0] TXCRCOUT;
  output [4:0] CHBONDO;
  output [5:0] RXSTATUS;
  output [63:0] RXDATA;
  output [7:0] RXCHARISCOMMA;
  output [7:0] RXCHARISK;
  output [7:0] RXDISPERR;
  output [7:0] RXNOTINTABLE;
  output [7:0] RXRUNDISP;
  output [7:0] TXKERR;
  output [7:0] TXRUNDISP;
  input DCLK;
  input DEN;
  input DWE;
  input ENCHANSYNC;
  input ENMCOMMAALIGN;
  input ENPCOMMAALIGN;
  input GREFCLK;
  input POWERDOWN;
  input REFCLK1;
  input REFCLK2;
  input RX1N;
  input RX1P;
  input RXBLOCKSYNC64B66BUSE;
  input RXCLKSTABLE;
  input RXCOMMADETUSE;
  input RXCRCCLK;
  input RXCRCDATAVALID;
  input RXCRCINIT;
  input RXCRCINTCLK;
  input RXCRCPD;
  input RXCRCRESET;
  input RXDEC64B66BUSE;
  input RXDEC8B10BUSE;
  input RXDESCRAM64B66BUSE;
  input RXIGNOREBTF;
  input RXPMARESET;
  input RXPOLARITY;
  input RXRESET;
  input RXSLIDE;
  input RXSYNC;
  input RXUSRCLK;
  input RXUSRCLK2;
  input TXCLKSTABLE;
  input TXCRCCLK;
  input TXCRCDATAVALID;
  input TXCRCINIT;
  input TXCRCINTCLK;
  input TXCRCPD;
  input TXCRCRESET;
  input TXENC64B66BUSE;
  input TXENC8B10BUSE;
  input TXENOOB;
  input TXGEARBOX64B66BUSE;
  input TXINHIBIT;
  input TXPMARESET;
  input TXPOLARITY;
  input TXRESET;
  input TXSCRAM64B66BUSE;
  input TXSYNC;
  input TXUSRCLK;
  input TXUSRCLK2;
  input [15:0] DI;
  input [1:0] LOOPBACK;
  input [1:0] RXDATAWIDTH;
  input [1:0] RXINTDATAWIDTH;
  input [1:0] TXDATAWIDTH;
  input [1:0] TXINTDATAWIDTH;
  input [2:0] RXCRCDATAWIDTH;
  input [2:0] TXCRCDATAWIDTH;
  input [4:0] CHBONDI;
  input [63:0] RXCRCIN;
  input [63:0] TXCRCIN;
  input [63:0] TXDATA;
  input [7:0] DADDR;
  input [7:0] TXBYPASS8B10B;
  input [7:0] TXCHARDISPMODE;
  input [7:0] TXCHARDISPVAL;
  input [7:0] TXCHARISK;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GT11_DUAL (
  CHBONDOA,
  CHBONDOB,
  DOA,
  DOB,
  DRDYA,
  DRDYB,
  RXBUFERRA,
  RXBUFERRB,
  RXCALFAILA,
  RXCALFAILB,
  RXCHARISCOMMAA,
  RXCHARISCOMMAB,
  RXCHARISKA,
  RXCHARISKB,
  RXCOMMADETA,
  RXCOMMADETB,
  RXCRCOUTA,
  RXCRCOUTB,
  RXCYCLELIMITA,
  RXCYCLELIMITB,
  RXDATAA,
  RXDATAB,
  RXDISPERRA,
  RXDISPERRB,
  RXLOCKA,
  RXLOCKB,
  RXLOSSOFSYNCA,
  RXLOSSOFSYNCB,
  RXMCLKA,
  RXMCLKB,
  RXNOTINTABLEA,
  RXNOTINTABLEB,
  RXPCSHCLKOUTA,
  RXPCSHCLKOUTB,
  RXREALIGNA,
  RXREALIGNB,
  RXRECCLK1A,
  RXRECCLK1B,
  RXRECCLK2A,
  RXRECCLK2B,
  RXRUNDISPA,
  RXRUNDISPB,
  RXSIGDETA,
  RXSIGDETB,
  RXSTATUSA,
  RXSTATUSB,
  TX1NA,
  TX1NB,
  TX1PA,
  TX1PB,
  TXBUFERRA,
  TXBUFERRB,
  TXCALFAILA,
  TXCALFAILB,
  TXCRCOUTA,
  TXCRCOUTB,
  TXCYCLELIMITA,
  TXCYCLELIMITB,
  TXKERRA,
  TXKERRB,
  TXLOCKA,
  TXLOCKB,
  TXOUTCLK1A,
  TXOUTCLK1B,
  TXOUTCLK2A,
  TXOUTCLK2B,
  TXPCSHCLKOUTA,
  TXPCSHCLKOUTB,
  TXRUNDISPA,
  TXRUNDISPB,
  CHBONDIA,
  CHBONDIB,
  DADDRA,
  DADDRB,
  DCLKA,
  DCLKB,
  DENA,
  DENB,
  DIA,
  DIB,
  DWEA,
  DWEB,
  ENCHANSYNCA,
  ENCHANSYNCB,
  ENMCOMMAALIGNA,
  ENMCOMMAALIGNB,
  ENPCOMMAALIGNA,
  ENPCOMMAALIGNB,
  GREFCLKA,
  GREFCLKB,
  LOOPBACKA,
  LOOPBACKB,
  POWERDOWNA,
  POWERDOWNB,
  REFCLK1A,
  REFCLK1B,
  REFCLK2A,
  REFCLK2B,
  RX1NA,
  RX1NB,
  RX1PA,
  RX1PB,
  RXBLOCKSYNC64B66BUSEA,
  RXBLOCKSYNC64B66BUSEB,
  RXCLKSTABLEA,
  RXCLKSTABLEB,
  RXCOMMADETUSEA,
  RXCOMMADETUSEB,
  RXCRCCLKA,
  RXCRCCLKB,
  RXCRCDATAVALIDA,
  RXCRCDATAVALIDB,
  RXCRCDATAWIDTHA,
  RXCRCDATAWIDTHB,
  RXCRCINA,
  RXCRCINB,
  RXCRCINITA,
  RXCRCINITB,
  RXCRCINTCLKA,
  RXCRCINTCLKB,
  RXCRCPDA,
  RXCRCPDB,
  RXCRCRESETA,
  RXCRCRESETB,
  RXDATAWIDTHA,
  RXDATAWIDTHB,
  RXDEC64B66BUSEA,
  RXDEC64B66BUSEB,
  RXDEC8B10BUSEA,
  RXDEC8B10BUSEB,
  RXDESCRAM64B66BUSEA,
  RXDESCRAM64B66BUSEB,
  RXIGNOREBTFA,
  RXIGNOREBTFB,
  RXINTDATAWIDTHA,
  RXINTDATAWIDTHB,
  RXPMARESETA,
  RXPMARESETB,
  RXPOLARITYA,
  RXPOLARITYB,
  RXRESETA,
  RXRESETB,
  RXSLIDEA,
  RXSLIDEB,
  RXSYNCA,
  RXSYNCB,
  RXUSRCLK2A,
  RXUSRCLK2B,
  RXUSRCLKA,
  RXUSRCLKB,
  TXBYPASS8B10BA,
  TXBYPASS8B10BB,
  TXCHARDISPMODEA,
  TXCHARDISPMODEB,
  TXCHARDISPVALA,
  TXCHARDISPVALB,
  TXCHARISKA,
  TXCHARISKB,
  TXCLKSTABLEA,
  TXCLKSTABLEB,
  TXCRCCLKA,
  TXCRCCLKB,
  TXCRCDATAVALIDA,
  TXCRCDATAVALIDB,
  TXCRCDATAWIDTHA,
  TXCRCDATAWIDTHB,
  TXCRCINA,
  TXCRCINB,
  TXCRCINITA,
  TXCRCINITB,
  TXCRCINTCLKA,
  TXCRCINTCLKB,
  TXCRCPDA,
  TXCRCPDB,
  TXCRCRESETA,
  TXCRCRESETB,
  TXDATAA,
  TXDATAB,
  TXDATAWIDTHA,
  TXDATAWIDTHB,
  TXENC64B66BUSEA,
  TXENC64B66BUSEB,
  TXENC8B10BUSEA,
  TXENC8B10BUSEB,
  TXENOOBA,
  TXENOOBB,
  TXGEARBOX64B66BUSEA,
  TXGEARBOX64B66BUSEB,
  TXINHIBITA,
  TXINHIBITB,
  TXINTDATAWIDTHA,
  TXINTDATAWIDTHB,
  TXPMARESETA,
  TXPMARESETB,
  TXPOLARITYA,
  TXPOLARITYB,
  TXRESETA,
  TXRESETB,
  TXSCRAM64B66BUSEA,
  TXSCRAM64B66BUSEB,
  TXSYNCA,
  TXSYNCB,
  TXUSRCLK2A,
  TXUSRCLK2B,
  TXUSRCLKA,
  TXUSRCLKB
);
  parameter BANDGAPSEL_A = "FALSE";
  parameter BANDGAPSEL_B = "FALSE";
  parameter BIASRESSEL_A = "FALSE";
  parameter BIASRESSEL_B = "FALSE";
  parameter CCCB_ARBITRATOR_DISABLE_A = "FALSE";
  parameter CCCB_ARBITRATOR_DISABLE_B = "FALSE";
  parameter CHAN_BOND_MODE_A = "NONE";
  parameter CHAN_BOND_MODE_B = "NONE";
  parameter CHAN_BOND_ONE_SHOT_A = "FALSE";
  parameter CHAN_BOND_ONE_SHOT_B = "FALSE";
  parameter CHAN_BOND_SEQ_1_1_A = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_1_B = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_2_A = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_2_B = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_3_A = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_3_B = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_4_A = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_4_B = 11'b00000000000;
  parameter CHAN_BOND_SEQ_1_MASK_A = 4'b1110;
  parameter CHAN_BOND_SEQ_1_MASK_B = 4'b1110;
  parameter CHAN_BOND_SEQ_2_1_A = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_1_B = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_2_A = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_2_B = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_3_A = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_3_B = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_4_A = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_4_B = 11'b00000000000;
  parameter CHAN_BOND_SEQ_2_MASK_A = 4'b1110;
  parameter CHAN_BOND_SEQ_2_MASK_B = 4'b1110;
  parameter CHAN_BOND_SEQ_2_USE_A = "FALSE";
  parameter CHAN_BOND_SEQ_2_USE_B = "FALSE";
  parameter CLK_CORRECT_USE_A = "FALSE";
  parameter CLK_CORRECT_USE_B = "FALSE";
  parameter CLK_COR_8B10B_DE_A = "FALSE";
  parameter CLK_COR_8B10B_DE_B = "FALSE";
  parameter CLK_COR_SEQ_1_1_A = 11'b00000000000;
  parameter CLK_COR_SEQ_1_1_B = 11'b00000000000;
  parameter CLK_COR_SEQ_1_2_A = 11'b00000000000;
  parameter CLK_COR_SEQ_1_2_B = 11'b00000000000;
  parameter CLK_COR_SEQ_1_3_A = 11'b00000000000;
  parameter CLK_COR_SEQ_1_3_B = 11'b00000000000;
  parameter CLK_COR_SEQ_1_4_A = 11'b00000000000;
  parameter CLK_COR_SEQ_1_4_B = 11'b00000000000;
  parameter CLK_COR_SEQ_1_MASK_A = 4'b1110;
  parameter CLK_COR_SEQ_1_MASK_B = 4'b1110;
  parameter CLK_COR_SEQ_2_1_A = 11'b00000000000;
  parameter CLK_COR_SEQ_2_1_B = 11'b00000000000;
  parameter CLK_COR_SEQ_2_2_A = 11'b00000000000;
  parameter CLK_COR_SEQ_2_2_B = 11'b00000000000;
  parameter CLK_COR_SEQ_2_3_A = 11'b00000000000;
  parameter CLK_COR_SEQ_2_3_B = 11'b00000000000;
  parameter CLK_COR_SEQ_2_4_A = 11'b00000000000;
  parameter CLK_COR_SEQ_2_4_B = 11'b00000000000;
  parameter CLK_COR_SEQ_2_MASK_A = 4'b1110;
  parameter CLK_COR_SEQ_2_MASK_B = 4'b1110;
  parameter CLK_COR_SEQ_2_USE_A = "FALSE";
  parameter CLK_COR_SEQ_2_USE_B = "FALSE";
  parameter CLK_COR_SEQ_DROP_A = "FALSE";
  parameter CLK_COR_SEQ_DROP_B = "FALSE";
  parameter COMMA32_A = "FALSE";
  parameter COMMA32_B = "FALSE";
  parameter COMMA_10B_MASK_A = 10'h3FF;
  parameter COMMA_10B_MASK_B = 10'h3FF;
  parameter CYCLE_LIMIT_SEL_A = 2'b00;
  parameter CYCLE_LIMIT_SEL_B = 2'b00;
  parameter DCDR_FILTER_A = 3'b010;
  parameter DCDR_FILTER_B = 3'b010;
  parameter DEC_MCOMMA_DETECT_A = "TRUE";
  parameter DEC_MCOMMA_DETECT_B = "TRUE";
  parameter DEC_PCOMMA_DETECT_A = "TRUE";
  parameter DEC_PCOMMA_DETECT_B = "TRUE";
  parameter DEC_VALID_COMMA_ONLY_A = "TRUE";
  parameter DEC_VALID_COMMA_ONLY_B = "TRUE";
  parameter DIGRX_FWDCLK_A = 2'b00;
  parameter DIGRX_FWDCLK_B = 2'b00;
  parameter DIGRX_SYNC_MODE_A = "FALSE";
  parameter DIGRX_SYNC_MODE_B = "FALSE";
  parameter ENABLE_DCDR_A = "FALSE";
  parameter ENABLE_DCDR_B = "FALSE";
  parameter FDET_HYS_CAL_A = 3'b010;
  parameter FDET_HYS_CAL_B = 3'b010;
  parameter FDET_HYS_SEL_A = 3'b100;
  parameter FDET_HYS_SEL_B = 3'b100;
  parameter FDET_LCK_CAL_A = 3'b100;
  parameter FDET_LCK_CAL_B = 3'b100;
  parameter FDET_LCK_SEL_A = 3'b001;
  parameter FDET_LCK_SEL_B = 3'b001;
  parameter IREFBIASMODE_A = 2'b11;
  parameter IREFBIASMODE_B = 2'b11;
  parameter LOOPCAL_WAIT_A = 2'b00;
  parameter LOOPCAL_WAIT_B = 2'b00;
  parameter MCOMMA_32B_VALUE_A = 32'h00000000;
  parameter MCOMMA_32B_VALUE_B = 32'h00000000;
  parameter MCOMMA_DETECT_A = "TRUE";
  parameter MCOMMA_DETECT_B = "TRUE";
  parameter OPPOSITE_SELECT_A = "FALSE";
  parameter OPPOSITE_SELECT_B = "FALSE";
  parameter PCOMMA_32B_VALUE_A = 32'h00000000;
  parameter PCOMMA_32B_VALUE_B = 32'h00000000;
  parameter PCOMMA_DETECT_A = "TRUE";
  parameter PCOMMA_DETECT_B = "TRUE";
  parameter PCS_BIT_SLIP_A = "FALSE";
  parameter PCS_BIT_SLIP_B = "FALSE";
  parameter PMACLKENABLE_A = "TRUE";
  parameter PMACLKENABLE_B = "TRUE";
  parameter PMACOREPWRENABLE_A = "TRUE";
  parameter PMACOREPWRENABLE_B = "TRUE";
  parameter PMAIREFTRIM_A = 4'b0111;
  parameter PMAIREFTRIM_B = 4'b0111;
  parameter PMAVBGCTRL_A = 5'b00000;
  parameter PMAVBGCTRL_B = 5'b00000;
  parameter PMAVREFTRIM_A = 4'b0111;
  parameter PMAVREFTRIM_B = 4'b0111;
  parameter PMA_BIT_SLIP_A = "FALSE";
  parameter PMA_BIT_SLIP_B = "FALSE";
  parameter POWER_ENABLE_A = "TRUE";
  parameter POWER_ENABLE_B = "TRUE";
  parameter REPEATER_A = "FALSE";
  parameter REPEATER_B = "FALSE";
  parameter RXACTST_A = "FALSE";
  parameter RXACTST_B = "FALSE";
  parameter RXAFEEQ_A = 9'b000000000;
  parameter RXAFEEQ_B = 9'b000000000;
  parameter RXAFEPD_A = "FALSE";
  parameter RXAFEPD_B = "FALSE";
  parameter RXAFETST_A = "FALSE";
  parameter RXAFETST_B = "FALSE";
  parameter RXAPD_A = "FALSE";
  parameter RXAPD_B = "FALSE";
  parameter RXAREGCTRL_A = 5'b00000;
  parameter RXAREGCTRL_B = 5'b00000;
  parameter RXASYNCDIVIDE_A = 2'b11;
  parameter RXASYNCDIVIDE_B = 2'b11;
  parameter RXBY_32_A = "FALSE";
  parameter RXBY_32_B = "FALSE";
  parameter RXCDRLOS_A = 6'b000000;
  parameter RXCDRLOS_B = 6'b000000;
  parameter RXCLK0_FORCE_PMACLK_A = "FALSE";
  parameter RXCLK0_FORCE_PMACLK_B = "FALSE";
  parameter RXCLKMODE_A = 6'b110001;
  parameter RXCLKMODE_B = 6'b110001;
  parameter RXCLMODE_A = 2'b00;
  parameter RXCLMODE_B = 2'b00;
  parameter RXCMADJ_A = 2'b01;
  parameter RXCMADJ_B = 2'b01;
  parameter RXCPSEL_A = "TRUE";
  parameter RXCPSEL_B = "TRUE";
  parameter RXCPTST_A = "FALSE";
  parameter RXCPTST_B = "FALSE";
  parameter RXCRCCLOCKDOUBLE_A = "FALSE";
  parameter RXCRCCLOCKDOUBLE_B = "FALSE";
  parameter RXCRCENABLE_A = "FALSE";
  parameter RXCRCENABLE_B = "FALSE";
  parameter RXCRCINITVAL_A = 32'h00000000;
  parameter RXCRCINITVAL_B = 32'h00000000;
  parameter RXCRCINVERTGEN_A = "FALSE";
  parameter RXCRCINVERTGEN_B = "FALSE";
  parameter RXCRCSAMECLOCK_A = "FALSE";
  parameter RXCRCSAMECLOCK_B = "FALSE";
  parameter RXCTRL1_A = 10'h200;
  parameter RXCTRL1_B = 10'h200;
  parameter RXCYCLE_LIMIT_SEL_A = 2'b00;
  parameter RXCYCLE_LIMIT_SEL_B = 2'b00;
  parameter RXDATA_SEL_A = 2'b00;
  parameter RXDATA_SEL_B = 2'b00;
  parameter RXDCCOUPLE_A = "FALSE";
  parameter RXDCCOUPLE_B = "FALSE";
  parameter RXDIGRESET_A = "FALSE";
  parameter RXDIGRESET_B = "FALSE";
  parameter RXDIGRX_A = "FALSE";
  parameter RXDIGRX_B = "FALSE";
  parameter RXEQ_A = 64'h4000000000000000;
  parameter RXEQ_B = 64'h4000000000000000;
  parameter RXFDCAL_CLOCK_DIVIDE_A = "NONE";
  parameter RXFDCAL_CLOCK_DIVIDE_B = "NONE";
  parameter RXFDET_HYS_CAL_A = 3'b010;
  parameter RXFDET_HYS_CAL_B = 3'b010;
  parameter RXFDET_HYS_SEL_A = 3'b100;
  parameter RXFDET_HYS_SEL_B = 3'b100;
  parameter RXFDET_LCK_CAL_A = 3'b100;
  parameter RXFDET_LCK_CAL_B = 3'b100;
  parameter RXFDET_LCK_SEL_A = 3'b001;
  parameter RXFDET_LCK_SEL_B = 3'b001;
  parameter RXFECONTROL1_A = 2'b00;
  parameter RXFECONTROL1_B = 2'b00;
  parameter RXFECONTROL2_A = 3'b000;
  parameter RXFECONTROL2_B = 3'b000;
  parameter RXFETUNE_A = 2'b01;
  parameter RXFETUNE_B = 2'b01;
  parameter RXLB_A = "FALSE";
  parameter RXLB_B = "FALSE";
  parameter RXLKADJ_A = 5'b00000;
  parameter RXLKADJ_B = 5'b00000;
  parameter RXLKAPD_A = "FALSE";
  parameter RXLKAPD_B = "FALSE";
  parameter RXLOOPCAL_WAIT_A = 2'b00;
  parameter RXLOOPCAL_WAIT_B = 2'b00;
  parameter RXLOOPFILT_A = 4'b0111;
  parameter RXLOOPFILT_B = 4'b0111;
  parameter RXMODE_A = 6'b000000;
  parameter RXMODE_B = 6'b000000;
  parameter RXPDDTST_A = "TRUE";
  parameter RXPDDTST_B = "TRUE";
  parameter RXPD_A = "FALSE";
  parameter RXPD_B = "FALSE";
  parameter RXPMACLKSEL_A = "REFCLK1";
  parameter RXPMACLKSEL_B = "REFCLK1";
  parameter RXRCPADJ_A = 3'b011;
  parameter RXRCPADJ_B = 3'b011;
  parameter RXRCPPD_A = "FALSE";
  parameter RXRCPPD_B = "FALSE";
  parameter RXRECCLK1_USE_SYNC_A = "FALSE";
  parameter RXRECCLK1_USE_SYNC_B = "FALSE";
  parameter RXRIBADJ_A = 2'b11;
  parameter RXRIBADJ_B = 2'b11;
  parameter RXRPDPD_A = "FALSE";
  parameter RXRPDPD_B = "FALSE";
  parameter RXRSDPD_A = "FALSE";
  parameter RXRSDPD_B = "FALSE";
  parameter RXSLOWDOWN_CAL_A = 2'b00;
  parameter RXSLOWDOWN_CAL_B = 2'b00;
  parameter RXTUNE_A = 13'h0000;
  parameter RXTUNE_B = 13'h0000;
  parameter RXVCODAC_INIT_A = 10'b1010000000;
  parameter RXVCODAC_INIT_B = 10'b1010000000;
  parameter RXVCO_CTRL_ENABLE_A = "FALSE";
  parameter RXVCO_CTRL_ENABLE_B = "FALSE";
  parameter RX_BUFFER_USE_A = "TRUE";
  parameter RX_BUFFER_USE_B = "TRUE";
  parameter RX_CLOCK_DIVIDER_A = 2'b00;
  parameter RX_CLOCK_DIVIDER_B = 2'b00;
  parameter SAMPLE_8X_A = "FALSE";
  parameter SAMPLE_8X_B = "FALSE";
  parameter SLOWDOWN_CAL_A = 2'b00;
  parameter SLOWDOWN_CAL_B = 2'b00;
  parameter TXABPMACLKSEL_A = "REFCLK1";
  parameter TXABPMACLKSEL_B = "REFCLK1";
  parameter TXAPD_A = "FALSE";
  parameter TXAPD_B = "FALSE";
  parameter TXAREFBIASSEL_A = "TRUE";
  parameter TXAREFBIASSEL_B = "TRUE";
  parameter TXASYNCDIVIDE_A = 2'b11;
  parameter TXASYNCDIVIDE_B = 2'b11;
  parameter TXCLK0_FORCE_PMACLK_A = "FALSE";
  parameter TXCLK0_FORCE_PMACLK_B = "FALSE";
  parameter TXCLKMODE_A = 4'b1001;
  parameter TXCLKMODE_B = 4'b1001;
  parameter TXCLMODE_A = 2'b00;
  parameter TXCLMODE_B = 2'b00;
  parameter TXCPSEL_A = "TRUE";
  parameter TXCPSEL_B = "TRUE";
  parameter TXCRCCLOCKDOUBLE_A = "FALSE";
  parameter TXCRCCLOCKDOUBLE_B = "FALSE";
  parameter TXCRCENABLE_A = "FALSE";
  parameter TXCRCENABLE_B = "FALSE";
  parameter TXCRCINITVAL_A = 32'h00000000;
  parameter TXCRCINITVAL_B = 32'h00000000;
  parameter TXCRCINVERTGEN_A = "FALSE";
  parameter TXCRCINVERTGEN_B = "FALSE";
  parameter TXCRCSAMECLOCK_A = "FALSE";
  parameter TXCRCSAMECLOCK_B = "FALSE";
  parameter TXCTRL1_A = 10'h200;
  parameter TXCTRL1_B = 10'h200;
  parameter TXDATA_SEL_A = 2'b00;
  parameter TXDATA_SEL_B = 2'b00;
  parameter TXDAT_PRDRV_DAC_A = 3'b111;
  parameter TXDAT_PRDRV_DAC_B = 3'b111;
  parameter TXDAT_TAP_DAC_A = 5'b10110;
  parameter TXDAT_TAP_DAC_B = 5'b10110;
  parameter TXDIGPD_A = "FALSE";
  parameter TXDIGPD_B = "FALSE";
  parameter TXFDCAL_CLOCK_DIVIDE_A = "NONE";
  parameter TXFDCAL_CLOCK_DIVIDE_B = "NONE";
  parameter TXHIGHSIGNALEN_A = "TRUE";
  parameter TXHIGHSIGNALEN_B = "TRUE";
  parameter TXLOOPFILT_A = 4'b0111;
  parameter TXLOOPFILT_B = 4'b0111;
  parameter TXLVLSHFTPD_A = "FALSE";
  parameter TXLVLSHFTPD_B = "FALSE";
  parameter TXOUTCLK1_USE_SYNC_A = "FALSE";
  parameter TXOUTCLK1_USE_SYNC_B = "FALSE";
  parameter TXPD_A = "FALSE";
  parameter TXPD_B = "FALSE";
  parameter TXPHASESEL_A = "FALSE";
  parameter TXPHASESEL_B = "FALSE";
  parameter TXPOST_PRDRV_DAC_A = 3'b111;
  parameter TXPOST_PRDRV_DAC_B = 3'b111;
  parameter TXPOST_TAP_DAC_A = 5'b01110;
  parameter TXPOST_TAP_DAC_B = 5'b01110;
  parameter TXPOST_TAP_PD_A = "TRUE";
  parameter TXPOST_TAP_PD_B = "TRUE";
  parameter TXPRE_PRDRV_DAC_A = 3'b111;
  parameter TXPRE_PRDRV_DAC_B = 3'b111;
  parameter TXPRE_TAP_DAC_A = 5'b00000;
  parameter TXPRE_TAP_DAC_B = 5'b00000;
  parameter TXPRE_TAP_PD_A = "TRUE";
  parameter TXPRE_TAP_PD_B = "TRUE";
  parameter TXSLEWRATE_A = "FALSE";
  parameter TXSLEWRATE_B = "FALSE";
  parameter TXTERMTRIM_A = 4'b1100;
  parameter TXTERMTRIM_B = 4'b1100;
  parameter TXTUNE_A = 13'h0000;
  parameter TXTUNE_B = 13'h0000;
  parameter TX_BUFFER_USE_A = "TRUE";
  parameter TX_BUFFER_USE_B = "TRUE";
  parameter TX_CLOCK_DIVIDER_A = 2'b00;
  parameter TX_CLOCK_DIVIDER_B = 2'b00;
  parameter VCODAC_INIT_A = 10'b1010000000;
  parameter VCODAC_INIT_B = 10'b1010000000;
  parameter VCO_CTRL_ENABLE_A = "FALSE";
  parameter VCO_CTRL_ENABLE_B = "FALSE";
  parameter VREFBIASMODE_A = 2'b11;
  parameter VREFBIASMODE_B = 2'b11;
  parameter integer ALIGN_COMMA_WORD_A = 4;
  parameter integer ALIGN_COMMA_WORD_B = 4;
  parameter integer CHAN_BOND_LIMIT_A = 16;
  parameter integer CHAN_BOND_LIMIT_B = 16;
  parameter integer CHAN_BOND_SEQ_LEN_A = 1;
  parameter integer CHAN_BOND_SEQ_LEN_B = 1;
  parameter integer CLK_COR_MAX_LAT_A = 48;
  parameter integer CLK_COR_MAX_LAT_B = 48;
  parameter integer CLK_COR_MIN_LAT_A = 36;
  parameter integer CLK_COR_MIN_LAT_B = 36;
  parameter integer CLK_COR_SEQ_LEN_A = 1;
  parameter integer CLK_COR_SEQ_LEN_B = 1;
  parameter integer RXOUTDIV2SEL_A = 1;
  parameter integer RXOUTDIV2SEL_B = 1;
  parameter integer RXPLLNDIVSEL_A = 8;
  parameter integer RXPLLNDIVSEL_B = 8;
  parameter integer RXUSRDIVISOR_A = 1;
  parameter integer RXUSRDIVISOR_B = 1;
  parameter integer SH_CNT_MAX_A = 64;
  parameter integer SH_CNT_MAX_B = 64;
  parameter integer SH_INVALID_CNT_MAX_A = 16;
  parameter integer SH_INVALID_CNT_MAX_B = 16;
  parameter integer TXOUTDIV2SEL_A = 1;
  parameter integer TXOUTDIV2SEL_B = 1;
  parameter integer TXPLLNDIVSEL_A = 8;
  parameter integer TXPLLNDIVSEL_B = 8;
  output DRDYA;
  output DRDYB;
  output RXBUFERRA;
  output RXBUFERRB;
  output RXCALFAILA;
  output RXCALFAILB;
  output RXCOMMADETA;
  output RXCOMMADETB;
  output RXCYCLELIMITA;
  output RXCYCLELIMITB;
  output RXLOCKA;
  output RXLOCKB;
  output RXMCLKA;
  output RXMCLKB;
  output RXPCSHCLKOUTA;
  output RXPCSHCLKOUTB;
  output RXREALIGNA;
  output RXREALIGNB;
  output RXRECCLK1A;
  output RXRECCLK1B;
  output RXRECCLK2A;
  output RXRECCLK2B;
  output RXSIGDETA;
  output RXSIGDETB;
  output TX1NA;
  output TX1NB;
  output TX1PA;
  output TX1PB;
  output TXBUFERRA;
  output TXBUFERRB;
  output TXCALFAILA;
  output TXCALFAILB;
  output TXCYCLELIMITA;
  output TXCYCLELIMITB;
  output TXLOCKA;
  output TXLOCKB;
  output TXOUTCLK1A;
  output TXOUTCLK1B;
  output TXOUTCLK2A;
  output TXOUTCLK2B;
  output TXPCSHCLKOUTA;
  output TXPCSHCLKOUTB;
  output [15:0] DOA;
  output [15:0] DOB;
  output [1:0] RXLOSSOFSYNCA;
  output [1:0] RXLOSSOFSYNCB;
  output [31:0] RXCRCOUTA;
  output [31:0] RXCRCOUTB;
  output [31:0] TXCRCOUTA;
  output [31:0] TXCRCOUTB;
  output [4:0] CHBONDOA;
  output [4:0] CHBONDOB;
  output [5:0] RXSTATUSA;
  output [5:0] RXSTATUSB;
  output [63:0] RXDATAA;
  output [63:0] RXDATAB;
  output [7:0] RXCHARISCOMMAA;
  output [7:0] RXCHARISCOMMAB;
  output [7:0] RXCHARISKA;
  output [7:0] RXCHARISKB;
  output [7:0] RXDISPERRA;
  output [7:0] RXDISPERRB;
  output [7:0] RXNOTINTABLEA;
  output [7:0] RXNOTINTABLEB;
  output [7:0] RXRUNDISPA;
  output [7:0] RXRUNDISPB;
  output [7:0] TXKERRA;
  output [7:0] TXKERRB;
  output [7:0] TXRUNDISPA;
  output [7:0] TXRUNDISPB;
  input DCLKA;
  input DCLKB;
  input DENA;
  input DENB;
  input DWEA;
  input DWEB;
  input ENCHANSYNCA;
  input ENCHANSYNCB;
  input ENMCOMMAALIGNA;
  input ENMCOMMAALIGNB;
  input ENPCOMMAALIGNA;
  input ENPCOMMAALIGNB;
  input GREFCLKA;
  input GREFCLKB;
  input POWERDOWNA;
  input POWERDOWNB;
  input REFCLK1A;
  input REFCLK1B;
  input REFCLK2A;
  input REFCLK2B;
  input RX1NA;
  input RX1NB;
  input RX1PA;
  input RX1PB;
  input RXBLOCKSYNC64B66BUSEA;
  input RXBLOCKSYNC64B66BUSEB;
  input RXCLKSTABLEA;
  input RXCLKSTABLEB;
  input RXCOMMADETUSEA;
  input RXCOMMADETUSEB;
  input RXCRCCLKA;
  input RXCRCCLKB;
  input RXCRCDATAVALIDA;
  input RXCRCDATAVALIDB;
  input RXCRCINITA;
  input RXCRCINITB;
  input RXCRCINTCLKA;
  input RXCRCINTCLKB;
  input RXCRCPDA;
  input RXCRCPDB;
  input RXCRCRESETA;
  input RXCRCRESETB;
  input RXDEC64B66BUSEA;
  input RXDEC64B66BUSEB;
  input RXDEC8B10BUSEA;
  input RXDEC8B10BUSEB;
  input RXDESCRAM64B66BUSEA;
  input RXDESCRAM64B66BUSEB;
  input RXIGNOREBTFA;
  input RXIGNOREBTFB;
  input RXPMARESETA;
  input RXPMARESETB;
  input RXPOLARITYA;
  input RXPOLARITYB;
  input RXRESETA;
  input RXRESETB;
  input RXSLIDEA;
  input RXSLIDEB;
  input RXSYNCA;
  input RXSYNCB;
  input RXUSRCLK2A;
  input RXUSRCLK2B;
  input RXUSRCLKA;
  input RXUSRCLKB;
  input TXCLKSTABLEA;
  input TXCLKSTABLEB;
  input TXCRCCLKA;
  input TXCRCCLKB;
  input TXCRCDATAVALIDA;
  input TXCRCDATAVALIDB;
  input TXCRCINITA;
  input TXCRCINITB;
  input TXCRCINTCLKA;
  input TXCRCINTCLKB;
  input TXCRCPDA;
  input TXCRCPDB;
  input TXCRCRESETA;
  input TXCRCRESETB;
  input TXENC64B66BUSEA;
  input TXENC64B66BUSEB;
  input TXENC8B10BUSEA;
  input TXENC8B10BUSEB;
  input TXENOOBA;
  input TXENOOBB;
  input TXGEARBOX64B66BUSEA;
  input TXGEARBOX64B66BUSEB;
  input TXINHIBITA;
  input TXINHIBITB;
  input TXPMARESETA;
  input TXPMARESETB;
  input TXPOLARITYA;
  input TXPOLARITYB;
  input TXRESETA;
  input TXRESETB;
  input TXSCRAM64B66BUSEA;
  input TXSCRAM64B66BUSEB;
  input TXSYNCA;
  input TXSYNCB;
  input TXUSRCLK2A;
  input TXUSRCLK2B;
  input TXUSRCLKA;
  input TXUSRCLKB;
  input [15:0] DIA;
  input [15:0] DIB;
  input [1:0] LOOPBACKA;
  input [1:0] LOOPBACKB;
  input [1:0] RXDATAWIDTHA;
  input [1:0] RXDATAWIDTHB;
  input [1:0] RXINTDATAWIDTHA;
  input [1:0] RXINTDATAWIDTHB;
  input [1:0] TXDATAWIDTHA;
  input [1:0] TXDATAWIDTHB;
  input [1:0] TXINTDATAWIDTHA;
  input [1:0] TXINTDATAWIDTHB;
  input [2:0] RXCRCDATAWIDTHA;
  input [2:0] RXCRCDATAWIDTHB;
  input [2:0] TXCRCDATAWIDTHA;
  input [2:0] TXCRCDATAWIDTHB;
  input [4:0] CHBONDIA;
  input [4:0] CHBONDIB;
  input [63:0] RXCRCINA;
  input [63:0] RXCRCINB;
  input [63:0] TXCRCINA;
  input [63:0] TXCRCINB;
  input [63:0] TXDATAA;
  input [63:0] TXDATAB;
  input [7:0] DADDRA;
  input [7:0] DADDRB;
  input [7:0] TXBYPASS8B10BA;
  input [7:0] TXBYPASS8B10BB;
  input [7:0] TXCHARDISPMODEA;
  input [7:0] TXCHARDISPMODEB;
  input [7:0] TXCHARDISPVALA;
  input [7:0] TXCHARDISPVALB;
  input [7:0] TXCHARISKA;
  input [7:0] TXCHARISKB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE1_QUAD (
  DRDY,
  DRPDO,
  GTHINITDONE,
  MGMTPCSRDACK,
  MGMTPCSRDDATA,
  RXCODEERR0,
  RXCODEERR1,
  RXCODEERR2,
  RXCODEERR3,
  RXCTRL0,
  RXCTRL1,
  RXCTRL2,
  RXCTRL3,
  RXCTRLACK0,
  RXCTRLACK1,
  RXCTRLACK2,
  RXCTRLACK3,
  RXDATA0,
  RXDATA1,
  RXDATA2,
  RXDATA3,
  RXDATATAP0,
  RXDATATAP1,
  RXDATATAP2,
  RXDATATAP3,
  RXDISPERR0,
  RXDISPERR1,
  RXDISPERR2,
  RXDISPERR3,
  RXPCSCLKSMPL0,
  RXPCSCLKSMPL1,
  RXPCSCLKSMPL2,
  RXPCSCLKSMPL3,
  RXUSERCLKOUT0,
  RXUSERCLKOUT1,
  RXUSERCLKOUT2,
  RXUSERCLKOUT3,
  RXVALID0,
  RXVALID1,
  RXVALID2,
  RXVALID3,
  TSTPATH,
  TSTREFCLKFAB,
  TSTREFCLKOUT,
  TXCTRLACK0,
  TXCTRLACK1,
  TXCTRLACK2,
  TXCTRLACK3,
  TXDATATAP10,
  TXDATATAP11,
  TXDATATAP12,
  TXDATATAP13,
  TXDATATAP20,
  TXDATATAP21,
  TXDATATAP22,
  TXDATATAP23,
  TXN0,
  TXN1,
  TXN2,
  TXN3,
  TXP0,
  TXP1,
  TXP2,
  TXP3,
  TXPCSCLKSMPL0,
  TXPCSCLKSMPL1,
  TXPCSCLKSMPL2,
  TXPCSCLKSMPL3,
  TXUSERCLKOUT0,
  TXUSERCLKOUT1,
  TXUSERCLKOUT2,
  TXUSERCLKOUT3,
  DADDR,
  DCLK,
  DEN,
  DFETRAINCTRL0,
  DFETRAINCTRL1,
  DFETRAINCTRL2,
  DFETRAINCTRL3,
  DI,
  DISABLEDRP,
  DWE,
  GTHINIT,
  GTHRESET,
  GTHX2LANE01,
  GTHX2LANE23,
  GTHX4LANE,
  MGMTPCSLANESEL,
  MGMTPCSMMDADDR,
  MGMTPCSREGADDR,
  MGMTPCSREGRD,
  MGMTPCSREGWR,
  MGMTPCSWRDATA,
  PLLPCSCLKDIV,
  PLLREFCLKSEL,
  POWERDOWN0,
  POWERDOWN1,
  POWERDOWN2,
  POWERDOWN3,
  REFCLK,
  RXBUFRESET0,
  RXBUFRESET1,
  RXBUFRESET2,
  RXBUFRESET3,
  RXENCOMMADET0,
  RXENCOMMADET1,
  RXENCOMMADET2,
  RXENCOMMADET3,
  RXN0,
  RXN1,
  RXN2,
  RXN3,
  RXP0,
  RXP1,
  RXP2,
  RXP3,
  RXPOLARITY0,
  RXPOLARITY1,
  RXPOLARITY2,
  RXPOLARITY3,
  RXPOWERDOWN0,
  RXPOWERDOWN1,
  RXPOWERDOWN2,
  RXPOWERDOWN3,
  RXRATE0,
  RXRATE1,
  RXRATE2,
  RXRATE3,
  RXSLIP0,
  RXSLIP1,
  RXSLIP2,
  RXSLIP3,
  RXUSERCLKIN0,
  RXUSERCLKIN1,
  RXUSERCLKIN2,
  RXUSERCLKIN3,
  SAMPLERATE0,
  SAMPLERATE1,
  SAMPLERATE2,
  SAMPLERATE3,
  TXBUFRESET0,
  TXBUFRESET1,
  TXBUFRESET2,
  TXBUFRESET3,
  TXCTRL0,
  TXCTRL1,
  TXCTRL2,
  TXCTRL3,
  TXDATA0,
  TXDATA1,
  TXDATA2,
  TXDATA3,
  TXDATAMSB0,
  TXDATAMSB1,
  TXDATAMSB2,
  TXDATAMSB3,
  TXDEEMPH0,
  TXDEEMPH1,
  TXDEEMPH2,
  TXDEEMPH3,
  TXMARGIN0,
  TXMARGIN1,
  TXMARGIN2,
  TXMARGIN3,
  TXPOWERDOWN0,
  TXPOWERDOWN1,
  TXPOWERDOWN2,
  TXPOWERDOWN3,
  TXRATE0,
  TXRATE1,
  TXRATE2,
  TXRATE3,
  TXUSERCLKIN0,
  TXUSERCLKIN1,
  TXUSERCLKIN2,
  TXUSERCLKIN3
);
   parameter SIM_VERSION = "1.0";
   parameter [0:0] GTH_CFG_PWRUP_LANE0 = 1'b1;
   parameter [0:0] GTH_CFG_PWRUP_LANE1 = 1'b1;
   parameter [0:0] GTH_CFG_PWRUP_LANE2 = 1'b1;
   parameter [0:0] GTH_CFG_PWRUP_LANE3 = 1'b1;
   parameter [15:0] BER_CONST_PTRN0 = 16'h0000;
   parameter [15:0] BER_CONST_PTRN1 = 16'h0000;
   parameter [15:0] BUFFER_CONFIG_LANE0 = 16'h4004;
   parameter [15:0] BUFFER_CONFIG_LANE1 = 16'h4004;
   parameter [15:0] BUFFER_CONFIG_LANE2 = 16'h4004;
   parameter [15:0] BUFFER_CONFIG_LANE3 = 16'h4004;
   parameter [15:0] DFE_TRAIN_CTRL_LANE0 = 16'h0000;
   parameter [15:0] DFE_TRAIN_CTRL_LANE1 = 16'h0000;
   parameter [15:0] DFE_TRAIN_CTRL_LANE2 = 16'h0000;
   parameter [15:0] DFE_TRAIN_CTRL_LANE3 = 16'h0000;
   parameter [15:0] DLL_CFG0 = 16'h8202;
   parameter [15:0] DLL_CFG1 = 16'h0000;
   parameter [15:0] E10GBASEKR_LD_COEFF_UPD_LANE0 = 16'h0000;
   parameter [15:0] E10GBASEKR_LD_COEFF_UPD_LANE1 = 16'h0000;
   parameter [15:0] E10GBASEKR_LD_COEFF_UPD_LANE2 = 16'h0000;
   parameter [15:0] E10GBASEKR_LD_COEFF_UPD_LANE3 = 16'h0000;
   parameter [15:0] E10GBASEKR_LP_COEFF_UPD_LANE0 = 16'h0000;
   parameter [15:0] E10GBASEKR_LP_COEFF_UPD_LANE1 = 16'h0000;
   parameter [15:0] E10GBASEKR_LP_COEFF_UPD_LANE2 = 16'h0000;
   parameter [15:0] E10GBASEKR_LP_COEFF_UPD_LANE3 = 16'h0000;
   parameter [15:0] E10GBASEKR_PMA_CTRL_LANE0 = 16'h0002;
   parameter [15:0] E10GBASEKR_PMA_CTRL_LANE1 = 16'h0002;
   parameter [15:0] E10GBASEKR_PMA_CTRL_LANE2 = 16'h0002;
   parameter [15:0] E10GBASEKR_PMA_CTRL_LANE3 = 16'h0002;
   parameter [15:0] E10GBASEKX_CTRL_LANE0 = 16'h0000;
   parameter [15:0] E10GBASEKX_CTRL_LANE1 = 16'h0000;
   parameter [15:0] E10GBASEKX_CTRL_LANE2 = 16'h0000;
   parameter [15:0] E10GBASEKX_CTRL_LANE3 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_CFG_LANE0 = 16'h070C;
   parameter [15:0] E10GBASER_PCS_CFG_LANE1 = 16'h070C;
   parameter [15:0] E10GBASER_PCS_CFG_LANE2 = 16'h070C;
   parameter [15:0] E10GBASER_PCS_CFG_LANE3 = 16'h070C;
   parameter [15:0] E10GBASER_PCS_SEEDA0_LANE0 = 16'h0001;
   parameter [15:0] E10GBASER_PCS_SEEDA0_LANE1 = 16'h0001;
   parameter [15:0] E10GBASER_PCS_SEEDA0_LANE2 = 16'h0001;
   parameter [15:0] E10GBASER_PCS_SEEDA0_LANE3 = 16'h0001;
   parameter [15:0] E10GBASER_PCS_SEEDA1_LANE0 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDA1_LANE1 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDA1_LANE2 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDA1_LANE3 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDA2_LANE0 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDA2_LANE1 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDA2_LANE2 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDA2_LANE3 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDA3_LANE0 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDA3_LANE1 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDA3_LANE2 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDA3_LANE3 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB0_LANE0 = 16'h0001;
   parameter [15:0] E10GBASER_PCS_SEEDB0_LANE1 = 16'h0001;
   parameter [15:0] E10GBASER_PCS_SEEDB0_LANE2 = 16'h0001;
   parameter [15:0] E10GBASER_PCS_SEEDB0_LANE3 = 16'h0001;
   parameter [15:0] E10GBASER_PCS_SEEDB1_LANE0 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB1_LANE1 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB1_LANE2 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB1_LANE3 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB2_LANE0 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB2_LANE1 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB2_LANE2 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB2_LANE3 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB3_LANE0 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB3_LANE1 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB3_LANE2 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_SEEDB3_LANE3 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_TEST_CTRL_LANE0 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_TEST_CTRL_LANE1 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_TEST_CTRL_LANE2 = 16'h0000;
   parameter [15:0] E10GBASER_PCS_TEST_CTRL_LANE3 = 16'h0000;
   parameter [15:0] E10GBASEX_PCS_TSTCTRL_LANE0 = 16'h0000;
   parameter [15:0] E10GBASEX_PCS_TSTCTRL_LANE1 = 16'h0000;
   parameter [15:0] E10GBASEX_PCS_TSTCTRL_LANE2 = 16'h0000;
   parameter [15:0] E10GBASEX_PCS_TSTCTRL_LANE3 = 16'h0000;
   parameter [15:0] GLBL0_NOISE_CTRL = 16'hF0B8;
   parameter [15:0] GLBL_AMON_SEL = 16'h0000;
   parameter [15:0] GLBL_DMON_SEL = 16'h0200;
   parameter [15:0] GLBL_PWR_CTRL = 16'h0000;
   parameter [15:0] LANE_AMON_SEL = 16'h00F0;
   parameter [15:0] LANE_DMON_SEL = 16'h0000;
   parameter [15:0] LANE_LNK_CFGOVRD = 16'h0000;
   parameter [15:0] LANE_PWR_CTRL_LANE0 = 16'h0400;
   parameter [15:0] LANE_PWR_CTRL_LANE1 = 16'h0400;
   parameter [15:0] LANE_PWR_CTRL_LANE2 = 16'h0400;
   parameter [15:0] LANE_PWR_CTRL_LANE3 = 16'h0400;
   parameter [15:0] LNK_TRN_CFG_LANE0 = 16'h0000;
   parameter [15:0] LNK_TRN_CFG_LANE1 = 16'h0000;
   parameter [15:0] LNK_TRN_CFG_LANE2 = 16'h0000;
   parameter [15:0] LNK_TRN_CFG_LANE3 = 16'h0000;
   parameter [15:0] LNK_TRN_COEFF_REQ_LANE0 = 16'h0000;
   parameter [15:0] LNK_TRN_COEFF_REQ_LANE1 = 16'h0000;
   parameter [15:0] LNK_TRN_COEFF_REQ_LANE2 = 16'h0000;
   parameter [15:0] LNK_TRN_COEFF_REQ_LANE3 = 16'h0000;
   parameter [15:0] MISC_CFG = 16'h0008;
   parameter [15:0] MODE_CFG1 = 16'h0000;
   parameter [15:0] MODE_CFG2 = 16'h0000;
   parameter [15:0] MODE_CFG3 = 16'h0000;
   parameter [15:0] MODE_CFG4 = 16'h0000;
   parameter [15:0] MODE_CFG5 = 16'h0000;
   parameter [15:0] MODE_CFG6 = 16'h0000;
   parameter [15:0] MODE_CFG7 = 16'h0000;
   parameter [15:0] PCS_ABILITY_LANE0 = 16'h0010;
   parameter [15:0] PCS_ABILITY_LANE1 = 16'h0010;
   parameter [15:0] PCS_ABILITY_LANE2 = 16'h0010;
   parameter [15:0] PCS_ABILITY_LANE3 = 16'h0010;
   parameter [15:0] PCS_CTRL1_LANE0 = 16'h2040;
   parameter [15:0] PCS_CTRL1_LANE1 = 16'h2040;
   parameter [15:0] PCS_CTRL1_LANE2 = 16'h2040;
   parameter [15:0] PCS_CTRL1_LANE3 = 16'h2040;
   parameter [15:0] PCS_CTRL2_LANE0 = 16'h0000;
   parameter [15:0] PCS_CTRL2_LANE1 = 16'h0000;
   parameter [15:0] PCS_CTRL2_LANE2 = 16'h0000;
   parameter [15:0] PCS_CTRL2_LANE3 = 16'h0000;
   parameter [15:0] PCS_MISC_CFG_0_LANE0 = 16'h1116;
   parameter [15:0] PCS_MISC_CFG_0_LANE1 = 16'h1116;
   parameter [15:0] PCS_MISC_CFG_0_LANE2 = 16'h1116;
   parameter [15:0] PCS_MISC_CFG_0_LANE3 = 16'h1116;
   parameter [15:0] PCS_MISC_CFG_1_LANE0 = 16'h0000;
   parameter [15:0] PCS_MISC_CFG_1_LANE1 = 16'h0000;
   parameter [15:0] PCS_MISC_CFG_1_LANE2 = 16'h0000;
   parameter [15:0] PCS_MISC_CFG_1_LANE3 = 16'h0000;
   parameter [15:0] PCS_MODE_LANE0 = 16'h0000;
   parameter [15:0] PCS_MODE_LANE1 = 16'h0000;
   parameter [15:0] PCS_MODE_LANE2 = 16'h0000;
   parameter [15:0] PCS_MODE_LANE3 = 16'h0000;
   parameter [15:0] PCS_RESET_1_LANE0 = 16'h0002;
   parameter [15:0] PCS_RESET_1_LANE1 = 16'h0002;
   parameter [15:0] PCS_RESET_1_LANE2 = 16'h0002;
   parameter [15:0] PCS_RESET_1_LANE3 = 16'h0002;
   parameter [15:0] PCS_RESET_LANE0 = 16'h0000;
   parameter [15:0] PCS_RESET_LANE1 = 16'h0000;
   parameter [15:0] PCS_RESET_LANE2 = 16'h0000;
   parameter [15:0] PCS_RESET_LANE3 = 16'h0000;
   parameter [15:0] PCS_TYPE_LANE0 = 16'h002C;
   parameter [15:0] PCS_TYPE_LANE1 = 16'h002C;
   parameter [15:0] PCS_TYPE_LANE2 = 16'h002C;
   parameter [15:0] PCS_TYPE_LANE3 = 16'h002C;
   parameter [15:0] PLL_CFG0 = 16'h95DF;
   parameter [15:0] PLL_CFG1 = 16'h81C0;
   parameter [15:0] PLL_CFG2 = 16'h0424;
   parameter [15:0] PMA_CTRL1_LANE0 = 16'h0000;
   parameter [15:0] PMA_CTRL1_LANE1 = 16'h0000;
   parameter [15:0] PMA_CTRL1_LANE2 = 16'h0000;
   parameter [15:0] PMA_CTRL1_LANE3 = 16'h0000;
   parameter [15:0] PMA_CTRL2_LANE0 = 16'h000B;
   parameter [15:0] PMA_CTRL2_LANE1 = 16'h000B;
   parameter [15:0] PMA_CTRL2_LANE2 = 16'h000B;
   parameter [15:0] PMA_CTRL2_LANE3 = 16'h000B;
   parameter [15:0] PMA_LPBK_CTRL_LANE0 = 16'h0004;
   parameter [15:0] PMA_LPBK_CTRL_LANE1 = 16'h0004;
   parameter [15:0] PMA_LPBK_CTRL_LANE2 = 16'h0004;
   parameter [15:0] PMA_LPBK_CTRL_LANE3 = 16'h0004;
   parameter [15:0] PRBS_BER_CFG0_LANE0 = 16'h0000;
   parameter [15:0] PRBS_BER_CFG0_LANE1 = 16'h0000;
   parameter [15:0] PRBS_BER_CFG0_LANE2 = 16'h0000;
   parameter [15:0] PRBS_BER_CFG0_LANE3 = 16'h0000;
   parameter [15:0] PRBS_BER_CFG1_LANE0 = 16'h0000;
   parameter [15:0] PRBS_BER_CFG1_LANE1 = 16'h0000;
   parameter [15:0] PRBS_BER_CFG1_LANE2 = 16'h0000;
   parameter [15:0] PRBS_BER_CFG1_LANE3 = 16'h0000;
   parameter [15:0] PRBS_CFG_LANE0 = 16'h000A;
   parameter [15:0] PRBS_CFG_LANE1 = 16'h000A;
   parameter [15:0] PRBS_CFG_LANE2 = 16'h000A;
   parameter [15:0] PRBS_CFG_LANE3 = 16'h000A;
   parameter [15:0] PTRN_CFG0_LSB = 16'h5555;
   parameter [15:0] PTRN_CFG0_MSB = 16'h5555;
   parameter [15:0] PTRN_LEN_CFG = 16'h001F;
   parameter [15:0] PWRUP_DLY = 16'h0000;
   parameter [15:0] RX_AEQ_VAL0_LANE0 = 16'h03C0;
   parameter [15:0] RX_AEQ_VAL0_LANE1 = 16'h03C0;
   parameter [15:0] RX_AEQ_VAL0_LANE2 = 16'h03C0;
   parameter [15:0] RX_AEQ_VAL0_LANE3 = 16'h03C0;
   parameter [15:0] RX_AEQ_VAL1_LANE0 = 16'h0000;
   parameter [15:0] RX_AEQ_VAL1_LANE1 = 16'h0000;
   parameter [15:0] RX_AEQ_VAL1_LANE2 = 16'h0000;
   parameter [15:0] RX_AEQ_VAL1_LANE3 = 16'h0000;
   parameter [15:0] RX_AGC_CTRL_LANE0 = 16'h0000;
   parameter [15:0] RX_AGC_CTRL_LANE1 = 16'h0000;
   parameter [15:0] RX_AGC_CTRL_LANE2 = 16'h0000;
   parameter [15:0] RX_AGC_CTRL_LANE3 = 16'h0000;
   parameter [15:0] RX_CDR_CTRL0_LANE0 = 16'h0005;
   parameter [15:0] RX_CDR_CTRL0_LANE1 = 16'h0005;
   parameter [15:0] RX_CDR_CTRL0_LANE2 = 16'h0005;
   parameter [15:0] RX_CDR_CTRL0_LANE3 = 16'h0005;
   parameter [15:0] RX_CDR_CTRL1_LANE0 = 16'h4200;
   parameter [15:0] RX_CDR_CTRL1_LANE1 = 16'h4200;
   parameter [15:0] RX_CDR_CTRL1_LANE2 = 16'h4200;
   parameter [15:0] RX_CDR_CTRL1_LANE3 = 16'h4200;
   parameter [15:0] RX_CDR_CTRL2_LANE0 = 16'h2000;
   parameter [15:0] RX_CDR_CTRL2_LANE1 = 16'h2000;
   parameter [15:0] RX_CDR_CTRL2_LANE2 = 16'h2000;
   parameter [15:0] RX_CDR_CTRL2_LANE3 = 16'h2000;
   parameter [15:0] RX_CFG0_LANE0 = 16'h0500;
   parameter [15:0] RX_CFG0_LANE1 = 16'h0500;
   parameter [15:0] RX_CFG0_LANE2 = 16'h0500;
   parameter [15:0] RX_CFG0_LANE3 = 16'h0500;
   parameter [15:0] RX_CFG1_LANE0 = 16'h821F;
   parameter [15:0] RX_CFG1_LANE1 = 16'h821F;
   parameter [15:0] RX_CFG1_LANE2 = 16'h821F;
   parameter [15:0] RX_CFG1_LANE3 = 16'h821F;
   parameter [15:0] RX_CFG2_LANE0 = 16'h1001;
   parameter [15:0] RX_CFG2_LANE1 = 16'h1001;
   parameter [15:0] RX_CFG2_LANE2 = 16'h1001;
   parameter [15:0] RX_CFG2_LANE3 = 16'h1001;
   parameter [15:0] RX_CTLE_CTRL_LANE0 = 16'h008F;
   parameter [15:0] RX_CTLE_CTRL_LANE1 = 16'h008F;
   parameter [15:0] RX_CTLE_CTRL_LANE2 = 16'h008F;
   parameter [15:0] RX_CTLE_CTRL_LANE3 = 16'h008F;
   parameter [15:0] RX_CTRL_OVRD_LANE0 = 16'h000C;
   parameter [15:0] RX_CTRL_OVRD_LANE1 = 16'h000C;
   parameter [15:0] RX_CTRL_OVRD_LANE2 = 16'h000C;
   parameter [15:0] RX_CTRL_OVRD_LANE3 = 16'h000C;
   parameter [15:0] RX_LOOP_CTRL_LANE0 = 16'h007F;
   parameter [15:0] RX_LOOP_CTRL_LANE1 = 16'h007F;
   parameter [15:0] RX_LOOP_CTRL_LANE2 = 16'h007F;
   parameter [15:0] RX_LOOP_CTRL_LANE3 = 16'h007F;
   parameter [15:0] RX_MVAL0_LANE0 = 16'h0000;
   parameter [15:0] RX_MVAL0_LANE1 = 16'h0000;
   parameter [15:0] RX_MVAL0_LANE2 = 16'h0000;
   parameter [15:0] RX_MVAL0_LANE3 = 16'h0000;
   parameter [15:0] RX_MVAL1_LANE0 = 16'h0000;
   parameter [15:0] RX_MVAL1_LANE1 = 16'h0000;
   parameter [15:0] RX_MVAL1_LANE2 = 16'h0000;
   parameter [15:0] RX_MVAL1_LANE3 = 16'h0000;
   parameter [15:0] RX_P0S_CTRL = 16'h1206;
   parameter [15:0] RX_P0_CTRL = 16'h11F0;
   parameter [15:0] RX_P1_CTRL = 16'h120F;
   parameter [15:0] RX_P2_CTRL = 16'h0E0F;
   parameter [15:0] RX_PI_CTRL0 = 16'hD2F0;
   parameter [15:0] RX_PI_CTRL1 = 16'h0080;
   parameter [15:0] SLICE_CFG = 16'h0000;
   parameter [15:0] SLICE_NOISE_CTRL_0_LANE01 = 16'h0000;
   parameter [15:0] SLICE_NOISE_CTRL_0_LANE23 = 16'h0000;
   parameter [15:0] SLICE_NOISE_CTRL_1_LANE01 = 16'h0000;
   parameter [15:0] SLICE_NOISE_CTRL_1_LANE23 = 16'h0000;
   parameter [15:0] SLICE_NOISE_CTRL_2_LANE01 = 16'h7FFF;
   parameter [15:0] SLICE_NOISE_CTRL_2_LANE23 = 16'h7FFF;
   parameter [15:0] SLICE_TX_RESET_LANE01 = 16'h0000;
   parameter [15:0] SLICE_TX_RESET_LANE23 = 16'h0000;
   parameter [15:0] TERM_CTRL_LANE0 = 16'h5007;
   parameter [15:0] TERM_CTRL_LANE1 = 16'h5007;
   parameter [15:0] TERM_CTRL_LANE2 = 16'h5007;
   parameter [15:0] TERM_CTRL_LANE3 = 16'h5007;
   parameter [15:0] TX_CFG0_LANE0 = 16'h203D;
   parameter [15:0] TX_CFG0_LANE1 = 16'h203D;
   parameter [15:0] TX_CFG0_LANE2 = 16'h203D;
   parameter [15:0] TX_CFG0_LANE3 = 16'h203D;
   parameter [15:0] TX_CFG1_LANE0 = 16'h0F00;
   parameter [15:0] TX_CFG1_LANE1 = 16'h0F00;
   parameter [15:0] TX_CFG1_LANE2 = 16'h0F00;
   parameter [15:0] TX_CFG1_LANE3 = 16'h0F00;
   parameter [15:0] TX_CFG2_LANE0 = 16'h0081;
   parameter [15:0] TX_CFG2_LANE1 = 16'h0081;
   parameter [15:0] TX_CFG2_LANE2 = 16'h0081;
   parameter [15:0] TX_CFG2_LANE3 = 16'h0081;
   parameter [15:0] TX_CLK_SEL0_LANE0 = 16'h2121;
   parameter [15:0] TX_CLK_SEL0_LANE1 = 16'h2121;
   parameter [15:0] TX_CLK_SEL0_LANE2 = 16'h2121;
   parameter [15:0] TX_CLK_SEL0_LANE3 = 16'h2121;
   parameter [15:0] TX_CLK_SEL1_LANE0 = 16'h2121;
   parameter [15:0] TX_CLK_SEL1_LANE1 = 16'h2121;
   parameter [15:0] TX_CLK_SEL1_LANE2 = 16'h2121;
   parameter [15:0] TX_CLK_SEL1_LANE3 = 16'h2121;
   parameter [15:0] TX_DISABLE_LANE0 = 16'h0000;
   parameter [15:0] TX_DISABLE_LANE1 = 16'h0000;
   parameter [15:0] TX_DISABLE_LANE2 = 16'h0000;
   parameter [15:0] TX_DISABLE_LANE3 = 16'h0000;
   parameter [15:0] TX_P0P0S_CTRL = 16'h060C;
   parameter [15:0] TX_P1P2_CTRL = 16'h0C39;
   parameter [15:0] TX_PREEMPH_LANE0 = 16'h00A1;
   parameter [15:0] TX_PREEMPH_LANE1 = 16'h00A1;
   parameter [15:0] TX_PREEMPH_LANE2 = 16'h00A1;
   parameter [15:0] TX_PREEMPH_LANE3 = 16'h00A1;
   parameter [15:0] TX_PWR_RATE_OVRD_LANE0 = 16'h0060;
   parameter [15:0] TX_PWR_RATE_OVRD_LANE1 = 16'h0060;
   parameter [15:0] TX_PWR_RATE_OVRD_LANE2 = 16'h0060;
   parameter [15:0] TX_PWR_RATE_OVRD_LANE3 = 16'h0060;
   parameter integer RX_FABRIC_WIDTH0 = 6466;
   parameter integer RX_FABRIC_WIDTH1 = 6466;
   parameter integer RX_FABRIC_WIDTH2 = 6466;
   parameter integer RX_FABRIC_WIDTH3 = 6466;
   parameter integer SIM_GTHRESET_SPEEDUP = 1;
   parameter integer TX_FABRIC_WIDTH0 = 6466;
   parameter integer TX_FABRIC_WIDTH1 = 6466;
   parameter integer TX_FABRIC_WIDTH2 = 6466;
   parameter integer TX_FABRIC_WIDTH3 = 6466;
   output DRDY;
   output GTHINITDONE;
   output MGMTPCSRDACK;
   output RXCTRLACK0;
   output RXCTRLACK1;
   output RXCTRLACK2;
   output RXCTRLACK3;
   output RXDATATAP0;
   output RXDATATAP1;
   output RXDATATAP2;
   output RXDATATAP3;
   output RXPCSCLKSMPL0;
   output RXPCSCLKSMPL1;
   output RXPCSCLKSMPL2;
   output RXPCSCLKSMPL3;
   output RXUSERCLKOUT0;
   output RXUSERCLKOUT1;
   output RXUSERCLKOUT2;
   output RXUSERCLKOUT3;
   output TSTPATH;
   output TSTREFCLKFAB;
   output TSTREFCLKOUT;
   output TXCTRLACK0;
   output TXCTRLACK1;
   output TXCTRLACK2;
   output TXCTRLACK3;
   output TXDATATAP10;
   output TXDATATAP11;
   output TXDATATAP12;
   output TXDATATAP13;
   output TXDATATAP20;
   output TXDATATAP21;
   output TXDATATAP22;
   output TXDATATAP23;
   output TXN0;
   output TXN1;
   output TXN2;
   output TXN3;
   output TXP0;
   output TXP1;
   output TXP2;
   output TXP3;
   output TXPCSCLKSMPL0;
   output TXPCSCLKSMPL1;
   output TXPCSCLKSMPL2;
   output TXPCSCLKSMPL3;
   output TXUSERCLKOUT0;
   output TXUSERCLKOUT1;
   output TXUSERCLKOUT2;
   output TXUSERCLKOUT3;
   output [15:0] DRPDO;
   output [15:0] MGMTPCSRDDATA;
   output [63:0] RXDATA0;
   output [63:0] RXDATA1;
   output [63:0] RXDATA2;
   output [63:0] RXDATA3;
   output [7:0] RXCODEERR0;
   output [7:0] RXCODEERR1;
   output [7:0] RXCODEERR2;
   output [7:0] RXCODEERR3;
   output [7:0] RXCTRL0;
   output [7:0] RXCTRL1;
   output [7:0] RXCTRL2;
   output [7:0] RXCTRL3;
   output [7:0] RXDISPERR0;
   output [7:0] RXDISPERR1;
   output [7:0] RXDISPERR2;
   output [7:0] RXDISPERR3;
   output [7:0] RXVALID0;
   output [7:0] RXVALID1;
   output [7:0] RXVALID2;
   output [7:0] RXVALID3;
   input DCLK;
   input DEN;
   input DFETRAINCTRL0;
   input DFETRAINCTRL1;
   input DFETRAINCTRL2;
   input DFETRAINCTRL3;
   input DISABLEDRP;
   input DWE;
   input GTHINIT;
   input GTHRESET;
   input GTHX2LANE01;
   input GTHX2LANE23;
   input GTHX4LANE;
   input MGMTPCSREGRD;
   input MGMTPCSREGWR;
   input POWERDOWN0;
   input POWERDOWN1;
   input POWERDOWN2;
   input POWERDOWN3;
   input REFCLK;
   input RXBUFRESET0;
   input RXBUFRESET1;
   input RXBUFRESET2;
   input RXBUFRESET3;
   input RXENCOMMADET0;
   input RXENCOMMADET1;
   input RXENCOMMADET2;
   input RXENCOMMADET3;
   input RXN0;
   input RXN1;
   input RXN2;
   input RXN3;
   input RXP0;
   input RXP1;
   input RXP2;
   input RXP3;
   input RXPOLARITY0;
   input RXPOLARITY1;
   input RXPOLARITY2;
   input RXPOLARITY3;
   input RXSLIP0;
   input RXSLIP1;
   input RXSLIP2;
   input RXSLIP3;
   input RXUSERCLKIN0;
   input RXUSERCLKIN1;
   input RXUSERCLKIN2;
   input RXUSERCLKIN3;
   input TXBUFRESET0;
   input TXBUFRESET1;
   input TXBUFRESET2;
   input TXBUFRESET3;
   input TXDEEMPH0;
   input TXDEEMPH1;
   input TXDEEMPH2;
   input TXDEEMPH3;
   input TXUSERCLKIN0;
   input TXUSERCLKIN1;
   input TXUSERCLKIN2;
   input TXUSERCLKIN3;
   input [15:0] DADDR;
   input [15:0] DI;
   input [15:0] MGMTPCSREGADDR;
   input [15:0] MGMTPCSWRDATA;
   input [1:0] RXPOWERDOWN0;
   input [1:0] RXPOWERDOWN1;
   input [1:0] RXPOWERDOWN2;
   input [1:0] RXPOWERDOWN3;
   input [1:0] RXRATE0;
   input [1:0] RXRATE1;
   input [1:0] RXRATE2;
   input [1:0] RXRATE3;
   input [1:0] TXPOWERDOWN0;
   input [1:0] TXPOWERDOWN1;
   input [1:0] TXPOWERDOWN2;
   input [1:0] TXPOWERDOWN3;
   input [1:0] TXRATE0;
   input [1:0] TXRATE1;
   input [1:0] TXRATE2;
   input [1:0] TXRATE3;
   input [2:0] PLLREFCLKSEL;
   input [2:0] SAMPLERATE0;
   input [2:0] SAMPLERATE1;
   input [2:0] SAMPLERATE2;
   input [2:0] SAMPLERATE3;
   input [2:0] TXMARGIN0;
   input [2:0] TXMARGIN1;
   input [2:0] TXMARGIN2;
   input [2:0] TXMARGIN3;
   input [3:0] MGMTPCSLANESEL;
   input [4:0] MGMTPCSMMDADDR;
   input [5:0] PLLPCSCLKDIV;
   input [63:0] TXDATA0;
   input [63:0] TXDATA1;
   input [63:0] TXDATA2;
   input [63:0] TXDATA3;
   input [7:0] TXCTRL0;
   input [7:0] TXCTRL1;
   input [7:0] TXCTRL2;
   input [7:0] TXCTRL3;
   input [7:0] TXDATAMSB0;
   input [7:0] TXDATAMSB1;
   input [7:0] TXDATAMSB2;
   input [7:0] TXDATAMSB3;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTP_DUAL (
  DO,
  DRDY,
  PHYSTATUS0,
  PHYSTATUS1,
  PLLLKDET,
  REFCLKOUT,
  RESETDONE0,
  RESETDONE1,
  RXBUFSTATUS0,
  RXBUFSTATUS1,
  RXBYTEISALIGNED0,
  RXBYTEISALIGNED1,
  RXBYTEREALIGN0,
  RXBYTEREALIGN1,
  RXCHANBONDSEQ0,
  RXCHANBONDSEQ1,
  RXCHANISALIGNED0,
  RXCHANISALIGNED1,
  RXCHANREALIGN0,
  RXCHANREALIGN1,
  RXCHARISCOMMA0,
  RXCHARISCOMMA1,
  RXCHARISK0,
  RXCHARISK1,
  RXCHBONDO0,
  RXCHBONDO1,
  RXCLKCORCNT0,
  RXCLKCORCNT1,
  RXCOMMADET0,
  RXCOMMADET1,
  RXDATA0,
  RXDATA1,
  RXDISPERR0,
  RXDISPERR1,
  RXELECIDLE0,
  RXELECIDLE1,
  RXLOSSOFSYNC0,
  RXLOSSOFSYNC1,
  RXNOTINTABLE0,
  RXNOTINTABLE1,
  RXOVERSAMPLEERR0,
  RXOVERSAMPLEERR1,
  RXPRBSERR0,
  RXPRBSERR1,
  RXRECCLK0,
  RXRECCLK1,
  RXRUNDISP0,
  RXRUNDISP1,
  RXSTATUS0,
  RXSTATUS1,
  RXVALID0,
  RXVALID1,
  TXBUFSTATUS0,
  TXBUFSTATUS1,
  TXKERR0,
  TXKERR1,
  TXN0,
  TXN1,
  TXOUTCLK0,
  TXOUTCLK1,
  TXP0,
  TXP1,
  TXRUNDISP0,
  TXRUNDISP1,
  CLKIN,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  GTPRESET,
  GTPTEST,
  INTDATAWIDTH,
  LOOPBACK0,
  LOOPBACK1,
  PLLLKDETEN,
  PLLPOWERDOWN,
  PRBSCNTRESET0,
  PRBSCNTRESET1,
  REFCLKPWRDNB,
  RXBUFRESET0,
  RXBUFRESET1,
  RXCDRRESET0,
  RXCDRRESET1,
  RXCHBONDI0,
  RXCHBONDI1,
  RXCOMMADETUSE0,
  RXCOMMADETUSE1,
  RXDATAWIDTH0,
  RXDATAWIDTH1,
  RXDEC8B10BUSE0,
  RXDEC8B10BUSE1,
  RXELECIDLERESET0,
  RXELECIDLERESET1,
  RXENCHANSYNC0,
  RXENCHANSYNC1,
  RXENELECIDLERESETB,
  RXENEQB0,
  RXENEQB1,
  RXENMCOMMAALIGN0,
  RXENMCOMMAALIGN1,
  RXENPCOMMAALIGN0,
  RXENPCOMMAALIGN1,
  RXENPRBSTST0,
  RXENPRBSTST1,
  RXENSAMPLEALIGN0,
  RXENSAMPLEALIGN1,
  RXEQMIX0,
  RXEQMIX1,
  RXEQPOLE0,
  RXEQPOLE1,
  RXN0,
  RXN1,
  RXP0,
  RXP1,
  RXPMASETPHASE0,
  RXPMASETPHASE1,
  RXPOLARITY0,
  RXPOLARITY1,
  RXPOWERDOWN0,
  RXPOWERDOWN1,
  RXRESET0,
  RXRESET1,
  RXSLIDE0,
  RXSLIDE1,
  RXUSRCLK0,
  RXUSRCLK1,
  RXUSRCLK20,
  RXUSRCLK21,
  TXBUFDIFFCTRL0,
  TXBUFDIFFCTRL1,
  TXBYPASS8B10B0,
  TXBYPASS8B10B1,
  TXCHARDISPMODE0,
  TXCHARDISPMODE1,
  TXCHARDISPVAL0,
  TXCHARDISPVAL1,
  TXCHARISK0,
  TXCHARISK1,
  TXCOMSTART0,
  TXCOMSTART1,
  TXCOMTYPE0,
  TXCOMTYPE1,
  TXDATA0,
  TXDATA1,
  TXDATAWIDTH0,
  TXDATAWIDTH1,
  TXDETECTRX0,
  TXDETECTRX1,
  TXDIFFCTRL0,
  TXDIFFCTRL1,
  TXELECIDLE0,
  TXELECIDLE1,
  TXENC8B10BUSE0,
  TXENC8B10BUSE1,
  TXENPMAPHASEALIGN,
  TXENPRBSTST0,
  TXENPRBSTST1,
  TXINHIBIT0,
  TXINHIBIT1,
  TXPMASETPHASE,
  TXPOLARITY0,
  TXPOLARITY1,
  TXPOWERDOWN0,
  TXPOWERDOWN1,
  TXPREEMPHASIS0,
  TXPREEMPHASIS1,
  TXRESET0,
  TXRESET1,
  TXUSRCLK0,
  TXUSRCLK1,
  TXUSRCLK20,
  TXUSRCLK21
);
  parameter AC_CAP_DIS_0 = "TRUE";
  parameter AC_CAP_DIS_1 = "TRUE";
  parameter CHAN_BOND_MODE_0 = "OFF";
  parameter CHAN_BOND_MODE_1 = "OFF";
  parameter CHAN_BOND_SEQ_2_USE_0 = "TRUE";
  parameter CHAN_BOND_SEQ_2_USE_1 = "TRUE";
  parameter CLKINDC_B = "TRUE";
  parameter CLK_CORRECT_USE_0 = "TRUE";
  parameter CLK_CORRECT_USE_1 = "TRUE";
  parameter CLK_COR_INSERT_IDLE_FLAG_0 = "FALSE";
  parameter CLK_COR_INSERT_IDLE_FLAG_1 = "FALSE";
  parameter CLK_COR_KEEP_IDLE_0 = "FALSE";
  parameter CLK_COR_KEEP_IDLE_1 = "FALSE";
  parameter CLK_COR_PRECEDENCE_0 = "TRUE";
  parameter CLK_COR_PRECEDENCE_1 = "TRUE";
  parameter CLK_COR_SEQ_2_USE_0 = "FALSE";
  parameter CLK_COR_SEQ_2_USE_1 = "FALSE";
  parameter COMMA_DOUBLE_0 = "FALSE";
  parameter COMMA_DOUBLE_1 = "FALSE";
  parameter DEC_MCOMMA_DETECT_0 = "TRUE";
  parameter DEC_MCOMMA_DETECT_1 = "TRUE";
  parameter DEC_PCOMMA_DETECT_0 = "TRUE";
  parameter DEC_PCOMMA_DETECT_1 = "TRUE";
  parameter DEC_VALID_COMMA_ONLY_0 = "TRUE";
  parameter DEC_VALID_COMMA_ONLY_1 = "TRUE";
  parameter MCOMMA_DETECT_0 = "TRUE";
  parameter MCOMMA_DETECT_1 = "TRUE";
  parameter OVERSAMPLE_MODE = "FALSE";
  parameter PCI_EXPRESS_MODE_0 = "TRUE";
  parameter PCI_EXPRESS_MODE_1 = "TRUE";
  parameter PCOMMA_DETECT_0 = "TRUE";
  parameter PCOMMA_DETECT_1 = "TRUE";
  parameter PLL_SATA_0 = "FALSE";
  parameter PLL_SATA_1 = "FALSE";
  parameter RCV_TERM_GND_0 = "TRUE";
  parameter RCV_TERM_GND_1 = "TRUE";
  parameter RCV_TERM_MID_0 = "FALSE";
  parameter RCV_TERM_MID_1 = "FALSE";
  parameter RCV_TERM_VTTRX_0 = "FALSE";
  parameter RCV_TERM_VTTRX_1 = "FALSE";
  parameter RX_BUFFER_USE_0 = "TRUE";
  parameter RX_BUFFER_USE_1 = "TRUE";
  parameter RX_DECODE_SEQ_MATCH_0 = "TRUE";
  parameter RX_DECODE_SEQ_MATCH_1 = "TRUE";
  parameter RX_LOSS_OF_SYNC_FSM_0 = "FALSE";
  parameter RX_LOSS_OF_SYNC_FSM_1 = "FALSE";
  parameter RX_SLIDE_MODE_0 = "PCS";
  parameter RX_SLIDE_MODE_1 = "PCS";
  parameter RX_STATUS_FMT_0 = "PCIE";
  parameter RX_STATUS_FMT_1 = "PCIE";
  parameter RX_XCLK_SEL_0 = "RXREC";
  parameter RX_XCLK_SEL_1 = "RXREC";
  parameter SIM_MODE = "FAST";
  parameter SIM_PLL_PERDIV2 = 9'h190;
  parameter SIM_RECEIVER_DETECT_PASS0 = "FALSE";
  parameter SIM_RECEIVER_DETECT_PASS1 = "FALSE";
  parameter TERMINATION_OVRD = "FALSE";
  parameter TX_BUFFER_USE_0 = "TRUE";
  parameter TX_BUFFER_USE_1 = "TRUE";
  parameter TX_DIFF_BOOST_0 = "TRUE";
  parameter TX_DIFF_BOOST_1 = "TRUE";
  parameter TX_XCLK_SEL_0 = "TXUSR";
  parameter TX_XCLK_SEL_1 = "TXUSR";
  parameter [15:0] TRANS_TIME_FROM_P2_0 = 16'h003c;
  parameter [15:0] TRANS_TIME_FROM_P2_1 = 16'h003c;
  parameter [15:0] TRANS_TIME_NON_P2_0 = 16'h0019;
  parameter [15:0] TRANS_TIME_NON_P2_1 = 16'h0019;
  parameter [15:0] TRANS_TIME_TO_P2_0 = 16'h0064;
  parameter [15:0] TRANS_TIME_TO_P2_1 = 16'h0064;
  parameter [24:0] PMA_RX_CFG_0 = 25'h09f0089;
  parameter [24:0] PMA_RX_CFG_1 = 25'h09f0089;
  parameter [26:0] PMA_CDR_SCAN_0 = 27'h6c07640;
  parameter [26:0] PMA_CDR_SCAN_1 = 27'h6c07640;
  parameter [27:0] PCS_COM_CFG = 28'h1680a0e;
  parameter [2:0] OOBDETECT_THRESHOLD_0 = 3'b001;
  parameter [2:0] OOBDETECT_THRESHOLD_1 = 3'b001;
  parameter [2:0] SATA_BURST_VAL_0 = 3'b100;
  parameter [2:0] SATA_BURST_VAL_1 = 3'b100;
  parameter [2:0] SATA_IDLE_VAL_0 = 3'b011;
  parameter [2:0] SATA_IDLE_VAL_1 = 3'b011;
  parameter [31:0] PRBS_ERR_THRESHOLD_0 = 32'h1;
  parameter [31:0] PRBS_ERR_THRESHOLD_1 = 32'h1;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE_0 = 4'b1111;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE_1 = 4'b1111;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE_0 = 4'b1111;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE_1 = 4'b1111;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE_0 = 4'b1111;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE_1 = 4'b1111;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE_0 = 4'b1111;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE_1 = 4'b1111;
  parameter [3:0] COM_BURST_VAL_0 = 4'b1111;
  parameter [3:0] COM_BURST_VAL_1 = 4'b1111;
  parameter [4:0] TERMINATION_CTRL = 5'b10100;
  parameter [4:0] TXRX_INVERT_0 = 5'b00000;
  parameter [4:0] TXRX_INVERT_1 = 5'b00000;
  parameter [9:0] CHAN_BOND_SEQ_1_1_0 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_1_1 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_2_0 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_2_1 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_3_0 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_3_1 = 10'b0001001010;
  parameter [9:0] CHAN_BOND_SEQ_1_4_0 = 10'b0110111100;
  parameter [9:0] CHAN_BOND_SEQ_1_4_1 = 10'b0110111100;
  parameter [9:0] CHAN_BOND_SEQ_2_1_0 = 10'b0110111100;
  parameter [9:0] CHAN_BOND_SEQ_2_1_1 = 10'b0110111100;
  parameter [9:0] CHAN_BOND_SEQ_2_2_0 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_2_1 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_3_0 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_3_1 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_4_0 = 10'b0100111100;
  parameter [9:0] CHAN_BOND_SEQ_2_4_1 = 10'b0100111100;
  parameter [9:0] CLK_COR_SEQ_1_1_0 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2_0 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_1_2_1 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_1_3_0 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_1_3_1 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_1_4_0 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_1_4_1 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_2_1_0 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_2_1_1 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_2_2_0 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_2_2_1 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_2_3_0 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_2_3_1 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_2_4_0 = 10'b0;
  parameter [9:0] CLK_COR_SEQ_2_4_1 = 10'b0;
  parameter [9:0] COMMA_10B_ENABLE_0 = 10'b1111111111;
  parameter [9:0] COMMA_10B_ENABLE_1 = 10'b1111111111;
  parameter [9:0] MCOMMA_10B_VALUE_0 = 10'b1010000011;
  parameter [9:0] MCOMMA_10B_VALUE_1 = 10'b1010000011;
  parameter [9:0] PCOMMA_10B_VALUE_0 = 10'b0101111100;
  parameter [9:0] PCOMMA_10B_VALUE_1 = 10'b0101111100;
  parameter integer ALIGN_COMMA_WORD_0 = 1;
  parameter integer ALIGN_COMMA_WORD_1 = 1;
  parameter integer CHAN_BOND_1_MAX_SKEW_0 = 7;
  parameter integer CHAN_BOND_1_MAX_SKEW_1 = 7;
  parameter integer CHAN_BOND_2_MAX_SKEW_0 = 1;
  parameter integer CHAN_BOND_2_MAX_SKEW_1 = 1;
  parameter integer CHAN_BOND_LEVEL_0 = 0;
  parameter integer CHAN_BOND_LEVEL_1 = 0;
  parameter integer CHAN_BOND_SEQ_LEN_0 = 4;
  parameter integer CHAN_BOND_SEQ_LEN_1 = 4;
  parameter integer CLK25_DIVIDER = 4;
  parameter integer CLK_COR_ADJ_LEN_0 = 1;
  parameter integer CLK_COR_ADJ_LEN_1 = 1;
  parameter integer CLK_COR_DET_LEN_0 = 1;
  parameter integer CLK_COR_DET_LEN_1 = 1;
  parameter integer CLK_COR_MAX_LAT_0 = 18;
  parameter integer CLK_COR_MAX_LAT_1 = 18;
  parameter integer CLK_COR_MIN_LAT_0 = 16;
  parameter integer CLK_COR_MIN_LAT_1 = 16;
  parameter integer CLK_COR_REPEAT_WAIT_0 = 5;
  parameter integer CLK_COR_REPEAT_WAIT_1 = 5;
  parameter integer OOB_CLK_DIVIDER = 4;
  parameter integer PLL_DIVSEL_FB = 5;
  parameter integer PLL_DIVSEL_REF = 2;
  parameter integer PLL_RXDIVSEL_OUT_0 = 1;
  parameter integer PLL_RXDIVSEL_OUT_1 = 1;
  parameter integer PLL_TXDIVSEL_COMM_OUT = 1;
  parameter integer PLL_TXDIVSEL_OUT_0 = 1;
  parameter integer PLL_TXDIVSEL_OUT_1 = 1;
  parameter integer RX_LOS_INVALID_INCR_0 = 8;
  parameter integer RX_LOS_INVALID_INCR_1 = 8;
  parameter integer RX_LOS_THRESHOLD_0 = 128;
  parameter integer RX_LOS_THRESHOLD_1 = 128;
  parameter integer SATA_MAX_BURST_0 = 7;
  parameter integer SATA_MAX_BURST_1 = 7;
  parameter integer SATA_MAX_INIT_0 = 22;
  parameter integer SATA_MAX_INIT_1 = 22;
  parameter integer SATA_MAX_WAKE_0 = 7;
  parameter integer SATA_MAX_WAKE_1 = 7;
  parameter integer SATA_MIN_BURST_0 = 4;
  parameter integer SATA_MIN_BURST_1 = 4;
  parameter integer SATA_MIN_INIT_0 = 12;
  parameter integer SATA_MIN_INIT_1 = 12;
  parameter integer SATA_MIN_WAKE_0 = 4;
  parameter integer SATA_MIN_WAKE_1 = 4;
  parameter integer SIM_GTPRESET_SPEEDUP = 0;
  parameter integer TERMINATION_IMP_0 = 50;
  parameter integer TERMINATION_IMP_1 = 50;
  parameter integer TX_SYNC_FILTERB = 1;
  output DRDY;
  output PHYSTATUS0;
  output PHYSTATUS1;
  output PLLLKDET;
  output REFCLKOUT;
  output RESETDONE0;
  output RESETDONE1;
  output RXBYTEISALIGNED0;
  output RXBYTEISALIGNED1;
  output RXBYTEREALIGN0;
  output RXBYTEREALIGN1;
  output RXCHANBONDSEQ0;
  output RXCHANBONDSEQ1;
  output RXCHANISALIGNED0;
  output RXCHANISALIGNED1;
  output RXCHANREALIGN0;
  output RXCHANREALIGN1;
  output RXCOMMADET0;
  output RXCOMMADET1;
  output RXELECIDLE0;
  output RXELECIDLE1;
  output RXOVERSAMPLEERR0;
  output RXOVERSAMPLEERR1;
  output RXPRBSERR0;
  output RXPRBSERR1;
  output RXRECCLK0;
  output RXRECCLK1;
  output RXVALID0;
  output RXVALID1;
  output TXN0;
  output TXN1;
  output TXOUTCLK0;
  output TXOUTCLK1;
  output TXP0;
  output TXP1;
  output [15:0] DO;
  output [15:0] RXDATA0;
  output [15:0] RXDATA1;
  output [1:0] RXCHARISCOMMA0;
  output [1:0] RXCHARISCOMMA1;
  output [1:0] RXCHARISK0;
  output [1:0] RXCHARISK1;
  output [1:0] RXDISPERR0;
  output [1:0] RXDISPERR1;
  output [1:0] RXLOSSOFSYNC0;
  output [1:0] RXLOSSOFSYNC1;
  output [1:0] RXNOTINTABLE0;
  output [1:0] RXNOTINTABLE1;
  output [1:0] RXRUNDISP0;
  output [1:0] RXRUNDISP1;
  output [1:0] TXBUFSTATUS0;
  output [1:0] TXBUFSTATUS1;
  output [1:0] TXKERR0;
  output [1:0] TXKERR1;
  output [1:0] TXRUNDISP0;
  output [1:0] TXRUNDISP1;
  output [2:0] RXBUFSTATUS0;
  output [2:0] RXBUFSTATUS1;
  output [2:0] RXCHBONDO0;
  output [2:0] RXCHBONDO1;
  output [2:0] RXCLKCORCNT0;
  output [2:0] RXCLKCORCNT1;
  output [2:0] RXSTATUS0;
  output [2:0] RXSTATUS1;
  input CLKIN;
  input DCLK;
  input DEN;
  input DWE;
  input GTPRESET;
  input INTDATAWIDTH;
  input PLLLKDETEN;
  input PLLPOWERDOWN;
  input PRBSCNTRESET0;
  input PRBSCNTRESET1;
  input REFCLKPWRDNB;
  input RXBUFRESET0;
  input RXBUFRESET1;
  input RXCDRRESET0;
  input RXCDRRESET1;
  input RXCOMMADETUSE0;
  input RXCOMMADETUSE1;
  input RXDATAWIDTH0;
  input RXDATAWIDTH1;
  input RXDEC8B10BUSE0;
  input RXDEC8B10BUSE1;
  input RXELECIDLERESET0;
  input RXELECIDLERESET1;
  input RXENCHANSYNC0;
  input RXENCHANSYNC1;
  input RXENELECIDLERESETB;
  input RXENEQB0;
  input RXENEQB1;
  input RXENMCOMMAALIGN0;
  input RXENMCOMMAALIGN1;
  input RXENPCOMMAALIGN0;
  input RXENPCOMMAALIGN1;
  input RXENSAMPLEALIGN0;
  input RXENSAMPLEALIGN1;
  input RXN0;
  input RXN1;
  input RXP0;
  input RXP1;
  input RXPMASETPHASE0;
  input RXPMASETPHASE1;
  input RXPOLARITY0;
  input RXPOLARITY1;
  input RXRESET0;
  input RXRESET1;
  input RXSLIDE0;
  input RXSLIDE1;
  input RXUSRCLK0;
  input RXUSRCLK1;
  input RXUSRCLK20;
  input RXUSRCLK21;
  input TXCOMSTART0;
  input TXCOMSTART1;
  input TXCOMTYPE0;
  input TXCOMTYPE1;
  input TXDATAWIDTH0;
  input TXDATAWIDTH1;
  input TXDETECTRX0;
  input TXDETECTRX1;
  input TXELECIDLE0;
  input TXELECIDLE1;
  input TXENC8B10BUSE0;
  input TXENC8B10BUSE1;
  input TXENPMAPHASEALIGN;
  input TXINHIBIT0;
  input TXINHIBIT1;
  input TXPMASETPHASE;
  input TXPOLARITY0;
  input TXPOLARITY1;
  input TXRESET0;
  input TXRESET1;
  input TXUSRCLK0;
  input TXUSRCLK1;
  input TXUSRCLK20;
  input TXUSRCLK21;
  input [15:0] DI;
  input [15:0] TXDATA0;
  input [15:0] TXDATA1;
  input [1:0] RXENPRBSTST0;
  input [1:0] RXENPRBSTST1;
  input [1:0] RXEQMIX0;
  input [1:0] RXEQMIX1;
  input [1:0] RXPOWERDOWN0;
  input [1:0] RXPOWERDOWN1;
  input [1:0] TXBYPASS8B10B0;
  input [1:0] TXBYPASS8B10B1;
  input [1:0] TXCHARDISPMODE0;
  input [1:0] TXCHARDISPMODE1;
  input [1:0] TXCHARDISPVAL0;
  input [1:0] TXCHARDISPVAL1;
  input [1:0] TXCHARISK0;
  input [1:0] TXCHARISK1;
  input [1:0] TXENPRBSTST0;
  input [1:0] TXENPRBSTST1;
  input [1:0] TXPOWERDOWN0;
  input [1:0] TXPOWERDOWN1;
  input [2:0] LOOPBACK0;
  input [2:0] LOOPBACK1;
  input [2:0] RXCHBONDI0;
  input [2:0] RXCHBONDI1;
  input [2:0] TXBUFDIFFCTRL0;
  input [2:0] TXBUFDIFFCTRL1;
  input [2:0] TXDIFFCTRL0;
  input [2:0] TXDIFFCTRL1;
  input [2:0] TXPREEMPHASIS0;
  input [2:0] TXPREEMPHASIS1;
  input [3:0] GTPTEST;
  input [3:0] RXEQPOLE0;
  input [3:0] RXEQPOLE1;
  input [6:0] DADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTX_DUAL (
  DFECLKDLYADJMONITOR0,
  DFECLKDLYADJMONITOR1,
  DFEEYEDACMONITOR0,
  DFEEYEDACMONITOR1,
  DFESENSCAL0,
  DFESENSCAL1,
  DFETAP1MONITOR0,
  DFETAP1MONITOR1,
  DFETAP2MONITOR0,
  DFETAP2MONITOR1,
  DFETAP3MONITOR0,
  DFETAP3MONITOR1,
  DFETAP4MONITOR0,
  DFETAP4MONITOR1,
  DO,
  DRDY,
  PHYSTATUS0,
  PHYSTATUS1,
  PLLLKDET,
  REFCLKOUT,
  RESETDONE0,
  RESETDONE1,
  RXBUFSTATUS0,
  RXBUFSTATUS1,
  RXBYTEISALIGNED0,
  RXBYTEISALIGNED1,
  RXBYTEREALIGN0,
  RXBYTEREALIGN1,
  RXCHANBONDSEQ0,
  RXCHANBONDSEQ1,
  RXCHANISALIGNED0,
  RXCHANISALIGNED1,
  RXCHANREALIGN0,
  RXCHANREALIGN1,
  RXCHARISCOMMA0,
  RXCHARISCOMMA1,
  RXCHARISK0,
  RXCHARISK1,
  RXCHBONDO0,
  RXCHBONDO1,
  RXCLKCORCNT0,
  RXCLKCORCNT1,
  RXCOMMADET0,
  RXCOMMADET1,
  RXDATA0,
  RXDATA1,
  RXDATAVALID0,
  RXDATAVALID1,
  RXDISPERR0,
  RXDISPERR1,
  RXELECIDLE0,
  RXELECIDLE1,
  RXHEADER0,
  RXHEADER1,
  RXHEADERVALID0,
  RXHEADERVALID1,
  RXLOSSOFSYNC0,
  RXLOSSOFSYNC1,
  RXNOTINTABLE0,
  RXNOTINTABLE1,
  RXOVERSAMPLEERR0,
  RXOVERSAMPLEERR1,
  RXPRBSERR0,
  RXPRBSERR1,
  RXRECCLK0,
  RXRECCLK1,
  RXRUNDISP0,
  RXRUNDISP1,
  RXSTARTOFSEQ0,
  RXSTARTOFSEQ1,
  RXSTATUS0,
  RXSTATUS1,
  RXVALID0,
  RXVALID1,
  TXBUFSTATUS0,
  TXBUFSTATUS1,
  TXGEARBOXREADY0,
  TXGEARBOXREADY1,
  TXKERR0,
  TXKERR1,
  TXN0,
  TXN1,
  TXOUTCLK0,
  TXOUTCLK1,
  TXP0,
  TXP1,
  TXRUNDISP0,
  TXRUNDISP1,
  CLKIN,
  DADDR,
  DCLK,
  DEN,
  DFECLKDLYADJ0,
  DFECLKDLYADJ1,
  DFETAP10,
  DFETAP11,
  DFETAP20,
  DFETAP21,
  DFETAP30,
  DFETAP31,
  DFETAP40,
  DFETAP41,
  DI,
  DWE,
  GTXRESET,
  GTXTEST,
  INTDATAWIDTH,
  LOOPBACK0,
  LOOPBACK1,
  PLLLKDETEN,
  PLLPOWERDOWN,
  PRBSCNTRESET0,
  PRBSCNTRESET1,
  REFCLKPWRDNB,
  RXBUFRESET0,
  RXBUFRESET1,
  RXCDRRESET0,
  RXCDRRESET1,
  RXCHBONDI0,
  RXCHBONDI1,
  RXCOMMADETUSE0,
  RXCOMMADETUSE1,
  RXDATAWIDTH0,
  RXDATAWIDTH1,
  RXDEC8B10BUSE0,
  RXDEC8B10BUSE1,
  RXENCHANSYNC0,
  RXENCHANSYNC1,
  RXENEQB0,
  RXENEQB1,
  RXENMCOMMAALIGN0,
  RXENMCOMMAALIGN1,
  RXENPCOMMAALIGN0,
  RXENPCOMMAALIGN1,
  RXENPMAPHASEALIGN0,
  RXENPMAPHASEALIGN1,
  RXENPRBSTST0,
  RXENPRBSTST1,
  RXENSAMPLEALIGN0,
  RXENSAMPLEALIGN1,
  RXEQMIX0,
  RXEQMIX1,
  RXEQPOLE0,
  RXEQPOLE1,
  RXGEARBOXSLIP0,
  RXGEARBOXSLIP1,
  RXN0,
  RXN1,
  RXP0,
  RXP1,
  RXPMASETPHASE0,
  RXPMASETPHASE1,
  RXPOLARITY0,
  RXPOLARITY1,
  RXPOWERDOWN0,
  RXPOWERDOWN1,
  RXRESET0,
  RXRESET1,
  RXSLIDE0,
  RXSLIDE1,
  RXUSRCLK0,
  RXUSRCLK1,
  RXUSRCLK20,
  RXUSRCLK21,
  TXBUFDIFFCTRL0,
  TXBUFDIFFCTRL1,
  TXBYPASS8B10B0,
  TXBYPASS8B10B1,
  TXCHARDISPMODE0,
  TXCHARDISPMODE1,
  TXCHARDISPVAL0,
  TXCHARDISPVAL1,
  TXCHARISK0,
  TXCHARISK1,
  TXCOMSTART0,
  TXCOMSTART1,
  TXCOMTYPE0,
  TXCOMTYPE1,
  TXDATA0,
  TXDATA1,
  TXDATAWIDTH0,
  TXDATAWIDTH1,
  TXDETECTRX0,
  TXDETECTRX1,
  TXDIFFCTRL0,
  TXDIFFCTRL1,
  TXELECIDLE0,
  TXELECIDLE1,
  TXENC8B10BUSE0,
  TXENC8B10BUSE1,
  TXENPMAPHASEALIGN0,
  TXENPMAPHASEALIGN1,
  TXENPRBSTST0,
  TXENPRBSTST1,
  TXHEADER0,
  TXHEADER1,
  TXINHIBIT0,
  TXINHIBIT1,
  TXPMASETPHASE0,
  TXPMASETPHASE1,
  TXPOLARITY0,
  TXPOLARITY1,
  TXPOWERDOWN0,
  TXPOWERDOWN1,
  TXPREEMPHASIS0,
  TXPREEMPHASIS1,
  TXRESET0,
  TXRESET1,
  TXSEQUENCE0,
  TXSEQUENCE1,
  TXSTARTSEQ0,
  TXSTARTSEQ1,
  TXUSRCLK0,
  TXUSRCLK1,
  TXUSRCLK20,
  TXUSRCLK21
);
  parameter AC_CAP_DIS_0 = "TRUE";
  parameter AC_CAP_DIS_1 = "TRUE";
  parameter CHAN_BOND_KEEP_ALIGN_0 = "FALSE";
  parameter CHAN_BOND_KEEP_ALIGN_1 = "FALSE";
  parameter CHAN_BOND_MODE_0 = "OFF";
  parameter CHAN_BOND_MODE_1 = "OFF";
  parameter CHAN_BOND_SEQ_2_USE_0 = "FALSE";
  parameter CHAN_BOND_SEQ_2_USE_1 = "FALSE";
  parameter CLKINDC_B = "TRUE";
  parameter CLKRCV_TRST = "TRUE";
  parameter CLK_CORRECT_USE_0 = "TRUE";
  parameter CLK_CORRECT_USE_1 = "TRUE";
  parameter CLK_COR_INSERT_IDLE_FLAG_0 = "FALSE";
  parameter CLK_COR_INSERT_IDLE_FLAG_1 = "FALSE";
  parameter CLK_COR_KEEP_IDLE_0 = "FALSE";
  parameter CLK_COR_KEEP_IDLE_1 = "FALSE";
  parameter CLK_COR_PRECEDENCE_0 = "TRUE";
  parameter CLK_COR_PRECEDENCE_1 = "TRUE";
  parameter CLK_COR_SEQ_2_USE_0 = "FALSE";
  parameter CLK_COR_SEQ_2_USE_1 = "FALSE";
  parameter COMMA_DOUBLE_0 = "FALSE";
  parameter COMMA_DOUBLE_1 = "FALSE";
  parameter DEC_MCOMMA_DETECT_0 = "TRUE";
  parameter DEC_MCOMMA_DETECT_1 = "TRUE";
  parameter DEC_PCOMMA_DETECT_0 = "TRUE";
  parameter DEC_PCOMMA_DETECT_1 = "TRUE";
  parameter DEC_VALID_COMMA_ONLY_0 = "TRUE";
  parameter DEC_VALID_COMMA_ONLY_1 = "TRUE";
  parameter MCOMMA_DETECT_0 = "TRUE";
  parameter MCOMMA_DETECT_1 = "TRUE";
  parameter OVERSAMPLE_MODE = "FALSE";
  parameter PCI_EXPRESS_MODE_0 = "FALSE";
  parameter PCI_EXPRESS_MODE_1 = "FALSE";
  parameter PCOMMA_DETECT_0 = "TRUE";
  parameter PCOMMA_DETECT_1 = "TRUE";
  parameter PLL_FB_DCCEN = "FALSE";
  parameter PLL_SATA_0 = "FALSE";
  parameter PLL_SATA_1 = "FALSE";
  parameter RCV_TERM_GND_0 = "FALSE";
  parameter RCV_TERM_GND_1 = "FALSE";
  parameter RCV_TERM_VTTRX_0 = "FALSE";
  parameter RCV_TERM_VTTRX_1 = "FALSE";
  parameter RXGEARBOX_USE_0 = "FALSE";
  parameter RXGEARBOX_USE_1 = "FALSE";
  parameter RX_BUFFER_USE_0 = "TRUE";
  parameter RX_BUFFER_USE_1 = "TRUE";
  parameter RX_DECODE_SEQ_MATCH_0 = "TRUE";
  parameter RX_DECODE_SEQ_MATCH_1 = "TRUE";
  parameter RX_EN_IDLE_HOLD_CDR = "FALSE";
  parameter RX_EN_IDLE_HOLD_DFE_0 = "TRUE";
  parameter RX_EN_IDLE_HOLD_DFE_1 = "TRUE";
  parameter RX_EN_IDLE_RESET_BUF_0 = "TRUE";
  parameter RX_EN_IDLE_RESET_BUF_1 = "TRUE";
  parameter RX_EN_IDLE_RESET_FR = "TRUE";
  parameter RX_EN_IDLE_RESET_PH = "TRUE";
  parameter RX_LOSS_OF_SYNC_FSM_0 = "FALSE";
  parameter RX_LOSS_OF_SYNC_FSM_1 = "FALSE";
  parameter RX_SLIDE_MODE_0 = "PCS";
  parameter RX_SLIDE_MODE_1 = "PCS";
  parameter RX_STATUS_FMT_0 = "PCIE";
  parameter RX_STATUS_FMT_1 = "PCIE";
  parameter RX_XCLK_SEL_0 = "RXREC";
  parameter RX_XCLK_SEL_1 = "RXREC";
  parameter SIM_MODE = "FAST";
  parameter SIM_PLL_PERDIV2 = 9'h140;
  parameter SIM_RECEIVER_DETECT_PASS_0 = "TRUE";
  parameter SIM_RECEIVER_DETECT_PASS_1 = "TRUE";
  parameter TERMINATION_OVRD = "FALSE";
  parameter TXGEARBOX_USE_0 = "FALSE";
  parameter TXGEARBOX_USE_1 = "FALSE";
  parameter TX_BUFFER_USE_0 = "TRUE";
  parameter TX_BUFFER_USE_1 = "TRUE";
  parameter TX_XCLK_SEL_0 = "TXOUT";
  parameter TX_XCLK_SEL_1 = "TXOUT";
  parameter [11:0] TRANS_TIME_FROM_P2_0 = 12'h03c;
  parameter [11:0] TRANS_TIME_FROM_P2_1 = 12'h03c;
  parameter [13:0] TX_DETECT_RX_CFG_0 = 14'h1832;
  parameter [13:0] TX_DETECT_RX_CFG_1 = 14'h1832;
  parameter [19:0] PMA_TX_CFG_0 = 20'h80082;
  parameter [19:0] PMA_TX_CFG_1 = 20'h80082;
  parameter [1:0] CM_TRIM_0 = 2'b10;
  parameter [1:0] CM_TRIM_1 = 2'b10;
  parameter [23:0] PLL_COM_CFG = 24'h21680a;
  parameter [24:0] PMA_RX_CFG_0 = 25'h0f44089;
  parameter [24:0] PMA_RX_CFG_1 = 25'h0f44089;
  parameter [26:0] PMA_CDR_SCAN_0 = 27'h6404035;
  parameter [26:0] PMA_CDR_SCAN_1 = 27'h6404035;
  parameter [2:0] GEARBOX_ENDEC_0 = 3'b000;
  parameter [2:0] GEARBOX_ENDEC_1 = 3'b000;
  parameter [2:0] OOBDETECT_THRESHOLD_0 = 3'b110;
  parameter [2:0] OOBDETECT_THRESHOLD_1 = 3'b110;
  parameter [2:0] PLL_LKDET_CFG = 3'b101;
  parameter [2:0] PLL_TDCC_CFG = 3'b000;
  parameter [2:0] SATA_BURST_VAL_0 = 3'b100;
  parameter [2:0] SATA_BURST_VAL_1 = 3'b100;
  parameter [2:0] SATA_IDLE_VAL_0 = 3'b100;
  parameter [2:0] SATA_IDLE_VAL_1 = 3'b100;
  parameter [2:0] TXRX_INVERT_0 = 3'b011;
  parameter [2:0] TXRX_INVERT_1 = 3'b011;
  parameter [2:0] TX_IDLE_DELAY_0 = 3'b010;
  parameter [2:0] TX_IDLE_DELAY_1 = 3'b010;
  parameter [31:0] PRBS_ERR_THRESHOLD_0 = 32'h00000001;
  parameter [31:0] PRBS_ERR_THRESHOLD_1 = 32'h00000001;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE_0 = 4'b0001;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE_1 = 4'b0001;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE_0 = 4'b0000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE_1 = 4'b0000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE_0 = 4'b0001;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE_1 = 4'b0001;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE_0 = 4'b0000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE_1 = 4'b0000;
  parameter [3:0] COM_BURST_VAL_0 = 4'b1111;
  parameter [3:0] COM_BURST_VAL_1 = 4'b1111;
  parameter [3:0] RX_IDLE_HI_CNT_0 = 4'b1000;
  parameter [3:0] RX_IDLE_HI_CNT_1 = 4'b1000;
  parameter [3:0] RX_IDLE_LO_CNT_0 = 4'b0000;
  parameter [3:0] RX_IDLE_LO_CNT_1 = 4'b0000;
  parameter [4:0] CDR_PH_ADJ_TIME = 5'b01010;
  parameter [4:0] DFE_CAL_TIME = 5'b00110;
  parameter [4:0] TERMINATION_CTRL = 5'b10100;
  parameter [68:0] PMA_COM_CFG = 69'h0;
  parameter [6:0] PMA_RXSYNC_CFG_0 = 7'h0;
  parameter [6:0] PMA_RXSYNC_CFG_1 = 7'h0;
  parameter [7:0] PLL_CP_CFG = 8'h00;
  parameter [7:0] TRANS_TIME_NON_P2_0 = 8'h19;
  parameter [7:0] TRANS_TIME_NON_P2_1 = 8'h19;
  parameter [9:0] CHAN_BOND_SEQ_1_1_0 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2_0 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_2_1 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3_0 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3_1 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4_0 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4_1 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_2_1_0 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_2_1_1 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2_0 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2_1 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3_0 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3_1 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4_0 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_1_0 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_2_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_1_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_1_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_2_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_2_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_3_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_3_1 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_4_0 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_2_4_1 = 10'b0000000000;
  parameter [9:0] COMMA_10B_ENABLE_0 = 10'b0001111111;
  parameter [9:0] COMMA_10B_ENABLE_1 = 10'b0001111111;
  parameter [9:0] DFE_CFG_0 = 10'b1101111011;
  parameter [9:0] DFE_CFG_1 = 10'b1101111011;
  parameter [9:0] MCOMMA_10B_VALUE_0 = 10'b1010000011;
  parameter [9:0] MCOMMA_10B_VALUE_1 = 10'b1010000011;
  parameter [9:0] PCOMMA_10B_VALUE_0 = 10'b0101111100;
  parameter [9:0] PCOMMA_10B_VALUE_1 = 10'b0101111100;
  parameter [9:0] TRANS_TIME_TO_P2_0 = 10'h064;
  parameter [9:0] TRANS_TIME_TO_P2_1 = 10'h064;
  parameter integer ALIGN_COMMA_WORD_0 = 1;
  parameter integer ALIGN_COMMA_WORD_1 = 1;
  parameter integer CB2_INH_CC_PERIOD_0 = 8;
  parameter integer CB2_INH_CC_PERIOD_1 = 8;
  parameter integer CHAN_BOND_1_MAX_SKEW_0 = 7;
  parameter integer CHAN_BOND_1_MAX_SKEW_1 = 7;
  parameter integer CHAN_BOND_2_MAX_SKEW_0 = 7;
  parameter integer CHAN_BOND_2_MAX_SKEW_1 = 7;
  parameter integer CHAN_BOND_LEVEL_0 = 0;
  parameter integer CHAN_BOND_LEVEL_1 = 0;
  parameter integer CHAN_BOND_SEQ_LEN_0 = 1;
  parameter integer CHAN_BOND_SEQ_LEN_1 = 1;
  parameter integer CLK25_DIVIDER = 10;
  parameter integer CLK_COR_ADJ_LEN_0 = 1;
  parameter integer CLK_COR_ADJ_LEN_1 = 1;
  parameter integer CLK_COR_DET_LEN_0 = 1;
  parameter integer CLK_COR_DET_LEN_1 = 1;
  parameter integer CLK_COR_MAX_LAT_0 = 20;
  parameter integer CLK_COR_MAX_LAT_1 = 20;
  parameter integer CLK_COR_MIN_LAT_0 = 18;
  parameter integer CLK_COR_MIN_LAT_1 = 18;
  parameter integer CLK_COR_REPEAT_WAIT_0 = 0;
  parameter integer CLK_COR_REPEAT_WAIT_1 = 0;
  parameter integer OOB_CLK_DIVIDER = 6;
  parameter integer PLL_DIVSEL_FB = 2;
  parameter integer PLL_DIVSEL_REF = 1;
  parameter integer PLL_RXDIVSEL_OUT_0 = 1;
  parameter integer PLL_RXDIVSEL_OUT_1 = 1;
  parameter integer PLL_TXDIVSEL_OUT_0 = 1;
  parameter integer PLL_TXDIVSEL_OUT_1 = 1;
  parameter integer RX_LOS_INVALID_INCR_0 = 1;
  parameter integer RX_LOS_INVALID_INCR_1 = 1;
  parameter integer RX_LOS_THRESHOLD_0 = 4;
  parameter integer RX_LOS_THRESHOLD_1 = 4;
  parameter integer SATA_MAX_BURST_0 = 7;
  parameter integer SATA_MAX_BURST_1 = 7;
  parameter integer SATA_MAX_INIT_0 = 22;
  parameter integer SATA_MAX_INIT_1 = 22;
  parameter integer SATA_MAX_WAKE_0 = 7;
  parameter integer SATA_MAX_WAKE_1 = 7;
  parameter integer SATA_MIN_BURST_0 = 4;
  parameter integer SATA_MIN_BURST_1 = 4;
  parameter integer SATA_MIN_INIT_0 = 12;
  parameter integer SATA_MIN_INIT_1 = 12;
  parameter integer SATA_MIN_WAKE_0 = 4;
  parameter integer SATA_MIN_WAKE_1 = 4;
  parameter integer SIM_GTXRESET_SPEEDUP = 1;
  parameter integer TERMINATION_IMP_0 = 50;
  parameter integer TERMINATION_IMP_1 = 50;
  output DRDY;
  output PHYSTATUS0;
  output PHYSTATUS1;
  output PLLLKDET;
  output REFCLKOUT;
  output RESETDONE0;
  output RESETDONE1;
  output RXBYTEISALIGNED0;
  output RXBYTEISALIGNED1;
  output RXBYTEREALIGN0;
  output RXBYTEREALIGN1;
  output RXCHANBONDSEQ0;
  output RXCHANBONDSEQ1;
  output RXCHANISALIGNED0;
  output RXCHANISALIGNED1;
  output RXCHANREALIGN0;
  output RXCHANREALIGN1;
  output RXCOMMADET0;
  output RXCOMMADET1;
  output RXDATAVALID0;
  output RXDATAVALID1;
  output RXELECIDLE0;
  output RXELECIDLE1;
  output RXHEADERVALID0;
  output RXHEADERVALID1;
  output RXOVERSAMPLEERR0;
  output RXOVERSAMPLEERR1;
  output RXPRBSERR0;
  output RXPRBSERR1;
  output RXRECCLK0;
  output RXRECCLK1;
  output RXSTARTOFSEQ0;
  output RXSTARTOFSEQ1;
  output RXVALID0;
  output RXVALID1;
  output TXGEARBOXREADY0;
  output TXGEARBOXREADY1;
  output TXN0;
  output TXN1;
  output TXOUTCLK0;
  output TXOUTCLK1;
  output TXP0;
  output TXP1;
  output [15:0] DO;
  output [1:0] RXLOSSOFSYNC0;
  output [1:0] RXLOSSOFSYNC1;
  output [1:0] TXBUFSTATUS0;
  output [1:0] TXBUFSTATUS1;
  output [2:0] DFESENSCAL0;
  output [2:0] DFESENSCAL1;
  output [2:0] RXBUFSTATUS0;
  output [2:0] RXBUFSTATUS1;
  output [2:0] RXCLKCORCNT0;
  output [2:0] RXCLKCORCNT1;
  output [2:0] RXHEADER0;
  output [2:0] RXHEADER1;
  output [2:0] RXSTATUS0;
  output [2:0] RXSTATUS1;
  output [31:0] RXDATA0;
  output [31:0] RXDATA1;
  output [3:0] DFETAP3MONITOR0;
  output [3:0] DFETAP3MONITOR1;
  output [3:0] DFETAP4MONITOR0;
  output [3:0] DFETAP4MONITOR1;
  output [3:0] RXCHARISCOMMA0;
  output [3:0] RXCHARISCOMMA1;
  output [3:0] RXCHARISK0;
  output [3:0] RXCHARISK1;
  output [3:0] RXCHBONDO0;
  output [3:0] RXCHBONDO1;
  output [3:0] RXDISPERR0;
  output [3:0] RXDISPERR1;
  output [3:0] RXNOTINTABLE0;
  output [3:0] RXNOTINTABLE1;
  output [3:0] RXRUNDISP0;
  output [3:0] RXRUNDISP1;
  output [3:0] TXKERR0;
  output [3:0] TXKERR1;
  output [3:0] TXRUNDISP0;
  output [3:0] TXRUNDISP1;
  output [4:0] DFEEYEDACMONITOR0;
  output [4:0] DFEEYEDACMONITOR1;
  output [4:0] DFETAP1MONITOR0;
  output [4:0] DFETAP1MONITOR1;
  output [4:0] DFETAP2MONITOR0;
  output [4:0] DFETAP2MONITOR1;
  output [5:0] DFECLKDLYADJMONITOR0;
  output [5:0] DFECLKDLYADJMONITOR1;
  input CLKIN;
  input DCLK;
  input DEN;
  input DWE;
  input GTXRESET;
  input INTDATAWIDTH;
  input PLLLKDETEN;
  input PLLPOWERDOWN;
  input PRBSCNTRESET0;
  input PRBSCNTRESET1;
  input REFCLKPWRDNB;
  input RXBUFRESET0;
  input RXBUFRESET1;
  input RXCDRRESET0;
  input RXCDRRESET1;
  input RXCOMMADETUSE0;
  input RXCOMMADETUSE1;
  input RXDEC8B10BUSE0;
  input RXDEC8B10BUSE1;
  input RXENCHANSYNC0;
  input RXENCHANSYNC1;
  input RXENEQB0;
  input RXENEQB1;
  input RXENMCOMMAALIGN0;
  input RXENMCOMMAALIGN1;
  input RXENPCOMMAALIGN0;
  input RXENPCOMMAALIGN1;
  input RXENPMAPHASEALIGN0;
  input RXENPMAPHASEALIGN1;
  input RXENSAMPLEALIGN0;
  input RXENSAMPLEALIGN1;
  input RXGEARBOXSLIP0;
  input RXGEARBOXSLIP1;
  input RXN0;
  input RXN1;
  input RXP0;
  input RXP1;
  input RXPMASETPHASE0;
  input RXPMASETPHASE1;
  input RXPOLARITY0;
  input RXPOLARITY1;
  input RXRESET0;
  input RXRESET1;
  input RXSLIDE0;
  input RXSLIDE1;
  input RXUSRCLK0;
  input RXUSRCLK1;
  input RXUSRCLK20;
  input RXUSRCLK21;
  input TXCOMSTART0;
  input TXCOMSTART1;
  input TXCOMTYPE0;
  input TXCOMTYPE1;
  input TXDETECTRX0;
  input TXDETECTRX1;
  input TXELECIDLE0;
  input TXELECIDLE1;
  input TXENC8B10BUSE0;
  input TXENC8B10BUSE1;
  input TXENPMAPHASEALIGN0;
  input TXENPMAPHASEALIGN1;
  input TXINHIBIT0;
  input TXINHIBIT1;
  input TXPMASETPHASE0;
  input TXPMASETPHASE1;
  input TXPOLARITY0;
  input TXPOLARITY1;
  input TXRESET0;
  input TXRESET1;
  input TXSTARTSEQ0;
  input TXSTARTSEQ1;
  input TXUSRCLK0;
  input TXUSRCLK1;
  input TXUSRCLK20;
  input TXUSRCLK21;
  input [13:0] GTXTEST;
  input [15:0] DI;
  input [1:0] RXDATAWIDTH0;
  input [1:0] RXDATAWIDTH1;
  input [1:0] RXENPRBSTST0;
  input [1:0] RXENPRBSTST1;
  input [1:0] RXEQMIX0;
  input [1:0] RXEQMIX1;
  input [1:0] RXPOWERDOWN0;
  input [1:0] RXPOWERDOWN1;
  input [1:0] TXDATAWIDTH0;
  input [1:0] TXDATAWIDTH1;
  input [1:0] TXENPRBSTST0;
  input [1:0] TXENPRBSTST1;
  input [1:0] TXPOWERDOWN0;
  input [1:0] TXPOWERDOWN1;
  input [2:0] LOOPBACK0;
  input [2:0] LOOPBACK1;
  input [2:0] TXBUFDIFFCTRL0;
  input [2:0] TXBUFDIFFCTRL1;
  input [2:0] TXDIFFCTRL0;
  input [2:0] TXDIFFCTRL1;
  input [2:0] TXHEADER0;
  input [2:0] TXHEADER1;
  input [31:0] TXDATA0;
  input [31:0] TXDATA1;
  input [3:0] DFETAP30;
  input [3:0] DFETAP31;
  input [3:0] DFETAP40;
  input [3:0] DFETAP41;
  input [3:0] RXCHBONDI0;
  input [3:0] RXCHBONDI1;
  input [3:0] RXEQPOLE0;
  input [3:0] RXEQPOLE1;
  input [3:0] TXBYPASS8B10B0;
  input [3:0] TXBYPASS8B10B1;
  input [3:0] TXCHARDISPMODE0;
  input [3:0] TXCHARDISPMODE1;
  input [3:0] TXCHARDISPVAL0;
  input [3:0] TXCHARDISPVAL1;
  input [3:0] TXCHARISK0;
  input [3:0] TXCHARISK1;
  input [3:0] TXPREEMPHASIS0;
  input [3:0] TXPREEMPHASIS1;
  input [4:0] DFETAP10;
  input [4:0] DFETAP11;
  input [4:0] DFETAP20;
  input [4:0] DFETAP21;
  input [5:0] DFECLKDLYADJ0;
  input [5:0] DFECLKDLYADJ1;
  input [6:0] DADDR;
  input [6:0] TXSEQUENCE0;
  input [6:0] TXSEQUENCE1;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_DLY_ADJ (
  O,
  I,
  IB,
  S
);
   parameter DELAY_OFFSET = "OFF";
   parameter DIFF_TERM = "FALSE";
   parameter IOSTANDARD = "DEFAULT";
   output O;
   input I, IB;
   input [2:0] S;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_GTHE1 (
  O,
  I,
  IB
);
   output O;
   input I;
   input IB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUF_DLY_ADJ (
  O,
  I,
  S
);
   parameter DELAY_OFFSET = "OFF";
   parameter IOSTANDARD = "DEFAULT";
   output O;
   input I;
   input [2:0] S;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IFDDRCPE (
  Q0,
  Q1,
  C0,
  C1,
  CE,
  CLR,
  D,
  PRE
);
   output Q0, Q1;
   input C0, C1, CE, CLR, D, PRE;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IFDDRRSE (
  Q0,
  Q1,
  C0,
  C1,
  CE,
  D,
  R,
  S
);
   output Q0, Q1;
   input C0, C1, CE, D, R, S;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IODRP2 (
  DATAOUT,
  DATAOUT2,
  DOUT,
  SDO,
  TOUT,
  ADD,
  BKST,
  CLK,
  CS,
  IDATAIN,
  IOCLK0,
  IOCLK1,
  ODATAIN,
  SDI,
  T
);
   parameter DATA_RATE = "SDR";
   parameter integer SIM_TAPDELAY_VALUE = 75;
   output DATAOUT;
   output DATAOUT2;
   output DOUT;
   output SDO;
   output TOUT;
   input ADD;
   input BKST;
   input CLK;
   input CS;
   input IDATAIN;
   input IOCLK0;
   input IOCLK1;
   input ODATAIN;
   input SDI;
   input T;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IODRP2_MCB (
  AUXSDO,
  DATAOUT,
  DATAOUT2,
  DOUT,
  DQSOUTN,
  DQSOUTP,
  SDO,
  TOUT,
  ADD,
  AUXADDR,
  AUXSDOIN,
  BKST,
  CLK,
  CS,
  IDATAIN,
  IOCLK0,
  IOCLK1,
  MEMUPDATE,
  ODATAIN,
  SDI,
  T
);
   parameter DATA_RATE = "SDR";
   parameter SERDES_MODE = "NONE";
   parameter integer IDELAY_VALUE = 0;
   parameter integer MCB_ADDRESS = 0;
   parameter integer ODELAY_VALUE = 0;
   parameter integer SIM_TAPDELAY_VALUE = 75;
   output AUXSDO;
   output DATAOUT;
   output DATAOUT2;
   output DOUT;
   output DQSOUTN;
   output DQSOUTP;
   output SDO;
   output TOUT;
   input ADD;
   input AUXSDOIN;
   input BKST;
   input CLK;
   input CS;
   input IDATAIN;
   input IOCLK0;
   input IOCLK1;
   input MEMUPDATE;
   input ODATAIN;
   input SDI;
   input T;
   input [4:0] AUXADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ISERDES2 (
  CFB0,
  CFB1,
  DFB,
  FABRICOUT,
  INCDEC,
  Q1,
  Q2,
  Q3,
  Q4,
  SHIFTOUT,
  VALID,
  BITSLIP,
  CE0,
  CLK0,
  CLK1,
  CLKDIV,
  D,
  IOCE,
  RST,
  SHIFTIN
);
   parameter BITSLIP_ENABLE = "FALSE";
   parameter DATA_RATE = "SDR";
   parameter INTERFACE_TYPE = "NETWORKING";
   parameter SERDES_MODE = "NONE";
   parameter integer DATA_WIDTH = 1;
   output CFB0;
   output CFB1;
   output DFB;
   output FABRICOUT;
   output INCDEC;
   output Q1;
   output Q2;
   output Q3;
   output Q4;
   output SHIFTOUT;
   output VALID;
   input BITSLIP;
   input CE0;
   input CLK0;
   input CLK1;
   input CLKDIV;
   input D;
   input IOCE;
   input RST;
   input SHIFTIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module JTAGPPC (
  TCK,
  TDIPPC,
  TMS,
  TDOPPC,
  TDOTSPPC
);
  output TCK;
  output TDIPPC;
  output TMS;
  input TDOPPC;
  input TDOTSPPC;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module JTAGPPC440 (
  TCK,
  TDIPPC,
  TMS,
  TDOPPC
);
  output TCK;
  output TDIPPC;
  output TMS;
  input TDOPPC;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module JTAG_SIM_SPARTAN3A (
  TDO,
  TCK,
  TDI,
  TMS
);
   parameter PART_NAME = "3S200A";
   output TDO;
   input TCK, TDI, TMS;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module JTAG_SIM_VIRTEX4 (
  TDO,
  TCK,
  TDI,
  TMS
);
   parameter PART_NAME = "LX15";
   output TDO;
   input TCK, TDI, TMS;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module JTAG_SIM_VIRTEX5 (
  TDO,
  TCK,
  TDI,
  TMS
);
   parameter PART_NAME = "LX30";
   output TDO;
   input TCK, TDI, TMS;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MCB (
  ADDR,
  BA,
  CAS,
  CKE,
  DQIOWEN0,
  DQON,
  DQOP,
  DQSIOWEN90N,
  DQSIOWEN90P,
  IOIDRPADD,
  IOIDRPADDR,
  IOIDRPBROADCAST,
  IOIDRPCLK,
  IOIDRPCS,
  IOIDRPSDO,
  IOIDRPTRAIN,
  IOIDRPUPDATE,
  LDMN,
  LDMP,
  ODT,
  P0CMDEMPTY,
  P0CMDFULL,
  P0RDCOUNT,
  P0RDDATA,
  P0RDEMPTY,
  P0RDERROR,
  P0RDFULL,
  P0RDOVERFLOW,
  P0WRCOUNT,
  P0WREMPTY,
  P0WRERROR,
  P0WRFULL,
  P0WRUNDERRUN,
  P1CMDEMPTY,
  P1CMDFULL,
  P1RDCOUNT,
  P1RDDATA,
  P1RDEMPTY,
  P1RDERROR,
  P1RDFULL,
  P1RDOVERFLOW,
  P1WRCOUNT,
  P1WREMPTY,
  P1WRERROR,
  P1WRFULL,
  P1WRUNDERRUN,
  P2CMDEMPTY,
  P2CMDFULL,
  P2COUNT,
  P2EMPTY,
  P2ERROR,
  P2FULL,
  P2RDDATA,
  P2RDOVERFLOW,
  P2WRUNDERRUN,
  P3CMDEMPTY,
  P3CMDFULL,
  P3COUNT,
  P3EMPTY,
  P3ERROR,
  P3FULL,
  P3RDDATA,
  P3RDOVERFLOW,
  P3WRUNDERRUN,
  P4CMDEMPTY,
  P4CMDFULL,
  P4COUNT,
  P4EMPTY,
  P4ERROR,
  P4FULL,
  P4RDDATA,
  P4RDOVERFLOW,
  P4WRUNDERRUN,
  P5CMDEMPTY,
  P5CMDFULL,
  P5COUNT,
  P5EMPTY,
  P5ERROR,
  P5FULL,
  P5RDDATA,
  P5RDOVERFLOW,
  P5WRUNDERRUN,
  RAS,
  RST,
  SELFREFRESHMODE,
  STATUS,
  UDMN,
  UDMP,
  UOCALSTART,
  UOCMDREADYIN,
  UODATA,
  UODATAVALID,
  UODONECAL,
  UOREFRSHFLAG,
  UOSDO,
  WE,
  DQI,
  DQSIOIN,
  DQSIOIP,
  IOIDRPSDI,
  P0ARBEN,
  P0CMDBA,
  P0CMDBL,
  P0CMDCA,
  P0CMDCLK,
  P0CMDEN,
  P0CMDINSTR,
  P0CMDRA,
  P0RDCLK,
  P0RDEN,
  P0RWRMASK,
  P0WRCLK,
  P0WRDATA,
  P0WREN,
  P1ARBEN,
  P1CMDBA,
  P1CMDBL,
  P1CMDCA,
  P1CMDCLK,
  P1CMDEN,
  P1CMDINSTR,
  P1CMDRA,
  P1RDCLK,
  P1RDEN,
  P1RWRMASK,
  P1WRCLK,
  P1WRDATA,
  P1WREN,
  P2ARBEN,
  P2CLK,
  P2CMDBA,
  P2CMDBL,
  P2CMDCA,
  P2CMDCLK,
  P2CMDEN,
  P2CMDINSTR,
  P2CMDRA,
  P2EN,
  P2WRDATA,
  P2WRMASK,
  P3ARBEN,
  P3CLK,
  P3CMDBA,
  P3CMDBL,
  P3CMDCA,
  P3CMDCLK,
  P3CMDEN,
  P3CMDINSTR,
  P3CMDRA,
  P3EN,
  P3WRDATA,
  P3WRMASK,
  P4ARBEN,
  P4CLK,
  P4CMDBA,
  P4CMDBL,
  P4CMDCA,
  P4CMDCLK,
  P4CMDEN,
  P4CMDINSTR,
  P4CMDRA,
  P4EN,
  P4WRDATA,
  P4WRMASK,
  P5ARBEN,
  P5CLK,
  P5CMDBA,
  P5CMDBL,
  P5CMDCA,
  P5CMDCLK,
  P5CMDEN,
  P5CMDINSTR,
  P5CMDRA,
  P5EN,
  P5WRDATA,
  P5WRMASK,
  PLLCE,
  PLLCLK,
  PLLLOCK,
  RECAL,
  SELFREFRESHENTER,
  SYSRST,
  UDQSIOIN,
  UDQSIOIP,
  UIADD,
  UIADDR,
  UIBROADCAST,
  UICLK,
  UICMD,
  UICMDEN,
  UICMDIN,
  UICS,
  UIDONECAL,
  UIDQCOUNT,
  UIDQLOWERDEC,
  UIDQLOWERINC,
  UIDQUPPERDEC,
  UIDQUPPERINC,
  UIDRPUPDATE,
  UILDQSDEC,
  UILDQSINC,
  UIREAD,
  UISDI,
  UIUDQSDEC,
  UIUDQSINC
);
   parameter CAL_BYPASS = "YES";
   parameter CAL_CALIBRATION_MODE = "NOCALIBRATION";
   parameter CAL_DELAY = "QUARTER";
   parameter MEM_ADDR_ORDER = "BANK_ROW_COLUMN";
   parameter MEM_DDR1_2_ODS = "FULL";
   parameter MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL";
   parameter MEM_DDR2_3_PA_SR = "FULL";
   parameter MEM_DDR2_DIFF_DQS_EN = "YES";
   parameter MEM_DDR2_RTT = "50OHMS";
   parameter MEM_DDR3_ADD_LATENCY = "OFF";
   parameter MEM_DDR3_AUTO_SR = "ENABLED";
   parameter MEM_DDR3_DYN_WRT_ODT = "OFF";
   parameter MEM_DDR3_ODS = "DIV7";
   parameter MEM_DDR3_RTT = "DIV2";
   parameter MEM_MDDR_ODS = "FULL";
   parameter MEM_MOBILE_PA_SR = "FULL";
   parameter MEM_TYPE = "DDR3";
   parameter PORT_CONFIG = "B32_B32_B32_B32";
   parameter [11:0] CAL_CA = 12'h000;
   parameter [14:0] CAL_RA = 15'h0000;
   parameter [17:0] ARB_TIME_SLOT_0 = 18'b111111111111111111;
   parameter [17:0] ARB_TIME_SLOT_1 = 18'b111111111111111111;
   parameter [17:0] ARB_TIME_SLOT_10 = 18'b111111111111111111;
   parameter [17:0] ARB_TIME_SLOT_11 = 18'b111111111111111111;
   parameter [17:0] ARB_TIME_SLOT_2 = 18'b111111111111111111;
   parameter [17:0] ARB_TIME_SLOT_3 = 18'b111111111111111111;
   parameter [17:0] ARB_TIME_SLOT_4 = 18'b111111111111111111;
   parameter [17:0] ARB_TIME_SLOT_5 = 18'b111111111111111111;
   parameter [17:0] ARB_TIME_SLOT_6 = 18'b111111111111111111;
   parameter [17:0] ARB_TIME_SLOT_7 = 18'b111111111111111111;
   parameter [17:0] ARB_TIME_SLOT_8 = 18'b111111111111111111;
   parameter [17:0] ARB_TIME_SLOT_9 = 18'b111111111111111111;
   parameter [2:0] CAL_BA = 3'h0;
   parameter integer ARB_NUM_TIME_SLOTS = 12;
   parameter integer CAL_CLK_DIV = 1;
   parameter integer MEM_BA_SIZE = 3;
   parameter integer MEM_BURST_LEN = 8;
   parameter integer MEM_CAS_LATENCY = 4;
   parameter integer MEM_CA_SIZE = 11;
   parameter integer MEM_DDR2_ADD_LATENCY = 0;
   parameter integer MEM_DDR2_WRT_RECOVERY = 4;
   parameter integer MEM_DDR3_CAS_LATENCY = 7;
   parameter integer MEM_DDR3_CAS_WR_LATENCY = 5;
   parameter integer MEM_DDR3_WRT_RECOVERY = 7;
   parameter integer MEM_MOBILE_TC_SR = 0;
   parameter integer MEM_RAS_VAL = 0;
   parameter integer MEM_RA_SIZE = 13;
   parameter integer MEM_RCD_VAL = 1;
   parameter integer MEM_REFI_VAL = 0;
   parameter integer MEM_RFC_VAL = 0;
   parameter integer MEM_RP_VAL = 0;
   parameter integer MEM_RTP_VAL = 0;
   parameter integer MEM_WIDTH = 4;
   parameter integer MEM_WR_VAL = 0;
   parameter integer MEM_WTR_VAL = 3;
   output CAS;
   output CKE;
   output DQIOWEN0;
   output DQSIOWEN90N;
   output DQSIOWEN90P;
   output IOIDRPADD;
   output IOIDRPBROADCAST;
   output IOIDRPCLK;
   output IOIDRPCS;
   output IOIDRPSDO;
   output IOIDRPTRAIN;
   output IOIDRPUPDATE;
   output LDMN;
   output LDMP;
   output ODT;
   output P0CMDEMPTY;
   output P0CMDFULL;
   output P0RDEMPTY;
   output P0RDERROR;
   output P0RDFULL;
   output P0RDOVERFLOW;
   output P0WREMPTY;
   output P0WRERROR;
   output P0WRFULL;
   output P0WRUNDERRUN;
   output P1CMDEMPTY;
   output P1CMDFULL;
   output P1RDEMPTY;
   output P1RDERROR;
   output P1RDFULL;
   output P1RDOVERFLOW;
   output P1WREMPTY;
   output P1WRERROR;
   output P1WRFULL;
   output P1WRUNDERRUN;
   output P2CMDEMPTY;
   output P2CMDFULL;
   output P2EMPTY;
   output P2ERROR;
   output P2FULL;
   output P2RDOVERFLOW;
   output P2WRUNDERRUN;
   output P3CMDEMPTY;
   output P3CMDFULL;
   output P3EMPTY;
   output P3ERROR;
   output P3FULL;
   output P3RDOVERFLOW;
   output P3WRUNDERRUN;
   output P4CMDEMPTY;
   output P4CMDFULL;
   output P4EMPTY;
   output P4ERROR;
   output P4FULL;
   output P4RDOVERFLOW;
   output P4WRUNDERRUN;
   output P5CMDEMPTY;
   output P5CMDFULL;
   output P5EMPTY;
   output P5ERROR;
   output P5FULL;
   output P5RDOVERFLOW;
   output P5WRUNDERRUN;
   output RAS;
   output RST;
   output SELFREFRESHMODE;
   output UDMN;
   output UDMP;
   output UOCALSTART;
   output UOCMDREADYIN;
   output UODATAVALID;
   output UODONECAL;
   output UOREFRSHFLAG;
   output UOSDO;
   output WE;
   output [14:0] ADDR;
   output [15:0] DQON;
   output [15:0] DQOP;
   output [2:0] BA;
   output [31:0] P0RDDATA;
   output [31:0] P1RDDATA;
   output [31:0] P2RDDATA;
   output [31:0] P3RDDATA;
   output [31:0] P4RDDATA;
   output [31:0] P5RDDATA;
   output [31:0] STATUS;
   output [4:0] IOIDRPADDR;
   output [6:0] P0RDCOUNT;
   output [6:0] P0WRCOUNT;
   output [6:0] P1RDCOUNT;
   output [6:0] P1WRCOUNT;
   output [6:0] P2COUNT;
   output [6:0] P3COUNT;
   output [6:0] P4COUNT;
   output [6:0] P5COUNT;
   output [7:0] UODATA;
   input DQSIOIN;
   input DQSIOIP;
   input IOIDRPSDI;
   input P0ARBEN;
   input P0CMDCLK;
   input P0CMDEN;
   input P0RDCLK;
   input P0RDEN;
   input P0WRCLK;
   input P0WREN;
   input P1ARBEN;
   input P1CMDCLK;
   input P1CMDEN;
   input P1RDCLK;
   input P1RDEN;
   input P1WRCLK;
   input P1WREN;
   input P2ARBEN;
   input P2CLK;
   input P2CMDCLK;
   input P2CMDEN;
   input P2EN;
   input P3ARBEN;
   input P3CLK;
   input P3CMDCLK;
   input P3CMDEN;
   input P3EN;
   input P4ARBEN;
   input P4CLK;
   input P4CMDCLK;
   input P4CMDEN;
   input P4EN;
   input P5ARBEN;
   input P5CLK;
   input P5CMDCLK;
   input P5CMDEN;
   input P5EN;
   input PLLLOCK;
   input RECAL;
   input SELFREFRESHENTER;
   input SYSRST;
   input UDQSIOIN;
   input UDQSIOIP;
   input UIADD;
   input UIBROADCAST;
   input UICLK;
   input UICMD;
   input UICMDEN;
   input UICMDIN;
   input UICS;
   input UIDONECAL;
   input UIDQLOWERDEC;
   input UIDQLOWERINC;
   input UIDQUPPERDEC;
   input UIDQUPPERINC;
   input UIDRPUPDATE;
   input UILDQSDEC;
   input UILDQSINC;
   input UIREAD;
   input UISDI;
   input UIUDQSDEC;
   input UIUDQSINC;
   input [11:0] P0CMDCA;
   input [11:0] P1CMDCA;
   input [11:0] P2CMDCA;
   input [11:0] P3CMDCA;
   input [11:0] P4CMDCA;
   input [11:0] P5CMDCA;
   input [14:0] P0CMDRA;
   input [14:0] P1CMDRA;
   input [14:0] P2CMDRA;
   input [14:0] P3CMDRA;
   input [14:0] P4CMDRA;
   input [14:0] P5CMDRA;
   input [15:0] DQI;
   input [1:0] PLLCE;
   input [1:0] PLLCLK;
   input [2:0] P0CMDBA;
   input [2:0] P0CMDINSTR;
   input [2:0] P1CMDBA;
   input [2:0] P1CMDINSTR;
   input [2:0] P2CMDBA;
   input [2:0] P2CMDINSTR;
   input [2:0] P3CMDBA;
   input [2:0] P3CMDINSTR;
   input [2:0] P4CMDBA;
   input [2:0] P4CMDINSTR;
   input [2:0] P5CMDBA;
   input [2:0] P5CMDINSTR;
   input [31:0] P0WRDATA;
   input [31:0] P1WRDATA;
   input [31:0] P2WRDATA;
   input [31:0] P3WRDATA;
   input [31:0] P4WRDATA;
   input [31:0] P5WRDATA;
   input [3:0] P0RWRMASK;
   input [3:0] P1RWRMASK;
   input [3:0] P2WRMASK;
   input [3:0] P3WRMASK;
   input [3:0] P4WRMASK;
   input [3:0] P5WRMASK;
   input [3:0] UIDQCOUNT;
   input [4:0] UIADDR;
   input [5:0] P0CMDBL;
   input [5:0] P1CMDBL;
   input [5:0] P2CMDBL;
   input [5:0] P3CMDBL;
   input [5:0] P4CMDBL;
   input [5:0] P5CMDBL;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OFDDRCPE (
  Q,
  C0,
  C1,
  CE,
  CLR,
  D0,
  D1,
  PRE
);
   output Q;
   input C0, C1, CE, CLR, D0, D1, PRE;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OFDDRRSE (
  Q,
  C0,
  C1,
  CE,
  D0,
  D1,
  R,
  S
);
   output Q;
   input C0, C1, CE, D0, D1, R, S;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OFDDRTCPE (
  O,
  C0,
  C1,
  CE,
  CLR,
  D0,
  D1,
  PRE,
  T
);
   output O;
   input C0, C1, CE, CLR, D0, D1, PRE, T;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OFDDRTRSE (
  O,
  C0,
  C1,
  CE,
  D0,
  D1,
  R,
  S,
  T
);
   output O;
   input C0, C1, CE, D0, D1, R, S, T;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OSERDES2 (
  OQ,
  SHIFTOUT1,
  SHIFTOUT2,
  SHIFTOUT3,
  SHIFTOUT4,
  TQ,
  CLK0,
  CLK1,
  CLKDIV,
  D1,
  D2,
  D3,
  D4,
  IOCE,
  OCE,
  RST,
  SHIFTIN1,
  SHIFTIN2,
  SHIFTIN3,
  SHIFTIN4,
  T1,
  T2,
  T3,
  T4,
  TCE,
  TRAIN
);
   parameter BYPASS_GCLK_FF = "FALSE";
   parameter DATA_RATE_OQ = "DDR";
   parameter DATA_RATE_OT = "DDR";
   parameter OUTPUT_MODE = "SINGLE_ENDED";
   parameter SERDES_MODE = "NONE";
   parameter integer DATA_WIDTH = 2;
   parameter integer TRAIN_PATTERN = 0;
   output OQ;
   output SHIFTOUT1;
   output SHIFTOUT2;
   output SHIFTOUT3;
   output SHIFTOUT4;
   output TQ;
   input CLK0;
   input CLK1;
   input CLKDIV;
   input D1;
   input D2;
   input D3;
   input D4;
   input IOCE;
   input OCE;
   input RST;
   input SHIFTIN1;
   input SHIFTIN2;
   input SHIFTIN3;
   input SHIFTIN4;
   input T1;
   input T2;
   input T3;
   input T4;
   input TCE;
   input TRAIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE_2_0 (
  CFGAERECRCCHECKEN,
  CFGAERECRCGENEN,
  CFGCOMMANDBUSMASTERENABLE,
  CFGCOMMANDINTERRUPTDISABLE,
  CFGCOMMANDIOENABLE,
  CFGCOMMANDMEMENABLE,
  CFGCOMMANDSERREN,
  CFGDEVCONTROL2CPLTIMEOUTDIS,
  CFGDEVCONTROL2CPLTIMEOUTVAL,
  CFGDEVCONTROLAUXPOWEREN,
  CFGDEVCONTROLCORRERRREPORTINGEN,
  CFGDEVCONTROLENABLERO,
  CFGDEVCONTROLEXTTAGEN,
  CFGDEVCONTROLFATALERRREPORTINGEN,
  CFGDEVCONTROLMAXPAYLOAD,
  CFGDEVCONTROLMAXREADREQ,
  CFGDEVCONTROLNONFATALREPORTINGEN,
  CFGDEVCONTROLNOSNOOPEN,
  CFGDEVCONTROLPHANTOMEN,
  CFGDEVCONTROLURERRREPORTINGEN,
  CFGDEVSTATUSCORRERRDETECTED,
  CFGDEVSTATUSFATALERRDETECTED,
  CFGDEVSTATUSNONFATALERRDETECTED,
  CFGDEVSTATUSURDETECTED,
  CFGDO,
  CFGERRAERHEADERLOGSETN,
  CFGERRCPLRDYN,
  CFGINTERRUPTDO,
  CFGINTERRUPTMMENABLE,
  CFGINTERRUPTMSIENABLE,
  CFGINTERRUPTMSIXENABLE,
  CFGINTERRUPTMSIXFM,
  CFGINTERRUPTRDYN,
  CFGLINKCONTROLASPMCONTROL,
  CFGLINKCONTROLAUTOBANDWIDTHINTEN,
  CFGLINKCONTROLBANDWIDTHINTEN,
  CFGLINKCONTROLCLOCKPMEN,
  CFGLINKCONTROLCOMMONCLOCK,
  CFGLINKCONTROLEXTENDEDSYNC,
  CFGLINKCONTROLHWAUTOWIDTHDIS,
  CFGLINKCONTROLLINKDISABLE,
  CFGLINKCONTROLRCB,
  CFGLINKCONTROLRETRAINLINK,
  CFGLINKSTATUSAUTOBANDWIDTHSTATUS,
  CFGLINKSTATUSBANDWITHSTATUS,
  CFGLINKSTATUSCURRENTSPEED,
  CFGLINKSTATUSDLLACTIVE,
  CFGLINKSTATUSLINKTRAINING,
  CFGLINKSTATUSNEGOTIATEDWIDTH,
  CFGMSGDATA,
  CFGMSGRECEIVED,
  CFGMSGRECEIVEDASSERTINTA,
  CFGMSGRECEIVEDASSERTINTB,
  CFGMSGRECEIVEDASSERTINTC,
  CFGMSGRECEIVEDASSERTINTD,
  CFGMSGRECEIVEDDEASSERTINTA,
  CFGMSGRECEIVEDDEASSERTINTB,
  CFGMSGRECEIVEDDEASSERTINTC,
  CFGMSGRECEIVEDDEASSERTINTD,
  CFGMSGRECEIVEDERRCOR,
  CFGMSGRECEIVEDERRFATAL,
  CFGMSGRECEIVEDERRNONFATAL,
  CFGMSGRECEIVEDPMASNAK,
  CFGMSGRECEIVEDPMETO,
  CFGMSGRECEIVEDPMETOACK,
  CFGMSGRECEIVEDPMPME,
  CFGMSGRECEIVEDSETSLOTPOWERLIMIT,
  CFGMSGRECEIVEDUNLOCK,
  CFGPCIELINKSTATE,
  CFGPMCSRPMEEN,
  CFGPMCSRPMESTATUS,
  CFGPMCSRPOWERSTATE,
  CFGPMRCVASREQL1N,
  CFGPMRCVENTERL1N,
  CFGPMRCVENTERL23N,
  CFGPMRCVREQACKN,
  CFGRDWRDONEN,
  CFGSLOTCONTROLELECTROMECHILCTLPULSE,
  CFGTRANSACTION,
  CFGTRANSACTIONADDR,
  CFGTRANSACTIONTYPE,
  CFGVCTCVCMAP,
  DBGSCLRA,
  DBGSCLRB,
  DBGSCLRC,
  DBGSCLRD,
  DBGSCLRE,
  DBGSCLRF,
  DBGSCLRG,
  DBGSCLRH,
  DBGSCLRI,
  DBGSCLRJ,
  DBGSCLRK,
  DBGVECA,
  DBGVECB,
  DBGVECC,
  DRPDO,
  DRPDRDY,
  LL2BADDLLPERRN,
  LL2BADTLPERRN,
  LL2PROTOCOLERRN,
  LL2REPLAYROERRN,
  LL2REPLAYTOERRN,
  LL2SUSPENDOKN,
  LL2TFCINIT1SEQN,
  LL2TFCINIT2SEQN,
  LNKCLKEN,
  MIMRXRADDR,
  MIMRXRCE,
  MIMRXREN,
  MIMRXWADDR,
  MIMRXWDATA,
  MIMRXWEN,
  MIMTXRADDR,
  MIMTXRCE,
  MIMTXREN,
  MIMTXWADDR,
  MIMTXWDATA,
  MIMTXWEN,
  PIPERX0POLARITY,
  PIPERX1POLARITY,
  PIPERX2POLARITY,
  PIPERX3POLARITY,
  PIPERX4POLARITY,
  PIPERX5POLARITY,
  PIPERX6POLARITY,
  PIPERX7POLARITY,
  PIPETX0CHARISK,
  PIPETX0COMPLIANCE,
  PIPETX0DATA,
  PIPETX0ELECIDLE,
  PIPETX0POWERDOWN,
  PIPETX1CHARISK,
  PIPETX1COMPLIANCE,
  PIPETX1DATA,
  PIPETX1ELECIDLE,
  PIPETX1POWERDOWN,
  PIPETX2CHARISK,
  PIPETX2COMPLIANCE,
  PIPETX2DATA,
  PIPETX2ELECIDLE,
  PIPETX2POWERDOWN,
  PIPETX3CHARISK,
  PIPETX3COMPLIANCE,
  PIPETX3DATA,
  PIPETX3ELECIDLE,
  PIPETX3POWERDOWN,
  PIPETX4CHARISK,
  PIPETX4COMPLIANCE,
  PIPETX4DATA,
  PIPETX4ELECIDLE,
  PIPETX4POWERDOWN,
  PIPETX5CHARISK,
  PIPETX5COMPLIANCE,
  PIPETX5DATA,
  PIPETX5ELECIDLE,
  PIPETX5POWERDOWN,
  PIPETX6CHARISK,
  PIPETX6COMPLIANCE,
  PIPETX6DATA,
  PIPETX6ELECIDLE,
  PIPETX6POWERDOWN,
  PIPETX7CHARISK,
  PIPETX7COMPLIANCE,
  PIPETX7DATA,
  PIPETX7ELECIDLE,
  PIPETX7POWERDOWN,
  PIPETXDEEMPH,
  PIPETXMARGIN,
  PIPETXRATE,
  PIPETXRCVRDET,
  PIPETXRESET,
  PL2LINKUPN,
  PL2RECEIVERERRN,
  PL2RECOVERYN,
  PL2RXELECIDLE,
  PL2SUSPENDOK,
  PLDBGVEC,
  PLINITIALLINKWIDTH,
  PLLANEREVERSALMODE,
  PLLINKGEN2CAP,
  PLLINKPARTNERGEN2SUPPORTED,
  PLLINKUPCFGCAP,
  PLLTSSMSTATE,
  PLPHYLNKUPN,
  PLRECEIVEDHOTRST,
  PLRXPMSTATE,
  PLSELLNKRATE,
  PLSELLNKWIDTH,
  PLTXPMSTATE,
  RECEIVEDFUNCLVLRSTN,
  TL2ASPMSUSPENDCREDITCHECKOKN,
  TL2ASPMSUSPENDREQN,
  TL2PPMSUSPENDOKN,
  TRNFCCPLD,
  TRNFCCPLH,
  TRNFCNPD,
  TRNFCNPH,
  TRNFCPD,
  TRNFCPH,
  TRNLNKUPN,
  TRNRBARHITN,
  TRNRD,
  TRNRDLLPDATA,
  TRNRDLLPSRCRDYN,
  TRNRECRCERRN,
  TRNREOFN,
  TRNRERRFWDN,
  TRNRREMN,
  TRNRSOFN,
  TRNRSRCDSCN,
  TRNRSRCRDYN,
  TRNTBUFAV,
  TRNTCFGREQN,
  TRNTDLLPDSTRDYN,
  TRNTDSTRDYN,
  TRNTERRDROPN,
  USERRSTN,
  CFGBYTEENN,
  CFGDI,
  CFGDSBUSNUMBER,
  CFGDSDEVICENUMBER,
  CFGDSFUNCTIONNUMBER,
  CFGDSN,
  CFGDWADDR,
  CFGERRACSN,
  CFGERRAERHEADERLOG,
  CFGERRCORN,
  CFGERRCPLABORTN,
  CFGERRCPLTIMEOUTN,
  CFGERRCPLUNEXPECTN,
  CFGERRECRCN,
  CFGERRLOCKEDN,
  CFGERRPOSTEDN,
  CFGERRTLPCPLHEADER,
  CFGERRURN,
  CFGINTERRUPTASSERTN,
  CFGINTERRUPTDI,
  CFGINTERRUPTN,
  CFGPMDIRECTASPML1N,
  CFGPMSENDPMACKN,
  CFGPMSENDPMETON,
  CFGPMSENDPMNAKN,
  CFGPMTURNOFFOKN,
  CFGPMWAKEN,
  CFGPORTNUMBER,
  CFGRDENN,
  CFGTRNPENDINGN,
  CFGWRENN,
  CFGWRREADONLYN,
  CFGWRRW1CASRWN,
  CMRSTN,
  CMSTICKYRSTN,
  DBGMODE,
  DBGSUBMODE,
  DLRSTN,
  DRPCLK,
  DRPDADDR,
  DRPDEN,
  DRPDI,
  DRPDWE,
  FUNCLVLRSTN,
  LL2SENDASREQL1N,
  LL2SENDENTERL1N,
  LL2SENDENTERL23N,
  LL2SUSPENDNOWN,
  LL2TLPRCVN,
  MIMRXRDATA,
  MIMTXRDATA,
  PIPECLK,
  PIPERX0CHANISALIGNED,
  PIPERX0CHARISK,
  PIPERX0DATA,
  PIPERX0ELECIDLE,
  PIPERX0PHYSTATUS,
  PIPERX0STATUS,
  PIPERX0VALID,
  PIPERX1CHANISALIGNED,
  PIPERX1CHARISK,
  PIPERX1DATA,
  PIPERX1ELECIDLE,
  PIPERX1PHYSTATUS,
  PIPERX1STATUS,
  PIPERX1VALID,
  PIPERX2CHANISALIGNED,
  PIPERX2CHARISK,
  PIPERX2DATA,
  PIPERX2ELECIDLE,
  PIPERX2PHYSTATUS,
  PIPERX2STATUS,
  PIPERX2VALID,
  PIPERX3CHANISALIGNED,
  PIPERX3CHARISK,
  PIPERX3DATA,
  PIPERX3ELECIDLE,
  PIPERX3PHYSTATUS,
  PIPERX3STATUS,
  PIPERX3VALID,
  PIPERX4CHANISALIGNED,
  PIPERX4CHARISK,
  PIPERX4DATA,
  PIPERX4ELECIDLE,
  PIPERX4PHYSTATUS,
  PIPERX4STATUS,
  PIPERX4VALID,
  PIPERX5CHANISALIGNED,
  PIPERX5CHARISK,
  PIPERX5DATA,
  PIPERX5ELECIDLE,
  PIPERX5PHYSTATUS,
  PIPERX5STATUS,
  PIPERX5VALID,
  PIPERX6CHANISALIGNED,
  PIPERX6CHARISK,
  PIPERX6DATA,
  PIPERX6ELECIDLE,
  PIPERX6PHYSTATUS,
  PIPERX6STATUS,
  PIPERX6VALID,
  PIPERX7CHANISALIGNED,
  PIPERX7CHARISK,
  PIPERX7DATA,
  PIPERX7ELECIDLE,
  PIPERX7PHYSTATUS,
  PIPERX7STATUS,
  PIPERX7VALID,
  PL2DIRECTEDLSTATE,
  PLDBGMODE,
  PLDIRECTEDLINKAUTON,
  PLDIRECTEDLINKCHANGE,
  PLDIRECTEDLINKSPEED,
  PLDIRECTEDLINKWIDTH,
  PLDOWNSTREAMDEEMPHSOURCE,
  PLRSTN,
  PLTRANSMITHOTRST,
  PLUPSTREAMPREFERDEEMPH,
  SYSRSTN,
  TL2ASPMSUSPENDCREDITCHECKN,
  TL2PPMSUSPENDREQN,
  TLRSTN,
  TRNFCSEL,
  TRNRDSTRDYN,
  TRNRNPOKN,
  TRNTCFGGNTN,
  TRNTD,
  TRNTDLLPDATA,
  TRNTDLLPSRCRDYN,
  TRNTECRCGENN,
  TRNTEOFN,
  TRNTERRFWDN,
  TRNTREMN,
  TRNTSOFN,
  TRNTSRCDSCN,
  TRNTSRCRDYN,
  TRNTSTRN,
  USERCLK
);
   parameter AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
   parameter AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
   parameter AER_CAP_ON = "FALSE";
   parameter AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE";
   parameter ALLOW_X8_GEN2 = "FALSE";
   parameter CMD_INTX_IMPLEMENTED = "TRUE";
   parameter CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE";
   parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE";
   parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE";
   parameter DEV_CAP_EXT_TAG_SUPPORTED = "TRUE";
   parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE";
   parameter DEV_CAP_ROLE_BASED_ERROR = "TRUE";
   parameter DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE";
   parameter DISABLE_ASPM_L1_TIMER = "FALSE";
   parameter DISABLE_BAR_FILTERING = "FALSE";
   parameter DISABLE_ID_CHECK = "FALSE";
   parameter DISABLE_LANE_REVERSAL = "FALSE";
   parameter DISABLE_RX_TC_FILTER = "FALSE";
   parameter DISABLE_SCRAMBLING = "FALSE";
   parameter DSN_CAP_ON = "TRUE";
   parameter ENABLE_RX_TD_ECRC_TRIM = "FALSE";
   parameter ENTER_RVRY_EI_L0 = "TRUE";
   parameter EXIT_LOOPBACK_ON_EI = "TRUE";
   parameter IS_SWITCH = "FALSE";
   parameter LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE";
   parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE";
   parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE";
   parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE";
   parameter LINK_CTRL2_DEEMPHASIS = "FALSE";
   parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE";
   parameter LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE";
   parameter LL_ACK_TIMEOUT_EN = "FALSE";
   parameter LL_REPLAY_TIMEOUT_EN = "FALSE";
   parameter MSIX_CAP_ON = "FALSE";
   parameter MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE";
   parameter MSI_CAP_ON = "FALSE";
   parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "TRUE";
   parameter PCIE_CAP_ON = "TRUE";
   parameter PCIE_CAP_SLOT_IMPLEMENTED = "FALSE";
   parameter PL_FAST_TRAIN = "FALSE";
   parameter PM_CAP_D1SUPPORT = "TRUE";
   parameter PM_CAP_D2SUPPORT = "TRUE";
   parameter PM_CAP_DSI = "FALSE";
   parameter PM_CAP_ON = "TRUE";
   parameter PM_CAP_PME_CLOCK = "FALSE";
   parameter PM_CSR_B2B3 = "FALSE";
   parameter PM_CSR_BPCCEN = "FALSE";
   parameter PM_CSR_NOSOFTRST = "TRUE";
   parameter RECRC_CHK_TRIM = "FALSE";
   parameter ROOT_CAP_CRS_SW_VISIBILITY = "FALSE";
   parameter SELECT_DLL_IF = "FALSE";
   parameter SIM_VERSION = "1.0";
   parameter SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE";
   parameter SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE";
   parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE";
   parameter SLOT_CAP_HOTPLUG_CAPABLE = "FALSE";
   parameter SLOT_CAP_HOTPLUG_SURPRISE = "FALSE";
   parameter SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE";
   parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE";
   parameter SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE";
   parameter SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE";
   parameter TL_RBYPASS = "FALSE";
   parameter TL_TFC_DISABLE = "FALSE";
   parameter TL_TX_CHECKS_DISABLE = "FALSE";
   parameter UPCONFIG_CAPABLE = "TRUE";
   parameter UPSTREAM_FACING = "TRUE";
   parameter UR_INV_REQ = "TRUE";
   parameter VC0_CPL_INFINITE = "TRUE";
   parameter VC_CAP_ON = "FALSE";
   parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE";
   parameter VSEC_CAP_IS_LINK_VISIBLE = "TRUE";
   parameter VSEC_CAP_ON = "FALSE";
   parameter [10:0] ENABLE_MSG_ROUTE = 11'h000;
   parameter [10:0] MSIX_CAP_TABLE_SIZE = 11'h000;
   parameter [11:0] AER_BASE_PTR = 12'h128;
   parameter [11:0] AER_CAP_NEXTPTR = 12'h160;
   parameter [11:0] DSN_BASE_PTR = 12'h100;
   parameter [11:0] DSN_CAP_NEXTPTR = 12'h000;
   parameter [11:0] VC_BASE_PTR = 12'h10C;
   parameter [11:0] VC_CAP_NEXTPTR = 12'h000;
   parameter [11:0] VSEC_BASE_PTR = 12'h160;
   parameter [11:0] VSEC_CAP_HDR_LENGTH = 12'h018;
   parameter [11:0] VSEC_CAP_NEXTPTR = 12'h000;
   parameter [12:0] SLOT_CAP_PHYSICAL_SLOT_NUM = 13'h0000;
   parameter [12:0] VC0_RX_RAM_LIMIT = 13'h03FF;
   parameter [14:0] LL_ACK_TIMEOUT = 15'h0000;
   parameter [14:0] LL_REPLAY_TIMEOUT = 15'h0000;
   parameter [15:0] AER_CAP_ID = 16'h0001;
   parameter [15:0] DEVICE_ID = 16'h0007;
   parameter [15:0] DSN_CAP_ID = 16'h0003;
   parameter [15:0] SUBSYSTEM_ID = 16'h0007;
   parameter [15:0] SUBSYSTEM_VENDOR_ID = 16'h10EE;
   parameter [15:0] VC_CAP_ID = 16'h0002;
   parameter [15:0] VENDOR_ID = 16'h10EE;
   parameter [15:0] VSEC_CAP_HDR_ID = 16'h1234;
   parameter [15:0] VSEC_CAP_ID = 16'h000B;
   parameter [1:0] PM_DATA_SCALE0 = 2'h1;
   parameter [1:0] PM_DATA_SCALE1 = 2'h1;
   parameter [1:0] PM_DATA_SCALE2 = 2'h1;
   parameter [1:0] PM_DATA_SCALE3 = 2'h1;
   parameter [1:0] PM_DATA_SCALE4 = 2'h1;
   parameter [1:0] PM_DATA_SCALE5 = 2'h1;
   parameter [1:0] PM_DATA_SCALE6 = 2'h1;
   parameter [1:0] PM_DATA_SCALE7 = 2'h1;
   parameter [23:0] CLASS_CODE = 24'h000000;
   parameter [28:0] MSIX_CAP_PBA_OFFSET = 29'h00000050;
   parameter [28:0] MSIX_CAP_TABLE_OFFSET = 29'h00000040;
   parameter [31:0] BAR0 = 32'hFFFFFF00;
   parameter [31:0] BAR1 = 32'hFFFF0000;
   parameter [31:0] BAR2 = 32'hFFFF000C;
   parameter [31:0] BAR3 = 32'hFFFFFFFF;
   parameter [31:0] BAR4 = 32'h00000000;
   parameter [31:0] BAR5 = 32'h00000000;
   parameter [31:0] CARDBUS_CIS_POINTER = 32'h00000000;
   parameter [31:0] EXPANSION_ROM = 32'hFFFFF001;
   parameter [31:0] SPARE_WORD0 = 32'h00000000;
   parameter [31:0] SPARE_WORD1 = 32'h00000000;
   parameter [31:0] SPARE_WORD2 = 32'h00000000;
   parameter [31:0] SPARE_WORD3 = 32'h00000000;
   parameter [3:0] AER_CAP_VERSION = 4'h1;
   parameter [3:0] CPL_TIMEOUT_RANGES_SUPPORTED = 4'h0;
   parameter [3:0] DSN_CAP_VERSION = 4'h1;
   parameter [3:0] LINK_CAP_MAX_LINK_SPEED = 4'h1;
   parameter [3:0] LINK_CTRL2_TARGET_LINK_SPEED = 4'h2;
   parameter [3:0] PCIE_CAP_CAPABILITY_VERSION = 4'h2;
   parameter [3:0] PCIE_CAP_DEVICE_PORT_TYPE = 4'h0;
   parameter [3:0] VC_CAP_VERSION = 4'h1;
   parameter [3:0] VSEC_CAP_HDR_REVISION = 4'h1;
   parameter [3:0] VSEC_CAP_VERSION = 4'h1;
   parameter [4:0] AER_CAP_INT_MSG_NUM_MSI = 5'h0A;
   parameter [4:0] AER_CAP_INT_MSG_NUM_MSIX = 5'h15;
   parameter [4:0] INFER_EI = 5'h00;
   parameter [4:0] PCIE_CAP_INT_MSG_NUM = 5'h00;
   parameter [4:0] PM_CAP_PMESUPPORT = 5'h0F;
   parameter [5:0] EXT_CFG_CAP_PTR = 6'h3F;
   parameter [5:0] LINK_CAP_MAX_LINK_WIDTH = 6'h08;
   parameter [5:0] LTSSM_MAX_LINK_WIDTH = 6'h01;
   parameter [6:0] CRM_MODULE_RSTS = 7'h00;
   parameter [7:0] CAPABILITIES_PTR = 8'h40;
   parameter [7:0] DNSTREAM_LINK_NUM = 8'h00;
   parameter [7:0] HEADER_TYPE = 8'h00;
   parameter [7:0] INTERRUPT_PIN = 8'h01;
   parameter [7:0] MSIX_BASE_PTR = 8'h9C;
   parameter [7:0] MSIX_CAP_ID = 8'h11;
   parameter [7:0] MSIX_CAP_NEXTPTR = 8'h00;
   parameter [7:0] MSI_BASE_PTR = 8'h48;
   parameter [7:0] MSI_CAP_ID = 8'h05;
   parameter [7:0] MSI_CAP_NEXTPTR = 8'h60;
   parameter [7:0] PCIE_BASE_PTR = 8'h60;
   parameter [7:0] PCIE_CAP_CAPABILITY_ID = 8'h10;
   parameter [7:0] PCIE_CAP_NEXTPTR = 8'h00;
   parameter [7:0] PM_BASE_PTR = 8'h40;
   parameter [7:0] PM_CAP_ID = 8'h01;
   parameter [7:0] PM_CAP_NEXTPTR = 8'h48;
   parameter [7:0] PM_DATA0 = 8'h01;
   parameter [7:0] PM_DATA1 = 8'h01;
   parameter [7:0] PM_DATA2 = 8'h01;
   parameter [7:0] PM_DATA3 = 8'h01;
   parameter [7:0] PM_DATA4 = 8'h01;
   parameter [7:0] PM_DATA5 = 8'h01;
   parameter [7:0] PM_DATA6 = 8'h01;
   parameter [7:0] PM_DATA7 = 8'h01;
   parameter [7:0] REVISION_ID = 8'h00;
   parameter [7:0] SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 8'h00;
   parameter [7:0] SPARE_BYTE0 = 8'h00;
   parameter [7:0] SPARE_BYTE1 = 8'h00;
   parameter [7:0] SPARE_BYTE2 = 8'h00;
   parameter [7:0] SPARE_BYTE3 = 8'h00;
   parameter [9:0] EXT_CFG_XP_CAP_PTR = 10'h3FF;
   parameter [9:0] LAST_CONFIG_DWORD = 10'h042;
   parameter integer DEV_CAP_ENDPOINT_L0S_LATENCY = 0;
   parameter integer DEV_CAP_ENDPOINT_L1_LATENCY = 0;
   parameter integer DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2;
   parameter integer DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0;
   parameter integer DEV_CAP_RSVD_14_12 = 0;
   parameter integer DEV_CAP_RSVD_17_16 = 0;
   parameter integer DEV_CAP_RSVD_31_29 = 0;
   parameter integer LINK_CAP_ASPM_SUPPORT = 1;
   parameter integer LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7;
   parameter integer LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7;
   parameter integer LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7;
   parameter integer LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7;
   parameter integer LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7;
   parameter integer LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7;
   parameter integer LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7;
   parameter integer LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7;
   parameter integer LINK_CAP_RSVD_23_22 = 0;
   parameter integer LINK_CONTROL_RCB = 0;
   parameter integer LL_ACK_TIMEOUT_FUNC = 0;
   parameter integer LL_REPLAY_TIMEOUT_FUNC = 0;
   parameter integer MSIX_CAP_PBA_BIR = 0;
   parameter integer MSIX_CAP_TABLE_BIR = 0;
   parameter integer MSI_CAP_MULTIMSGCAP = 0;
   parameter integer MSI_CAP_MULTIMSG_EXTENSION = 0;
   parameter integer N_FTS_COMCLK_GEN1 = 255;
   parameter integer N_FTS_COMCLK_GEN2 = 255;
   parameter integer N_FTS_GEN1 = 255;
   parameter integer N_FTS_GEN2 = 255;
   parameter integer PCIE_CAP_RSVD_15_14 = 0;
   parameter integer PCIE_REVISION = 2;
   parameter integer PGL0_LANE = 0;
   parameter integer PGL1_LANE = 1;
   parameter integer PGL2_LANE = 2;
   parameter integer PGL3_LANE = 3;
   parameter integer PGL4_LANE = 4;
   parameter integer PGL5_LANE = 5;
   parameter integer PGL6_LANE = 6;
   parameter integer PGL7_LANE = 7;
   parameter integer PL_AUTO_CONFIG = 0;
   parameter integer PM_CAP_AUXCURRENT = 0;
   parameter integer PM_CAP_RSVD_04 = 0;
   parameter integer PM_CAP_VERSION = 3;
   parameter integer RECRC_CHK = 0;
   parameter integer SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0;
   parameter integer SPARE_BIT0 = 0;
   parameter integer SPARE_BIT1 = 0;
   parameter integer SPARE_BIT2 = 0;
   parameter integer SPARE_BIT3 = 0;
   parameter integer SPARE_BIT4 = 0;
   parameter integer SPARE_BIT5 = 0;
   parameter integer SPARE_BIT6 = 0;
   parameter integer SPARE_BIT7 = 0;
   parameter integer SPARE_BIT8 = 0;
   parameter integer TL_RX_RAM_RADDR_LATENCY = 0;
   parameter integer TL_RX_RAM_RDATA_LATENCY = 2;
   parameter integer TL_RX_RAM_WRITE_LATENCY = 0;
   parameter integer TL_TX_RAM_RADDR_LATENCY = 0;
   parameter integer TL_TX_RAM_RDATA_LATENCY = 2;
   parameter integer TL_TX_RAM_WRITE_LATENCY = 0;
   parameter integer USER_CLK_FREQ = 3;
   parameter integer VC0_TOTAL_CREDITS_CD = 127;
   parameter integer VC0_TOTAL_CREDITS_CH = 31;
   parameter integer VC0_TOTAL_CREDITS_NPH = 12;
   parameter integer VC0_TOTAL_CREDITS_PD = 288;
   parameter integer VC0_TOTAL_CREDITS_PH = 32;
   parameter integer VC0_TX_LASTPACKET = 31;
   output CFGAERECRCCHECKEN;
   output CFGAERECRCGENEN;
   output CFGCOMMANDBUSMASTERENABLE;
   output CFGCOMMANDINTERRUPTDISABLE;
   output CFGCOMMANDIOENABLE;
   output CFGCOMMANDMEMENABLE;
   output CFGCOMMANDSERREN;
   output CFGDEVCONTROL2CPLTIMEOUTDIS;
   output CFGDEVCONTROLAUXPOWEREN;
   output CFGDEVCONTROLCORRERRREPORTINGEN;
   output CFGDEVCONTROLENABLERO;
   output CFGDEVCONTROLEXTTAGEN;
   output CFGDEVCONTROLFATALERRREPORTINGEN;
   output CFGDEVCONTROLNONFATALREPORTINGEN;
   output CFGDEVCONTROLNOSNOOPEN;
   output CFGDEVCONTROLPHANTOMEN;
   output CFGDEVCONTROLURERRREPORTINGEN;
   output CFGDEVSTATUSCORRERRDETECTED;
   output CFGDEVSTATUSFATALERRDETECTED;
   output CFGDEVSTATUSNONFATALERRDETECTED;
   output CFGDEVSTATUSURDETECTED;
   output CFGERRAERHEADERLOGSETN;
   output CFGERRCPLRDYN;
   output CFGINTERRUPTMSIENABLE;
   output CFGINTERRUPTMSIXENABLE;
   output CFGINTERRUPTMSIXFM;
   output CFGINTERRUPTRDYN;
   output CFGLINKCONTROLAUTOBANDWIDTHINTEN;
   output CFGLINKCONTROLBANDWIDTHINTEN;
   output CFGLINKCONTROLCLOCKPMEN;
   output CFGLINKCONTROLCOMMONCLOCK;
   output CFGLINKCONTROLEXTENDEDSYNC;
   output CFGLINKCONTROLHWAUTOWIDTHDIS;
   output CFGLINKCONTROLLINKDISABLE;
   output CFGLINKCONTROLRCB;
   output CFGLINKCONTROLRETRAINLINK;
   output CFGLINKSTATUSAUTOBANDWIDTHSTATUS;
   output CFGLINKSTATUSBANDWITHSTATUS;
   output CFGLINKSTATUSDLLACTIVE;
   output CFGLINKSTATUSLINKTRAINING;
   output CFGMSGRECEIVED;
   output CFGMSGRECEIVEDASSERTINTA;
   output CFGMSGRECEIVEDASSERTINTB;
   output CFGMSGRECEIVEDASSERTINTC;
   output CFGMSGRECEIVEDASSERTINTD;
   output CFGMSGRECEIVEDDEASSERTINTA;
   output CFGMSGRECEIVEDDEASSERTINTB;
   output CFGMSGRECEIVEDDEASSERTINTC;
   output CFGMSGRECEIVEDDEASSERTINTD;
   output CFGMSGRECEIVEDERRCOR;
   output CFGMSGRECEIVEDERRFATAL;
   output CFGMSGRECEIVEDERRNONFATAL;
   output CFGMSGRECEIVEDPMASNAK;
   output CFGMSGRECEIVEDPMETO;
   output CFGMSGRECEIVEDPMETOACK;
   output CFGMSGRECEIVEDPMPME;
   output CFGMSGRECEIVEDSETSLOTPOWERLIMIT;
   output CFGMSGRECEIVEDUNLOCK;
   output CFGPMCSRPMEEN;
   output CFGPMCSRPMESTATUS;
   output CFGPMRCVASREQL1N;
   output CFGPMRCVENTERL1N;
   output CFGPMRCVENTERL23N;
   output CFGPMRCVREQACKN;
   output CFGRDWRDONEN;
   output CFGSLOTCONTROLELECTROMECHILCTLPULSE;
   output CFGTRANSACTION;
   output CFGTRANSACTIONTYPE;
   output DBGSCLRA;
   output DBGSCLRB;
   output DBGSCLRC;
   output DBGSCLRD;
   output DBGSCLRE;
   output DBGSCLRF;
   output DBGSCLRG;
   output DBGSCLRH;
   output DBGSCLRI;
   output DBGSCLRJ;
   output DBGSCLRK;
   output DRPDRDY;
   output LL2BADDLLPERRN;
   output LL2BADTLPERRN;
   output LL2PROTOCOLERRN;
   output LL2REPLAYROERRN;
   output LL2REPLAYTOERRN;
   output LL2SUSPENDOKN;
   output LL2TFCINIT1SEQN;
   output LL2TFCINIT2SEQN;
   output LNKCLKEN;
   output MIMRXRCE;
   output MIMRXREN;
   output MIMRXWEN;
   output MIMTXRCE;
   output MIMTXREN;
   output MIMTXWEN;
   output PIPERX0POLARITY;
   output PIPERX1POLARITY;
   output PIPERX2POLARITY;
   output PIPERX3POLARITY;
   output PIPERX4POLARITY;
   output PIPERX5POLARITY;
   output PIPERX6POLARITY;
   output PIPERX7POLARITY;
   output PIPETX0COMPLIANCE;
   output PIPETX0ELECIDLE;
   output PIPETX1COMPLIANCE;
   output PIPETX1ELECIDLE;
   output PIPETX2COMPLIANCE;
   output PIPETX2ELECIDLE;
   output PIPETX3COMPLIANCE;
   output PIPETX3ELECIDLE;
   output PIPETX4COMPLIANCE;
   output PIPETX4ELECIDLE;
   output PIPETX5COMPLIANCE;
   output PIPETX5ELECIDLE;
   output PIPETX6COMPLIANCE;
   output PIPETX6ELECIDLE;
   output PIPETX7COMPLIANCE;
   output PIPETX7ELECIDLE;
   output PIPETXDEEMPH;
   output PIPETXRATE;
   output PIPETXRCVRDET;
   output PIPETXRESET;
   output PL2LINKUPN;
   output PL2RECEIVERERRN;
   output PL2RECOVERYN;
   output PL2RXELECIDLE;
   output PL2SUSPENDOK;
   output PLLINKGEN2CAP;
   output PLLINKPARTNERGEN2SUPPORTED;
   output PLLINKUPCFGCAP;
   output PLPHYLNKUPN;
   output PLRECEIVEDHOTRST;
   output PLSELLNKRATE;
   output RECEIVEDFUNCLVLRSTN;
   output TL2ASPMSUSPENDCREDITCHECKOKN;
   output TL2ASPMSUSPENDREQN;
   output TL2PPMSUSPENDOKN;
   output TRNLNKUPN;
   output TRNRDLLPSRCRDYN;
   output TRNRECRCERRN;
   output TRNREOFN;
   output TRNRERRFWDN;
   output TRNRREMN;
   output TRNRSOFN;
   output TRNRSRCDSCN;
   output TRNRSRCRDYN;
   output TRNTCFGREQN;
   output TRNTDLLPDSTRDYN;
   output TRNTDSTRDYN;
   output TRNTERRDROPN;
   output USERRSTN;
   output [11:0] DBGVECC;
   output [11:0] PLDBGVEC;
   output [11:0] TRNFCCPLD;
   output [11:0] TRNFCNPD;
   output [11:0] TRNFCPD;
   output [12:0] MIMRXRADDR;
   output [12:0] MIMRXWADDR;
   output [12:0] MIMTXRADDR;
   output [12:0] MIMTXWADDR;
   output [15:0] CFGMSGDATA;
   output [15:0] DRPDO;
   output [15:0] PIPETX0DATA;
   output [15:0] PIPETX1DATA;
   output [15:0] PIPETX2DATA;
   output [15:0] PIPETX3DATA;
   output [15:0] PIPETX4DATA;
   output [15:0] PIPETX5DATA;
   output [15:0] PIPETX6DATA;
   output [15:0] PIPETX7DATA;
   output [1:0] CFGLINKCONTROLASPMCONTROL;
   output [1:0] CFGLINKSTATUSCURRENTSPEED;
   output [1:0] CFGPMCSRPOWERSTATE;
   output [1:0] PIPETX0CHARISK;
   output [1:0] PIPETX0POWERDOWN;
   output [1:0] PIPETX1CHARISK;
   output [1:0] PIPETX1POWERDOWN;
   output [1:0] PIPETX2CHARISK;
   output [1:0] PIPETX2POWERDOWN;
   output [1:0] PIPETX3CHARISK;
   output [1:0] PIPETX3POWERDOWN;
   output [1:0] PIPETX4CHARISK;
   output [1:0] PIPETX4POWERDOWN;
   output [1:0] PIPETX5CHARISK;
   output [1:0] PIPETX5POWERDOWN;
   output [1:0] PIPETX6CHARISK;
   output [1:0] PIPETX6POWERDOWN;
   output [1:0] PIPETX7CHARISK;
   output [1:0] PIPETX7POWERDOWN;
   output [1:0] PLLANEREVERSALMODE;
   output [1:0] PLRXPMSTATE;
   output [1:0] PLSELLNKWIDTH;
   output [2:0] CFGDEVCONTROLMAXPAYLOAD;
   output [2:0] CFGDEVCONTROLMAXREADREQ;
   output [2:0] CFGINTERRUPTMMENABLE;
   output [2:0] CFGPCIELINKSTATE;
   output [2:0] PIPETXMARGIN;
   output [2:0] PLINITIALLINKWIDTH;
   output [2:0] PLTXPMSTATE;
   output [31:0] CFGDO;
   output [31:0] TRNRDLLPDATA;
   output [3:0] CFGDEVCONTROL2CPLTIMEOUTVAL;
   output [3:0] CFGLINKSTATUSNEGOTIATEDWIDTH;
   output [5:0] PLLTSSMSTATE;
   output [5:0] TRNTBUFAV;
   output [63:0] DBGVECA;
   output [63:0] DBGVECB;
   output [63:0] TRNRD;
   output [67:0] MIMRXWDATA;
   output [68:0] MIMTXWDATA;
   output [6:0] CFGTRANSACTIONADDR;
   output [6:0] CFGVCTCVCMAP;
   output [6:0] TRNRBARHITN;
   output [7:0] CFGINTERRUPTDO;
   output [7:0] TRNFCCPLH;
   output [7:0] TRNFCNPH;
   output [7:0] TRNFCPH;
   input CFGERRACSN;
   input CFGERRCORN;
   input CFGERRCPLABORTN;
   input CFGERRCPLTIMEOUTN;
   input CFGERRCPLUNEXPECTN;
   input CFGERRECRCN;
   input CFGERRLOCKEDN;
   input CFGERRPOSTEDN;
   input CFGERRURN;
   input CFGINTERRUPTASSERTN;
   input CFGINTERRUPTN;
   input CFGPMDIRECTASPML1N;
   input CFGPMSENDPMACKN;
   input CFGPMSENDPMETON;
   input CFGPMSENDPMNAKN;
   input CFGPMTURNOFFOKN;
   input CFGPMWAKEN;
   input CFGRDENN;
   input CFGTRNPENDINGN;
   input CFGWRENN;
   input CFGWRREADONLYN;
   input CFGWRRW1CASRWN;
   input CMRSTN;
   input CMSTICKYRSTN;
   input DBGSUBMODE;
   input DLRSTN;
   input DRPCLK;
   input DRPDEN;
   input DRPDWE;
   input FUNCLVLRSTN;
   input LL2SENDASREQL1N;
   input LL2SENDENTERL1N;
   input LL2SENDENTERL23N;
   input LL2SUSPENDNOWN;
   input LL2TLPRCVN;
   input PIPECLK;
   input PIPERX0CHANISALIGNED;
   input PIPERX0ELECIDLE;
   input PIPERX0PHYSTATUS;
   input PIPERX0VALID;
   input PIPERX1CHANISALIGNED;
   input PIPERX1ELECIDLE;
   input PIPERX1PHYSTATUS;
   input PIPERX1VALID;
   input PIPERX2CHANISALIGNED;
   input PIPERX2ELECIDLE;
   input PIPERX2PHYSTATUS;
   input PIPERX2VALID;
   input PIPERX3CHANISALIGNED;
   input PIPERX3ELECIDLE;
   input PIPERX3PHYSTATUS;
   input PIPERX3VALID;
   input PIPERX4CHANISALIGNED;
   input PIPERX4ELECIDLE;
   input PIPERX4PHYSTATUS;
   input PIPERX4VALID;
   input PIPERX5CHANISALIGNED;
   input PIPERX5ELECIDLE;
   input PIPERX5PHYSTATUS;
   input PIPERX5VALID;
   input PIPERX6CHANISALIGNED;
   input PIPERX6ELECIDLE;
   input PIPERX6PHYSTATUS;
   input PIPERX6VALID;
   input PIPERX7CHANISALIGNED;
   input PIPERX7ELECIDLE;
   input PIPERX7PHYSTATUS;
   input PIPERX7VALID;
   input PLDIRECTEDLINKAUTON;
   input PLDIRECTEDLINKSPEED;
   input PLDOWNSTREAMDEEMPHSOURCE;
   input PLRSTN;
   input PLTRANSMITHOTRST;
   input PLUPSTREAMPREFERDEEMPH;
   input SYSRSTN;
   input TL2ASPMSUSPENDCREDITCHECKN;
   input TL2PPMSUSPENDREQN;
   input TLRSTN;
   input TRNRDSTRDYN;
   input TRNRNPOKN;
   input TRNTCFGGNTN;
   input TRNTDLLPSRCRDYN;
   input TRNTECRCGENN;
   input TRNTEOFN;
   input TRNTERRFWDN;
   input TRNTREMN;
   input TRNTSOFN;
   input TRNTSRCDSCN;
   input TRNTSRCRDYN;
   input TRNTSTRN;
   input USERCLK;
   input [127:0] CFGERRAERHEADERLOG;
   input [15:0] DRPDI;
   input [15:0] PIPERX0DATA;
   input [15:0] PIPERX1DATA;
   input [15:0] PIPERX2DATA;
   input [15:0] PIPERX3DATA;
   input [15:0] PIPERX4DATA;
   input [15:0] PIPERX5DATA;
   input [15:0] PIPERX6DATA;
   input [15:0] PIPERX7DATA;
   input [1:0] DBGMODE;
   input [1:0] PIPERX0CHARISK;
   input [1:0] PIPERX1CHARISK;
   input [1:0] PIPERX2CHARISK;
   input [1:0] PIPERX3CHARISK;
   input [1:0] PIPERX4CHARISK;
   input [1:0] PIPERX5CHARISK;
   input [1:0] PIPERX6CHARISK;
   input [1:0] PIPERX7CHARISK;
   input [1:0] PLDIRECTEDLINKCHANGE;
   input [1:0] PLDIRECTEDLINKWIDTH;
   input [2:0] CFGDSFUNCTIONNUMBER;
   input [2:0] PIPERX0STATUS;
   input [2:0] PIPERX1STATUS;
   input [2:0] PIPERX2STATUS;
   input [2:0] PIPERX3STATUS;
   input [2:0] PIPERX4STATUS;
   input [2:0] PIPERX5STATUS;
   input [2:0] PIPERX6STATUS;
   input [2:0] PIPERX7STATUS;
   input [2:0] PLDBGMODE;
   input [2:0] TRNFCSEL;
   input [31:0] CFGDI;
   input [31:0] TRNTDLLPDATA;
   input [3:0] CFGBYTEENN;
   input [47:0] CFGERRTLPCPLHEADER;
   input [4:0] CFGDSDEVICENUMBER;
   input [4:0] PL2DIRECTEDLSTATE;
   input [63:0] CFGDSN;
   input [63:0] TRNTD;
   input [67:0] MIMRXRDATA;
   input [68:0] MIMTXRDATA;
   input [7:0] CFGDSBUSNUMBER;
   input [7:0] CFGINTERRUPTDI;
   input [7:0] CFGPORTNUMBER;
   input [8:0] DRPDADDR;
   input [9:0] CFGDWADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE_A1 (
  CFGBUSNUMBER,
  CFGCOMMANDBUSMASTERENABLE,
  CFGCOMMANDINTERRUPTDISABLE,
  CFGCOMMANDIOENABLE,
  CFGCOMMANDMEMENABLE,
  CFGCOMMANDSERREN,
  CFGDEVCONTROLAUXPOWEREN,
  CFGDEVCONTROLCORRERRREPORTINGEN,
  CFGDEVCONTROLENABLERO,
  CFGDEVCONTROLEXTTAGEN,
  CFGDEVCONTROLFATALERRREPORTINGEN,
  CFGDEVCONTROLMAXPAYLOAD,
  CFGDEVCONTROLMAXREADREQ,
  CFGDEVCONTROLNONFATALREPORTINGEN,
  CFGDEVCONTROLNOSNOOPEN,
  CFGDEVCONTROLPHANTOMEN,
  CFGDEVCONTROLURERRREPORTINGEN,
  CFGDEVICENUMBER,
  CFGDEVSTATUSCORRERRDETECTED,
  CFGDEVSTATUSFATALERRDETECTED,
  CFGDEVSTATUSNONFATALERRDETECTED,
  CFGDEVSTATUSURDETECTED,
  CFGDO,
  CFGERRCPLRDYN,
  CFGFUNCTIONNUMBER,
  CFGINTERRUPTDO,
  CFGINTERRUPTMMENABLE,
  CFGINTERRUPTMSIENABLE,
  CFGINTERRUPTRDYN,
  CFGLINKCONTOLRCB,
  CFGLINKCONTROLASPMCONTROL,
  CFGLINKCONTROLCOMMONCLOCK,
  CFGLINKCONTROLEXTENDEDSYNC,
  CFGLTSSMSTATE,
  CFGPCIELINKSTATEN,
  CFGRDWRDONEN,
  CFGTOTURNOFFN,
  DBGBADDLLPSTATUS,
  DBGBADTLPLCRC,
  DBGBADTLPSEQNUM,
  DBGBADTLPSTATUS,
  DBGDLPROTOCOLSTATUS,
  DBGFCPROTOCOLERRSTATUS,
  DBGMLFRMDLENGTH,
  DBGMLFRMDMPS,
  DBGMLFRMDTCVC,
  DBGMLFRMDTLPSTATUS,
  DBGMLFRMDUNRECTYPE,
  DBGPOISTLPSTATUS,
  DBGRCVROVERFLOWSTATUS,
  DBGREGDETECTEDCORRECTABLE,
  DBGREGDETECTEDFATAL,
  DBGREGDETECTEDNONFATAL,
  DBGREGDETECTEDUNSUPPORTED,
  DBGRPLYROLLOVERSTATUS,
  DBGRPLYTIMEOUTSTATUS,
  DBGURNOBARHIT,
  DBGURPOISCFGWR,
  DBGURSTATUS,
  DBGURUNSUPMSG,
  MIMRXRADDR,
  MIMRXREN,
  MIMRXWADDR,
  MIMRXWDATA,
  MIMRXWEN,
  MIMTXRADDR,
  MIMTXREN,
  MIMTXWADDR,
  MIMTXWDATA,
  MIMTXWEN,
  PIPEGTPOWERDOWNA,
  PIPEGTPOWERDOWNB,
  PIPEGTTXELECIDLEA,
  PIPEGTTXELECIDLEB,
  PIPERXPOLARITYA,
  PIPERXPOLARITYB,
  PIPERXRESETA,
  PIPERXRESETB,
  PIPETXCHARDISPMODEA,
  PIPETXCHARDISPMODEB,
  PIPETXCHARDISPVALA,
  PIPETXCHARDISPVALB,
  PIPETXCHARISKA,
  PIPETXCHARISKB,
  PIPETXDATAA,
  PIPETXDATAB,
  PIPETXRCVRDETA,
  PIPETXRCVRDETB,
  RECEIVEDHOTRESET,
  TRNFCCPLD,
  TRNFCCPLH,
  TRNFCNPD,
  TRNFCNPH,
  TRNFCPD,
  TRNFCPH,
  TRNLNKUPN,
  TRNRBARHITN,
  TRNRD,
  TRNREOFN,
  TRNRERRFWDN,
  TRNRSOFN,
  TRNRSRCDSCN,
  TRNRSRCRDYN,
  TRNTBUFAV,
  TRNTCFGREQN,
  TRNTDSTRDYN,
  TRNTERRDROPN,
  USERRSTN,
  CFGDEVID,
  CFGDSN,
  CFGDWADDR,
  CFGERRCORN,
  CFGERRCPLABORTN,
  CFGERRCPLTIMEOUTN,
  CFGERRECRCN,
  CFGERRLOCKEDN,
  CFGERRPOSTEDN,
  CFGERRTLPCPLHEADER,
  CFGERRURN,
  CFGINTERRUPTASSERTN,
  CFGINTERRUPTDI,
  CFGINTERRUPTN,
  CFGPMWAKEN,
  CFGRDENN,
  CFGREVID,
  CFGSUBSYSID,
  CFGSUBSYSVENID,
  CFGTRNPENDINGN,
  CFGTURNOFFOKN,
  CFGVENID,
  CLOCKLOCKED,
  MGTCLK,
  MIMRXRDATA,
  MIMTXRDATA,
  PIPEGTRESETDONEA,
  PIPEGTRESETDONEB,
  PIPEPHYSTATUSA,
  PIPEPHYSTATUSB,
  PIPERXCHARISKA,
  PIPERXCHARISKB,
  PIPERXDATAA,
  PIPERXDATAB,
  PIPERXENTERELECIDLEA,
  PIPERXENTERELECIDLEB,
  PIPERXSTATUSA,
  PIPERXSTATUSB,
  SYSRESETN,
  TRNFCSEL,
  TRNRDSTRDYN,
  TRNRNPOKN,
  TRNTCFGGNTN,
  TRNTD,
  TRNTEOFN,
  TRNTERRFWDN,
  TRNTSOFN,
  TRNTSRCDSCN,
  TRNTSRCRDYN,
  TRNTSTRN,
  USERCLK
);
   parameter DEV_CAP_EXT_TAG_SUPPORTED = "FALSE";
   parameter DEV_CAP_ROLE_BASED_ERROR = "TRUE";
   parameter DISABLE_BAR_FILTERING = "FALSE";
   parameter DISABLE_ID_CHECK = "FALSE";
   parameter DISABLE_SCRAMBLING = "FALSE";
   parameter ENABLE_RX_TD_ECRC_TRIM = "FALSE";
   parameter FAST_TRAIN = "FALSE";
   parameter LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE";
   parameter LL_ACK_TIMEOUT_EN = "FALSE";
   parameter LL_REPLAY_TIMEOUT_EN = "FALSE";
   parameter PCIE_CAP_SLOT_IMPLEMENTED = "FALSE";
   parameter PLM_AUTO_CONFIG = "FALSE";
   parameter PM_CAP_D1SUPPORT = "TRUE";
   parameter PM_CAP_D2SUPPORT = "TRUE";
   parameter PM_CAP_DSI = "FALSE";
   parameter PM_CAP_PME_CLOCK = "FALSE";
   parameter SIM_VERSION = "1.0";
   parameter SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE";
   parameter SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE";
   parameter SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE";
   parameter TL_TFC_DISABLE = "FALSE";
   parameter TL_TX_CHECKS_DISABLE = "FALSE";
   parameter USR_CFG = "FALSE";
   parameter USR_EXT_CFG = "FALSE";
   parameter VC0_CPL_INFINITE = "TRUE";
   parameter [11:0] PCIE_GENERIC = 12'h000;
   parameter [11:0] VC0_RX_RAM_LIMIT = 12'h01E;
   parameter [14:0] LL_ACK_TIMEOUT = 15'h0204;
   parameter [14:0] LL_REPLAY_TIMEOUT = 15'h060D;
   parameter [1:0] PM_DATA_SCALE0 = 2'b01;
   parameter [1:0] PM_DATA_SCALE1 = 2'b01;
   parameter [1:0] PM_DATA_SCALE2 = 2'b01;
   parameter [1:0] PM_DATA_SCALE3 = 2'b01;
   parameter [1:0] PM_DATA_SCALE4 = 2'b01;
   parameter [1:0] PM_DATA_SCALE5 = 2'b01;
   parameter [1:0] PM_DATA_SCALE6 = 2'b01;
   parameter [1:0] PM_DATA_SCALE7 = 2'b01;
   parameter [21:0] EXPANSION_ROM = 22'h000000;
   parameter [23:0] CLASS_CODE = 24'h000000;
   parameter [31:0] BAR0 = 32'h00000000;
   parameter [31:0] BAR1 = 32'h00000000;
   parameter [31:0] BAR2 = 32'h00000000;
   parameter [31:0] BAR3 = 32'h00000000;
   parameter [31:0] BAR4 = 32'h00000000;
   parameter [31:0] BAR5 = 32'h00000000;
   parameter [31:0] CARDBUS_CIS_POINTER = 32'h00000000;
   parameter [3:0] PCIE_CAP_CAPABILITY_VERSION = 4'h1;
   parameter [3:0] PCIE_CAP_DEVICE_PORT_TYPE = 4'h0;
   parameter [4:0] PCIE_CAP_INT_MSG_NUM = 5'b00000;
   parameter [4:0] PM_CAP_PMESUPPORT = 5'b01111;
   parameter [7:0] PM_DATA0 = 8'h1E;
   parameter [7:0] PM_DATA1 = 8'h1E;
   parameter [7:0] PM_DATA2 = 8'h1E;
   parameter [7:0] PM_DATA3 = 8'h1E;
   parameter [7:0] PM_DATA4 = 8'h1E;
   parameter [7:0] PM_DATA5 = 8'h1E;
   parameter [7:0] PM_DATA6 = 8'h1E;
   parameter [7:0] PM_DATA7 = 8'h1E;
   parameter integer DEV_CAP_ENDPOINT_L0S_LATENCY = 7;
   parameter integer DEV_CAP_ENDPOINT_L1_LATENCY = 7;
   parameter integer DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2;
   parameter integer DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0;
   parameter integer GTP_SEL = 0;
   parameter integer LINK_CAP_ASPM_SUPPORT = 1;
   parameter integer LINK_CAP_L0S_EXIT_LATENCY = 7;
   parameter integer LINK_CAP_L1_EXIT_LATENCY = 7;
   parameter integer MSI_CAP_MULTIMSGCAP = 0;
   parameter integer MSI_CAP_MULTIMSG_EXTENSION = 0;
   parameter integer PM_CAP_AUXCURRENT = 0;
   parameter integer PM_CAP_VERSION = 3;
   parameter integer TL_RX_RAM_RADDR_LATENCY = 1;
   parameter integer TL_RX_RAM_RDATA_LATENCY = 2;
   parameter integer TL_RX_RAM_WRITE_LATENCY = 0;
   parameter integer TL_TX_RAM_RADDR_LATENCY = 0;
   parameter integer TL_TX_RAM_RDATA_LATENCY = 2;
   parameter integer VC0_TOTAL_CREDITS_CD = 104;
   parameter integer VC0_TOTAL_CREDITS_CH = 36;
   parameter integer VC0_TOTAL_CREDITS_NPH = 8;
   parameter integer VC0_TOTAL_CREDITS_PD = 288;
   parameter integer VC0_TOTAL_CREDITS_PH = 32;
   parameter integer VC0_TX_LASTPACKET = 31;
   output CFGCOMMANDBUSMASTERENABLE;
   output CFGCOMMANDINTERRUPTDISABLE;
   output CFGCOMMANDIOENABLE;
   output CFGCOMMANDMEMENABLE;
   output CFGCOMMANDSERREN;
   output CFGDEVCONTROLAUXPOWEREN;
   output CFGDEVCONTROLCORRERRREPORTINGEN;
   output CFGDEVCONTROLENABLERO;
   output CFGDEVCONTROLEXTTAGEN;
   output CFGDEVCONTROLFATALERRREPORTINGEN;
   output CFGDEVCONTROLNONFATALREPORTINGEN;
   output CFGDEVCONTROLNOSNOOPEN;
   output CFGDEVCONTROLPHANTOMEN;
   output CFGDEVCONTROLURERRREPORTINGEN;
   output CFGDEVSTATUSCORRERRDETECTED;
   output CFGDEVSTATUSFATALERRDETECTED;
   output CFGDEVSTATUSNONFATALERRDETECTED;
   output CFGDEVSTATUSURDETECTED;
   output CFGERRCPLRDYN;
   output CFGINTERRUPTMSIENABLE;
   output CFGINTERRUPTRDYN;
   output CFGLINKCONTOLRCB;
   output CFGLINKCONTROLCOMMONCLOCK;
   output CFGLINKCONTROLEXTENDEDSYNC;
   output CFGRDWRDONEN;
   output CFGTOTURNOFFN;
   output DBGBADDLLPSTATUS;
   output DBGBADTLPLCRC;
   output DBGBADTLPSEQNUM;
   output DBGBADTLPSTATUS;
   output DBGDLPROTOCOLSTATUS;
   output DBGFCPROTOCOLERRSTATUS;
   output DBGMLFRMDLENGTH;
   output DBGMLFRMDMPS;
   output DBGMLFRMDTCVC;
   output DBGMLFRMDTLPSTATUS;
   output DBGMLFRMDUNRECTYPE;
   output DBGPOISTLPSTATUS;
   output DBGRCVROVERFLOWSTATUS;
   output DBGREGDETECTEDCORRECTABLE;
   output DBGREGDETECTEDFATAL;
   output DBGREGDETECTEDNONFATAL;
   output DBGREGDETECTEDUNSUPPORTED;
   output DBGRPLYROLLOVERSTATUS;
   output DBGRPLYTIMEOUTSTATUS;
   output DBGURNOBARHIT;
   output DBGURPOISCFGWR;
   output DBGURSTATUS;
   output DBGURUNSUPMSG;
   output MIMRXREN;
   output MIMRXWEN;
   output MIMTXREN;
   output MIMTXWEN;
   output PIPEGTTXELECIDLEA;
   output PIPEGTTXELECIDLEB;
   output PIPERXPOLARITYA;
   output PIPERXPOLARITYB;
   output PIPERXRESETA;
   output PIPERXRESETB;
   output PIPETXRCVRDETA;
   output PIPETXRCVRDETB;
   output RECEIVEDHOTRESET;
   output TRNLNKUPN;
   output TRNREOFN;
   output TRNRERRFWDN;
   output TRNRSOFN;
   output TRNRSRCDSCN;
   output TRNRSRCRDYN;
   output TRNTCFGREQN;
   output TRNTDSTRDYN;
   output TRNTERRDROPN;
   output USERRSTN;
   output [11:0] MIMRXRADDR;
   output [11:0] MIMRXWADDR;
   output [11:0] MIMTXRADDR;
   output [11:0] MIMTXWADDR;
   output [11:0] TRNFCCPLD;
   output [11:0] TRNFCNPD;
   output [11:0] TRNFCPD;
   output [15:0] PIPETXDATAA;
   output [15:0] PIPETXDATAB;
   output [1:0] CFGLINKCONTROLASPMCONTROL;
   output [1:0] PIPEGTPOWERDOWNA;
   output [1:0] PIPEGTPOWERDOWNB;
   output [1:0] PIPETXCHARDISPMODEA;
   output [1:0] PIPETXCHARDISPMODEB;
   output [1:0] PIPETXCHARDISPVALA;
   output [1:0] PIPETXCHARDISPVALB;
   output [1:0] PIPETXCHARISKA;
   output [1:0] PIPETXCHARISKB;
   output [2:0] CFGDEVCONTROLMAXPAYLOAD;
   output [2:0] CFGDEVCONTROLMAXREADREQ;
   output [2:0] CFGFUNCTIONNUMBER;
   output [2:0] CFGINTERRUPTMMENABLE;
   output [2:0] CFGPCIELINKSTATEN;
   output [31:0] CFGDO;
   output [31:0] TRNRD;
   output [34:0] MIMRXWDATA;
   output [35:0] MIMTXWDATA;
   output [4:0] CFGDEVICENUMBER;
   output [4:0] CFGLTSSMSTATE;
   output [5:0] TRNTBUFAV;
   output [6:0] TRNRBARHITN;
   output [7:0] CFGBUSNUMBER;
   output [7:0] CFGINTERRUPTDO;
   output [7:0] TRNFCCPLH;
   output [7:0] TRNFCNPH;
   output [7:0] TRNFCPH;
   input CFGERRCORN;
   input CFGERRCPLABORTN;
   input CFGERRCPLTIMEOUTN;
   input CFGERRECRCN;
   input CFGERRLOCKEDN;
   input CFGERRPOSTEDN;
   input CFGERRURN;
   input CFGINTERRUPTASSERTN;
   input CFGINTERRUPTN;
   input CFGPMWAKEN;
   input CFGRDENN;
   input CFGTRNPENDINGN;
   input CFGTURNOFFOKN;
   input CLOCKLOCKED;
   input MGTCLK;
   input PIPEGTRESETDONEA;
   input PIPEGTRESETDONEB;
   input PIPEPHYSTATUSA;
   input PIPEPHYSTATUSB;
   input PIPERXENTERELECIDLEA;
   input PIPERXENTERELECIDLEB;
   input SYSRESETN;
   input TRNRDSTRDYN;
   input TRNRNPOKN;
   input TRNTCFGGNTN;
   input TRNTEOFN;
   input TRNTERRFWDN;
   input TRNTSOFN;
   input TRNTSRCDSCN;
   input TRNTSRCRDYN;
   input TRNTSTRN;
   input USERCLK;
   input [15:0] CFGDEVID;
   input [15:0] CFGSUBSYSID;
   input [15:0] CFGSUBSYSVENID;
   input [15:0] CFGVENID;
   input [15:0] PIPERXDATAA;
   input [15:0] PIPERXDATAB;
   input [1:0] PIPERXCHARISKA;
   input [1:0] PIPERXCHARISKB;
   input [2:0] PIPERXSTATUSA;
   input [2:0] PIPERXSTATUSB;
   input [2:0] TRNFCSEL;
   input [31:0] TRNTD;
   input [34:0] MIMRXRDATA;
   input [35:0] MIMTXRDATA;
   input [47:0] CFGERRTLPCPLHEADER;
   input [63:0] CFGDSN;
   input [7:0] CFGINTERRUPTDI;
   input [7:0] CFGREVID;
   input [9:0] CFGDWADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE_EP (
  BUSMASTERENABLE,
  CRMDOHOTRESETN,
  CRMPWRSOFTRESETN,
  DLLTXPMDLLPOUTSTANDING,
  INTERRUPTDISABLE,
  IOSPACEENABLE,
  L0CFGLOOPBACKACK,
  L0COMPLETERID,
  L0DLLERRORVECTOR,
  L0DLLRXACKOUTSTANDING,
  L0DLLTXNONFCOUTSTANDING,
  L0DLLTXOUTSTANDING,
  L0DLLVCSTATUS,
  L0DLUPDOWN,
  L0FIRSTCFGWRITEOCCURRED,
  L0LTSSMSTATE,
  L0MACENTEREDL0,
  L0MACLINKTRAINING,
  L0MACLINKUP,
  L0MACNEGOTIATEDLINKWIDTH,
  L0MACNEWSTATEACK,
  L0MACRXL0SSTATE,
  L0MSIENABLE0,
  L0MULTIMSGEN0,
  L0PMEACK,
  L0PMEEN,
  L0PMEREQOUT,
  L0PWRL1STATE,
  L0PWRL23READYSTATE,
  L0PWRSTATE0,
  L0PWRTURNOFFREQ,
  L0PWRTXL0SSTATE,
  L0RXDLLPM,
  L0RXDLLPMTYPE,
  L0RXMACLINKERROR,
  L0STATSCFGOTHERRECEIVED,
  L0STATSCFGOTHERTRANSMITTED,
  L0STATSCFGRECEIVED,
  L0STATSCFGTRANSMITTED,
  L0STATSDLLPRECEIVED,
  L0STATSDLLPTRANSMITTED,
  L0STATSOSRECEIVED,
  L0STATSOSTRANSMITTED,
  L0STATSTLPRECEIVED,
  L0STATSTLPTRANSMITTED,
  L0UNLOCKRECEIVED,
  LLKRXCHCOMPLETIONAVAILABLEN,
  LLKRXCHNONPOSTEDAVAILABLEN,
  LLKRXCHPOSTEDAVAILABLEN,
  LLKRXDATA,
  LLKRXEOFN,
  LLKRXEOPN,
  LLKRXPREFERREDTYPE,
  LLKRXSOFN,
  LLKRXSOPN,
  LLKRXSRCLASTREQN,
  LLKRXSRCRDYN,
  LLKRXVALIDN,
  LLKTCSTATUS,
  LLKTXCHANSPACE,
  LLKTXCHCOMPLETIONREADYN,
  LLKTXCHNONPOSTEDREADYN,
  LLKTXCHPOSTEDREADYN,
  LLKTXCONFIGREADYN,
  LLKTXDSTRDYN,
  MAXPAYLOADSIZE,
  MAXREADREQUESTSIZE,
  MEMSPACEENABLE,
  MGMTPSO,
  MGMTRDATA,
  MGMTSTATSCREDIT,
  MIMDLLBRADD,
  MIMDLLBREN,
  MIMDLLBWADD,
  MIMDLLBWDATA,
  MIMDLLBWEN,
  MIMRXBRADD,
  MIMRXBREN,
  MIMRXBWADD,
  MIMRXBWDATA,
  MIMRXBWEN,
  MIMTXBRADD,
  MIMTXBREN,
  MIMTXBWADD,
  MIMTXBWDATA,
  MIMTXBWEN,
  PARITYERRORRESPONSE,
  PIPEDESKEWLANESL0,
  PIPEDESKEWLANESL1,
  PIPEDESKEWLANESL2,
  PIPEDESKEWLANESL3,
  PIPEDESKEWLANESL4,
  PIPEDESKEWLANESL5,
  PIPEDESKEWLANESL6,
  PIPEDESKEWLANESL7,
  PIPEPOWERDOWNL0,
  PIPEPOWERDOWNL1,
  PIPEPOWERDOWNL2,
  PIPEPOWERDOWNL3,
  PIPEPOWERDOWNL4,
  PIPEPOWERDOWNL5,
  PIPEPOWERDOWNL6,
  PIPEPOWERDOWNL7,
  PIPERESETL0,
  PIPERESETL1,
  PIPERESETL2,
  PIPERESETL3,
  PIPERESETL4,
  PIPERESETL5,
  PIPERESETL6,
  PIPERESETL7,
  PIPERXPOLARITYL0,
  PIPERXPOLARITYL1,
  PIPERXPOLARITYL2,
  PIPERXPOLARITYL3,
  PIPERXPOLARITYL4,
  PIPERXPOLARITYL5,
  PIPERXPOLARITYL6,
  PIPERXPOLARITYL7,
  PIPETXCOMPLIANCEL0,
  PIPETXCOMPLIANCEL1,
  PIPETXCOMPLIANCEL2,
  PIPETXCOMPLIANCEL3,
  PIPETXCOMPLIANCEL4,
  PIPETXCOMPLIANCEL5,
  PIPETXCOMPLIANCEL6,
  PIPETXCOMPLIANCEL7,
  PIPETXDATAKL0,
  PIPETXDATAKL1,
  PIPETXDATAKL2,
  PIPETXDATAKL3,
  PIPETXDATAKL4,
  PIPETXDATAKL5,
  PIPETXDATAKL6,
  PIPETXDATAKL7,
  PIPETXDATAL0,
  PIPETXDATAL1,
  PIPETXDATAL2,
  PIPETXDATAL3,
  PIPETXDATAL4,
  PIPETXDATAL5,
  PIPETXDATAL6,
  PIPETXDATAL7,
  PIPETXDETECTRXLOOPBACKL0,
  PIPETXDETECTRXLOOPBACKL1,
  PIPETXDETECTRXLOOPBACKL2,
  PIPETXDETECTRXLOOPBACKL3,
  PIPETXDETECTRXLOOPBACKL4,
  PIPETXDETECTRXLOOPBACKL5,
  PIPETXDETECTRXLOOPBACKL6,
  PIPETXDETECTRXLOOPBACKL7,
  PIPETXELECIDLEL0,
  PIPETXELECIDLEL1,
  PIPETXELECIDLEL2,
  PIPETXELECIDLEL3,
  PIPETXELECIDLEL4,
  PIPETXELECIDLEL5,
  PIPETXELECIDLEL6,
  PIPETXELECIDLEL7,
  SERRENABLE,
  URREPORTINGENABLE,
  AUXPOWER,
  COMPLIANCEAVOID,
  CRMCORECLK,
  CRMCORECLKDLO,
  CRMCORECLKRXO,
  CRMCORECLKTXO,
  CRMLINKRSTN,
  CRMMACRSTN,
  CRMMGMTRSTN,
  CRMNVRSTN,
  CRMURSTN,
  CRMUSERCFGRSTN,
  CRMUSERCLK,
  CRMUSERCLKRXO,
  CRMUSERCLKTXO,
  L0CFGDISABLESCRAMBLE,
  L0CFGLOOPBACKMASTER,
  L0LEGACYINTFUNCT0,
  L0MSIREQUEST0,
  L0PACKETHEADERFROMUSER,
  L0PMEREQIN,
  L0SETCOMPLETERABORTERROR,
  L0SETCOMPLETIONTIMEOUTCORRERROR,
  L0SETCOMPLETIONTIMEOUTUNCORRERROR,
  L0SETDETECTEDCORRERROR,
  L0SETDETECTEDFATALERROR,
  L0SETDETECTEDNONFATALERROR,
  L0SETUNEXPECTEDCOMPLETIONCORRERROR,
  L0SETUNEXPECTEDCOMPLETIONUNCORRERROR,
  L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR,
  L0SETUNSUPPORTEDREQUESTOTHERERROR,
  L0SETUSERDETECTEDPARITYERROR,
  L0SETUSERMASTERDATAPARITY,
  L0SETUSERRECEIVEDMASTERABORT,
  L0SETUSERRECEIVEDTARGETABORT,
  L0SETUSERSIGNALLEDTARGETABORT,
  L0SETUSERSYSTEMERROR,
  L0TRANSACTIONSPENDING,
  LLKRXCHFIFO,
  LLKRXCHTC,
  LLKRXDSTCONTREQN,
  LLKRXDSTREQN,
  LLKTXCHFIFO,
  LLKTXCHTC,
  LLKTXDATA,
  LLKTXENABLEN,
  LLKTXEOFN,
  LLKTXEOPN,
  LLKTXSOFN,
  LLKTXSOPN,
  LLKTXSRCDSCN,
  LLKTXSRCRDYN,
  MGMTADDR,
  MGMTBWREN,
  MGMTRDEN,
  MGMTSTATSCREDITSEL,
  MGMTWDATA,
  MGMTWREN,
  MIMDLLBRDATA,
  MIMRXBRDATA,
  MIMTXBRDATA,
  PIPEPHYSTATUSL0,
  PIPEPHYSTATUSL1,
  PIPEPHYSTATUSL2,
  PIPEPHYSTATUSL3,
  PIPEPHYSTATUSL4,
  PIPEPHYSTATUSL5,
  PIPEPHYSTATUSL6,
  PIPEPHYSTATUSL7,
  PIPERXCHANISALIGNEDL0,
  PIPERXCHANISALIGNEDL1,
  PIPERXCHANISALIGNEDL2,
  PIPERXCHANISALIGNEDL3,
  PIPERXCHANISALIGNEDL4,
  PIPERXCHANISALIGNEDL5,
  PIPERXCHANISALIGNEDL6,
  PIPERXCHANISALIGNEDL7,
  PIPERXDATAKL0,
  PIPERXDATAKL1,
  PIPERXDATAKL2,
  PIPERXDATAKL3,
  PIPERXDATAKL4,
  PIPERXDATAKL5,
  PIPERXDATAKL6,
  PIPERXDATAKL7,
  PIPERXDATAL0,
  PIPERXDATAL1,
  PIPERXDATAL2,
  PIPERXDATAL3,
  PIPERXDATAL4,
  PIPERXDATAL5,
  PIPERXDATAL6,
  PIPERXDATAL7,
  PIPERXELECIDLEL0,
  PIPERXELECIDLEL1,
  PIPERXELECIDLEL2,
  PIPERXELECIDLEL3,
  PIPERXELECIDLEL4,
  PIPERXELECIDLEL5,
  PIPERXELECIDLEL6,
  PIPERXELECIDLEL7,
  PIPERXSTATUSL0,
  PIPERXSTATUSL1,
  PIPERXSTATUSL2,
  PIPERXSTATUSL3,
  PIPERXSTATUSL4,
  PIPERXSTATUSL5,
  PIPERXSTATUSL6,
  PIPERXSTATUSL7,
  PIPERXVALIDL0,
  PIPERXVALIDL1,
  PIPERXVALIDL2,
  PIPERXVALIDL3,
  PIPERXVALIDL4,
  PIPERXVALIDL5,
  PIPERXVALIDL6,
  PIPERXVALIDL7
);
  parameter BAR0EXIST = "TRUE";
  parameter BAR0PREFETCHABLE = "TRUE";
  parameter BAR1EXIST = "FALSE";
  parameter BAR1PREFETCHABLE = "FALSE";
  parameter BAR2EXIST = "FALSE";
  parameter BAR2PREFETCHABLE = "FALSE";
  parameter BAR3EXIST = "FALSE";
  parameter BAR3PREFETCHABLE = "FALSE";
  parameter BAR4EXIST = "FALSE";
  parameter BAR4PREFETCHABLE = "FALSE";
  parameter BAR5EXIST = "FALSE";
  parameter BAR5PREFETCHABLE = "FALSE";
  parameter CLKDIVIDED = "FALSE";
  parameter INFINITECOMPLETIONS = "TRUE";
  parameter LINKSTATUSSLOTCLOCKCONFIG = "FALSE";
  parameter PBCAPABILITYSYSTEMALLOCATED = "FALSE";
  parameter PMCAPABILITYD1SUPPORT = "FALSE";
  parameter PMCAPABILITYD2SUPPORT = "FALSE";
  parameter PMCAPABILITYDSI = "TRUE";
  parameter RESETMODE = "FALSE";
  parameter [10:0] VC0TOTALCREDITSCD = 11'h0;
  parameter [10:0] VC0TOTALCREDITSPD = 11'h34;
  parameter [10:0] VC1TOTALCREDITSCD = 11'h0;
  parameter [10:0] VC1TOTALCREDITSPD = 11'h0;
  parameter [11:0] AERBASEPTR = 12'h110;
  parameter [11:0] AERCAPABILITYNEXTPTR = 12'h138;
  parameter [11:0] DSNBASEPTR = 12'h148;
  parameter [11:0] DSNCAPABILITYNEXTPTR = 12'h154;
  parameter [11:0] MSIBASEPTR = 12'h48;
  parameter [11:0] PBBASEPTR = 12'h138;
  parameter [11:0] PBCAPABILITYNEXTPTR = 12'h148;
  parameter [11:0] PMBASEPTR = 12'h40;
  parameter [11:0] RETRYRAMSIZE = 12'h9;
  parameter [11:0] VCBASEPTR = 12'h154;
  parameter [11:0] VCCAPABILITYNEXTPTR = 12'h0;
  parameter [12:0] VC0RXFIFOBASEC = 13'h98;
  parameter [12:0] VC0RXFIFOBASENP = 13'h80;
  parameter [12:0] VC0RXFIFOBASEP = 13'h0;
  parameter [12:0] VC0RXFIFOLIMITC = 13'h117;
  parameter [12:0] VC0RXFIFOLIMITNP = 13'h97;
  parameter [12:0] VC0RXFIFOLIMITP = 13'h7f;
  parameter [12:0] VC0TXFIFOBASEC = 13'h98;
  parameter [12:0] VC0TXFIFOBASENP = 13'h80;
  parameter [12:0] VC0TXFIFOBASEP = 13'h0;
  parameter [12:0] VC0TXFIFOLIMITC = 13'h117;
  parameter [12:0] VC0TXFIFOLIMITNP = 13'h97;
  parameter [12:0] VC0TXFIFOLIMITP = 13'h7f;
  parameter [12:0] VC1RXFIFOBASEC = 13'h118;
  parameter [12:0] VC1RXFIFOBASENP = 13'h118;
  parameter [12:0] VC1RXFIFOBASEP = 13'h118;
  parameter [12:0] VC1RXFIFOLIMITC = 13'h118;
  parameter [12:0] VC1RXFIFOLIMITNP = 13'h118;
  parameter [12:0] VC1RXFIFOLIMITP = 13'h118;
  parameter [12:0] VC1TXFIFOBASEC = 13'h118;
  parameter [12:0] VC1TXFIFOBASENP = 13'h118;
  parameter [12:0] VC1TXFIFOBASEP = 13'h118;
  parameter [12:0] VC1TXFIFOLIMITC = 13'h118;
  parameter [12:0] VC1TXFIFOLIMITNP = 13'h118;
  parameter [12:0] VC1TXFIFOLIMITP = 13'h118;
  parameter [15:0] DEVICEID = 16'h5050;
  parameter [15:0] SUBSYSTEMID = 16'h5050;
  parameter [15:0] SUBSYSTEMVENDORID = 16'h10EE;
  parameter [15:0] VENDORID = 16'h10EE;
  parameter [1:0] LINKCAPABILITYASPMSUPPORT = 2'h1;
  parameter [1:0] PBCAPABILITYDW0DATASCALE = 2'h0;
  parameter [1:0] PBCAPABILITYDW0PMSTATE = 2'h0;
  parameter [1:0] PBCAPABILITYDW1DATASCALE = 2'h0;
  parameter [1:0] PBCAPABILITYDW1PMSTATE = 2'h0;
  parameter [1:0] PBCAPABILITYDW2DATASCALE = 2'h0;
  parameter [1:0] PBCAPABILITYDW2PMSTATE = 2'h0;
  parameter [1:0] PBCAPABILITYDW3DATASCALE = 2'h0;
  parameter [1:0] PBCAPABILITYDW3PMSTATE = 2'h0;
  parameter [23:0] CLASSCODE = 24'h058000;
  parameter [2:0] DEVICECAPABILITYENDPOINTL0SLATENCY = 3'h0;
  parameter [2:0] DEVICECAPABILITYENDPOINTL1LATENCY = 3'h0;
  parameter [2:0] MSICAPABILITYMULTIMSGCAP = 3'h0;
  parameter [2:0] PBCAPABILITYDW0PMSUBSTATE = 3'h0;
  parameter [2:0] PBCAPABILITYDW0POWERRAIL = 3'h0;
  parameter [2:0] PBCAPABILITYDW0TYPE = 3'h0;
  parameter [2:0] PBCAPABILITYDW1PMSUBSTATE = 3'h0;
  parameter [2:0] PBCAPABILITYDW1POWERRAIL = 3'h0;
  parameter [2:0] PBCAPABILITYDW1TYPE = 3'h0;
  parameter [2:0] PBCAPABILITYDW2PMSUBSTATE = 3'h0;
  parameter [2:0] PBCAPABILITYDW2POWERRAIL = 3'h0;
  parameter [2:0] PBCAPABILITYDW2TYPE = 3'h0;
  parameter [2:0] PBCAPABILITYDW3PMSUBSTATE = 3'h0;
  parameter [2:0] PBCAPABILITYDW3POWERRAIL = 3'h0;
  parameter [2:0] PBCAPABILITYDW3TYPE = 3'h0;
  parameter [2:0] PMCAPABILITYAUXCURRENT = 3'h0;
  parameter [2:0] PORTVCCAPABILITYEXTENDEDVCCOUNT = 3'h0;
  parameter [31:0] CARDBUSCISPOINTER = 32'h0;
  parameter [3:0] XPDEVICEPORTTYPE = 4'h0;
  parameter [4:0] PMCAPABILITYPMESUPPORT = 5'h0;
  parameter [5:0] BAR0MASKWIDTH = 6'h14;
  parameter [5:0] BAR1MASKWIDTH = 6'h0;
  parameter [5:0] BAR2MASKWIDTH = 6'h0;
  parameter [5:0] BAR3MASKWIDTH = 6'h0;
  parameter [5:0] BAR4MASKWIDTH = 6'h0;
  parameter [5:0] BAR5MASKWIDTH = 6'h0;
  parameter [5:0] LINKCAPABILITYMAXLINKWIDTH = 6'h01;
  parameter [63:0] DEVICESERIALNUMBER = 64'hE000000001000A35;
  parameter [6:0] VC0TOTALCREDITSCH = 7'h0;
  parameter [6:0] VC0TOTALCREDITSNPH = 7'h08;
  parameter [6:0] VC0TOTALCREDITSPH = 7'h08;
  parameter [6:0] VC1TOTALCREDITSCH = 7'h0;
  parameter [6:0] VC1TOTALCREDITSNPH = 7'h0;
  parameter [6:0] VC1TOTALCREDITSPH = 7'h0;
  parameter [7:0] ACTIVELANESIN = 8'h1;
  parameter [7:0] CAPABILITIESPOINTER = 8'h40;
  parameter [7:0] INTERRUPTPIN = 8'h0;
  parameter [7:0] MSICAPABILITYNEXTPTR = 8'h60;
  parameter [7:0] PBCAPABILITYDW0BASEPOWER = 8'h0;
  parameter [7:0] PBCAPABILITYDW1BASEPOWER = 8'h0;
  parameter [7:0] PBCAPABILITYDW2BASEPOWER = 8'h0;
  parameter [7:0] PBCAPABILITYDW3BASEPOWER = 8'h0;
  parameter [7:0] PCIECAPABILITYNEXTPTR = 8'h0;
  parameter [7:0] PMCAPABILITYNEXTPTR = 8'h60;
  parameter [7:0] PMDATA0 = 8'h0;
  parameter [7:0] PMDATA1 = 8'h0;
  parameter [7:0] PMDATA2 = 8'h0;
  parameter [7:0] PMDATA3 = 8'h0;
  parameter [7:0] PMDATA4 = 8'h0;
  parameter [7:0] PMDATA5 = 8'h0;
  parameter [7:0] PMDATA6 = 8'h0;
  parameter [7:0] PMDATA7 = 8'h0;
  parameter [7:0] PORTVCCAPABILITYVCARBCAP = 8'h0;
  parameter [7:0] PORTVCCAPABILITYVCARBTABLEOFFSET = 8'h0;
  parameter [7:0] REVISIONID = 8'h0;
  parameter [7:0] XPBASEPTR = 8'h60;
  parameter integer BAR0ADDRWIDTH = 0;
  parameter integer BAR0IOMEMN = 0;
  parameter integer BAR1ADDRWIDTH = 0;
  parameter integer BAR1IOMEMN = 0;
  parameter integer BAR2ADDRWIDTH = 0;
  parameter integer BAR2IOMEMN = 0;
  parameter integer BAR3ADDRWIDTH = 0;
  parameter integer BAR3IOMEMN = 0;
  parameter integer BAR4ADDRWIDTH = 0;
  parameter integer BAR4IOMEMN = 0;
  parameter integer BAR5IOMEMN = 0;
  parameter integer L0SEXITLATENCY = 7;
  parameter integer L0SEXITLATENCYCOMCLK = 7;
  parameter integer L1EXITLATENCY = 7;
  parameter integer L1EXITLATENCYCOMCLK = 7;
  parameter integer LOWPRIORITYVCCOUNT = 0;
  parameter integer PMDATASCALE0 = 0;
  parameter integer PMDATASCALE1 = 0;
  parameter integer PMDATASCALE2 = 0;
  parameter integer PMDATASCALE3 = 0;
  parameter integer PMDATASCALE4 = 0;
  parameter integer PMDATASCALE5 = 0;
  parameter integer PMDATASCALE6 = 0;
  parameter integer PMDATASCALE7 = 0;
  parameter integer RETRYRAMREADLATENCY = 3;
  parameter integer RETRYRAMWRITELATENCY = 1;
  parameter integer TLRAMREADLATENCY = 3;
  parameter integer TLRAMWRITELATENCY = 1;
  parameter integer TXTSNFTS = 255;
  parameter integer TXTSNFTSCOMCLK = 255;
  parameter integer XPMAXPAYLOAD = 0;
  output BUSMASTERENABLE;
  output CRMDOHOTRESETN;
  output CRMPWRSOFTRESETN;
  output DLLTXPMDLLPOUTSTANDING;
  output INTERRUPTDISABLE;
  output IOSPACEENABLE;
  output L0CFGLOOPBACKACK;
  output L0DLLRXACKOUTSTANDING;
  output L0DLLTXNONFCOUTSTANDING;
  output L0DLLTXOUTSTANDING;
  output L0FIRSTCFGWRITEOCCURRED;
  output L0MACENTEREDL0;
  output L0MACLINKTRAINING;
  output L0MACLINKUP;
  output L0MACNEWSTATEACK;
  output L0MACRXL0SSTATE;
  output L0MSIENABLE0;
  output L0PMEACK;
  output L0PMEEN;
  output L0PMEREQOUT;
  output L0PWRL1STATE;
  output L0PWRL23READYSTATE;
  output L0PWRTURNOFFREQ;
  output L0PWRTXL0SSTATE;
  output L0RXDLLPM;
  output L0STATSCFGOTHERRECEIVED;
  output L0STATSCFGOTHERTRANSMITTED;
  output L0STATSCFGRECEIVED;
  output L0STATSCFGTRANSMITTED;
  output L0STATSDLLPRECEIVED;
  output L0STATSDLLPTRANSMITTED;
  output L0STATSOSRECEIVED;
  output L0STATSOSTRANSMITTED;
  output L0STATSTLPRECEIVED;
  output L0STATSTLPTRANSMITTED;
  output L0UNLOCKRECEIVED;
  output LLKRXEOFN;
  output LLKRXEOPN;
  output LLKRXSOFN;
  output LLKRXSOPN;
  output LLKRXSRCLASTREQN;
  output LLKRXSRCRDYN;
  output LLKTXCONFIGREADYN;
  output LLKTXDSTRDYN;
  output MEMSPACEENABLE;
  output MIMDLLBREN;
  output MIMDLLBWEN;
  output MIMRXBREN;
  output MIMRXBWEN;
  output MIMTXBREN;
  output MIMTXBWEN;
  output PARITYERRORRESPONSE;
  output PIPEDESKEWLANESL0;
  output PIPEDESKEWLANESL1;
  output PIPEDESKEWLANESL2;
  output PIPEDESKEWLANESL3;
  output PIPEDESKEWLANESL4;
  output PIPEDESKEWLANESL5;
  output PIPEDESKEWLANESL6;
  output PIPEDESKEWLANESL7;
  output PIPERESETL0;
  output PIPERESETL1;
  output PIPERESETL2;
  output PIPERESETL3;
  output PIPERESETL4;
  output PIPERESETL5;
  output PIPERESETL6;
  output PIPERESETL7;
  output PIPERXPOLARITYL0;
  output PIPERXPOLARITYL1;
  output PIPERXPOLARITYL2;
  output PIPERXPOLARITYL3;
  output PIPERXPOLARITYL4;
  output PIPERXPOLARITYL5;
  output PIPERXPOLARITYL6;
  output PIPERXPOLARITYL7;
  output PIPETXCOMPLIANCEL0;
  output PIPETXCOMPLIANCEL1;
  output PIPETXCOMPLIANCEL2;
  output PIPETXCOMPLIANCEL3;
  output PIPETXCOMPLIANCEL4;
  output PIPETXCOMPLIANCEL5;
  output PIPETXCOMPLIANCEL6;
  output PIPETXCOMPLIANCEL7;
  output PIPETXDATAKL0;
  output PIPETXDATAKL1;
  output PIPETXDATAKL2;
  output PIPETXDATAKL3;
  output PIPETXDATAKL4;
  output PIPETXDATAKL5;
  output PIPETXDATAKL6;
  output PIPETXDATAKL7;
  output PIPETXDETECTRXLOOPBACKL0;
  output PIPETXDETECTRXLOOPBACKL1;
  output PIPETXDETECTRXLOOPBACKL2;
  output PIPETXDETECTRXLOOPBACKL3;
  output PIPETXDETECTRXLOOPBACKL4;
  output PIPETXDETECTRXLOOPBACKL5;
  output PIPETXDETECTRXLOOPBACKL6;
  output PIPETXDETECTRXLOOPBACKL7;
  output PIPETXELECIDLEL0;
  output PIPETXELECIDLEL1;
  output PIPETXELECIDLEL2;
  output PIPETXELECIDLEL3;
  output PIPETXELECIDLEL4;
  output PIPETXELECIDLEL5;
  output PIPETXELECIDLEL6;
  output PIPETXELECIDLEL7;
  output SERRENABLE;
  output URREPORTINGENABLE;
  output [11:0] MGMTSTATSCREDIT;
  output [11:0] MIMDLLBRADD;
  output [11:0] MIMDLLBWADD;
  output [12:0] L0COMPLETERID;
  output [12:0] MIMRXBRADD;
  output [12:0] MIMRXBWADD;
  output [12:0] MIMTXBRADD;
  output [12:0] MIMTXBWADD;
  output [15:0] LLKRXPREFERREDTYPE;
  output [16:0] MGMTPSO;
  output [1:0] L0PWRSTATE0;
  output [1:0] L0RXMACLINKERROR;
  output [1:0] LLKRXVALIDN;
  output [1:0] PIPEPOWERDOWNL0;
  output [1:0] PIPEPOWERDOWNL1;
  output [1:0] PIPEPOWERDOWNL2;
  output [1:0] PIPEPOWERDOWNL3;
  output [1:0] PIPEPOWERDOWNL4;
  output [1:0] PIPEPOWERDOWNL5;
  output [1:0] PIPEPOWERDOWNL6;
  output [1:0] PIPEPOWERDOWNL7;
  output [2:0] L0MULTIMSGEN0;
  output [2:0] L0RXDLLPMTYPE;
  output [2:0] MAXPAYLOADSIZE;
  output [2:0] MAXREADREQUESTSIZE;
  output [31:0] MGMTRDATA;
  output [3:0] L0LTSSMSTATE;
  output [3:0] L0MACNEGOTIATEDLINKWIDTH;
  output [63:0] LLKRXDATA;
  output [63:0] MIMDLLBWDATA;
  output [63:0] MIMRXBWDATA;
  output [63:0] MIMTXBWDATA;
  output [6:0] L0DLLERRORVECTOR;
  output [7:0] L0DLLVCSTATUS;
  output [7:0] L0DLUPDOWN;
  output [7:0] LLKRXCHCOMPLETIONAVAILABLEN;
  output [7:0] LLKRXCHNONPOSTEDAVAILABLEN;
  output [7:0] LLKRXCHPOSTEDAVAILABLEN;
  output [7:0] LLKTCSTATUS;
  output [7:0] LLKTXCHCOMPLETIONREADYN;
  output [7:0] LLKTXCHNONPOSTEDREADYN;
  output [7:0] LLKTXCHPOSTEDREADYN;
  output [7:0] PIPETXDATAL0;
  output [7:0] PIPETXDATAL1;
  output [7:0] PIPETXDATAL2;
  output [7:0] PIPETXDATAL3;
  output [7:0] PIPETXDATAL4;
  output [7:0] PIPETXDATAL5;
  output [7:0] PIPETXDATAL6;
  output [7:0] PIPETXDATAL7;
  output [9:0] LLKTXCHANSPACE;
  input AUXPOWER;
  input COMPLIANCEAVOID;
  input CRMCORECLK;
  input CRMCORECLKDLO;
  input CRMCORECLKRXO;
  input CRMCORECLKTXO;
  input CRMLINKRSTN;
  input CRMMACRSTN;
  input CRMMGMTRSTN;
  input CRMNVRSTN;
  input CRMURSTN;
  input CRMUSERCFGRSTN;
  input CRMUSERCLK;
  input CRMUSERCLKRXO;
  input CRMUSERCLKTXO;
  input L0CFGDISABLESCRAMBLE;
  input L0CFGLOOPBACKMASTER;
  input L0LEGACYINTFUNCT0;
  input L0PMEREQIN;
  input L0SETCOMPLETERABORTERROR;
  input L0SETCOMPLETIONTIMEOUTCORRERROR;
  input L0SETCOMPLETIONTIMEOUTUNCORRERROR;
  input L0SETDETECTEDCORRERROR;
  input L0SETDETECTEDFATALERROR;
  input L0SETDETECTEDNONFATALERROR;
  input L0SETUNEXPECTEDCOMPLETIONCORRERROR;
  input L0SETUNEXPECTEDCOMPLETIONUNCORRERROR;
  input L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR;
  input L0SETUNSUPPORTEDREQUESTOTHERERROR;
  input L0SETUSERDETECTEDPARITYERROR;
  input L0SETUSERMASTERDATAPARITY;
  input L0SETUSERRECEIVEDMASTERABORT;
  input L0SETUSERRECEIVEDTARGETABORT;
  input L0SETUSERSIGNALLEDTARGETABORT;
  input L0SETUSERSYSTEMERROR;
  input L0TRANSACTIONSPENDING;
  input LLKRXDSTCONTREQN;
  input LLKRXDSTREQN;
  input LLKTXEOFN;
  input LLKTXEOPN;
  input LLKTXSOFN;
  input LLKTXSOPN;
  input LLKTXSRCDSCN;
  input LLKTXSRCRDYN;
  input MGMTRDEN;
  input MGMTWREN;
  input PIPEPHYSTATUSL0;
  input PIPEPHYSTATUSL1;
  input PIPEPHYSTATUSL2;
  input PIPEPHYSTATUSL3;
  input PIPEPHYSTATUSL4;
  input PIPEPHYSTATUSL5;
  input PIPEPHYSTATUSL6;
  input PIPEPHYSTATUSL7;
  input PIPERXCHANISALIGNEDL0;
  input PIPERXCHANISALIGNEDL1;
  input PIPERXCHANISALIGNEDL2;
  input PIPERXCHANISALIGNEDL3;
  input PIPERXCHANISALIGNEDL4;
  input PIPERXCHANISALIGNEDL5;
  input PIPERXCHANISALIGNEDL6;
  input PIPERXCHANISALIGNEDL7;
  input PIPERXDATAKL0;
  input PIPERXDATAKL1;
  input PIPERXDATAKL2;
  input PIPERXDATAKL3;
  input PIPERXDATAKL4;
  input PIPERXDATAKL5;
  input PIPERXDATAKL6;
  input PIPERXDATAKL7;
  input PIPERXELECIDLEL0;
  input PIPERXELECIDLEL1;
  input PIPERXELECIDLEL2;
  input PIPERXELECIDLEL3;
  input PIPERXELECIDLEL4;
  input PIPERXELECIDLEL5;
  input PIPERXELECIDLEL6;
  input PIPERXELECIDLEL7;
  input PIPERXVALIDL0;
  input PIPERXVALIDL1;
  input PIPERXVALIDL2;
  input PIPERXVALIDL3;
  input PIPERXVALIDL4;
  input PIPERXVALIDL5;
  input PIPERXVALIDL6;
  input PIPERXVALIDL7;
  input [10:0] MGMTADDR;
  input [127:0] L0PACKETHEADERFROMUSER;
  input [1:0] LLKRXCHFIFO;
  input [1:0] LLKTXCHFIFO;
  input [1:0] LLKTXENABLEN;
  input [2:0] LLKRXCHTC;
  input [2:0] LLKTXCHTC;
  input [2:0] PIPERXSTATUSL0;
  input [2:0] PIPERXSTATUSL1;
  input [2:0] PIPERXSTATUSL2;
  input [2:0] PIPERXSTATUSL3;
  input [2:0] PIPERXSTATUSL4;
  input [2:0] PIPERXSTATUSL5;
  input [2:0] PIPERXSTATUSL6;
  input [2:0] PIPERXSTATUSL7;
  input [31:0] MGMTWDATA;
  input [3:0] L0MSIREQUEST0;
  input [3:0] MGMTBWREN;
  input [63:0] LLKTXDATA;
  input [63:0] MIMDLLBRDATA;
  input [63:0] MIMRXBRDATA;
  input [63:0] MIMTXBRDATA;
  input [6:0] MGMTSTATSCREDITSEL;
  input [7:0] PIPERXDATAL0;
  input [7:0] PIPERXDATAL1;
  input [7:0] PIPERXDATAL2;
  input [7:0] PIPERXDATAL3;
  input [7:0] PIPERXDATAL4;
  input [7:0] PIPERXDATAL5;
  input [7:0] PIPERXDATAL6;
  input [7:0] PIPERXDATAL7;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE_INTERNAL_1_1 (
  BUSMASTERENABLE,
  CRMDOHOTRESETN,
  CRMPWRSOFTRESETN,
  CRMRXHOTRESETN,
  DLLTXPMDLLPOUTSTANDING,
  INTERRUPTDISABLE,
  IOSPACEENABLE,
  L0ASAUTONOMOUSINITCOMPLETED,
  L0ATTENTIONINDICATORCONTROL,
  L0CFGLOOPBACKACK,
  L0COMPLETERID,
  L0CORRERRMSGRCVD,
  L0DLLASRXSTATE,
  L0DLLASTXSTATE,
  L0DLLERRORVECTOR,
  L0DLLRXACKOUTSTANDING,
  L0DLLTXNONFCOUTSTANDING,
  L0DLLTXOUTSTANDING,
  L0DLLVCSTATUS,
  L0DLUPDOWN,
  L0ERRMSGREQID,
  L0FATALERRMSGRCVD,
  L0FIRSTCFGWRITEOCCURRED,
  L0FWDCORRERROUT,
  L0FWDFATALERROUT,
  L0FWDNONFATALERROUT,
  L0LTSSMSTATE,
  L0MACENTEREDL0,
  L0MACLINKTRAINING,
  L0MACLINKUP,
  L0MACNEGOTIATEDLINKWIDTH,
  L0MACNEWSTATEACK,
  L0MACRXL0SSTATE,
  L0MACUPSTREAMDOWNSTREAM,
  L0MCFOUND,
  L0MSIENABLE0,
  L0MULTIMSGEN0,
  L0NONFATALERRMSGRCVD,
  L0PMEACK,
  L0PMEEN,
  L0PMEREQOUT,
  L0POWERCONTROLLERCONTROL,
  L0POWERINDICATORCONTROL,
  L0PWRINHIBITTRANSFERS,
  L0PWRL1STATE,
  L0PWRL23READYDEVICE,
  L0PWRL23READYSTATE,
  L0PWRSTATE0,
  L0PWRTURNOFFREQ,
  L0PWRTXL0SSTATE,
  L0RECEIVEDASSERTINTALEGACYINT,
  L0RECEIVEDASSERTINTBLEGACYINT,
  L0RECEIVEDASSERTINTCLEGACYINT,
  L0RECEIVEDASSERTINTDLEGACYINT,
  L0RECEIVEDDEASSERTINTALEGACYINT,
  L0RECEIVEDDEASSERTINTBLEGACYINT,
  L0RECEIVEDDEASSERTINTCLEGACYINT,
  L0RECEIVEDDEASSERTINTDLEGACYINT,
  L0RXBEACON,
  L0RXDLLFCCMPLMCCRED,
  L0RXDLLFCCMPLMCUPDATE,
  L0RXDLLFCNPOSTBYPCRED,
  L0RXDLLFCNPOSTBYPUPDATE,
  L0RXDLLFCPOSTORDCRED,
  L0RXDLLFCPOSTORDUPDATE,
  L0RXDLLPM,
  L0RXDLLPMTYPE,
  L0RXDLLSBFCDATA,
  L0RXDLLSBFCUPDATE,
  L0RXDLLTLPECRCOK,
  L0RXDLLTLPEND,
  L0RXMACLINKERROR,
  L0STATSCFGOTHERRECEIVED,
  L0STATSCFGOTHERTRANSMITTED,
  L0STATSCFGRECEIVED,
  L0STATSCFGTRANSMITTED,
  L0STATSDLLPRECEIVED,
  L0STATSDLLPTRANSMITTED,
  L0STATSOSRECEIVED,
  L0STATSOSTRANSMITTED,
  L0STATSTLPRECEIVED,
  L0STATSTLPTRANSMITTED,
  L0TOGGLEELECTROMECHANICALINTERLOCK,
  L0TRANSFORMEDVC,
  L0TXDLLFCCMPLMCUPDATED,
  L0TXDLLFCNPOSTBYPUPDATED,
  L0TXDLLFCPOSTORDUPDATED,
  L0TXDLLPMUPDATED,
  L0TXDLLSBFCUPDATED,
  L0UCBYPFOUND,
  L0UCORDFOUND,
  L0UNLOCKRECEIVED,
  LLKRX4DWHEADERN,
  LLKRXCHCOMPLETIONAVAILABLEN,
  LLKRXCHCOMPLETIONPARTIALN,
  LLKRXCHCONFIGAVAILABLEN,
  LLKRXCHCONFIGPARTIALN,
  LLKRXCHNONPOSTEDAVAILABLEN,
  LLKRXCHNONPOSTEDPARTIALN,
  LLKRXCHPOSTEDAVAILABLEN,
  LLKRXCHPOSTEDPARTIALN,
  LLKRXDATA,
  LLKRXECRCBADN,
  LLKRXEOFN,
  LLKRXEOPN,
  LLKRXPREFERREDTYPE,
  LLKRXSOFN,
  LLKRXSOPN,
  LLKRXSRCDSCN,
  LLKRXSRCLASTREQN,
  LLKRXSRCRDYN,
  LLKRXVALIDN,
  LLKTCSTATUS,
  LLKTXCHANSPACE,
  LLKTXCHCOMPLETIONREADYN,
  LLKTXCHNONPOSTEDREADYN,
  LLKTXCHPOSTEDREADYN,
  LLKTXCONFIGREADYN,
  LLKTXDSTRDYN,
  MAXPAYLOADSIZE,
  MAXREADREQUESTSIZE,
  MEMSPACEENABLE,
  MGMTPSO,
  MGMTRDATA,
  MGMTSTATSCREDIT,
  MIMDLLBRADD,
  MIMDLLBREN,
  MIMDLLBWADD,
  MIMDLLBWDATA,
  MIMDLLBWEN,
  MIMRXBRADD,
  MIMRXBREN,
  MIMRXBWADD,
  MIMRXBWDATA,
  MIMRXBWEN,
  MIMTXBRADD,
  MIMTXBREN,
  MIMTXBWADD,
  MIMTXBWDATA,
  MIMTXBWEN,
  PARITYERRORRESPONSE,
  PIPEDESKEWLANESL0,
  PIPEDESKEWLANESL1,
  PIPEDESKEWLANESL2,
  PIPEDESKEWLANESL3,
  PIPEDESKEWLANESL4,
  PIPEDESKEWLANESL5,
  PIPEDESKEWLANESL6,
  PIPEDESKEWLANESL7,
  PIPEPOWERDOWNL0,
  PIPEPOWERDOWNL1,
  PIPEPOWERDOWNL2,
  PIPEPOWERDOWNL3,
  PIPEPOWERDOWNL4,
  PIPEPOWERDOWNL5,
  PIPEPOWERDOWNL6,
  PIPEPOWERDOWNL7,
  PIPERESETL0,
  PIPERESETL1,
  PIPERESETL2,
  PIPERESETL3,
  PIPERESETL4,
  PIPERESETL5,
  PIPERESETL6,
  PIPERESETL7,
  PIPERXPOLARITYL0,
  PIPERXPOLARITYL1,
  PIPERXPOLARITYL2,
  PIPERXPOLARITYL3,
  PIPERXPOLARITYL4,
  PIPERXPOLARITYL5,
  PIPERXPOLARITYL6,
  PIPERXPOLARITYL7,
  PIPETXCOMPLIANCEL0,
  PIPETXCOMPLIANCEL1,
  PIPETXCOMPLIANCEL2,
  PIPETXCOMPLIANCEL3,
  PIPETXCOMPLIANCEL4,
  PIPETXCOMPLIANCEL5,
  PIPETXCOMPLIANCEL6,
  PIPETXCOMPLIANCEL7,
  PIPETXDATAKL0,
  PIPETXDATAKL1,
  PIPETXDATAKL2,
  PIPETXDATAKL3,
  PIPETXDATAKL4,
  PIPETXDATAKL5,
  PIPETXDATAKL6,
  PIPETXDATAKL7,
  PIPETXDATAL0,
  PIPETXDATAL1,
  PIPETXDATAL2,
  PIPETXDATAL3,
  PIPETXDATAL4,
  PIPETXDATAL5,
  PIPETXDATAL6,
  PIPETXDATAL7,
  PIPETXDETECTRXLOOPBACKL0,
  PIPETXDETECTRXLOOPBACKL1,
  PIPETXDETECTRXLOOPBACKL2,
  PIPETXDETECTRXLOOPBACKL3,
  PIPETXDETECTRXLOOPBACKL4,
  PIPETXDETECTRXLOOPBACKL5,
  PIPETXDETECTRXLOOPBACKL6,
  PIPETXDETECTRXLOOPBACKL7,
  PIPETXELECIDLEL0,
  PIPETXELECIDLEL1,
  PIPETXELECIDLEL2,
  PIPETXELECIDLEL3,
  PIPETXELECIDLEL4,
  PIPETXELECIDLEL5,
  PIPETXELECIDLEL6,
  PIPETXELECIDLEL7,
  SERRENABLE,
  URREPORTINGENABLE,
  AUXPOWER,
  CFGNEGOTIATEDLINKWIDTH,
  COMPLIANCEAVOID,
  CRMCFGBRIDGEHOTRESET,
  CRMCORECLK,
  CRMCORECLKDLO,
  CRMCORECLKRXO,
  CRMCORECLKTXO,
  CRMLINKRSTN,
  CRMMACRSTN,
  CRMMGMTRSTN,
  CRMNVRSTN,
  CRMTXHOTRESETN,
  CRMURSTN,
  CRMUSERCFGRSTN,
  CRMUSERCLK,
  CRMUSERCLKRXO,
  CRMUSERCLKTXO,
  CROSSLINKSEED,
  L0ACKNAKTIMERADJUSTMENT,
  L0ALLDOWNPORTSINL1,
  L0ALLDOWNRXPORTSINL0S,
  L0ASE,
  L0ASPORTCOUNT,
  L0ASTURNPOOLBITSCONSUMED,
  L0ATTENTIONBUTTONPRESSED,
  L0CFGASSPANTREEOWNEDSTATE,
  L0CFGASSTATECHANGECMD,
  L0CFGDISABLESCRAMBLE,
  L0CFGEXTENDEDSYNC,
  L0CFGL0SENTRYENABLE,
  L0CFGL0SENTRYSUP,
  L0CFGL0SEXITLAT,
  L0CFGLINKDISABLE,
  L0CFGLOOPBACKMASTER,
  L0CFGNEGOTIATEDMAXP,
  L0CFGVCENABLE,
  L0CFGVCID,
  L0DLLHOLDLINKUP,
  L0ELECTROMECHANICALINTERLOCKENGAGED,
  L0FWDASSERTINTALEGACYINT,
  L0FWDASSERTINTBLEGACYINT,
  L0FWDASSERTINTCLEGACYINT,
  L0FWDASSERTINTDLEGACYINT,
  L0FWDCORRERRIN,
  L0FWDDEASSERTINTALEGACYINT,
  L0FWDDEASSERTINTBLEGACYINT,
  L0FWDDEASSERTINTCLEGACYINT,
  L0FWDDEASSERTINTDLEGACYINT,
  L0FWDFATALERRIN,
  L0FWDNONFATALERRIN,
  L0LEGACYINTFUNCT0,
  L0MRLSENSORCLOSEDN,
  L0MSIREQUEST0,
  L0PACKETHEADERFROMUSER,
  L0PMEREQIN,
  L0PORTNUMBER,
  L0POWERFAULTDETECTED,
  L0PRESENCEDETECTSLOTEMPTYN,
  L0PWRNEWSTATEREQ,
  L0PWRNEXTLINKSTATE,
  L0REPLAYTIMERADJUSTMENT,
  L0ROOTTURNOFFREQ,
  L0RXTLTLPNONINITIALIZEDVC,
  L0SENDUNLOCKMESSAGE,
  L0SETCOMPLETERABORTERROR,
  L0SETCOMPLETIONTIMEOUTCORRERROR,
  L0SETCOMPLETIONTIMEOUTUNCORRERROR,
  L0SETDETECTEDCORRERROR,
  L0SETDETECTEDFATALERROR,
  L0SETDETECTEDNONFATALERROR,
  L0SETLINKDETECTEDPARITYERROR,
  L0SETLINKMASTERDATAPARITY,
  L0SETLINKRECEIVEDMASTERABORT,
  L0SETLINKRECEIVEDTARGETABORT,
  L0SETLINKSIGNALLEDTARGETABORT,
  L0SETLINKSYSTEMERROR,
  L0SETUNEXPECTEDCOMPLETIONCORRERROR,
  L0SETUNEXPECTEDCOMPLETIONUNCORRERROR,
  L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR,
  L0SETUNSUPPORTEDREQUESTOTHERERROR,
  L0SETUSERDETECTEDPARITYERROR,
  L0SETUSERMASTERDATAPARITY,
  L0SETUSERRECEIVEDMASTERABORT,
  L0SETUSERRECEIVEDTARGETABORT,
  L0SETUSERSIGNALLEDTARGETABORT,
  L0SETUSERSYSTEMERROR,
  L0TLASFCCREDSTARVATION,
  L0TLLINKRETRAIN,
  L0TRANSACTIONSPENDING,
  L0TXBEACON,
  L0TXCFGPM,
  L0TXCFGPMTYPE,
  L0TXTLFCCMPLMCCRED,
  L0TXTLFCCMPLMCUPDATE,
  L0TXTLFCNPOSTBYPCRED,
  L0TXTLFCNPOSTBYPUPDATE,
  L0TXTLFCPOSTORDCRED,
  L0TXTLFCPOSTORDUPDATE,
  L0TXTLSBFCDATA,
  L0TXTLSBFCUPDATE,
  L0TXTLTLPDATA,
  L0TXTLTLPEDB,
  L0TXTLTLPENABLE,
  L0TXTLTLPEND,
  L0TXTLTLPLATENCY,
  L0TXTLTLPREQ,
  L0TXTLTLPREQEND,
  L0TXTLTLPWIDTH,
  L0UPSTREAMRXPORTINL0S,
  L0VC0PREVIEWEXPAND,
  L0WAKEN,
  LLKRXCHFIFO,
  LLKRXCHTC,
  LLKRXDSTCONTREQN,
  LLKRXDSTREQN,
  LLKTX4DWHEADERN,
  LLKTXCHFIFO,
  LLKTXCHTC,
  LLKTXCOMPLETEN,
  LLKTXCREATEECRCN,
  LLKTXDATA,
  LLKTXENABLEN,
  LLKTXEOFN,
  LLKTXEOPN,
  LLKTXSOFN,
  LLKTXSOPN,
  LLKTXSRCDSCN,
  LLKTXSRCRDYN,
  MAINPOWER,
  MGMTADDR,
  MGMTBWREN,
  MGMTRDEN,
  MGMTSTATSCREDITSEL,
  MGMTWDATA,
  MGMTWREN,
  MIMDLLBRDATA,
  MIMRXBRDATA,
  MIMTXBRDATA,
  PIPEPHYSTATUSL0,
  PIPEPHYSTATUSL1,
  PIPEPHYSTATUSL2,
  PIPEPHYSTATUSL3,
  PIPEPHYSTATUSL4,
  PIPEPHYSTATUSL5,
  PIPEPHYSTATUSL6,
  PIPEPHYSTATUSL7,
  PIPERXCHANISALIGNEDL0,
  PIPERXCHANISALIGNEDL1,
  PIPERXCHANISALIGNEDL2,
  PIPERXCHANISALIGNEDL3,
  PIPERXCHANISALIGNEDL4,
  PIPERXCHANISALIGNEDL5,
  PIPERXCHANISALIGNEDL6,
  PIPERXCHANISALIGNEDL7,
  PIPERXDATAKL0,
  PIPERXDATAKL1,
  PIPERXDATAKL2,
  PIPERXDATAKL3,
  PIPERXDATAKL4,
  PIPERXDATAKL5,
  PIPERXDATAKL6,
  PIPERXDATAKL7,
  PIPERXDATAL0,
  PIPERXDATAL1,
  PIPERXDATAL2,
  PIPERXDATAL3,
  PIPERXDATAL4,
  PIPERXDATAL5,
  PIPERXDATAL6,
  PIPERXDATAL7,
  PIPERXELECIDLEL0,
  PIPERXELECIDLEL1,
  PIPERXELECIDLEL2,
  PIPERXELECIDLEL3,
  PIPERXELECIDLEL4,
  PIPERXELECIDLEL5,
  PIPERXELECIDLEL6,
  PIPERXELECIDLEL7,
  PIPERXSTATUSL0,
  PIPERXSTATUSL1,
  PIPERXSTATUSL2,
  PIPERXSTATUSL3,
  PIPERXSTATUSL4,
  PIPERXSTATUSL5,
  PIPERXSTATUSL6,
  PIPERXSTATUSL7,
  PIPERXVALIDL0,
  PIPERXVALIDL1,
  PIPERXVALIDL2,
  PIPERXVALIDL3,
  PIPERXVALIDL4,
  PIPERXVALIDL5,
  PIPERXVALIDL6,
  PIPERXVALIDL7
);
  parameter AERCAPABILITYECRCCHECKCAPABLE = "FALSE";
  parameter AERCAPABILITYECRCGENCAPABLE = "FALSE";
  parameter BAR0EXIST = "TRUE";
  parameter BAR0PREFETCHABLE = "TRUE";
  parameter BAR1EXIST = "FALSE";
  parameter BAR1PREFETCHABLE = "FALSE";
  parameter BAR2EXIST = "FALSE";
  parameter BAR2PREFETCHABLE = "FALSE";
  parameter BAR3EXIST = "FALSE";
  parameter BAR3PREFETCHABLE = "FALSE";
  parameter BAR4EXIST = "FALSE";
  parameter BAR4PREFETCHABLE = "FALSE";
  parameter BAR5EXIST = "FALSE";
  parameter BAR5PREFETCHABLE = "FALSE";
  parameter CLKDIVIDED = "FALSE";
  parameter DUALCOREENABLE = "FALSE";
  parameter DUALCORESLAVE = "FALSE";
  parameter INFINITECOMPLETIONS = "TRUE";
  parameter ISSWITCH = "FALSE";
  parameter LINKSTATUSSLOTCLOCKCONFIG = "FALSE";
  parameter LLKBYPASS = "FALSE";
  parameter PBCAPABILITYSYSTEMALLOCATED = "FALSE";
  parameter PCIECAPABILITYSLOTIMPL = "FALSE";
  parameter PMCAPABILITYD1SUPPORT = "FALSE";
  parameter PMCAPABILITYD2SUPPORT = "FALSE";
  parameter PMCAPABILITYDSI = "TRUE";
  parameter RAMSHARETXRX = "FALSE";
  parameter RESETMODE = "FALSE";
  parameter RETRYREADADDRPIPE = "FALSE";
  parameter RETRYREADDATAPIPE = "FALSE";
  parameter RETRYWRITEPIPE = "FALSE";
  parameter RXREADADDRPIPE = "FALSE";
  parameter RXREADDATAPIPE = "FALSE";
  parameter RXWRITEPIPE = "FALSE";
  parameter SELECTASMODE = "FALSE";
  parameter SELECTDLLIF = "FALSE";
  parameter SLOTCAPABILITYATTBUTTONPRESENT = "FALSE";
  parameter SLOTCAPABILITYATTINDICATORPRESENT = "FALSE";
  parameter SLOTCAPABILITYHOTPLUGCAPABLE = "FALSE";
  parameter SLOTCAPABILITYHOTPLUGSURPRISE = "FALSE";
  parameter SLOTCAPABILITYMSLSENSORPRESENT = "FALSE";
  parameter SLOTCAPABILITYPOWERCONTROLLERPRESENT = "FALSE";
  parameter SLOTCAPABILITYPOWERINDICATORPRESENT = "FALSE";
  parameter SLOTIMPLEMENTED = "FALSE";
  parameter TXREADADDRPIPE = "FALSE";
  parameter TXREADDATAPIPE = "FALSE";
  parameter TXWRITEPIPE = "FALSE";
  parameter UPSTREAMFACING = "TRUE";
  parameter XLINKSUPPORTED = "FALSE";
  parameter [10:0] VC0TOTALCREDITSCD = 11'h0;
  parameter [10:0] VC0TOTALCREDITSPD = 11'h34;
  parameter [10:0] VC1TOTALCREDITSCD = 11'h0;
  parameter [10:0] VC1TOTALCREDITSPD = 11'h0;
  parameter [11:0] AERBASEPTR = 12'h110;
  parameter [11:0] AERCAPABILITYNEXTPTR = 12'h138;
  parameter [11:0] DSNBASEPTR = 12'h148;
  parameter [11:0] DSNCAPABILITYNEXTPTR = 12'h154;
  parameter [11:0] EXTCFGXPCAPPTR = 12'h0;
  parameter [11:0] MSIBASEPTR = 12'h48;
  parameter [11:0] PBBASEPTR = 12'h138;
  parameter [11:0] PBCAPABILITYNEXTPTR = 12'h148;
  parameter [11:0] PMBASEPTR = 12'h40;
  parameter [11:0] RETRYRAMSIZE = 12'h9;
  parameter [11:0] VCBASEPTR = 12'h154;
  parameter [11:0] VCCAPABILITYNEXTPTR = 12'h0;
  parameter [12:0] SLOTCAPABILITYPHYSICALSLOTNUM = 13'h0;
  parameter [12:0] VC0RXFIFOBASEC = 13'h98;
  parameter [12:0] VC0RXFIFOBASENP = 13'h80;
  parameter [12:0] VC0RXFIFOBASEP = 13'h0;
  parameter [12:0] VC0RXFIFOLIMITC = 13'h117;
  parameter [12:0] VC0RXFIFOLIMITNP = 13'h97;
  parameter [12:0] VC0RXFIFOLIMITP = 13'h7f;
  parameter [12:0] VC0TXFIFOBASEC = 13'h98;
  parameter [12:0] VC0TXFIFOBASENP = 13'h80;
  parameter [12:0] VC0TXFIFOBASEP = 13'h0;
  parameter [12:0] VC0TXFIFOLIMITC = 13'h117;
  parameter [12:0] VC0TXFIFOLIMITNP = 13'h97;
  parameter [12:0] VC0TXFIFOLIMITP = 13'h7f;
  parameter [12:0] VC1RXFIFOBASEC = 13'h118;
  parameter [12:0] VC1RXFIFOBASENP = 13'h118;
  parameter [12:0] VC1RXFIFOBASEP = 13'h118;
  parameter [12:0] VC1RXFIFOLIMITC = 13'h118;
  parameter [12:0] VC1RXFIFOLIMITNP = 13'h118;
  parameter [12:0] VC1RXFIFOLIMITP = 13'h118;
  parameter [12:0] VC1TXFIFOBASEC = 13'h118;
  parameter [12:0] VC1TXFIFOBASENP = 13'h118;
  parameter [12:0] VC1TXFIFOBASEP = 13'h118;
  parameter [12:0] VC1TXFIFOLIMITC = 13'h118;
  parameter [12:0] VC1TXFIFOLIMITNP = 13'h118;
  parameter [12:0] VC1TXFIFOLIMITP = 13'h118;
  parameter [15:0] DEVICEID = 16'h5050;
  parameter [15:0] SUBSYSTEMID = 16'h5050;
  parameter [15:0] SUBSYSTEMVENDORID = 16'h10EE;
  parameter [15:0] VENDORID = 16'h10EE;
  parameter [1:0] LINKCAPABILITYASPMSUPPORT = 2'h1;
  parameter [1:0] PBCAPABILITYDW0DATASCALE = 2'h0;
  parameter [1:0] PBCAPABILITYDW0PMSTATE = 2'h0;
  parameter [1:0] PBCAPABILITYDW1DATASCALE = 2'h0;
  parameter [1:0] PBCAPABILITYDW1PMSTATE = 2'h0;
  parameter [1:0] PBCAPABILITYDW2DATASCALE = 2'h0;
  parameter [1:0] PBCAPABILITYDW2PMSTATE = 2'h0;
  parameter [1:0] PBCAPABILITYDW3DATASCALE = 2'h0;
  parameter [1:0] PBCAPABILITYDW3PMSTATE = 2'h0;
  parameter [1:0] PMSTATUSCONTROLDATASCALE = 2'h0;
  parameter [1:0] SLOTCAPABILITYSLOTPOWERLIMITSCALE = 2'h0;
  parameter [23:0] CLASSCODE = 24'h058000;
  parameter [2:0] CONFIGROUTING = 3'h1;
  parameter [2:0] DEVICECAPABILITYENDPOINTL0SLATENCY = 3'h0;
  parameter [2:0] DEVICECAPABILITYENDPOINTL1LATENCY = 3'h0;
  parameter [2:0] MSICAPABILITYMULTIMSGCAP = 3'h0;
  parameter [2:0] PBCAPABILITYDW0PMSUBSTATE = 3'h0;
  parameter [2:0] PBCAPABILITYDW0POWERRAIL = 3'h0;
  parameter [2:0] PBCAPABILITYDW0TYPE = 3'h0;
  parameter [2:0] PBCAPABILITYDW1PMSUBSTATE = 3'h0;
  parameter [2:0] PBCAPABILITYDW1POWERRAIL = 3'h0;
  parameter [2:0] PBCAPABILITYDW1TYPE = 3'h0;
  parameter [2:0] PBCAPABILITYDW2PMSUBSTATE = 3'h0;
  parameter [2:0] PBCAPABILITYDW2POWERRAIL = 3'h0;
  parameter [2:0] PBCAPABILITYDW2TYPE = 3'h0;
  parameter [2:0] PBCAPABILITYDW3PMSUBSTATE = 3'h0;
  parameter [2:0] PBCAPABILITYDW3POWERRAIL = 3'h0;
  parameter [2:0] PBCAPABILITYDW3TYPE = 3'h0;
  parameter [2:0] PMCAPABILITYAUXCURRENT = 3'h0;
  parameter [2:0] PORTVCCAPABILITYEXTENDEDVCCOUNT = 3'h0;
  parameter [31:0] CARDBUSCISPOINTER = 32'h0;
  parameter [3:0] XPDEVICEPORTTYPE = 4'h0;
  parameter [4:0] PCIECAPABILITYINTMSGNUM = 5'h0;
  parameter [4:0] PMCAPABILITYPMESUPPORT = 5'h0;
  parameter [5:0] BAR0MASKWIDTH = 6'h14;
  parameter [5:0] BAR1MASKWIDTH = 6'h0;
  parameter [5:0] BAR2MASKWIDTH = 6'h0;
  parameter [5:0] BAR3MASKWIDTH = 6'h0;
  parameter [5:0] BAR4MASKWIDTH = 6'h0;
  parameter [5:0] BAR5MASKWIDTH = 6'h0;
  parameter [5:0] LINKCAPABILITYMAXLINKWIDTH = 6'h01;
  parameter [63:0] DEVICESERIALNUMBER = 64'hE000000001000A35;
  parameter [6:0] VC0TOTALCREDITSCH = 7'h0;
  parameter [6:0] VC0TOTALCREDITSNPH = 7'h08;
  parameter [6:0] VC0TOTALCREDITSPH = 7'h08;
  parameter [6:0] VC1TOTALCREDITSCH = 7'h0;
  parameter [6:0] VC1TOTALCREDITSNPH = 7'h0;
  parameter [6:0] VC1TOTALCREDITSPH = 7'h0;
  parameter [7:0] ACTIVELANESIN = 8'h1;
  parameter [7:0] CAPABILITIESPOINTER = 8'h40;
  parameter [7:0] EXTCFGCAPPTR = 8'h0;
  parameter [7:0] HEADERTYPE = 8'h0;
  parameter [7:0] INTERRUPTPIN = 8'h0;
  parameter [7:0] MSICAPABILITYNEXTPTR = 8'h60;
  parameter [7:0] PBCAPABILITYDW0BASEPOWER = 8'h0;
  parameter [7:0] PBCAPABILITYDW1BASEPOWER = 8'h0;
  parameter [7:0] PBCAPABILITYDW2BASEPOWER = 8'h0;
  parameter [7:0] PBCAPABILITYDW3BASEPOWER = 8'h0;
  parameter [7:0] PCIECAPABILITYNEXTPTR = 8'h0;
  parameter [7:0] PMCAPABILITYNEXTPTR = 8'h60;
  parameter [7:0] PMDATA0 = 8'h0;
  parameter [7:0] PMDATA1 = 8'h0;
  parameter [7:0] PMDATA2 = 8'h0;
  parameter [7:0] PMDATA3 = 8'h0;
  parameter [7:0] PMDATA4 = 8'h0;
  parameter [7:0] PMDATA5 = 8'h0;
  parameter [7:0] PMDATA6 = 8'h0;
  parameter [7:0] PMDATA7 = 8'h0;
  parameter [7:0] PMDATA8 = 8'h0;
  parameter [7:0] PORTVCCAPABILITYVCARBCAP = 8'h0;
  parameter [7:0] PORTVCCAPABILITYVCARBTABLEOFFSET = 8'h0;
  parameter [7:0] REVISIONID = 8'h0;
  parameter [7:0] SLOTCAPABILITYSLOTPOWERLIMITVALUE = 8'h0;
  parameter [7:0] XPBASEPTR = 8'h60;
  parameter integer BAR0ADDRWIDTH = 0;
  parameter integer BAR0IOMEMN = 0;
  parameter integer BAR1ADDRWIDTH = 0;
  parameter integer BAR1IOMEMN = 0;
  parameter integer BAR2ADDRWIDTH = 0;
  parameter integer BAR2IOMEMN = 0;
  parameter integer BAR3ADDRWIDTH = 0;
  parameter integer BAR3IOMEMN = 0;
  parameter integer BAR4ADDRWIDTH = 0;
  parameter integer BAR4IOMEMN = 0;
  parameter integer BAR5IOMEMN = 0;
  parameter integer DUALROLECFGCNTRLROOTEPN = 0;
  parameter integer L0SEXITLATENCY = 7;
  parameter integer L0SEXITLATENCYCOMCLK = 7;
  parameter integer L1EXITLATENCY = 7;
  parameter integer L1EXITLATENCYCOMCLK = 7;
  parameter integer LOWPRIORITYVCCOUNT = 0;
  parameter integer PCIEREVISION = 1;
  parameter integer PMDATASCALE0 = 0;
  parameter integer PMDATASCALE1 = 0;
  parameter integer PMDATASCALE2 = 0;
  parameter integer PMDATASCALE3 = 0;
  parameter integer PMDATASCALE4 = 0;
  parameter integer PMDATASCALE5 = 0;
  parameter integer PMDATASCALE6 = 0;
  parameter integer PMDATASCALE7 = 0;
  parameter integer PMDATASCALE8 = 0;
  parameter integer RETRYRAMREADLATENCY = 3;
  parameter integer RETRYRAMWIDTH = 0;
  parameter integer RETRYRAMWRITELATENCY = 1;
  parameter integer TLRAMREADLATENCY = 3;
  parameter integer TLRAMWIDTH = 0;
  parameter integer TLRAMWRITELATENCY = 1;
  parameter integer TXTSNFTS = 255;
  parameter integer TXTSNFTSCOMCLK = 255;
  parameter integer XPMAXPAYLOAD = 0;
  parameter integer XPRCBCONTROL = 0;
  output BUSMASTERENABLE;
  output CRMDOHOTRESETN;
  output CRMPWRSOFTRESETN;
  output CRMRXHOTRESETN;
  output DLLTXPMDLLPOUTSTANDING;
  output INTERRUPTDISABLE;
  output IOSPACEENABLE;
  output L0ASAUTONOMOUSINITCOMPLETED;
  output L0CFGLOOPBACKACK;
  output L0CORRERRMSGRCVD;
  output L0DLLASTXSTATE;
  output L0DLLRXACKOUTSTANDING;
  output L0DLLTXNONFCOUTSTANDING;
  output L0DLLTXOUTSTANDING;
  output L0FATALERRMSGRCVD;
  output L0FIRSTCFGWRITEOCCURRED;
  output L0FWDCORRERROUT;
  output L0FWDFATALERROUT;
  output L0FWDNONFATALERROUT;
  output L0MACENTEREDL0;
  output L0MACLINKTRAINING;
  output L0MACLINKUP;
  output L0MACNEWSTATEACK;
  output L0MACRXL0SSTATE;
  output L0MACUPSTREAMDOWNSTREAM;
  output L0MSIENABLE0;
  output L0NONFATALERRMSGRCVD;
  output L0PMEACK;
  output L0PMEEN;
  output L0PMEREQOUT;
  output L0POWERCONTROLLERCONTROL;
  output L0PWRINHIBITTRANSFERS;
  output L0PWRL1STATE;
  output L0PWRL23READYDEVICE;
  output L0PWRL23READYSTATE;
  output L0PWRTURNOFFREQ;
  output L0PWRTXL0SSTATE;
  output L0RECEIVEDASSERTINTALEGACYINT;
  output L0RECEIVEDASSERTINTBLEGACYINT;
  output L0RECEIVEDASSERTINTCLEGACYINT;
  output L0RECEIVEDASSERTINTDLEGACYINT;
  output L0RECEIVEDDEASSERTINTALEGACYINT;
  output L0RECEIVEDDEASSERTINTBLEGACYINT;
  output L0RECEIVEDDEASSERTINTCLEGACYINT;
  output L0RECEIVEDDEASSERTINTDLEGACYINT;
  output L0RXBEACON;
  output L0RXDLLPM;
  output L0RXDLLSBFCUPDATE;
  output L0RXDLLTLPECRCOK;
  output L0STATSCFGOTHERRECEIVED;
  output L0STATSCFGOTHERTRANSMITTED;
  output L0STATSCFGRECEIVED;
  output L0STATSCFGTRANSMITTED;
  output L0STATSDLLPRECEIVED;
  output L0STATSDLLPTRANSMITTED;
  output L0STATSOSRECEIVED;
  output L0STATSOSTRANSMITTED;
  output L0STATSTLPRECEIVED;
  output L0STATSTLPTRANSMITTED;
  output L0TOGGLEELECTROMECHANICALINTERLOCK;
  output L0TXDLLPMUPDATED;
  output L0TXDLLSBFCUPDATED;
  output L0UNLOCKRECEIVED;
  output LLKRX4DWHEADERN;
  output LLKRXCHCONFIGAVAILABLEN;
  output LLKRXCHCONFIGPARTIALN;
  output LLKRXECRCBADN;
  output LLKRXEOFN;
  output LLKRXEOPN;
  output LLKRXSOFN;
  output LLKRXSOPN;
  output LLKRXSRCDSCN;
  output LLKRXSRCLASTREQN;
  output LLKRXSRCRDYN;
  output LLKTXCONFIGREADYN;
  output LLKTXDSTRDYN;
  output MEMSPACEENABLE;
  output MIMDLLBREN;
  output MIMDLLBWEN;
  output MIMRXBREN;
  output MIMRXBWEN;
  output MIMTXBREN;
  output MIMTXBWEN;
  output PARITYERRORRESPONSE;
  output PIPEDESKEWLANESL0;
  output PIPEDESKEWLANESL1;
  output PIPEDESKEWLANESL2;
  output PIPEDESKEWLANESL3;
  output PIPEDESKEWLANESL4;
  output PIPEDESKEWLANESL5;
  output PIPEDESKEWLANESL6;
  output PIPEDESKEWLANESL7;
  output PIPERESETL0;
  output PIPERESETL1;
  output PIPERESETL2;
  output PIPERESETL3;
  output PIPERESETL4;
  output PIPERESETL5;
  output PIPERESETL6;
  output PIPERESETL7;
  output PIPERXPOLARITYL0;
  output PIPERXPOLARITYL1;
  output PIPERXPOLARITYL2;
  output PIPERXPOLARITYL3;
  output PIPERXPOLARITYL4;
  output PIPERXPOLARITYL5;
  output PIPERXPOLARITYL6;
  output PIPERXPOLARITYL7;
  output PIPETXCOMPLIANCEL0;
  output PIPETXCOMPLIANCEL1;
  output PIPETXCOMPLIANCEL2;
  output PIPETXCOMPLIANCEL3;
  output PIPETXCOMPLIANCEL4;
  output PIPETXCOMPLIANCEL5;
  output PIPETXCOMPLIANCEL6;
  output PIPETXCOMPLIANCEL7;
  output PIPETXDATAKL0;
  output PIPETXDATAKL1;
  output PIPETXDATAKL2;
  output PIPETXDATAKL3;
  output PIPETXDATAKL4;
  output PIPETXDATAKL5;
  output PIPETXDATAKL6;
  output PIPETXDATAKL7;
  output PIPETXDETECTRXLOOPBACKL0;
  output PIPETXDETECTRXLOOPBACKL1;
  output PIPETXDETECTRXLOOPBACKL2;
  output PIPETXDETECTRXLOOPBACKL3;
  output PIPETXDETECTRXLOOPBACKL4;
  output PIPETXDETECTRXLOOPBACKL5;
  output PIPETXDETECTRXLOOPBACKL6;
  output PIPETXDETECTRXLOOPBACKL7;
  output PIPETXELECIDLEL0;
  output PIPETXELECIDLEL1;
  output PIPETXELECIDLEL2;
  output PIPETXELECIDLEL3;
  output PIPETXELECIDLEL4;
  output PIPETXELECIDLEL5;
  output PIPETXELECIDLEL6;
  output PIPETXELECIDLEL7;
  output SERRENABLE;
  output URREPORTINGENABLE;
  output [11:0] MGMTSTATSCREDIT;
  output [11:0] MIMDLLBRADD;
  output [11:0] MIMDLLBWADD;
  output [12:0] L0COMPLETERID;
  output [12:0] MIMRXBRADD;
  output [12:0] MIMRXBWADD;
  output [12:0] MIMTXBRADD;
  output [12:0] MIMTXBWADD;
  output [15:0] L0ERRMSGREQID;
  output [15:0] LLKRXPREFERREDTYPE;
  output [16:0] MGMTPSO;
  output [18:0] L0RXDLLSBFCDATA;
  output [19:0] L0RXDLLFCNPOSTBYPCRED;
  output [1:0] L0ATTENTIONINDICATORCONTROL;
  output [1:0] L0DLLASRXSTATE;
  output [1:0] L0POWERINDICATORCONTROL;
  output [1:0] L0PWRSTATE0;
  output [1:0] L0RXDLLTLPEND;
  output [1:0] L0RXMACLINKERROR;
  output [1:0] LLKRXVALIDN;
  output [1:0] PIPEPOWERDOWNL0;
  output [1:0] PIPEPOWERDOWNL1;
  output [1:0] PIPEPOWERDOWNL2;
  output [1:0] PIPEPOWERDOWNL3;
  output [1:0] PIPEPOWERDOWNL4;
  output [1:0] PIPEPOWERDOWNL5;
  output [1:0] PIPEPOWERDOWNL6;
  output [1:0] PIPEPOWERDOWNL7;
  output [23:0] L0RXDLLFCCMPLMCCRED;
  output [23:0] L0RXDLLFCPOSTORDCRED;
  output [2:0] L0MCFOUND;
  output [2:0] L0MULTIMSGEN0;
  output [2:0] L0RXDLLPMTYPE;
  output [2:0] L0TRANSFORMEDVC;
  output [2:0] MAXPAYLOADSIZE;
  output [2:0] MAXREADREQUESTSIZE;
  output [31:0] MGMTRDATA;
  output [3:0] L0LTSSMSTATE;
  output [3:0] L0MACNEGOTIATEDLINKWIDTH;
  output [3:0] L0UCBYPFOUND;
  output [3:0] L0UCORDFOUND;
  output [63:0] LLKRXDATA;
  output [63:0] MIMDLLBWDATA;
  output [63:0] MIMRXBWDATA;
  output [63:0] MIMTXBWDATA;
  output [6:0] L0DLLERRORVECTOR;
  output [7:0] L0DLLVCSTATUS;
  output [7:0] L0DLUPDOWN;
  output [7:0] L0RXDLLFCCMPLMCUPDATE;
  output [7:0] L0RXDLLFCNPOSTBYPUPDATE;
  output [7:0] L0RXDLLFCPOSTORDUPDATE;
  output [7:0] L0TXDLLFCCMPLMCUPDATED;
  output [7:0] L0TXDLLFCNPOSTBYPUPDATED;
  output [7:0] L0TXDLLFCPOSTORDUPDATED;
  output [7:0] LLKRXCHCOMPLETIONAVAILABLEN;
  output [7:0] LLKRXCHCOMPLETIONPARTIALN;
  output [7:0] LLKRXCHNONPOSTEDAVAILABLEN;
  output [7:0] LLKRXCHNONPOSTEDPARTIALN;
  output [7:0] LLKRXCHPOSTEDAVAILABLEN;
  output [7:0] LLKRXCHPOSTEDPARTIALN;
  output [7:0] LLKTCSTATUS;
  output [7:0] LLKTXCHCOMPLETIONREADYN;
  output [7:0] LLKTXCHNONPOSTEDREADYN;
  output [7:0] LLKTXCHPOSTEDREADYN;
  output [7:0] PIPETXDATAL0;
  output [7:0] PIPETXDATAL1;
  output [7:0] PIPETXDATAL2;
  output [7:0] PIPETXDATAL3;
  output [7:0] PIPETXDATAL4;
  output [7:0] PIPETXDATAL5;
  output [7:0] PIPETXDATAL6;
  output [7:0] PIPETXDATAL7;
  output [9:0] LLKTXCHANSPACE;
  input AUXPOWER;
  input COMPLIANCEAVOID;
  input CRMCFGBRIDGEHOTRESET;
  input CRMCORECLK;
  input CRMCORECLKDLO;
  input CRMCORECLKRXO;
  input CRMCORECLKTXO;
  input CRMLINKRSTN;
  input CRMMACRSTN;
  input CRMMGMTRSTN;
  input CRMNVRSTN;
  input CRMTXHOTRESETN;
  input CRMURSTN;
  input CRMUSERCFGRSTN;
  input CRMUSERCLK;
  input CRMUSERCLKRXO;
  input CRMUSERCLKTXO;
  input CROSSLINKSEED;
  input L0ALLDOWNPORTSINL1;
  input L0ALLDOWNRXPORTSINL0S;
  input L0ASE;
  input L0ATTENTIONBUTTONPRESSED;
  input L0CFGASSPANTREEOWNEDSTATE;
  input L0CFGDISABLESCRAMBLE;
  input L0CFGEXTENDEDSYNC;
  input L0CFGL0SENTRYENABLE;
  input L0CFGL0SENTRYSUP;
  input L0CFGLINKDISABLE;
  input L0CFGLOOPBACKMASTER;
  input L0DLLHOLDLINKUP;
  input L0ELECTROMECHANICALINTERLOCKENGAGED;
  input L0FWDASSERTINTALEGACYINT;
  input L0FWDASSERTINTBLEGACYINT;
  input L0FWDASSERTINTCLEGACYINT;
  input L0FWDASSERTINTDLEGACYINT;
  input L0FWDCORRERRIN;
  input L0FWDDEASSERTINTALEGACYINT;
  input L0FWDDEASSERTINTBLEGACYINT;
  input L0FWDDEASSERTINTCLEGACYINT;
  input L0FWDDEASSERTINTDLEGACYINT;
  input L0FWDFATALERRIN;
  input L0FWDNONFATALERRIN;
  input L0LEGACYINTFUNCT0;
  input L0MRLSENSORCLOSEDN;
  input L0PMEREQIN;
  input L0POWERFAULTDETECTED;
  input L0PRESENCEDETECTSLOTEMPTYN;
  input L0PWRNEWSTATEREQ;
  input L0ROOTTURNOFFREQ;
  input L0SENDUNLOCKMESSAGE;
  input L0SETCOMPLETERABORTERROR;
  input L0SETCOMPLETIONTIMEOUTCORRERROR;
  input L0SETCOMPLETIONTIMEOUTUNCORRERROR;
  input L0SETDETECTEDCORRERROR;
  input L0SETDETECTEDFATALERROR;
  input L0SETDETECTEDNONFATALERROR;
  input L0SETLINKDETECTEDPARITYERROR;
  input L0SETLINKMASTERDATAPARITY;
  input L0SETLINKRECEIVEDMASTERABORT;
  input L0SETLINKRECEIVEDTARGETABORT;
  input L0SETLINKSIGNALLEDTARGETABORT;
  input L0SETLINKSYSTEMERROR;
  input L0SETUNEXPECTEDCOMPLETIONCORRERROR;
  input L0SETUNEXPECTEDCOMPLETIONUNCORRERROR;
  input L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR;
  input L0SETUNSUPPORTEDREQUESTOTHERERROR;
  input L0SETUSERDETECTEDPARITYERROR;
  input L0SETUSERMASTERDATAPARITY;
  input L0SETUSERRECEIVEDMASTERABORT;
  input L0SETUSERRECEIVEDTARGETABORT;
  input L0SETUSERSIGNALLEDTARGETABORT;
  input L0SETUSERSYSTEMERROR;
  input L0TLASFCCREDSTARVATION;
  input L0TLLINKRETRAIN;
  input L0TRANSACTIONSPENDING;
  input L0TXBEACON;
  input L0TXCFGPM;
  input L0TXTLSBFCUPDATE;
  input L0TXTLTLPEDB;
  input L0TXTLTLPREQ;
  input L0TXTLTLPREQEND;
  input L0TXTLTLPWIDTH;
  input L0UPSTREAMRXPORTINL0S;
  input L0VC0PREVIEWEXPAND;
  input L0WAKEN;
  input LLKRXDSTCONTREQN;
  input LLKRXDSTREQN;
  input LLKTX4DWHEADERN;
  input LLKTXCOMPLETEN;
  input LLKTXCREATEECRCN;
  input LLKTXEOFN;
  input LLKTXEOPN;
  input LLKTXSOFN;
  input LLKTXSOPN;
  input LLKTXSRCDSCN;
  input LLKTXSRCRDYN;
  input MAINPOWER;
  input MGMTRDEN;
  input MGMTWREN;
  input PIPEPHYSTATUSL0;
  input PIPEPHYSTATUSL1;
  input PIPEPHYSTATUSL2;
  input PIPEPHYSTATUSL3;
  input PIPEPHYSTATUSL4;
  input PIPEPHYSTATUSL5;
  input PIPEPHYSTATUSL6;
  input PIPEPHYSTATUSL7;
  input PIPERXCHANISALIGNEDL0;
  input PIPERXCHANISALIGNEDL1;
  input PIPERXCHANISALIGNEDL2;
  input PIPERXCHANISALIGNEDL3;
  input PIPERXCHANISALIGNEDL4;
  input PIPERXCHANISALIGNEDL5;
  input PIPERXCHANISALIGNEDL6;
  input PIPERXCHANISALIGNEDL7;
  input PIPERXDATAKL0;
  input PIPERXDATAKL1;
  input PIPERXDATAKL2;
  input PIPERXDATAKL3;
  input PIPERXDATAKL4;
  input PIPERXDATAKL5;
  input PIPERXDATAKL6;
  input PIPERXDATAKL7;
  input PIPERXELECIDLEL0;
  input PIPERXELECIDLEL1;
  input PIPERXELECIDLEL2;
  input PIPERXELECIDLEL3;
  input PIPERXELECIDLEL4;
  input PIPERXELECIDLEL5;
  input PIPERXELECIDLEL6;
  input PIPERXELECIDLEL7;
  input PIPERXVALIDL0;
  input PIPERXVALIDL1;
  input PIPERXVALIDL2;
  input PIPERXVALIDL3;
  input PIPERXVALIDL4;
  input PIPERXVALIDL5;
  input PIPERXVALIDL6;
  input PIPERXVALIDL7;
  input [10:0] MGMTADDR;
  input [11:0] L0ACKNAKTIMERADJUSTMENT;
  input [11:0] L0REPLAYTIMERADJUSTMENT;
  input [127:0] L0PACKETHEADERFROMUSER;
  input [159:0] L0TXTLFCCMPLMCCRED;
  input [159:0] L0TXTLFCPOSTORDCRED;
  input [15:0] L0TXTLFCCMPLMCUPDATE;
  input [15:0] L0TXTLFCNPOSTBYPUPDATE;
  input [15:0] L0TXTLFCPOSTORDUPDATE;
  input [18:0] L0TXTLSBFCDATA;
  input [191:0] L0TXTLFCNPOSTBYPCRED;
  input [1:0] L0PWRNEXTLINKSTATE;
  input [1:0] L0TXTLTLPENABLE;
  input [1:0] L0TXTLTLPEND;
  input [1:0] LLKRXCHFIFO;
  input [1:0] LLKTXCHFIFO;
  input [1:0] LLKTXENABLEN;
  input [23:0] L0CFGVCID;
  input [2:0] L0ASTURNPOOLBITSCONSUMED;
  input [2:0] L0CFGL0SEXITLAT;
  input [2:0] L0CFGNEGOTIATEDMAXP;
  input [2:0] L0TXCFGPMTYPE;
  input [2:0] LLKRXCHTC;
  input [2:0] LLKTXCHTC;
  input [2:0] PIPERXSTATUSL0;
  input [2:0] PIPERXSTATUSL1;
  input [2:0] PIPERXSTATUSL2;
  input [2:0] PIPERXSTATUSL3;
  input [2:0] PIPERXSTATUSL4;
  input [2:0] PIPERXSTATUSL5;
  input [2:0] PIPERXSTATUSL6;
  input [2:0] PIPERXSTATUSL7;
  input [31:0] MGMTWDATA;
  input [3:0] L0CFGASSTATECHANGECMD;
  input [3:0] L0MSIREQUEST0;
  input [3:0] L0TXTLTLPLATENCY;
  input [3:0] MGMTBWREN;
  input [5:0] CFGNEGOTIATEDLINKWIDTH;
  input [63:0] L0TXTLTLPDATA;
  input [63:0] LLKTXDATA;
  input [63:0] MIMDLLBRDATA;
  input [63:0] MIMRXBRDATA;
  input [63:0] MIMTXBRDATA;
  input [6:0] MGMTSTATSCREDITSEL;
  input [7:0] L0ASPORTCOUNT;
  input [7:0] L0CFGVCENABLE;
  input [7:0] L0PORTNUMBER;
  input [7:0] L0RXTLTLPNONINITIALIZEDVC;
  input [7:0] PIPERXDATAL0;
  input [7:0] PIPERXDATAL1;
  input [7:0] PIPERXDATAL2;
  input [7:0] PIPERXDATAL3;
  input [7:0] PIPERXDATAL4;
  input [7:0] PIPERXDATAL5;
  input [7:0] PIPERXDATAL6;
  input [7:0] PIPERXDATAL7;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PMCD (
  CLKA1,
  CLKA1D2,
  CLKA1D4,
  CLKA1D8,
  CLKB1,
  CLKC1,
  CLKD1,
  CLKA,
  CLKB,
  CLKC,
  CLKD,
  REL,
  RST
);
   parameter EN_REL = "FALSE";
   parameter RST_DEASSERT_CLK = "CLKA";
   output CLKA1;
   output CLKA1D2;
   output CLKA1D4;
   output CLKA1D8;
   output CLKB1;
   output CLKC1;
   output CLKD1;
   input CLKA;
   input CLKB;
   input CLKC;
   input CLKD;
   input REL;
   input RST;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module POST_CRC_INTERNAL (
  CRCERROR
);
   output CRCERROR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PPC405_ADV (
  APUFCMDECODED,
  APUFCMDECUDI,
  APUFCMDECUDIVALID,
  APUFCMENDIAN,
  APUFCMFLUSH,
  APUFCMINSTRUCTION,
  APUFCMINSTRVALID,
  APUFCMLOADBYTEEN,
  APUFCMLOADDATA,
  APUFCMLOADDVALID,
  APUFCMOPERANDVALID,
  APUFCMRADATA,
  APUFCMRBDATA,
  APUFCMWRITEBACKOK,
  APUFCMXERCA,
  C405CPMCORESLEEPREQ,
  C405CPMMSRCE,
  C405CPMMSREE,
  C405CPMTIMERIRQ,
  C405CPMTIMERRESETREQ,
  C405DBGLOADDATAONAPUDBUS,
  C405DBGMSRWE,
  C405DBGSTOPACK,
  C405DBGWBCOMPLETE,
  C405DBGWBFULL,
  C405DBGWBIAR,
  C405JTGCAPTUREDR,
  C405JTGEXTEST,
  C405JTGPGMOUT,
  C405JTGSHIFTDR,
  C405JTGTDO,
  C405JTGTDOEN,
  C405JTGUPDATEDR,
  C405PLBDCUABORT,
  C405PLBDCUABUS,
  C405PLBDCUBE,
  C405PLBDCUCACHEABLE,
  C405PLBDCUGUARDED,
  C405PLBDCUPRIORITY,
  C405PLBDCUREQUEST,
  C405PLBDCURNW,
  C405PLBDCUSIZE2,
  C405PLBDCUU0ATTR,
  C405PLBDCUWRDBUS,
  C405PLBDCUWRITETHRU,
  C405PLBICUABORT,
  C405PLBICUABUS,
  C405PLBICUCACHEABLE,
  C405PLBICUPRIORITY,
  C405PLBICUREQUEST,
  C405PLBICUSIZE,
  C405PLBICUU0ATTR,
  C405RSTCHIPRESETREQ,
  C405RSTCORERESETREQ,
  C405RSTSYSRESETREQ,
  C405TRCCYCLE,
  C405TRCEVENEXECUTIONSTATUS,
  C405TRCODDEXECUTIONSTATUS,
  C405TRCTRACESTATUS,
  C405TRCTRIGGEREVENTOUT,
  C405TRCTRIGGEREVENTTYPE,
  C405XXXMACHINECHECK,
  DCREMACABUS,
  DCREMACCLK,
  DCREMACDBUS,
  DCREMACENABLER,
  DCREMACREAD,
  DCREMACWRITE,
  DSOCMBRAMABUS,
  DSOCMBRAMBYTEWRITE,
  DSOCMBRAMEN,
  DSOCMBRAMWRDBUS,
  DSOCMBUSY,
  DSOCMRDADDRVALID,
  DSOCMWRADDRVALID,
  EXTDCRABUS,
  EXTDCRDBUSOUT,
  EXTDCRREAD,
  EXTDCRWRITE,
  ISOCMBRAMEN,
  ISOCMBRAMEVENWRITEEN,
  ISOCMBRAMODDWRITEEN,
  ISOCMBRAMRDABUS,
  ISOCMBRAMWRABUS,
  ISOCMBRAMWRDBUS,
  ISOCMDCRBRAMEVENEN,
  ISOCMDCRBRAMODDEN,
  ISOCMDCRBRAMRDSELECT,
  BRAMDSOCMCLK,
  BRAMDSOCMRDDBUS,
  BRAMISOCMCLK,
  BRAMISOCMDCRRDDBUS,
  BRAMISOCMRDDBUS,
  CPMC405CLOCK,
  CPMC405CORECLKINACTIVE,
  CPMC405CPUCLKEN,
  CPMC405JTAGCLKEN,
  CPMC405SYNCBYPASS,
  CPMC405TIMERCLKEN,
  CPMC405TIMERTICK,
  CPMDCRCLK,
  CPMFCMCLK,
  DBGC405DEBUGHALT,
  DBGC405EXTBUSHOLDACK,
  DBGC405UNCONDDEBUGEVENT,
  DSARCVALUE,
  DSCNTLVALUE,
  DSOCMRWCOMPLETE,
  EICC405CRITINPUTIRQ,
  EICC405EXTINPUTIRQ,
  EMACDCRACK,
  EMACDCRDBUS,
  EXTDCRACK,
  EXTDCRDBUSIN,
  FCMAPUCR,
  FCMAPUDCDCREN,
  FCMAPUDCDFORCEALIGN,
  FCMAPUDCDFORCEBESTEERING,
  FCMAPUDCDFPUOP,
  FCMAPUDCDGPRWRITE,
  FCMAPUDCDLDSTBYTE,
  FCMAPUDCDLDSTDW,
  FCMAPUDCDLDSTHW,
  FCMAPUDCDLDSTQW,
  FCMAPUDCDLDSTWD,
  FCMAPUDCDLOAD,
  FCMAPUDCDPRIVOP,
  FCMAPUDCDRAEN,
  FCMAPUDCDRBEN,
  FCMAPUDCDSTORE,
  FCMAPUDCDTRAPBE,
  FCMAPUDCDTRAPLE,
  FCMAPUDCDUPDATE,
  FCMAPUDCDXERCAEN,
  FCMAPUDCDXEROVEN,
  FCMAPUDECODEBUSY,
  FCMAPUDONE,
  FCMAPUEXCEPTION,
  FCMAPUEXEBLOCKINGMCO,
  FCMAPUEXECRFIELD,
  FCMAPUEXENONBLOCKINGMCO,
  FCMAPUINSTRACK,
  FCMAPULOADWAIT,
  FCMAPURESULT,
  FCMAPURESULTVALID,
  FCMAPUSLEEPNOTREADY,
  FCMAPUXERCA,
  FCMAPUXEROV,
  ISARCVALUE,
  ISCNTLVALUE,
  JTGC405BNDSCANTDO,
  JTGC405TCK,
  JTGC405TDI,
  JTGC405TMS,
  JTGC405TRSTNEG,
  MCBCPUCLKEN,
  MCBJTAGEN,
  MCBTIMEREN,
  MCPPCRST,
  PLBC405DCUADDRACK,
  PLBC405DCUBUSY,
  PLBC405DCUERR,
  PLBC405DCURDDACK,
  PLBC405DCURDDBUS,
  PLBC405DCURDWDADDR,
  PLBC405DCUSSIZE1,
  PLBC405DCUWRDACK,
  PLBC405ICUADDRACK,
  PLBC405ICUBUSY,
  PLBC405ICUERR,
  PLBC405ICURDDACK,
  PLBC405ICURDDBUS,
  PLBC405ICURDWDADDR,
  PLBC405ICUSSIZE1,
  PLBCLK,
  RSTC405RESETCHIP,
  RSTC405RESETCORE,
  RSTC405RESETSYS,
  TIEAPUCONTROL,
  TIEAPUUDI1,
  TIEAPUUDI2,
  TIEAPUUDI3,
  TIEAPUUDI4,
  TIEAPUUDI5,
  TIEAPUUDI6,
  TIEAPUUDI7,
  TIEAPUUDI8,
  TIEC405DETERMINISTICMULT,
  TIEC405DISOPERANDFWD,
  TIEC405MMUEN,
  TIEDCRADDR,
  TIEPVRBIT10,
  TIEPVRBIT11,
  TIEPVRBIT28,
  TIEPVRBIT29,
  TIEPVRBIT30,
  TIEPVRBIT31,
  TIEPVRBIT8,
  TIEPVRBIT9,
  TRCC405TRACEDISABLE,
  TRCC405TRIGGEREVENTIN
);
  output APUFCMDECODED;
  output APUFCMDECUDIVALID;
  output APUFCMENDIAN;
  output APUFCMFLUSH;
  output APUFCMINSTRVALID;
  output APUFCMLOADDVALID;
  output APUFCMOPERANDVALID;
  output APUFCMWRITEBACKOK;
  output APUFCMXERCA;
  output C405CPMCORESLEEPREQ;
  output C405CPMMSRCE;
  output C405CPMMSREE;
  output C405CPMTIMERIRQ;
  output C405CPMTIMERRESETREQ;
  output C405DBGLOADDATAONAPUDBUS;
  output C405DBGMSRWE;
  output C405DBGSTOPACK;
  output C405DBGWBCOMPLETE;
  output C405DBGWBFULL;
  output C405JTGCAPTUREDR;
  output C405JTGEXTEST;
  output C405JTGPGMOUT;
  output C405JTGSHIFTDR;
  output C405JTGTDO;
  output C405JTGTDOEN;
  output C405JTGUPDATEDR;
  output C405PLBDCUABORT;
  output C405PLBDCUCACHEABLE;
  output C405PLBDCUGUARDED;
  output C405PLBDCUREQUEST;
  output C405PLBDCURNW;
  output C405PLBDCUSIZE2;
  output C405PLBDCUU0ATTR;
  output C405PLBDCUWRITETHRU;
  output C405PLBICUABORT;
  output C405PLBICUCACHEABLE;
  output C405PLBICUREQUEST;
  output C405PLBICUU0ATTR;
  output C405RSTCHIPRESETREQ;
  output C405RSTCORERESETREQ;
  output C405RSTSYSRESETREQ;
  output C405TRCCYCLE;
  output C405TRCTRIGGEREVENTOUT;
  output C405XXXMACHINECHECK;
  output DCREMACCLK;
  output DCREMACENABLER;
  output DCREMACREAD;
  output DCREMACWRITE;
  output DSOCMBRAMEN;
  output DSOCMBUSY;
  output DSOCMRDADDRVALID;
  output DSOCMWRADDRVALID;
  output EXTDCRREAD;
  output EXTDCRWRITE;
  output ISOCMBRAMEN;
  output ISOCMBRAMEVENWRITEEN;
  output ISOCMBRAMODDWRITEEN;
  output ISOCMDCRBRAMEVENEN;
  output ISOCMDCRBRAMODDEN;
  output ISOCMDCRBRAMRDSELECT;
  output [0:10] C405TRCTRIGGEREVENTTYPE;
  output [0:1] C405PLBDCUPRIORITY;
  output [0:1] C405PLBICUPRIORITY;
  output [0:1] C405TRCEVENEXECUTIONSTATUS;
  output [0:1] C405TRCODDEXECUTIONSTATUS;
  output [0:29] C405DBGWBIAR;
  output [0:29] C405PLBICUABUS;
  output [0:2] APUFCMDECUDI;
  output [0:31] APUFCMINSTRUCTION;
  output [0:31] APUFCMLOADDATA;
  output [0:31] APUFCMRADATA;
  output [0:31] APUFCMRBDATA;
  output [0:31] C405PLBDCUABUS;
  output [0:31] DCREMACDBUS;
  output [0:31] DSOCMBRAMWRDBUS;
  output [0:31] EXTDCRDBUSOUT;
  output [0:31] ISOCMBRAMWRDBUS;
  output [0:3] APUFCMLOADBYTEEN;
  output [0:3] C405TRCTRACESTATUS;
  output [0:3] DSOCMBRAMBYTEWRITE;
  output [0:63] C405PLBDCUWRDBUS;
  output [0:7] C405PLBDCUBE;
  output [0:9] EXTDCRABUS;
  output [2:3] C405PLBICUSIZE;
  output [8:28] ISOCMBRAMRDABUS;
  output [8:28] ISOCMBRAMWRABUS;
  output [8:29] DSOCMBRAMABUS;
  output [8:9] DCREMACABUS;
  input BRAMDSOCMCLK;
  input BRAMISOCMCLK;
  input CPMC405CLOCK;
  input CPMC405CORECLKINACTIVE;
  input CPMC405CPUCLKEN;
  input CPMC405JTAGCLKEN;
  input CPMC405SYNCBYPASS;
  input CPMC405TIMERCLKEN;
  input CPMC405TIMERTICK;
  input CPMDCRCLK;
  input CPMFCMCLK;
  input DBGC405DEBUGHALT;
  input DBGC405EXTBUSHOLDACK;
  input DBGC405UNCONDDEBUGEVENT;
  input DSOCMRWCOMPLETE;
  input EICC405CRITINPUTIRQ;
  input EICC405EXTINPUTIRQ;
  input EMACDCRACK;
  input EXTDCRACK;
  input FCMAPUDCDCREN;
  input FCMAPUDCDFORCEALIGN;
  input FCMAPUDCDFORCEBESTEERING;
  input FCMAPUDCDFPUOP;
  input FCMAPUDCDGPRWRITE;
  input FCMAPUDCDLDSTBYTE;
  input FCMAPUDCDLDSTDW;
  input FCMAPUDCDLDSTHW;
  input FCMAPUDCDLDSTQW;
  input FCMAPUDCDLDSTWD;
  input FCMAPUDCDLOAD;
  input FCMAPUDCDPRIVOP;
  input FCMAPUDCDRAEN;
  input FCMAPUDCDRBEN;
  input FCMAPUDCDSTORE;
  input FCMAPUDCDTRAPBE;
  input FCMAPUDCDTRAPLE;
  input FCMAPUDCDUPDATE;
  input FCMAPUDCDXERCAEN;
  input FCMAPUDCDXEROVEN;
  input FCMAPUDECODEBUSY;
  input FCMAPUDONE;
  input FCMAPUEXCEPTION;
  input FCMAPUEXEBLOCKINGMCO;
  input FCMAPUEXENONBLOCKINGMCO;
  input FCMAPUINSTRACK;
  input FCMAPULOADWAIT;
  input FCMAPURESULTVALID;
  input FCMAPUSLEEPNOTREADY;
  input FCMAPUXERCA;
  input FCMAPUXEROV;
  input JTGC405BNDSCANTDO;
  input JTGC405TCK;
  input JTGC405TDI;
  input JTGC405TMS;
  input JTGC405TRSTNEG;
  input MCBCPUCLKEN;
  input MCBJTAGEN;
  input MCBTIMEREN;
  input MCPPCRST;
  input PLBC405DCUADDRACK;
  input PLBC405DCUBUSY;
  input PLBC405DCUERR;
  input PLBC405DCURDDACK;
  input PLBC405DCUSSIZE1;
  input PLBC405DCUWRDACK;
  input PLBC405ICUADDRACK;
  input PLBC405ICUBUSY;
  input PLBC405ICUERR;
  input PLBC405ICURDDACK;
  input PLBC405ICUSSIZE1;
  input PLBCLK;
  input RSTC405RESETCHIP;
  input RSTC405RESETCORE;
  input RSTC405RESETSYS;
  input TIEC405DETERMINISTICMULT;
  input TIEC405DISOPERANDFWD;
  input TIEC405MMUEN;
  input TIEPVRBIT10;
  input TIEPVRBIT11;
  input TIEPVRBIT28;
  input TIEPVRBIT29;
  input TIEPVRBIT30;
  input TIEPVRBIT31;
  input TIEPVRBIT8;
  input TIEPVRBIT9;
  input TRCC405TRACEDISABLE;
  input TRCC405TRIGGEREVENTIN;
  input [0:15] TIEAPUCONTROL;
  input [0:23] TIEAPUUDI1;
  input [0:23] TIEAPUUDI2;
  input [0:23] TIEAPUUDI3;
  input [0:23] TIEAPUUDI4;
  input [0:23] TIEAPUUDI5;
  input [0:23] TIEAPUUDI6;
  input [0:23] TIEAPUUDI7;
  input [0:23] TIEAPUUDI8;
  input [0:2] FCMAPUEXECRFIELD;
  input [0:31] BRAMDSOCMRDDBUS;
  input [0:31] BRAMISOCMDCRRDDBUS;
  input [0:31] EMACDCRDBUS;
  input [0:31] EXTDCRDBUSIN;
  input [0:31] FCMAPURESULT;
  input [0:3] FCMAPUCR;
  input [0:5] TIEDCRADDR;
  input [0:63] BRAMISOCMRDDBUS;
  input [0:63] PLBC405DCURDDBUS;
  input [0:63] PLBC405ICURDDBUS;
  input [0:7] DSARCVALUE;
  input [0:7] DSCNTLVALUE;
  input [0:7] ISARCVALUE;
  input [0:7] ISCNTLVALUE;
  input [1:3] PLBC405DCURDWDADDR;
  input [1:3] PLBC405ICURDWDADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PPC440 (
  APUFCMDECFPUOP,
  APUFCMDECLDSTXFERSIZE,
  APUFCMDECLOAD,
  APUFCMDECNONAUTON,
  APUFCMDECSTORE,
  APUFCMDECUDI,
  APUFCMDECUDIVALID,
  APUFCMENDIAN,
  APUFCMFLUSH,
  APUFCMINSTRUCTION,
  APUFCMINSTRVALID,
  APUFCMLOADBYTEADDR,
  APUFCMLOADDATA,
  APUFCMLOADDVALID,
  APUFCMMSRFE0,
  APUFCMMSRFE1,
  APUFCMNEXTINSTRREADY,
  APUFCMOPERANDVALID,
  APUFCMRADATA,
  APUFCMRBDATA,
  APUFCMWRITEBACKOK,
  C440CPMCORESLEEPREQ,
  C440CPMDECIRPTREQ,
  C440CPMFITIRPTREQ,
  C440CPMMSRCE,
  C440CPMMSREE,
  C440CPMTIMERRESETREQ,
  C440CPMWDIRPTREQ,
  C440DBGSYSTEMCONTROL,
  C440JTGTDO,
  C440JTGTDOEN,
  C440MACHINECHECK,
  C440RSTCHIPRESETREQ,
  C440RSTCORERESETREQ,
  C440RSTSYSTEMRESETREQ,
  C440TRCBRANCHSTATUS,
  C440TRCCYCLE,
  C440TRCEXECUTIONSTATUS,
  C440TRCTRACESTATUS,
  C440TRCTRIGGEREVENTOUT,
  C440TRCTRIGGEREVENTTYPE,
  DMA0LLRSTENGINEACK,
  DMA0LLRXDSTRDYN,
  DMA0LLTXD,
  DMA0LLTXEOFN,
  DMA0LLTXEOPN,
  DMA0LLTXREM,
  DMA0LLTXSOFN,
  DMA0LLTXSOPN,
  DMA0LLTXSRCRDYN,
  DMA0RXIRQ,
  DMA0TXIRQ,
  DMA1LLRSTENGINEACK,
  DMA1LLRXDSTRDYN,
  DMA1LLTXD,
  DMA1LLTXEOFN,
  DMA1LLTXEOPN,
  DMA1LLTXREM,
  DMA1LLTXSOFN,
  DMA1LLTXSOPN,
  DMA1LLTXSRCRDYN,
  DMA1RXIRQ,
  DMA1TXIRQ,
  DMA2LLRSTENGINEACK,
  DMA2LLRXDSTRDYN,
  DMA2LLTXD,
  DMA2LLTXEOFN,
  DMA2LLTXEOPN,
  DMA2LLTXREM,
  DMA2LLTXSOFN,
  DMA2LLTXSOPN,
  DMA2LLTXSRCRDYN,
  DMA2RXIRQ,
  DMA2TXIRQ,
  DMA3LLRSTENGINEACK,
  DMA3LLRXDSTRDYN,
  DMA3LLTXD,
  DMA3LLTXEOFN,
  DMA3LLTXEOPN,
  DMA3LLTXREM,
  DMA3LLTXSOFN,
  DMA3LLTXSOPN,
  DMA3LLTXSRCRDYN,
  DMA3RXIRQ,
  DMA3TXIRQ,
  MIMCADDRESS,
  MIMCADDRESSVALID,
  MIMCBANKCONFLICT,
  MIMCBYTEENABLE,
  MIMCREADNOTWRITE,
  MIMCROWCONFLICT,
  MIMCWRITEDATA,
  MIMCWRITEDATAVALID,
  PPCCPMINTERCONNECTBUSY,
  PPCDMDCRABUS,
  PPCDMDCRDBUSOUT,
  PPCDMDCRREAD,
  PPCDMDCRUABUS,
  PPCDMDCRWRITE,
  PPCDSDCRACK,
  PPCDSDCRDBUSIN,
  PPCDSDCRTIMEOUTWAIT,
  PPCEICINTERCONNECTIRQ,
  PPCMPLBABORT,
  PPCMPLBABUS,
  PPCMPLBBE,
  PPCMPLBBUSLOCK,
  PPCMPLBLOCKERR,
  PPCMPLBPRIORITY,
  PPCMPLBRDBURST,
  PPCMPLBREQUEST,
  PPCMPLBRNW,
  PPCMPLBSIZE,
  PPCMPLBTATTRIBUTE,
  PPCMPLBTYPE,
  PPCMPLBUABUS,
  PPCMPLBWRBURST,
  PPCMPLBWRDBUS,
  PPCS0PLBADDRACK,
  PPCS0PLBMBUSY,
  PPCS0PLBMIRQ,
  PPCS0PLBMRDERR,
  PPCS0PLBMWRERR,
  PPCS0PLBRDBTERM,
  PPCS0PLBRDCOMP,
  PPCS0PLBRDDACK,
  PPCS0PLBRDDBUS,
  PPCS0PLBRDWDADDR,
  PPCS0PLBREARBITRATE,
  PPCS0PLBSSIZE,
  PPCS0PLBWAIT,
  PPCS0PLBWRBTERM,
  PPCS0PLBWRCOMP,
  PPCS0PLBWRDACK,
  PPCS1PLBADDRACK,
  PPCS1PLBMBUSY,
  PPCS1PLBMIRQ,
  PPCS1PLBMRDERR,
  PPCS1PLBMWRERR,
  PPCS1PLBRDBTERM,
  PPCS1PLBRDCOMP,
  PPCS1PLBRDDACK,
  PPCS1PLBRDDBUS,
  PPCS1PLBRDWDADDR,
  PPCS1PLBREARBITRATE,
  PPCS1PLBSSIZE,
  PPCS1PLBWAIT,
  PPCS1PLBWRBTERM,
  PPCS1PLBWRCOMP,
  PPCS1PLBWRDACK,
  CPMC440CLK,
  CPMC440CLKEN,
  CPMC440CORECLOCKINACTIVE,
  CPMC440TIMERCLOCK,
  CPMDCRCLK,
  CPMDMA0LLCLK,
  CPMDMA1LLCLK,
  CPMDMA2LLCLK,
  CPMDMA3LLCLK,
  CPMFCMCLK,
  CPMINTERCONNECTCLK,
  CPMINTERCONNECTCLKEN,
  CPMINTERCONNECTCLKNTO1,
  CPMMCCLK,
  CPMPPCMPLBCLK,
  CPMPPCS0PLBCLK,
  CPMPPCS1PLBCLK,
  DBGC440DEBUGHALT,
  DBGC440SYSTEMSTATUS,
  DBGC440UNCONDDEBUGEVENT,
  DCRPPCDMACK,
  DCRPPCDMDBUSIN,
  DCRPPCDMTIMEOUTWAIT,
  DCRPPCDSABUS,
  DCRPPCDSDBUSOUT,
  DCRPPCDSREAD,
  DCRPPCDSWRITE,
  EICC440CRITIRQ,
  EICC440EXTIRQ,
  FCMAPUCONFIRMINSTR,
  FCMAPUCR,
  FCMAPUDONE,
  FCMAPUEXCEPTION,
  FCMAPUFPSCRFEX,
  FCMAPURESULT,
  FCMAPURESULTVALID,
  FCMAPUSLEEPNOTREADY,
  FCMAPUSTOREDATA,
  JTGC440TCK,
  JTGC440TDI,
  JTGC440TMS,
  JTGC440TRSTNEG,
  LLDMA0RSTENGINEREQ,
  LLDMA0RXD,
  LLDMA0RXEOFN,
  LLDMA0RXEOPN,
  LLDMA0RXREM,
  LLDMA0RXSOFN,
  LLDMA0RXSOPN,
  LLDMA0RXSRCRDYN,
  LLDMA0TXDSTRDYN,
  LLDMA1RSTENGINEREQ,
  LLDMA1RXD,
  LLDMA1RXEOFN,
  LLDMA1RXEOPN,
  LLDMA1RXREM,
  LLDMA1RXSOFN,
  LLDMA1RXSOPN,
  LLDMA1RXSRCRDYN,
  LLDMA1TXDSTRDYN,
  LLDMA2RSTENGINEREQ,
  LLDMA2RXD,
  LLDMA2RXEOFN,
  LLDMA2RXEOPN,
  LLDMA2RXREM,
  LLDMA2RXSOFN,
  LLDMA2RXSOPN,
  LLDMA2RXSRCRDYN,
  LLDMA2TXDSTRDYN,
  LLDMA3RSTENGINEREQ,
  LLDMA3RXD,
  LLDMA3RXEOFN,
  LLDMA3RXEOPN,
  LLDMA3RXREM,
  LLDMA3RXSOFN,
  LLDMA3RXSOPN,
  LLDMA3RXSRCRDYN,
  LLDMA3TXDSTRDYN,
  MCMIADDRREADYTOACCEPT,
  MCMIREADDATA,
  MCMIREADDATAERR,
  MCMIREADDATAVALID,
  PLBPPCMADDRACK,
  PLBPPCMMBUSY,
  PLBPPCMMIRQ,
  PLBPPCMMRDERR,
  PLBPPCMMWRERR,
  PLBPPCMRDBTERM,
  PLBPPCMRDDACK,
  PLBPPCMRDDBUS,
  PLBPPCMRDPENDPRI,
  PLBPPCMRDPENDREQ,
  PLBPPCMRDWDADDR,
  PLBPPCMREARBITRATE,
  PLBPPCMREQPRI,
  PLBPPCMSSIZE,
  PLBPPCMTIMEOUT,
  PLBPPCMWRBTERM,
  PLBPPCMWRDACK,
  PLBPPCMWRPENDPRI,
  PLBPPCMWRPENDREQ,
  PLBPPCS0ABORT,
  PLBPPCS0ABUS,
  PLBPPCS0BE,
  PLBPPCS0BUSLOCK,
  PLBPPCS0LOCKERR,
  PLBPPCS0MASTERID,
  PLBPPCS0MSIZE,
  PLBPPCS0PAVALID,
  PLBPPCS0RDBURST,
  PLBPPCS0RDPENDPRI,
  PLBPPCS0RDPENDREQ,
  PLBPPCS0RDPRIM,
  PLBPPCS0REQPRI,
  PLBPPCS0RNW,
  PLBPPCS0SAVALID,
  PLBPPCS0SIZE,
  PLBPPCS0TATTRIBUTE,
  PLBPPCS0TYPE,
  PLBPPCS0UABUS,
  PLBPPCS0WRBURST,
  PLBPPCS0WRDBUS,
  PLBPPCS0WRPENDPRI,
  PLBPPCS0WRPENDREQ,
  PLBPPCS0WRPRIM,
  PLBPPCS1ABORT,
  PLBPPCS1ABUS,
  PLBPPCS1BE,
  PLBPPCS1BUSLOCK,
  PLBPPCS1LOCKERR,
  PLBPPCS1MASTERID,
  PLBPPCS1MSIZE,
  PLBPPCS1PAVALID,
  PLBPPCS1RDBURST,
  PLBPPCS1RDPENDPRI,
  PLBPPCS1RDPENDREQ,
  PLBPPCS1RDPRIM,
  PLBPPCS1REQPRI,
  PLBPPCS1RNW,
  PLBPPCS1SAVALID,
  PLBPPCS1SIZE,
  PLBPPCS1TATTRIBUTE,
  PLBPPCS1TYPE,
  PLBPPCS1UABUS,
  PLBPPCS1WRBURST,
  PLBPPCS1WRDBUS,
  PLBPPCS1WRPENDPRI,
  PLBPPCS1WRPENDREQ,
  PLBPPCS1WRPRIM,
  RSTC440RESETCHIP,
  RSTC440RESETCORE,
  RSTC440RESETSYSTEM,
  TIEC440DCURDLDCACHEPLBPRIO,
  TIEC440DCURDNONCACHEPLBPRIO,
  TIEC440DCURDTOUCHPLBPRIO,
  TIEC440DCURDURGENTPLBPRIO,
  TIEC440DCUWRFLUSHPLBPRIO,
  TIEC440DCUWRSTOREPLBPRIO,
  TIEC440DCUWRURGENTPLBPRIO,
  TIEC440ENDIANRESET,
  TIEC440ERPNRESET,
  TIEC440ICURDFETCHPLBPRIO,
  TIEC440ICURDSPECPLBPRIO,
  TIEC440ICURDTOUCHPLBPRIO,
  TIEC440PIR,
  TIEC440PVR,
  TIEC440USERRESET,
  TIEDCRBASEADDR,
  TRCC440TRACEDISABLE,
  TRCC440TRIGGEREVENTIN
);
  parameter CLOCK_DELAY = "FALSE";
  parameter DCR_AUTOLOCK_ENABLE = "TRUE";
  parameter PPCDM_ASYNCMODE = "FALSE";
  parameter PPCDS_ASYNCMODE = "FALSE";
  parameter PPCS0_WIDTH_128N64 = "TRUE";
  parameter PPCS1_WIDTH_128N64 = "TRUE";
  parameter [0:16] APU_CONTROL = 17'h02000;
  parameter [0:23] APU_UDI0 = 24'h000000;
  parameter [0:23] APU_UDI1 = 24'h000000;
  parameter [0:23] APU_UDI10 = 24'h000000;
  parameter [0:23] APU_UDI11 = 24'h000000;
  parameter [0:23] APU_UDI12 = 24'h000000;
  parameter [0:23] APU_UDI13 = 24'h000000;
  parameter [0:23] APU_UDI14 = 24'h000000;
  parameter [0:23] APU_UDI15 = 24'h000000;
  parameter [0:23] APU_UDI2 = 24'h000000;
  parameter [0:23] APU_UDI3 = 24'h000000;
  parameter [0:23] APU_UDI4 = 24'h000000;
  parameter [0:23] APU_UDI5 = 24'h000000;
  parameter [0:23] APU_UDI6 = 24'h000000;
  parameter [0:23] APU_UDI7 = 24'h000000;
  parameter [0:23] APU_UDI8 = 24'h000000;
  parameter [0:23] APU_UDI9 = 24'h000000;
  parameter [0:31] DMA0_RXCHANNELCTRL = 32'h01010000;
  parameter [0:31] DMA0_TXCHANNELCTRL = 32'h01010000;
  parameter [0:31] DMA1_RXCHANNELCTRL = 32'h01010000;
  parameter [0:31] DMA1_TXCHANNELCTRL = 32'h01010000;
  parameter [0:31] DMA2_RXCHANNELCTRL = 32'h01010000;
  parameter [0:31] DMA2_TXCHANNELCTRL = 32'h01010000;
  parameter [0:31] DMA3_RXCHANNELCTRL = 32'h01010000;
  parameter [0:31] DMA3_TXCHANNELCTRL = 32'h01010000;
  parameter [0:31] INTERCONNECT_IMASK = 32'hFFFFFFFF;
  parameter [0:31] INTERCONNECT_TMPL_SEL = 32'h3FFFFFFF;
  parameter [0:31] MI_ARBCONFIG = 32'h00432010;
  parameter [0:31] MI_BANKCONFLICT_MASK = 32'h00000000;
  parameter [0:31] MI_CONTROL = 32'h0000008F;
  parameter [0:31] MI_ROWCONFLICT_MASK = 32'h00000000;
  parameter [0:31] PPCM_ARBCONFIG = 32'h00432010;
  parameter [0:31] PPCM_CONTROL = 32'h8000009F;
  parameter [0:31] PPCM_COUNTER = 32'h00000500;
  parameter [0:31] PPCS0_ADDRMAP_TMPL0 = 32'hFFFFFFFF;
  parameter [0:31] PPCS0_ADDRMAP_TMPL1 = 32'hFFFFFFFF;
  parameter [0:31] PPCS0_ADDRMAP_TMPL2 = 32'hFFFFFFFF;
  parameter [0:31] PPCS0_ADDRMAP_TMPL3 = 32'hFFFFFFFF;
  parameter [0:31] PPCS0_CONTROL = 32'h8033336C;
  parameter [0:31] PPCS1_ADDRMAP_TMPL0 = 32'hFFFFFFFF;
  parameter [0:31] PPCS1_ADDRMAP_TMPL1 = 32'hFFFFFFFF;
  parameter [0:31] PPCS1_ADDRMAP_TMPL2 = 32'hFFFFFFFF;
  parameter [0:31] PPCS1_ADDRMAP_TMPL3 = 32'hFFFFFFFF;
  parameter [0:31] PPCS1_CONTROL = 32'h8033336C;
  parameter [0:31] XBAR_ADDRMAP_TMPL0 = 32'hFFFF0000;
  parameter [0:31] XBAR_ADDRMAP_TMPL1 = 32'h00000000;
  parameter [0:31] XBAR_ADDRMAP_TMPL2 = 32'h00000000;
  parameter [0:31] XBAR_ADDRMAP_TMPL3 = 32'h00000000;
  parameter [0:7] DMA0_CONTROL = 8'h00;
  parameter [0:7] DMA1_CONTROL = 8'h00;
  parameter [0:7] DMA2_CONTROL = 8'h00;
  parameter [0:7] DMA3_CONTROL = 8'h00;
  parameter [0:9] DMA0_RXIRQTIMER = 10'h3FF;
  parameter [0:9] DMA0_TXIRQTIMER = 10'h3FF;
  parameter [0:9] DMA1_RXIRQTIMER = 10'h3FF;
  parameter [0:9] DMA1_TXIRQTIMER = 10'h3FF;
  parameter [0:9] DMA2_RXIRQTIMER = 10'h3FF;
  parameter [0:9] DMA2_TXIRQTIMER = 10'h3FF;
  parameter [0:9] DMA3_RXIRQTIMER = 10'h3FF;
  parameter [0:9] DMA3_TXIRQTIMER = 10'h3FF;
  output APUFCMDECFPUOP;
  output APUFCMDECLOAD;
  output APUFCMDECNONAUTON;
  output APUFCMDECSTORE;
  output APUFCMDECUDIVALID;
  output APUFCMENDIAN;
  output APUFCMFLUSH;
  output APUFCMINSTRVALID;
  output APUFCMLOADDVALID;
  output APUFCMMSRFE0;
  output APUFCMMSRFE1;
  output APUFCMNEXTINSTRREADY;
  output APUFCMOPERANDVALID;
  output APUFCMWRITEBACKOK;
  output C440CPMCORESLEEPREQ;
  output C440CPMDECIRPTREQ;
  output C440CPMFITIRPTREQ;
  output C440CPMMSRCE;
  output C440CPMMSREE;
  output C440CPMTIMERRESETREQ;
  output C440CPMWDIRPTREQ;
  output C440JTGTDO;
  output C440JTGTDOEN;
  output C440MACHINECHECK;
  output C440RSTCHIPRESETREQ;
  output C440RSTCORERESETREQ;
  output C440RSTSYSTEMRESETREQ;
  output C440TRCCYCLE;
  output C440TRCTRIGGEREVENTOUT;
  output DMA0LLRSTENGINEACK;
  output DMA0LLRXDSTRDYN;
  output DMA0LLTXEOFN;
  output DMA0LLTXEOPN;
  output DMA0LLTXSOFN;
  output DMA0LLTXSOPN;
  output DMA0LLTXSRCRDYN;
  output DMA0RXIRQ;
  output DMA0TXIRQ;
  output DMA1LLRSTENGINEACK;
  output DMA1LLRXDSTRDYN;
  output DMA1LLTXEOFN;
  output DMA1LLTXEOPN;
  output DMA1LLTXSOFN;
  output DMA1LLTXSOPN;
  output DMA1LLTXSRCRDYN;
  output DMA1RXIRQ;
  output DMA1TXIRQ;
  output DMA2LLRSTENGINEACK;
  output DMA2LLRXDSTRDYN;
  output DMA2LLTXEOFN;
  output DMA2LLTXEOPN;
  output DMA2LLTXSOFN;
  output DMA2LLTXSOPN;
  output DMA2LLTXSRCRDYN;
  output DMA2RXIRQ;
  output DMA2TXIRQ;
  output DMA3LLRSTENGINEACK;
  output DMA3LLRXDSTRDYN;
  output DMA3LLTXEOFN;
  output DMA3LLTXEOPN;
  output DMA3LLTXSOFN;
  output DMA3LLTXSOPN;
  output DMA3LLTXSRCRDYN;
  output DMA3RXIRQ;
  output DMA3TXIRQ;
  output MIMCADDRESSVALID;
  output MIMCBANKCONFLICT;
  output MIMCREADNOTWRITE;
  output MIMCROWCONFLICT;
  output MIMCWRITEDATAVALID;
  output PPCCPMINTERCONNECTBUSY;
  output PPCDMDCRREAD;
  output PPCDMDCRWRITE;
  output PPCDSDCRACK;
  output PPCDSDCRTIMEOUTWAIT;
  output PPCEICINTERCONNECTIRQ;
  output PPCMPLBABORT;
  output PPCMPLBBUSLOCK;
  output PPCMPLBLOCKERR;
  output PPCMPLBRDBURST;
  output PPCMPLBREQUEST;
  output PPCMPLBRNW;
  output PPCMPLBWRBURST;
  output PPCS0PLBADDRACK;
  output PPCS0PLBRDBTERM;
  output PPCS0PLBRDCOMP;
  output PPCS0PLBRDDACK;
  output PPCS0PLBREARBITRATE;
  output PPCS0PLBWAIT;
  output PPCS0PLBWRBTERM;
  output PPCS0PLBWRCOMP;
  output PPCS0PLBWRDACK;
  output PPCS1PLBADDRACK;
  output PPCS1PLBRDBTERM;
  output PPCS1PLBRDCOMP;
  output PPCS1PLBRDDACK;
  output PPCS1PLBREARBITRATE;
  output PPCS1PLBWAIT;
  output PPCS1PLBWRBTERM;
  output PPCS1PLBWRCOMP;
  output PPCS1PLBWRDACK;
  output [0:127] APUFCMLOADDATA;
  output [0:127] MIMCWRITEDATA;
  output [0:127] PPCMPLBWRDBUS;
  output [0:127] PPCS0PLBRDDBUS;
  output [0:127] PPCS1PLBRDDBUS;
  output [0:13] C440TRCTRIGGEREVENTTYPE;
  output [0:15] MIMCBYTEENABLE;
  output [0:15] PPCMPLBBE;
  output [0:15] PPCMPLBTATTRIBUTE;
  output [0:1] PPCMPLBPRIORITY;
  output [0:1] PPCS0PLBSSIZE;
  output [0:1] PPCS1PLBSSIZE;
  output [0:2] APUFCMDECLDSTXFERSIZE;
  output [0:2] C440TRCBRANCHSTATUS;
  output [0:2] PPCMPLBTYPE;
  output [0:31] APUFCMINSTRUCTION;
  output [0:31] APUFCMRADATA;
  output [0:31] APUFCMRBDATA;
  output [0:31] DMA0LLTXD;
  output [0:31] DMA1LLTXD;
  output [0:31] DMA2LLTXD;
  output [0:31] DMA3LLTXD;
  output [0:31] PPCDMDCRDBUSOUT;
  output [0:31] PPCDSDCRDBUSIN;
  output [0:31] PPCMPLBABUS;
  output [0:35] MIMCADDRESS;
  output [0:3] APUFCMDECUDI;
  output [0:3] APUFCMLOADBYTEADDR;
  output [0:3] DMA0LLTXREM;
  output [0:3] DMA1LLTXREM;
  output [0:3] DMA2LLTXREM;
  output [0:3] DMA3LLTXREM;
  output [0:3] PPCMPLBSIZE;
  output [0:3] PPCS0PLBMBUSY;
  output [0:3] PPCS0PLBMIRQ;
  output [0:3] PPCS0PLBMRDERR;
  output [0:3] PPCS0PLBMWRERR;
  output [0:3] PPCS0PLBRDWDADDR;
  output [0:3] PPCS1PLBMBUSY;
  output [0:3] PPCS1PLBMIRQ;
  output [0:3] PPCS1PLBMRDERR;
  output [0:3] PPCS1PLBMWRERR;
  output [0:3] PPCS1PLBRDWDADDR;
  output [0:4] C440TRCEXECUTIONSTATUS;
  output [0:6] C440TRCTRACESTATUS;
  output [0:7] C440DBGSYSTEMCONTROL;
  output [0:9] PPCDMDCRABUS;
  output [20:21] PPCDMDCRUABUS;
  output [28:31] PPCMPLBUABUS;
  input CPMC440CLK;
  input CPMC440CLKEN;
  input CPMC440CORECLOCKINACTIVE;
  input CPMC440TIMERCLOCK;
  input CPMDCRCLK;
  input CPMDMA0LLCLK;
  input CPMDMA1LLCLK;
  input CPMDMA2LLCLK;
  input CPMDMA3LLCLK;
  input CPMFCMCLK;
  input CPMINTERCONNECTCLK;
  input CPMINTERCONNECTCLKEN;
  input CPMINTERCONNECTCLKNTO1;
  input CPMMCCLK;
  input CPMPPCMPLBCLK;
  input CPMPPCS0PLBCLK;
  input CPMPPCS1PLBCLK;
  input DBGC440DEBUGHALT;
  input DBGC440UNCONDDEBUGEVENT;
  input DCRPPCDMACK;
  input DCRPPCDMTIMEOUTWAIT;
  input DCRPPCDSREAD;
  input DCRPPCDSWRITE;
  input EICC440CRITIRQ;
  input EICC440EXTIRQ;
  input FCMAPUCONFIRMINSTR;
  input FCMAPUDONE;
  input FCMAPUEXCEPTION;
  input FCMAPUFPSCRFEX;
  input FCMAPURESULTVALID;
  input FCMAPUSLEEPNOTREADY;
  input JTGC440TCK;
  input JTGC440TDI;
  input JTGC440TMS;
  input JTGC440TRSTNEG;
  input LLDMA0RSTENGINEREQ;
  input LLDMA0RXEOFN;
  input LLDMA0RXEOPN;
  input LLDMA0RXSOFN;
  input LLDMA0RXSOPN;
  input LLDMA0RXSRCRDYN;
  input LLDMA0TXDSTRDYN;
  input LLDMA1RSTENGINEREQ;
  input LLDMA1RXEOFN;
  input LLDMA1RXEOPN;
  input LLDMA1RXSOFN;
  input LLDMA1RXSOPN;
  input LLDMA1RXSRCRDYN;
  input LLDMA1TXDSTRDYN;
  input LLDMA2RSTENGINEREQ;
  input LLDMA2RXEOFN;
  input LLDMA2RXEOPN;
  input LLDMA2RXSOFN;
  input LLDMA2RXSOPN;
  input LLDMA2RXSRCRDYN;
  input LLDMA2TXDSTRDYN;
  input LLDMA3RSTENGINEREQ;
  input LLDMA3RXEOFN;
  input LLDMA3RXEOPN;
  input LLDMA3RXSOFN;
  input LLDMA3RXSOPN;
  input LLDMA3RXSRCRDYN;
  input LLDMA3TXDSTRDYN;
  input MCMIADDRREADYTOACCEPT;
  input MCMIREADDATAERR;
  input MCMIREADDATAVALID;
  input PLBPPCMADDRACK;
  input PLBPPCMMBUSY;
  input PLBPPCMMIRQ;
  input PLBPPCMMRDERR;
  input PLBPPCMMWRERR;
  input PLBPPCMRDBTERM;
  input PLBPPCMRDDACK;
  input PLBPPCMRDPENDREQ;
  input PLBPPCMREARBITRATE;
  input PLBPPCMTIMEOUT;
  input PLBPPCMWRBTERM;
  input PLBPPCMWRDACK;
  input PLBPPCMWRPENDREQ;
  input PLBPPCS0ABORT;
  input PLBPPCS0BUSLOCK;
  input PLBPPCS0LOCKERR;
  input PLBPPCS0PAVALID;
  input PLBPPCS0RDBURST;
  input PLBPPCS0RDPENDREQ;
  input PLBPPCS0RDPRIM;
  input PLBPPCS0RNW;
  input PLBPPCS0SAVALID;
  input PLBPPCS0WRBURST;
  input PLBPPCS0WRPENDREQ;
  input PLBPPCS0WRPRIM;
  input PLBPPCS1ABORT;
  input PLBPPCS1BUSLOCK;
  input PLBPPCS1LOCKERR;
  input PLBPPCS1PAVALID;
  input PLBPPCS1RDBURST;
  input PLBPPCS1RDPENDREQ;
  input PLBPPCS1RDPRIM;
  input PLBPPCS1RNW;
  input PLBPPCS1SAVALID;
  input PLBPPCS1WRBURST;
  input PLBPPCS1WRPENDREQ;
  input PLBPPCS1WRPRIM;
  input RSTC440RESETCHIP;
  input RSTC440RESETCORE;
  input RSTC440RESETSYSTEM;
  input TIEC440ENDIANRESET;
  input TRCC440TRACEDISABLE;
  input TRCC440TRIGGEREVENTIN;
  input [0:127] FCMAPUSTOREDATA;
  input [0:127] MCMIREADDATA;
  input [0:127] PLBPPCMRDDBUS;
  input [0:127] PLBPPCS0WRDBUS;
  input [0:127] PLBPPCS1WRDBUS;
  input [0:15] PLBPPCS0BE;
  input [0:15] PLBPPCS0TATTRIBUTE;
  input [0:15] PLBPPCS1BE;
  input [0:15] PLBPPCS1TATTRIBUTE;
  input [0:1] PLBPPCMRDPENDPRI;
  input [0:1] PLBPPCMREQPRI;
  input [0:1] PLBPPCMSSIZE;
  input [0:1] PLBPPCMWRPENDPRI;
  input [0:1] PLBPPCS0MASTERID;
  input [0:1] PLBPPCS0MSIZE;
  input [0:1] PLBPPCS0RDPENDPRI;
  input [0:1] PLBPPCS0REQPRI;
  input [0:1] PLBPPCS0WRPENDPRI;
  input [0:1] PLBPPCS1MASTERID;
  input [0:1] PLBPPCS1MSIZE;
  input [0:1] PLBPPCS1RDPENDPRI;
  input [0:1] PLBPPCS1REQPRI;
  input [0:1] PLBPPCS1WRPENDPRI;
  input [0:1] TIEC440DCURDLDCACHEPLBPRIO;
  input [0:1] TIEC440DCURDNONCACHEPLBPRIO;
  input [0:1] TIEC440DCURDTOUCHPLBPRIO;
  input [0:1] TIEC440DCURDURGENTPLBPRIO;
  input [0:1] TIEC440DCUWRFLUSHPLBPRIO;
  input [0:1] TIEC440DCUWRSTOREPLBPRIO;
  input [0:1] TIEC440DCUWRURGENTPLBPRIO;
  input [0:1] TIEC440ICURDFETCHPLBPRIO;
  input [0:1] TIEC440ICURDSPECPLBPRIO;
  input [0:1] TIEC440ICURDTOUCHPLBPRIO;
  input [0:1] TIEDCRBASEADDR;
  input [0:2] PLBPPCS0TYPE;
  input [0:2] PLBPPCS1TYPE;
  input [0:31] DCRPPCDMDBUSIN;
  input [0:31] DCRPPCDSDBUSOUT;
  input [0:31] FCMAPURESULT;
  input [0:31] LLDMA0RXD;
  input [0:31] LLDMA1RXD;
  input [0:31] LLDMA2RXD;
  input [0:31] LLDMA3RXD;
  input [0:31] PLBPPCS0ABUS;
  input [0:31] PLBPPCS1ABUS;
  input [0:3] FCMAPUCR;
  input [0:3] LLDMA0RXREM;
  input [0:3] LLDMA1RXREM;
  input [0:3] LLDMA2RXREM;
  input [0:3] LLDMA3RXREM;
  input [0:3] PLBPPCMRDWDADDR;
  input [0:3] PLBPPCS0SIZE;
  input [0:3] PLBPPCS1SIZE;
  input [0:3] TIEC440ERPNRESET;
  input [0:3] TIEC440USERRESET;
  input [0:4] DBGC440SYSTEMSTATUS;
  input [0:9] DCRPPCDSABUS;
  input [28:31] PLBPPCS0UABUS;
  input [28:31] PLBPPCS1UABUS;
  input [28:31] TIEC440PIR;
  input [28:31] TIEC440PVR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB32_S64_ECC (
  DO,
  STATUS,
  DI,
  RDADDR,
  RDCLK,
  RDEN,
  SSR,
  WRADDR,
  WRCLK,
  WREN
);
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter integer DO_REG = 0;
  output [1:0] STATUS;
  output [63:0] DO;
  input RDCLK;
  input RDEN;
  input SSR;
  input WRCLK;
  input WREN;
  input [63:0] DI;
  input [8:0] RDADDR;
  input [8:0] WRADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB36SDP_EXP (
  DBITERR,
  DO,
  DOP,
  ECCPARITY,
  SBITERR,
  DI,
  DIP,
  RDADDRL,
  RDADDRU,
  RDCLKL,
  RDCLKU,
  RDENL,
  RDENU,
  RDRCLKL,
  RDRCLKU,
  REGCEL,
  REGCEU,
  SSRL,
  SSRU,
  WEL,
  WEU,
  WRADDRL,
  WRADDRU,
  WRCLKL,
  WRCLKU,
  WRENL,
  WRENU
);
   parameter EN_ECC_READ = "FALSE";
   parameter EN_ECC_SCRUB = "FALSE";
   parameter EN_ECC_WRITE = "FALSE";
   parameter INIT = 72'h0;
   parameter INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_FILE = "NONE";
   parameter SIM_COLLISION_CHECK = "ALL";
   parameter SIM_MODE = "SAFE";
   parameter SRVAL = 72'h0;
   parameter integer DO_REG = 0;
   output DBITERR;
   output SBITERR;
   output [63:0] DO;
   output [7:0] DOP;
   output [7:0] ECCPARITY;
   input RDCLKL;
   input RDCLKU;
   input RDENL;
   input RDENU;
   input RDRCLKL;
   input RDRCLKU;
   input REGCEL;
   input REGCEU;
   input SSRL;
   input SSRU;
   input WRCLKL;
   input WRCLKU;
   input WRENL;
   input WRENU;
   input [14:0] RDADDRU;
   input [14:0] WRADDRU;
   input [15:0] RDADDRL;
   input [15:0] WRADDRL;
   input [63:0] DI;
   input [7:0] DIP;
   input [7:0] WEL;
   input [7:0] WEU;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB36_EXP (
  CASCADEOUTLATA,
  CASCADEOUTLATB,
  CASCADEOUTREGA,
  CASCADEOUTREGB,
  DOA,
  DOB,
  DOPA,
  DOPB,
  ADDRAL,
  ADDRAU,
  ADDRBL,
  ADDRBU,
  CASCADEINLATA,
  CASCADEINLATB,
  CASCADEINREGA,
  CASCADEINREGB,
  CLKAL,
  CLKAU,
  CLKBL,
  CLKBU,
  DIA,
  DIB,
  DIPA,
  DIPB,
  ENAL,
  ENAU,
  ENBL,
  ENBU,
  REGCEAL,
  REGCEAU,
  REGCEBL,
  REGCEBU,
  REGCLKAL,
  REGCLKAU,
  REGCLKBL,
  REGCLKBU,
  SSRAL,
  SSRAU,
  SSRBL,
  SSRBU,
  WEAL,
  WEAU,
  WEBL,
  WEBU
);
   parameter INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_A = 36'h0;
   parameter INIT_B = 36'h0;
   parameter INIT_FILE = "NONE";
   parameter RAM_EXTENSION_A = "NONE";
   parameter RAM_EXTENSION_B = "NONE";
   parameter SIM_COLLISION_CHECK = "ALL";
   parameter SIM_MODE = "SAFE";
   parameter SRVAL_A = 36'h0;
   parameter SRVAL_B = 36'h0;
   parameter WRITE_MODE_A = "WRITE_FIRST";
   parameter WRITE_MODE_B = "WRITE_FIRST";
   parameter integer DOA_REG = 0;
   parameter integer DOB_REG = 0;
   parameter integer READ_WIDTH_A = 0;
   parameter integer READ_WIDTH_B = 0;
   parameter integer WRITE_WIDTH_A = 0;
   parameter integer WRITE_WIDTH_B = 0;
   output CASCADEOUTLATA;
   output CASCADEOUTLATB;
   output CASCADEOUTREGA;
   output CASCADEOUTREGB;
   output [31:0] DOA;
   output [31:0] DOB;
   output [3:0] DOPA;
   output [3:0] DOPB;
   input CASCADEINLATA;
   input CASCADEINLATB;
   input CASCADEINREGA;
   input CASCADEINREGB;
   input CLKAL;
   input CLKAU;
   input CLKBL;
   input CLKBU;
   input ENAL;
   input ENAU;
   input ENBL;
   input ENBU;
   input REGCEAL;
   input REGCEAU;
   input REGCEBL;
   input REGCEBU;
   input REGCLKAL;
   input REGCLKAU;
   input REGCLKBL;
   input REGCLKBU;
   input SSRAL;
   input SSRAU;
   input SSRBL;
   input SSRBU;
   input [14:0] ADDRAU;
   input [14:0] ADDRBU;
   input [15:0] ADDRAL;
   input [15:0] ADDRBL;
   input [31:0] DIA;
   input [31:0] DIB;
   input [3:0] DIPA;
   input [3:0] DIPB;
   input [3:0] WEAL;
   input [3:0] WEAU;
   input [7:0] WEBL;
   input [7:0] WEBU;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S1 (
  DO,
  ADDR,
  CLK,
  DI,
  EN,
  RST,
  WE
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   output [0:0] DO;
   input EN, CLK, WE, RST;
   input [0:0] DI;
   input [11:0] ADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S16 (
  DO,
  ADDR,
  CLK,
  DI,
  EN,
  RST,
  WE
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   output [15:0] DO;
   input EN, CLK, WE, RST;
   input [15:0] DI;
   input [7:0] ADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S16_S16 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [15:0] DOA;
   output [15:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [15:0] DIA;
   input [15:0] DIB;
   input [7:0] ADDRA;
   input [7:0] ADDRB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S1_S1 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [0:0] DOA;
   output [0:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [0:0] DIA;
   input [0:0] DIB;
   input [11:0] ADDRA;
   input [11:0] ADDRB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S1_S16 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [0:0] DOA;
   output [15:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [0:0] DIA;
   input [11:0] ADDRA;
   input [15:0] DIB;
   input [7:0] ADDRB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S1_S2 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [0:0] DOA;
   output [1:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [0:0] DIA;
   input [10:0] ADDRB;
   input [11:0] ADDRA;
   input [1:0] DIB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S1_S4 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [0:0] DOA;
   output [3:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [0:0] DIA;
   input [11:0] ADDRA;
   input [3:0] DIB;
   input [9:0] ADDRB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S1_S8 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [0:0] DOA;
   output [7:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [0:0] DIA;
   input [11:0] ADDRA;
   input [7:0] DIB;
   input [8:0] ADDRB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S2 (
  DO,
  ADDR,
  CLK,
  DI,
  EN,
  RST,
  WE
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   output [1:0] DO;
   input EN, CLK, WE, RST;
   input [10:0] ADDR;
   input [1:0] DI;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S2_S16 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [15:0] DOB;
   output [1:0] DOA;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [10:0] ADDRA;
   input [15:0] DIB;
   input [1:0] DIA;
   input [7:0] ADDRB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S2_S2 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [1:0] DOA;
   output [1:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [10:0] ADDRA;
   input [10:0] ADDRB;
   input [1:0] DIA;
   input [1:0] DIB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S2_S4 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [1:0] DOA;
   output [3:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [10:0] ADDRA;
   input [1:0] DIA;
   input [3:0] DIB;
   input [9:0] ADDRB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S2_S8 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [1:0] DOA;
   output [7:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [10:0] ADDRA;
   input [1:0] DIA;
   input [7:0] DIB;
   input [8:0] ADDRB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S4 (
  DO,
  ADDR,
  CLK,
  DI,
  EN,
  RST,
  WE
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   output [3:0] DO;
   input EN, CLK, WE, RST;
   input [3:0] DI;
   input [9:0] ADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S4_S16 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [15:0] DOB;
   output [3:0] DOA;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [15:0] DIB;
   input [3:0] DIA;
   input [7:0] ADDRB;
   input [9:0] ADDRA;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S4_S4 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [3:0] DOA;
   output [3:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [3:0] DIA;
   input [3:0] DIB;
   input [9:0] ADDRA;
   input [9:0] ADDRB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S4_S8 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [3:0] DOA;
   output [7:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [3:0] DIA;
   input [7:0] DIB;
   input [8:0] ADDRB;
   input [9:0] ADDRA;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S8 (
  DO,
  ADDR,
  CLK,
  DI,
  EN,
  RST,
  WE
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   output [7:0] DO;
   input EN, CLK, WE, RST;
   input [7:0] DI;
   input [8:0] ADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S8_S16 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [15:0] DOB;
   output [7:0] DOA;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [15:0] DIB;
   input [7:0] ADDRB;
   input [7:0] DIA;
   input [8:0] ADDRA;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB4_S8_S8 (
  DOA,
  DOB,
  ADDRA,
  ADDRB,
  CLKA,
  CLKB,
  DIA,
  DIB,
  ENA,
  ENB,
  RSTA,
  RSTB,
  WEA,
  WEB
);
   parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
   parameter SIM_COLLISION_CHECK = "ALL";
   output [7:0] DOA;
   output [7:0] DOB;
   input ENA, CLKA, WEA, RSTA;
   input ENB, CLKB, WEB, RSTB;
   input [7:0] DIA;
   input [7:0] DIB;
   input [8:0] ADDRA;
   input [8:0] ADDRB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SIM_CONFIG_S3A (
  CSOB,
  D,
  DONE,
  INITB,
  CCLK,
  CSIB,
  DCMLOCK,
  M,
  PROGB,
  RDWRB
);
   parameter DEVICE_ID = 32'h0;
   output CSOB;
   inout DONE;
   inout INITB;
   inout [7:0] D;
   input CCLK;
   input CSIB;
   input DCMLOCK;
   input PROGB;
   input RDWRB;
   input [2:0] M;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SIM_CONFIG_V5 (
  BUSY,
  CSOB,
  D,
  DONE,
  INITB,
  CCLK,
  CSB,
  DCMLOCK,
  M,
  PROGB,
  RDWRB
);
   parameter DEVICE_ID = 32'h0;
   output BUSY;
   output CSOB;
   inout DONE;
   inout INITB;
   inout [31:0] D;
   input CCLK;
   input CSB;
   input DCMLOCK;
   input PROGB;
   input RDWRB;
   input [2:0] M;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SPI_ACCESS (
  MISO,
  CLK,
  CSB,
  MOSI
);
  parameter SIM_DELAY_TYPE = "SCALED";
  parameter SIM_DEVICE = "3S1400AN";
  parameter SIM_FACTORY_ID = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  parameter SIM_MEM_FILE = "NONE";
  parameter SIM_USER_ID = 512'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
  output MISO;
  input CLK;
  input CSB;
  input MOSI;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module STARTUP_SPARTAN3E (
  CLK,
  GSR,
  GTS,
  MBT
);
   input CLK, GSR, GTS, MBT;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SUSPEND_SYNC (
  SREQ,
  CLK,
  SACK
);
   output SREQ;
   input CLK;
   input SACK;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module TEMAC (
  DCRHOSTDONEIR,
  EMAC0CLIENTANINTERRUPT,
  EMAC0CLIENTRXBADFRAME,
  EMAC0CLIENTRXCLIENTCLKOUT,
  EMAC0CLIENTRXD,
  EMAC0CLIENTRXDVLD,
  EMAC0CLIENTRXDVLDMSW,
  EMAC0CLIENTRXFRAMEDROP,
  EMAC0CLIENTRXGOODFRAME,
  EMAC0CLIENTRXSTATS,
  EMAC0CLIENTRXSTATSBYTEVLD,
  EMAC0CLIENTRXSTATSVLD,
  EMAC0CLIENTTXACK,
  EMAC0CLIENTTXCLIENTCLKOUT,
  EMAC0CLIENTTXCOLLISION,
  EMAC0CLIENTTXRETRANSMIT,
  EMAC0CLIENTTXSTATS,
  EMAC0CLIENTTXSTATSBYTEVLD,
  EMAC0CLIENTTXSTATSVLD,
  EMAC0PHYENCOMMAALIGN,
  EMAC0PHYLOOPBACKMSB,
  EMAC0PHYMCLKOUT,
  EMAC0PHYMDOUT,
  EMAC0PHYMDTRI,
  EMAC0PHYMGTRXRESET,
  EMAC0PHYMGTTXRESET,
  EMAC0PHYPOWERDOWN,
  EMAC0PHYSYNCACQSTATUS,
  EMAC0PHYTXCHARDISPMODE,
  EMAC0PHYTXCHARDISPVAL,
  EMAC0PHYTXCHARISK,
  EMAC0PHYTXCLK,
  EMAC0PHYTXD,
  EMAC0PHYTXEN,
  EMAC0PHYTXER,
  EMAC0PHYTXGMIIMIICLKOUT,
  EMAC0SPEEDIS10100,
  EMAC1CLIENTANINTERRUPT,
  EMAC1CLIENTRXBADFRAME,
  EMAC1CLIENTRXCLIENTCLKOUT,
  EMAC1CLIENTRXD,
  EMAC1CLIENTRXDVLD,
  EMAC1CLIENTRXDVLDMSW,
  EMAC1CLIENTRXFRAMEDROP,
  EMAC1CLIENTRXGOODFRAME,
  EMAC1CLIENTRXSTATS,
  EMAC1CLIENTRXSTATSBYTEVLD,
  EMAC1CLIENTRXSTATSVLD,
  EMAC1CLIENTTXACK,
  EMAC1CLIENTTXCLIENTCLKOUT,
  EMAC1CLIENTTXCOLLISION,
  EMAC1CLIENTTXRETRANSMIT,
  EMAC1CLIENTTXSTATS,
  EMAC1CLIENTTXSTATSBYTEVLD,
  EMAC1CLIENTTXSTATSVLD,
  EMAC1PHYENCOMMAALIGN,
  EMAC1PHYLOOPBACKMSB,
  EMAC1PHYMCLKOUT,
  EMAC1PHYMDOUT,
  EMAC1PHYMDTRI,
  EMAC1PHYMGTRXRESET,
  EMAC1PHYMGTTXRESET,
  EMAC1PHYPOWERDOWN,
  EMAC1PHYSYNCACQSTATUS,
  EMAC1PHYTXCHARDISPMODE,
  EMAC1PHYTXCHARDISPVAL,
  EMAC1PHYTXCHARISK,
  EMAC1PHYTXCLK,
  EMAC1PHYTXD,
  EMAC1PHYTXEN,
  EMAC1PHYTXER,
  EMAC1PHYTXGMIIMIICLKOUT,
  EMAC1SPEEDIS10100,
  EMACDCRACK,
  EMACDCRDBUS,
  HOSTMIIMRDY,
  HOSTRDDATA,
  CLIENTEMAC0DCMLOCKED,
  CLIENTEMAC0PAUSEREQ,
  CLIENTEMAC0PAUSEVAL,
  CLIENTEMAC0RXCLIENTCLKIN,
  CLIENTEMAC0TXCLIENTCLKIN,
  CLIENTEMAC0TXD,
  CLIENTEMAC0TXDVLD,
  CLIENTEMAC0TXDVLDMSW,
  CLIENTEMAC0TXFIRSTBYTE,
  CLIENTEMAC0TXIFGDELAY,
  CLIENTEMAC0TXUNDERRUN,
  CLIENTEMAC1DCMLOCKED,
  CLIENTEMAC1PAUSEREQ,
  CLIENTEMAC1PAUSEVAL,
  CLIENTEMAC1RXCLIENTCLKIN,
  CLIENTEMAC1TXCLIENTCLKIN,
  CLIENTEMAC1TXD,
  CLIENTEMAC1TXDVLD,
  CLIENTEMAC1TXDVLDMSW,
  CLIENTEMAC1TXFIRSTBYTE,
  CLIENTEMAC1TXIFGDELAY,
  CLIENTEMAC1TXUNDERRUN,
  DCREMACABUS,
  DCREMACCLK,
  DCREMACDBUS,
  DCREMACENABLE,
  DCREMACREAD,
  DCREMACWRITE,
  HOSTADDR,
  HOSTCLK,
  HOSTEMAC1SEL,
  HOSTMIIMSEL,
  HOSTOPCODE,
  HOSTREQ,
  HOSTWRDATA,
  PHYEMAC0COL,
  PHYEMAC0CRS,
  PHYEMAC0GTXCLK,
  PHYEMAC0MCLKIN,
  PHYEMAC0MDIN,
  PHYEMAC0MIITXCLK,
  PHYEMAC0PHYAD,
  PHYEMAC0RXBUFERR,
  PHYEMAC0RXBUFSTATUS,
  PHYEMAC0RXCHARISCOMMA,
  PHYEMAC0RXCHARISK,
  PHYEMAC0RXCHECKINGCRC,
  PHYEMAC0RXCLK,
  PHYEMAC0RXCLKCORCNT,
  PHYEMAC0RXCOMMADET,
  PHYEMAC0RXD,
  PHYEMAC0RXDISPERR,
  PHYEMAC0RXDV,
  PHYEMAC0RXER,
  PHYEMAC0RXLOSSOFSYNC,
  PHYEMAC0RXNOTINTABLE,
  PHYEMAC0RXRUNDISP,
  PHYEMAC0SIGNALDET,
  PHYEMAC0TXBUFERR,
  PHYEMAC0TXGMIIMIICLKIN,
  PHYEMAC1COL,
  PHYEMAC1CRS,
  PHYEMAC1GTXCLK,
  PHYEMAC1MCLKIN,
  PHYEMAC1MDIN,
  PHYEMAC1MIITXCLK,
  PHYEMAC1PHYAD,
  PHYEMAC1RXBUFERR,
  PHYEMAC1RXBUFSTATUS,
  PHYEMAC1RXCHARISCOMMA,
  PHYEMAC1RXCHARISK,
  PHYEMAC1RXCHECKINGCRC,
  PHYEMAC1RXCLK,
  PHYEMAC1RXCLKCORCNT,
  PHYEMAC1RXCOMMADET,
  PHYEMAC1RXD,
  PHYEMAC1RXDISPERR,
  PHYEMAC1RXDV,
  PHYEMAC1RXER,
  PHYEMAC1RXLOSSOFSYNC,
  PHYEMAC1RXNOTINTABLE,
  PHYEMAC1RXRUNDISP,
  PHYEMAC1SIGNALDET,
  PHYEMAC1TXBUFERR,
  PHYEMAC1TXGMIIMIICLKIN,
  RESET
);
  parameter EMAC0_1000BASEX_ENABLE = "FALSE";
  parameter EMAC0_ADDRFILTER_ENABLE = "FALSE";
  parameter EMAC0_BYTEPHY = "FALSE";
  parameter EMAC0_CONFIGVEC_79 = "FALSE";
  parameter EMAC0_GTLOOPBACK = "FALSE";
  parameter EMAC0_HOST_ENABLE = "FALSE";
  parameter EMAC0_LTCHECK_DISABLE = "FALSE";
  parameter EMAC0_MDIO_ENABLE = "FALSE";
  parameter EMAC0_PHYINITAUTONEG_ENABLE = "FALSE";
  parameter EMAC0_PHYISOLATE = "FALSE";
  parameter EMAC0_PHYLOOPBACKMSB = "FALSE";
  parameter EMAC0_PHYPOWERDOWN = "FALSE";
  parameter EMAC0_PHYRESET = "FALSE";
  parameter EMAC0_RGMII_ENABLE = "FALSE";
  parameter EMAC0_RX16BITCLIENT_ENABLE = "FALSE";
  parameter EMAC0_RXFLOWCTRL_ENABLE = "FALSE";
  parameter EMAC0_RXHALFDUPLEX = "FALSE";
  parameter EMAC0_RXINBANDFCS_ENABLE = "FALSE";
  parameter EMAC0_RXJUMBOFRAME_ENABLE = "FALSE";
  parameter EMAC0_RXRESET = "FALSE";
  parameter EMAC0_RXVLAN_ENABLE = "FALSE";
  parameter EMAC0_RX_ENABLE = "FALSE";
  parameter EMAC0_SGMII_ENABLE = "FALSE";
  parameter EMAC0_SPEED_LSB = "FALSE";
  parameter EMAC0_SPEED_MSB = "FALSE";
  parameter EMAC0_TX16BITCLIENT_ENABLE = "FALSE";
  parameter EMAC0_TXFLOWCTRL_ENABLE = "FALSE";
  parameter EMAC0_TXHALFDUPLEX = "FALSE";
  parameter EMAC0_TXIFGADJUST_ENABLE = "FALSE";
  parameter EMAC0_TXINBANDFCS_ENABLE = "FALSE";
  parameter EMAC0_TXJUMBOFRAME_ENABLE = "FALSE";
  parameter EMAC0_TXRESET = "FALSE";
  parameter EMAC0_TXVLAN_ENABLE = "FALSE";
  parameter EMAC0_TX_ENABLE = "FALSE";
  parameter EMAC0_UNIDIRECTION_ENABLE = "FALSE";
  parameter EMAC0_USECLKEN = "FALSE";
  parameter EMAC1_1000BASEX_ENABLE = "FALSE";
  parameter EMAC1_ADDRFILTER_ENABLE = "FALSE";
  parameter EMAC1_BYTEPHY = "FALSE";
  parameter EMAC1_CONFIGVEC_79 = "FALSE";
  parameter EMAC1_GTLOOPBACK = "FALSE";
  parameter EMAC1_HOST_ENABLE = "FALSE";
  parameter EMAC1_LTCHECK_DISABLE = "FALSE";
  parameter EMAC1_MDIO_ENABLE = "FALSE";
  parameter EMAC1_PHYINITAUTONEG_ENABLE = "FALSE";
  parameter EMAC1_PHYISOLATE = "FALSE";
  parameter EMAC1_PHYLOOPBACKMSB = "FALSE";
  parameter EMAC1_PHYPOWERDOWN = "FALSE";
  parameter EMAC1_PHYRESET = "FALSE";
  parameter EMAC1_RGMII_ENABLE = "FALSE";
  parameter EMAC1_RX16BITCLIENT_ENABLE = "FALSE";
  parameter EMAC1_RXFLOWCTRL_ENABLE = "FALSE";
  parameter EMAC1_RXHALFDUPLEX = "FALSE";
  parameter EMAC1_RXINBANDFCS_ENABLE = "FALSE";
  parameter EMAC1_RXJUMBOFRAME_ENABLE = "FALSE";
  parameter EMAC1_RXRESET = "FALSE";
  parameter EMAC1_RXVLAN_ENABLE = "FALSE";
  parameter EMAC1_RX_ENABLE = "FALSE";
  parameter EMAC1_SGMII_ENABLE = "FALSE";
  parameter EMAC1_SPEED_LSB = "FALSE";
  parameter EMAC1_SPEED_MSB = "FALSE";
  parameter EMAC1_TX16BITCLIENT_ENABLE = "FALSE";
  parameter EMAC1_TXFLOWCTRL_ENABLE = "FALSE";
  parameter EMAC1_TXHALFDUPLEX = "FALSE";
  parameter EMAC1_TXIFGADJUST_ENABLE = "FALSE";
  parameter EMAC1_TXINBANDFCS_ENABLE = "FALSE";
  parameter EMAC1_TXJUMBOFRAME_ENABLE = "FALSE";
  parameter EMAC1_TXRESET = "FALSE";
  parameter EMAC1_TXVLAN_ENABLE = "FALSE";
  parameter EMAC1_TX_ENABLE = "FALSE";
  parameter EMAC1_UNIDIRECTION_ENABLE = "FALSE";
  parameter EMAC1_USECLKEN = "FALSE";
  parameter [0:7] EMAC0_DCRBASEADDR = 8'h00;
  parameter [0:7] EMAC1_DCRBASEADDR = 8'h00;
  parameter [47:0] EMAC0_PAUSEADDR = 48'h000000000000;
  parameter [47:0] EMAC0_UNICASTADDR = 48'h000000000000;
  parameter [47:0] EMAC1_PAUSEADDR = 48'h000000000000;
  parameter [47:0] EMAC1_UNICASTADDR = 48'h000000000000;
  parameter [8:0] EMAC0_LINKTIMERVAL = 9'h000;
  parameter [8:0] EMAC1_LINKTIMERVAL = 9'h000;
  output DCRHOSTDONEIR;
  output EMAC0CLIENTANINTERRUPT;
  output EMAC0CLIENTRXBADFRAME;
  output EMAC0CLIENTRXCLIENTCLKOUT;
  output EMAC0CLIENTRXDVLD;
  output EMAC0CLIENTRXDVLDMSW;
  output EMAC0CLIENTRXFRAMEDROP;
  output EMAC0CLIENTRXGOODFRAME;
  output EMAC0CLIENTRXSTATSBYTEVLD;
  output EMAC0CLIENTRXSTATSVLD;
  output EMAC0CLIENTTXACK;
  output EMAC0CLIENTTXCLIENTCLKOUT;
  output EMAC0CLIENTTXCOLLISION;
  output EMAC0CLIENTTXRETRANSMIT;
  output EMAC0CLIENTTXSTATS;
  output EMAC0CLIENTTXSTATSBYTEVLD;
  output EMAC0CLIENTTXSTATSVLD;
  output EMAC0PHYENCOMMAALIGN;
  output EMAC0PHYLOOPBACKMSB;
  output EMAC0PHYMCLKOUT;
  output EMAC0PHYMDOUT;
  output EMAC0PHYMDTRI;
  output EMAC0PHYMGTRXRESET;
  output EMAC0PHYMGTTXRESET;
  output EMAC0PHYPOWERDOWN;
  output EMAC0PHYSYNCACQSTATUS;
  output EMAC0PHYTXCHARDISPMODE;
  output EMAC0PHYTXCHARDISPVAL;
  output EMAC0PHYTXCHARISK;
  output EMAC0PHYTXCLK;
  output EMAC0PHYTXEN;
  output EMAC0PHYTXER;
  output EMAC0PHYTXGMIIMIICLKOUT;
  output EMAC0SPEEDIS10100;
  output EMAC1CLIENTANINTERRUPT;
  output EMAC1CLIENTRXBADFRAME;
  output EMAC1CLIENTRXCLIENTCLKOUT;
  output EMAC1CLIENTRXDVLD;
  output EMAC1CLIENTRXDVLDMSW;
  output EMAC1CLIENTRXFRAMEDROP;
  output EMAC1CLIENTRXGOODFRAME;
  output EMAC1CLIENTRXSTATSBYTEVLD;
  output EMAC1CLIENTRXSTATSVLD;
  output EMAC1CLIENTTXACK;
  output EMAC1CLIENTTXCLIENTCLKOUT;
  output EMAC1CLIENTTXCOLLISION;
  output EMAC1CLIENTTXRETRANSMIT;
  output EMAC1CLIENTTXSTATS;
  output EMAC1CLIENTTXSTATSBYTEVLD;
  output EMAC1CLIENTTXSTATSVLD;
  output EMAC1PHYENCOMMAALIGN;
  output EMAC1PHYLOOPBACKMSB;
  output EMAC1PHYMCLKOUT;
  output EMAC1PHYMDOUT;
  output EMAC1PHYMDTRI;
  output EMAC1PHYMGTRXRESET;
  output EMAC1PHYMGTTXRESET;
  output EMAC1PHYPOWERDOWN;
  output EMAC1PHYSYNCACQSTATUS;
  output EMAC1PHYTXCHARDISPMODE;
  output EMAC1PHYTXCHARDISPVAL;
  output EMAC1PHYTXCHARISK;
  output EMAC1PHYTXCLK;
  output EMAC1PHYTXEN;
  output EMAC1PHYTXER;
  output EMAC1PHYTXGMIIMIICLKOUT;
  output EMAC1SPEEDIS10100;
  output EMACDCRACK;
  output HOSTMIIMRDY;
  output [0:31] EMACDCRDBUS;
  output [15:0] EMAC0CLIENTRXD;
  output [15:0] EMAC1CLIENTRXD;
  output [31:0] HOSTRDDATA;
  output [6:0] EMAC0CLIENTRXSTATS;
  output [6:0] EMAC1CLIENTRXSTATS;
  output [7:0] EMAC0PHYTXD;
  output [7:0] EMAC1PHYTXD;
  input CLIENTEMAC0DCMLOCKED;
  input CLIENTEMAC0PAUSEREQ;
  input CLIENTEMAC0RXCLIENTCLKIN;
  input CLIENTEMAC0TXCLIENTCLKIN;
  input CLIENTEMAC0TXDVLD;
  input CLIENTEMAC0TXDVLDMSW;
  input CLIENTEMAC0TXFIRSTBYTE;
  input CLIENTEMAC0TXUNDERRUN;
  input CLIENTEMAC1DCMLOCKED;
  input CLIENTEMAC1PAUSEREQ;
  input CLIENTEMAC1RXCLIENTCLKIN;
  input CLIENTEMAC1TXCLIENTCLKIN;
  input CLIENTEMAC1TXDVLD;
  input CLIENTEMAC1TXDVLDMSW;
  input CLIENTEMAC1TXFIRSTBYTE;
  input CLIENTEMAC1TXUNDERRUN;
  input DCREMACCLK;
  input DCREMACENABLE;
  input DCREMACREAD;
  input DCREMACWRITE;
  input HOSTCLK;
  input HOSTEMAC1SEL;
  input HOSTMIIMSEL;
  input HOSTREQ;
  input PHYEMAC0COL;
  input PHYEMAC0CRS;
  input PHYEMAC0GTXCLK;
  input PHYEMAC0MCLKIN;
  input PHYEMAC0MDIN;
  input PHYEMAC0MIITXCLK;
  input PHYEMAC0RXBUFERR;
  input PHYEMAC0RXCHARISCOMMA;
  input PHYEMAC0RXCHARISK;
  input PHYEMAC0RXCHECKINGCRC;
  input PHYEMAC0RXCLK;
  input PHYEMAC0RXCOMMADET;
  input PHYEMAC0RXDISPERR;
  input PHYEMAC0RXDV;
  input PHYEMAC0RXER;
  input PHYEMAC0RXNOTINTABLE;
  input PHYEMAC0RXRUNDISP;
  input PHYEMAC0SIGNALDET;
  input PHYEMAC0TXBUFERR;
  input PHYEMAC0TXGMIIMIICLKIN;
  input PHYEMAC1COL;
  input PHYEMAC1CRS;
  input PHYEMAC1GTXCLK;
  input PHYEMAC1MCLKIN;
  input PHYEMAC1MDIN;
  input PHYEMAC1MIITXCLK;
  input PHYEMAC1RXBUFERR;
  input PHYEMAC1RXCHARISCOMMA;
  input PHYEMAC1RXCHARISK;
  input PHYEMAC1RXCHECKINGCRC;
  input PHYEMAC1RXCLK;
  input PHYEMAC1RXCOMMADET;
  input PHYEMAC1RXDISPERR;
  input PHYEMAC1RXDV;
  input PHYEMAC1RXER;
  input PHYEMAC1RXNOTINTABLE;
  input PHYEMAC1RXRUNDISP;
  input PHYEMAC1SIGNALDET;
  input PHYEMAC1TXBUFERR;
  input PHYEMAC1TXGMIIMIICLKIN;
  input RESET;
  input [0:31] DCREMACDBUS;
  input [0:9] DCREMACABUS;
  input [15:0] CLIENTEMAC0PAUSEVAL;
  input [15:0] CLIENTEMAC0TXD;
  input [15:0] CLIENTEMAC1PAUSEVAL;
  input [15:0] CLIENTEMAC1TXD;
  input [1:0] HOSTOPCODE;
  input [1:0] PHYEMAC0RXBUFSTATUS;
  input [1:0] PHYEMAC0RXLOSSOFSYNC;
  input [1:0] PHYEMAC1RXBUFSTATUS;
  input [1:0] PHYEMAC1RXLOSSOFSYNC;
  input [2:0] PHYEMAC0RXCLKCORCNT;
  input [2:0] PHYEMAC1RXCLKCORCNT;
  input [31:0] HOSTWRDATA;
  input [4:0] PHYEMAC0PHYAD;
  input [4:0] PHYEMAC1PHYAD;
  input [7:0] CLIENTEMAC0TXIFGDELAY;
  input [7:0] CLIENTEMAC1TXIFGDELAY;
  input [7:0] PHYEMAC0RXD;
  input [7:0] PHYEMAC1RXD;
  input [9:0] HOSTADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTZE2_OCTAL (
  CFGBADVERSIONB,
  CFGCRCERRB,
  CFGGTZDONEB,
  CFGSEUERRB,
  DRPDO,
  DRPRDY,
  DRPSTATUS,
  DRPWDTERR,
  FIBRSVDOUT0,
  FIBRSVDOUT1,
  FIBRSVDOUT2,
  FIBRSVDOUT3,
  FIBRSVDOUT4,
  FIBRSVDOUT5,
  FIBRSVDOUT6,
  FIBRSVDOUT7,
  GTZINITDONEB,
  GTZTXN0,
  GTZTXN1,
  GTZTXN2,
  GTZTXN3,
  GTZTXN4,
  GTZTXN5,
  GTZTXN6,
  GTZTXN7,
  GTZTXP0,
  GTZTXP1,
  GTZTXP2,
  GTZTXP3,
  GTZTXP4,
  GTZTXP5,
  GTZTXP6,
  GTZTXP7,
  RSVDOUT,
  RXDATA0,
  RXDATA1,
  RXDATA2,
  RXDATA3,
  RXDATA4,
  RXDATA5,
  RXDATA6,
  RXDATA7,
  RXDATAVALID0,
  RXDATAVALID1,
  RXDATAVALID2,
  RXDATAVALID3,
  RXDATAVALID4,
  RXDATAVALID5,
  RXDATAVALID6,
  RXDATAVALID7,
  RXFIFOSTATUS0,
  RXFIFOSTATUS1,
  RXFIFOSTATUS2,
  RXFIFOSTATUS3,
  RXFIFOSTATUS4,
  RXFIFOSTATUS5,
  RXFIFOSTATUS6,
  RXFIFOSTATUS7,
  RXHEADER0,
  RXHEADER1,
  RXHEADER2,
  RXHEADER3,
  RXHEADER4,
  RXHEADER5,
  RXHEADER6,
  RXHEADER7,
  RXHEADERVALID0,
  RXHEADERVALID1,
  RXHEADERVALID2,
  RXHEADERVALID3,
  RXHEADERVALID4,
  RXHEADERVALID5,
  RXHEADERVALID6,
  RXHEADERVALID7,
  RXOUTCLK0,
  RXOUTCLK1,
  RXOUTCLK2,
  RXOUTCLK3,
  RXPRBSPASS0,
  RXPRBSPASS1,
  RXPRBSPASS2,
  RXPRBSPASS3,
  RXPRBSPASS4,
  RXPRBSPASS5,
  RXPRBSPASS6,
  RXPRBSPASS7,
  RXRDY0,
  RXRDY1,
  RXRDY2,
  RXRDY3,
  RXRDY4,
  RXRDY5,
  RXRDY6,
  RXRDY7,
  RXRESETDONE0,
  RXRESETDONE1,
  RXRESETDONE2,
  RXRESETDONE3,
  RXRESETDONE4,
  RXRESETDONE5,
  RXRESETDONE6,
  RXRESETDONE7,
  RXSIGNALOK0,
  RXSIGNALOK1,
  RXSIGNALOK2,
  RXSIGNALOK3,
  RXSIGNALOK4,
  RXSIGNALOK5,
  RXSIGNALOK6,
  RXSIGNALOK7,
  SPARESBUSDATAOUT,
  SPARESBUSDONE,
  SPARESBUSRCVDATAVALID,
  SPARESBUSRESULTCODE,
  TXFIFOSTATUS0,
  TXFIFOSTATUS1,
  TXFIFOSTATUS2,
  TXFIFOSTATUS3,
  TXFIFOSTATUS4,
  TXFIFOSTATUS5,
  TXFIFOSTATUS6,
  TXFIFOSTATUS7,
  TXOUTCLK0,
  TXOUTCLK1,
  TXPHASEOUT0,
  TXPHASEOUT1,
  TXPHASEOUT2,
  TXPHASEOUT3,
  TXPHASEOUT4,
  TXPHASEOUT5,
  TXPHASEOUT6,
  TXPHASEOUT7,
  TXRDY0,
  TXRDY1,
  TXRDY2,
  TXRDY3,
  TXRDY4,
  TXRDY5,
  TXRDY6,
  TXRDY7,
  TXRESETDONE0,
  TXRESETDONE1,
  TXRESETDONE2,
  TXRESETDONE3,
  TXRESETDONE4,
  TXRESETDONE5,
  TXRESETDONE6,
  TXRESETDONE7,
  CFGCLK,
  CFGDATA,
  CFGDATAVALID,
  CFGDEBUGMODEB,
  CFGFORCESEUERRB,
  CFGREADBACKB,
  CORECNTL0,
  CORECNTL1,
  CORECNTL2,
  CORECNTL3,
  CORECNTL4,
  CORECNTL5,
  CORECNTL6,
  CORECNTL7,
  DRPADDR,
  DRPCLK0,
  DRPCLK1,
  DRPCLKSEL,
  DRPDI,
  DRPEN,
  DRPWE,
  FARLOOPBACKEN0,
  FARLOOPBACKEN1,
  FARLOOPBACKEN2,
  FARLOOPBACKEN3,
  FARLOOPBACKEN4,
  FARLOOPBACKEN5,
  FARLOOPBACKEN6,
  FARLOOPBACKEN7,
  FIBRSVDIN0,
  FIBRSVDIN1,
  FIBRSVDIN2,
  FIBRSVDIN3,
  FIBRSVDIN4,
  FIBRSVDIN5,
  FIBRSVDIN6,
  FIBRSVDIN7,
  GTREFCLK0N,
  GTREFCLK0P,
  GTREFCLK1N,
  GTREFCLK1P,
  GTZINIT,
  GTZRXN0,
  GTZRXN1,
  GTZRXN2,
  GTZRXN3,
  GTZRXN4,
  GTZRXN5,
  GTZRXN6,
  GTZRXN7,
  GTZRXP0,
  GTZRXP1,
  GTZRXP2,
  GTZRXP3,
  GTZRXP4,
  GTZRXP5,
  GTZRXP6,
  GTZRXP7,
  GTZRXRESET0,
  GTZRXRESET1,
  GTZRXRESET2,
  GTZRXRESET3,
  GTZRXRESET4,
  GTZRXRESET5,
  GTZRXRESET6,
  GTZRXRESET7,
  GTZTXRESET0,
  GTZTXRESET1,
  GTZTXRESET2,
  GTZTXRESET3,
  GTZTXRESET4,
  GTZTXRESET5,
  GTZTXRESET6,
  GTZTXRESET7,
  NEARLOOPBACKEN0,
  NEARLOOPBACKEN1,
  NEARLOOPBACKEN2,
  NEARLOOPBACKEN3,
  NEARLOOPBACKEN4,
  NEARLOOPBACKEN5,
  NEARLOOPBACKEN6,
  NEARLOOPBACKEN7,
  PLLRECALEN0,
  PLLRECALEN1,
  PLLRECALEN2,
  PLLRECALEN3,
  PLLRECALEN4,
  PLLRECALEN5,
  PLLRECALEN6,
  PLLRECALEN7,
  REFCLKSEL0,
  REFCLKSEL1,
  REFCLKSEL2,
  REFCLKSEL3,
  REFCLKSEL4,
  REFCLKSEL5,
  REFCLKSEL6,
  REFCLKSEL7,
  REFSEL0,
  REFSEL1,
  REFSEL2,
  REFSEL3,
  REFSEL4,
  REFSEL5,
  REFSEL6,
  REFSEL7,
  RSVDIN,
  RXBITSLIP0,
  RXBITSLIP1,
  RXBITSLIP2,
  RXBITSLIP3,
  RXBITSLIP4,
  RXBITSLIP5,
  RXBITSLIP6,
  RXBITSLIP7,
  RXDATAWIDTH0,
  RXDATAWIDTH1,
  RXDATAWIDTH2,
  RXDATAWIDTH3,
  RXDATAWIDTH4,
  RXDATAWIDTH5,
  RXDATAWIDTH6,
  RXDATAWIDTH7,
  RXEN0,
  RXEN1,
  RXEN2,
  RXEN3,
  RXEN4,
  RXEN5,
  RXEN6,
  RXEN7,
  RXFIBRESET0,
  RXFIBRESET1,
  RXFIBRESET2,
  RXFIBRESET3,
  RXFIBRESET4,
  RXFIBRESET5,
  RXFIBRESET6,
  RXFIBRESET7,
  RXGEARBOXSLIP0,
  RXGEARBOXSLIP1,
  RXGEARBOXSLIP2,
  RXGEARBOXSLIP3,
  RXGEARBOXSLIP4,
  RXGEARBOXSLIP5,
  RXGEARBOXSLIP6,
  RXGEARBOXSLIP7,
  RXLATCLK,
  RXPOLARITY0,
  RXPOLARITY1,
  RXPOLARITY2,
  RXPOLARITY3,
  RXPOLARITY4,
  RXPOLARITY5,
  RXPOLARITY6,
  RXPOLARITY7,
  RXPRBSEN0,
  RXPRBSEN1,
  RXPRBSEN2,
  RXPRBSEN3,
  RXPRBSEN4,
  RXPRBSEN5,
  RXPRBSEN6,
  RXPRBSEN7,
  RXPRBSSEL0,
  RXPRBSSEL1,
  RXPRBSSEL2,
  RXPRBSSEL3,
  RXPRBSSEL4,
  RXPRBSSEL5,
  RXPRBSSEL6,
  RXPRBSSEL7,
  RXRATESEL0,
  RXRATESEL1,
  RXRATESEL2,
  RXRATESEL3,
  RXRATESEL4,
  RXRATESEL5,
  RXRATESEL6,
  RXRATESEL7,
  RXUSRCLK0,
  RXUSRCLK1,
  RXUSRCLK2,
  RXUSRCLK3,
  RXUSRCLK4,
  RXUSRCLK5,
  RXUSRCLK6,
  RXUSRCLK7,
  SBUSCLKSEL,
  SBUSRESETB,
  SPARESBUSCOMMAND,
  SPARESBUSDATA,
  SPARESBUSDATAADDR,
  SPARESBUSEXECUTEB,
  SPARESBUSRCVDATAVALIDSEL,
  SPARESBUSRECADDR,
  TSTRSVD0,
  TSTRSVD1,
  TSTRSVD2,
  TSTRSVD3,
  TSTRSVD4,
  TXATTNCTRL0,
  TXATTNCTRL1,
  TXATTNCTRL2,
  TXATTNCTRL3,
  TXATTNCTRL4,
  TXATTNCTRL5,
  TXATTNCTRL6,
  TXATTNCTRL7,
  TXDATA0,
  TXDATA1,
  TXDATA2,
  TXDATA3,
  TXDATA4,
  TXDATA5,
  TXDATA6,
  TXDATA7,
  TXDATAWIDTH0,
  TXDATAWIDTH1,
  TXDATAWIDTH2,
  TXDATAWIDTH3,
  TXDATAWIDTH4,
  TXDATAWIDTH5,
  TXDATAWIDTH6,
  TXDATAWIDTH7,
  TXEN0,
  TXEN1,
  TXEN2,
  TXEN3,
  TXEN4,
  TXEN5,
  TXEN6,
  TXEN7,
  TXEQPOSTCTRL0,
  TXEQPOSTCTRL1,
  TXEQPOSTCTRL2,
  TXEQPOSTCTRL3,
  TXEQPOSTCTRL4,
  TXEQPOSTCTRL5,
  TXEQPOSTCTRL6,
  TXEQPOSTCTRL7,
  TXEQPRECTRL0,
  TXEQPRECTRL1,
  TXEQPRECTRL2,
  TXEQPRECTRL3,
  TXEQPRECTRL4,
  TXEQPRECTRL5,
  TXEQPRECTRL6,
  TXEQPRECTRL7,
  TXFIBRESET0,
  TXFIBRESET1,
  TXFIBRESET2,
  TXFIBRESET3,
  TXFIBRESET4,
  TXFIBRESET5,
  TXFIBRESET6,
  TXFIBRESET7,
  TXHEADER0,
  TXHEADER1,
  TXHEADER2,
  TXHEADER3,
  TXHEADER4,
  TXHEADER5,
  TXHEADER6,
  TXHEADER7,
  TXLATCLK,
  TXOUTPUTEN0,
  TXOUTPUTEN1,
  TXOUTPUTEN2,
  TXOUTPUTEN3,
  TXOUTPUTEN4,
  TXOUTPUTEN5,
  TXOUTPUTEN6,
  TXOUTPUTEN7,
  TXOVERRIDEEN0,
  TXOVERRIDEEN1,
  TXOVERRIDEEN2,
  TXOVERRIDEEN3,
  TXOVERRIDEEN4,
  TXOVERRIDEEN5,
  TXOVERRIDEEN6,
  TXOVERRIDEEN7,
  TXOVERRIDEIN0,
  TXOVERRIDEIN1,
  TXOVERRIDEIN2,
  TXOVERRIDEIN3,
  TXOVERRIDEIN4,
  TXOVERRIDEIN5,
  TXOVERRIDEIN6,
  TXOVERRIDEIN7,
  TXPHASECALEN0,
  TXPHASECALEN1,
  TXPHASECALEN2,
  TXPHASECALEN3,
  TXPHASECALEN4,
  TXPHASECALEN5,
  TXPHASECALEN6,
  TXPHASECALEN7,
  TXPHASESLIP0,
  TXPHASESLIP1,
  TXPHASESLIP2,
  TXPHASESLIP3,
  TXPHASESLIP4,
  TXPHASESLIP5,
  TXPHASESLIP6,
  TXPHASESLIP7,
  TXPOLARITY0,
  TXPOLARITY1,
  TXPOLARITY2,
  TXPOLARITY3,
  TXPOLARITY4,
  TXPOLARITY5,
  TXPOLARITY6,
  TXPOLARITY7,
  TXPRBSEN0,
  TXPRBSEN1,
  TXPRBSEN2,
  TXPRBSEN3,
  TXPRBSEN4,
  TXPRBSEN5,
  TXPRBSEN6,
  TXPRBSEN7,
  TXPRBSSEL0,
  TXPRBSSEL1,
  TXPRBSSEL2,
  TXPRBSSEL3,
  TXPRBSSEL4,
  TXPRBSSEL5,
  TXPRBSSEL6,
  TXPRBSSEL7,
  TXRATESEL0,
  TXRATESEL1,
  TXRATESEL2,
  TXRATESEL3,
  TXRATESEL4,
  TXRATESEL5,
  TXRATESEL6,
  TXRATESEL7,
  TXSEQUENCE0,
  TXSEQUENCE1,
  TXSEQUENCE2,
  TXSEQUENCE3,
  TXSEQUENCE4,
  TXSEQUENCE5,
  TXSEQUENCE6,
  TXSEQUENCE7,
  TXSLEWCTRL0,
  TXSLEWCTRL1,
  TXSLEWCTRL2,
  TXSLEWCTRL3,
  TXSLEWCTRL4,
  TXSLEWCTRL5,
  TXSLEWCTRL6,
  TXSLEWCTRL7,
  TXUSRCLK0,
  TXUSRCLK1,
  TXUSRCLK2,
  TXUSRCLK3,
  TXUSRCLK4,
  TXUSRCLK5,
  TXUSRCLK6,
  TXUSRCLK7
);
   parameter FIB_IGNORE_BROADCAST_LANE0 = "FALSE";
   parameter FIB_IGNORE_BROADCAST_LANE1 = "FALSE";
   parameter FIB_IGNORE_BROADCAST_LANE2 = "FALSE";
   parameter FIB_IGNORE_BROADCAST_LANE3 = "FALSE";
   parameter FIB_IGNORE_BROADCAST_LANE4 = "FALSE";
   parameter FIB_IGNORE_BROADCAST_LANE5 = "FALSE";
   parameter FIB_IGNORE_BROADCAST_LANE6 = "FALSE";
   parameter FIB_IGNORE_BROADCAST_LANE7 = "FALSE";
   parameter FIB_LOOPBACK_SEL_LANE0 = "NORMAL";
   parameter FIB_LOOPBACK_SEL_LANE1 = "NORMAL";
   parameter FIB_LOOPBACK_SEL_LANE2 = "NORMAL";
   parameter FIB_LOOPBACK_SEL_LANE3 = "NORMAL";
   parameter FIB_LOOPBACK_SEL_LANE4 = "NORMAL";
   parameter FIB_LOOPBACK_SEL_LANE5 = "NORMAL";
   parameter FIB_LOOPBACK_SEL_LANE6 = "NORMAL";
   parameter FIB_LOOPBACK_SEL_LANE7 = "NORMAL";
   parameter FIB_NEAREND_LPBK_CLK_SEL_LANE0 = "TXOUTCLKPMA";
   parameter FIB_NEAREND_LPBK_CLK_SEL_LANE1 = "TXOUTCLKPMA";
   parameter FIB_NEAREND_LPBK_CLK_SEL_LANE2 = "TXOUTCLKPMA";
   parameter FIB_NEAREND_LPBK_CLK_SEL_LANE3 = "TXOUTCLKPMA";
   parameter FIB_NEAREND_LPBK_CLK_SEL_LANE4 = "TXOUTCLKPMA";
   parameter FIB_NEAREND_LPBK_CLK_SEL_LANE5 = "TXOUTCLKPMA";
   parameter FIB_NEAREND_LPBK_CLK_SEL_LANE6 = "TXOUTCLKPMA";
   parameter FIB_NEAREND_LPBK_CLK_SEL_LANE7 = "TXOUTCLKPMA";
   parameter RXFIFO_EN_LANE0 = "TRUE";
   parameter RXFIFO_EN_LANE1 = "TRUE";
   parameter RXFIFO_EN_LANE2 = "TRUE";
   parameter RXFIFO_EN_LANE3 = "TRUE";
   parameter RXFIFO_EN_LANE4 = "TRUE";
   parameter RXFIFO_EN_LANE5 = "TRUE";
   parameter RXFIFO_EN_LANE6 = "TRUE";
   parameter RXFIFO_EN_LANE7 = "TRUE";
   parameter RXFIFO_RESET_ON_BITSLIP_LANE0 = "TRUE";
   parameter RXFIFO_RESET_ON_BITSLIP_LANE1 = "TRUE";
   parameter RXFIFO_RESET_ON_BITSLIP_LANE2 = "TRUE";
   parameter RXFIFO_RESET_ON_BITSLIP_LANE3 = "TRUE";
   parameter RXFIFO_RESET_ON_BITSLIP_LANE4 = "TRUE";
   parameter RXFIFO_RESET_ON_BITSLIP_LANE5 = "TRUE";
   parameter RXFIFO_RESET_ON_BITSLIP_LANE6 = "TRUE";
   parameter RXFIFO_RESET_ON_BITSLIP_LANE7 = "TRUE";
   parameter RXOUTCLK0_LANE_SEL = "LANE0";
   parameter RXOUTCLK1_LANE_SEL = "LANE0";
   parameter RXOUTCLK2_LANE_SEL = "LANE0";
   parameter RXOUTCLK3_LANE_SEL = "LANE0";
   parameter RXOUTCLK_SEL_LANE0 = "RXRECCLKPMA_DIV4";
   parameter RXOUTCLK_SEL_LANE1 = "RXRECCLKPMA_DIV4";
   parameter RXOUTCLK_SEL_LANE2 = "RXRECCLKPMA_DIV4";
   parameter RXOUTCLK_SEL_LANE3 = "RXRECCLKPMA_DIV4";
   parameter RXOUTCLK_SEL_LANE4 = "RXRECCLKPMA_DIV4";
   parameter RXOUTCLK_SEL_LANE5 = "RXRECCLKPMA_DIV4";
   parameter RXOUTCLK_SEL_LANE6 = "RXRECCLKPMA_DIV4";
   parameter RXOUTCLK_SEL_LANE7 = "RXRECCLKPMA_DIV4";
   parameter RXUSRCLK_SEL_LANE0 = "RXUSRCLK0";
   parameter RXUSRCLK_SEL_LANE1 = "RXUSRCLK0";
   parameter RXUSRCLK_SEL_LANE2 = "RXUSRCLK0";
   parameter RXUSRCLK_SEL_LANE3 = "RXUSRCLK0";
   parameter RXUSRCLK_SEL_LANE4 = "RXUSRCLK0";
   parameter RXUSRCLK_SEL_LANE5 = "RXUSRCLK0";
   parameter RXUSRCLK_SEL_LANE6 = "RXUSRCLK0";
   parameter RXUSRCLK_SEL_LANE7 = "RXUSRCLK0";
   parameter RX_CLK_GATING_EN_LANE0 = "TRUE";
   parameter RX_CLK_GATING_EN_LANE1 = "TRUE";
   parameter RX_CLK_GATING_EN_LANE2 = "TRUE";
   parameter RX_CLK_GATING_EN_LANE3 = "TRUE";
   parameter RX_CLK_GATING_EN_LANE4 = "TRUE";
   parameter RX_CLK_GATING_EN_LANE5 = "TRUE";
   parameter RX_CLK_GATING_EN_LANE6 = "TRUE";
   parameter RX_CLK_GATING_EN_LANE7 = "TRUE";
   parameter RX_MODE_SEL_LANE0 = "GB_100GBASE_R4";
   parameter RX_MODE_SEL_LANE1 = "GB_100GBASE_R4";
   parameter RX_MODE_SEL_LANE2 = "GB_100GBASE_R4";
   parameter RX_MODE_SEL_LANE3 = "GB_100GBASE_R4";
   parameter RX_MODE_SEL_LANE4 = "GB_100GBASE_R4";
   parameter RX_MODE_SEL_LANE5 = "GB_100GBASE_R4";
   parameter RX_MODE_SEL_LANE6 = "GB_100GBASE_R4";
   parameter RX_MODE_SEL_LANE7 = "GB_100GBASE_R4";
   parameter SIM_GTZRESET_SPEEDUP = "TRUE";
   parameter SIM_VERSION = "1.0";
   parameter TXFIFO_EN_LANE0 = "TRUE";
   parameter TXFIFO_EN_LANE1 = "TRUE";
   parameter TXFIFO_EN_LANE2 = "TRUE";
   parameter TXFIFO_EN_LANE3 = "TRUE";
   parameter TXFIFO_EN_LANE4 = "TRUE";
   parameter TXFIFO_EN_LANE5 = "TRUE";
   parameter TXFIFO_EN_LANE6 = "TRUE";
   parameter TXFIFO_EN_LANE7 = "TRUE";
   parameter TXOUTCLK0_LANE_SEL = "LANE0";
   parameter TXOUTCLK1_LANE_SEL = "LANE0";
   parameter TXOUTCLK_SEL_LANE0 = "TXOUTCLKPMA_DIV4";
   parameter TXOUTCLK_SEL_LANE1 = "TXOUTCLKPMA_DIV4";
   parameter TXOUTCLK_SEL_LANE2 = "TXOUTCLKPMA_DIV4";
   parameter TXOUTCLK_SEL_LANE3 = "TXOUTCLKPMA_DIV4";
   parameter TXOUTCLK_SEL_LANE4 = "TXOUTCLKPMA_DIV4";
   parameter TXOUTCLK_SEL_LANE5 = "TXOUTCLKPMA_DIV4";
   parameter TXOUTCLK_SEL_LANE6 = "TXOUTCLKPMA_DIV4";
   parameter TXOUTCLK_SEL_LANE7 = "TXOUTCLKPMA_DIV4";
   parameter TXUSRCLK_SEL_LANE0 = "TXUSRCLK0";
   parameter TXUSRCLK_SEL_LANE1 = "TXUSRCLK0";
   parameter TXUSRCLK_SEL_LANE2 = "TXUSRCLK0";
   parameter TXUSRCLK_SEL_LANE3 = "TXUSRCLK0";
   parameter TXUSRCLK_SEL_LANE4 = "TXUSRCLK0";
   parameter TXUSRCLK_SEL_LANE5 = "TXUSRCLK0";
   parameter TXUSRCLK_SEL_LANE6 = "TXUSRCLK0";
   parameter TXUSRCLK_SEL_LANE7 = "TXUSRCLK0";
   parameter TX_CLK_GATING_EN_LANE0 = "TRUE";
   parameter TX_CLK_GATING_EN_LANE1 = "TRUE";
   parameter TX_CLK_GATING_EN_LANE2 = "TRUE";
   parameter TX_CLK_GATING_EN_LANE3 = "TRUE";
   parameter TX_CLK_GATING_EN_LANE4 = "TRUE";
   parameter TX_CLK_GATING_EN_LANE5 = "TRUE";
   parameter TX_CLK_GATING_EN_LANE6 = "TRUE";
   parameter TX_CLK_GATING_EN_LANE7 = "TRUE";
   parameter TX_MODE_SEL_LANE0 = "GB_100GBASE_R4";
   parameter TX_MODE_SEL_LANE1 = "GB_100GBASE_R4";
   parameter TX_MODE_SEL_LANE2 = "GB_100GBASE_R4";
   parameter TX_MODE_SEL_LANE3 = "GB_100GBASE_R4";
   parameter TX_MODE_SEL_LANE4 = "GB_100GBASE_R4";
   parameter TX_MODE_SEL_LANE5 = "GB_100GBASE_R4";
   parameter TX_MODE_SEL_LANE6 = "GB_100GBASE_R4";
   parameter TX_MODE_SEL_LANE7 = "GB_100GBASE_R4";
   parameter [0:0] ACCLK_HYST_EN_0 = 1'b0;
   parameter [0:0] ACCLK_HYST_EN_1 = 1'b0;
   parameter [0:0] ACCLK_MUX_DIV2_SEL_0 = 1'b1;
   parameter [0:0] ACCLK_MUX_DIV2_SEL_1 = 1'b1;
   parameter [0:0] ACCLK_TERM_EN_0 = 1'b0;
   parameter [0:0] ACCLK_TERM_EN_1 = 1'b0;
   parameter [0:0] BYPASS_FIRMWARE_CRC_CHECK = 1'b0;
   parameter [0:0] CONFIG_MEM_WRITE_EN = 1'b0;
   parameter [0:0] GTZ_POWER_UP_LANE0 = 1'b1;
   parameter [0:0] GTZ_POWER_UP_LANE1 = 1'b1;
   parameter [0:0] GTZ_POWER_UP_LANE2 = 1'b1;
   parameter [0:0] GTZ_POWER_UP_LANE3 = 1'b1;
   parameter [0:0] GTZ_POWER_UP_LANE4 = 1'b1;
   parameter [0:0] GTZ_POWER_UP_LANE5 = 1'b1;
   parameter [0:0] GTZ_POWER_UP_LANE6 = 1'b1;
   parameter [0:0] GTZ_POWER_UP_LANE7 = 1'b1;
   parameter [0:0] IGNORE_DOUBLE_SEU_ERR = 1'b0;
   parameter [0:0] IGNORE_FIRMWARE_CRC = 1'b0;
   parameter [0:0] IGNORE_SINGLE_SEU_ERR = 1'b0;
   parameter [0:0] SBUS_CLK_DIV_NON_2N_EN = 1'b0;
   parameter [10:0] RXRESETDONE_TIME_LANE0 = 11'h21A;
   parameter [10:0] RXRESETDONE_TIME_LANE1 = 11'h21A;
   parameter [10:0] RXRESETDONE_TIME_LANE2 = 11'h21A;
   parameter [10:0] RXRESETDONE_TIME_LANE3 = 11'h21A;
   parameter [10:0] RXRESETDONE_TIME_LANE4 = 11'h21A;
   parameter [10:0] RXRESETDONE_TIME_LANE5 = 11'h21A;
   parameter [10:0] RXRESETDONE_TIME_LANE6 = 11'h21A;
   parameter [10:0] RXRESETDONE_TIME_LANE7 = 11'h21A;
   parameter [10:0] TXRESETDONE_TIME_LANE0 = 11'h21A;
   parameter [10:0] TXRESETDONE_TIME_LANE1 = 11'h21A;
   parameter [10:0] TXRESETDONE_TIME_LANE2 = 11'h21A;
   parameter [10:0] TXRESETDONE_TIME_LANE3 = 11'h21A;
   parameter [10:0] TXRESETDONE_TIME_LANE4 = 11'h21A;
   parameter [10:0] TXRESETDONE_TIME_LANE5 = 11'h21A;
   parameter [10:0] TXRESETDONE_TIME_LANE6 = 11'h21A;
   parameter [10:0] TXRESETDONE_TIME_LANE7 = 11'h21A;
   parameter [11:0] SBUS_CLK_DIV_NON_2N_RESET_VAL = 12'hFFF;
   parameter [16:0] FIB_ASYNC_CTRL_LANE0 = 17'h0FDFF;
   parameter [16:0] FIB_ASYNC_CTRL_LANE1 = 17'h0FDFF;
   parameter [16:0] FIB_ASYNC_CTRL_LANE2 = 17'h0FDFF;
   parameter [16:0] FIB_ASYNC_CTRL_LANE3 = 17'h0FDFF;
   parameter [16:0] FIB_ASYNC_CTRL_LANE4 = 17'h0FDFF;
   parameter [16:0] FIB_ASYNC_CTRL_LANE5 = 17'h0FDFF;
   parameter [16:0] FIB_ASYNC_CTRL_LANE6 = 17'h0FDFF;
   parameter [16:0] FIB_ASYNC_CTRL_LANE7 = 17'h0FDFF;
   parameter [1:0] BYPASS_SERDES_CONFIG = 2'b00;
   parameter [1:0] DRV_IMP_CONFIG_LANE0 = 2'b01;
   parameter [1:0] DRV_IMP_CONFIG_LANE1 = 2'b01;
   parameter [1:0] DRV_IMP_CONFIG_LANE2 = 2'b01;
   parameter [1:0] DRV_IMP_CONFIG_LANE3 = 2'b01;
   parameter [1:0] DRV_IMP_CONFIG_LANE4 = 2'b01;
   parameter [1:0] DRV_IMP_CONFIG_LANE5 = 2'b01;
   parameter [1:0] DRV_IMP_CONFIG_LANE6 = 2'b01;
   parameter [1:0] DRV_IMP_CONFIG_LANE7 = 2'b01;
   parameter [1:0] RESETDONE_IGNORE_RDY_LANE0 = 2'b00;
   parameter [1:0] RESETDONE_IGNORE_RDY_LANE1 = 2'b00;
   parameter [1:0] RESETDONE_IGNORE_RDY_LANE2 = 2'b00;
   parameter [1:0] RESETDONE_IGNORE_RDY_LANE3 = 2'b00;
   parameter [1:0] RESETDONE_IGNORE_RDY_LANE4 = 2'b00;
   parameter [1:0] RESETDONE_IGNORE_RDY_LANE5 = 2'b00;
   parameter [1:0] RESETDONE_IGNORE_RDY_LANE6 = 2'b00;
   parameter [1:0] RESETDONE_IGNORE_RDY_LANE7 = 2'b00;
   parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE0 = 2'b00;
   parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE1 = 2'b00;
   parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE2 = 2'b00;
   parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE3 = 2'b00;
   parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE4 = 2'b00;
   parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE5 = 2'b00;
   parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE6 = 2'b00;
   parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE7 = 2'b00;
   parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE0 = 2'b00;
   parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE1 = 2'b00;
   parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE2 = 2'b00;
   parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE3 = 2'b00;
   parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE4 = 2'b00;
   parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE5 = 2'b00;
   parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE6 = 2'b00;
   parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE7 = 2'b00;
   parameter [1:0] RESET_MODE_LANE0 = 2'b00;
   parameter [1:0] RESET_MODE_LANE1 = 2'b00;
   parameter [1:0] RESET_MODE_LANE2 = 2'b00;
   parameter [1:0] RESET_MODE_LANE3 = 2'b00;
   parameter [1:0] RESET_MODE_LANE4 = 2'b00;
   parameter [1:0] RESET_MODE_LANE5 = 2'b00;
   parameter [1:0] RESET_MODE_LANE6 = 2'b00;
   parameter [1:0] RESET_MODE_LANE7 = 2'b00;
   parameter [2:0] RX_SAMPLE_PERIOD_LANE0 = 3'b110;
   parameter [2:0] RX_SAMPLE_PERIOD_LANE1 = 3'b110;
   parameter [2:0] RX_SAMPLE_PERIOD_LANE2 = 3'b110;
   parameter [2:0] RX_SAMPLE_PERIOD_LANE3 = 3'b110;
   parameter [2:0] RX_SAMPLE_PERIOD_LANE4 = 3'b110;
   parameter [2:0] RX_SAMPLE_PERIOD_LANE5 = 3'b110;
   parameter [2:0] RX_SAMPLE_PERIOD_LANE6 = 3'b110;
   parameter [2:0] RX_SAMPLE_PERIOD_LANE7 = 3'b110;
   parameter [2:0] TX_SAMPLE_PERIOD_LANE0 = 3'b110;
   parameter [2:0] TX_SAMPLE_PERIOD_LANE1 = 3'b110;
   parameter [2:0] TX_SAMPLE_PERIOD_LANE2 = 3'b110;
   parameter [2:0] TX_SAMPLE_PERIOD_LANE3 = 3'b110;
   parameter [2:0] TX_SAMPLE_PERIOD_LANE4 = 3'b110;
   parameter [2:0] TX_SAMPLE_PERIOD_LANE5 = 3'b110;
   parameter [2:0] TX_SAMPLE_PERIOD_LANE6 = 3'b110;
   parameter [2:0] TX_SAMPLE_PERIOD_LANE7 = 3'b110;
   parameter [31:0] BROADCAST_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] BROADCAST_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] BROADCAST_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] BROADCAST_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] BROADCAST_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] BROADCAST_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] BROADCAST_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] BROADCAST_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] FIB_RSVD_REG_LANE0 = 32'h00000000;
   parameter [31:0] FIB_RSVD_REG_LANE1 = 32'h00000000;
   parameter [31:0] FIB_RSVD_REG_LANE2 = 32'h00000000;
   parameter [31:0] FIB_RSVD_REG_LANE3 = 32'h00000000;
   parameter [31:0] FIB_RSVD_REG_LANE4 = 32'h00000000;
   parameter [31:0] FIB_RSVD_REG_LANE5 = 32'h00000000;
   parameter [31:0] FIB_RSVD_REG_LANE6 = 32'h00000000;
   parameter [31:0] FIB_RSVD_REG_LANE7 = 32'h00000000;
   parameter [31:0] PMA_CTRL_1_LANE0 = 32'h00000000;
   parameter [31:0] PMA_CTRL_1_LANE1 = 32'h00000000;
   parameter [31:0] PMA_CTRL_1_LANE2 = 32'h00000000;
   parameter [31:0] PMA_CTRL_1_LANE3 = 32'h00000000;
   parameter [31:0] PMA_CTRL_1_LANE4 = 32'h00000000;
   parameter [31:0] PMA_CTRL_1_LANE5 = 32'h00000000;
   parameter [31:0] PMA_CTRL_1_LANE6 = 32'h00000000;
   parameter [31:0] PMA_CTRL_1_LANE7 = 32'h00000000;
   parameter [31:0] PMA_CTRL_2_LANE0 = 32'h00000000;
   parameter [31:0] PMA_CTRL_2_LANE1 = 32'h00000000;
   parameter [31:0] PMA_CTRL_2_LANE2 = 32'h00000000;
   parameter [31:0] PMA_CTRL_2_LANE3 = 32'h00000000;
   parameter [31:0] PMA_CTRL_2_LANE4 = 32'h00000000;
   parameter [31:0] PMA_CTRL_2_LANE5 = 32'h00000000;
   parameter [31:0] PMA_CTRL_2_LANE6 = 32'h00000000;
   parameter [31:0] PMA_CTRL_2_LANE7 = 32'h00000000;
   parameter [31:0] PMA_WIDTH_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] PMA_WIDTH_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] PMA_WIDTH_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] PMA_WIDTH_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] PMA_WIDTH_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] PMA_WIDTH_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] PMA_WIDTH_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] PMA_WIDTH_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] RSVD_REG_1 = 32'h00000001;
   parameter [31:0] RSVD_REG_2 = 32'h00000000;
   parameter [31:0] RX_ALT_PATTERN_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] RX_ALT_PATTERN_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] RX_ALT_PATTERN_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] RX_ALT_PATTERN_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] RX_ALT_PATTERN_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] RX_ALT_PATTERN_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] RX_ALT_PATTERN_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] RX_ALT_PATTERN_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] RX_DFE_PHASE_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] RX_DFE_PHASE_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] RX_DFE_PHASE_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] RX_DFE_PHASE_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] RX_DFE_PHASE_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] RX_DFE_PHASE_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] RX_DFE_PHASE_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] RX_DFE_PHASE_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] RX_ERR_MON_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] RX_ERR_MON_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] RX_ERR_MON_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] RX_ERR_MON_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] RX_ERR_MON_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] RX_ERR_MON_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] RX_ERR_MON_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] RX_ERR_MON_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] RX_FAR_LPBK_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] RX_FAR_LPBK_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] RX_FAR_LPBK_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] RX_FAR_LPBK_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] RX_FAR_LPBK_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] RX_FAR_LPBK_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] RX_FAR_LPBK_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] RX_FAR_LPBK_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] RX_GAIN_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] RX_GAIN_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] RX_GAIN_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] RX_GAIN_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] RX_GAIN_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] RX_GAIN_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] RX_GAIN_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] RX_GAIN_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] RX_PATTERN_CTRL_LANE0 = 32'h02000000;
   parameter [31:0] RX_PATTERN_CTRL_LANE1 = 32'h02000000;
   parameter [31:0] RX_PATTERN_CTRL_LANE2 = 32'h02000000;
   parameter [31:0] RX_PATTERN_CTRL_LANE3 = 32'h02000000;
   parameter [31:0] RX_PATTERN_CTRL_LANE4 = 32'h02000000;
   parameter [31:0] RX_PATTERN_CTRL_LANE5 = 32'h02000000;
   parameter [31:0] RX_PATTERN_CTRL_LANE6 = 32'h02000000;
   parameter [31:0] RX_PATTERN_CTRL_LANE7 = 32'h02000000;
   parameter [31:0] RX_PHASE_INT_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] RX_PHASE_INT_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] RX_PHASE_INT_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] RX_PHASE_INT_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] RX_PHASE_INT_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] RX_PHASE_INT_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] RX_PHASE_INT_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] RX_PHASE_INT_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] RX_SIGNAL_OK_CTRL_LANE0 = 32'h00500000;
   parameter [31:0] RX_SIGNAL_OK_CTRL_LANE1 = 32'h00500000;
   parameter [31:0] RX_SIGNAL_OK_CTRL_LANE2 = 32'h00500000;
   parameter [31:0] RX_SIGNAL_OK_CTRL_LANE3 = 32'h00500000;
   parameter [31:0] RX_SIGNAL_OK_CTRL_LANE4 = 32'h00500000;
   parameter [31:0] RX_SIGNAL_OK_CTRL_LANE5 = 32'h00500000;
   parameter [31:0] RX_SIGNAL_OK_CTRL_LANE6 = 32'h00500000;
   parameter [31:0] RX_SIGNAL_OK_CTRL_LANE7 = 32'h00500000;
   parameter [31:0] RX_USER_REG_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] RX_USER_REG_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] RX_USER_REG_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] RX_USER_REG_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] RX_USER_REG_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] RX_USER_REG_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] RX_USER_REG_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] RX_USER_REG_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] SBUS_TEST_RW_LANE0 = 32'h00000000;
   parameter [31:0] SBUS_TEST_RW_LANE1 = 32'h00000000;
   parameter [31:0] SBUS_TEST_RW_LANE2 = 32'h00000000;
   parameter [31:0] SBUS_TEST_RW_LANE3 = 32'h00000000;
   parameter [31:0] SBUS_TEST_RW_LANE4 = 32'h00000000;
   parameter [31:0] SBUS_TEST_RW_LANE5 = 32'h00000000;
   parameter [31:0] SBUS_TEST_RW_LANE6 = 32'h00000000;
   parameter [31:0] SBUS_TEST_RW_LANE7 = 32'h00000000;
   parameter [31:0] SERDES_CONTROL_REG_LANE0 = 32'h00000002;
   parameter [31:0] SERDES_CONTROL_REG_LANE1 = 32'h00000002;
   parameter [31:0] SERDES_CONTROL_REG_LANE2 = 32'h00000002;
   parameter [31:0] SERDES_CONTROL_REG_LANE3 = 32'h00000002;
   parameter [31:0] SERDES_CONTROL_REG_LANE4 = 32'h00000002;
   parameter [31:0] SERDES_CONTROL_REG_LANE5 = 32'h00000002;
   parameter [31:0] SERDES_CONTROL_REG_LANE6 = 32'h00000002;
   parameter [31:0] SERDES_CONTROL_REG_LANE7 = 32'h00000002;
   parameter [31:0] TX_GAIN_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] TX_GAIN_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] TX_GAIN_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] TX_GAIN_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] TX_GAIN_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] TX_GAIN_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] TX_GAIN_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] TX_GAIN_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] TX_HALT_CTRL_LANE0 = 32'h00080000;
   parameter [31:0] TX_HALT_CTRL_LANE1 = 32'h00080000;
   parameter [31:0] TX_HALT_CTRL_LANE2 = 32'h00080000;
   parameter [31:0] TX_HALT_CTRL_LANE3 = 32'h00080000;
   parameter [31:0] TX_HALT_CTRL_LANE4 = 32'h00080000;
   parameter [31:0] TX_HALT_CTRL_LANE5 = 32'h00080000;
   parameter [31:0] TX_HALT_CTRL_LANE6 = 32'h00080000;
   parameter [31:0] TX_HALT_CTRL_LANE7 = 32'h00080000;
   parameter [31:0] TX_OUTPUT_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] TX_OUT_LPBK_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] TX_OUT_LPBK_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] TX_OUT_LPBK_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] TX_OUT_LPBK_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] TX_OUT_LPBK_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] TX_OUT_LPBK_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] TX_OUT_LPBK_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] TX_OUT_LPBK_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] TX_OVERRIDE_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] TX_OVERRIDE_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] TX_OVERRIDE_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] TX_OVERRIDE_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] TX_OVERRIDE_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] TX_OVERRIDE_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] TX_OVERRIDE_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] TX_OVERRIDE_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] TX_PATTERN_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] TX_PATTERN_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] TX_PATTERN_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] TX_PATTERN_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] TX_PATTERN_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] TX_PATTERN_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] TX_PATTERN_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] TX_PATTERN_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] TX_PHASE_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] TX_PHASE_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] TX_PHASE_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] TX_PHASE_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] TX_PHASE_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] TX_PHASE_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] TX_PHASE_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] TX_PHASE_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] TX_USER_REG_CTRL_LANE0 = 32'h00000000;
   parameter [31:0] TX_USER_REG_CTRL_LANE1 = 32'h00000000;
   parameter [31:0] TX_USER_REG_CTRL_LANE2 = 32'h00000000;
   parameter [31:0] TX_USER_REG_CTRL_LANE3 = 32'h00000000;
   parameter [31:0] TX_USER_REG_CTRL_LANE4 = 32'h00000000;
   parameter [31:0] TX_USER_REG_CTRL_LANE5 = 32'h00000000;
   parameter [31:0] TX_USER_REG_CTRL_LANE6 = 32'h00000000;
   parameter [31:0] TX_USER_REG_CTRL_LANE7 = 32'h00000000;
   parameter [31:0] WATCH_DOG_TIMER = 32'h000003E8;
   parameter [3:0] SBUS_CLK_DIV = 4'h3;
   parameter [4:0] MULTI_LANE_MODE = 5'b10011;
   parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE0 = 6'h16;
   parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE1 = 6'h16;
   parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE2 = 6'h16;
   parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE3 = 6'h16;
   parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE4 = 6'h16;
   parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE5 = 6'h16;
   parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE6 = 6'h16;
   parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE7 = 6'h16;
   parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE0 = 8'h00;
   parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE1 = 8'h00;
   parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE2 = 8'h00;
   parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE3 = 8'h00;
   parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE4 = 8'h00;
   parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE5 = 8'h00;
   parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE6 = 8'h00;
   parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE7 = 8'h00;
   parameter [7:0] RXPMARESET_TIME_LANE0 = 8'h32;
   parameter [7:0] RXPMARESET_TIME_LANE1 = 8'h32;
   parameter [7:0] RXPMARESET_TIME_LANE2 = 8'h32;
   parameter [7:0] RXPMARESET_TIME_LANE3 = 8'h32;
   parameter [7:0] RXPMARESET_TIME_LANE4 = 8'h32;
   parameter [7:0] RXPMARESET_TIME_LANE5 = 8'h32;
   parameter [7:0] RXPMARESET_TIME_LANE6 = 8'h32;
   parameter [7:0] RXPMARESET_TIME_LANE7 = 8'h32;
   parameter [7:0] TXPMARESET_TIME_LANE0 = 8'h32;
   parameter [7:0] TXPMARESET_TIME_LANE1 = 8'h32;
   parameter [7:0] TXPMARESET_TIME_LANE2 = 8'h32;
   parameter [7:0] TXPMARESET_TIME_LANE3 = 8'h32;
   parameter [7:0] TXPMARESET_TIME_LANE4 = 8'h32;
   parameter [7:0] TXPMARESET_TIME_LANE5 = 8'h32;
   parameter [7:0] TXPMARESET_TIME_LANE6 = 8'h32;
   parameter [7:0] TXPMARESET_TIME_LANE7 = 8'h32;
   output CFGBADVERSIONB;
   output CFGGTZDONEB;
   output DRPRDY;
   output DRPWDTERR;
   output GTZINITDONEB;
   output GTZTXN0;
   output GTZTXN1;
   output GTZTXN2;
   output GTZTXN3;
   output GTZTXN4;
   output GTZTXN5;
   output GTZTXN6;
   output GTZTXN7;
   output GTZTXP0;
   output GTZTXP1;
   output GTZTXP2;
   output GTZTXP3;
   output GTZTXP4;
   output GTZTXP5;
   output GTZTXP6;
   output GTZTXP7;
   output RXOUTCLK0;
   output RXOUTCLK1;
   output RXOUTCLK2;
   output RXOUTCLK3;
   output RXPRBSPASS0;
   output RXPRBSPASS1;
   output RXPRBSPASS2;
   output RXPRBSPASS3;
   output RXPRBSPASS4;
   output RXPRBSPASS5;
   output RXPRBSPASS6;
   output RXPRBSPASS7;
   output RXRDY0;
   output RXRDY1;
   output RXRDY2;
   output RXRDY3;
   output RXRDY4;
   output RXRDY5;
   output RXRDY6;
   output RXRDY7;
   output RXRESETDONE0;
   output RXRESETDONE1;
   output RXRESETDONE2;
   output RXRESETDONE3;
   output RXRESETDONE4;
   output RXRESETDONE5;
   output RXRESETDONE6;
   output RXRESETDONE7;
   output RXSIGNALOK0;
   output RXSIGNALOK1;
   output RXSIGNALOK2;
   output RXSIGNALOK3;
   output RXSIGNALOK4;
   output RXSIGNALOK5;
   output RXSIGNALOK6;
   output RXSIGNALOK7;
   output SPARESBUSDONE;
   output SPARESBUSRCVDATAVALID;
   output TXOUTCLK0;
   output TXOUTCLK1;
   output TXRDY0;
   output TXRDY1;
   output TXRDY2;
   output TXRDY3;
   output TXRDY4;
   output TXRDY5;
   output TXRDY6;
   output TXRDY7;
   output TXRESETDONE0;
   output TXRESETDONE1;
   output TXRESETDONE2;
   output TXRESETDONE3;
   output TXRESETDONE4;
   output TXRESETDONE5;
   output TXRESETDONE6;
   output TXRESETDONE7;
   output [159:0] RXDATA0;
   output [159:0] RXDATA1;
   output [159:0] RXDATA2;
   output [159:0] RXDATA3;
   output [159:0] RXDATA4;
   output [159:0] RXDATA5;
   output [159:0] RXDATA6;
   output [159:0] RXDATA7;
   output [15:0] RSVDOUT;
   output [1:0] CFGCRCERRB;
   output [1:0] CFGSEUERRB;
   output [1:0] RXFIFOSTATUS0;
   output [1:0] RXFIFOSTATUS1;
   output [1:0] RXFIFOSTATUS2;
   output [1:0] RXFIFOSTATUS3;
   output [1:0] RXFIFOSTATUS4;
   output [1:0] RXFIFOSTATUS5;
   output [1:0] RXFIFOSTATUS6;
   output [1:0] RXFIFOSTATUS7;
   output [1:0] TXFIFOSTATUS0;
   output [1:0] TXFIFOSTATUS1;
   output [1:0] TXFIFOSTATUS2;
   output [1:0] TXFIFOSTATUS3;
   output [1:0] TXFIFOSTATUS4;
   output [1:0] TXFIFOSTATUS5;
   output [1:0] TXFIFOSTATUS6;
   output [1:0] TXFIFOSTATUS7;
   output [2:0] DRPSTATUS;
   output [2:0] SPARESBUSRESULTCODE;
   output [31:0] DRPDO;
   output [31:0] SPARESBUSDATAOUT;
   output [3:0] FIBRSVDOUT0;
   output [3:0] FIBRSVDOUT1;
   output [3:0] FIBRSVDOUT2;
   output [3:0] FIBRSVDOUT3;
   output [3:0] FIBRSVDOUT4;
   output [3:0] FIBRSVDOUT5;
   output [3:0] FIBRSVDOUT6;
   output [3:0] FIBRSVDOUT7;
   output [4:0] RXDATAVALID0;
   output [4:0] RXDATAVALID1;
   output [4:0] RXDATAVALID2;
   output [4:0] RXDATAVALID3;
   output [4:0] RXDATAVALID4;
   output [4:0] RXDATAVALID5;
   output [4:0] RXDATAVALID6;
   output [4:0] RXDATAVALID7;
   output [4:0] RXHEADERVALID0;
   output [4:0] RXHEADERVALID1;
   output [4:0] RXHEADERVALID2;
   output [4:0] RXHEADERVALID3;
   output [4:0] RXHEADERVALID4;
   output [4:0] RXHEADERVALID5;
   output [4:0] RXHEADERVALID6;
   output [4:0] RXHEADERVALID7;
   output [4:0] TXPHASEOUT0;
   output [4:0] TXPHASEOUT1;
   output [4:0] TXPHASEOUT2;
   output [4:0] TXPHASEOUT3;
   output [4:0] TXPHASEOUT4;
   output [4:0] TXPHASEOUT5;
   output [4:0] TXPHASEOUT6;
   output [4:0] TXPHASEOUT7;
   output [9:0] RXHEADER0;
   output [9:0] RXHEADER1;
   output [9:0] RXHEADER2;
   output [9:0] RXHEADER3;
   output [9:0] RXHEADER4;
   output [9:0] RXHEADER5;
   output [9:0] RXHEADER6;
   output [9:0] RXHEADER7;
   input CFGCLK;
   input CFGDATAVALID;
   input CFGREADBACKB;
   input DRPCLK0;
   input DRPCLK1;
   input DRPCLKSEL;
   input DRPEN;
   input DRPWE;
   input FARLOOPBACKEN0;
   input FARLOOPBACKEN1;
   input FARLOOPBACKEN2;
   input FARLOOPBACKEN3;
   input FARLOOPBACKEN4;
   input FARLOOPBACKEN5;
   input FARLOOPBACKEN6;
   input FARLOOPBACKEN7;
   input GTREFCLK0N;
   input GTREFCLK0P;
   input GTREFCLK1N;
   input GTREFCLK1P;
   input GTZINIT;
   input GTZRXN0;
   input GTZRXN1;
   input GTZRXN2;
   input GTZRXN3;
   input GTZRXN4;
   input GTZRXN5;
   input GTZRXN6;
   input GTZRXN7;
   input GTZRXP0;
   input GTZRXP1;
   input GTZRXP2;
   input GTZRXP3;
   input GTZRXP4;
   input GTZRXP5;
   input GTZRXP6;
   input GTZRXP7;
   input GTZRXRESET0;
   input GTZRXRESET1;
   input GTZRXRESET2;
   input GTZRXRESET3;
   input GTZRXRESET4;
   input GTZRXRESET5;
   input GTZRXRESET6;
   input GTZRXRESET7;
   input GTZTXRESET0;
   input GTZTXRESET1;
   input GTZTXRESET2;
   input GTZTXRESET3;
   input GTZTXRESET4;
   input GTZTXRESET5;
   input GTZTXRESET6;
   input GTZTXRESET7;
   input NEARLOOPBACKEN0;
   input NEARLOOPBACKEN1;
   input NEARLOOPBACKEN2;
   input NEARLOOPBACKEN3;
   input NEARLOOPBACKEN4;
   input NEARLOOPBACKEN5;
   input NEARLOOPBACKEN6;
   input NEARLOOPBACKEN7;
   input PLLRECALEN0;
   input PLLRECALEN1;
   input PLLRECALEN2;
   input PLLRECALEN3;
   input PLLRECALEN4;
   input PLLRECALEN5;
   input PLLRECALEN6;
   input PLLRECALEN7;
   input REFCLKSEL0;
   input REFCLKSEL1;
   input REFCLKSEL2;
   input REFCLKSEL3;
   input REFCLKSEL4;
   input REFCLKSEL5;
   input REFCLKSEL6;
   input REFCLKSEL7;
   input RXBITSLIP0;
   input RXBITSLIP1;
   input RXBITSLIP2;
   input RXBITSLIP3;
   input RXBITSLIP4;
   input RXBITSLIP5;
   input RXBITSLIP6;
   input RXBITSLIP7;
   input RXEN0;
   input RXEN1;
   input RXEN2;
   input RXEN3;
   input RXEN4;
   input RXEN5;
   input RXEN6;
   input RXEN7;
   input RXFIBRESET0;
   input RXFIBRESET1;
   input RXFIBRESET2;
   input RXFIBRESET3;
   input RXFIBRESET4;
   input RXFIBRESET5;
   input RXFIBRESET6;
   input RXFIBRESET7;
   input RXLATCLK;
   input RXPOLARITY0;
   input RXPOLARITY1;
   input RXPOLARITY2;
   input RXPOLARITY3;
   input RXPOLARITY4;
   input RXPOLARITY5;
   input RXPOLARITY6;
   input RXPOLARITY7;
   input RXPRBSEN0;
   input RXPRBSEN1;
   input RXPRBSEN2;
   input RXPRBSEN3;
   input RXPRBSEN4;
   input RXPRBSEN5;
   input RXPRBSEN6;
   input RXPRBSEN7;
   input RXUSRCLK0;
   input RXUSRCLK1;
   input RXUSRCLK2;
   input RXUSRCLK3;
   input RXUSRCLK4;
   input RXUSRCLK5;
   input RXUSRCLK6;
   input RXUSRCLK7;
   input SBUSCLKSEL;
   input SBUSRESETB;
   input SPARESBUSEXECUTEB;
   input SPARESBUSRCVDATAVALIDSEL;
   input TSTRSVD0;
   input TSTRSVD1;
   input TSTRSVD2;
   input TSTRSVD3;
   input TXEN0;
   input TXEN1;
   input TXEN2;
   input TXEN3;
   input TXEN4;
   input TXEN5;
   input TXEN6;
   input TXEN7;
   input TXFIBRESET0;
   input TXFIBRESET1;
   input TXFIBRESET2;
   input TXFIBRESET3;
   input TXFIBRESET4;
   input TXFIBRESET5;
   input TXFIBRESET6;
   input TXFIBRESET7;
   input TXLATCLK;
   input TXOUTPUTEN0;
   input TXOUTPUTEN1;
   input TXOUTPUTEN2;
   input TXOUTPUTEN3;
   input TXOUTPUTEN4;
   input TXOUTPUTEN5;
   input TXOUTPUTEN6;
   input TXOUTPUTEN7;
   input TXOVERRIDEEN0;
   input TXOVERRIDEEN1;
   input TXOVERRIDEEN2;
   input TXOVERRIDEEN3;
   input TXOVERRIDEEN4;
   input TXOVERRIDEEN5;
   input TXOVERRIDEEN6;
   input TXOVERRIDEEN7;
   input TXOVERRIDEIN0;
   input TXOVERRIDEIN1;
   input TXOVERRIDEIN2;
   input TXOVERRIDEIN3;
   input TXOVERRIDEIN4;
   input TXOVERRIDEIN5;
   input TXOVERRIDEIN6;
   input TXOVERRIDEIN7;
   input TXPHASECALEN0;
   input TXPHASECALEN1;
   input TXPHASECALEN2;
   input TXPHASECALEN3;
   input TXPHASECALEN4;
   input TXPHASECALEN5;
   input TXPHASECALEN6;
   input TXPHASECALEN7;
   input TXPHASESLIP0;
   input TXPHASESLIP1;
   input TXPHASESLIP2;
   input TXPHASESLIP3;
   input TXPHASESLIP4;
   input TXPHASESLIP5;
   input TXPHASESLIP6;
   input TXPHASESLIP7;
   input TXPOLARITY0;
   input TXPOLARITY1;
   input TXPOLARITY2;
   input TXPOLARITY3;
   input TXPOLARITY4;
   input TXPOLARITY5;
   input TXPOLARITY6;
   input TXPOLARITY7;
   input TXPRBSEN0;
   input TXPRBSEN1;
   input TXPRBSEN2;
   input TXPRBSEN3;
   input TXPRBSEN4;
   input TXPRBSEN5;
   input TXPRBSEN6;
   input TXPRBSEN7;
   input TXUSRCLK0;
   input TXUSRCLK1;
   input TXUSRCLK2;
   input TXUSRCLK3;
   input TXUSRCLK4;
   input TXUSRCLK5;
   input TXUSRCLK6;
   input TXUSRCLK7;
   input [14:0] RSVDIN;
   input [159:0] TXDATA0;
   input [159:0] TXDATA1;
   input [159:0] TXDATA2;
   input [159:0] TXDATA3;
   input [159:0] TXDATA4;
   input [159:0] TXDATA5;
   input [159:0] TXDATA6;
   input [159:0] TXDATA7;
   input [15:0] CORECNTL0;
   input [15:0] CORECNTL1;
   input [15:0] CORECNTL2;
   input [15:0] CORECNTL3;
   input [15:0] CORECNTL4;
   input [15:0] CORECNTL5;
   input [15:0] CORECNTL6;
   input [15:0] CORECNTL7;
   input [15:0] DRPADDR;
   input [1:0] CFGFORCESEUERRB;
   input [1:0] RXDATAWIDTH0;
   input [1:0] RXDATAWIDTH1;
   input [1:0] RXDATAWIDTH2;
   input [1:0] RXDATAWIDTH3;
   input [1:0] RXDATAWIDTH4;
   input [1:0] RXDATAWIDTH5;
   input [1:0] RXDATAWIDTH6;
   input [1:0] RXDATAWIDTH7;
   input [1:0] TXDATAWIDTH0;
   input [1:0] TXDATAWIDTH1;
   input [1:0] TXDATAWIDTH2;
   input [1:0] TXDATAWIDTH3;
   input [1:0] TXDATAWIDTH4;
   input [1:0] TXDATAWIDTH5;
   input [1:0] TXDATAWIDTH6;
   input [1:0] TXDATAWIDTH7;
   input [1:0] TXSLEWCTRL0;
   input [1:0] TXSLEWCTRL1;
   input [1:0] TXSLEWCTRL2;
   input [1:0] TXSLEWCTRL3;
   input [1:0] TXSLEWCTRL4;
   input [1:0] TXSLEWCTRL5;
   input [1:0] TXSLEWCTRL6;
   input [1:0] TXSLEWCTRL7;
   input [2:0] CFGDEBUGMODEB;
   input [2:0] FIBRSVDIN0;
   input [2:0] FIBRSVDIN1;
   input [2:0] FIBRSVDIN2;
   input [2:0] FIBRSVDIN3;
   input [2:0] FIBRSVDIN4;
   input [2:0] FIBRSVDIN5;
   input [2:0] FIBRSVDIN6;
   input [2:0] FIBRSVDIN7;
   input [2:0] RXPRBSSEL0;
   input [2:0] RXPRBSSEL1;
   input [2:0] RXPRBSSEL2;
   input [2:0] RXPRBSSEL3;
   input [2:0] RXPRBSSEL4;
   input [2:0] RXPRBSSEL5;
   input [2:0] RXPRBSSEL6;
   input [2:0] RXPRBSSEL7;
   input [2:0] TXPRBSSEL0;
   input [2:0] TXPRBSSEL1;
   input [2:0] TXPRBSSEL2;
   input [2:0] TXPRBSSEL3;
   input [2:0] TXPRBSSEL4;
   input [2:0] TXPRBSSEL5;
   input [2:0] TXPRBSSEL6;
   input [2:0] TXPRBSSEL7;
   input [31:0] CFGDATA;
   input [31:0] DRPDI;
   input [31:0] SPARESBUSDATA;
   input [3:0] TXEQPRECTRL0;
   input [3:0] TXEQPRECTRL1;
   input [3:0] TXEQPRECTRL2;
   input [3:0] TXEQPRECTRL3;
   input [3:0] TXEQPRECTRL4;
   input [3:0] TXEQPRECTRL5;
   input [3:0] TXEQPRECTRL6;
   input [3:0] TXEQPRECTRL7;
   input [4:0] RXGEARBOXSLIP0;
   input [4:0] RXGEARBOXSLIP1;
   input [4:0] RXGEARBOXSLIP2;
   input [4:0] RXGEARBOXSLIP3;
   input [4:0] RXGEARBOXSLIP4;
   input [4:0] RXGEARBOXSLIP5;
   input [4:0] RXGEARBOXSLIP6;
   input [4:0] RXGEARBOXSLIP7;
   input [6:0] TXSEQUENCE0;
   input [6:0] TXSEQUENCE1;
   input [6:0] TXSEQUENCE2;
   input [6:0] TXSEQUENCE3;
   input [6:0] TXSEQUENCE4;
   input [6:0] TXSEQUENCE5;
   input [6:0] TXSEQUENCE6;
   input [6:0] TXSEQUENCE7;
   input [7:0] REFSEL0;
   input [7:0] REFSEL1;
   input [7:0] REFSEL2;
   input [7:0] REFSEL3;
   input [7:0] REFSEL4;
   input [7:0] REFSEL5;
   input [7:0] REFSEL6;
   input [7:0] REFSEL7;
   input [7:0] SPARESBUSCOMMAND;
   input [7:0] SPARESBUSDATAADDR;
   input [7:0] SPARESBUSRECADDR;
   input [7:0] TXATTNCTRL0;
   input [7:0] TXATTNCTRL1;
   input [7:0] TXATTNCTRL2;
   input [7:0] TXATTNCTRL3;
   input [7:0] TXATTNCTRL4;
   input [7:0] TXATTNCTRL5;
   input [7:0] TXATTNCTRL6;
   input [7:0] TXATTNCTRL7;
   input [7:0] TXEQPOSTCTRL0;
   input [7:0] TXEQPOSTCTRL1;
   input [7:0] TXEQPOSTCTRL2;
   input [7:0] TXEQPOSTCTRL3;
   input [7:0] TXEQPOSTCTRL4;
   input [7:0] TXEQPOSTCTRL5;
   input [7:0] TXEQPOSTCTRL6;
   input [7:0] TXEQPOSTCTRL7;
   input [8:0] RXRATESEL0;
   input [8:0] RXRATESEL1;
   input [8:0] RXRATESEL2;
   input [8:0] RXRATESEL3;
   input [8:0] RXRATESEL4;
   input [8:0] RXRATESEL5;
   input [8:0] RXRATESEL6;
   input [8:0] RXRATESEL7;
   input [8:0] TXRATESEL0;
   input [8:0] TXRATESEL1;
   input [8:0] TXRATESEL2;
   input [8:0] TXRATESEL3;
   input [8:0] TXRATESEL4;
   input [8:0] TXRATESEL5;
   input [8:0] TXRATESEL6;
   input [8:0] TXRATESEL7;
   input [9:0] TSTRSVD4;
   input [9:0] TXHEADER0;
   input [9:0] TXHEADER1;
   input [9:0] TXHEADER2;
   input [9:0] TXHEADER3;
   input [9:0] TXHEADER4;
   input [9:0] TXHEADER5;
   input [9:0] TXHEADER6;
   input [9:0] TXHEADER7;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB36E5_TEST (
  DBITERR,
  DOUTADOUT,
  DOUTBDOUT,
  DOUTPADOUTP,
  DOUTPBDOUTP,
  SBITERR,
  TSTRINGOUTDIV4,
  TST_SLEEP_CNTL,
  ADDRARDADDR,
  ADDRBWRADDR,
  CLKARDCLK,
  CLKBWRCLK,
  DINADIN,
  DINBDIN,
  DINPADINP,
  DINPBDINP,
  ECCPIPECE,
  ENARDEN,
  ENBWREN,
  INJECTDBITERR,
  INJECTSBITERR,
  REGCEAREGCE,
  REGCEB,
  RSTRAMARSTRAM,
  RSTRAMB,
  RSTREGARSTREG,
  RSTREGB,
  SLEEP,
  TSTRINGEN,
  TSTRINGSTART,
  WEA,
  WEBWE
);
  parameter BWE_MODE_B = "PARITY_INTERLEAVED";
  parameter CLOCK_DOMAINS = "INDEPENDENT";
  parameter integer DOA_REG = 1;
  parameter integer DOB_REG = 1;
  parameter EN_ECC_PIPE = "FALSE";
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter EN_PWRGATE_L = "NONE";
  parameter EN_PWRGATE_U = "NONE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter INIT_FILE = "NONE";
  parameter [0:0] IS_CLKARDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_CLKBWRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_ENARDEN_INVERTED = 1'b0;
  parameter [0:0] IS_ENBWREN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMARSTRAM_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMB_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGARSTREG_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGB_INVERTED = 1'b0;
  parameter OVERRIDE_PWRGATE_L = "NO_OVERRIDE";
  parameter OVERRIDE_PWRGATE_U = "NO_OVERRIDE";
  parameter integer READ_WIDTH_A = 72;
  parameter integer READ_WIDTH_B = 36;
  parameter [4:0] RSRB = 5'h00;
  parameter [4:0] RSRT = 5'h00;
  parameter RSTREG_PRIORITY_A = "RSTREG";
  parameter RSTREG_PRIORITY_B = "RSTREG";
  parameter RST_MODE_A = "SYNC";
  parameter RST_MODE_B = "SYNC";
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SLEEP_ASYNC = "FALSE";
  parameter [35:0] SRINITVAL_A = 36'h000000000;
  parameter [35:0] SRINITVAL_B = 36'h000000000;
  parameter [7:0] TEST_ATTR_SRAM = 8'b00000000;
  parameter [3:0] TSTRWCTL = 4'b0000;
  parameter [1:0] TST_RNG_OSC = 2'b00;
  parameter [1:0] TST_SLEEP_SEL = 2'b00;
  parameter TST_TM_BLCMP = "TRUE";
  parameter TST_TM_BLPN = "FALSE";
  parameter [1:0] TST_TM_TCC = 2'b00;
  parameter TST_TM_WA = "FALSE";
  parameter WRITE_MODE_A = "NO_CHANGE";
  parameter WRITE_MODE_B = "NO_CHANGE";
  parameter integer WRITE_WIDTH_A = 36;
  parameter integer WRITE_WIDTH_B = 72;
   output DBITERR;
   output SBITERR;
   output TSTRINGOUTDIV4;
   output TST_SLEEP_CNTL;
   output [31:0] DOUTADOUT;
   output [31:0] DOUTBDOUT;
   output [3:0] DOUTPADOUTP;
   output [3:0] DOUTPBDOUTP;
   input CLKARDCLK;
   input CLKBWRCLK;
   input ECCPIPECE;
   input ENARDEN;
   input ENBWREN;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input REGCEAREGCE;
   input REGCEB;
   input RSTRAMARSTRAM;
   input RSTRAMB;
   input RSTREGARSTREG;
   input RSTREGB;
   input SLEEP;
   input TSTRINGEN;
   input TSTRINGSTART;
   input [11:0] ADDRARDADDR;
   input [11:0] ADDRBWRADDR;
   input [31:0] DINADIN;
   input [31:0] DINBDIN;
   input [3:0] DINPADINP;
   input [3:0] DINPBDINP;
   input [3:0] WEA;
   input [8:0] WEBWE;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module URAM288E5_TEST (
  CAS_OUT_ADDR_A,
  CAS_OUT_ADDR_B,
  CAS_OUT_BWE_A,
  CAS_OUT_BWE_B,
  CAS_OUT_DBITERR_A,
  CAS_OUT_DBITERR_B,
  CAS_OUT_DIN_A,
  CAS_OUT_DIN_B,
  CAS_OUT_DOUT_A,
  CAS_OUT_DOUT_B,
  CAS_OUT_EN_A,
  CAS_OUT_EN_B,
  CAS_OUT_RDACCESS_A,
  CAS_OUT_RDACCESS_B,
  CAS_OUT_RDB_WR_A,
  CAS_OUT_RDB_WR_B,
  CAS_OUT_SBITERR_A,
  CAS_OUT_SBITERR_B,
  DBITERR_A,
  DBITERR_B,
  DOUT_A,
  DOUT_B,
  RDACCESS_A,
  RDACCESS_B,
  SBITERR_A,
  SBITERR_B,
  TST_DEEPSLEEP_OUT,
  TST_RING_OUT,
  TST_SHUTDOWN_OUT,
  TST_SLEEP_OUT,
  ADDR_A,
  ADDR_B,
  BWE_A,
  BWE_B,
  CAS_IN_ADDR_A,
  CAS_IN_ADDR_B,
  CAS_IN_BWE_A,
  CAS_IN_BWE_B,
  CAS_IN_DBITERR_A,
  CAS_IN_DBITERR_B,
  CAS_IN_DIN_A,
  CAS_IN_DIN_B,
  CAS_IN_DOUT_A,
  CAS_IN_DOUT_B,
  CAS_IN_EN_A,
  CAS_IN_EN_B,
  CAS_IN_RDACCESS_A,
  CAS_IN_RDACCESS_B,
  CAS_IN_RDB_WR_A,
  CAS_IN_RDB_WR_B,
  CAS_IN_SBITERR_A,
  CAS_IN_SBITERR_B,
  CLK,
  DEEPSLEEP,
  DIN_A,
  DIN_B,
  EN_A,
  EN_B,
  INJECT_DBITERR_A,
  INJECT_DBITERR_B,
  INJECT_SBITERR_A,
  INJECT_SBITERR_B,
  OREG_CAS_CE_A,
  OREG_CAS_CE_B,
  OREG_CE_A,
  OREG_CE_B,
  OREG_ECC_CE_A,
  OREG_ECC_CE_B,
  RDB_WR_A,
  RDB_WR_B,
  RST_A,
  RST_B,
  SHUTDOWN,
  SLEEP,
  TST_RING_ENB,
  TST_RING_STARTB
);
  parameter integer AUTO_SLEEP_LATENCY = 8;
  parameter integer AVG_CONS_INACTIVE_CYCLES = 10;
  parameter BWE_MODE_A = "PARITY_INTERLEAVED";
  parameter BWE_MODE_B = "PARITY_INTERLEAVED";
  parameter CASCADE_ORDER_A = "NONE";
  parameter CASCADE_ORDER_B = "NONE";
  parameter CAS_CLEAR16 = "FALSE";
  parameter EN_AUTO_SLEEP_MODE = "FALSE";
  parameter EN_ECC_RD_A = "FALSE";
  parameter EN_ECC_RD_B = "FALSE";
  parameter EN_ECC_WR_A = "FALSE";
  parameter EN_ECC_WR_B = "FALSE";
  parameter EN_PWRGATE = "NO";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_000 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_001 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_002 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_003 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_004 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_005 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_006 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_007 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_008 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_009 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_010 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_011 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_012 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_013 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_014 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_015 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_016 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_017 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_018 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_019 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_020 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_021 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_022 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_023 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_024 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_025 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_026 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_027 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_028 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_029 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_030 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_031 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_032 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_033 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_034 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_035 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_036 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_037 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_038 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_039 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_040 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_041 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_042 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_043 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_044 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_045 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_046 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_047 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_048 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_049 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_050 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_051 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_052 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_053 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_054 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_055 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_056 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_057 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_058 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_059 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_060 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_061 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_062 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_063 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_064 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_065 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_066 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_067 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_068 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_069 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_070 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_071 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_072 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_073 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_074 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_075 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_076 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_077 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_078 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_079 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_080 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_081 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_082 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_083 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_084 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_085 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_086 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_087 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_088 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_089 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_090 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_091 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_092 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_093 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_094 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_095 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_096 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_097 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_098 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_099 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_100 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_101 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_102 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_103 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_104 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_105 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_106 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_107 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_108 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_109 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_110 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_111 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_112 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_113 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_114 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_115 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_116 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_117 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_118 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_119 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_120 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_121 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_122 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_123 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_124 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_125 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_126 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_127 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_128 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_129 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_130 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_131 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_132 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_133 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_134 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_135 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_136 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_137 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_138 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_139 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_140 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_141 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_142 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_143 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_144 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_145 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_146 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_147 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_148 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_149 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_150 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_151 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_152 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_153 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_154 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_155 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_156 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_157 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_158 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_159 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_160 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_161 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_162 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_163 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_164 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_165 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_166 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_167 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_168 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_169 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_170 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_171 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_172 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_173 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_174 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_175 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_176 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_177 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_178 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_179 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_180 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_181 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_182 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_183 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_184 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_185 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_186 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_187 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_188 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_189 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_190 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_191 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_192 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_193 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_194 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_195 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_196 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_197 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_198 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_199 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_200 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_201 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_202 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_203 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_204 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_205 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_206 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_207 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_208 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_209 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_210 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_211 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_212 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_213 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_214 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_215 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_216 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_217 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_218 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_219 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_220 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_221 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_222 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_223 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_224 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_225 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_226 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_227 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_228 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_229 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_230 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_231 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_232 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_233 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_234 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_235 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_236 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_237 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_238 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_239 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_240 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_241 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_242 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_243 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_244 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_245 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_246 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_247 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_248 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_249 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_250 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_251 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_252 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_253 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_254 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_255 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_256 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_257 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_258 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_259 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_260 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_261 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_262 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_263 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_264 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_265 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_266 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_267 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_268 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_269 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_270 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_271 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_272 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_273 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_274 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_275 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_276 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_277 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_278 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_279 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_280 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_281 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_282 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_283 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_284 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_285 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_286 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_287 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_288 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_289 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_290 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_291 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_292 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_293 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_294 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_295 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_296 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_297 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_298 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_299 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_300 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_301 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_302 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_303 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_304 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_305 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_306 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_307 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_308 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_309 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_310 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_311 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_312 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_313 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_314 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_315 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_316 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_317 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_318 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_319 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_320 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_321 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_322 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_323 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_324 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_325 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_326 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_327 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_328 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_329 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_330 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_331 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_332 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_333 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_334 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_335 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_336 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_337 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_338 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_339 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_340 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_341 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_342 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_343 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_344 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_345 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_346 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_347 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_348 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_349 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_350 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_351 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_352 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_353 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_354 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_355 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_356 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_357 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_358 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_359 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_360 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_361 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_362 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_363 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_364 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_365 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_366 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_367 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_368 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_369 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_370 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_371 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_372 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_373 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_374 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_375 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_376 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_377 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_378 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_379 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_380 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_381 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_382 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_383 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_384 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_385 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_386 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_387 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_388 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_389 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_390 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_391 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_392 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_393 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_394 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_395 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_396 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_397 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_398 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_399 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3AF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3BF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3CF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3DF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3ED = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3EF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FA = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FB = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FC = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FD = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FE = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3FF = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter IREG_PRE_A = "FALSE";
  parameter IREG_PRE_B = "FALSE";
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_EN_A_INVERTED = 1'b0;
  parameter [0:0] IS_EN_B_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_A_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_B_INVERTED = 1'b0;
  parameter [0:0] IS_RST_A_INVERTED = 1'b0;
  parameter [0:0] IS_RST_B_INVERTED = 1'b0;
  parameter MATRIX_ID = "NONE";
  parameter integer NUM_UNIQUE_SELF_ADDR_A = 1;
  parameter integer NUM_UNIQUE_SELF_ADDR_B = 1;
  parameter integer NUM_URAM_IN_MATRIX = 1;
  parameter OREG_A = "FALSE";
  parameter OREG_B = "FALSE";
  parameter OREG_ECC_A = "FALSE";
  parameter OREG_ECC_B = "FALSE";
  parameter integer READ_WIDTH_A = 72;
  parameter integer READ_WIDTH_B = 72;
  parameter REG_CAS_A = "FALSE";
  parameter REG_CAS_B = "FALSE";
  parameter RST_MODE_A = "SYNC";
  parameter RST_MODE_B = "SYNC";
  parameter [10:0] SELF_ADDR_A = 11'h000;
  parameter [10:0] SELF_ADDR_B = 11'h000;
  parameter [10:0] SELF_MASK_A = 11'h7FF;
  parameter [10:0] SELF_MASK_B = 11'h7FF;
  parameter TRM_CAS_CLEAR16 = "FALSE";
  parameter [2:0] TRM_TST_CKP2HSEL = 3'b000;
  parameter [1:0] TRM_TST_CKP2SEL = 2'b00;
  parameter TRM_TST_DIS_CLEAR = "FALSE";
  parameter [3:0] TRM_TST_DSLPSEL = 4'b0000;
  parameter [5:0] TRM_TST_FADIOL = 6'b000000;
  parameter [5:0] TRM_TST_FADIOR = 6'b000000;
  parameter TRM_TST_REDENIOL = "FALSE";
  parameter TRM_TST_REDENIOR = "FALSE";
  parameter [2:0] TRM_TST_RTSEL = 3'b000;
  parameter [1:0] TRM_TST_SAPW_OPT = 2'b00;
  parameter TRM_TST_TM = "DPSRAM";
  parameter [2:0] TRM_TST_WTSEL = 3'b000;
  parameter [2:0] TST_CKP2HSEL = 3'b101;
  parameter [2:0] TST_CKP2SEL = 3'b000;
  parameter TST_DIS_CLEAR = "FALSE";
  parameter [3:0] TST_DSLPSEL = 4'b0000;
  parameter TST_RING_EN = "FALSE";
  parameter [2:0] TST_RTSEL = 3'b000;
  parameter [1:0] TST_SAPW_OPT = 2'b00;
  parameter TST_TM = "DPSRAM";
  parameter [2:0] TST_WTSEL = 3'b000;
  parameter USE_EXT_CE_A = "FALSE";
  parameter USE_EXT_CE_B = "FALSE";
  parameter integer WRITE_WIDTH_A = 72;
  parameter integer WRITE_WIDTH_B = 72;
   output CAS_OUT_DBITERR_A;
   output CAS_OUT_DBITERR_B;
   output CAS_OUT_EN_A;
   output CAS_OUT_EN_B;
   output CAS_OUT_RDACCESS_A;
   output CAS_OUT_RDACCESS_B;
   output CAS_OUT_RDB_WR_A;
   output CAS_OUT_RDB_WR_B;
   output CAS_OUT_SBITERR_A;
   output CAS_OUT_SBITERR_B;
   output DBITERR_A;
   output DBITERR_B;
   output RDACCESS_A;
   output RDACCESS_B;
   output SBITERR_A;
   output SBITERR_B;
   output TST_DEEPSLEEP_OUT;
   output TST_RING_OUT;
   output TST_SHUTDOWN_OUT;
   output TST_SLEEP_OUT;
   output [22:0] CAS_OUT_ADDR_A;
   output [22:0] CAS_OUT_ADDR_B;
   output [71:0] CAS_OUT_DIN_A;
   output [71:0] CAS_OUT_DIN_B;
   output [71:0] CAS_OUT_DOUT_A;
   output [71:0] CAS_OUT_DOUT_B;
   output [71:0] DOUT_A;
   output [71:0] DOUT_B;
   output [8:0] CAS_OUT_BWE_A;
   output [8:0] CAS_OUT_BWE_B;
   input CAS_IN_DBITERR_A;
   input CAS_IN_DBITERR_B;
   input CAS_IN_EN_A;
   input CAS_IN_EN_B;
   input CAS_IN_RDACCESS_A;
   input CAS_IN_RDACCESS_B;
   input CAS_IN_RDB_WR_A;
   input CAS_IN_RDB_WR_B;
   input CAS_IN_SBITERR_A;
   input CAS_IN_SBITERR_B;
   input CLK;
   input DEEPSLEEP;
   input EN_A;
   input EN_B;
   input INJECT_DBITERR_A;
   input INJECT_DBITERR_B;
   input INJECT_SBITERR_A;
   input INJECT_SBITERR_B;
   input OREG_CAS_CE_A;
   input OREG_CAS_CE_B;
   input OREG_CE_A;
   input OREG_CE_B;
   input OREG_ECC_CE_A;
   input OREG_ECC_CE_B;
   input RDB_WR_A;
   input RDB_WR_B;
   input RST_A;
   input RST_B;
   input SHUTDOWN;
   input SLEEP;
   input TST_RING_ENB;
   input TST_RING_STARTB;
   input [22:0] ADDR_A;
   input [22:0] ADDR_B;
   input [22:0] CAS_IN_ADDR_A;
   input [22:0] CAS_IN_ADDR_B;
   input [71:0] CAS_IN_DIN_A;
   input [71:0] CAS_IN_DIN_B;
   input [71:0] CAS_IN_DOUT_A;
   input [71:0] CAS_IN_DOUT_B;
   input [71:0] DIN_A;
   input [71:0] DIN_B;
   input [8:0] BWE_A;
   input [8:0] BWE_B;
   input [8:0] CAS_IN_BWE_A;
   input [8:0] CAS_IN_BWE_B;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ABUS_SWITCH_TEST (
  TEST_ABUS_SEL_B
);
  parameter MONITOR = "FALSE";
  parameter TESTMODE = "FALSE";
   input TEST_ABUS_SEL_B;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BITSLICE_CONTROL_TEST (
  CLK_TO_EXT_NORTH,
  CLK_TO_EXT_SOUTH,
  DLY_RDY,
  DLY_TEST_OUT,
  DYN_DCI,
  LOCAL_DIV_CLK,
  MASTER_PD_OUT,
  NCLK_NIBBLE_OUT,
  PCLK_NIBBLE_OUT,
  PLL_CLK_EN,
  REFCLK_DFD,
  RIU_RD_DATA,
  RIU_VALID,
  RX_BIT_CTRL_OUT0,
  RX_BIT_CTRL_OUT1,
  RX_BIT_CTRL_OUT2,
  RX_BIT_CTRL_OUT3,
  RX_BIT_CTRL_OUT4,
  RX_BIT_CTRL_OUT5,
  RX_BIT_CTRL_OUT6,
  TX_BIT_CTRL_OUT0,
  TX_BIT_CTRL_OUT1,
  TX_BIT_CTRL_OUT2,
  TX_BIT_CTRL_OUT3,
  TX_BIT_CTRL_OUT4,
  TX_BIT_CTRL_OUT5,
  TX_BIT_CTRL_OUT6,
  TX_BIT_CTRL_OUT_TRI,
  VTC_RDY,
  CLK_FROM_EXT,
  CLK_STOP,
  DLY_TEST_IN,
  EN_VTC,
  NCLK_NIBBLE_IN,
  PCLK_NIBBLE_IN,
  PHY_RDCS0,
  PHY_RDCS1,
  PHY_RDEN,
  PHY_WRCS0,
  PHY_WRCS1,
  PLL_CLK,
  REFCLK,
  RIU_ADDR,
  RIU_CLK,
  RIU_NIBBLE_SEL,
  RIU_WR_DATA,
  RIU_WR_EN,
  RST,
  RX_BIT_CTRL_IN0,
  RX_BIT_CTRL_IN1,
  RX_BIT_CTRL_IN2,
  RX_BIT_CTRL_IN3,
  RX_BIT_CTRL_IN4,
  RX_BIT_CTRL_IN5,
  RX_BIT_CTRL_IN6,
  SCAN_INT,
  TBYTE_IN,
  TX_BIT_CTRL_IN0,
  TX_BIT_CTRL_IN1,
  TX_BIT_CTRL_IN2,
  TX_BIT_CTRL_IN3,
  TX_BIT_CTRL_IN4,
  TX_BIT_CTRL_IN5,
  TX_BIT_CTRL_IN6,
  TX_BIT_CTRL_IN_TRI
);
  parameter BISC_MULTI_FREQ_EN = "TRUE";
  parameter CONTROL_DLY_TEST_EN = "DISABLE";
  parameter CTRL_CLK = "EXTERNAL";
  parameter DC_ADJ_EN = "FALSE";
  parameter DIV_MODE = "DIV2";
  parameter [12:0] DLY_RNK0 = 13'h0000;
  parameter [12:0] DLY_RNK1 = 13'h0000;
  parameter [12:0] DLY_RNK2 = 13'h0000;
  parameter [12:0] DLY_RNK3 = 13'h0000;
  parameter EN_CLK_TO_EXT_NORTH = "DISABLE";
  parameter EN_CLK_TO_EXT_SOUTH = "DISABLE";
  parameter EN_DYN_ODLY_MODE = "FALSE";
  parameter EN_OTHER_NCLK = "FALSE";
  parameter EN_OTHER_PCLK = "FALSE";
  parameter [2:0] FDLY = 3'b010;
  parameter IDLY_VT_TRACK = "TRUE";
  parameter [7:0] INCDEC_CRSE = 8'h08;
  parameter INV_RXCLK = "FALSE";
  parameter MASK_FIXDLY = "FALSE";
  parameter [9:0] MON = 10'h000;
  parameter [8:0] NQTR = 9'h000;
  parameter ODLY_VT_TRACK = "TRUE";
  parameter [8:0] PQTR = 9'h000;
  parameter QDLY_VT_TRACK = "TRUE";
  parameter [5:0] READ_IDLE_COUNT = 6'h00;
  parameter REFCLK_SRC = "PLLCLK";
  parameter RIU_RL_ARBITRATION_FIX_EN = "TRUE";
  parameter integer ROUNDING_FACTOR = 16;
  parameter RXGATE_EXTEND = "FALSE";
  parameter RX_CLK_PHASE_N = "SHIFT_0";
  parameter RX_CLK_PHASE_P = "SHIFT_0";
  parameter RX_GATING = "DISABLE";
  parameter SELF_CALIBRATE = "ENABLE";
  parameter SERIAL_MODE = "FALSE";
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter [1:0] SPARE = 2'b00;
  parameter TX_GATING = "DISABLE";
   output CLK_TO_EXT_NORTH;
   output CLK_TO_EXT_SOUTH;
   output DLY_RDY;
   output DLY_TEST_OUT;
   output LOCAL_DIV_CLK;
   output MASTER_PD_OUT;
   output NCLK_NIBBLE_OUT;
   output PCLK_NIBBLE_OUT;
   output PLL_CLK_EN;
   output REFCLK_DFD;
   output RIU_VALID;
   output VTC_RDY;
   output [15:0] RIU_RD_DATA;
   output [39:0] RX_BIT_CTRL_OUT0;
   output [39:0] RX_BIT_CTRL_OUT1;
   output [39:0] RX_BIT_CTRL_OUT2;
   output [39:0] RX_BIT_CTRL_OUT3;
   output [39:0] RX_BIT_CTRL_OUT4;
   output [39:0] RX_BIT_CTRL_OUT5;
   output [39:0] RX_BIT_CTRL_OUT6;
   output [39:0] TX_BIT_CTRL_OUT0;
   output [39:0] TX_BIT_CTRL_OUT1;
   output [39:0] TX_BIT_CTRL_OUT2;
   output [39:0] TX_BIT_CTRL_OUT3;
   output [39:0] TX_BIT_CTRL_OUT4;
   output [39:0] TX_BIT_CTRL_OUT5;
   output [39:0] TX_BIT_CTRL_OUT6;
   output [39:0] TX_BIT_CTRL_OUT_TRI;
   output [6:0] DYN_DCI;
   input CLK_FROM_EXT;
   input CLK_STOP;
   input DLY_TEST_IN;
   input EN_VTC;
   input NCLK_NIBBLE_IN;
   input PCLK_NIBBLE_IN;
   input PLL_CLK;
   input REFCLK;
   input RIU_CLK;
   input RIU_NIBBLE_SEL;
   input RIU_WR_EN;
   input RST;
   input SCAN_INT;
   input [15:0] RIU_WR_DATA;
   input [39:0] RX_BIT_CTRL_IN0;
   input [39:0] RX_BIT_CTRL_IN1;
   input [39:0] RX_BIT_CTRL_IN2;
   input [39:0] RX_BIT_CTRL_IN3;
   input [39:0] RX_BIT_CTRL_IN4;
   input [39:0] RX_BIT_CTRL_IN5;
   input [39:0] RX_BIT_CTRL_IN6;
   input [39:0] TX_BIT_CTRL_IN0;
   input [39:0] TX_BIT_CTRL_IN1;
   input [39:0] TX_BIT_CTRL_IN2;
   input [39:0] TX_BIT_CTRL_IN3;
   input [39:0] TX_BIT_CTRL_IN4;
   input [39:0] TX_BIT_CTRL_IN5;
   input [39:0] TX_BIT_CTRL_IN6;
   input [39:0] TX_BIT_CTRL_IN_TRI;
   input [3:0] PHY_RDCS0;
   input [3:0] PHY_RDCS1;
   input [3:0] PHY_RDEN;
   input [3:0] PHY_WRCS0;
   input [3:0] PHY_WRCS1;
   input [3:0] TBYTE_IN;
   input [5:0] RIU_ADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BITSLICE_FF_TEST (
  Q,
  C,
  CE,
  D,
  SR
);
  parameter FFSR = "SRLOW";
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_C_INVERTED = 1'b0;
  parameter [0:0] IS_SR_INVERTED = 1'b0;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter SYNC_ATTR = "ASYNC";
   output Q;
   input C;
   input CE;
   input D;
   input SR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFIO2FB_2CLK_TEST (
  O,
  I,
  IB
);
  parameter INVERT_INPUTS = "FALSE";
   output O;
   input I;
   input IB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFIO2_2CLK_TEST (
  DIVCLK,
  IOCLK,
  SERDESSTROBE,
  I,
  IB
);
  parameter integer DIVIDE = 1;
  parameter FROM_BUFIO2 = "FALSE";
  parameter integer NEG_EDGE = 1;
  parameter integer POS_EDGE = 1;
  parameter R_EDGE = "TRUE";
   output DIVCLK;
   output IOCLK;
   output SERDESSTROBE;
   input I;
   input IB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BUFIO_TEST (
  O,
  I
);
  parameter DELAY_BYPASS = "FALSE";
   output O;
   input I;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module BYTE_TEST (
  CLK_STOP_LOW,
  CLK_STOP_UPP,
  CTRL_RST_LOWER_SMX,
  CTRL_RST_UPPER_SMX,
  DBG_CLK_STOP_FLG_DLY_OUT,
  DBG_CLK_STOP_FLG_OUT,
  DBG_CLK_STOP_OUT,
  FIFO_CLK_SMX,
  IDELAY_RST_SMX,
  ISERDES_RST_SMX,
  ODELAY_RST_SMX,
  OSERDES_RST_SMX,
  REFCLK_EN_LOW_SMX,
  REFCLK_EN_UPP_SMX,
  SCAN_INT_LOWER,
  SCAN_INT_UPPER,
  SCAN_OUT,
  TRISTATE_ODELAY_RST_SMX,
  TRISTATE_OSERDES_RST_SMX,
  CTRL_CLK_LOWER,
  CTRL_CLK_UPPER,
  CTRL_RST_LOWER,
  CTRL_RST_UPPER,
  DBG_CLK_STOP_FLG_DLY_IN,
  DBG_CLK_STOP_FLG_IN,
  DBG_CT_START_EN,
  DIV_CLK_OUT_LOWER,
  DIV_CLK_OUT_UPPER,
  FIFO_CLK,
  IDELAY_RST,
  ISERDES_RST,
  ODELAY_RST,
  OSERDES_RST,
  RCLK_CLKDR,
  RCLK_SHIFTDR,
  REFCLK_EN_LOW,
  REFCLK_EN_UPP,
  SCAN_CLK_DIV2,
  SCAN_CLK_DIV4,
  SCAN_CLK_SDR,
  SCAN_ENABLE_B,
  SCAN_IN,
  SCAN_MODE_B,
  SCAN_RST_MASK_B,
  TEST_B,
  TEST_DIV2_CLK_SEL_B,
  TEST_DIV4_CLK_SEL_B,
  TEST_SDR_CLK_SEL_B,
  TRISTATE_ODELAY_RST,
  TRISTATE_OSERDES_RST
);
  parameter DBG_CLK_SEL = "SCAN_CLK";
  parameter integer DBG_CLK_STOP_DLY = 0;
  parameter [62:0] DBG_CLK_STOP_MAX_CT = 63'b000000000000000111111111111111111111111111111111111111111111111;
  parameter DBG_MODE_SEL = "STATIC";
  parameter DBG_POST_RST_CSSD_EN = "FALSE";
  parameter [7:0] DBG_SCAN_START_SIG = 8'b00000000;
  parameter [7:0] DBG_SCAN_STOP_SIG = 8'b00000000;
  parameter [3:0] DBG_STOP_CYCLE_SEL_LOW = 4'b0000;
  parameter [3:0] DBG_STOP_CYCLE_SEL_UPP = 4'b0000;
  parameter MASTER_DBG_EN = "FALSE";
  parameter [12:0] MISR_DATA_EN = 13'b0000000000000;
  parameter [12:0] MISR_FB_EN = 13'b0000000000000;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter [1:0] SPARE = 2'b00;
   output CLK_STOP_LOW;
   output CLK_STOP_UPP;
   output CTRL_RST_LOWER_SMX;
   output CTRL_RST_UPPER_SMX;
   output DBG_CLK_STOP_FLG_DLY_OUT;
   output DBG_CLK_STOP_FLG_OUT;
   output DBG_CLK_STOP_OUT;
   output SCAN_INT_LOWER;
   output SCAN_INT_UPPER;
   output [12:0] FIFO_CLK_SMX;
   output [12:0] IDELAY_RST_SMX;
   output [12:0] ISERDES_RST_SMX;
   output [12:0] ODELAY_RST_SMX;
   output [12:0] OSERDES_RST_SMX;
   output [1:0] TRISTATE_ODELAY_RST_SMX;
   output [1:0] TRISTATE_OSERDES_RST_SMX;
   output [5:0] REFCLK_EN_LOW_SMX;
   output [6:0] REFCLK_EN_UPP_SMX;
   output [7:0] SCAN_OUT;
   input CTRL_CLK_LOWER;
   input CTRL_CLK_UPPER;
   input CTRL_RST_LOWER;
   input CTRL_RST_UPPER;
   input DBG_CLK_STOP_FLG_DLY_IN;
   input DBG_CLK_STOP_FLG_IN;
   input DBG_CT_START_EN;
   input DIV_CLK_OUT_LOWER;
   input DIV_CLK_OUT_UPPER;
   input RCLK_CLKDR;
   input RCLK_SHIFTDR;
   input SCAN_CLK_DIV2;
   input SCAN_CLK_DIV4;
   input SCAN_CLK_SDR;
   input SCAN_ENABLE_B;
   input SCAN_MODE_B;
   input SCAN_RST_MASK_B;
   input TEST_DIV2_CLK_SEL_B;
   input TEST_DIV4_CLK_SEL_B;
   input TEST_SDR_CLK_SEL_B;
   input [12:0] FIFO_CLK;
   input [12:0] IDELAY_RST;
   input [12:0] ISERDES_RST;
   input [12:0] ODELAY_RST;
   input [12:0] OSERDES_RST;
   input [1:0] TRISTATE_ODELAY_RST;
   input [1:0] TRISTATE_OSERDES_RST;
   input [3:0] TEST_B;
   input [6:0] REFCLK_EN_LOW;
   input [6:0] REFCLK_EN_UPP;
   input [7:0] SCAN_IN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CFG_IO_ACCESS (
  CCLK,
  CFGDATA,
  INITBI,
  MASTER,
  MODE,
  PUDCB,
  RDWRB,
  VGGCOMPOUT,
  INITBO,
  TDO
);
   output CCLK;
   output INITBI;
   output MASTER;
   output PUDCB;
   output RDWRB;
   output VGGCOMPOUT;
   output [2:0] MODE;
   output [31:0] CFGDATA;
   input INITBO;
   input TDO;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CMACE4_TEST (
  CFG_RESET_CSSD,
  CSSD_CLK_STOP_DONE,
  DRP_DO,
  DRP_RDY,
  GRESTORE_CSSD,
  GWE_CSSD,
  RSFEC_BYPASS_RX_DOUT,
  RSFEC_BYPASS_RX_DOUT_CW_START,
  RSFEC_BYPASS_RX_DOUT_VALID,
  RSFEC_BYPASS_TX_DOUT,
  RSFEC_BYPASS_TX_DOUT_CW_START,
  RSFEC_BYPASS_TX_DOUT_VALID,
  RX_DATAOUT0,
  RX_DATAOUT1,
  RX_DATAOUT2,
  RX_DATAOUT3,
  RX_ENAOUT0,
  RX_ENAOUT1,
  RX_ENAOUT2,
  RX_ENAOUT3,
  RX_EOPOUT0,
  RX_EOPOUT1,
  RX_EOPOUT2,
  RX_EOPOUT3,
  RX_ERROUT0,
  RX_ERROUT1,
  RX_ERROUT2,
  RX_ERROUT3,
  RX_LANE_ALIGNER_FILL_0,
  RX_LANE_ALIGNER_FILL_1,
  RX_LANE_ALIGNER_FILL_10,
  RX_LANE_ALIGNER_FILL_11,
  RX_LANE_ALIGNER_FILL_12,
  RX_LANE_ALIGNER_FILL_13,
  RX_LANE_ALIGNER_FILL_14,
  RX_LANE_ALIGNER_FILL_15,
  RX_LANE_ALIGNER_FILL_16,
  RX_LANE_ALIGNER_FILL_17,
  RX_LANE_ALIGNER_FILL_18,
  RX_LANE_ALIGNER_FILL_19,
  RX_LANE_ALIGNER_FILL_2,
  RX_LANE_ALIGNER_FILL_3,
  RX_LANE_ALIGNER_FILL_4,
  RX_LANE_ALIGNER_FILL_5,
  RX_LANE_ALIGNER_FILL_6,
  RX_LANE_ALIGNER_FILL_7,
  RX_LANE_ALIGNER_FILL_8,
  RX_LANE_ALIGNER_FILL_9,
  RX_MTYOUT0,
  RX_MTYOUT1,
  RX_MTYOUT2,
  RX_MTYOUT3,
  RX_OTN_BIP8_0,
  RX_OTN_BIP8_1,
  RX_OTN_BIP8_2,
  RX_OTN_BIP8_3,
  RX_OTN_BIP8_4,
  RX_OTN_DATA_0,
  RX_OTN_DATA_1,
  RX_OTN_DATA_2,
  RX_OTN_DATA_3,
  RX_OTN_DATA_4,
  RX_OTN_ENA,
  RX_OTN_LANE0,
  RX_OTN_VLMARKER,
  RX_PREOUT,
  RX_PTP_PCSLANE_OUT,
  RX_PTP_TSTAMP_OUT,
  RX_SOPOUT0,
  RX_SOPOUT1,
  RX_SOPOUT2,
  RX_SOPOUT3,
  SCAN_OUT,
  STAT_RX_ALIGNED,
  STAT_RX_ALIGNED_ERR,
  STAT_RX_BAD_CODE,
  STAT_RX_BAD_FCS,
  STAT_RX_BAD_PREAMBLE,
  STAT_RX_BAD_SFD,
  STAT_RX_BIP_ERR_0,
  STAT_RX_BIP_ERR_1,
  STAT_RX_BIP_ERR_10,
  STAT_RX_BIP_ERR_11,
  STAT_RX_BIP_ERR_12,
  STAT_RX_BIP_ERR_13,
  STAT_RX_BIP_ERR_14,
  STAT_RX_BIP_ERR_15,
  STAT_RX_BIP_ERR_16,
  STAT_RX_BIP_ERR_17,
  STAT_RX_BIP_ERR_18,
  STAT_RX_BIP_ERR_19,
  STAT_RX_BIP_ERR_2,
  STAT_RX_BIP_ERR_3,
  STAT_RX_BIP_ERR_4,
  STAT_RX_BIP_ERR_5,
  STAT_RX_BIP_ERR_6,
  STAT_RX_BIP_ERR_7,
  STAT_RX_BIP_ERR_8,
  STAT_RX_BIP_ERR_9,
  STAT_RX_BLOCK_LOCK,
  STAT_RX_BROADCAST,
  STAT_RX_FRAGMENT,
  STAT_RX_FRAMING_ERR_0,
  STAT_RX_FRAMING_ERR_1,
  STAT_RX_FRAMING_ERR_10,
  STAT_RX_FRAMING_ERR_11,
  STAT_RX_FRAMING_ERR_12,
  STAT_RX_FRAMING_ERR_13,
  STAT_RX_FRAMING_ERR_14,
  STAT_RX_FRAMING_ERR_15,
  STAT_RX_FRAMING_ERR_16,
  STAT_RX_FRAMING_ERR_17,
  STAT_RX_FRAMING_ERR_18,
  STAT_RX_FRAMING_ERR_19,
  STAT_RX_FRAMING_ERR_2,
  STAT_RX_FRAMING_ERR_3,
  STAT_RX_FRAMING_ERR_4,
  STAT_RX_FRAMING_ERR_5,
  STAT_RX_FRAMING_ERR_6,
  STAT_RX_FRAMING_ERR_7,
  STAT_RX_FRAMING_ERR_8,
  STAT_RX_FRAMING_ERR_9,
  STAT_RX_FRAMING_ERR_VALID_0,
  STAT_RX_FRAMING_ERR_VALID_1,
  STAT_RX_FRAMING_ERR_VALID_10,
  STAT_RX_FRAMING_ERR_VALID_11,
  STAT_RX_FRAMING_ERR_VALID_12,
  STAT_RX_FRAMING_ERR_VALID_13,
  STAT_RX_FRAMING_ERR_VALID_14,
  STAT_RX_FRAMING_ERR_VALID_15,
  STAT_RX_FRAMING_ERR_VALID_16,
  STAT_RX_FRAMING_ERR_VALID_17,
  STAT_RX_FRAMING_ERR_VALID_18,
  STAT_RX_FRAMING_ERR_VALID_19,
  STAT_RX_FRAMING_ERR_VALID_2,
  STAT_RX_FRAMING_ERR_VALID_3,
  STAT_RX_FRAMING_ERR_VALID_4,
  STAT_RX_FRAMING_ERR_VALID_5,
  STAT_RX_FRAMING_ERR_VALID_6,
  STAT_RX_FRAMING_ERR_VALID_7,
  STAT_RX_FRAMING_ERR_VALID_8,
  STAT_RX_FRAMING_ERR_VALID_9,
  STAT_RX_GOT_SIGNAL_OS,
  STAT_RX_HI_BER,
  STAT_RX_INRANGEERR,
  STAT_RX_INTERNAL_LOCAL_FAULT,
  STAT_RX_JABBER,
  STAT_RX_LANE0_VLM_BIP7,
  STAT_RX_LANE0_VLM_BIP7_VALID,
  STAT_RX_LOCAL_FAULT,
  STAT_RX_MF_ERR,
  STAT_RX_MF_LEN_ERR,
  STAT_RX_MF_REPEAT_ERR,
  STAT_RX_MISALIGNED,
  STAT_RX_MULTICAST,
  STAT_RX_OVERSIZE,
  STAT_RX_PACKET_1024_1518_BYTES,
  STAT_RX_PACKET_128_255_BYTES,
  STAT_RX_PACKET_1519_1522_BYTES,
  STAT_RX_PACKET_1523_1548_BYTES,
  STAT_RX_PACKET_1549_2047_BYTES,
  STAT_RX_PACKET_2048_4095_BYTES,
  STAT_RX_PACKET_256_511_BYTES,
  STAT_RX_PACKET_4096_8191_BYTES,
  STAT_RX_PACKET_512_1023_BYTES,
  STAT_RX_PACKET_64_BYTES,
  STAT_RX_PACKET_65_127_BYTES,
  STAT_RX_PACKET_8192_9215_BYTES,
  STAT_RX_PACKET_BAD_FCS,
  STAT_RX_PACKET_LARGE,
  STAT_RX_PACKET_SMALL,
  STAT_RX_PAUSE,
  STAT_RX_PAUSE_QUANTA0,
  STAT_RX_PAUSE_QUANTA1,
  STAT_RX_PAUSE_QUANTA2,
  STAT_RX_PAUSE_QUANTA3,
  STAT_RX_PAUSE_QUANTA4,
  STAT_RX_PAUSE_QUANTA5,
  STAT_RX_PAUSE_QUANTA6,
  STAT_RX_PAUSE_QUANTA7,
  STAT_RX_PAUSE_QUANTA8,
  STAT_RX_PAUSE_REQ,
  STAT_RX_PAUSE_VALID,
  STAT_RX_RECEIVED_LOCAL_FAULT,
  STAT_RX_REMOTE_FAULT,
  STAT_RX_RSFEC_AM_LOCK0,
  STAT_RX_RSFEC_AM_LOCK1,
  STAT_RX_RSFEC_AM_LOCK2,
  STAT_RX_RSFEC_AM_LOCK3,
  STAT_RX_RSFEC_CORRECTED_CW_INC,
  STAT_RX_RSFEC_CW_INC,
  STAT_RX_RSFEC_ERR_COUNT0_INC,
  STAT_RX_RSFEC_ERR_COUNT1_INC,
  STAT_RX_RSFEC_ERR_COUNT2_INC,
  STAT_RX_RSFEC_ERR_COUNT3_INC,
  STAT_RX_RSFEC_HI_SER,
  STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS,
  STAT_RX_RSFEC_LANE_FILL_0,
  STAT_RX_RSFEC_LANE_FILL_1,
  STAT_RX_RSFEC_LANE_FILL_2,
  STAT_RX_RSFEC_LANE_FILL_3,
  STAT_RX_RSFEC_LANE_MAPPING,
  STAT_RX_RSFEC_RSVD,
  STAT_RX_RSFEC_UNCORRECTED_CW_INC,
  STAT_RX_STATUS,
  STAT_RX_STOMPED_FCS,
  STAT_RX_SYNCED,
  STAT_RX_SYNCED_ERR,
  STAT_RX_TEST_PATTERN_MISMATCH,
  STAT_RX_TOOLONG,
  STAT_RX_TOTAL_BYTES,
  STAT_RX_TOTAL_GOOD_BYTES,
  STAT_RX_TOTAL_GOOD_PACKETS,
  STAT_RX_TOTAL_PACKETS,
  STAT_RX_TRUNCATED,
  STAT_RX_UNDERSIZE,
  STAT_RX_UNICAST,
  STAT_RX_USER_PAUSE,
  STAT_RX_VLAN,
  STAT_RX_VL_DEMUXED,
  STAT_RX_VL_NUMBER_0,
  STAT_RX_VL_NUMBER_1,
  STAT_RX_VL_NUMBER_10,
  STAT_RX_VL_NUMBER_11,
  STAT_RX_VL_NUMBER_12,
  STAT_RX_VL_NUMBER_13,
  STAT_RX_VL_NUMBER_14,
  STAT_RX_VL_NUMBER_15,
  STAT_RX_VL_NUMBER_16,
  STAT_RX_VL_NUMBER_17,
  STAT_RX_VL_NUMBER_18,
  STAT_RX_VL_NUMBER_19,
  STAT_RX_VL_NUMBER_2,
  STAT_RX_VL_NUMBER_3,
  STAT_RX_VL_NUMBER_4,
  STAT_RX_VL_NUMBER_5,
  STAT_RX_VL_NUMBER_6,
  STAT_RX_VL_NUMBER_7,
  STAT_RX_VL_NUMBER_8,
  STAT_RX_VL_NUMBER_9,
  STAT_TX_BAD_FCS,
  STAT_TX_BROADCAST,
  STAT_TX_FRAME_ERROR,
  STAT_TX_LOCAL_FAULT,
  STAT_TX_MULTICAST,
  STAT_TX_PACKET_1024_1518_BYTES,
  STAT_TX_PACKET_128_255_BYTES,
  STAT_TX_PACKET_1519_1522_BYTES,
  STAT_TX_PACKET_1523_1548_BYTES,
  STAT_TX_PACKET_1549_2047_BYTES,
  STAT_TX_PACKET_2048_4095_BYTES,
  STAT_TX_PACKET_256_511_BYTES,
  STAT_TX_PACKET_4096_8191_BYTES,
  STAT_TX_PACKET_512_1023_BYTES,
  STAT_TX_PACKET_64_BYTES,
  STAT_TX_PACKET_65_127_BYTES,
  STAT_TX_PACKET_8192_9215_BYTES,
  STAT_TX_PACKET_LARGE,
  STAT_TX_PACKET_SMALL,
  STAT_TX_PAUSE,
  STAT_TX_PAUSE_VALID,
  STAT_TX_PTP_FIFO_READ_ERROR,
  STAT_TX_PTP_FIFO_WRITE_ERROR,
  STAT_TX_TOTAL_BYTES,
  STAT_TX_TOTAL_GOOD_BYTES,
  STAT_TX_TOTAL_GOOD_PACKETS,
  STAT_TX_TOTAL_PACKETS,
  STAT_TX_UNICAST,
  STAT_TX_USER_PAUSE,
  STAT_TX_VLAN,
  TX_OVFOUT,
  TX_PTP_PCSLANE_OUT,
  TX_PTP_TSTAMP_OUT,
  TX_PTP_TSTAMP_TAG_OUT,
  TX_PTP_TSTAMP_VALID_OUT,
  TX_RDYOUT,
  TX_SERDES_ALT_DATA0,
  TX_SERDES_ALT_DATA1,
  TX_SERDES_ALT_DATA2,
  TX_SERDES_ALT_DATA3,
  TX_SERDES_DATA0,
  TX_SERDES_DATA1,
  TX_SERDES_DATA2,
  TX_SERDES_DATA3,
  TX_SERDES_DATA4,
  TX_SERDES_DATA5,
  TX_SERDES_DATA6,
  TX_SERDES_DATA7,
  TX_SERDES_DATA8,
  TX_SERDES_DATA9,
  TX_UNFOUT,
  CSSD_CLK_STOP_EVENT,
  CSSD_RESETN,
  CTL_CAUI4_MODE,
  CTL_RSFEC_ENABLE_TRANSCODER_BYPASS_MODE,
  CTL_RSFEC_IEEE_ERROR_INDICATION_MODE,
  CTL_RX_CHECK_ETYPE_GCP,
  CTL_RX_CHECK_ETYPE_GPP,
  CTL_RX_CHECK_ETYPE_PCP,
  CTL_RX_CHECK_ETYPE_PPP,
  CTL_RX_CHECK_MCAST_GCP,
  CTL_RX_CHECK_MCAST_GPP,
  CTL_RX_CHECK_MCAST_PCP,
  CTL_RX_CHECK_MCAST_PPP,
  CTL_RX_CHECK_OPCODE_GCP,
  CTL_RX_CHECK_OPCODE_GPP,
  CTL_RX_CHECK_OPCODE_PCP,
  CTL_RX_CHECK_OPCODE_PPP,
  CTL_RX_CHECK_SA_GCP,
  CTL_RX_CHECK_SA_GPP,
  CTL_RX_CHECK_SA_PCP,
  CTL_RX_CHECK_SA_PPP,
  CTL_RX_CHECK_UCAST_GCP,
  CTL_RX_CHECK_UCAST_GPP,
  CTL_RX_CHECK_UCAST_PCP,
  CTL_RX_CHECK_UCAST_PPP,
  CTL_RX_ENABLE,
  CTL_RX_ENABLE_GCP,
  CTL_RX_ENABLE_GPP,
  CTL_RX_ENABLE_PCP,
  CTL_RX_ENABLE_PPP,
  CTL_RX_FORCE_RESYNC,
  CTL_RX_PAUSE_ACK,
  CTL_RX_PAUSE_ENABLE,
  CTL_RX_RSFEC_ENABLE,
  CTL_RX_RSFEC_ENABLE_CORRECTION,
  CTL_RX_RSFEC_ENABLE_INDICATION,
  CTL_RX_SYSTEMTIMERIN,
  CTL_RX_TEST_PATTERN,
  CTL_TX_ENABLE,
  CTL_TX_LANE0_VLM_BIP7_OVERRIDE,
  CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE,
  CTL_TX_PAUSE_ENABLE,
  CTL_TX_PAUSE_QUANTA0,
  CTL_TX_PAUSE_QUANTA1,
  CTL_TX_PAUSE_QUANTA2,
  CTL_TX_PAUSE_QUANTA3,
  CTL_TX_PAUSE_QUANTA4,
  CTL_TX_PAUSE_QUANTA5,
  CTL_TX_PAUSE_QUANTA6,
  CTL_TX_PAUSE_QUANTA7,
  CTL_TX_PAUSE_QUANTA8,
  CTL_TX_PAUSE_REFRESH_TIMER0,
  CTL_TX_PAUSE_REFRESH_TIMER1,
  CTL_TX_PAUSE_REFRESH_TIMER2,
  CTL_TX_PAUSE_REFRESH_TIMER3,
  CTL_TX_PAUSE_REFRESH_TIMER4,
  CTL_TX_PAUSE_REFRESH_TIMER5,
  CTL_TX_PAUSE_REFRESH_TIMER6,
  CTL_TX_PAUSE_REFRESH_TIMER7,
  CTL_TX_PAUSE_REFRESH_TIMER8,
  CTL_TX_PAUSE_REQ,
  CTL_TX_PTP_VLANE_ADJUST_MODE,
  CTL_TX_RESEND_PAUSE,
  CTL_TX_RSFEC_ENABLE,
  CTL_TX_SEND_IDLE,
  CTL_TX_SEND_LFI,
  CTL_TX_SEND_RFI,
  CTL_TX_SYSTEMTIMERIN,
  CTL_TX_TEST_PATTERN,
  DRP_ADDR,
  DRP_CLK,
  DRP_DI,
  DRP_EN,
  DRP_WE,
  RSFEC_BYPASS_RX_DIN,
  RSFEC_BYPASS_RX_DIN_CW_START,
  RSFEC_BYPASS_TX_DIN,
  RSFEC_BYPASS_TX_DIN_CW_START,
  RX_CLK,
  RX_RESET,
  RX_SERDES_ALT_DATA0,
  RX_SERDES_ALT_DATA1,
  RX_SERDES_ALT_DATA2,
  RX_SERDES_ALT_DATA3,
  RX_SERDES_CLK,
  RX_SERDES_DATA0,
  RX_SERDES_DATA1,
  RX_SERDES_DATA2,
  RX_SERDES_DATA3,
  RX_SERDES_DATA4,
  RX_SERDES_DATA5,
  RX_SERDES_DATA6,
  RX_SERDES_DATA7,
  RX_SERDES_DATA8,
  RX_SERDES_DATA9,
  RX_SERDES_RESET,
  SCAN_CLK,
  SCAN_EN_N,
  SCAN_IN,
  TEST_MODE_N,
  TEST_RESET,
  TX_CLK,
  TX_DATAIN0,
  TX_DATAIN1,
  TX_DATAIN2,
  TX_DATAIN3,
  TX_ENAIN0,
  TX_ENAIN1,
  TX_ENAIN2,
  TX_ENAIN3,
  TX_EOPIN0,
  TX_EOPIN1,
  TX_EOPIN2,
  TX_EOPIN3,
  TX_ERRIN0,
  TX_ERRIN1,
  TX_ERRIN2,
  TX_ERRIN3,
  TX_MTYIN0,
  TX_MTYIN1,
  TX_MTYIN2,
  TX_MTYIN3,
  TX_PREIN,
  TX_PTP_1588OP_IN,
  TX_PTP_CHKSUM_OFFSET_IN,
  TX_PTP_RXTSTAMP_IN,
  TX_PTP_TAG_FIELD_IN,
  TX_PTP_TSTAMP_OFFSET_IN,
  TX_PTP_UPD_CHKSUM_IN,
  TX_RESET,
  TX_SOPIN0,
  TX_SOPIN1,
  TX_SOPIN2,
  TX_SOPIN3
);
  parameter CTL_CSSD_EN = "FALSE";
  parameter [15:0] CTL_CSSD_MRKR_INIT = 16'h0000;
  parameter [11:0] CTL_CSSD_ROOT_CLK_DIS = 12'h000;
  parameter [3:0] CTL_CSSD_ROOT_CLK_SEL = 4'h0;
  parameter CTL_CSSD_SNGL_CHAIN_MD = "FALSE";
  parameter [15:0] CTL_CSSD_STOP_COUNT_0 = 16'h00FF;
  parameter [15:0] CTL_CSSD_STOP_COUNT_1 = 16'h0000;
  parameter [15:0] CTL_CSSD_STOP_COUNT_2 = 16'h0000;
  parameter CTL_PTP_TRANSPCLK_MODE = "FALSE";
  parameter CTL_RX_CHECK_ACK = "TRUE";
  parameter CTL_RX_CHECK_PREAMBLE = "FALSE";
  parameter CTL_RX_CHECK_SFD = "FALSE";
  parameter CTL_RX_DELETE_FCS = "TRUE";
  parameter [15:0] CTL_RX_ETYPE_GCP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_GPP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_PCP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_PPP = 16'h8808;
  parameter CTL_RX_FORWARD_CONTROL = "FALSE";
  parameter CTL_RX_IGNORE_FCS = "FALSE";
  parameter [14:0] CTL_RX_MAX_PACKET_LEN = 15'h2580;
  parameter [7:0] CTL_RX_MIN_PACKET_LEN = 8'h40;
  parameter [15:0] CTL_RX_OPCODE_GPP = 16'h0001;
  parameter [15:0] CTL_RX_OPCODE_MAX_GCP = 16'hFFFF;
  parameter [15:0] CTL_RX_OPCODE_MAX_PCP = 16'hFFFF;
  parameter [15:0] CTL_RX_OPCODE_MIN_GCP = 16'h0000;
  parameter [15:0] CTL_RX_OPCODE_MIN_PCP = 16'h0000;
  parameter [15:0] CTL_RX_OPCODE_PPP = 16'h0001;
  parameter [47:0] CTL_RX_PAUSE_DA_MCAST = 48'h0180C2000001;
  parameter [47:0] CTL_RX_PAUSE_DA_UCAST = 48'h000000000000;
  parameter [47:0] CTL_RX_PAUSE_SA = 48'h000000000000;
  parameter CTL_RX_PROCESS_LFI = "FALSE";
  parameter [8:0] CTL_RX_RSFEC_AM_THRESHOLD = 9'h046;
  parameter [1:0] CTL_RX_RSFEC_FILL_ADJUST = 2'h0;
  parameter [15:0] CTL_RX_VL_LENGTH_MINUS1 = 16'h3FFF;
  parameter [63:0] CTL_RX_VL_MARKER_ID0 = 64'hC16821003E97DE00;
  parameter [63:0] CTL_RX_VL_MARKER_ID1 = 64'h9D718E00628E7100;
  parameter [63:0] CTL_RX_VL_MARKER_ID10 = 64'hFD6C990002936600;
  parameter [63:0] CTL_RX_VL_MARKER_ID11 = 64'hB9915500466EAA00;
  parameter [63:0] CTL_RX_VL_MARKER_ID12 = 64'h5CB9B200A3464D00;
  parameter [63:0] CTL_RX_VL_MARKER_ID13 = 64'h1AF8BD00E5074200;
  parameter [63:0] CTL_RX_VL_MARKER_ID14 = 64'h83C7CA007C383500;
  parameter [63:0] CTL_RX_VL_MARKER_ID15 = 64'h3536CD00CAC93200;
  parameter [63:0] CTL_RX_VL_MARKER_ID16 = 64'hC4314C003BCEB300;
  parameter [63:0] CTL_RX_VL_MARKER_ID17 = 64'hADD6B70052294800;
  parameter [63:0] CTL_RX_VL_MARKER_ID18 = 64'h5F662A00A099D500;
  parameter [63:0] CTL_RX_VL_MARKER_ID19 = 64'hC0F0E5003F0F1A00;
  parameter [63:0] CTL_RX_VL_MARKER_ID2 = 64'h594BE800A6B41700;
  parameter [63:0] CTL_RX_VL_MARKER_ID3 = 64'h4D957B00B26A8400;
  parameter [63:0] CTL_RX_VL_MARKER_ID4 = 64'hF50709000AF8F600;
  parameter [63:0] CTL_RX_VL_MARKER_ID5 = 64'hDD14C20022EB3D00;
  parameter [63:0] CTL_RX_VL_MARKER_ID6 = 64'h9A4A260065B5D900;
  parameter [63:0] CTL_RX_VL_MARKER_ID7 = 64'h7B45660084BA9900;
  parameter [63:0] CTL_RX_VL_MARKER_ID8 = 64'hA02476005FDB8900;
  parameter [63:0] CTL_RX_VL_MARKER_ID9 = 64'h68C9FB0097360400;
  parameter CTL_TEST_MODE_PIN_CHAR = "FALSE";
  parameter CTL_TX_CUSTOM_PREAMBLE_ENABLE = "FALSE";
  parameter [47:0] CTL_TX_DA_GPP = 48'h0180C2000001;
  parameter [47:0] CTL_TX_DA_PPP = 48'h0180C2000001;
  parameter [15:0] CTL_TX_ETHERTYPE_GPP = 16'h8808;
  parameter [15:0] CTL_TX_ETHERTYPE_PPP = 16'h8808;
  parameter CTL_TX_FCS_INS_ENABLE = "TRUE";
  parameter CTL_TX_IGNORE_FCS = "FALSE";
  parameter [3:0] CTL_TX_IPG_VALUE = 4'hC;
  parameter [15:0] CTL_TX_OPCODE_GPP = 16'h0001;
  parameter [15:0] CTL_TX_OPCODE_PPP = 16'h0001;
  parameter CTL_TX_PTP_1STEP_ENABLE = "FALSE";
  parameter [10:0] CTL_TX_PTP_LATENCY_ADJUST = 11'h2C1;
  parameter [47:0] CTL_TX_SA_GPP = 48'h000000000000;
  parameter [47:0] CTL_TX_SA_PPP = 48'h000000000000;
  parameter [15:0] CTL_TX_VL_LENGTH_MINUS1 = 16'h3FFF;
  parameter [63:0] CTL_TX_VL_MARKER_ID0 = 64'hC16821003E97DE00;
  parameter [63:0] CTL_TX_VL_MARKER_ID1 = 64'h9D718E00628E7100;
  parameter [63:0] CTL_TX_VL_MARKER_ID10 = 64'hFD6C990002936600;
  parameter [63:0] CTL_TX_VL_MARKER_ID11 = 64'hB9915500466EAA00;
  parameter [63:0] CTL_TX_VL_MARKER_ID12 = 64'h5CB9B200A3464D00;
  parameter [63:0] CTL_TX_VL_MARKER_ID13 = 64'h1AF8BD00E5074200;
  parameter [63:0] CTL_TX_VL_MARKER_ID14 = 64'h83C7CA007C383500;
  parameter [63:0] CTL_TX_VL_MARKER_ID15 = 64'h3536CD00CAC93200;
  parameter [63:0] CTL_TX_VL_MARKER_ID16 = 64'hC4314C003BCEB300;
  parameter [63:0] CTL_TX_VL_MARKER_ID17 = 64'hADD6B70052294800;
  parameter [63:0] CTL_TX_VL_MARKER_ID18 = 64'h5F662A00A099D500;
  parameter [63:0] CTL_TX_VL_MARKER_ID19 = 64'hC0F0E5003F0F1A00;
  parameter [63:0] CTL_TX_VL_MARKER_ID2 = 64'h594BE800A6B41700;
  parameter [63:0] CTL_TX_VL_MARKER_ID3 = 64'h4D957B00B26A8400;
  parameter [63:0] CTL_TX_VL_MARKER_ID4 = 64'hF50709000AF8F600;
  parameter [63:0] CTL_TX_VL_MARKER_ID5 = 64'hDD14C20022EB3D00;
  parameter [63:0] CTL_TX_VL_MARKER_ID6 = 64'h9A4A260065B5D900;
  parameter [63:0] CTL_TX_VL_MARKER_ID7 = 64'h7B45660084BA9900;
  parameter [63:0] CTL_TX_VL_MARKER_ID8 = 64'hA02476005FDB8900;
  parameter [63:0] CTL_TX_VL_MARKER_ID9 = 64'h68C9FB0097360400;
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
   output CFG_RESET_CSSD;
   output CSSD_CLK_STOP_DONE;
   output DRP_RDY;
   output GRESTORE_CSSD;
   output GWE_CSSD;
   output RSFEC_BYPASS_RX_DOUT_CW_START;
   output RSFEC_BYPASS_RX_DOUT_VALID;
   output RSFEC_BYPASS_TX_DOUT_CW_START;
   output RSFEC_BYPASS_TX_DOUT_VALID;
   output RX_ENAOUT0;
   output RX_ENAOUT1;
   output RX_ENAOUT2;
   output RX_ENAOUT3;
   output RX_EOPOUT0;
   output RX_EOPOUT1;
   output RX_EOPOUT2;
   output RX_EOPOUT3;
   output RX_ERROUT0;
   output RX_ERROUT1;
   output RX_ERROUT2;
   output RX_ERROUT3;
   output RX_OTN_ENA;
   output RX_OTN_LANE0;
   output RX_OTN_VLMARKER;
   output RX_SOPOUT0;
   output RX_SOPOUT1;
   output RX_SOPOUT2;
   output RX_SOPOUT3;
   output STAT_RX_ALIGNED;
   output STAT_RX_ALIGNED_ERR;
   output STAT_RX_BAD_PREAMBLE;
   output STAT_RX_BAD_SFD;
   output STAT_RX_BIP_ERR_0;
   output STAT_RX_BIP_ERR_1;
   output STAT_RX_BIP_ERR_10;
   output STAT_RX_BIP_ERR_11;
   output STAT_RX_BIP_ERR_12;
   output STAT_RX_BIP_ERR_13;
   output STAT_RX_BIP_ERR_14;
   output STAT_RX_BIP_ERR_15;
   output STAT_RX_BIP_ERR_16;
   output STAT_RX_BIP_ERR_17;
   output STAT_RX_BIP_ERR_18;
   output STAT_RX_BIP_ERR_19;
   output STAT_RX_BIP_ERR_2;
   output STAT_RX_BIP_ERR_3;
   output STAT_RX_BIP_ERR_4;
   output STAT_RX_BIP_ERR_5;
   output STAT_RX_BIP_ERR_6;
   output STAT_RX_BIP_ERR_7;
   output STAT_RX_BIP_ERR_8;
   output STAT_RX_BIP_ERR_9;
   output STAT_RX_BROADCAST;
   output STAT_RX_FRAMING_ERR_VALID_0;
   output STAT_RX_FRAMING_ERR_VALID_1;
   output STAT_RX_FRAMING_ERR_VALID_10;
   output STAT_RX_FRAMING_ERR_VALID_11;
   output STAT_RX_FRAMING_ERR_VALID_12;
   output STAT_RX_FRAMING_ERR_VALID_13;
   output STAT_RX_FRAMING_ERR_VALID_14;
   output STAT_RX_FRAMING_ERR_VALID_15;
   output STAT_RX_FRAMING_ERR_VALID_16;
   output STAT_RX_FRAMING_ERR_VALID_17;
   output STAT_RX_FRAMING_ERR_VALID_18;
   output STAT_RX_FRAMING_ERR_VALID_19;
   output STAT_RX_FRAMING_ERR_VALID_2;
   output STAT_RX_FRAMING_ERR_VALID_3;
   output STAT_RX_FRAMING_ERR_VALID_4;
   output STAT_RX_FRAMING_ERR_VALID_5;
   output STAT_RX_FRAMING_ERR_VALID_6;
   output STAT_RX_FRAMING_ERR_VALID_7;
   output STAT_RX_FRAMING_ERR_VALID_8;
   output STAT_RX_FRAMING_ERR_VALID_9;
   output STAT_RX_GOT_SIGNAL_OS;
   output STAT_RX_HI_BER;
   output STAT_RX_INRANGEERR;
   output STAT_RX_INTERNAL_LOCAL_FAULT;
   output STAT_RX_JABBER;
   output STAT_RX_LANE0_VLM_BIP7_VALID;
   output STAT_RX_LOCAL_FAULT;
   output STAT_RX_MISALIGNED;
   output STAT_RX_MULTICAST;
   output STAT_RX_OVERSIZE;
   output STAT_RX_PACKET_1024_1518_BYTES;
   output STAT_RX_PACKET_128_255_BYTES;
   output STAT_RX_PACKET_1519_1522_BYTES;
   output STAT_RX_PACKET_1523_1548_BYTES;
   output STAT_RX_PACKET_1549_2047_BYTES;
   output STAT_RX_PACKET_2048_4095_BYTES;
   output STAT_RX_PACKET_256_511_BYTES;
   output STAT_RX_PACKET_4096_8191_BYTES;
   output STAT_RX_PACKET_512_1023_BYTES;
   output STAT_RX_PACKET_64_BYTES;
   output STAT_RX_PACKET_65_127_BYTES;
   output STAT_RX_PACKET_8192_9215_BYTES;
   output STAT_RX_PACKET_BAD_FCS;
   output STAT_RX_PACKET_LARGE;
   output STAT_RX_PAUSE;
   output STAT_RX_RECEIVED_LOCAL_FAULT;
   output STAT_RX_REMOTE_FAULT;
   output STAT_RX_RSFEC_AM_LOCK0;
   output STAT_RX_RSFEC_AM_LOCK1;
   output STAT_RX_RSFEC_AM_LOCK2;
   output STAT_RX_RSFEC_AM_LOCK3;
   output STAT_RX_RSFEC_CORRECTED_CW_INC;
   output STAT_RX_RSFEC_CW_INC;
   output STAT_RX_RSFEC_HI_SER;
   output STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS;
   output STAT_RX_RSFEC_UNCORRECTED_CW_INC;
   output STAT_RX_STATUS;
   output STAT_RX_TOOLONG;
   output STAT_RX_TOTAL_GOOD_PACKETS;
   output STAT_RX_TRUNCATED;
   output STAT_RX_UNICAST;
   output STAT_RX_USER_PAUSE;
   output STAT_RX_VLAN;
   output STAT_TX_BAD_FCS;
   output STAT_TX_BROADCAST;
   output STAT_TX_FRAME_ERROR;
   output STAT_TX_LOCAL_FAULT;
   output STAT_TX_MULTICAST;
   output STAT_TX_PACKET_1024_1518_BYTES;
   output STAT_TX_PACKET_128_255_BYTES;
   output STAT_TX_PACKET_1519_1522_BYTES;
   output STAT_TX_PACKET_1523_1548_BYTES;
   output STAT_TX_PACKET_1549_2047_BYTES;
   output STAT_TX_PACKET_2048_4095_BYTES;
   output STAT_TX_PACKET_256_511_BYTES;
   output STAT_TX_PACKET_4096_8191_BYTES;
   output STAT_TX_PACKET_512_1023_BYTES;
   output STAT_TX_PACKET_64_BYTES;
   output STAT_TX_PACKET_65_127_BYTES;
   output STAT_TX_PACKET_8192_9215_BYTES;
   output STAT_TX_PACKET_LARGE;
   output STAT_TX_PACKET_SMALL;
   output STAT_TX_PAUSE;
   output STAT_TX_PTP_FIFO_READ_ERROR;
   output STAT_TX_PTP_FIFO_WRITE_ERROR;
   output STAT_TX_TOTAL_GOOD_PACKETS;
   output STAT_TX_TOTAL_PACKETS;
   output STAT_TX_UNICAST;
   output STAT_TX_USER_PAUSE;
   output STAT_TX_VLAN;
   output TX_OVFOUT;
   output TX_PTP_TSTAMP_VALID_OUT;
   output TX_RDYOUT;
   output TX_UNFOUT;
   output [127:0] RX_DATAOUT0;
   output [127:0] RX_DATAOUT1;
   output [127:0] RX_DATAOUT2;
   output [127:0] RX_DATAOUT3;
   output [13:0] STAT_RX_RSFEC_LANE_FILL_0;
   output [13:0] STAT_RX_RSFEC_LANE_FILL_1;
   output [13:0] STAT_RX_RSFEC_LANE_FILL_2;
   output [13:0] STAT_RX_RSFEC_LANE_FILL_3;
   output [13:0] STAT_RX_TOTAL_GOOD_BYTES;
   output [13:0] STAT_TX_TOTAL_GOOD_BYTES;
   output [15:0] DRP_DO;
   output [15:0] STAT_RX_PAUSE_QUANTA0;
   output [15:0] STAT_RX_PAUSE_QUANTA1;
   output [15:0] STAT_RX_PAUSE_QUANTA2;
   output [15:0] STAT_RX_PAUSE_QUANTA3;
   output [15:0] STAT_RX_PAUSE_QUANTA4;
   output [15:0] STAT_RX_PAUSE_QUANTA5;
   output [15:0] STAT_RX_PAUSE_QUANTA6;
   output [15:0] STAT_RX_PAUSE_QUANTA7;
   output [15:0] STAT_RX_PAUSE_QUANTA8;
   output [15:0] TX_PTP_TSTAMP_TAG_OUT;
   output [15:0] TX_SERDES_ALT_DATA0;
   output [15:0] TX_SERDES_ALT_DATA1;
   output [15:0] TX_SERDES_ALT_DATA2;
   output [15:0] TX_SERDES_ALT_DATA3;
   output [19:0] STAT_RX_BLOCK_LOCK;
   output [19:0] STAT_RX_MF_ERR;
   output [19:0] STAT_RX_MF_LEN_ERR;
   output [19:0] STAT_RX_MF_REPEAT_ERR;
   output [19:0] STAT_RX_SYNCED;
   output [19:0] STAT_RX_SYNCED_ERR;
   output [19:0] STAT_RX_VL_DEMUXED;
   output [1:0] STAT_RX_FRAMING_ERR_0;
   output [1:0] STAT_RX_FRAMING_ERR_1;
   output [1:0] STAT_RX_FRAMING_ERR_10;
   output [1:0] STAT_RX_FRAMING_ERR_11;
   output [1:0] STAT_RX_FRAMING_ERR_12;
   output [1:0] STAT_RX_FRAMING_ERR_13;
   output [1:0] STAT_RX_FRAMING_ERR_14;
   output [1:0] STAT_RX_FRAMING_ERR_15;
   output [1:0] STAT_RX_FRAMING_ERR_16;
   output [1:0] STAT_RX_FRAMING_ERR_17;
   output [1:0] STAT_RX_FRAMING_ERR_18;
   output [1:0] STAT_RX_FRAMING_ERR_19;
   output [1:0] STAT_RX_FRAMING_ERR_2;
   output [1:0] STAT_RX_FRAMING_ERR_3;
   output [1:0] STAT_RX_FRAMING_ERR_4;
   output [1:0] STAT_RX_FRAMING_ERR_5;
   output [1:0] STAT_RX_FRAMING_ERR_6;
   output [1:0] STAT_RX_FRAMING_ERR_7;
   output [1:0] STAT_RX_FRAMING_ERR_8;
   output [1:0] STAT_RX_FRAMING_ERR_9;
   output [267:0] SCAN_OUT;
   output [2:0] STAT_RX_BAD_CODE;
   output [2:0] STAT_RX_BAD_FCS;
   output [2:0] STAT_RX_FRAGMENT;
   output [2:0] STAT_RX_PACKET_SMALL;
   output [2:0] STAT_RX_RSFEC_ERR_COUNT0_INC;
   output [2:0] STAT_RX_RSFEC_ERR_COUNT1_INC;
   output [2:0] STAT_RX_RSFEC_ERR_COUNT2_INC;
   output [2:0] STAT_RX_RSFEC_ERR_COUNT3_INC;
   output [2:0] STAT_RX_STOMPED_FCS;
   output [2:0] STAT_RX_TEST_PATTERN_MISMATCH;
   output [2:0] STAT_RX_TOTAL_PACKETS;
   output [2:0] STAT_RX_UNDERSIZE;
   output [31:0] STAT_RX_RSFEC_RSVD;
   output [31:0] TX_SERDES_DATA4;
   output [31:0] TX_SERDES_DATA5;
   output [31:0] TX_SERDES_DATA6;
   output [31:0] TX_SERDES_DATA7;
   output [31:0] TX_SERDES_DATA8;
   output [31:0] TX_SERDES_DATA9;
   output [329:0] RSFEC_BYPASS_RX_DOUT;
   output [329:0] RSFEC_BYPASS_TX_DOUT;
   output [3:0] RX_MTYOUT0;
   output [3:0] RX_MTYOUT1;
   output [3:0] RX_MTYOUT2;
   output [3:0] RX_MTYOUT3;
   output [4:0] RX_PTP_PCSLANE_OUT;
   output [4:0] STAT_RX_VL_NUMBER_0;
   output [4:0] STAT_RX_VL_NUMBER_1;
   output [4:0] STAT_RX_VL_NUMBER_10;
   output [4:0] STAT_RX_VL_NUMBER_11;
   output [4:0] STAT_RX_VL_NUMBER_12;
   output [4:0] STAT_RX_VL_NUMBER_13;
   output [4:0] STAT_RX_VL_NUMBER_14;
   output [4:0] STAT_RX_VL_NUMBER_15;
   output [4:0] STAT_RX_VL_NUMBER_16;
   output [4:0] STAT_RX_VL_NUMBER_17;
   output [4:0] STAT_RX_VL_NUMBER_18;
   output [4:0] STAT_RX_VL_NUMBER_19;
   output [4:0] STAT_RX_VL_NUMBER_2;
   output [4:0] STAT_RX_VL_NUMBER_3;
   output [4:0] STAT_RX_VL_NUMBER_4;
   output [4:0] STAT_RX_VL_NUMBER_5;
   output [4:0] STAT_RX_VL_NUMBER_6;
   output [4:0] STAT_RX_VL_NUMBER_7;
   output [4:0] STAT_RX_VL_NUMBER_8;
   output [4:0] STAT_RX_VL_NUMBER_9;
   output [4:0] TX_PTP_PCSLANE_OUT;
   output [55:0] RX_PREOUT;
   output [5:0] STAT_TX_TOTAL_BYTES;
   output [63:0] TX_SERDES_DATA0;
   output [63:0] TX_SERDES_DATA1;
   output [63:0] TX_SERDES_DATA2;
   output [63:0] TX_SERDES_DATA3;
   output [65:0] RX_OTN_DATA_0;
   output [65:0] RX_OTN_DATA_1;
   output [65:0] RX_OTN_DATA_2;
   output [65:0] RX_OTN_DATA_3;
   output [65:0] RX_OTN_DATA_4;
   output [6:0] RX_LANE_ALIGNER_FILL_0;
   output [6:0] RX_LANE_ALIGNER_FILL_1;
   output [6:0] RX_LANE_ALIGNER_FILL_10;
   output [6:0] RX_LANE_ALIGNER_FILL_11;
   output [6:0] RX_LANE_ALIGNER_FILL_12;
   output [6:0] RX_LANE_ALIGNER_FILL_13;
   output [6:0] RX_LANE_ALIGNER_FILL_14;
   output [6:0] RX_LANE_ALIGNER_FILL_15;
   output [6:0] RX_LANE_ALIGNER_FILL_16;
   output [6:0] RX_LANE_ALIGNER_FILL_17;
   output [6:0] RX_LANE_ALIGNER_FILL_18;
   output [6:0] RX_LANE_ALIGNER_FILL_19;
   output [6:0] RX_LANE_ALIGNER_FILL_2;
   output [6:0] RX_LANE_ALIGNER_FILL_3;
   output [6:0] RX_LANE_ALIGNER_FILL_4;
   output [6:0] RX_LANE_ALIGNER_FILL_5;
   output [6:0] RX_LANE_ALIGNER_FILL_6;
   output [6:0] RX_LANE_ALIGNER_FILL_7;
   output [6:0] RX_LANE_ALIGNER_FILL_8;
   output [6:0] RX_LANE_ALIGNER_FILL_9;
   output [6:0] STAT_RX_TOTAL_BYTES;
   output [79:0] RX_PTP_TSTAMP_OUT;
   output [79:0] TX_PTP_TSTAMP_OUT;
   output [7:0] RX_OTN_BIP8_0;
   output [7:0] RX_OTN_BIP8_1;
   output [7:0] RX_OTN_BIP8_2;
   output [7:0] RX_OTN_BIP8_3;
   output [7:0] RX_OTN_BIP8_4;
   output [7:0] STAT_RX_LANE0_VLM_BIP7;
   output [7:0] STAT_RX_RSFEC_LANE_MAPPING;
   output [8:0] STAT_RX_PAUSE_REQ;
   output [8:0] STAT_RX_PAUSE_VALID;
   output [8:0] STAT_TX_PAUSE_VALID;
   input CSSD_CLK_STOP_EVENT;
   input CSSD_RESETN;
   input CTL_CAUI4_MODE;
   input CTL_RSFEC_ENABLE_TRANSCODER_BYPASS_MODE;
   input CTL_RSFEC_IEEE_ERROR_INDICATION_MODE;
   input CTL_RX_CHECK_ETYPE_GCP;
   input CTL_RX_CHECK_ETYPE_GPP;
   input CTL_RX_CHECK_ETYPE_PCP;
   input CTL_RX_CHECK_ETYPE_PPP;
   input CTL_RX_CHECK_MCAST_GCP;
   input CTL_RX_CHECK_MCAST_GPP;
   input CTL_RX_CHECK_MCAST_PCP;
   input CTL_RX_CHECK_MCAST_PPP;
   input CTL_RX_CHECK_OPCODE_GCP;
   input CTL_RX_CHECK_OPCODE_GPP;
   input CTL_RX_CHECK_OPCODE_PCP;
   input CTL_RX_CHECK_OPCODE_PPP;
   input CTL_RX_CHECK_SA_GCP;
   input CTL_RX_CHECK_SA_GPP;
   input CTL_RX_CHECK_SA_PCP;
   input CTL_RX_CHECK_SA_PPP;
   input CTL_RX_CHECK_UCAST_GCP;
   input CTL_RX_CHECK_UCAST_GPP;
   input CTL_RX_CHECK_UCAST_PCP;
   input CTL_RX_CHECK_UCAST_PPP;
   input CTL_RX_ENABLE;
   input CTL_RX_ENABLE_GCP;
   input CTL_RX_ENABLE_GPP;
   input CTL_RX_ENABLE_PCP;
   input CTL_RX_ENABLE_PPP;
   input CTL_RX_FORCE_RESYNC;
   input CTL_RX_RSFEC_ENABLE;
   input CTL_RX_RSFEC_ENABLE_CORRECTION;
   input CTL_RX_RSFEC_ENABLE_INDICATION;
   input CTL_RX_TEST_PATTERN;
   input CTL_TX_ENABLE;
   input CTL_TX_LANE0_VLM_BIP7_OVERRIDE;
   input CTL_TX_PTP_VLANE_ADJUST_MODE;
   input CTL_TX_RESEND_PAUSE;
   input CTL_TX_RSFEC_ENABLE;
   input CTL_TX_SEND_IDLE;
   input CTL_TX_SEND_LFI;
   input CTL_TX_SEND_RFI;
   input CTL_TX_TEST_PATTERN;
   input DRP_CLK;
   input DRP_EN;
   input DRP_WE;
   input RSFEC_BYPASS_RX_DIN_CW_START;
   input RSFEC_BYPASS_TX_DIN_CW_START;
   input RX_CLK;
   input RX_RESET;
   input SCAN_CLK;
   input SCAN_EN_N;
   input TEST_MODE_N;
   input TEST_RESET;
   input TX_CLK;
   input TX_ENAIN0;
   input TX_ENAIN1;
   input TX_ENAIN2;
   input TX_ENAIN3;
   input TX_EOPIN0;
   input TX_EOPIN1;
   input TX_EOPIN2;
   input TX_EOPIN3;
   input TX_ERRIN0;
   input TX_ERRIN1;
   input TX_ERRIN2;
   input TX_ERRIN3;
   input TX_PTP_UPD_CHKSUM_IN;
   input TX_RESET;
   input TX_SOPIN0;
   input TX_SOPIN1;
   input TX_SOPIN2;
   input TX_SOPIN3;
   input [127:0] TX_DATAIN0;
   input [127:0] TX_DATAIN1;
   input [127:0] TX_DATAIN2;
   input [127:0] TX_DATAIN3;
   input [15:0] CTL_TX_PAUSE_QUANTA0;
   input [15:0] CTL_TX_PAUSE_QUANTA1;
   input [15:0] CTL_TX_PAUSE_QUANTA2;
   input [15:0] CTL_TX_PAUSE_QUANTA3;
   input [15:0] CTL_TX_PAUSE_QUANTA4;
   input [15:0] CTL_TX_PAUSE_QUANTA5;
   input [15:0] CTL_TX_PAUSE_QUANTA6;
   input [15:0] CTL_TX_PAUSE_QUANTA7;
   input [15:0] CTL_TX_PAUSE_QUANTA8;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER0;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER1;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER2;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER3;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER4;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER5;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER6;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER7;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER8;
   input [15:0] DRP_DI;
   input [15:0] RX_SERDES_ALT_DATA0;
   input [15:0] RX_SERDES_ALT_DATA1;
   input [15:0] RX_SERDES_ALT_DATA2;
   input [15:0] RX_SERDES_ALT_DATA3;
   input [15:0] TX_PTP_CHKSUM_OFFSET_IN;
   input [15:0] TX_PTP_TAG_FIELD_IN;
   input [15:0] TX_PTP_TSTAMP_OFFSET_IN;
   input [1:0] TX_PTP_1588OP_IN;
   input [267:0] SCAN_IN;
   input [31:0] RX_SERDES_DATA4;
   input [31:0] RX_SERDES_DATA5;
   input [31:0] RX_SERDES_DATA6;
   input [31:0] RX_SERDES_DATA7;
   input [31:0] RX_SERDES_DATA8;
   input [31:0] RX_SERDES_DATA9;
   input [329:0] RSFEC_BYPASS_RX_DIN;
   input [329:0] RSFEC_BYPASS_TX_DIN;
   input [3:0] TX_MTYIN0;
   input [3:0] TX_MTYIN1;
   input [3:0] TX_MTYIN2;
   input [3:0] TX_MTYIN3;
   input [55:0] TX_PREIN;
   input [63:0] RX_SERDES_DATA0;
   input [63:0] RX_SERDES_DATA1;
   input [63:0] RX_SERDES_DATA2;
   input [63:0] RX_SERDES_DATA3;
   input [63:0] TX_PTP_RXTSTAMP_IN;
   input [79:0] CTL_RX_SYSTEMTIMERIN;
   input [79:0] CTL_TX_SYSTEMTIMERIN;
   input [7:0] CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE;
   input [8:0] CTL_RX_PAUSE_ACK;
   input [8:0] CTL_RX_PAUSE_ENABLE;
   input [8:0] CTL_TX_PAUSE_ENABLE;
   input [8:0] CTL_TX_PAUSE_REQ;
   input [9:0] DRP_ADDR;
   input [9:0] RX_SERDES_CLK;
   input [9:0] RX_SERDES_RESET;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module CMAC_TEST (
  DRP_DO,
  DRP_RDY,
  RX_DATAOUT0,
  RX_DATAOUT1,
  RX_DATAOUT2,
  RX_DATAOUT3,
  RX_ENAOUT0,
  RX_ENAOUT1,
  RX_ENAOUT2,
  RX_ENAOUT3,
  RX_EOPOUT0,
  RX_EOPOUT1,
  RX_EOPOUT2,
  RX_EOPOUT3,
  RX_ERROUT0,
  RX_ERROUT1,
  RX_ERROUT2,
  RX_ERROUT3,
  RX_LANE_ALIGNER_FILL_0,
  RX_LANE_ALIGNER_FILL_1,
  RX_LANE_ALIGNER_FILL_10,
  RX_LANE_ALIGNER_FILL_11,
  RX_LANE_ALIGNER_FILL_12,
  RX_LANE_ALIGNER_FILL_13,
  RX_LANE_ALIGNER_FILL_14,
  RX_LANE_ALIGNER_FILL_15,
  RX_LANE_ALIGNER_FILL_16,
  RX_LANE_ALIGNER_FILL_17,
  RX_LANE_ALIGNER_FILL_18,
  RX_LANE_ALIGNER_FILL_19,
  RX_LANE_ALIGNER_FILL_2,
  RX_LANE_ALIGNER_FILL_3,
  RX_LANE_ALIGNER_FILL_4,
  RX_LANE_ALIGNER_FILL_5,
  RX_LANE_ALIGNER_FILL_6,
  RX_LANE_ALIGNER_FILL_7,
  RX_LANE_ALIGNER_FILL_8,
  RX_LANE_ALIGNER_FILL_9,
  RX_MTYOUT0,
  RX_MTYOUT1,
  RX_MTYOUT2,
  RX_MTYOUT3,
  RX_PTP_PCSLANE_OUT,
  RX_PTP_TSTAMP_OUT,
  RX_SOPOUT0,
  RX_SOPOUT1,
  RX_SOPOUT2,
  RX_SOPOUT3,
  SCAN_OUT_CMAC,
  SCAN_OUT_DRPCTRL,
  STAT_RX_ALIGNED,
  STAT_RX_ALIGNED_ERR,
  STAT_RX_BAD_CODE,
  STAT_RX_BAD_FCS,
  STAT_RX_BAD_PREAMBLE,
  STAT_RX_BAD_SFD,
  STAT_RX_BIP_ERR_0,
  STAT_RX_BIP_ERR_1,
  STAT_RX_BIP_ERR_10,
  STAT_RX_BIP_ERR_11,
  STAT_RX_BIP_ERR_12,
  STAT_RX_BIP_ERR_13,
  STAT_RX_BIP_ERR_14,
  STAT_RX_BIP_ERR_15,
  STAT_RX_BIP_ERR_16,
  STAT_RX_BIP_ERR_17,
  STAT_RX_BIP_ERR_18,
  STAT_RX_BIP_ERR_19,
  STAT_RX_BIP_ERR_2,
  STAT_RX_BIP_ERR_3,
  STAT_RX_BIP_ERR_4,
  STAT_RX_BIP_ERR_5,
  STAT_RX_BIP_ERR_6,
  STAT_RX_BIP_ERR_7,
  STAT_RX_BIP_ERR_8,
  STAT_RX_BIP_ERR_9,
  STAT_RX_BLOCK_LOCK,
  STAT_RX_BROADCAST,
  STAT_RX_FRAGMENT,
  STAT_RX_FRAMING_ERR_0,
  STAT_RX_FRAMING_ERR_1,
  STAT_RX_FRAMING_ERR_10,
  STAT_RX_FRAMING_ERR_11,
  STAT_RX_FRAMING_ERR_12,
  STAT_RX_FRAMING_ERR_13,
  STAT_RX_FRAMING_ERR_14,
  STAT_RX_FRAMING_ERR_15,
  STAT_RX_FRAMING_ERR_16,
  STAT_RX_FRAMING_ERR_17,
  STAT_RX_FRAMING_ERR_18,
  STAT_RX_FRAMING_ERR_19,
  STAT_RX_FRAMING_ERR_2,
  STAT_RX_FRAMING_ERR_3,
  STAT_RX_FRAMING_ERR_4,
  STAT_RX_FRAMING_ERR_5,
  STAT_RX_FRAMING_ERR_6,
  STAT_RX_FRAMING_ERR_7,
  STAT_RX_FRAMING_ERR_8,
  STAT_RX_FRAMING_ERR_9,
  STAT_RX_FRAMING_ERR_VALID_0,
  STAT_RX_FRAMING_ERR_VALID_1,
  STAT_RX_FRAMING_ERR_VALID_10,
  STAT_RX_FRAMING_ERR_VALID_11,
  STAT_RX_FRAMING_ERR_VALID_12,
  STAT_RX_FRAMING_ERR_VALID_13,
  STAT_RX_FRAMING_ERR_VALID_14,
  STAT_RX_FRAMING_ERR_VALID_15,
  STAT_RX_FRAMING_ERR_VALID_16,
  STAT_RX_FRAMING_ERR_VALID_17,
  STAT_RX_FRAMING_ERR_VALID_18,
  STAT_RX_FRAMING_ERR_VALID_19,
  STAT_RX_FRAMING_ERR_VALID_2,
  STAT_RX_FRAMING_ERR_VALID_3,
  STAT_RX_FRAMING_ERR_VALID_4,
  STAT_RX_FRAMING_ERR_VALID_5,
  STAT_RX_FRAMING_ERR_VALID_6,
  STAT_RX_FRAMING_ERR_VALID_7,
  STAT_RX_FRAMING_ERR_VALID_8,
  STAT_RX_FRAMING_ERR_VALID_9,
  STAT_RX_GOT_SIGNAL_OS,
  STAT_RX_HI_BER,
  STAT_RX_INRANGEERR,
  STAT_RX_INTERNAL_LOCAL_FAULT,
  STAT_RX_JABBER,
  STAT_RX_LANE0_VLM_BIP7,
  STAT_RX_LANE0_VLM_BIP7_VALID,
  STAT_RX_LOCAL_FAULT,
  STAT_RX_MF_ERR,
  STAT_RX_MF_LEN_ERR,
  STAT_RX_MF_REPEAT_ERR,
  STAT_RX_MISALIGNED,
  STAT_RX_MULTICAST,
  STAT_RX_OVERSIZE,
  STAT_RX_PACKET_1024_1518_BYTES,
  STAT_RX_PACKET_128_255_BYTES,
  STAT_RX_PACKET_1519_1522_BYTES,
  STAT_RX_PACKET_1523_1548_BYTES,
  STAT_RX_PACKET_1549_2047_BYTES,
  STAT_RX_PACKET_2048_4095_BYTES,
  STAT_RX_PACKET_256_511_BYTES,
  STAT_RX_PACKET_4096_8191_BYTES,
  STAT_RX_PACKET_512_1023_BYTES,
  STAT_RX_PACKET_64_BYTES,
  STAT_RX_PACKET_65_127_BYTES,
  STAT_RX_PACKET_8192_9215_BYTES,
  STAT_RX_PACKET_BAD_FCS,
  STAT_RX_PACKET_LARGE,
  STAT_RX_PACKET_SMALL,
  STAT_RX_PAUSE,
  STAT_RX_PAUSE_QUANTA0,
  STAT_RX_PAUSE_QUANTA1,
  STAT_RX_PAUSE_QUANTA2,
  STAT_RX_PAUSE_QUANTA3,
  STAT_RX_PAUSE_QUANTA4,
  STAT_RX_PAUSE_QUANTA5,
  STAT_RX_PAUSE_QUANTA6,
  STAT_RX_PAUSE_QUANTA7,
  STAT_RX_PAUSE_QUANTA8,
  STAT_RX_PAUSE_REQ,
  STAT_RX_PAUSE_VALID,
  STAT_RX_RECEIVED_LOCAL_FAULT,
  STAT_RX_REMOTE_FAULT,
  STAT_RX_STATUS,
  STAT_RX_STOMPED_FCS,
  STAT_RX_SYNCED,
  STAT_RX_SYNCED_ERR,
  STAT_RX_TEST_PATTERN_MISMATCH,
  STAT_RX_TOOLONG,
  STAT_RX_TOTAL_BYTES,
  STAT_RX_TOTAL_GOOD_BYTES,
  STAT_RX_TOTAL_GOOD_PACKETS,
  STAT_RX_TOTAL_PACKETS,
  STAT_RX_TRUNCATED,
  STAT_RX_UNDERSIZE,
  STAT_RX_UNICAST,
  STAT_RX_USER_PAUSE,
  STAT_RX_VLAN,
  STAT_RX_VL_DEMUXED,
  STAT_RX_VL_NUMBER_0,
  STAT_RX_VL_NUMBER_1,
  STAT_RX_VL_NUMBER_10,
  STAT_RX_VL_NUMBER_11,
  STAT_RX_VL_NUMBER_12,
  STAT_RX_VL_NUMBER_13,
  STAT_RX_VL_NUMBER_14,
  STAT_RX_VL_NUMBER_15,
  STAT_RX_VL_NUMBER_16,
  STAT_RX_VL_NUMBER_17,
  STAT_RX_VL_NUMBER_18,
  STAT_RX_VL_NUMBER_19,
  STAT_RX_VL_NUMBER_2,
  STAT_RX_VL_NUMBER_3,
  STAT_RX_VL_NUMBER_4,
  STAT_RX_VL_NUMBER_5,
  STAT_RX_VL_NUMBER_6,
  STAT_RX_VL_NUMBER_7,
  STAT_RX_VL_NUMBER_8,
  STAT_RX_VL_NUMBER_9,
  STAT_TX_BAD_FCS,
  STAT_TX_BROADCAST,
  STAT_TX_FRAME_ERROR,
  STAT_TX_LOCAL_FAULT,
  STAT_TX_MULTICAST,
  STAT_TX_PACKET_1024_1518_BYTES,
  STAT_TX_PACKET_128_255_BYTES,
  STAT_TX_PACKET_1519_1522_BYTES,
  STAT_TX_PACKET_1523_1548_BYTES,
  STAT_TX_PACKET_1549_2047_BYTES,
  STAT_TX_PACKET_2048_4095_BYTES,
  STAT_TX_PACKET_256_511_BYTES,
  STAT_TX_PACKET_4096_8191_BYTES,
  STAT_TX_PACKET_512_1023_BYTES,
  STAT_TX_PACKET_64_BYTES,
  STAT_TX_PACKET_65_127_BYTES,
  STAT_TX_PACKET_8192_9215_BYTES,
  STAT_TX_PACKET_LARGE,
  STAT_TX_PACKET_SMALL,
  STAT_TX_PAUSE,
  STAT_TX_PAUSE_VALID,
  STAT_TX_PTP_FIFO_READ_ERROR,
  STAT_TX_PTP_FIFO_WRITE_ERROR,
  STAT_TX_TOTAL_BYTES,
  STAT_TX_TOTAL_GOOD_BYTES,
  STAT_TX_TOTAL_GOOD_PACKETS,
  STAT_TX_TOTAL_PACKETS,
  STAT_TX_UNICAST,
  STAT_TX_USER_PAUSE,
  STAT_TX_VLAN,
  TX_OVFOUT,
  TX_PTP_PCSLANE_OUT,
  TX_PTP_TSTAMP_OUT,
  TX_PTP_TSTAMP_TAG_OUT,
  TX_PTP_TSTAMP_VALID_OUT,
  TX_RDYOUT,
  TX_SERDES_ALT_DATA0,
  TX_SERDES_ALT_DATA1,
  TX_SERDES_ALT_DATA2,
  TX_SERDES_ALT_DATA3,
  TX_SERDES_DATA0,
  TX_SERDES_DATA1,
  TX_SERDES_DATA2,
  TX_SERDES_DATA3,
  TX_SERDES_DATA4,
  TX_SERDES_DATA5,
  TX_SERDES_DATA6,
  TX_SERDES_DATA7,
  TX_SERDES_DATA8,
  TX_SERDES_DATA9,
  TX_UNFOUT,
  CTL_CAUI4_MODE,
  CTL_RX_CHECK_ETYPE_GCP,
  CTL_RX_CHECK_ETYPE_GPP,
  CTL_RX_CHECK_ETYPE_PCP,
  CTL_RX_CHECK_ETYPE_PPP,
  CTL_RX_CHECK_MCAST_GCP,
  CTL_RX_CHECK_MCAST_GPP,
  CTL_RX_CHECK_MCAST_PCP,
  CTL_RX_CHECK_MCAST_PPP,
  CTL_RX_CHECK_OPCODE_GCP,
  CTL_RX_CHECK_OPCODE_GPP,
  CTL_RX_CHECK_OPCODE_PCP,
  CTL_RX_CHECK_OPCODE_PPP,
  CTL_RX_CHECK_SA_GCP,
  CTL_RX_CHECK_SA_GPP,
  CTL_RX_CHECK_SA_PCP,
  CTL_RX_CHECK_SA_PPP,
  CTL_RX_CHECK_UCAST_GCP,
  CTL_RX_CHECK_UCAST_GPP,
  CTL_RX_CHECK_UCAST_PCP,
  CTL_RX_CHECK_UCAST_PPP,
  CTL_RX_ENABLE,
  CTL_RX_ENABLE_GCP,
  CTL_RX_ENABLE_GPP,
  CTL_RX_ENABLE_PCP,
  CTL_RX_ENABLE_PPP,
  CTL_RX_FORCE_RESYNC,
  CTL_RX_PAUSE_ACK,
  CTL_RX_PAUSE_ENABLE,
  CTL_RX_SYSTEMTIMERIN,
  CTL_RX_TEST_PATTERN,
  CTL_TX_ENABLE,
  CTL_TX_LANE0_VLM_BIP7_OVERRIDE,
  CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE,
  CTL_TX_PAUSE_ENABLE,
  CTL_TX_PAUSE_QUANTA0,
  CTL_TX_PAUSE_QUANTA1,
  CTL_TX_PAUSE_QUANTA2,
  CTL_TX_PAUSE_QUANTA3,
  CTL_TX_PAUSE_QUANTA4,
  CTL_TX_PAUSE_QUANTA5,
  CTL_TX_PAUSE_QUANTA6,
  CTL_TX_PAUSE_QUANTA7,
  CTL_TX_PAUSE_QUANTA8,
  CTL_TX_PAUSE_REFRESH_TIMER0,
  CTL_TX_PAUSE_REFRESH_TIMER1,
  CTL_TX_PAUSE_REFRESH_TIMER2,
  CTL_TX_PAUSE_REFRESH_TIMER3,
  CTL_TX_PAUSE_REFRESH_TIMER4,
  CTL_TX_PAUSE_REFRESH_TIMER5,
  CTL_TX_PAUSE_REFRESH_TIMER6,
  CTL_TX_PAUSE_REFRESH_TIMER7,
  CTL_TX_PAUSE_REFRESH_TIMER8,
  CTL_TX_PAUSE_REQ,
  CTL_TX_PTP_VLANE_ADJUST_MODE,
  CTL_TX_RESEND_PAUSE,
  CTL_TX_SEND_IDLE,
  CTL_TX_SEND_RFI,
  CTL_TX_SYSTEMTIMERIN,
  CTL_TX_TEST_PATTERN,
  DRP_ADDR,
  DRP_CLK,
  DRP_DI,
  DRP_EN,
  DRP_WE,
  RX_CLK,
  RX_RESET,
  RX_SERDES_ALT_DATA0,
  RX_SERDES_ALT_DATA1,
  RX_SERDES_ALT_DATA2,
  RX_SERDES_ALT_DATA3,
  RX_SERDES_CLK,
  RX_SERDES_DATA0,
  RX_SERDES_DATA1,
  RX_SERDES_DATA2,
  RX_SERDES_DATA3,
  RX_SERDES_DATA4,
  RX_SERDES_DATA5,
  RX_SERDES_DATA6,
  RX_SERDES_DATA7,
  RX_SERDES_DATA8,
  RX_SERDES_DATA9,
  RX_SERDES_RESET,
  SCAN_EN,
  SCAN_IN_CMAC,
  SCAN_IN_DRPCTRL,
  TEST_MODE,
  TEST_RESET,
  TX_CLK,
  TX_DATAIN0,
  TX_DATAIN1,
  TX_DATAIN2,
  TX_DATAIN3,
  TX_ENAIN0,
  TX_ENAIN1,
  TX_ENAIN2,
  TX_ENAIN3,
  TX_EOPIN0,
  TX_EOPIN1,
  TX_EOPIN2,
  TX_EOPIN3,
  TX_ERRIN0,
  TX_ERRIN1,
  TX_ERRIN2,
  TX_ERRIN3,
  TX_MTYIN0,
  TX_MTYIN1,
  TX_MTYIN2,
  TX_MTYIN3,
  TX_PTP_1588OP_IN,
  TX_PTP_CHKSUM_OFFSET_IN,
  TX_PTP_RXTSTAMP_IN,
  TX_PTP_TAG_FIELD_IN,
  TX_PTP_TSTAMP_OFFSET_IN,
  TX_PTP_UPD_CHKSUM_IN,
  TX_RESET,
  TX_SOPIN0,
  TX_SOPIN1,
  TX_SOPIN2,
  TX_SOPIN3
);
  parameter CTL_PTP_TRANSPCLK_MODE = "FALSE";
  parameter CTL_RX_CHECK_ACK = "TRUE";
  parameter CTL_RX_CHECK_PREAMBLE = "FALSE";
  parameter CTL_RX_CHECK_SFD = "FALSE";
  parameter CTL_RX_DELETE_FCS = "TRUE";
  parameter [15:0] CTL_RX_ETYPE_GCP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_GPP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_PCP = 16'h8808;
  parameter [15:0] CTL_RX_ETYPE_PPP = 16'h8808;
  parameter CTL_RX_FORWARD_CONTROL = "FALSE";
  parameter CTL_RX_IGNORE_FCS = "FALSE";
  parameter [14:0] CTL_RX_MAX_PACKET_LEN = 15'h2580;
  parameter [7:0] CTL_RX_MIN_PACKET_LEN = 8'h40;
  parameter [15:0] CTL_RX_OPCODE_GPP = 16'h0001;
  parameter [15:0] CTL_RX_OPCODE_MAX_GCP = 16'hFFFF;
  parameter [15:0] CTL_RX_OPCODE_MAX_PCP = 16'hFFFF;
  parameter [15:0] CTL_RX_OPCODE_MIN_GCP = 16'h0000;
  parameter [15:0] CTL_RX_OPCODE_MIN_PCP = 16'h0000;
  parameter [15:0] CTL_RX_OPCODE_PPP = 16'h0001;
  parameter [47:0] CTL_RX_PAUSE_DA_MCAST = 48'h0180C2000001;
  parameter [47:0] CTL_RX_PAUSE_DA_UCAST = 48'h000000000000;
  parameter [47:0] CTL_RX_PAUSE_SA = 48'h000000000000;
  parameter CTL_RX_PROCESS_LFI = "FALSE";
  parameter [15:0] CTL_RX_VL_LENGTH_MINUS1 = 16'h3FFF;
  parameter [63:0] CTL_RX_VL_MARKER_ID0 = 64'hC16821003E97DE00;
  parameter [63:0] CTL_RX_VL_MARKER_ID1 = 64'h9D718E00628E7100;
  parameter [63:0] CTL_RX_VL_MARKER_ID10 = 64'hFD6C990002936600;
  parameter [63:0] CTL_RX_VL_MARKER_ID11 = 64'hB9915500466EAA00;
  parameter [63:0] CTL_RX_VL_MARKER_ID12 = 64'h5CB9B200A3464D00;
  parameter [63:0] CTL_RX_VL_MARKER_ID13 = 64'h1AF8BD00E5074200;
  parameter [63:0] CTL_RX_VL_MARKER_ID14 = 64'h83C7CA007C383500;
  parameter [63:0] CTL_RX_VL_MARKER_ID15 = 64'h3536CD00CAC93200;
  parameter [63:0] CTL_RX_VL_MARKER_ID16 = 64'hC4314C003BCEB300;
  parameter [63:0] CTL_RX_VL_MARKER_ID17 = 64'hADD6B70052294800;
  parameter [63:0] CTL_RX_VL_MARKER_ID18 = 64'h5F662A00A099D500;
  parameter [63:0] CTL_RX_VL_MARKER_ID19 = 64'hC0F0E5003F0F1A00;
  parameter [63:0] CTL_RX_VL_MARKER_ID2 = 64'h594BE800A6B41700;
  parameter [63:0] CTL_RX_VL_MARKER_ID3 = 64'h4D957B00B26A8400;
  parameter [63:0] CTL_RX_VL_MARKER_ID4 = 64'hF50709000AF8F600;
  parameter [63:0] CTL_RX_VL_MARKER_ID5 = 64'hDD14C20022EB3D00;
  parameter [63:0] CTL_RX_VL_MARKER_ID6 = 64'h9A4A260065B5D900;
  parameter [63:0] CTL_RX_VL_MARKER_ID7 = 64'h7B45660084BA9900;
  parameter [63:0] CTL_RX_VL_MARKER_ID8 = 64'hA02476005FDB8900;
  parameter [63:0] CTL_RX_VL_MARKER_ID9 = 64'h68C9FB0097360400;
  parameter CTL_TEST_MODE_PIN_CHAR = "FALSE";
  parameter [47:0] CTL_TX_DA_GPP = 48'h0180C2000001;
  parameter [47:0] CTL_TX_DA_PPP = 48'h0180C2000001;
  parameter [15:0] CTL_TX_ETHERTYPE_GPP = 16'h8808;
  parameter [15:0] CTL_TX_ETHERTYPE_PPP = 16'h8808;
  parameter CTL_TX_FCS_INS_ENABLE = "TRUE";
  parameter CTL_TX_IGNORE_FCS = "FALSE";
  parameter [15:0] CTL_TX_OPCODE_GPP = 16'h0001;
  parameter [15:0] CTL_TX_OPCODE_PPP = 16'h0001;
  parameter CTL_TX_PTP_1STEP_ENABLE = "FALSE";
  parameter [10:0] CTL_TX_PTP_LATENCY_ADJUST = 11'h2C1;
  parameter [47:0] CTL_TX_SA_GPP = 48'h000000000000;
  parameter [47:0] CTL_TX_SA_PPP = 48'h000000000000;
  parameter [15:0] CTL_TX_VL_LENGTH_MINUS1 = 16'h3FFF;
  parameter [63:0] CTL_TX_VL_MARKER_ID0 = 64'hC16821003E97DE00;
  parameter [63:0] CTL_TX_VL_MARKER_ID1 = 64'h9D718E00628E7100;
  parameter [63:0] CTL_TX_VL_MARKER_ID10 = 64'hFD6C990002936600;
  parameter [63:0] CTL_TX_VL_MARKER_ID11 = 64'hB9915500466EAA00;
  parameter [63:0] CTL_TX_VL_MARKER_ID12 = 64'h5CB9B200A3464D00;
  parameter [63:0] CTL_TX_VL_MARKER_ID13 = 64'h1AF8BD00E5074200;
  parameter [63:0] CTL_TX_VL_MARKER_ID14 = 64'h83C7CA007C383500;
  parameter [63:0] CTL_TX_VL_MARKER_ID15 = 64'h3536CD00CAC93200;
  parameter [63:0] CTL_TX_VL_MARKER_ID16 = 64'hC4314C003BCEB300;
  parameter [63:0] CTL_TX_VL_MARKER_ID17 = 64'hADD6B70052294800;
  parameter [63:0] CTL_TX_VL_MARKER_ID18 = 64'h5F662A00A099D500;
  parameter [63:0] CTL_TX_VL_MARKER_ID19 = 64'hC0F0E5003F0F1A00;
  parameter [63:0] CTL_TX_VL_MARKER_ID2 = 64'h594BE800A6B41700;
  parameter [63:0] CTL_TX_VL_MARKER_ID3 = 64'h4D957B00B26A8400;
  parameter [63:0] CTL_TX_VL_MARKER_ID4 = 64'hF50709000AF8F600;
  parameter [63:0] CTL_TX_VL_MARKER_ID5 = 64'hDD14C20022EB3D00;
  parameter [63:0] CTL_TX_VL_MARKER_ID6 = 64'h9A4A260065B5D900;
  parameter [63:0] CTL_TX_VL_MARKER_ID7 = 64'h7B45660084BA9900;
  parameter [63:0] CTL_TX_VL_MARKER_ID8 = 64'hA02476005FDB8900;
  parameter [63:0] CTL_TX_VL_MARKER_ID9 = 64'h68C9FB0097360400;
  parameter SIM_VERSION = "2.0";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
   output DRP_RDY;
   output RX_ENAOUT0;
   output RX_ENAOUT1;
   output RX_ENAOUT2;
   output RX_ENAOUT3;
   output RX_EOPOUT0;
   output RX_EOPOUT1;
   output RX_EOPOUT2;
   output RX_EOPOUT3;
   output RX_ERROUT0;
   output RX_ERROUT1;
   output RX_ERROUT2;
   output RX_ERROUT3;
   output RX_SOPOUT0;
   output RX_SOPOUT1;
   output RX_SOPOUT2;
   output RX_SOPOUT3;
   output STAT_RX_ALIGNED;
   output STAT_RX_ALIGNED_ERR;
   output STAT_RX_BAD_PREAMBLE;
   output STAT_RX_BAD_SFD;
   output STAT_RX_BIP_ERR_0;
   output STAT_RX_BIP_ERR_1;
   output STAT_RX_BIP_ERR_10;
   output STAT_RX_BIP_ERR_11;
   output STAT_RX_BIP_ERR_12;
   output STAT_RX_BIP_ERR_13;
   output STAT_RX_BIP_ERR_14;
   output STAT_RX_BIP_ERR_15;
   output STAT_RX_BIP_ERR_16;
   output STAT_RX_BIP_ERR_17;
   output STAT_RX_BIP_ERR_18;
   output STAT_RX_BIP_ERR_19;
   output STAT_RX_BIP_ERR_2;
   output STAT_RX_BIP_ERR_3;
   output STAT_RX_BIP_ERR_4;
   output STAT_RX_BIP_ERR_5;
   output STAT_RX_BIP_ERR_6;
   output STAT_RX_BIP_ERR_7;
   output STAT_RX_BIP_ERR_8;
   output STAT_RX_BIP_ERR_9;
   output STAT_RX_BROADCAST;
   output STAT_RX_FRAMING_ERR_VALID_0;
   output STAT_RX_FRAMING_ERR_VALID_1;
   output STAT_RX_FRAMING_ERR_VALID_10;
   output STAT_RX_FRAMING_ERR_VALID_11;
   output STAT_RX_FRAMING_ERR_VALID_12;
   output STAT_RX_FRAMING_ERR_VALID_13;
   output STAT_RX_FRAMING_ERR_VALID_14;
   output STAT_RX_FRAMING_ERR_VALID_15;
   output STAT_RX_FRAMING_ERR_VALID_16;
   output STAT_RX_FRAMING_ERR_VALID_17;
   output STAT_RX_FRAMING_ERR_VALID_18;
   output STAT_RX_FRAMING_ERR_VALID_19;
   output STAT_RX_FRAMING_ERR_VALID_2;
   output STAT_RX_FRAMING_ERR_VALID_3;
   output STAT_RX_FRAMING_ERR_VALID_4;
   output STAT_RX_FRAMING_ERR_VALID_5;
   output STAT_RX_FRAMING_ERR_VALID_6;
   output STAT_RX_FRAMING_ERR_VALID_7;
   output STAT_RX_FRAMING_ERR_VALID_8;
   output STAT_RX_FRAMING_ERR_VALID_9;
   output STAT_RX_GOT_SIGNAL_OS;
   output STAT_RX_HI_BER;
   output STAT_RX_INRANGEERR;
   output STAT_RX_INTERNAL_LOCAL_FAULT;
   output STAT_RX_JABBER;
   output STAT_RX_LANE0_VLM_BIP7_VALID;
   output STAT_RX_LOCAL_FAULT;
   output STAT_RX_MISALIGNED;
   output STAT_RX_MULTICAST;
   output STAT_RX_OVERSIZE;
   output STAT_RX_PACKET_1024_1518_BYTES;
   output STAT_RX_PACKET_128_255_BYTES;
   output STAT_RX_PACKET_1519_1522_BYTES;
   output STAT_RX_PACKET_1523_1548_BYTES;
   output STAT_RX_PACKET_1549_2047_BYTES;
   output STAT_RX_PACKET_2048_4095_BYTES;
   output STAT_RX_PACKET_256_511_BYTES;
   output STAT_RX_PACKET_4096_8191_BYTES;
   output STAT_RX_PACKET_512_1023_BYTES;
   output STAT_RX_PACKET_64_BYTES;
   output STAT_RX_PACKET_65_127_BYTES;
   output STAT_RX_PACKET_8192_9215_BYTES;
   output STAT_RX_PACKET_BAD_FCS;
   output STAT_RX_PACKET_LARGE;
   output STAT_RX_PAUSE;
   output STAT_RX_RECEIVED_LOCAL_FAULT;
   output STAT_RX_REMOTE_FAULT;
   output STAT_RX_STATUS;
   output STAT_RX_TOOLONG;
   output STAT_RX_TOTAL_GOOD_PACKETS;
   output STAT_RX_TRUNCATED;
   output STAT_RX_UNICAST;
   output STAT_RX_USER_PAUSE;
   output STAT_RX_VLAN;
   output STAT_TX_BAD_FCS;
   output STAT_TX_BROADCAST;
   output STAT_TX_FRAME_ERROR;
   output STAT_TX_LOCAL_FAULT;
   output STAT_TX_MULTICAST;
   output STAT_TX_PACKET_1024_1518_BYTES;
   output STAT_TX_PACKET_128_255_BYTES;
   output STAT_TX_PACKET_1519_1522_BYTES;
   output STAT_TX_PACKET_1523_1548_BYTES;
   output STAT_TX_PACKET_1549_2047_BYTES;
   output STAT_TX_PACKET_2048_4095_BYTES;
   output STAT_TX_PACKET_256_511_BYTES;
   output STAT_TX_PACKET_4096_8191_BYTES;
   output STAT_TX_PACKET_512_1023_BYTES;
   output STAT_TX_PACKET_64_BYTES;
   output STAT_TX_PACKET_65_127_BYTES;
   output STAT_TX_PACKET_8192_9215_BYTES;
   output STAT_TX_PACKET_LARGE;
   output STAT_TX_PACKET_SMALL;
   output STAT_TX_PAUSE;
   output STAT_TX_PTP_FIFO_READ_ERROR;
   output STAT_TX_PTP_FIFO_WRITE_ERROR;
   output STAT_TX_TOTAL_GOOD_PACKETS;
   output STAT_TX_TOTAL_PACKETS;
   output STAT_TX_UNICAST;
   output STAT_TX_USER_PAUSE;
   output STAT_TX_VLAN;
   output TX_OVFOUT;
   output TX_PTP_TSTAMP_VALID_OUT;
   output TX_RDYOUT;
   output TX_UNFOUT;
   output [127:0] RX_DATAOUT0;
   output [127:0] RX_DATAOUT1;
   output [127:0] RX_DATAOUT2;
   output [127:0] RX_DATAOUT3;
   output [12:0] SCAN_OUT_DRPCTRL;
   output [13:0] STAT_RX_TOTAL_GOOD_BYTES;
   output [13:0] STAT_TX_TOTAL_GOOD_BYTES;
   output [15:0] DRP_DO;
   output [15:0] STAT_RX_PAUSE_QUANTA0;
   output [15:0] STAT_RX_PAUSE_QUANTA1;
   output [15:0] STAT_RX_PAUSE_QUANTA2;
   output [15:0] STAT_RX_PAUSE_QUANTA3;
   output [15:0] STAT_RX_PAUSE_QUANTA4;
   output [15:0] STAT_RX_PAUSE_QUANTA5;
   output [15:0] STAT_RX_PAUSE_QUANTA6;
   output [15:0] STAT_RX_PAUSE_QUANTA7;
   output [15:0] STAT_RX_PAUSE_QUANTA8;
   output [15:0] TX_PTP_TSTAMP_TAG_OUT;
   output [15:0] TX_SERDES_ALT_DATA0;
   output [15:0] TX_SERDES_ALT_DATA1;
   output [15:0] TX_SERDES_ALT_DATA2;
   output [15:0] TX_SERDES_ALT_DATA3;
   output [181:0] SCAN_OUT_CMAC;
   output [19:0] STAT_RX_BLOCK_LOCK;
   output [19:0] STAT_RX_MF_ERR;
   output [19:0] STAT_RX_MF_LEN_ERR;
   output [19:0] STAT_RX_MF_REPEAT_ERR;
   output [19:0] STAT_RX_SYNCED;
   output [19:0] STAT_RX_SYNCED_ERR;
   output [19:0] STAT_RX_VL_DEMUXED;
   output [2:0] STAT_RX_TEST_PATTERN_MISMATCH;
   output [31:0] TX_SERDES_DATA4;
   output [31:0] TX_SERDES_DATA5;
   output [31:0] TX_SERDES_DATA6;
   output [31:0] TX_SERDES_DATA7;
   output [31:0] TX_SERDES_DATA8;
   output [31:0] TX_SERDES_DATA9;
   output [3:0] RX_MTYOUT0;
   output [3:0] RX_MTYOUT1;
   output [3:0] RX_MTYOUT2;
   output [3:0] RX_MTYOUT3;
   output [3:0] STAT_RX_BAD_FCS;
   output [3:0] STAT_RX_FRAGMENT;
   output [3:0] STAT_RX_FRAMING_ERR_0;
   output [3:0] STAT_RX_FRAMING_ERR_1;
   output [3:0] STAT_RX_FRAMING_ERR_10;
   output [3:0] STAT_RX_FRAMING_ERR_11;
   output [3:0] STAT_RX_FRAMING_ERR_12;
   output [3:0] STAT_RX_FRAMING_ERR_13;
   output [3:0] STAT_RX_FRAMING_ERR_14;
   output [3:0] STAT_RX_FRAMING_ERR_15;
   output [3:0] STAT_RX_FRAMING_ERR_16;
   output [3:0] STAT_RX_FRAMING_ERR_17;
   output [3:0] STAT_RX_FRAMING_ERR_18;
   output [3:0] STAT_RX_FRAMING_ERR_19;
   output [3:0] STAT_RX_FRAMING_ERR_2;
   output [3:0] STAT_RX_FRAMING_ERR_3;
   output [3:0] STAT_RX_FRAMING_ERR_4;
   output [3:0] STAT_RX_FRAMING_ERR_5;
   output [3:0] STAT_RX_FRAMING_ERR_6;
   output [3:0] STAT_RX_FRAMING_ERR_7;
   output [3:0] STAT_RX_FRAMING_ERR_8;
   output [3:0] STAT_RX_FRAMING_ERR_9;
   output [3:0] STAT_RX_PACKET_SMALL;
   output [3:0] STAT_RX_STOMPED_FCS;
   output [3:0] STAT_RX_TOTAL_PACKETS;
   output [3:0] STAT_RX_UNDERSIZE;
   output [4:0] RX_PTP_PCSLANE_OUT;
   output [4:0] STAT_RX_VL_NUMBER_0;
   output [4:0] STAT_RX_VL_NUMBER_1;
   output [4:0] STAT_RX_VL_NUMBER_10;
   output [4:0] STAT_RX_VL_NUMBER_11;
   output [4:0] STAT_RX_VL_NUMBER_12;
   output [4:0] STAT_RX_VL_NUMBER_13;
   output [4:0] STAT_RX_VL_NUMBER_14;
   output [4:0] STAT_RX_VL_NUMBER_15;
   output [4:0] STAT_RX_VL_NUMBER_16;
   output [4:0] STAT_RX_VL_NUMBER_17;
   output [4:0] STAT_RX_VL_NUMBER_18;
   output [4:0] STAT_RX_VL_NUMBER_19;
   output [4:0] STAT_RX_VL_NUMBER_2;
   output [4:0] STAT_RX_VL_NUMBER_3;
   output [4:0] STAT_RX_VL_NUMBER_4;
   output [4:0] STAT_RX_VL_NUMBER_5;
   output [4:0] STAT_RX_VL_NUMBER_6;
   output [4:0] STAT_RX_VL_NUMBER_7;
   output [4:0] STAT_RX_VL_NUMBER_8;
   output [4:0] STAT_RX_VL_NUMBER_9;
   output [4:0] TX_PTP_PCSLANE_OUT;
   output [63:0] TX_SERDES_DATA0;
   output [63:0] TX_SERDES_DATA1;
   output [63:0] TX_SERDES_DATA2;
   output [63:0] TX_SERDES_DATA3;
   output [6:0] RX_LANE_ALIGNER_FILL_0;
   output [6:0] RX_LANE_ALIGNER_FILL_1;
   output [6:0] RX_LANE_ALIGNER_FILL_10;
   output [6:0] RX_LANE_ALIGNER_FILL_11;
   output [6:0] RX_LANE_ALIGNER_FILL_12;
   output [6:0] RX_LANE_ALIGNER_FILL_13;
   output [6:0] RX_LANE_ALIGNER_FILL_14;
   output [6:0] RX_LANE_ALIGNER_FILL_15;
   output [6:0] RX_LANE_ALIGNER_FILL_16;
   output [6:0] RX_LANE_ALIGNER_FILL_17;
   output [6:0] RX_LANE_ALIGNER_FILL_18;
   output [6:0] RX_LANE_ALIGNER_FILL_19;
   output [6:0] RX_LANE_ALIGNER_FILL_2;
   output [6:0] RX_LANE_ALIGNER_FILL_3;
   output [6:0] RX_LANE_ALIGNER_FILL_4;
   output [6:0] RX_LANE_ALIGNER_FILL_5;
   output [6:0] RX_LANE_ALIGNER_FILL_6;
   output [6:0] RX_LANE_ALIGNER_FILL_7;
   output [6:0] RX_LANE_ALIGNER_FILL_8;
   output [6:0] RX_LANE_ALIGNER_FILL_9;
   output [6:0] STAT_RX_BAD_CODE;
   output [6:0] STAT_TX_TOTAL_BYTES;
   output [79:0] RX_PTP_TSTAMP_OUT;
   output [79:0] TX_PTP_TSTAMP_OUT;
   output [7:0] STAT_RX_LANE0_VLM_BIP7;
   output [7:0] STAT_RX_TOTAL_BYTES;
   output [8:0] STAT_RX_PAUSE_REQ;
   output [8:0] STAT_RX_PAUSE_VALID;
   output [8:0] STAT_TX_PAUSE_VALID;
   input CTL_CAUI4_MODE;
   input CTL_RX_CHECK_ETYPE_GCP;
   input CTL_RX_CHECK_ETYPE_GPP;
   input CTL_RX_CHECK_ETYPE_PCP;
   input CTL_RX_CHECK_ETYPE_PPP;
   input CTL_RX_CHECK_MCAST_GCP;
   input CTL_RX_CHECK_MCAST_GPP;
   input CTL_RX_CHECK_MCAST_PCP;
   input CTL_RX_CHECK_MCAST_PPP;
   input CTL_RX_CHECK_OPCODE_GCP;
   input CTL_RX_CHECK_OPCODE_GPP;
   input CTL_RX_CHECK_OPCODE_PCP;
   input CTL_RX_CHECK_OPCODE_PPP;
   input CTL_RX_CHECK_SA_GCP;
   input CTL_RX_CHECK_SA_GPP;
   input CTL_RX_CHECK_SA_PCP;
   input CTL_RX_CHECK_SA_PPP;
   input CTL_RX_CHECK_UCAST_GCP;
   input CTL_RX_CHECK_UCAST_GPP;
   input CTL_RX_CHECK_UCAST_PCP;
   input CTL_RX_CHECK_UCAST_PPP;
   input CTL_RX_ENABLE;
   input CTL_RX_ENABLE_GCP;
   input CTL_RX_ENABLE_GPP;
   input CTL_RX_ENABLE_PCP;
   input CTL_RX_ENABLE_PPP;
   input CTL_RX_FORCE_RESYNC;
   input CTL_RX_TEST_PATTERN;
   input CTL_TX_ENABLE;
   input CTL_TX_LANE0_VLM_BIP7_OVERRIDE;
   input CTL_TX_PTP_VLANE_ADJUST_MODE;
   input CTL_TX_RESEND_PAUSE;
   input CTL_TX_SEND_IDLE;
   input CTL_TX_SEND_RFI;
   input CTL_TX_TEST_PATTERN;
   input DRP_CLK;
   input DRP_EN;
   input DRP_WE;
   input RX_CLK;
   input RX_RESET;
   input SCAN_EN;
   input TEST_MODE;
   input TEST_RESET;
   input TX_CLK;
   input TX_ENAIN0;
   input TX_ENAIN1;
   input TX_ENAIN2;
   input TX_ENAIN3;
   input TX_EOPIN0;
   input TX_EOPIN1;
   input TX_EOPIN2;
   input TX_EOPIN3;
   input TX_ERRIN0;
   input TX_ERRIN1;
   input TX_ERRIN2;
   input TX_ERRIN3;
   input TX_PTP_UPD_CHKSUM_IN;
   input TX_RESET;
   input TX_SOPIN0;
   input TX_SOPIN1;
   input TX_SOPIN2;
   input TX_SOPIN3;
   input [127:0] TX_DATAIN0;
   input [127:0] TX_DATAIN1;
   input [127:0] TX_DATAIN2;
   input [127:0] TX_DATAIN3;
   input [12:0] SCAN_IN_DRPCTRL;
   input [15:0] CTL_TX_PAUSE_QUANTA0;
   input [15:0] CTL_TX_PAUSE_QUANTA1;
   input [15:0] CTL_TX_PAUSE_QUANTA2;
   input [15:0] CTL_TX_PAUSE_QUANTA3;
   input [15:0] CTL_TX_PAUSE_QUANTA4;
   input [15:0] CTL_TX_PAUSE_QUANTA5;
   input [15:0] CTL_TX_PAUSE_QUANTA6;
   input [15:0] CTL_TX_PAUSE_QUANTA7;
   input [15:0] CTL_TX_PAUSE_QUANTA8;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER0;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER1;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER2;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER3;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER4;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER5;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER6;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER7;
   input [15:0] CTL_TX_PAUSE_REFRESH_TIMER8;
   input [15:0] DRP_DI;
   input [15:0] RX_SERDES_ALT_DATA0;
   input [15:0] RX_SERDES_ALT_DATA1;
   input [15:0] RX_SERDES_ALT_DATA2;
   input [15:0] RX_SERDES_ALT_DATA3;
   input [15:0] TX_PTP_CHKSUM_OFFSET_IN;
   input [15:0] TX_PTP_TAG_FIELD_IN;
   input [15:0] TX_PTP_TSTAMP_OFFSET_IN;
   input [181:0] SCAN_IN_CMAC;
   input [1:0] TX_PTP_1588OP_IN;
   input [31:0] RX_SERDES_DATA4;
   input [31:0] RX_SERDES_DATA5;
   input [31:0] RX_SERDES_DATA6;
   input [31:0] RX_SERDES_DATA7;
   input [31:0] RX_SERDES_DATA8;
   input [31:0] RX_SERDES_DATA9;
   input [3:0] TX_MTYIN0;
   input [3:0] TX_MTYIN1;
   input [3:0] TX_MTYIN2;
   input [3:0] TX_MTYIN3;
   input [63:0] RX_SERDES_DATA0;
   input [63:0] RX_SERDES_DATA1;
   input [63:0] RX_SERDES_DATA2;
   input [63:0] RX_SERDES_DATA3;
   input [63:0] TX_PTP_RXTSTAMP_IN;
   input [79:0] CTL_RX_SYSTEMTIMERIN;
   input [79:0] CTL_TX_SYSTEMTIMERIN;
   input [7:0] CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE;
   input [8:0] CTL_RX_PAUSE_ACK;
   input [8:0] CTL_RX_PAUSE_ENABLE;
   input [8:0] CTL_TX_PAUSE_ENABLE;
   input [8:0] CTL_TX_PAUSE_REQ;
   input [9:0] DRP_ADDR;
   input [9:0] RX_SERDES_CLK;
   input [9:0] RX_SERDES_RESET;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DCI_TEST (
  DCIADDRESS,
  DCIDATA,
  DCIDONE,
  DCIIOUPDATE,
  DCIREFIOUPDATE,
  DCISCLK,
  TSTCLK,
  TSTHLN,
  TSTHLP,
  TSTRST
);
   output DCIDATA;
   output DCIDONE;
   output DCIIOUPDATE;
   output DCIREFIOUPDATE;
   output DCISCLK;
   output [2:0] DCIADDRESS;
   input TSTCLK;
   input TSTHLN;
   input TSTHLP;
   input TSTRST;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DIFFOUTBUF_TEST (
  AOUT,
  BOUT,
  DIFF_TERM_EN,
  O_B,
  TRI
);
  parameter DIFF_TERM = "FALSE";
  parameter IOB_TYPE = "MASTER";
  parameter IO_TYPE = "OFF_TYPE";
  parameter [40:0] OPROGRAMMING = 41'b00000000000000000000000000000000000000000;
  parameter OSTANDARD = "UNUSED";
  parameter PRE_EMPHASIS = "FALSE";
  parameter SLEW = "SLOW";
   output AOUT;
   output BOUT;
   input DIFF_TERM_EN;
   input O_B;
   input TRI;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DPHY_DIFFINBUF_TEST (
  HSRX_O,
  LPRX_O_N,
  LPRX_O_P,
  DIFF_IN_N,
  DIFF_IN_P,
  HSRX_DISABLE,
  LPRX_DISABLE,
  OSC,
  OSC_EN
);
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter [23:0] IPROGRAMMING = 24'b000000000000000000000000;
  parameter ISTANDARD = "UNUSED";
  parameter TERM_OVERRIDE = "OFF_OVERRIDE";
   output HSRX_O;
   output LPRX_O_N;
   output LPRX_O_P;
   input DIFF_IN_N;
   input DIFF_IN_P;
   input HSRX_DISABLE;
   input LPRX_DISABLE;
   input [1:0] OSC_EN;
   input [3:0] OSC;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DSP48E2_TEST (
  ACOUT,
  BCOUT,
  CARRYCASCOUT,
  CARRYOUT,
  MSCAN_OUT,
  MULTSIGNOUT,
  OVERFLOW,
  P,
  PATTERNBDETECT,
  PATTERNDETECT,
  PCOUT,
  UNDERFLOW,
  XOROUT,
  A,
  ACIN,
  ALUMODE,
  B,
  BCIN,
  C,
  CARRYCASCIN,
  CARRYIN,
  CARRYINSEL,
  CEA1,
  CEA2,
  CEAD,
  CEALUMODE,
  CEB1,
  CEB2,
  CEC,
  CECARRYIN,
  CECTRL,
  CED,
  CEINMODE,
  CEM,
  CEP,
  CLK,
  D,
  INMODE,
  MSCAN_ENABLE,
  MSCAN_IN,
  MULTSIGNIN,
  OPMODE,
  PCIN,
  RSTA,
  RSTALLCARRYIN,
  RSTALUMODE,
  RSTB,
  RSTC,
  RSTCTRL,
  RSTD,
  RSTINMODE,
  RSTM,
  RSTP
);
  parameter integer ACASCREG = 1;
  parameter integer ADREG = 1;
  parameter integer ALUMODEREG = 1;
  parameter AMULTSEL = "A";
  parameter integer AREG = 1;
  parameter AUTORESET_PATDET = "NO_RESET";
  parameter AUTORESET_PRIORITY = "RESET";
  parameter A_INPUT = "DIRECT";
  parameter integer BCASCREG = 1;
  parameter BMULTSEL = "B";
  parameter integer BREG = 1;
  parameter B_INPUT = "DIRECT";
  parameter integer CARRYINREG = 1;
  parameter integer CARRYINSELREG = 1;
  parameter integer CREG = 1;
  parameter integer DREG = 1;
  parameter EN_SCAN = "NO_SCAN";
  parameter integer INMODEREG = 1;
  parameter [3:0] IS_ALUMODE_INVERTED = 4'b0000;
  parameter [0:0] IS_CARRYIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [4:0] IS_INMODE_INVERTED = 5'b00000;
  parameter [8:0] IS_OPMODE_INVERTED = 9'b000000000;
  parameter [0:0] IS_RSTALLCARRYIN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTALUMODE_INVERTED = 1'b0;
  parameter [0:0] IS_RSTA_INVERTED = 1'b0;
  parameter [0:0] IS_RSTB_INVERTED = 1'b0;
  parameter [0:0] IS_RSTCTRL_INVERTED = 1'b0;
  parameter [0:0] IS_RSTC_INVERTED = 1'b0;
  parameter [0:0] IS_RSTD_INVERTED = 1'b0;
  parameter [0:0] IS_RSTINMODE_INVERTED = 1'b0;
  parameter [0:0] IS_RSTM_INVERTED = 1'b0;
  parameter [0:0] IS_RSTP_INVERTED = 1'b0;
  parameter [47:0] MASK = 48'h3FFFFFFFFFFF;
  parameter integer MREG = 1;
  parameter integer OPMODEREG = 1;
  parameter [47:0] PATTERN = 48'h000000000000;
  parameter PREADDINSEL = "A";
  parameter integer PREG = 1;
  parameter [47:0] RND = 48'h000000000000;
  parameter SEL_MASK = "MASK";
  parameter SEL_PATTERN = "PATTERN";
  parameter USE_MULT = "MULTIPLY";
  parameter USE_PATTERN_DETECT = "NO_PATDET";
  parameter USE_SIMD = "ONE48";
  parameter USE_WIDEXOR = "FALSE";
  parameter XORSIMD = "XOR24_48_96";
   output CARRYCASCOUT;
   output MSCAN_OUT;
   output MULTSIGNOUT;
   output OVERFLOW;
   output PATTERNBDETECT;
   output PATTERNDETECT;
   output UNDERFLOW;
   output [17:0] BCOUT;
   output [29:0] ACOUT;
   output [3:0] CARRYOUT;
   output [47:0] P;
   output [47:0] PCOUT;
   output [7:0] XOROUT;
   input CARRYCASCIN;
   input CARRYIN;
   input CEA1;
   input CEA2;
   input CEAD;
   input CEALUMODE;
   input CEB1;
   input CEB2;
   input CEC;
   input CECARRYIN;
   input CECTRL;
   input CED;
   input CEINMODE;
   input CEM;
   input CEP;
   input CLK;
   input MSCAN_ENABLE;
   input MSCAN_IN;
   input MULTSIGNIN;
   input RSTA;
   input RSTALLCARRYIN;
   input RSTALUMODE;
   input RSTB;
   input RSTC;
   input RSTCTRL;
   input RSTD;
   input RSTINMODE;
   input RSTM;
   input RSTP;
   input [17:0] B;
   input [17:0] BCIN;
   input [26:0] D;
   input [29:0] A;
   input [29:0] ACIN;
   input [2:0] CARRYINSEL;
   input [3:0] ALUMODE;
   input [47:0] C;
   input [47:0] PCIN;
   input [4:0] INMODE;
   input [8:0] OPMODE;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DSP48E_TEST (
  ACOUT,
  BCOUT,
  CARRYCASCOUT,
  CARRYOUT,
  MULTSIGNOUT,
  OVERFLOW,
  P,
  PATTERNBDETECT,
  PATTERNDETECT,
  PCOUT,
  SCANOUTM,
  SCANOUTP,
  UNDERFLOW,
  A,
  ACIN,
  ALUMODE,
  B,
  BCIN,
  C,
  CARRYCASCIN,
  CARRYIN,
  CARRYINSEL,
  CEA1,
  CEA2,
  CEALUMODE,
  CEB1,
  CEB2,
  CEC,
  CECARRYIN,
  CECTRL,
  CEM,
  CEMULTCARRYIN,
  CEP,
  CLK,
  LFSREN,
  MULTSIGNIN,
  OPMODE,
  PCIN,
  RSTA,
  RSTALLCARRYIN,
  RSTALUMODE,
  RSTB,
  RSTC,
  RSTCTRL,
  RSTM,
  RSTP,
  SCANINM,
  SCANINP,
  TESTM,
  TESTP
);
  parameter ACASCREG = 1;
  parameter ALUMODEREG = 1;
  parameter AREG = 1;
  parameter AUTORESET_OVER_UNDER_FLOW = "FALSE";
  parameter AUTORESET_PATTERN_DETECT = "FALSE";
  parameter AUTORESET_PATTERN_DETECT_OPTINV = "MATCH";
  parameter A_INPUT = "DIRECT";
  parameter BCASCREG = 1;
  parameter BREG = 1;
  parameter B_INPUT = "DIRECT";
  parameter CARRYINREG = 1;
  parameter CARRYINSELREG = 1;
  parameter CLOCK_INVERT_M = "SAME_EDGE";
  parameter CLOCK_INVERT_P = "SAME_EDGE";
  parameter CREG = 1;
  parameter LFSR_EN_SET = "SET";
  parameter LFSR_EN_SETVAL = 0;
  parameter MASK = 48'h3FFFFFFFFFFF;
  parameter MREG = 1;
  parameter MULTCARRYINREG = 1;
  parameter OPMODEREG = 1;
  parameter PATTERN = 48'h000000000000;
  parameter PREG = 1;
  parameter ROUNDING_LSB_MASK = 0;
  parameter SCAN_IN_SETVAL_M = 0;
  parameter SCAN_IN_SETVAL_P = 0;
  parameter SCAN_IN_SET_M = "SET";
  parameter SCAN_IN_SET_P = "SET";
  parameter SEL_MASK = "MASK";
  parameter SEL_PATTERN = "PATTERN";
  parameter SEL_ROUNDING_MASK = "SEL_MASK";
  parameter TEST_SETVAL_M = 0;
  parameter TEST_SETVAL_P = 0;
  parameter TEST_SET_M = "SET";
  parameter TEST_SET_P = "SET";
  parameter USE_MULT = "MULT";
  parameter USE_PATTERN_DETECT = "NO_PATDET";
  parameter USE_SIMD = "ONE48";
  output CARRYCASCOUT;
  output MULTSIGNOUT;
  output OVERFLOW;
  output PATTERNBDETECT;
  output PATTERNDETECT;
  output SCANOUTM;
  output SCANOUTP;
  output UNDERFLOW;
  output [17:0] BCOUT;
  output [29:0] ACOUT;
  output [3:0] CARRYOUT;
  output [47:0] P;
  output [47:0] PCOUT;
  input CARRYCASCIN;
  input CARRYIN;
  input CEA1;
  input CEA2;
  input CEALUMODE;
  input CEB1;
  input CEB2;
  input CEC;
  input CECARRYIN;
  input CECTRL;
  input CEM;
  input CEMULTCARRYIN;
  input CEP;
  input CLK;
  input LFSREN;
  input MULTSIGNIN;
  input RSTA;
  input RSTALLCARRYIN;
  input RSTALUMODE;
  input RSTB;
  input RSTC;
  input RSTCTRL;
  input RSTM;
  input RSTP;
  input SCANINM;
  input SCANINP;
  input TESTM;
  input TESTP;
  input [17:0] B;
  input [17:0] BCIN;
  input [29:0] A;
  input [29:0] ACIN;
  input [2:0] CARRYINSEL;
  input [3:0] ALUMODE;
  input [47:0] C;
  input [47:0] PCIN;
  input [6:0] OPMODE;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module DSP_M_DATA_TEST (
  MSCAN_OUT,
  U_DATA,
  V_DATA,
  CEM,
  CLK,
  MSCAN_ENABLE,
  MSCAN_IN,
  RSTM,
  U,
  V
);
  parameter EN_SCAN = "NO_SCAN";
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RSTM_INVERTED = 1'b0;
  parameter integer MREG = 1;
   output MSCAN_OUT;
   output [44:0] U_DATA;
   output [44:0] V_DATA;
   input CEM;
   input CLK;
   input MSCAN_ENABLE;
   input MSCAN_IN;
   input RSTM;
   input [44:0] U;
   input [44:0] V;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module EPB_TEST (
  ADCPADDR,
  ADCPENABLE,
  ADCPRESETN,
  ADCPSEL,
  ADCPWRITE,
  ADCWDATA,
  CAN1BUSTX,
  CAN1BUSTXEBLN,
  CAN2BUSTX,
  CAN2BUSTXEBLN,
  ETHDELAYREQRX,
  ETHDELAYREQTX,
  ETHHADDR,
  ETHHBURST,
  ETHHBUSREQ,
  ETHHTRANS,
  ETHHWDATA,
  ETHHWRITE,
  ETHLOOPBACKLOCAL,
  ETHMDC,
  ETHMDIOEN,
  ETHMDIOOUT,
  ETHRXADDRA,
  ETHRXADDRB,
  ETHRXDIA,
  ETHRXENA,
  ETHRXENB,
  ETHSYNCFRAMERX,
  ETHSYNCFRAMETX,
  ETHTXADDRA,
  ETHTXADDRB,
  ETHTXD,
  ETHTXDIA,
  ETHTXEN,
  ETHTXENA,
  ETHTXENB,
  ETHTXER,
  EXTINTOUT,
  FIQ,
  I2C1SCLOEN,
  I2C1SDAOEN,
  I2C2SCLOEN,
  I2C2SDAOEN,
  IRQ,
  PRDATA,
  PREADY,
  SCANO,
  SPI1MO,
  SPI1MOENN,
  SPI1SCLKENN,
  SPI1SCLKOUT,
  SPI1SO,
  SPI1SOENN,
  SPI1SSENN,
  SPI1SSOUTN,
  SPI2MO,
  SPI2MOENN,
  SPI2SCLKENN,
  SPI2SCLKOUT,
  SPI2SO,
  SPI2SOENN,
  SPI2SSENN,
  SPI2SSOUTN,
  TTCWAVEFORM,
  TTCWFOEN,
  UART1DTRN,
  UART1IRTXD,
  UART1RTSN,
  UART1TXD,
  UART2DTRN,
  UART2IRTXD,
  UART2RTSN,
  UART2TXD,
  ULPICARKIT,
  ULPISTP,
  ULPITXDATA,
  ULPITXDATAOE0,
  USBHADDR,
  USBHBURST,
  USBHBUSREQ,
  USBHLOCK,
  USBHPROT,
  USBHSIZE,
  USBHTRANS,
  USBHWDATA,
  USBHWRITE,
  USBSERCHRGVBUS,
  USBSERDISCHRGVBUS,
  USBSERDMPULLDOWN,
  USBSERDPPULLDOWN,
  USBSERDPPULLUP,
  USBSERDRVVBUS,
  USBSERIDPULLUP,
  USBSERPHYENABLE,
  USBSERPWRCTLSUSPEND,
  USBSERSPEED,
  USBSERTXDAT,
  USBSERTXENABLEN,
  USBSERTXSE0,
  WDEXWDZN,
  WDRSTN,
  ADCIRQ,
  ADCPRDATA,
  CAN1BUSRX,
  CAN2BUSRX,
  ETHCOL,
  ETHCRS,
  ETHEXTINTERRUPTIN,
  ETHHGRANT,
  ETHHRDATA,
  ETHHREADY,
  ETHHRESP,
  ETHMDIOIN,
  ETHRXCLK,
  ETHRXD,
  ETHRXDOB,
  ETHRXDV,
  ETHRXER,
  ETHTXCLK,
  ETHTXDOB,
  EXTINTIN,
  GLENROTHESMUXSEL,
  I2C1SCLINPUT,
  I2C1SDAINPUT,
  I2C2SCLINPUT,
  I2C2SDAINPUT,
  PADDR,
  PENABLE,
  PSEL,
  PWDATA,
  PWRITE,
  RSTN,
  RSTWDTN,
  SCANATSPEED,
  SCANCLK,
  SCANEN,
  SCANIN,
  SCANTESTMODE,
  SPI1MI,
  SPI1SCLKIN,
  SPI1SI,
  SPI1SSINN,
  SPI2MI,
  SPI2SCLKIN,
  SPI2SI,
  SPI2SSINN,
  SYSCLK,
  TESTMODEENABLE,
  TTCEXTCLK,
  UART1BYTESEL,
  UART1CTSN,
  UART1DCDN,
  UART1DSRN,
  UART1IRRXD,
  UART1RIN,
  UART1RXD,
  UART2BYTESEL,
  UART2CTSN,
  UART2DCDN,
  UART2DSRN,
  UART2IRRXD,
  UART2RIN,
  UART2RXD,
  ULPIDIR,
  ULPINXT,
  ULPIRXDATA,
  USBHGRANT,
  USBHRDATA,
  USBHREADY,
  USBHRESP,
  USBSERAVALID,
  USBSERBVALID,
  USBSERIDDIG,
  USBSERRXDM,
  USBSERRXDP,
  USBSERRXRCV,
  USBSERSESSEND,
  USBSERVBUSVALID,
  USBXCVRCLK,
  USBXCVRSERCLK,
  WDCPUDEBUG
);
  output ADCPENABLE;
  output ADCPRESETN;
  output ADCPSEL;
  output ADCPWRITE;
  output CAN1BUSTX;
  output CAN1BUSTXEBLN;
  output CAN2BUSTX;
  output CAN2BUSTXEBLN;
  output ETHDELAYREQRX;
  output ETHDELAYREQTX;
  output ETHHBUSREQ;
  output ETHHWRITE;
  output ETHLOOPBACKLOCAL;
  output ETHMDC;
  output ETHMDIOEN;
  output ETHMDIOOUT;
  output ETHRXENA;
  output ETHRXENB;
  output ETHSYNCFRAMERX;
  output ETHSYNCFRAMETX;
  output ETHTXEN;
  output ETHTXENA;
  output ETHTXENB;
  output ETHTXER;
  output FIQ;
  output I2C1SCLOEN;
  output I2C1SDAOEN;
  output I2C2SCLOEN;
  output I2C2SDAOEN;
  output IRQ;
  output PREADY;
  output SPI1MO;
  output SPI1MOENN;
  output SPI1SCLKENN;
  output SPI1SCLKOUT;
  output SPI1SO;
  output SPI1SOENN;
  output SPI1SSENN;
  output SPI2MO;
  output SPI2MOENN;
  output SPI2SCLKENN;
  output SPI2SCLKOUT;
  output SPI2SO;
  output SPI2SOENN;
  output SPI2SSENN;
  output UART1DTRN;
  output UART1IRTXD;
  output UART1RTSN;
  output UART1TXD;
  output UART2DTRN;
  output UART2IRTXD;
  output UART2RTSN;
  output UART2TXD;
  output ULPICARKIT;
  output ULPISTP;
  output ULPITXDATAOE0;
  output USBHBUSREQ;
  output USBHLOCK;
  output USBHWRITE;
  output USBSERCHRGVBUS;
  output USBSERDISCHRGVBUS;
  output USBSERDMPULLDOWN;
  output USBSERDPPULLDOWN;
  output USBSERDPPULLUP;
  output USBSERDRVVBUS;
  output USBSERIDPULLUP;
  output USBSERPHYENABLE;
  output USBSERPWRCTLSUSPEND;
  output USBSERSPEED;
  output USBSERTXDAT;
  output USBSERTXENABLEN;
  output USBSERTXSE0;
  output WDEXWDZN;
  output WDRSTN;
  output [0:10] ETHRXADDRA;
  output [0:10] ETHRXADDRB;
  output [0:11] ADCPADDR;
  output [0:13] EXTINTOUT;
  output [0:1] ETHHTRANS;
  output [0:1] USBHTRANS;
  output [0:29] ETHHADDR;
  output [0:2] ETHHBURST;
  output [0:2] USBHBURST;
  output [0:2] USBHSIZE;
  output [0:31] ADCWDATA;
  output [0:31] ETHHWDATA;
  output [0:31] ETHRXDIA;
  output [0:31] ETHTXDIA;
  output [0:31] PRDATA;
  output [0:31] USBHADDR;
  output [0:31] USBHWDATA;
  output [0:3] SPI1SSOUTN;
  output [0:3] SPI2SSOUTN;
  output [0:7] ETHTXD;
  output [0:7] ULPITXDATA;
  output [0:9] ETHTXADDRA;
  output [0:9] ETHTXADDRB;
  output [1:3] TTCWAVEFORM;
  output [1:3] TTCWFOEN;
  output [1:8] SCANO;
  output [3:0] USBHPROT;
  input ADCIRQ;
  input CAN1BUSRX;
  input CAN2BUSRX;
  input ETHCOL;
  input ETHCRS;
  input ETHEXTINTERRUPTIN;
  input ETHHGRANT;
  input ETHHREADY;
  input ETHMDIOIN;
  input ETHRXCLK;
  input ETHRXDV;
  input ETHRXER;
  input ETHTXCLK;
  input GLENROTHESMUXSEL;
  input I2C1SCLINPUT;
  input I2C1SDAINPUT;
  input I2C2SCLINPUT;
  input I2C2SDAINPUT;
  input PENABLE;
  input PSEL;
  input PWRITE;
  input RSTN;
  input RSTWDTN;
  input SCANATSPEED;
  input SCANCLK;
  input SCANEN;
  input SCANTESTMODE;
  input SPI1MI;
  input SPI1SCLKIN;
  input SPI1SI;
  input SPI1SSINN;
  input SPI2MI;
  input SPI2SCLKIN;
  input SPI2SI;
  input SPI2SSINN;
  input SYSCLK;
  input TESTMODEENABLE;
  input UART1BYTESEL;
  input UART1CTSN;
  input UART1DCDN;
  input UART1DSRN;
  input UART1IRRXD;
  input UART1RIN;
  input UART1RXD;
  input UART2BYTESEL;
  input UART2CTSN;
  input UART2DCDN;
  input UART2DSRN;
  input UART2IRRXD;
  input UART2RIN;
  input UART2RXD;
  input ULPIDIR;
  input ULPINXT;
  input USBHGRANT;
  input USBHREADY;
  input USBSERAVALID;
  input USBSERBVALID;
  input USBSERIDDIG;
  input USBSERRXDM;
  input USBSERRXDP;
  input USBSERRXRCV;
  input USBSERSESSEND;
  input USBSERVBUSVALID;
  input USBXCVRCLK;
  input USBXCVRSERCLK;
  input WDCPUDEBUG;
  input [0:15] PADDR;
  input [0:16] EXTINTIN;
  input [0:1] ETHHRESP;
  input [0:1] USBHRESP;
  input [0:31] ADCPRDATA;
  input [0:31] ETHHRDATA;
  input [0:31] ETHRXDOB;
  input [0:31] ETHTXDOB;
  input [0:31] PWDATA;
  input [0:31] USBHRDATA;
  input [0:7] ETHRXD;
  input [0:7] ULPIRXDATA;
  input [1:3] TTCEXTCLK;
  input [1:8] SCANIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FE_TEST (
  CSSD_CLK_STOP_DONE,
  DEBUG_DOUT,
  DEBUG_PHASE,
  INTERRUPT,
  MBIST_COMPSTAT,
  MBIST_TDO,
  M_AXIS_DOUT_TDATA,
  M_AXIS_DOUT_TLAST,
  M_AXIS_DOUT_TVALID,
  M_AXIS_STATUS_TDATA,
  M_AXIS_STATUS_TVALID,
  SCANOUT,
  SPARE_OUT,
  S_AXIS_CTRL_TREADY,
  S_AXIS_DIN_TREADY,
  S_AXIS_DIN_WORDS_TREADY,
  S_AXIS_DOUT_WORDS_TREADY,
  S_AXI_ARREADY,
  S_AXI_AWREADY,
  S_AXI_BVALID,
  S_AXI_RDATA,
  S_AXI_RVALID,
  S_AXI_WREADY,
  XIL_UNCONN_OUT,
  CORE_CLK,
  CSSD_CLK_STOP_EVENT,
  CSSD_RST_N,
  CTL_CSSD_EN_N,
  CTL_CSSD_MRKR_START_INIT,
  CTL_CSSD_MRKR_STOP_INIT,
  CTL_CSSD_ROOT_CLK_DIS,
  CTL_CSSD_ROOT_CLK_SEL,
  CTL_CSSD_SNGL_CHAIN_MD_N,
  CTL_CSSD_STOP_COUNT,
  DEBUG_CLK_EN,
  DEBUG_EN,
  DEBUG_SEL_IN,
  DFTRAM_BYPASS_N,
  MBIST_TCK,
  MBIST_TDI,
  MBIST_TMS,
  MBIST_TRST,
  M_AXIS_DOUT_ACLK,
  M_AXIS_DOUT_TREADY,
  M_AXIS_STATUS_ACLK,
  M_AXIS_STATUS_TREADY,
  RESET_N,
  SCANENABLE_N,
  SCANIN,
  SCANMODE_N,
  SCAN_CLK,
  SPARE_IN,
  S_AXIS_CTRL_ACLK,
  S_AXIS_CTRL_TDATA,
  S_AXIS_CTRL_TVALID,
  S_AXIS_DIN_ACLK,
  S_AXIS_DIN_TDATA,
  S_AXIS_DIN_TLAST,
  S_AXIS_DIN_TVALID,
  S_AXIS_DIN_WORDS_ACLK,
  S_AXIS_DIN_WORDS_TDATA,
  S_AXIS_DIN_WORDS_TLAST,
  S_AXIS_DIN_WORDS_TVALID,
  S_AXIS_DOUT_WORDS_ACLK,
  S_AXIS_DOUT_WORDS_TDATA,
  S_AXIS_DOUT_WORDS_TLAST,
  S_AXIS_DOUT_WORDS_TVALID,
  S_AXI_ACLK,
  S_AXI_ARADDR,
  S_AXI_ARVALID,
  S_AXI_AWADDR,
  S_AXI_AWVALID,
  S_AXI_BREADY,
  S_AXI_RREADY,
  S_AXI_WDATA,
  S_AXI_WVALID,
  TEST_MODE_PIN_CHAR_N,
  XIL_UNCONN_CLK,
  XIL_UNCONN_IN
);
  parameter integer LD_PERCENT_LOAD = 0;
  parameter integer LE_PERCENT_LOAD = 0;
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter integer TD_PERCENT_LOAD = 100;
   output CSSD_CLK_STOP_DONE;
   output DEBUG_PHASE;
   output INTERRUPT;
   output MBIST_COMPSTAT;
   output MBIST_TDO;
   output M_AXIS_DOUT_TLAST;
   output M_AXIS_DOUT_TVALID;
   output M_AXIS_STATUS_TVALID;
   output S_AXIS_CTRL_TREADY;
   output S_AXIS_DIN_TREADY;
   output S_AXIS_DIN_WORDS_TREADY;
   output S_AXIS_DOUT_WORDS_TREADY;
   output S_AXI_ARREADY;
   output S_AXI_AWREADY;
   output S_AXI_BVALID;
   output S_AXI_RVALID;
   output S_AXI_WREADY;
   output [15:0] SPARE_OUT;
   output [199:0] SCANOUT;
   output [31:0] M_AXIS_STATUS_TDATA;
   output [31:0] S_AXI_RDATA;
   output [399:0] DEBUG_DOUT;
   output [511:0] M_AXIS_DOUT_TDATA;
   output [710:0] XIL_UNCONN_OUT;
   input CORE_CLK;
   input CSSD_RST_N;
   input CTL_CSSD_EN_N;
   input CTL_CSSD_SNGL_CHAIN_MD_N;
   input DEBUG_CLK_EN;
   input DEBUG_EN;
   input DFTRAM_BYPASS_N;
   input MBIST_TCK;
   input MBIST_TDI;
   input MBIST_TMS;
   input MBIST_TRST;
   input M_AXIS_DOUT_ACLK;
   input M_AXIS_DOUT_TREADY;
   input M_AXIS_STATUS_ACLK;
   input M_AXIS_STATUS_TREADY;
   input RESET_N;
   input SCANENABLE_N;
   input SCANMODE_N;
   input SCAN_CLK;
   input S_AXIS_CTRL_ACLK;
   input S_AXIS_CTRL_TVALID;
   input S_AXIS_DIN_ACLK;
   input S_AXIS_DIN_TLAST;
   input S_AXIS_DIN_TVALID;
   input S_AXIS_DIN_WORDS_ACLK;
   input S_AXIS_DIN_WORDS_TLAST;
   input S_AXIS_DIN_WORDS_TVALID;
   input S_AXIS_DOUT_WORDS_ACLK;
   input S_AXIS_DOUT_WORDS_TLAST;
   input S_AXIS_DOUT_WORDS_TVALID;
   input S_AXI_ACLK;
   input S_AXI_ARVALID;
   input S_AXI_AWVALID;
   input S_AXI_BREADY;
   input S_AXI_RREADY;
   input S_AXI_WVALID;
   input TEST_MODE_PIN_CHAR_N;
   input [15:0] CTL_CSSD_MRKR_START_INIT;
   input [15:0] CTL_CSSD_MRKR_STOP_INIT;
   input [15:0] SPARE_IN;
   input [17:0] S_AXI_ARADDR;
   input [17:0] S_AXI_AWADDR;
   input [1861:0] XIL_UNCONN_IN;
   input [199:0] SCANIN;
   input [2:0] CTL_CSSD_ROOT_CLK_SEL;
   input [31:0] S_AXIS_CTRL_TDATA;
   input [31:0] S_AXIS_DIN_WORDS_TDATA;
   input [31:0] S_AXIS_DOUT_WORDS_TDATA;
   input [31:0] S_AXI_WDATA;
   input [3:0] CSSD_CLK_STOP_EVENT;
   input [3:0] DEBUG_SEL_IN;
   input [469:0] XIL_UNCONN_CLK;
   input [47:0] CTL_CSSD_STOP_COUNT;
   input [511:0] S_AXIS_DIN_TDATA;
   input [7:0] CTL_CSSD_ROOT_CLK_DIS;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FF_LATCH (
  Q,
  CE,
  CLK,
  D,
  SR
);
  parameter FFORLATCH = "FF";
  parameter FFSR = "SRLOW";
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_D_INVERTED = 1'b0;
  parameter [0:0] IS_SR_INVERTED = 1'b0;
  parameter SYNC_ATTR = "ASYNC";
   output Q;
   input CE;
   input CLK;
   input D;
   input SR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO36E1_TEST (
  ALMOSTEMPTY,
  ALMOSTFULL,
  DBITERR,
  DO,
  DOP,
  ECCPARITY,
  EMPTY,
  FULL,
  RDCOUNT,
  RDERR,
  SBITERR,
  TSTOUT0,
  TSTOUT1,
  TSTOUT2,
  TSTOUT3,
  TSTOUT4,
  WRCOUNT,
  WRERR,
  DI,
  DIP,
  INJECTDBITERR,
  INJECTSBITERR,
  RDCLK,
  RDEN,
  REGCE,
  RST,
  RSTREG,
  TSTBRAMRST,
  TSTCNT,
  TSTFLAGIN,
  TSTIN0,
  TSTIN1,
  TSTIN2,
  TSTIN3,
  TSTIN4,
  TSTOFF,
  TSTRDCNTOFF,
  TSTRDOS,
  TSTWRCNTOFF,
  TSTWROS,
  WRCLK,
  WREN
);
  parameter [12:0] ALMOST_EMPTY_OFFSET = 13'h0080;
  parameter [12:0] ALMOST_FULL_OFFSET = 13'h0080;
  parameter integer DATA_WIDTH = 4;
  parameter integer DO_REG = 1;
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter EN_PWRGATE = "NONE";
  parameter EN_SDBITERR_INIT_V6 = "FALSE";
  parameter EN_SYN = "FALSE";
  parameter FIFO_MODE = "FIFO36";
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter [71:0] INIT = 72'h000000000000000000;
  parameter [71:0] SRVAL = 72'h000000000000000000;
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output DBITERR;
   output EMPTY;
   output FULL;
   output RDERR;
   output SBITERR;
   output TSTOUT0;
   output TSTOUT1;
   output TSTOUT2;
   output TSTOUT3;
   output TSTOUT4;
   output WRERR;
   output [12:0] RDCOUNT;
   output [12:0] WRCOUNT;
   output [63:0] DO;
   output [7:0] DOP;
   output [7:0] ECCPARITY;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input RDCLK;
   input RDEN;
   input REGCE;
   input RST;
   input RSTREG;
   input TSTBRAMRST;
   input TSTFLAGIN;
   input TSTIN0;
   input TSTIN1;
   input TSTIN2;
   input TSTIN3;
   input TSTIN4;
   input TSTOFF;
   input TSTRDCNTOFF;
   input TSTWRCNTOFF;
   input WRCLK;
   input WREN;
   input [12:0] TSTCNT;
   input [12:0] TSTRDOS;
   input [12:0] TSTWROS;
   input [63:0] DI;
   input [7:0] DIP;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO36E2_TEST (
  CASDOUT,
  CASDOUTP,
  CASNXTEMPTY,
  CASPRVRDEN,
  DBITERR,
  DOUT,
  DOUTP,
  ECCPARITY,
  EMPTY,
  FULL,
  PROGEMPTY,
  PROGFULL,
  RDCOUNT,
  RDERR,
  RDRSTBUSY,
  SBITERR,
  TSTQUIETENAL,
  TSTQUIETENAU,
  TSTQUIETENBL,
  TSTQUIETENBU,
  TSTSTAGEVALID,
  WRCOUNT,
  WRERR,
  WRRSTBUSY,
  CASDIN,
  CASDINP,
  CASDOMUX,
  CASDOMUXEN,
  CASNXTRDEN,
  CASOREGIMUX,
  CASOREGIMUXEN,
  CASPRVEMPTY,
  DIN,
  DINP,
  INJECTDBITERR,
  INJECTSBITERR,
  RDCLK,
  RDEN,
  REGCE,
  RST,
  RSTREG,
  SLEEP,
  TSTBRAMRST,
  TSTCNT,
  TSTFLAGIN,
  TSTOFF,
  TSTRDCNTOFF,
  TSTRDOS,
  TSTWRCNTOFF,
  TSTWROS,
  WRCLK,
  WREN
);
  parameter BYPASS_RSR = "FALSE";
  parameter CASCADE_ORDER = "NONE";
  parameter CAS_MBIST12 = "FALSE";
  parameter CLOCK_DOMAINS = "INDEPENDENT";
  parameter DIS_TSTBLCLAMP = "FALSE";
  parameter DIS_TST_BIST_CTL = "FALSE";
  parameter EN_CAS_HOLD_DLY = "FALSE";
  parameter EN_ECC_PIPE = "FALSE";
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter EN_PWRGATE_L = "NONE";
  parameter EN_PWRGATE_U = "NONE";
  parameter EN_TSTBLCLMP_WW = "FALSE";
  parameter [1:0] EN_TSTBLPC_DLY = 2'b00;
  parameter EN_TSTBRAMRST = "FALSE";
  parameter EN_TSTEXTCLK = "FALSE";
  parameter [1:0] EN_TSTPULSEPU_DLY = 2'b00;
  parameter [1:0] EN_TSTRFMODE_DLY = 2'b00;
  parameter EN_TST_PULSEPU_SFT = "FALSE";
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter [71:0] INIT = 72'h000000000000000000;
  parameter [0:0] IS_RDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_RDEN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREG_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter [0:0] IS_WRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_WREN_INVERTED = 1'b0;
  parameter OVERRIDE_PWRGATE_L = "NO_OVERRIDE";
  parameter OVERRIDE_PWRGATE_U = "NO_OVERRIDE";
  parameter integer PROG_EMPTY_THRESH = 256;
  parameter integer PROG_FULL_THRESH = 256;
  parameter RDADDRECC_DIS = "FALSE";
  parameter RDCOUNT_TYPE = "RAW_PNTR";
  parameter integer READ_WIDTH = 4;
  parameter REGISTER_MODE = "UNREGISTERED";
  parameter [15:0] RSRB = 16'h0000;
  parameter [1:0] RSRBP = 2'h0;
  parameter [15:0] RSRT = 16'h0000;
  parameter [1:0] RSRTP = 2'h0;
  parameter RSTREG_PRIORITY = "RSTREG";
  parameter SLEEP_ASYNC = "FALSE";
  parameter [71:0] SRVAL = 72'h000000000000000000;
  parameter SWAP_CFGPORT = "FALSE";
  parameter [7:0] TEST_ATTR_SRAM = 8'b00000000;
  parameter TEST_FIFO_CNT = "FALSE";
  parameter TEST_FIFO_FLAG = "FALSE";
  parameter TEST_FIFO_OFFSET = "FALSE";
  parameter TEST_FIFO_OUTPUT_STAGE = "FALSE";
  parameter [2:0] TRD_DLY_L = 3'b000;
  parameter [2:0] TRD_DLY_U = 3'b000;
  parameter [1:0] TSTREFBL_CTRL = 2'b00;
  parameter [2:0] TST_DPG_CTRL = 3'b000;
  parameter TST_RNG_OSC = "FALSE";
  parameter [1:0] TST_SKEW_VBRAM_DLY = 2'b00;
  parameter [2:0] TST_WW_DRIVE = 3'b000;
  parameter [3:0] TWR_DLY_A_L = 4'b0000;
  parameter [3:0] TWR_DLY_A_U = 4'b0000;
  parameter [3:0] TWR_DLY_B_L = 4'b0000;
  parameter [3:0] TWR_DLY_B_U = 4'b0000;
  parameter WEAK_WRITE = "NO_WW";
  parameter WRCOUNT_TYPE = "RAW_PNTR";
  parameter integer WRITE_WIDTH = 4;
   output CASNXTEMPTY;
   output CASPRVRDEN;
   output DBITERR;
   output EMPTY;
   output FULL;
   output PROGEMPTY;
   output PROGFULL;
   output RDERR;
   output RDRSTBUSY;
   output SBITERR;
   output TSTQUIETENAL;
   output TSTQUIETENAU;
   output TSTQUIETENBL;
   output TSTQUIETENBU;
   output TSTSTAGEVALID;
   output WRERR;
   output WRRSTBUSY;
   output [13:0] RDCOUNT;
   output [13:0] WRCOUNT;
   output [63:0] CASDOUT;
   output [63:0] DOUT;
   output [7:0] CASDOUTP;
   output [7:0] DOUTP;
   output [7:0] ECCPARITY;
   input CASDOMUX;
   input CASDOMUXEN;
   input CASNXTRDEN;
   input CASOREGIMUX;
   input CASOREGIMUXEN;
   input CASPRVEMPTY;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input RDCLK;
   input RDEN;
   input REGCE;
   input RST;
   input RSTREG;
   input SLEEP;
   input TSTBRAMRST;
   input TSTFLAGIN;
   input TSTOFF;
   input TSTRDCNTOFF;
   input TSTWRCNTOFF;
   input WRCLK;
   input WREN;
   input [12:0] TSTCNT;
   input [12:0] TSTRDOS;
   input [12:0] TSTWROS;
   input [63:0] CASDIN;
   input [63:0] DIN;
   input [7:0] CASDINP;
   input [7:0] DINP;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module FIFO36E2_TEST2 (
  CASDOUT,
  CASDOUTP,
  CASNXTEMPTY,
  CASPRVRDEN,
  DBITERR,
  DOUT,
  DOUTP,
  ECCPARITY,
  EMPTY,
  FULL,
  PROGEMPTY,
  PROGFULL,
  RDCOUNT,
  RDERR,
  RDRSTBUSY,
  SBITERR,
  TSTQUIETENAL,
  TSTQUIETENAU,
  TSTQUIETENBL,
  TSTQUIETENBU,
  TSTSTAGEVALID,
  TST_SLEEP_CNTL,
  WRCOUNT,
  WRERR,
  WRRSTBUSY,
  CASDIN,
  CASDINP,
  CASDOMUX,
  CASDOMUXEN,
  CASNXTRDEN,
  CASOREGIMUX,
  CASOREGIMUXEN,
  CASPRVEMPTY,
  DIN,
  DINP,
  INJECTDBITERR,
  INJECTSBITERR,
  RDCLK,
  RDEN,
  REGCE,
  RST,
  RSTREG,
  SLEEP,
  TSTBRAMRST,
  TSTCNT,
  TSTFLAGIN,
  TSTOFF,
  TSTRDCNTOFF,
  TSTRDOS,
  TSTWRCNTOFF,
  TSTWROS,
  WRCLK,
  WREN
);
  parameter BYPASS_RSR = "FALSE";
  parameter CASCADE_ORDER = "NONE";
  parameter CAS_MBIST12 = "FALSE";
  parameter CLOCK_DOMAINS = "INDEPENDENT";
  parameter DIS_TST_BIST_CTL = "FALSE";
  parameter EN_CAS_HOLD_DLY = "FALSE";
  parameter EN_ECC_PIPE = "FALSE";
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter EN_PWRGATE_L = "NONE";
  parameter EN_PWRGATE_U = "NONE";
  parameter EN_TSTBRAMRST = "FALSE";
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter [71:0] INIT = 72'h000000000000000000;
  parameter [0:0] IS_RDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_RDEN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREG_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter [0:0] IS_WRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_WREN_INVERTED = 1'b0;
  parameter OVERRIDE_PWRGATE_L = "NO_OVERRIDE";
  parameter OVERRIDE_PWRGATE_U = "NO_OVERRIDE";
  parameter integer PROG_EMPTY_THRESH = 256;
  parameter integer PROG_FULL_THRESH = 256;
  parameter RDADDRECC_DIS = "FALSE";
  parameter RDCOUNT_TYPE = "RAW_PNTR";
  parameter integer READ_WIDTH = 4;
  parameter REGISTER_MODE = "UNREGISTERED";
  parameter [15:0] RSRB = 16'h0000;
  parameter [1:0] RSRBP = 2'h0;
  parameter [15:0] RSRT = 16'h0000;
  parameter [1:0] RSRTP = 2'h0;
  parameter RSTREG_PRIORITY = "RSTREG";
  parameter SLEEP_ASYNC = "FALSE";
  parameter [71:0] SRVAL = 72'h000000000000000000;
  parameter SWAP_CFGPORT = "FALSE";
  parameter [7:0] TEST_ATTR_SRAM = 8'b00000000;
  parameter TEST_FIFO_CNT = "FALSE";
  parameter TEST_FIFO_FLAG = "FALSE";
  parameter TEST_FIFO_OFFSET = "FALSE";
  parameter TEST_FIFO_OUTPUT_STAGE = "FALSE";
  parameter [3:0] TSTRWCTL = 4'b0000;
  parameter [1:0] TST_RNG_OSC = 2'b00;
  parameter [1:0] TST_SLEEP_SEL = 2'b00;
  parameter TST_TM_BLCMP = "TRUE";
  parameter TST_TM_BLPN = "TRUE";
  parameter [1:0] TST_TM_TCC = 2'b00;
  parameter TST_TM_WA = "FALSE";
  parameter WRCOUNT_TYPE = "RAW_PNTR";
  parameter integer WRITE_WIDTH = 4;
   output CASNXTEMPTY;
   output CASPRVRDEN;
   output DBITERR;
   output EMPTY;
   output FULL;
   output PROGEMPTY;
   output PROGFULL;
   output RDERR;
   output RDRSTBUSY;
   output SBITERR;
   output TSTQUIETENAL;
   output TSTQUIETENAU;
   output TSTQUIETENBL;
   output TSTQUIETENBU;
   output TSTSTAGEVALID;
   output TST_SLEEP_CNTL;
   output WRERR;
   output WRRSTBUSY;
   output [13:0] RDCOUNT;
   output [13:0] WRCOUNT;
   output [63:0] CASDOUT;
   output [63:0] DOUT;
   output [7:0] CASDOUTP;
   output [7:0] DOUTP;
   output [7:0] ECCPARITY;
   input CASDOMUX;
   input CASDOMUXEN;
   input CASNXTRDEN;
   input CASOREGIMUX;
   input CASOREGIMUXEN;
   input CASPRVEMPTY;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input RDCLK;
   input RDEN;
   input REGCE;
   input RST;
   input RSTREG;
   input SLEEP;
   input TSTBRAMRST;
   input TSTFLAGIN;
   input TSTOFF;
   input TSTRDCNTOFF;
   input TSTWRCNTOFF;
   input WRCLK;
   input WREN;
   input [12:0] TSTCNT;
   input [12:0] TSTRDOS;
   input [12:0] TSTWROS;
   input [63:0] CASDIN;
   input [63:0] DIN;
   input [7:0] CASDINP;
   input [7:0] DINP;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GCLK_TEST_BUF (
  CLKOUT,
  CLKIN
);
  parameter GCLK_TEST_ENABLE = "TRUE";
  parameter INVERT_INPUT = "FALSE";
   output CLKOUT;
   input CLKIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GCLK_TEST_BUFE3 (
  CLKOUT,
  CLKIN
);
  parameter INVERT_INPUT = "FALSE";
   output CLKOUT;
   input CLKIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GCLK_TEST_DELAY (
  O,
  DELAY_TEST,
  I
);
  parameter DELAY = "VAL0";
  parameter EN_TEST = "FALSE";
   output O;
   input I;
   input [2:0] DELAY_TEST;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE2_CHANNEL_TEST (
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTHTXN,
  GTHTXP,
  GTREFCLKMONITOR,
  PCSRSVDOUT,
  PHYSTATUS,
  PMASCANOUT,
  RSOSINTDONE,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHARISCOMMA,
  RXCHARISK,
  RXCHBONDO,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXDATA,
  RXDATAVALID,
  RXDFESLIDETAPSTARTED,
  RXDFESLIDETAPSTROBEDONE,
  RXDFESLIDETAPSTROBESTARTED,
  RXDFESTADAPTDONE,
  RXDISPERR,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXMONITOROUT,
  RXNOTINTABLE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHMONITOR,
  RXPHSLIPMONITOR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXQPISENN,
  RXQPISENP,
  RXRATEDONE,
  RXRESETDONE,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  SCANOUT,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDLYSRESETDONE,
  TXGEARBOXREADY,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXQPISENN,
  TXQPISENP,
  TXRATEDONE,
  TXRESETDONE,
  TXRUNDISP,
  TXSYNCDONE,
  TXSYNCOUT,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  EYESCANMODE,
  EYESCANRESET,
  EYESCANTRIGGER,
  GTGREFCLK,
  GTHRXN,
  GTHRXP,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRESETSEL,
  GTRSVD,
  GTRXRESET,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  LOOPBACK,
  PCSRSVDIN,
  PCSRSVDIN2,
  PMARSVDIN,
  PMASCANCLK0,
  PMASCANCLK1,
  PMASCANCLK2,
  PMASCANCLK3,
  PMASCANCLK4,
  PMASCANENB,
  PMASCANIN,
  PMASCANMODEB,
  PMASCANRSTEN,
  QPLLCLK,
  QPLLREFCLK,
  RESETOVRD,
  RX8B10BEN,
  RXADAPTSELTEST,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCDRRESETRSV,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCOMMADETEN,
  RXDDIEN,
  RXDEBUGPULSE,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFEAGCTRL,
  RXDFECM1EN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFESLIDETAP,
  RXDFESLIDETAPADAPTEN,
  RXDFESLIDETAPHOLD,
  RXDFESLIDETAPID,
  RXDFESLIDETAPINITOVRDEN,
  RXDFESLIDETAPONLYADAPTEN,
  RXDFESLIDETAPOVRDEN,
  RXDFESLIDETAPSTROBE,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFETAP6HOLD,
  RXDFETAP6OVRDEN,
  RXDFETAP7HOLD,
  RXDFETAP7OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEVSEN,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXDLYTESTENB,
  RXELECIDLEMODE,
  RXGEARBOXSLIP,
  RXLPMEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSINTCFG,
  RXOSINTEN,
  RXOSINTHOLD,
  RXOSINTID0,
  RXOSINTNTRLEN,
  RXOSINTOVRDEN,
  RXOSINTSTROBE,
  RXOSINTTESTOVRDEN,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXQPIEN,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  SETERRSTATUS,
  SIGVALIDCLK,
  TSTCLK0,
  TSTCLK1,
  TSTIN,
  TSTPD,
  TSTPDOVRDB,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXBUFDIFFCTRL,
  TXCHARDISPMODE,
  TXCHARDISPVAL,
  TXCHARISK,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXDATA,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDIFFPD,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYTESTENB,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXMAINCURSOR,
  TXMARGIN,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPOSTCURSORINV,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPRECURSORINV,
  TXQPIBIASEN,
  TXQPISTRONGPDOWN,
  TXQPIWEAKPUP,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSTARTSEQ,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [19:0] ADAPT_CFG0 = 20'h00C10;
  parameter [0:0] AEN_CPLL = 1'b0;
  parameter [0:0] AEN_LOOPBACK = 1'b0;
  parameter [0:0] AEN_MASTER = 1'b0;
  parameter [0:0] AEN_PD_AND_EIDLE = 1'b0;
  parameter [0:0] AEN_POLARITY = 1'b0;
  parameter [0:0] AEN_PRBS = 1'b0;
  parameter [0:0] AEN_QPI = 1'b0;
  parameter [0:0] AEN_RESET = 1'b0;
  parameter [0:0] AEN_RXCDR = 1'b0;
  parameter [0:0] AEN_RXDFE = 1'b0;
  parameter [0:0] AEN_RXDFELPM = 1'b0;
  parameter [0:0] AEN_RXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_RXPHDLY = 1'b0;
  parameter [0:0] AEN_RXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXPHDLY = 1'b0;
  parameter [0:0] AEN_TXPI_PPM = 1'b0;
  parameter [0:0] AEN_TXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TX_DRIVE_MODE = 1'b0;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [15:0] AMONITOR_CFG = 16'h0000;
  parameter [0:0] A_CFGRESET = 1'b0;
  parameter [0:0] A_CPLLLOCKEN = 1'b0;
  parameter [0:0] A_CPLLPD = 1'b0;
  parameter [0:0] A_CPLLRESET = 1'b0;
  parameter [0:0] A_EYESCANMODE = 1'b0;
  parameter [0:0] A_EYESCANRESET = 1'b0;
  parameter [0:0] A_GTRESETSEL = 1'b0;
  parameter [0:0] A_GTRXRESET = 1'b0;
  parameter [0:0] A_GTTXRESET = 1'b0;
  parameter [2:0] A_LOOPBACK = 3'b000;
  parameter [13:0] A_RXADAPTSELTEST = 14'b00000000000000;
  parameter [0:0] A_RXBUFRESET = 1'b0;
  parameter [0:0] A_RXCDRFREQRESET = 1'b0;
  parameter [0:0] A_RXCDRHOLD = 1'b0;
  parameter [0:0] A_RXCDROVRDEN = 1'b0;
  parameter [0:0] A_RXCDRRESET = 1'b0;
  parameter [0:0] A_RXCDRRESETRSV = 1'b0;
  parameter [0:0] A_RXDFEAGCHOLD = 1'b0;
  parameter [0:0] A_RXDFEAGCOVRDEN = 1'b0;
  parameter [4:0] A_RXDFEAGCTRL = 5'b00000;
  parameter [0:0] A_RXDFECM1EN = 1'b0;
  parameter [0:0] A_RXDFELFHOLD = 1'b0;
  parameter [0:0] A_RXDFELFOVRDEN = 1'b0;
  parameter [0:0] A_RXDFELPMRESET = 1'b0;
  parameter [4:0] A_RXDFESLIDETAP = 5'b00000;
  parameter [0:0] A_RXDFESLIDETAPADAPTEN = 1'b0;
  parameter [0:0] A_RXDFESLIDETAPHOLD = 1'b0;
  parameter [5:0] A_RXDFESLIDETAPID = 6'b000000;
  parameter [0:0] A_RXDFESLIDETAPINITOVRDEN = 1'b0;
  parameter [0:0] A_RXDFESLIDETAPONLYADAPTEN = 1'b0;
  parameter [0:0] A_RXDFESLIDETAPOVRDEN = 1'b0;
  parameter [0:0] A_RXDFESLIDETAPSTROBE = 1'b0;
  parameter [0:0] A_RXDFETAP2HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP2OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP3HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP3OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP4HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP4OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP5HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP5OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP6HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP6OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP7HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP7OVRDEN = 1'b0;
  parameter [0:0] A_RXDFEUTHOLD = 1'b0;
  parameter [0:0] A_RXDFEUTOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEVPHOLD = 1'b0;
  parameter [0:0] A_RXDFEVPOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEVSEN = 1'b0;
  parameter [0:0] A_RXDFEXYDEN = 1'b0;
  parameter [0:0] A_RXDLYBYPASS = 1'b0;
  parameter [0:0] A_RXDLYEN = 1'b0;
  parameter [0:0] A_RXDLYOVRDEN = 1'b0;
  parameter [0:0] A_RXDLYSRESET = 1'b0;
  parameter [0:0] A_RXLPMEN = 1'b0;
  parameter [0:0] A_RXLPMHFHOLD = 1'b0;
  parameter [0:0] A_RXLPMHFOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMLFHOLD = 1'b0;
  parameter [0:0] A_RXLPMLFKLOVRDEN = 1'b0;
  parameter [1:0] A_RXMONITORSEL = 2'b00;
  parameter [0:0] A_RXOOBRESET = 1'b0;
  parameter [0:0] A_RXOSCALRESET = 1'b0;
  parameter [0:0] A_RXOSHOLD = 1'b0;
  parameter [3:0] A_RXOSINTCFG = 4'b0000;
  parameter [0:0] A_RXOSINTEN = 1'b0;
  parameter [0:0] A_RXOSINTHOLD = 1'b0;
  parameter [3:0] A_RXOSINTID0 = 4'b0000;
  parameter [0:0] A_RXOSINTNTRLEN = 1'b0;
  parameter [0:0] A_RXOSINTOVRDEN = 1'b0;
  parameter [0:0] A_RXOSINTSTROBE = 1'b0;
  parameter [0:0] A_RXOSINTTESTOVRDEN = 1'b0;
  parameter [0:0] A_RXOSOVRDEN = 1'b0;
  parameter [2:0] A_RXOUTCLKSEL = 3'b000;
  parameter [0:0] A_RXPCSRESET = 1'b0;
  parameter [1:0] A_RXPD = 2'b00;
  parameter [0:0] A_RXPHALIGN = 1'b0;
  parameter [0:0] A_RXPHALIGNEN = 1'b0;
  parameter [0:0] A_RXPHDLYPD = 1'b0;
  parameter [0:0] A_RXPHDLYRESET = 1'b0;
  parameter [0:0] A_RXPHOVRDEN = 1'b0;
  parameter [0:0] A_RXPMARESET = 1'b0;
  parameter [0:0] A_RXPOLARITY = 1'b0;
  parameter [0:0] A_RXPRBSCNTRESET = 1'b0;
  parameter [2:0] A_RXPRBSSEL = 3'b000;
  parameter [1:0] A_RXSYSCLKSEL = 2'b00;
  parameter [0:0] A_SPARE = 1'b0;
  parameter [2:0] A_TXBUFDIFFCTRL = 3'b100;
  parameter [0:0] A_TXDEEMPH = 1'b0;
  parameter [3:0] A_TXDIFFCTRL = 4'b1100;
  parameter [0:0] A_TXDLYBYPASS = 1'b0;
  parameter [0:0] A_TXDLYEN = 1'b0;
  parameter [0:0] A_TXDLYOVRDEN = 1'b0;
  parameter [0:0] A_TXDLYSRESET = 1'b0;
  parameter [0:0] A_TXELECIDLE = 1'b0;
  parameter [0:0] A_TXINHIBIT = 1'b0;
  parameter [6:0] A_TXMAINCURSOR = 7'b0000000;
  parameter [2:0] A_TXMARGIN = 3'b000;
  parameter [2:0] A_TXOUTCLKSEL = 3'b000;
  parameter [0:0] A_TXPCSRESET = 1'b0;
  parameter [1:0] A_TXPD = 2'b00;
  parameter [0:0] A_TXPHALIGN = 1'b0;
  parameter [0:0] A_TXPHALIGNEN = 1'b0;
  parameter [0:0] A_TXPHDLYPD = 1'b0;
  parameter [0:0] A_TXPHDLYRESET = 1'b0;
  parameter [0:0] A_TXPHINIT = 1'b0;
  parameter [0:0] A_TXPHOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMPD = 1'b0;
  parameter [0:0] A_TXPIPPMSEL = 1'b0;
  parameter [0:0] A_TXPMARESET = 1'b0;
  parameter [0:0] A_TXPOLARITY = 1'b0;
  parameter [4:0] A_TXPOSTCURSOR = 5'b00000;
  parameter [0:0] A_TXPOSTCURSORINV = 1'b0;
  parameter [0:0] A_TXPRBSFORCEERR = 1'b0;
  parameter [2:0] A_TXPRBSSEL = 3'b000;
  parameter [4:0] A_TXPRECURSOR = 5'b00000;
  parameter [0:0] A_TXPRECURSORINV = 1'b0;
  parameter [0:0] A_TXQPIBIASEN = 1'b0;
  parameter [0:0] A_TXSWING = 1'b0;
  parameter [1:0] A_TXSYSCLKSEL = 2'b00;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [41:0] CFOK_CFG = 42'h24800040E80;
  parameter [5:0] CFOK_CFG2 = 6'b100000;
  parameter [5:0] CFOK_CFG3 = 6'b100000;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 1;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_INSERT_IDLE_FLAG = "FALSE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 1;
  parameter [28:0] CPLL_CFG = 29'h00BC07DC;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 5;
  parameter [23:0] CPLL_INIT_CFG = 24'h00001E;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter [0:0] CPLL_PCD_2UI_CFG = 1'b0;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [23:0] DMONITOR_CFG = 24'h000A00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "TRUE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h000;
  parameter [9:0] ES_PMA_CFG = 10'b0000000000;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [79:0] ES_QUALIFIER = 80'h00000000000000000000;
  parameter [79:0] ES_QUAL_MASK = 80'h00000000000000000000;
  parameter [79:0] ES_SDATA_MASK = 80'h00000000000000000000;
  parameter [8:0] ES_VERT_OFFSET = 9'b000000000;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [2:0] GEARBOX_MODE = 3'b000;
  parameter GEN_RXUSRCLK = "TRUE";
  parameter GEN_TXUSRCLK = "TRUE";
  parameter [0:0] GT_INSTANTIATED = 1'b1;
  parameter [0:0] LOOPBACK_CFG = 1'b0;
  parameter [1:0] OUTREFCLK_SEL_INV = 2'b11;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [47:0] PCS_RSVD_ATTR = 48'h000000000000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter [9:0] PMA_POWER_SAVE = 10'b0000000000;
  parameter [31:0] PMA_RSV = 32'b00000000000000000000000010000000;
  parameter [31:0] PMA_RSV2 = 32'b00011100000000000000000000001010;
  parameter [1:0] PMA_RSV3 = 2'b00;
  parameter [14:0] PMA_RSV4 = 15'b000000000001000;
  parameter [3:0] PMA_RSV5 = 4'b0000;
  parameter [0:0] RESET_POWERSAVE_DISABLE = 1'b0;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 61;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [6:0] RXCDRRESET_TIME = 7'b0000000;
  parameter [82:0] RXCDR_CFG = 83'h0002007FE2000C208001A;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [5:0] RXCDR_LOCK_CFG = 6'b001001;
  parameter [4:0] RXCDR_PCIERESET_WAIT_TIME = 5'b00000;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDLY_CFG = 16'h001F;
  parameter [8:0] RXDLY_LCFG = 9'h030;
  parameter [15:0] RXDLY_TAP_CFG = 16'h0000;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [13:0] RXLPM_HF_CFG = 14'b00001000000000;
  parameter [17:0] RXLPM_LF_CFG = 18'b001001000000000000;
  parameter [6:0] RXOOB_CFG = 7'b0000110;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter [4:0] RXOSCALRESET_TIMEOUT = 5'b00000;
  parameter integer RXOUT_DIV = 2;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [23:0] RXPHDLY_CFG = 24'h084020;
  parameter [23:0] RXPH_CFG = 24'hC00002;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [1:0] RXPI_CFG0 = 2'b00;
  parameter [1:0] RXPI_CFG1 = 2'b00;
  parameter [1:0] RXPI_CFG2 = 2'b00;
  parameter [1:0] RXPI_CFG3 = 2'b00;
  parameter [0:0] RXPI_CFG4 = 1'b0;
  parameter [0:0] RXPI_CFG5 = 1'b0;
  parameter [2:0] RXPI_CFG6 = 3'b100;
  parameter RXPLL_SEL = "CPLL";
  parameter [4:0] RXPMARESET_TIME = 5'b00011;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXSIPO_DIV_45 = 4;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [23:0] RX_BIAS_CFG = 24'b000011000000000000010000;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter integer RX_CLK25_DIV = 7;
  parameter [0:0] RX_CLKMUX_PD = 1'b1;
  parameter [1:0] RX_CM_SEL = 2'b11;
  parameter [3:0] RX_CM_TRIM = 4'b0100;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter [13:0] RX_DEBUG_CFG = 14'b00000000000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [3:0] RX_DFELPM_CFG0 = 4'b0110;
  parameter [0:0] RX_DFELPM_CFG1 = 1'b0;
  parameter [0:0] RX_DFELPM_KLKH_AGC_STUP_EN = 1'b1;
  parameter [1:0] RX_DFE_AGC_CFG0 = 2'b00;
  parameter [2:0] RX_DFE_AGC_CFG1 = 3'b010;
  parameter [3:0] RX_DFE_AGC_CFG2 = 4'b0000;
  parameter [0:0] RX_DFE_AGC_OVRDEN = 1'b1;
  parameter [22:0] RX_DFE_GAIN_CFG = 23'h0020C0;
  parameter [11:0] RX_DFE_H2_CFG = 12'b000000000000;
  parameter [11:0] RX_DFE_H3_CFG = 12'b000001000000;
  parameter [10:0] RX_DFE_H4_CFG = 11'b00011100000;
  parameter [10:0] RX_DFE_H5_CFG = 11'b00011100000;
  parameter [10:0] RX_DFE_H6_CFG = 11'b00000100000;
  parameter [10:0] RX_DFE_H7_CFG = 11'b00000100000;
  parameter [32:0] RX_DFE_KL_CFG = 33'b000000000000000000000001100010000;
  parameter [1:0] RX_DFE_KL_LPM_KH_CFG0 = 2'b01;
  parameter [2:0] RX_DFE_KL_LPM_KH_CFG1 = 3'b010;
  parameter [3:0] RX_DFE_KL_LPM_KH_CFG2 = 4'b0010;
  parameter [0:0] RX_DFE_KL_LPM_KH_OVRDEN = 1'b1;
  parameter [1:0] RX_DFE_KL_LPM_KL_CFG0 = 2'b10;
  parameter [2:0] RX_DFE_KL_LPM_KL_CFG1 = 3'b010;
  parameter [3:0] RX_DFE_KL_LPM_KL_CFG2 = 4'b0010;
  parameter [0:0] RX_DFE_KL_LPM_KL_OVRDEN = 1'b1;
  parameter [15:0] RX_DFE_LPM_CFG = 16'h0080;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter [53:0] RX_DFE_ST_CFG = 54'h00E100000C003F;
  parameter [16:0] RX_DFE_UT_CFG = 17'b00011100000000000;
  parameter [16:0] RX_DFE_VP_CFG = 17'b00011101010100011;
  parameter [8:0] RX_DFE_VS_CFG = 9'b000000000;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter integer RX_INT_DATAWIDTH = 0;
  parameter [12:0] RX_OS_CFG = 13'b0000010000000;
  parameter integer RX_SIG_VALID_DLY = 10;
  parameter RX_XCLK_SEL = "RXREC";
  parameter integer SAS_MAX_COM = 64;
  parameter integer SAS_MIN_COM = 36;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter integer SATA_MAX_BURST = 8;
  parameter integer SATA_MAX_INIT = 21;
  parameter integer SATA_MAX_WAKE = 7;
  parameter integer SATA_MIN_BURST = 4;
  parameter integer SATA_MIN_INIT = 12;
  parameter integer SATA_MIN_WAKE = 4;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter [2:0] SIM_CPLLREFCLK_SEL = 3'b001;
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_TX_EIDLE_DRIVE_LEVEL = "X";
  parameter SIM_VERSION = "1.1";
  parameter [2:0] SP_REFCLK_CFG = 3'b000;
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [31:0] TST_RSV = 32'h00000000;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h001F;
  parameter [8:0] TXDLY_LCFG = 9'h030;
  parameter [15:0] TXDLY_TAP_CFG = 16'h0000;
  parameter TXGEARBOX_EN = "FALSE";
  parameter [0:0] TXOOB_CFG = 1'b0;
  parameter integer TXOUTCLKPCS_SEL = 0;
  parameter integer TXOUT_DIV = 2;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [23:0] TXPHDLY_CFG = 24'h084020;
  parameter [15:0] TXPH_CFG = 16'h0780;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter integer TXPISO_DIV_45 = 5;
  parameter [1:0] TXPI_CFG0 = 2'b00;
  parameter [1:0] TXPI_CFG1 = 2'b00;
  parameter [1:0] TXPI_CFG2 = 2'b00;
  parameter [0:0] TXPI_CFG3 = 1'b0;
  parameter [0:0] TXPI_CFG4 = 1'b0;
  parameter [2:0] TXPI_CFG5 = 3'b100;
  parameter [0:0] TXPI_GREY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter TXPI_PPMCLK_SEL = "TXUSRCLK2";
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter TXPLL_SEL = "CPLL";
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 7;
  parameter [0:0] TX_CLKMUX_PD = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter integer TX_INT_DATAWIDTH = 0;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [0:0] TX_QPI_STATUS_EN = 1'b0;
  parameter [13:0] TX_RXDETECT_CFG = 14'h1832;
  parameter [16:0] TX_RXDETECT_PRECHARGE_TIME = 17'h00000;
  parameter [2:0] TX_RXDETECT_REF = 3'b100;
  parameter TX_XCLK_SEL = "TXUSR";
  parameter [0:0] UCODEER_CLR = 1'b0;
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTHTXN;
   output GTHTXP;
   output GTREFCLKMONITOR;
   output PHYSTATUS;
   output RSOSINTDONE;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDFESLIDETAPSTARTED;
   output RXDFESLIDETAPSTROBEDONE;
   output RXDFESLIDETAPSTROBESTARTED;
   output RXDFESTADAPTDONE;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXQPISENN;
   output RXQPISENP;
   output RXRATEDONE;
   output RXRESETDONE;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDLYSRESETDONE;
   output TXGEARBOXREADY;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXQPISENN;
   output TXQPISENP;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [14:0] DMONITOROUT;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXHEADERVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXSTATUS;
   output [4:0] RXCHBONDO;
   output [4:0] RXPHMONITOR;
   output [4:0] RXPHSLIPMONITOR;
   output [5:0] RXHEADER;
   output [5:0] SCANOUT;
   output [63:0] RXDATA;
   output [6:0] RXMONITOROUT;
   output [7:0] PMASCANOUT;
   output [7:0] RXCHARISCOMMA;
   output [7:0] RXCHARISK;
   output [7:0] RXDISPERR;
   output [7:0] RXNOTINTABLE;
   output [7:0] TXRUNDISP;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input EYESCANMODE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input GTGREFCLK;
   input GTHRXN;
   input GTHRXP;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRESETSEL;
   input GTRXRESET;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input PMASCANCLK0;
   input PMASCANCLK1;
   input PMASCANCLK2;
   input PMASCANCLK3;
   input PMASCANCLK4;
   input PMASCANENB;
   input PMASCANMODEB;
   input PMASCANRSTEN;
   input QPLLCLK;
   input QPLLREFCLK;
   input RESETOVRD;
   input RX8B10BEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCDRRESETRSV;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCOMMADETEN;
   input RXDDIEN;
   input RXDEBUGPULSE;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFECM1EN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFESLIDETAPADAPTEN;
   input RXDFESLIDETAPHOLD;
   input RXDFESLIDETAPINITOVRDEN;
   input RXDFESLIDETAPONLYADAPTEN;
   input RXDFESLIDETAPOVRDEN;
   input RXDFESLIDETAPSTROBE;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFETAP6HOLD;
   input RXDFETAP6OVRDEN;
   input RXDFETAP7HOLD;
   input RXDFETAP7OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEVSEN;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXDLYTESTENB;
   input RXGEARBOXSLIP;
   input RXLPMEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSINTEN;
   input RXOSINTHOLD;
   input RXOSINTNTRLEN;
   input RXOSINTOVRDEN;
   input RXOSINTSTROBE;
   input RXOSINTTESTOVRDEN;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXQPIEN;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SCANCLK;
   input SCANENB;
   input SCANMODEB;
   input SETERRSTATUS;
   input SIGVALIDCLK;
   input TSTCLK0;
   input TSTCLK1;
   input TSTPDOVRDB;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDEEMPH;
   input TXDETECTRX;
   input TXDIFFPD;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYTESTENB;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPOSTCURSORINV;
   input TXPRBSFORCEERR;
   input TXPRECURSORINV;
   input TXQPIBIASEN;
   input TXQPISTRONGPDOWN;
   input TXQPIWEAKPUP;
   input TXRATEMODE;
   input TXSTARTSEQ;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [13:0] RXADAPTSELTEST;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [19:0] TSTIN;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXPD;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXPRBSSEL;
   input [2:0] RXRATE;
   input [2:0] TXBUFDIFFCTRL;
   input [2:0] TXHEADER;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXPRBSSEL;
   input [2:0] TXRATE;
   input [3:0] RXOSINTCFG;
   input [3:0] RXOSINTID0;
   input [3:0] TXDIFFCTRL;
   input [4:0] PCSRSVDIN2;
   input [4:0] PMARSVDIN;
   input [4:0] RXCHBONDI;
   input [4:0] RXDFEAGCTRL;
   input [4:0] RXDFESLIDETAP;
   input [4:0] TSTPD;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [5:0] RXDFESLIDETAPID;
   input [5:0] SCANIN;
   input [63:0] TXDATA;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] PMASCANIN;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCHARDISPMODE;
   input [7:0] TXCHARDISPVAL;
   input [7:0] TXCHARISK;
   input [8:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE2_COMMON_TEST (
  DRPDO,
  DRPRDY,
  PMARSVDOUT,
  PMASCANOUT,
  QPLLDMONITOR,
  QPLLFBCLKLOST,
  QPLLLOCK,
  QPLLOUTCLK,
  QPLLOUTREFCLK,
  QPLLREFCLKLOST,
  REFCLKOUTMONITOR,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  PMARSVD,
  PMASCANCLK0,
  PMASCANCLK1,
  PMASCANENB,
  PMASCANIN,
  QDPMASCANMODEB,
  QDPMASCANRSTEN,
  QPLLCLKSPARE0,
  QPLLCLKSPARE1,
  QPLLLOCKDETCLK,
  QPLLLOCKEN,
  QPLLOUTRESET,
  QPLLPD,
  QPLLREFCLKSEL,
  QPLLRESET,
  QPLLRSVD1,
  QPLLRSVD2,
  RCALENB
);
  parameter [0:0] AEN_BGBS = 1'b0;
  parameter [0:0] AEN_MASTER = 1'b0;
  parameter [0:0] AEN_PD = 1'b0;
  parameter [0:0] AEN_QPLL = 1'b0;
  parameter [0:0] AEN_REFCLK = 1'b0;
  parameter [0:0] AEN_RESET = 1'b0;
  parameter [2:0] AQDMUXSEL = 3'b000;
  parameter [0:0] A_BGMONITOREN = 1'b0;
  parameter [0:0] A_BGPD = 1'b0;
  parameter [0:0] A_GTREFCLKPD0 = 1'b0;
  parameter [0:0] A_GTREFCLKPD1 = 1'b0;
  parameter [0:0] A_QPLLLOCKEN = 1'b0;
  parameter [0:0] A_QPLLOUTRESET = 1'b0;
  parameter [0:0] A_QPLLPD = 1'b0;
  parameter [0:0] A_QPLLRESET = 1'b0;
  parameter [63:0] BIAS_CFG = 64'h0000040000001000;
  parameter [1:0] COMMON_AMUX_SEL = 2'b00;
  parameter [31:0] COMMON_CFG = 32'h0000001C;
  parameter [0:0] COMMON_INSTANTIATED = 1'b1;
  parameter [1:0] QPLL_AMONITOR_SEL = 2'b00;
  parameter [26:0] QPLL_CFG = 27'h0480181;
  parameter [3:0] QPLL_CLKOUT_CFG = 4'b0000;
  parameter [5:0] QPLL_COARSE_FREQ_OVRD = 6'b010000;
  parameter [0:0] QPLL_COARSE_FREQ_OVRD_EN = 1'b0;
  parameter [9:0] QPLL_CP = 10'b0000011111;
  parameter [0:0] QPLL_CP_MONITOR_EN = 1'b0;
  parameter [0:0] QPLL_DMONITOR_SEL = 1'b0;
  parameter [9:0] QPLL_FBDIV = 10'b0000000000;
  parameter [0:0] QPLL_FBDIV_MONITOR_EN = 1'b0;
  parameter [0:0] QPLL_FBDIV_RATIO = 1'b0;
  parameter [23:0] QPLL_INIT_CFG = 24'h000006;
  parameter [15:0] QPLL_LOCK_CFG = 16'h01E8;
  parameter [3:0] QPLL_LPF = 4'b1111;
  parameter integer QPLL_REFCLK_DIV = 2;
  parameter [0:0] QPLL_RP_COMP = 1'b0;
  parameter [0:0] QPLL_VCTRL_MONITOR_EN = 1'b0;
  parameter [0:0] QPLL_VREG_MONITOR_EN = 1'b0;
  parameter [1:0] QPLL_VTRL_RESET = 2'b00;
  parameter [1:0] RCAL_CFG = 2'b00;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [2:0] SIM_QPLLREFCLK_SEL = 3'b001;
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_VERSION = "1.1";
   output DRPRDY;
   output QPLLFBCLKLOST;
   output QPLLLOCK;
   output QPLLOUTCLK;
   output QPLLOUTREFCLK;
   output QPLLREFCLKLOST;
   output REFCLKOUTMONITOR;
   output [15:0] DRPDO;
   output [15:0] PMARSVDOUT;
   output [4:0] PMASCANOUT;
   output [7:0] QPLLDMONITOR;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input PMASCANCLK0;
   input PMASCANCLK1;
   input PMASCANENB;
   input QDPMASCANMODEB;
   input QDPMASCANRSTEN;
   input QPLLCLKSPARE0;
   input QPLLCLKSPARE1;
   input QPLLLOCKDETCLK;
   input QPLLLOCKEN;
   input QPLLOUTRESET;
   input QPLLPD;
   input QPLLRESET;
   input RCALENB;
   input [15:0] DRPDI;
   input [15:0] QPLLRSVD1;
   input [2:0] QPLLREFCLKSEL;
   input [4:0] BGRCALOVRD;
   input [4:0] PMASCANIN;
   input [4:0] QPLLRSVD2;
   input [7:0] DRPADDR;
   input [7:0] PMARSVD;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE3_CHANNEL_TEST (
  BUFGTCE,
  BUFGTCEMASK,
  BUFGTDIV,
  BUFGTRESET,
  BUFGTRSTMASK,
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTHTXN,
  GTHTXP,
  GTPOWERGOOD,
  GTREFCLKMONITOR,
  PCIERATEGEN3,
  PCIERATEIDLE,
  PCIERATEQPLLPD,
  PCIERATEQPLLRESET,
  PCIESYNCTXSYNCDONE,
  PCIEUSERGEN3RDY,
  PCIEUSERPHYSTATUSRST,
  PCIEUSERRATESTART,
  PCSRSVDOUT,
  PHYSTATUS,
  PINRSRVDAS,
  PMASCANOUT,
  RESETEXCEPTION,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCDRPHDONE,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHBONDO,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXCTRL0,
  RXCTRL1,
  RXCTRL2,
  RXCTRL3,
  RXDATA,
  RXDATAEXTENDRSVD,
  RXDATAVALID,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXMONITOROUT,
  RXOSINTDONE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHALIGNERR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXPRBSLOCKED,
  RXPRGDIVRESETDONE,
  RXQPISENN,
  RXQPISENP,
  RXRATEDONE,
  RXRECCLKOUT,
  RXRESETDONE,
  RXSLIDERDY,
  RXSLIPDONE,
  RXSLIPOUTCLKRDY,
  RXSLIPPMARDY,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  SCANOUT,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDLYSRESETDONE,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXPRGDIVRESETDONE,
  TXQPISENN,
  TXQPISENP,
  TXRATEDONE,
  TXRESETDONE,
  TXSYNCDONE,
  TXSYNCOUT,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  EVODDPHICALDONE,
  EVODDPHICALSTART,
  EVODDPHIDRDEN,
  EVODDPHIDWREN,
  EVODDPHIXRDEN,
  EVODDPHIXWREN,
  EYESCANMODE,
  EYESCANRESET,
  EYESCANTRIGGER,
  GTGREFCLK,
  GTHRXN,
  GTHRXP,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRESETSEL,
  GTRSVD,
  GTRXRESET,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  LOOPBACK,
  LPBKRXTXSEREN,
  LPBKTXRXSEREN,
  PCIEEQRXEQADAPTDONE,
  PCIERSTIDLE,
  PCIERSTTXSYNCSTART,
  PCIEUSERRATEDONE,
  PCSRSVDIN,
  PCSRSVDIN2,
  PMARSVDIN,
  PMASCANCLK0,
  PMASCANCLK1,
  PMASCANCLK2,
  PMASCANCLK3,
  PMASCANCLK4,
  PMASCANCLK5,
  PMASCANENB,
  PMASCANIN,
  PMASCANMODEB,
  PMASCANRSTEN,
  QPLL0CLK,
  QPLL0REFCLK,
  QPLL1CLK,
  QPLL1REFCLK,
  RESETOVRD,
  RSTCLKENTX,
  RX8B10BEN,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCDRRESETRSV,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCOMMADETEN,
  RXDFEAGCCTRL,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFETAP10HOLD,
  RXDFETAP10OVRDEN,
  RXDFETAP11HOLD,
  RXDFETAP11OVRDEN,
  RXDFETAP12HOLD,
  RXDFETAP12OVRDEN,
  RXDFETAP13HOLD,
  RXDFETAP13OVRDEN,
  RXDFETAP14HOLD,
  RXDFETAP14OVRDEN,
  RXDFETAP15HOLD,
  RXDFETAP15OVRDEN,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFETAP6HOLD,
  RXDFETAP6OVRDEN,
  RXDFETAP7HOLD,
  RXDFETAP7OVRDEN,
  RXDFETAP8HOLD,
  RXDFETAP8OVRDEN,
  RXDFETAP9HOLD,
  RXDFETAP9OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEVSEN,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXELECIDLEMODE,
  RXGEARBOXSLIP,
  RXLATCLK,
  RXLPMEN,
  RXLPMGCHOLD,
  RXLPMGCOVRDEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXLPMOSHOLD,
  RXLPMOSOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSINTCFG,
  RXOSINTEN,
  RXOSINTHOLD,
  RXOSINTOVRDEN,
  RXOSINTSTROBE,
  RXOSINTTESTOVRDEN,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPLLCLKSEL,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXPROGDIVRESET,
  RXQPIEN,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSLIPOUTCLK,
  RXSLIPPMA,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SARCCLK,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  SIGVALIDCLK,
  TSTCLK0,
  TSTCLK1,
  TSTIN,
  TSTPD,
  TSTPDOVRDB,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXBUFDIFFCTRL,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXCTRL0,
  TXCTRL1,
  TXCTRL2,
  TXDATA,
  TXDATAEXTENDRSVD,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDIFFPD,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXLATCLK,
  TXMAINCURSOR,
  TXMARGIN,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPLLCLKSEL,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPOSTCURSORINV,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPRECURSORINV,
  TXPROGDIVRESET,
  TXQPIBIASEN,
  TXQPISTRONGPDOWN,
  TXQPIWEAKPUP,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [15:0] ADAPT_CFG0 = 16'hF800;
  parameter [15:0] ADAPT_CFG1 = 16'h0000;
  parameter [0:0] AEN_CPLL = 1'b0;
  parameter [0:0] AEN_EYESCAN = 1'b1;
  parameter [0:0] AEN_LOOPBACK = 1'b0;
  parameter [0:0] AEN_MASTER = 1'b0;
  parameter [0:0] AEN_PD_AND_EIDLE = 1'b0;
  parameter [0:0] AEN_POLARITY = 1'b0;
  parameter [0:0] AEN_PRBS = 1'b0;
  parameter [0:0] AEN_QPI = 1'b0;
  parameter [0:0] AEN_RESET = 1'b0;
  parameter [0:0] AEN_RXCDR = 1'b0;
  parameter [0:0] AEN_RXDFE = 1'b0;
  parameter [0:0] AEN_RXDFELPM = 1'b0;
  parameter [0:0] AEN_RXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_RXPHDLY = 1'b0;
  parameter [0:0] AEN_RXPLLCLK_SEL = 1'b0;
  parameter [0:0] AEN_RXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXPHDLY = 1'b0;
  parameter [0:0] AEN_TXPI_PPM = 1'b0;
  parameter [0:0] AEN_TXPLLCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TX_DRIVE_MODE = 1'b0;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [15:0] AMONITOR_CFG = 16'h0000;
  parameter [0:0] A_AFECFOKEN = 1'b0;
  parameter [0:0] A_CPLLLOCKEN = 1'b0;
  parameter [0:0] A_CPLLPD = 1'b0;
  parameter [0:0] A_CPLLRESET = 1'b0;
  parameter [5:0] A_DFECFOKFCDAC = 6'b000000;
  parameter [3:0] A_DFECFOKFCNUM = 4'b0000;
  parameter [0:0] A_DFECFOKFPULSE = 1'b0;
  parameter [0:0] A_DFECFOKHOLD = 1'b0;
  parameter [0:0] A_DFECFOKOVREN = 1'b0;
  parameter [0:0] A_EYESCANMODE = 1'b0;
  parameter [0:0] A_EYESCANRESET = 1'b0;
  parameter [0:0] A_GTRESETSEL = 1'b0;
  parameter [0:0] A_GTRXRESET = 1'b0;
  parameter [0:0] A_GTTXRESET = 1'b0;
  parameter A_LOOPBACK = "NoLoopBack";
  parameter [0:0] A_LPMGCHOLD = 1'b0;
  parameter [0:0] A_LPMGCOVREN = 1'b0;
  parameter [0:0] A_LPMOSHOLD = 1'b0;
  parameter [0:0] A_LPMOSOVREN = 1'b0;
  parameter [0:0] A_RXBUFRESET = 1'b0;
  parameter [0:0] A_RXCDRFREQRESET = 1'b0;
  parameter [0:0] A_RXCDRHOLD = 1'b0;
  parameter [0:0] A_RXCDROVRDEN = 1'b0;
  parameter [0:0] A_RXCDRRESET = 1'b0;
  parameter [1:0] A_RXDFEAGCCTRL = 2'b00;
  parameter [0:0] A_RXDFEAGCHOLD = 1'b0;
  parameter [0:0] A_RXDFEAGCOVRDEN = 1'b0;
  parameter [0:0] A_RXDFECFOKFEN = 1'b0;
  parameter [0:0] A_RXDFELFHOLD = 1'b0;
  parameter [0:0] A_RXDFELFOVRDEN = 1'b0;
  parameter [0:0] A_RXDFELPMRESET = 1'b0;
  parameter [0:0] A_RXDFETAP10HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP10OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP11HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP11OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP2HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP2OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP3HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP3OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP4HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP4OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP5HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP5OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP6HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP6OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP7HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP7OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP8HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP8OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP9HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP9OVRDEN = 1'b0;
  parameter [0:0] A_RXDFEUTHOLD = 1'b0;
  parameter [0:0] A_RXDFEUTOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEVPHOLD = 1'b0;
  parameter [0:0] A_RXDFEVPOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEVSEN = 1'b0;
  parameter [0:0] A_RXDFEXYDEN = 1'b0;
  parameter [0:0] A_RXDLYBYPASS = 1'b0;
  parameter [0:0] A_RXDLYEN = 1'b0;
  parameter [0:0] A_RXDLYOVRDEN = 1'b0;
  parameter [0:0] A_RXDLYSRESET = 1'b0;
  parameter [0:0] A_RXLPMEN = 1'b0;
  parameter [0:0] A_RXLPMHFHOLD = 1'b0;
  parameter [0:0] A_RXLPMHFOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMLFHOLD = 1'b0;
  parameter [0:0] A_RXLPMLFKLOVRDEN = 1'b0;
  parameter [1:0] A_RXMONITORSEL = 2'b00;
  parameter [0:0] A_RXOOBRESET = 1'b0;
  parameter [0:0] A_RXOSCALRESET = 1'b0;
  parameter [0:0] A_RXOSHOLD = 1'b0;
  parameter [0:0] A_RXOSOVRDEN = 1'b0;
  parameter A_RXOUTCLKSEL = "Disabled";
  parameter [0:0] A_RXPCSRESET = 1'b0;
  parameter A_RXPD = "P0";
  parameter [0:0] A_RXPHALIGN = 1'b0;
  parameter [0:0] A_RXPHALIGNEN = 1'b0;
  parameter [0:0] A_RXPHDLYPD = 1'b0;
  parameter [0:0] A_RXPHDLYRESET = 1'b0;
  parameter [0:0] A_RXPHOVRDEN = 1'b0;
  parameter A_RXPLLCLKSEL = "CPLLCLK";
  parameter [0:0] A_RXPMARESET = 1'b0;
  parameter [0:0] A_RXPOLARITY = 1'b0;
  parameter [0:0] A_RXPRBSCNTRESET = 1'b0;
  parameter A_RXPRBSSEL = "PRBS7";
  parameter [0:0] A_RXPROGDIVRESET = 1'b0;
  parameter A_RXSYSCLKSEL = "CPLLREFCLK";
  parameter [2:0] A_TXBUFDIFFCTRL = 3'b100;
  parameter [0:0] A_TXDEEMPH = 1'b0;
  parameter [3:0] A_TXDIFFCTRL = 4'b1100;
  parameter [0:0] A_TXDLYBYPASS = 1'b0;
  parameter [0:0] A_TXDLYEN = 1'b0;
  parameter [0:0] A_TXDLYOVRDEN = 1'b0;
  parameter [0:0] A_TXDLYSRESET = 1'b0;
  parameter [0:0] A_TXELECIDLE = 1'b0;
  parameter [0:0] A_TXINHIBIT = 1'b0;
  parameter [6:0] A_TXMAINCURSOR = 7'b0000000;
  parameter [2:0] A_TXMARGIN = 3'b000;
  parameter A_TXOUTCLKSEL = "Disabled";
  parameter [0:0] A_TXPCSRESET = 1'b0;
  parameter A_TXPD = "P0";
  parameter [0:0] A_TXPHALIGN = 1'b0;
  parameter [0:0] A_TXPHALIGNEN = 1'b0;
  parameter [0:0] A_TXPHDLYPD = 1'b0;
  parameter [0:0] A_TXPHDLYRESET = 1'b0;
  parameter [0:0] A_TXPHINIT = 1'b0;
  parameter [0:0] A_TXPHOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMPD = 1'b0;
  parameter [0:0] A_TXPIPPMSEL = 1'b0;
  parameter A_TXPLLCLKSEL = "CPLLCLK";
  parameter [0:0] A_TXPMARESET = 1'b0;
  parameter [0:0] A_TXPOLARITY = 1'b0;
  parameter [4:0] A_TXPOSTCURSOR = 5'b00000;
  parameter [0:0] A_TXPOSTCURSORINV = 1'b0;
  parameter [0:0] A_TXPRBSFORCEERR = 1'b0;
  parameter A_TXPRBSSEL = "PRBS7";
  parameter [4:0] A_TXPRECURSOR = 5'b00000;
  parameter [0:0] A_TXPRECURSORINV = 1'b0;
  parameter [0:0] A_TXPROGDIVRESET = 1'b0;
  parameter [0:0] A_TXQPIBIASEN = 1'b0;
  parameter [0:0] A_TXSWING = 1'b0;
  parameter A_TXSYSCLKSEL = "CPLLREFCLK";
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [0:0] CDR_SWAP_MODE_EN = 1'b0;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 2;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 2;
  parameter [15:0] CPLL_CFG0 = 16'h20F8;
  parameter [15:0] CPLL_CFG1 = 16'hA494;
  parameter [15:0] CPLL_CFG2 = 16'hF001;
  parameter [5:0] CPLL_CFG3 = 6'h00;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 4;
  parameter [15:0] CPLL_INIT_CFG0 = 16'h001E;
  parameter [7:0] CPLL_INIT_CFG1 = 8'h00;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter [1:0] DDI_CTRL = 2'b00;
  parameter integer DDI_REALIGN_WAIT = 15;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [0:0] DFE_D_X_REL_POS = 1'b0;
  parameter [0:0] DFE_VCM_COMP_EN = 1'b0;
  parameter [9:0] DMONITOR_CFG0 = 10'h000;
  parameter [7:0] DMONITOR_CFG1 = 8'h00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h000;
  parameter [9:0] ES_PMA_CFG = 10'b0000000000;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [15:0] ES_QUALIFIER0 = 16'h0000;
  parameter [15:0] ES_QUALIFIER1 = 16'h0000;
  parameter [15:0] ES_QUALIFIER2 = 16'h0000;
  parameter [15:0] ES_QUALIFIER3 = 16'h0000;
  parameter [15:0] ES_QUALIFIER4 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK0 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK1 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK2 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK3 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK4 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK0 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK1 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK2 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK3 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK4 = 16'h0000;
  parameter [10:0] EVODD_PHI_CFG = 11'b00000000000;
  parameter [0:0] EYE_SCAN_SWAP_EN = 1'b0;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [4:0] GEARBOX_MODE = 5'b00000;
  parameter GEN_RXUSRCLK = "TRUE";
  parameter GEN_TXUSRCLK = "TRUE";
  parameter [0:0] GM_BIAS_SELECT = 1'b0;
  parameter [0:0] GT_INSTANTIATED = 1'b1;
  parameter [0:0] LOCAL_MASTER = 1'b0;
  parameter [1:0] OOBDIVCTL = 2'b00;
  parameter [0:0] OOB_PWRUP = 1'b0;
  parameter PCI3_AUTO_REALIGN = "FRST_SMPL";
  parameter [0:0] PCI3_PIPE_RX_ELECIDLE = 1'b1;
  parameter [1:0] PCI3_RX_ASYNC_EBUF_BYPASS = 2'b00;
  parameter [0:0] PCI3_RX_ELECIDLE_EI2_ENABLE = 1'b0;
  parameter [5:0] PCI3_RX_ELECIDLE_H2L_COUNT = 6'b000000;
  parameter [2:0] PCI3_RX_ELECIDLE_H2L_DISABLE = 3'b000;
  parameter [5:0] PCI3_RX_ELECIDLE_HI_COUNT = 6'b000000;
  parameter [0:0] PCI3_RX_ELECIDLE_LP4_DISABLE = 1'b0;
  parameter [0:0] PCI3_RX_FIFO_DISABLE = 1'b0;
  parameter [15:0] PCIE_BUFG_DIV_CTRL = 16'h0000;
  parameter [15:0] PCIE_RXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_RXPMA_CFG = 16'h0000;
  parameter [15:0] PCIE_TXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_TXPMA_CFG = 16'h0000;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [15:0] PCS_RSVD0 = 16'b0000000000000000;
  parameter [2:0] PCS_RSVD1 = 3'b000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter [1:0] PLL_SEL_MODE_GEN12 = 2'h0;
  parameter [1:0] PLL_SEL_MODE_GEN3 = 2'h0;
  parameter [15:0] PMA_RSV1 = 16'h0000;
  parameter [2:0] PROCESS_PAR = 3'b010;
  parameter [0:0] RATE_SW_USE_DRP = 1'b0;
  parameter [0:0] RESET_POWERSAVE_DISABLE = 1'b0;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 0;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [15:0] RXCDR_CFG0 = 16'h0000;
  parameter [15:0] RXCDR_CFG0_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG1 = 16'h0080;
  parameter [15:0] RXCDR_CFG1_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG2 = 16'h07E6;
  parameter [15:0] RXCDR_CFG2_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG3 = 16'h0000;
  parameter [15:0] RXCDR_CFG3_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG4 = 16'h0000;
  parameter [15:0] RXCDR_CFG4_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG5 = 16'h0000;
  parameter [15:0] RXCDR_CFG5_GEN3 = 16'h0000;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [15:0] RXCDR_LOCK_CFG0 = 16'h5080;
  parameter [15:0] RXCDR_LOCK_CFG1 = 16'h07E0;
  parameter [15:0] RXCDR_LOCK_CFG2 = 16'h7C42;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [15:0] RXCFOK_CFG0 = 16'h4000;
  parameter [15:0] RXCFOK_CFG1 = 16'h0060;
  parameter [15:0] RXCFOK_CFG2 = 16'h000E;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDFELPM_KL_CFG0 = 16'h0000;
  parameter [15:0] RXDFELPM_KL_CFG1 = 16'h0032;
  parameter [15:0] RXDFELPM_KL_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_CFG0 = 16'h0A00;
  parameter [15:0] RXDFE_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG1 = 16'h7840;
  parameter [15:0] RXDFE_GC_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_H3_CFG0 = 16'h4000;
  parameter [15:0] RXDFE_H3_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_H4_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H4_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_H5_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H5_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_H6_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H6_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_H7_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H7_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_H8_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H8_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_H9_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_H9_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HA_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_HA_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HB_CFG0 = 16'h2000;
  parameter [15:0] RXDFE_HB_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HC_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HD_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HD_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HE_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HE_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_HF_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HF_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_OS_CFG0 = 16'h8000;
  parameter [15:0] RXDFE_OS_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_UT_CFG0 = 16'h8000;
  parameter [15:0] RXDFE_UT_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_VP_CFG0 = 16'hAA00;
  parameter [15:0] RXDFE_VP_CFG1 = 16'h0033;
  parameter [15:0] RXDLY_CFG = 16'h001F;
  parameter [15:0] RXDLY_LCFG = 16'h0030;
  parameter RXELECIDLE_CFG = "Sigcfg_4";
  parameter integer RXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [15:0] RXLPM_CFG = 16'h0000;
  parameter [15:0] RXLPM_GC_CFG = 16'h0000;
  parameter [15:0] RXLPM_KH_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_KH_CFG1 = 16'h0002;
  parameter [15:0] RXLPM_OS_CFG0 = 16'h8000;
  parameter [15:0] RXLPM_OS_CFG1 = 16'h0002;
  parameter [8:0] RXOOB_CFG = 9'b000000110;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter integer RXOUT_DIV = 4;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [15:0] RXPHBEACON_CFG = 16'h0000;
  parameter [15:0] RXPHDLY_CFG = 16'h2020;
  parameter [15:0] RXPHSAMP_CFG = 16'h2100;
  parameter [15:0] RXPHSLIP_CFG = 16'h6622;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [1:0] RXPI_CFG0 = 2'b00;
  parameter [1:0] RXPI_CFG1 = 2'b00;
  parameter [1:0] RXPI_CFG2 = 2'b00;
  parameter [1:0] RXPI_CFG3 = 2'b00;
  parameter [0:0] RXPI_CFG4 = 1'b0;
  parameter [0:0] RXPI_CFG5 = 1'b1;
  parameter [2:0] RXPI_CFG6 = 3'b000;
  parameter [0:0] RXPI_LPM = 1'b0;
  parameter [0:0] RXPI_VREFSEL = 1'b0;
  parameter RXPLL_SEL = "CPLL";
  parameter RXPMACLK_SEL = "DATA";
  parameter [4:0] RXPMARESET_TIME = 5'b00001;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXPRBS_LINKACQ_CNT = 15;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [0:0] RX_AFE_CM_EN = 1'b0;
  parameter [15:0] RX_BIAS_CFG0 = 16'h0AD4;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter [0:0] RX_CAPFF_SARC_ENB = 1'b0;
  parameter integer RX_CLK25_DIV = 8;
  parameter [0:0] RX_CLKMUX_EN = 1'b1;
  parameter [4:0] RX_CLK_SLIP_OVRD = 5'b00000;
  parameter [3:0] RX_CM_BUF_CFG = 4'b1010;
  parameter [0:0] RX_CM_BUF_PD = 1'b0;
  parameter [1:0] RX_CM_SEL = 2'b11;
  parameter [3:0] RX_CM_TRIM = 4'b0100;
  parameter [7:0] RX_CTLE3_LPF = 8'b00000000;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [3:0] RX_DFELPM_CFG0 = 4'b0110;
  parameter [0:0] RX_DFELPM_CFG1 = 1'b0;
  parameter [0:0] RX_DFELPM_KLKH_AGC_STUP_EN = 1'b1;
  parameter [1:0] RX_DFE_AGC_CFG0 = 2'b00;
  parameter [2:0] RX_DFE_AGC_CFG1 = 3'b100;
  parameter [1:0] RX_DFE_KL_LPM_KH_CFG0 = 2'b01;
  parameter [2:0] RX_DFE_KL_LPM_KH_CFG1 = 3'b010;
  parameter [1:0] RX_DFE_KL_LPM_KL_CFG0 = 2'b01;
  parameter [2:0] RX_DFE_KL_LPM_KL_CFG1 = 3'b010;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter [4:0] RX_DIVRESET_TIME = 5'b00001;
  parameter [0:0] RX_EN_HI_LR = 1'b0;
  parameter [6:0] RX_EYESCAN_VS_CODE = 7'b0000000;
  parameter [0:0] RX_EYESCAN_VS_NEG_DIR = 1'b0;
  parameter [1:0] RX_EYESCAN_VS_RANGE = 2'b00;
  parameter [0:0] RX_EYESCAN_VS_UT_SIGN = 1'b0;
  parameter [0:0] RX_FABINT_USRCLK_FLOP = 1'b0;
  parameter integer RX_INT_DATAWIDTH = 1;
  parameter [0:0] RX_PMA_POWER_SAVE = 1'b0;
  parameter real RX_PROGDIV_CFG = 0.0;
  parameter [2:0] RX_SAMPLE_PERIOD = 3'b101;
  parameter integer RX_SIG_VALID_DLY = 11;
  parameter [0:0] RX_SUM_DFETAPREP_EN = 1'b0;
  parameter [3:0] RX_SUM_IREF_TUNE = 4'b0000;
  parameter [1:0] RX_SUM_RES_CTRL = 2'b00;
  parameter [3:0] RX_SUM_VCMTUNE = 4'b0000;
  parameter [0:0] RX_SUM_VCM_OVWR = 1'b0;
  parameter [2:0] RX_SUM_VREF_TUNE = 3'b000;
  parameter [1:0] RX_TUNE_AFE_OS = 2'b00;
  parameter [0:0] RX_WIDEMODE_CDR = 1'b0;
  parameter RX_XCLK_SEL = "RXDES";
  parameter integer SAS_MAX_COM = 64;
  parameter integer SAS_MIN_COM = 36;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter integer SATA_MAX_BURST = 8;
  parameter integer SATA_MAX_INIT = 21;
  parameter integer SATA_MAX_WAKE = 7;
  parameter integer SATA_MIN_BURST = 4;
  parameter integer SATA_MIN_INIT = 12;
  parameter integer SATA_MIN_WAKE = 4;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter SIM_MODE = "FAST";
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter [0:0] SIM_TX_EIDLE_DRIVE_LEVEL = 1'b0;
  parameter integer SIM_VERSION = 2;
  parameter [1:0] TAPDLY_SET_TX = 2'h0;
  parameter [3:0] TEMPERATUR_PAR = 4'b0010;
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [7:0] TST_RSV0 = 8'h00;
  parameter [7:0] TST_RSV1 = 8'h00;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h001F;
  parameter [15:0] TXDLY_LCFG = 16'h0030;
  parameter [3:0] TXDRVBIAS_N = 4'b1010;
  parameter [3:0] TXDRVBIAS_P = 4'b1100;
  parameter TXFIFO_ADDR_CFG = "LOW";
  parameter integer TXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter TXGEARBOX_EN = "FALSE";
  parameter [0:0] TXOUTCLKPCS_SEL = 1'b0;
  parameter integer TXOUT_DIV = 4;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [15:0] TXPHDLY_CFG0 = 16'h2020;
  parameter [15:0] TXPHDLY_CFG1 = 16'h0001;
  parameter [15:0] TXPH_CFG = 16'h0980;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter [1:0] TXPI_CFG0 = 2'b00;
  parameter [1:0] TXPI_CFG1 = 2'b00;
  parameter [1:0] TXPI_CFG2 = 2'b00;
  parameter [0:0] TXPI_CFG3 = 1'b0;
  parameter [0:0] TXPI_CFG4 = 1'b1;
  parameter [2:0] TXPI_CFG5 = 3'b000;
  parameter [0:0] TXPI_GRAY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter [0:0] TXPI_LPM = 1'b0;
  parameter TXPI_PPMCLK_SEL = "TXUSRCLK2";
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter [0:0] TXPI_VREFSEL = 1'b0;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 8;
  parameter [0:0] TX_CLKMUX_EN = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [5:0] TX_DCD_CFG = 6'b000010;
  parameter [0:0] TX_DCD_EN = 1'b0;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter [4:0] TX_DIVRESET_TIME = 5'b00001;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter [0:0] TX_EML_PHI_TUNE = 1'b0;
  parameter [0:0] TX_FABINT_USRCLK_FLOP = 1'b0;
  parameter [0:0] TX_IDLE_DATA_ZERO = 1'b0;
  parameter integer TX_INT_DATAWIDTH = 1;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [2:0] TX_MODE_SEL = 3'b000;
  parameter [0:0] TX_PMADATA_OPT = 1'b0;
  parameter [0:0] TX_PMA_POWER_SAVE = 1'b0;
  parameter TX_PROGCLK_SEL = "POSTPI";
  parameter real TX_PROGDIV_CFG = 0.0;
  parameter [0:0] TX_QPI_STATUS_EN = 1'b0;
  parameter [13:0] TX_RXDETECT_CFG = 14'h0032;
  parameter [2:0] TX_RXDETECT_REF = 3'b100;
  parameter [2:0] TX_SAMPLE_PERIOD = 3'b101;
  parameter [0:0] TX_SARC_LPBK_ENB = 1'b0;
  parameter [9:0] TX_USERPATTERN_DATA0 = 10'b0101111100;
  parameter [9:0] TX_USERPATTERN_DATA1 = 10'b0101010101;
  parameter [9:0] TX_USERPATTERN_DATA2 = 10'b1010000011;
  parameter [9:0] TX_USERPATTERN_DATA3 = 10'b1010101010;
  parameter TX_XCLK_SEL = "TXOUT";
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
  parameter [1:0] WB_MODE = 2'b00;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTHTXN;
   output GTHTXP;
   output GTPOWERGOOD;
   output GTREFCLKMONITOR;
   output PCIERATEGEN3;
   output PCIERATEIDLE;
   output PCIESYNCTXSYNCDONE;
   output PCIEUSERGEN3RDY;
   output PCIEUSERPHYSTATUSRST;
   output PCIEUSERRATESTART;
   output PHYSTATUS;
   output RESETEXCEPTION;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCDRPHDONE;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXOSINTDONE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPHALIGNERR;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXPRBSLOCKED;
   output RXPRGDIVRESETDONE;
   output RXQPISENN;
   output RXQPISENP;
   output RXRATEDONE;
   output RXRECCLKOUT;
   output RXRESETDONE;
   output RXSLIDERDY;
   output RXSLIPDONE;
   output RXSLIPOUTCLKRDY;
   output RXSLIPPMARDY;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDLYSRESETDONE;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXPRGDIVRESETDONE;
   output TXQPISENN;
   output TXQPISENP;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [11:0] PCSRSVDOUT;
   output [11:0] PMASCANOUT;
   output [127:0] RXDATA;
   output [15:0] DRPDO;
   output [15:0] RXCTRL0;
   output [15:0] RXCTRL1;
   output [16:0] DMONITOROUT;
   output [18:0] SCANOUT;
   output [1:0] PCIERATEQPLLPD;
   output [1:0] PCIERATEQPLLRESET;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXHEADERVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] BUFGTCE;
   output [2:0] BUFGTCEMASK;
   output [2:0] BUFGTRESET;
   output [2:0] BUFGTRSTMASK;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXSTATUS;
   output [4:0] RXCHBONDO;
   output [5:0] RXHEADER;
   output [6:0] RXMONITOROUT;
   output [7:0] PINRSRVDAS;
   output [7:0] RXCTRL2;
   output [7:0] RXCTRL3;
   output [7:0] RXDATAEXTENDRSVD;
   output [8:0] BUFGTDIV;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input EVODDPHICALDONE;
   input EVODDPHICALSTART;
   input EVODDPHIDRDEN;
   input EVODDPHIDWREN;
   input EVODDPHIXRDEN;
   input EVODDPHIXWREN;
   input EYESCANMODE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input GTGREFCLK;
   input GTHRXN;
   input GTHRXP;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRESETSEL;
   input GTRXRESET;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input LPBKRXTXSEREN;
   input LPBKTXRXSEREN;
   input PCIEEQRXEQADAPTDONE;
   input PCIERSTIDLE;
   input PCIERSTTXSYNCSTART;
   input PCIEUSERRATEDONE;
   input PMASCANCLK0;
   input PMASCANCLK1;
   input PMASCANCLK2;
   input PMASCANCLK3;
   input PMASCANCLK4;
   input PMASCANCLK5;
   input PMASCANENB;
   input PMASCANMODEB;
   input PMASCANRSTEN;
   input QPLL0CLK;
   input QPLL0REFCLK;
   input QPLL1CLK;
   input QPLL1REFCLK;
   input RESETOVRD;
   input RSTCLKENTX;
   input RX8B10BEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCDRRESETRSV;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCOMMADETEN;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFETAP10HOLD;
   input RXDFETAP10OVRDEN;
   input RXDFETAP11HOLD;
   input RXDFETAP11OVRDEN;
   input RXDFETAP12HOLD;
   input RXDFETAP12OVRDEN;
   input RXDFETAP13HOLD;
   input RXDFETAP13OVRDEN;
   input RXDFETAP14HOLD;
   input RXDFETAP14OVRDEN;
   input RXDFETAP15HOLD;
   input RXDFETAP15OVRDEN;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFETAP6HOLD;
   input RXDFETAP6OVRDEN;
   input RXDFETAP7HOLD;
   input RXDFETAP7OVRDEN;
   input RXDFETAP8HOLD;
   input RXDFETAP8OVRDEN;
   input RXDFETAP9HOLD;
   input RXDFETAP9OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEVSEN;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXGEARBOXSLIP;
   input RXLATCLK;
   input RXLPMEN;
   input RXLPMGCHOLD;
   input RXLPMGCOVRDEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXLPMOSHOLD;
   input RXLPMOSOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSINTEN;
   input RXOSINTHOLD;
   input RXOSINTOVRDEN;
   input RXOSINTSTROBE;
   input RXOSINTTESTOVRDEN;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXPROGDIVRESET;
   input RXQPIEN;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSLIPOUTCLK;
   input RXSLIPPMA;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SARCCLK;
   input SCANCLK;
   input SCANENB;
   input SCANMODEB;
   input SIGVALIDCLK;
   input TSTCLK0;
   input TSTCLK1;
   input TSTPDOVRDB;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDEEMPH;
   input TXDETECTRX;
   input TXDIFFPD;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXLATCLK;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPOSTCURSORINV;
   input TXPRBSFORCEERR;
   input TXPRECURSORINV;
   input TXPROGDIVRESET;
   input TXQPIBIASEN;
   input TXQPISTRONGPDOWN;
   input TXQPIWEAKPUP;
   input TXRATEMODE;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [11:0] PMASCANIN;
   input [127:0] TXDATA;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [15:0] TXCTRL0;
   input [15:0] TXCTRL1;
   input [18:0] SCANIN;
   input [19:0] TSTIN;
   input [1:0] RXDFEAGCCTRL;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXPLLCLKSEL;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXPD;
   input [1:0] TXPLLCLKSEL;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXRATE;
   input [2:0] TXBUFDIFFCTRL;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXRATE;
   input [3:0] RXOSINTCFG;
   input [3:0] RXPRBSSEL;
   input [3:0] TXDIFFCTRL;
   input [3:0] TXPRBSSEL;
   input [4:0] PCSRSVDIN2;
   input [4:0] PMARSVDIN;
   input [4:0] RXCHBONDI;
   input [4:0] TSTPD;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [5:0] TXHEADER;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCTRL2;
   input [7:0] TXDATAEXTENDRSVD;
   input [8:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE3_COMMON_TEST (
  DRPDO,
  DRPRDY,
  PMARSVDOUT0,
  PMARSVDOUT1,
  PMASCANOUT,
  QPLL0FBCLKLOST,
  QPLL0LOCK,
  QPLL0OUTCLK,
  QPLL0OUTREFCLK,
  QPLL0REFCLKLOST,
  QPLL1FBCLKLOST,
  QPLL1LOCK,
  QPLL1OUTCLK,
  QPLL1OUTREFCLK,
  QPLL1REFCLKLOST,
  QPLLDMONITOR0,
  QPLLDMONITOR1,
  REFCLKOUTMONITOR0,
  REFCLKOUTMONITOR1,
  RXRECCLK0_SEL,
  RXRECCLK1_SEL,
  SARCCLK,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK0,
  GTGREFCLK1,
  GTNORTHREFCLK00,
  GTNORTHREFCLK01,
  GTNORTHREFCLK10,
  GTNORTHREFCLK11,
  GTREFCLK00,
  GTREFCLK01,
  GTREFCLK10,
  GTREFCLK11,
  GTSOUTHREFCLK00,
  GTSOUTHREFCLK01,
  GTSOUTHREFCLK10,
  GTSOUTHREFCLK11,
  PMARSVD0,
  PMARSVD1,
  PMASCANCLK,
  PMASCANENB,
  PMASCANIN,
  QDPMASCANMODEB,
  QDPMASCANRSTEN,
  QPLL0CLKRSVD0,
  QPLL0CLKRSVD1,
  QPLL0LOCKDETCLK,
  QPLL0LOCKEN,
  QPLL0PD,
  QPLL0REFCLKSEL,
  QPLL0RESET,
  QPLL1CLKRSVD0,
  QPLL1CLKRSVD1,
  QPLL1LOCKDETCLK,
  QPLL1LOCKEN,
  QPLL1PD,
  QPLL1REFCLKSEL,
  QPLL1RESET,
  QPLLRSVD1,
  QPLLRSVD2,
  QPLLRSVD3,
  QPLLRSVD4,
  RCALENB,
  RXRECCLK
);
  parameter [0:0] AEN_BGBS0 = 1'b0;
  parameter [0:0] AEN_BGBS1 = 1'b0;
  parameter [0:0] AEN_MASTER0 = 1'b0;
  parameter [0:0] AEN_MASTER1 = 1'b0;
  parameter [0:0] AEN_PD0 = 1'b0;
  parameter [0:0] AEN_PD1 = 1'b0;
  parameter [0:0] AEN_QPLL0 = 1'b0;
  parameter [0:0] AEN_QPLL1 = 1'b0;
  parameter [0:0] AEN_REFCLK0 = 1'b0;
  parameter [0:0] AEN_REFCLK1 = 1'b0;
  parameter [0:0] AEN_RESET0 = 1'b0;
  parameter [0:0] AEN_RESET1 = 1'b0;
  parameter [3:0] AQDMUXSEL1 = 4'b0000;
  parameter [3:0] AVCC_SENSE_SEL = 4'b0000;
  parameter [3:0] AVTT_SENSE_SEL = 4'b0000;
  parameter [0:0] A_BGMONITOREN = 1'b0;
  parameter [0:0] A_BGPD = 1'b0;
  parameter [0:0] A_GTREFCLKPD0 = 1'b0;
  parameter [0:0] A_GTREFCLKPD1 = 1'b0;
  parameter [0:0] A_QPLL0LOCKEN = 1'b0;
  parameter [0:0] A_QPLL0PD = 1'b0;
  parameter [0:0] A_QPLL0RESET = 1'b0;
  parameter [0:0] A_QPLL1LOCKEN = 1'b0;
  parameter [0:0] A_QPLL1PD = 1'b0;
  parameter [0:0] A_QPLL1RESET = 1'b0;
  parameter [15:0] BIAS_CFG0 = 16'h0000;
  parameter [15:0] BIAS_CFG1 = 16'h0000;
  parameter [15:0] BIAS_CFG2 = 16'h0000;
  parameter [15:0] BIAS_CFG3 = 16'h0040;
  parameter [15:0] BIAS_CFG4 = 16'h0000;
  parameter [9:0] BIAS_CFG_RSVD = 10'b0000000000;
  parameter [1:0] COMMON_AMUX_SEL0 = 2'b00;
  parameter [1:0] COMMON_AMUX_SEL1 = 2'b00;
  parameter [15:0] COMMON_CFG0 = 16'h0000;
  parameter [15:0] COMMON_CFG1 = 16'h0000;
  parameter [0:0] COMMON_INSTANTIATED = 1'b1;
  parameter [15:0] POR_CFG = 16'h0004;
  parameter [15:0] PPF0_CFG = 16'h0000;
  parameter [15:0] PPF1_CFG = 16'h0000;
  parameter [2:0] QPLL0_AMONITOR_SEL = 3'b000;
  parameter [15:0] QPLL0_CFG0 = 16'h3018;
  parameter [15:0] QPLL0_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL0_CFG2 = 16'h0000;
  parameter [15:0] QPLL0_CFG2_G3 = 16'h0000;
  parameter [15:0] QPLL0_CFG3 = 16'h0120;
  parameter [15:0] QPLL0_CFG4 = 16'h0009;
  parameter [9:0] QPLL0_CP = 10'b0000011111;
  parameter [9:0] QPLL0_CP_G3 = 10'b0000011111;
  parameter integer QPLL0_FBDIV = 66;
  parameter integer QPLL0_FBDIV_G3 = 80;
  parameter [15:0] QPLL0_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL0_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL0_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL0_LOCK_CFG_G3 = 16'h01E8;
  parameter [9:0] QPLL0_LPF = 10'b1111111111;
  parameter [9:0] QPLL0_LPF_G3 = 10'b1111111111;
  parameter integer QPLL0_REFCLK_DIV = 2;
  parameter [15:0] QPLL0_SDM_CFG0 = 16'b0000000000000000;
  parameter [15:0] QPLL0_SDM_CFG1 = 16'b0000000000000000;
  parameter [15:0] QPLL0_SDM_CFG2 = 16'b0000000000000000;
  parameter [2:0] QPLL1_AMONITOR_SEL = 3'b000;
  parameter [15:0] QPLL1_CFG0 = 16'h3018;
  parameter [15:0] QPLL1_CFG1 = 16'h0000;
  parameter [15:0] QPLL1_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL1_CFG2 = 16'h0000;
  parameter [15:0] QPLL1_CFG2_G3 = 16'h0000;
  parameter [15:0] QPLL1_CFG3 = 16'h0120;
  parameter [15:0] QPLL1_CFG4 = 16'h0009;
  parameter [9:0] QPLL1_CP = 10'b0000011111;
  parameter [9:0] QPLL1_CP_G3 = 10'b0000011111;
  parameter integer QPLL1_FBDIV = 66;
  parameter integer QPLL1_FBDIV_G3 = 80;
  parameter [15:0] QPLL1_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL1_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL1_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL1_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL1_LPF = 10'b1111111111;
  parameter [9:0] QPLL1_LPF_G3 = 10'b1111111111;
  parameter integer QPLL1_REFCLK_DIV = 2;
  parameter [15:0] QPLL1_SDM_CFG0 = 16'b0000000000000000;
  parameter [15:0] QPLL1_SDM_CFG1 = 16'b0000000000000000;
  parameter [15:0] QPLL1_SDM_CFG2 = 16'b0000000000000000;
  parameter [0:0] RCALSAP_TESTEN = 1'b0;
  parameter [0:0] RCAL_APROBE = 1'b0;
  parameter [0:0] REFCLK0_EN_DC_COUP = 1'b0;
  parameter [0:0] REFCLK0_VCM_HIGH = 1'b0;
  parameter [0:0] REFCLK0_VCM_LOW = 1'b0;
  parameter [0:0] REFCLK1_EN_DC_COUP = 1'b0;
  parameter [0:0] REFCLK1_VCM_HIGH = 1'b0;
  parameter [0:0] REFCLK1_VCM_LOW = 1'b0;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [15:0] RSVD_ATTR2 = 16'h0000;
  parameter [15:0] RSVD_ATTR3 = 16'h0000;
  parameter [1:0] RXRECCLKOUT0_SEL = 2'b00;
  parameter [1:0] RXRECCLKOUT1_SEL = 2'b00;
  parameter [0:0] SARC_EN = 1'b1;
  parameter [0:0] SARC_SEL = 1'b0;
  parameter [15:0] SDM0DATA1_0 = 16'b0000000000000000;
  parameter [8:0] SDM0DATA1_1 = 9'b000000000;
  parameter [15:0] SDM0INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM0INITSEED0_1 = 9'b000000000;
  parameter [0:0] SDM0_DATA_PIN_SEL = 1'b0;
  parameter [0:0] SDM0_WIDTH_PIN_SEL = 1'b0;
  parameter [15:0] SDM1DATA1_0 = 16'b0000000000000000;
  parameter [8:0] SDM1DATA1_1 = 9'b000000000;
  parameter [15:0] SDM1INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM1INITSEED0_1 = 9'b000000000;
  parameter [0:0] SDM1_DATA_PIN_SEL = 1'b0;
  parameter [0:0] SDM1_WIDTH_PIN_SEL = 1'b0;
  parameter SIM_MODE = "FAST";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter integer SIM_VERSION = 2;
  parameter [1:0] VCCAUX_SENSE_SEL = 2'b00;
   output DRPRDY;
   output QPLL0FBCLKLOST;
   output QPLL0LOCK;
   output QPLL0OUTCLK;
   output QPLL0OUTREFCLK;
   output QPLL0REFCLKLOST;
   output QPLL1FBCLKLOST;
   output QPLL1LOCK;
   output QPLL1OUTCLK;
   output QPLL1OUTREFCLK;
   output QPLL1REFCLKLOST;
   output REFCLKOUTMONITOR0;
   output REFCLKOUTMONITOR1;
   output [15:0] DRPDO;
   output [1:0] RXRECCLK0_SEL;
   output [1:0] RXRECCLK1_SEL;
   output [3:0] SARCCLK;
   output [7:0] PMARSVDOUT0;
   output [7:0] PMARSVDOUT1;
   output [7:0] PMASCANOUT;
   output [7:0] QPLLDMONITOR0;
   output [7:0] QPLLDMONITOR1;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK0;
   input GTGREFCLK1;
   input GTNORTHREFCLK00;
   input GTNORTHREFCLK01;
   input GTNORTHREFCLK10;
   input GTNORTHREFCLK11;
   input GTREFCLK00;
   input GTREFCLK01;
   input GTREFCLK10;
   input GTREFCLK11;
   input GTSOUTHREFCLK00;
   input GTSOUTHREFCLK01;
   input GTSOUTHREFCLK10;
   input GTSOUTHREFCLK11;
   input PMASCANENB;
   input QDPMASCANMODEB;
   input QDPMASCANRSTEN;
   input QPLL0CLKRSVD0;
   input QPLL0CLKRSVD1;
   input QPLL0LOCKDETCLK;
   input QPLL0LOCKEN;
   input QPLL0PD;
   input QPLL0RESET;
   input QPLL1CLKRSVD0;
   input QPLL1CLKRSVD1;
   input QPLL1LOCKDETCLK;
   input QPLL1LOCKEN;
   input QPLL1PD;
   input QPLL1RESET;
   input RCALENB;
   input [15:0] DRPDI;
   input [2:0] QPLL0REFCLKSEL;
   input [2:0] QPLL1REFCLKSEL;
   input [3:0] RXRECCLK;
   input [4:0] BGRCALOVRD;
   input [4:0] QPLLRSVD2;
   input [4:0] QPLLRSVD3;
   input [7:0] PMARSVD0;
   input [7:0] PMARSVD1;
   input [7:0] PMASCANCLK;
   input [7:0] PMASCANIN;
   input [7:0] QPLLRSVD1;
   input [7:0] QPLLRSVD4;
   input [8:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE4_CHANNEL_TEST (
  BUFGTCE,
  BUFGTCEMASK,
  BUFGTDIV,
  BUFGTRESET,
  BUFGTRSTMASK,
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  CSSDSTOPCLKDONE,
  DMONITOROUT,
  DMONITOROUTCLK,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTHTXN,
  GTHTXP,
  GTPOWERGOOD,
  GTREFCLKMONITOR,
  PCIERATEGEN3,
  PCIERATEIDLE,
  PCIERATEQPLLPD,
  PCIERATEQPLLRESET,
  PCIESYNCTXSYNCDONE,
  PCIEUSERGEN3RDY,
  PCIEUSERPHYSTATUSRST,
  PCIEUSERRATESTART,
  PCSRSVDOUT,
  PHYSTATUS,
  PINRSRVDAS,
  PMASCANOUT,
  POWERPRESENT,
  RESETEXCEPTION,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCDRPHDONE,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHBONDO,
  RXCKCALDONE,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXCTRL0,
  RXCTRL1,
  RXCTRL2,
  RXCTRL3,
  RXDATA,
  RXDATAEXTENDRSVD,
  RXDATAVALID,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXLFPSTRESETDET,
  RXLFPSU2LPEXITDET,
  RXLFPSU3WAKEDET,
  RXMONITOROUT,
  RXOSINTDONE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHALIGNERR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXPRBSLOCKED,
  RXPRGDIVRESETDONE,
  RXQPISENN,
  RXQPISENP,
  RXRATEDONE,
  RXRECCLKOUT,
  RXRESETDONE,
  RXSLIDERDY,
  RXSLIPDONE,
  RXSLIPOUTCLKRDY,
  RXSLIPPMARDY,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  SCANOUT,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDCCDONE,
  TXDLYSRESETDONE,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXPRGDIVRESETDONE,
  TXQPISENN,
  TXQPISENP,
  TXRATEDONE,
  TXRESETDONE,
  TXSYNCDONE,
  TXSYNCOUT,
  BSR_SERIAL,
  CDRSTEPDIR,
  CDRSTEPSQ,
  CDRSTEPSX,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  CPLLFREQLOCK,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  CSSDRSTB,
  CSSDSTOPCLK,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPRST,
  DRPWE,
  EYESCANRESET,
  EYESCANTRIGGER,
  FREQOS,
  GTGREFCLK,
  GTHRXN,
  GTHRXP,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRSVD,
  GTRXRESET,
  GTRXRESETSEL,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  GTTXRESETSEL,
  INCPCTRL,
  LOOPBACK,
  PCIEEQRXEQADAPTDONE,
  PCIERSTIDLE,
  PCIERSTTXSYNCSTART,
  PCIEUSERRATEDONE,
  PCSRSVDIN,
  PMASCANCLK0,
  PMASCANCLK1,
  PMASCANCLK2,
  PMASCANCLK3,
  PMASCANCLK4,
  PMASCANCLK5,
  PMASCANCLK6,
  PMASCANCLK7,
  PMASCANCLK8,
  PMASCANENB,
  PMASCANIN,
  PMASCANMODEB,
  PMASCANRSTEN,
  QPLL0CLK,
  QPLL0FREQLOCK,
  QPLL0REFCLK,
  QPLL1CLK,
  QPLL1FREQLOCK,
  QPLL1REFCLK,
  RESETOVRD,
  RX8B10BEN,
  RXAFECFOKEN,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCKCALRESET,
  RXCKCALSTART,
  RXCOMMADETEN,
  RXDFEAGCCTRL,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFECFOKFCNUM,
  RXDFECFOKFEN,
  RXDFECFOKFPULSE,
  RXDFECFOKHOLD,
  RXDFECFOKOVREN,
  RXDFEKHHOLD,
  RXDFEKHOVRDEN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFETAP10HOLD,
  RXDFETAP10OVRDEN,
  RXDFETAP11HOLD,
  RXDFETAP11OVRDEN,
  RXDFETAP12HOLD,
  RXDFETAP12OVRDEN,
  RXDFETAP13HOLD,
  RXDFETAP13OVRDEN,
  RXDFETAP14HOLD,
  RXDFETAP14OVRDEN,
  RXDFETAP15HOLD,
  RXDFETAP15OVRDEN,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFETAP6HOLD,
  RXDFETAP6OVRDEN,
  RXDFETAP7HOLD,
  RXDFETAP7OVRDEN,
  RXDFETAP8HOLD,
  RXDFETAP8OVRDEN,
  RXDFETAP9HOLD,
  RXDFETAP9OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXELECIDLEMODE,
  RXEQTRAINING,
  RXGEARBOXSLIP,
  RXLATCLK,
  RXLPMEN,
  RXLPMGCHOLD,
  RXLPMGCOVRDEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXLPMOSHOLD,
  RXLPMOSOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPLLCLKSEL,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXPROGDIVRESET,
  RXQPIEN,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSLIPOUTCLK,
  RXSLIPPMA,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXTERMINATION,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SARCCLK,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  SCANRSTB,
  SCANRSTEN,
  SIGVALIDCLK,
  TSTCLK0,
  TSTCLK1,
  TSTIN,
  TSTPD,
  TSTPDOVRDB,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXCTRL0,
  TXCTRL1,
  TXCTRL2,
  TXDATA,
  TXDATAEXTENDRSVD,
  TXDCCFORCESTART,
  TXDCCRESET,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXLATCLK,
  TXLFPSTRESET,
  TXLFPSU2LPEXIT,
  TXLFPSU3WAKE,
  TXMAINCURSOR,
  TXMARGIN,
  TXMUXDCDEXHOLD,
  TXMUXDCDORWREN,
  TXONESZEROS,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPLLCLKSEL,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPROGDIVRESET,
  TXQPIBIASEN,
  TXQPIWEAKPUP,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [15:0] ADAPT_CFG0 = 16'h9200;
  parameter [15:0] ADAPT_CFG1 = 16'h801C;
  parameter [15:0] ADAPT_CFG2 = 16'h0000;
  parameter [0:0] AEN_CDRSTEPSEL = 1'b0;
  parameter [0:0] AEN_CPLL = 1'b0;
  parameter [0:0] AEN_LOOPBACK = 1'b0;
  parameter [0:0] AEN_MASTER = 1'b0;
  parameter [0:0] AEN_PD_AND_EIDLE = 1'b0;
  parameter [0:0] AEN_POLARITY = 1'b0;
  parameter [0:0] AEN_PRBS = 1'b0;
  parameter [0:0] AEN_QPI = 1'b0;
  parameter [0:0] AEN_RESET = 1'b0;
  parameter [0:0] AEN_RXCDR = 1'b0;
  parameter [0:0] AEN_RXDFE = 1'b0;
  parameter [0:0] AEN_RXDFELPM = 1'b0;
  parameter [0:0] AEN_RXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_RXPHDLY = 1'b0;
  parameter [0:0] AEN_RXPLLCLK_SEL = 1'b0;
  parameter [0:0] AEN_RXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXMUXDCD = 1'b0;
  parameter [0:0] AEN_TXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXPHDLY = 1'b0;
  parameter [0:0] AEN_TXPI_PPM = 1'b0;
  parameter [0:0] AEN_TXPLLCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TX_DRIVE_MODE = 1'b0;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [15:0] AMONITOR_CFG = 16'h0000;
  parameter [0:0] A_CPLLLOCKEN = 1'b0;
  parameter [0:0] A_CPLLPD = 1'b0;
  parameter [0:0] A_CPLLRESET = 1'b0;
  parameter [0:0] A_EYESCANRESET = 1'b0;
  parameter [0:0] A_GTRESETSEL = 1'b0;
  parameter [0:0] A_GTRXRESET = 1'b0;
  parameter [0:0] A_GTTXRESET = 1'b0;
  parameter A_LOOPBACK = "NOLOOPBACK";
  parameter [0:0] A_RXAFECFOKEN = 1'b1;
  parameter [0:0] A_RXBUFRESET = 1'b0;
  parameter [0:0] A_RXCDRFREQRESET = 1'b0;
  parameter [0:0] A_RXCDRHOLD = 1'b0;
  parameter [0:0] A_RXCDROVRDEN = 1'b0;
  parameter [0:0] A_RXCDRRESET = 1'b0;
  parameter [0:0] A_RXCKCALRESET = 1'b0;
  parameter [1:0] A_RXDFEAGCCTRL = 2'b01;
  parameter [0:0] A_RXDFEAGCHOLD = 1'b0;
  parameter [0:0] A_RXDFEAGCOVRDEN = 1'b0;
  parameter [3:0] A_RXDFECFOKFCNUM = 4'b0000;
  parameter [0:0] A_RXDFECFOKFEN = 1'b0;
  parameter [0:0] A_RXDFECFOKFPULSE = 1'b0;
  parameter [0:0] A_RXDFECFOKHOLD = 1'b0;
  parameter [0:0] A_RXDFECFOKOVREN = 1'b0;
  parameter integer A_RXDFEKHHOLD = 0;
  parameter [0:0] A_RXDFEKHOVRDEN = 1'b0;
  parameter [0:0] A_RXDFELFHOLD = 1'b0;
  parameter [0:0] A_RXDFELFOVRDEN = 1'b0;
  parameter [0:0] A_RXDFELPMRESET = 1'b0;
  parameter [0:0] A_RXDFETAP10HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP10OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP11HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP11OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP12HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP12OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP13HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP13OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP14HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP14OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP15HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP15OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP2HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP2OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP3HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP3OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP4HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP4OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP5HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP5OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP6HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP6OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP7HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP7OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP8HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP8OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP9HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP9OVRDEN = 1'b0;
  parameter [0:0] A_RXDFEUTHOLD = 1'b0;
  parameter [0:0] A_RXDFEUTOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEVPHOLD = 1'b0;
  parameter [0:0] A_RXDFEVPOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEXYDEN = 1'b0;
  parameter [0:0] A_RXDLYBYPASS = 1'b0;
  parameter [0:0] A_RXDLYEN = 1'b0;
  parameter [0:0] A_RXDLYOVRDEN = 1'b0;
  parameter [0:0] A_RXDLYSRESET = 1'b0;
  parameter [0:0] A_RXLPMEN = 1'b0;
  parameter [0:0] A_RXLPMGCHOLD = 1'b0;
  parameter [0:0] A_RXLPMGCOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMHFHOLD = 1'b0;
  parameter [0:0] A_RXLPMHFOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMLFHOLD = 1'b0;
  parameter [0:0] A_RXLPMLFKLOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMOSHOLD = 1'b0;
  parameter [0:0] A_RXLPMOSOVRDEN = 1'b0;
  parameter [1:0] A_RXMONITORSEL = 2'b00;
  parameter [0:0] A_RXOOBRESET = 1'b0;
  parameter [0:0] A_RXOSCALRESET = 1'b0;
  parameter [0:0] A_RXOSHOLD = 1'b0;
  parameter [0:0] A_RXOSOVRDEN = 1'b0;
  parameter A_RXOUTCLKSEL = "DISABLED";
  parameter [0:0] A_RXPCSRESET = 1'b0;
  parameter A_RXPD = "P0";
  parameter [0:0] A_RXPHALIGN = 1'b0;
  parameter [0:0] A_RXPHALIGNEN = 1'b0;
  parameter [0:0] A_RXPHDLYPD = 1'b0;
  parameter [0:0] A_RXPHDLYRESET = 1'b0;
  parameter [0:0] A_RXPHOVRDEN = 1'b0;
  parameter A_RXPLLCLKSEL = "QPLLCLK1";
  parameter [0:0] A_RXPMARESET = 1'b0;
  parameter [0:0] A_RXPOLARITY = 1'b0;
  parameter [0:0] A_RXPRBSCNTRESET = 1'b0;
  parameter A_RXPRBSSEL = "PRBS7";
  parameter [0:0] A_RXPROGDIVRESET = 1'b0;
  parameter A_RXSYSCLKSEL = "CPLLREFCLK";
  parameter [0:0] A_RXTERMINATION = 1'b1;
  parameter [2:0] A_TXBUFDIFFCTRL = 3'b100;
  parameter [0:0] A_TXDCCRESET = 1'b0;
  parameter [1:0] A_TXDEEMPH = 2'b00;
  parameter [4:0] A_TXDIFFCTRL = 5'b01100;
  parameter [0:0] A_TXDLYBYPASS = 1'b0;
  parameter [0:0] A_TXDLYEN = 1'b0;
  parameter [0:0] A_TXDLYOVRDEN = 1'b0;
  parameter [0:0] A_TXDLYSRESET = 1'b0;
  parameter [0:0] A_TXELECIDLE = 1'b0;
  parameter [0:0] A_TXINHIBIT = 1'b0;
  parameter [6:0] A_TXMAINCURSOR = 7'b0000000;
  parameter [2:0] A_TXMARGIN = 3'b000;
  parameter [0:0] A_TXMUXDCDEXHOLD = 1'b0;
  parameter [0:0] A_TXMUXDCDORWREN = 1'b0;
  parameter A_TXOUTCLKSEL = "DISABLED";
  parameter [0:0] A_TXPCSRESET = 1'b0;
  parameter A_TXPD = "P0";
  parameter [0:0] A_TXPHALIGN = 1'b0;
  parameter [0:0] A_TXPHALIGNEN = 1'b0;
  parameter [0:0] A_TXPHDLYPD = 1'b0;
  parameter [0:0] A_TXPHDLYRESET = 1'b0;
  parameter [0:0] A_TXPHINIT = 1'b0;
  parameter [0:0] A_TXPHOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMPD = 1'b0;
  parameter [0:0] A_TXPIPPMSEL = 1'b0;
  parameter A_TXPLLCLKSEL = "QPLLCLK1";
  parameter [0:0] A_TXPMARESET = 1'b0;
  parameter [0:0] A_TXPOLARITY = 1'b0;
  parameter [4:0] A_TXPOSTCURSOR = 5'b00000;
  parameter [0:0] A_TXPRBSFORCEERR = 1'b0;
  parameter A_TXPRBSSEL = "PRBS7";
  parameter [4:0] A_TXPRECURSOR = 5'b00000;
  parameter [0:0] A_TXPROGDIVRESET = 1'b0;
  parameter [0:0] A_TXQPIBIASEN = 1'b0;
  parameter [0:0] A_TXRESETSEL = 1'b0;
  parameter [0:0] A_TXSWING = 1'b0;
  parameter A_TXSYSCLKSEL = "CPLLREFCLK";
  parameter [1:0] BSR_ENABLE = 2'b00;
  parameter [0:0] CAPBYPASS_FORCE = 1'b0;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [0:0] CDR_SWAP_MODE_EN = 1'b0;
  parameter [0:0] CFOK_PWRSVE_EN = 1'b1;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 2;
  parameter [15:0] CH_HSPMUX = 16'h2424;
  parameter [15:0] CKCAL1_CFG_0 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_1 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_0 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_1 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_4 = 16'b0000000000000000;
  parameter [15:0] CKCAL_RSVD0 = 16'h4000;
  parameter [15:0] CKCAL_RSVD1 = 16'h0000;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 2;
  parameter [0:0] COEREG_CLKCTRL = 1'b0;
  parameter [15:0] CPLL_CFG0 = 16'h01FA;
  parameter [15:0] CPLL_CFG1 = 16'h24A9;
  parameter [15:0] CPLL_CFG2 = 16'h6807;
  parameter [15:0] CPLL_CFG3 = 16'h0000;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 4;
  parameter [15:0] CPLL_INIT_CFG0 = 16'h001E;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter [15:0] CSSD_CLK_MASK0 = 16'b0000000000000000;
  parameter [15:0] CSSD_CLK_MASK1 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG0 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG1 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG10 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG2 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG3 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG4 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG5 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG6 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG7 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG8 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG9 = 16'b0000000000000000;
  parameter [2:0] CTLE3_OCAP_EXT_CTRL = 3'b000;
  parameter [0:0] CTLE3_OCAP_EXT_EN = 1'b0;
  parameter [1:0] DDI_CTRL = 2'b00;
  parameter integer DDI_REALIGN_WAIT = 15;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [0:0] DELAY_ELEC = 1'b0;
  parameter [9:0] DMONITOR_CFG0 = 10'h000;
  parameter [7:0] DMONITOR_CFG1 = 8'h00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h800;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [15:0] ES_QUALIFIER0 = 16'h0000;
  parameter [15:0] ES_QUALIFIER1 = 16'h0000;
  parameter [15:0] ES_QUALIFIER2 = 16'h0000;
  parameter [15:0] ES_QUALIFIER3 = 16'h0000;
  parameter [15:0] ES_QUALIFIER4 = 16'h0000;
  parameter [15:0] ES_QUALIFIER5 = 16'h0000;
  parameter [15:0] ES_QUALIFIER6 = 16'h0000;
  parameter [15:0] ES_QUALIFIER7 = 16'h0000;
  parameter [15:0] ES_QUALIFIER8 = 16'h0000;
  parameter [15:0] ES_QUALIFIER9 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK0 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK1 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK2 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK3 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK4 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK5 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK6 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK7 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK8 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK9 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK0 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK1 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK2 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK3 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK4 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK5 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK6 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK7 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK8 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK9 = 16'h0000;
  parameter [0:0] EYE_SCAN_SWAP_EN = 1'b0;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [4:0] GEARBOX_MODE = 5'b00000;
  parameter GEN_RXUSRCLK = "TRUE";
  parameter GEN_TXUSRCLK = "TRUE";
  parameter [0:0] GT_INSTANTIATED = 1'b1;
  parameter [15:0] INT_MASK_CFG0 = 16'b0000000000000000;
  parameter [15:0] INT_MASK_CFG1 = 16'b0000000000000000;
  parameter [0:0] ISCAN_CK_PH_SEL2 = 1'b0;
  parameter [0:0] LOCAL_MASTER = 1'b0;
  parameter [2:0] LPBK_BIAS_CTRL = 3'b000;
  parameter [0:0] LPBK_EN_RCAL_B = 1'b0;
  parameter [3:0] LPBK_EXT_RCAL = 4'b0000;
  parameter [2:0] LPBK_IND_CTRL0 = 3'b000;
  parameter [2:0] LPBK_IND_CTRL1 = 3'b000;
  parameter [2:0] LPBK_IND_CTRL2 = 3'b000;
  parameter [3:0] LPBK_RG_CTRL = 4'b0000;
  parameter [1:0] OOBDIVCTL = 2'b00;
  parameter [0:0] OOB_PWRUP = 1'b0;
  parameter PCI3_AUTO_REALIGN = "FRST_SMPL";
  parameter [0:0] PCI3_PIPE_RX_ELECIDLE = 1'b1;
  parameter [1:0] PCI3_RX_ASYNC_EBUF_BYPASS = 2'b00;
  parameter [0:0] PCI3_RX_ELECIDLE_EI2_ENABLE = 1'b0;
  parameter [5:0] PCI3_RX_ELECIDLE_H2L_COUNT = 6'b000000;
  parameter [2:0] PCI3_RX_ELECIDLE_H2L_DISABLE = 3'b000;
  parameter [5:0] PCI3_RX_ELECIDLE_HI_COUNT = 6'b000000;
  parameter [0:0] PCI3_RX_ELECIDLE_LP4_DISABLE = 1'b0;
  parameter [0:0] PCI3_RX_FIFO_DISABLE = 1'b0;
  parameter [4:0] PCIE3_CLK_COR_EMPTY_THRSH = 5'b00000;
  parameter [5:0] PCIE3_CLK_COR_FULL_THRSH = 6'b010000;
  parameter [4:0] PCIE3_CLK_COR_MAX_LAT = 5'b01000;
  parameter [4:0] PCIE3_CLK_COR_MIN_LAT = 5'b00100;
  parameter [5:0] PCIE3_CLK_COR_THRSH_TIMER = 6'b001000;
  parameter [15:0] PCIE_BUFG_DIV_CTRL = 16'h0000;
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN12 = 2'h0;
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN3 = 2'h0;
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN4 = 2'h0;
  parameter [15:0] PCIE_RXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_RXPMA_CFG = 16'h0000;
  parameter [15:0] PCIE_TXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_TXPMA_CFG = 16'h0000;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [15:0] PCS_RSVD0 = 16'b0000000000000000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter integer PREIQ_FREQ_BST = 0;
  parameter [2:0] PROCESS_PAR = 3'b010;
  parameter [0:0] RATE_SW_USE_DRP = 1'b0;
  parameter [0:0] RCLK_SIPO_DLY_ENB = 1'b0;
  parameter [0:0] RCLK_SIPO_INV_EN = 1'b0;
  parameter [0:0] RESET_POWERSAVE_DISABLE = 1'b0;
  parameter [2:0] RTX_BUF_CML_CTRL = 3'b010;
  parameter [1:0] RTX_BUF_TERM_CTRL = 2'b00;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 0;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [15:0] RXCDR_CFG0 = 16'h0003;
  parameter [15:0] RXCDR_CFG0_GEN3 = 16'h0003;
  parameter [15:0] RXCDR_CFG1 = 16'h0000;
  parameter [15:0] RXCDR_CFG1_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG2 = 16'h0164;
  parameter [9:0] RXCDR_CFG2_GEN2 = 10'h164;
  parameter [15:0] RXCDR_CFG2_GEN3 = 16'h0034;
  parameter [15:0] RXCDR_CFG2_GEN4 = 16'h0034;
  parameter [15:0] RXCDR_CFG3 = 16'h0024;
  parameter [5:0] RXCDR_CFG3_GEN2 = 6'h24;
  parameter [15:0] RXCDR_CFG3_GEN3 = 16'h0024;
  parameter [15:0] RXCDR_CFG3_GEN4 = 16'h0024;
  parameter [15:0] RXCDR_CFG4 = 16'h5CF6;
  parameter [15:0] RXCDR_CFG4_GEN3 = 16'h5CF6;
  parameter [15:0] RXCDR_CFG5 = 16'hB46B;
  parameter [15:0] RXCDR_CFG5_GEN3 = 16'h146B;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [15:0] RXCDR_LOCK_CFG0 = 16'h0040;
  parameter [15:0] RXCDR_LOCK_CFG1 = 16'h8000;
  parameter [15:0] RXCDR_LOCK_CFG2 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG3 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG4 = 16'h0000;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [15:0] RXCFOK_CFG0 = 16'h0000;
  parameter [15:0] RXCFOK_CFG1 = 16'h0002;
  parameter [15:0] RXCFOK_CFG2 = 16'h002D;
  parameter [15:0] RXCKCAL1_IQ_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL1_I_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL1_Q_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_DX_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_D_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_S_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_X_LOOP_RST_CFG = 16'h0000;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDFELPM_KL_CFG0 = 16'h0000;
  parameter [15:0] RXDFELPM_KL_CFG1 = 16'h0022;
  parameter [15:0] RXDFELPM_KL_CFG2 = 16'h0100;
  parameter [15:0] RXDFE_CFG0 = 16'h4000;
  parameter [15:0] RXDFE_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H3_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H3_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H4_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H4_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_H5_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H5_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H6_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H6_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H7_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H7_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H8_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H8_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H9_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H9_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HA_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HA_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HB_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HB_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HC_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HD_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HD_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HE_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HE_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HF_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HF_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_KH_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG3 = 16'h0000;
  parameter [15:0] RXDFE_OS_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_OS_CFG1 = 16'h0002;
  parameter [0:0] RXDFE_PWR_SAVING = 1'b0;
  parameter [15:0] RXDFE_UT_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_UT_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_UT_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_VP_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_VP_CFG1 = 16'h0022;
  parameter [15:0] RXDLY_CFG = 16'h0010;
  parameter [15:0] RXDLY_LCFG = 16'h0030;
  parameter RXELECIDLE_CFG = "SIGCFG_4";
  parameter integer RXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [15:0] RXLPM_CFG = 16'h0000;
  parameter [15:0] RXLPM_GC_CFG = 16'h1000;
  parameter [15:0] RXLPM_KH_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_KH_CFG1 = 16'h0002;
  parameter [15:0] RXLPM_OS_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_OS_CFG1 = 16'h0000;
  parameter [8:0] RXOOB_CFG = 9'b000110000;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter integer RXOUT_DIV = 4;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [15:0] RXPHBEACON_CFG = 16'h0000;
  parameter [15:0] RXPHDLY_CFG = 16'h2020;
  parameter [15:0] RXPHSAMP_CFG = 16'h2100;
  parameter [15:0] RXPHSLIP_CFG = 16'h9933;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [0:0] RXPI_AUTO_BW_SEL_BYPASS = 1'b0;
  parameter [15:0] RXPI_CFG0 = 16'h0002;
  parameter [15:0] RXPI_CFG1 = 16'b0000000000000000;
  parameter [0:0] RXPI_LPM = 1'b0;
  parameter [1:0] RXPI_SEL_LC = 2'b00;
  parameter [1:0] RXPI_STARTCODE = 2'b00;
  parameter [0:0] RXPI_VREFSEL = 1'b0;
  parameter RXPMACLK_SEL = "DATA";
  parameter [4:0] RXPMARESET_TIME = 5'b00001;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXPRBS_LINKACQ_CNT = 15;
  parameter [0:0] RXREFCLKDIV2_SEL = 1'b0;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [0:0] RX_AFE_CM_EN = 1'b0;
  parameter [15:0] RX_BIAS_CFG0 = 16'h12B0;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter [0:0] RX_CAPFF_SARC_ENB = 1'b0;
  parameter integer RX_CLK25_DIV = 8;
  parameter [0:0] RX_CLKMUX_EN = 1'b1;
  parameter [4:0] RX_CLK_SLIP_OVRD = 5'b00000;
  parameter [3:0] RX_CM_BUF_CFG = 4'b1010;
  parameter [0:0] RX_CM_BUF_PD = 1'b0;
  parameter integer RX_CM_SEL = 3;
  parameter integer RX_CM_TRIM = 12;
  parameter [7:0] RX_CTLE3_LPF = 8'b00000000;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [2:0] RX_DEGEN_CTRL = 3'b011;
  parameter [5:0] RX_DFECFOKFCDAC = 6'b000000;
  parameter integer RX_DFELPM_CFG0 = 0;
  parameter [0:0] RX_DFELPM_CFG1 = 1'b1;
  parameter [0:0] RX_DFELPM_KLKH_AGC_STUP_EN = 1'b1;
  parameter [1:0] RX_DFE_AGC_CFG0 = 2'b00;
  parameter integer RX_DFE_AGC_CFG1 = 4;
  parameter integer RX_DFE_KL_LPM_KH_CFG0 = 1;
  parameter integer RX_DFE_KL_LPM_KH_CFG1 = 4;
  parameter [1:0] RX_DFE_KL_LPM_KL_CFG0 = 2'b01;
  parameter integer RX_DFE_KL_LPM_KL_CFG1 = 4;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter [0:0] RX_DIV2_MODE_B = 1'b0;
  parameter [4:0] RX_DIVRESET_TIME = 5'b00001;
  parameter [0:0] RX_EN_CTLE_RCAL_B = 1'b0;
  parameter [0:0] RX_EN_HI_LR = 1'b1;
  parameter [8:0] RX_EXT_RL_CTRL = 9'b000000000;
  parameter [6:0] RX_EYESCAN_VS_CODE = 7'b0000000;
  parameter [0:0] RX_EYESCAN_VS_NEG_DIR = 1'b0;
  parameter [1:0] RX_EYESCAN_VS_RANGE = 2'b00;
  parameter [0:0] RX_EYESCAN_VS_UT_SIGN = 1'b0;
  parameter [0:0] RX_FABINT_USRCLK_FLOP = 1'b0;
  parameter integer RX_INT_DATAWIDTH = 1;
  parameter [0:0] RX_PMA_POWER_SAVE = 1'b0;
  parameter [15:0] RX_PMA_RSV0 = 16'h0000;
  parameter real RX_PROGDIV_CFG = 0.0;
  parameter [15:0] RX_PROGDIV_RATE = 16'h0001;
  parameter [3:0] RX_RESLOAD_CTRL = 4'b0000;
  parameter [0:0] RX_RESLOAD_OVRD = 1'b0;
  parameter [2:0] RX_SAMPLE_PERIOD = 3'b101;
  parameter integer RX_SIG_VALID_DLY = 11;
  parameter [0:0] RX_SUM_DFETAPREP_EN = 1'b0;
  parameter [3:0] RX_SUM_IREF_TUNE = 4'b1001;
  parameter [3:0] RX_SUM_RESLOAD_CTRL = 4'b0000;
  parameter [3:0] RX_SUM_VCMTUNE = 4'b1010;
  parameter [0:0] RX_SUM_VCM_OVWR = 1'b0;
  parameter [2:0] RX_SUM_VREF_TUNE = 3'b100;
  parameter [1:0] RX_TUNE_AFE_OS = 2'b00;
  parameter [2:0] RX_VREG_CTRL = 3'b101;
  parameter [0:0] RX_VREG_PDB = 1'b1;
  parameter [1:0] RX_WIDEMODE_CDR = 2'b01;
  parameter [1:0] RX_WIDEMODE_CDR_GEN3 = 2'b01;
  parameter [1:0] RX_WIDEMODE_CDR_GEN4 = 2'b01;
  parameter RX_XCLK_SEL = "RXDES";
  parameter [0:0] RX_XMODE_SEL = 1'b0;
  parameter [0:0] SAMPLE_CLK_PHASE = 1'b0;
  parameter [0:0] SAS_12G_MODE = 1'b0;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter SIM_MODE = "FAST";
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_TX_EIDLE_DRIVE_LEVEL = "Z";
  parameter [0:0] SRSTMODE = 1'b0;
  parameter [1:0] TAPDLY_SET_TX = 2'h0;
  parameter [3:0] TEMPERATURE_PAR = 4'b0010;
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [7:0] TST_RSV0 = 8'h00;
  parameter [7:0] TST_RSV1 = 8'h00;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h0010;
  parameter [15:0] TXDLY_LCFG = 16'h0030;
  parameter [3:0] TXDRVBIAS_N = 4'b1010;
  parameter TXFIFO_ADDR_CFG = "LOW";
  parameter integer TXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter TXGEARBOX_EN = "FALSE";
  parameter [0:0] TXOUTCLKPCS_SEL = 1'b0;
  parameter integer TXOUT_DIV = 4;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [15:0] TXPHDLY_CFG0 = 16'h6020;
  parameter [15:0] TXPHDLY_CFG1 = 16'h0002;
  parameter [15:0] TXPH_CFG = 16'h0123;
  parameter [15:0] TXPH_CFG2 = 16'h0000;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter [15:0] TXPI_CFG = 16'h0000;
  parameter [1:0] TXPI_CFG0 = 2'b00;
  parameter [1:0] TXPI_CFG1 = 2'b00;
  parameter [1:0] TXPI_CFG2 = 2'b00;
  parameter [0:0] TXPI_CFG3 = 1'b0;
  parameter [0:0] TXPI_CFG4 = 1'b1;
  parameter [2:0] TXPI_CFG5 = 3'b000;
  parameter [0:0] TXPI_GRAY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter [0:0] TXPI_LPM = 1'b0;
  parameter [0:0] TXPI_PPM = 1'b0;
  parameter TXPI_PPMCLK_SEL = "TXUSRCLK2";
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter [0:0] TXPI_VREFSEL = 1'b0;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXREFCLKDIV2_SEL = 1'b0;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 8;
  parameter [0:0] TX_CLKMUX_EN = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [15:0] TX_DCC_LOOP_RST_CFG = 16'h0000;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter [5:0] TX_DEEMPH2 = 6'b000000;
  parameter [5:0] TX_DEEMPH3 = 6'b000000;
  parameter [4:0] TX_DIVRESET_TIME = 5'b00001;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter integer TX_DRVMUX_CTRL = 2;
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter [0:0] TX_FABINT_USRCLK_FLOP = 1'b0;
  parameter [0:0] TX_FIFO_BYP_EN = 1'b0;
  parameter [0:0] TX_IDLE_DATA_ZERO = 1'b0;
  parameter integer TX_INT_DATAWIDTH = 1;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [15:0] TX_PHICAL_CFG0 = 16'h0000;
  parameter [15:0] TX_PHICAL_CFG1 = 16'h003F;
  parameter [15:0] TX_PHICAL_CFG2 = 16'h0000;
  parameter integer TX_PI_BIASSET = 0;
  parameter [1:0] TX_PI_IBIAS_MID = 2'b00;
  parameter [0:0] TX_PMADATA_OPT = 1'b0;
  parameter [0:0] TX_PMA_POWER_SAVE = 1'b0;
  parameter [15:0] TX_PMA_RSV0 = 16'h0008;
  parameter integer TX_PREDRV_CTRL = 2;
  parameter TX_PROGCLK_SEL = "POSTPI";
  parameter real TX_PROGDIV_CFG = 0.0;
  parameter [15:0] TX_PROGDIV_RATE = 16'h0001;
  parameter [0:0] TX_QPI_STATUS_EN = 1'b0;
  parameter [13:0] TX_RXDETECT_CFG = 14'h0032;
  parameter integer TX_RXDETECT_REF = 3;
  parameter [2:0] TX_SAMPLE_PERIOD = 3'b101;
  parameter [0:0] TX_SARC_LPBK_ENB = 1'b0;
  parameter [1:0] TX_SW_MEAS = 2'b00;
  parameter [9:0] TX_USERPATTERN_DATA0 = 10'b0101111100;
  parameter [9:0] TX_USERPATTERN_DATA1 = 10'b0101010101;
  parameter [9:0] TX_USERPATTERN_DATA2 = 10'b1010000011;
  parameter [9:0] TX_USERPATTERN_DATA3 = 10'b1010101010;
  parameter [9:0] TX_USERPATTERN_DATA4 = 10'b0101111100;
  parameter [9:0] TX_USERPATTERN_DATA5 = 10'b0101010101;
  parameter [9:0] TX_USERPATTERN_DATA6 = 10'b1010000011;
  parameter [9:0] TX_USERPATTERN_DATA7 = 10'b1010101010;
  parameter [2:0] TX_VREG_CTRL = 3'b000;
  parameter [0:0] TX_VREG_PDB = 1'b0;
  parameter [1:0] TX_VREG_VREFSEL = 2'b00;
  parameter TX_XCLK_SEL = "TXOUT";
  parameter [0:0] USB_BOTH_BURST_IDLE = 1'b0;
  parameter [6:0] USB_BURSTMAX_U3WAKE = 7'b1111111;
  parameter [6:0] USB_BURSTMIN_U3WAKE = 7'b1100011;
  parameter [0:0] USB_CLK_COR_EQ_EN = 1'b0;
  parameter [0:0] USB_EXT_CNTL = 1'b1;
  parameter [9:0] USB_IDLEMAX_POLLING = 10'b1010111011;
  parameter [9:0] USB_IDLEMIN_POLLING = 10'b0100101011;
  parameter [8:0] USB_LFPSPING_BURST = 9'b000000101;
  parameter [8:0] USB_LFPSPOLLING_BURST = 9'b000110001;
  parameter [8:0] USB_LFPSPOLLING_IDLE_MS = 9'b000000100;
  parameter [8:0] USB_LFPSU1EXIT_BURST = 9'b000011101;
  parameter [8:0] USB_LFPSU2LPEXIT_BURST_MS = 9'b001100011;
  parameter [8:0] USB_LFPSU3WAKE_BURST_MS = 9'b111110011;
  parameter [3:0] USB_LFPS_TPERIOD = 4'b0011;
  parameter [0:0] USB_LFPS_TPERIOD_ACCURATE = 1'b1;
  parameter [0:0] USB_MODE = 1'b0;
  parameter [0:0] USB_PCIE_ERR_REP_DIS = 1'b0;
  parameter integer USB_PING_SATA_MAX_INIT = 21;
  parameter integer USB_PING_SATA_MIN_INIT = 12;
  parameter integer USB_POLL_SATA_MAX_BURST = 8;
  parameter integer USB_POLL_SATA_MIN_BURST = 4;
  parameter [0:0] USB_RAW_ELEC = 1'b0;
  parameter [0:0] USB_RXIDLE_P0_CTRL = 1'b1;
  parameter [0:0] USB_TXIDLE_TUNE_ENABLE = 1'b1;
  parameter integer USB_U1_SATA_MAX_WAKE = 7;
  parameter integer USB_U1_SATA_MIN_WAKE = 4;
  parameter integer USB_U2_SAS_MAX_COM = 64;
  parameter integer USB_U2_SAS_MIN_COM = 36;
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
  parameter [0:0] Y_ALL_MODE = 1'b0;
   output BUFGTCE;
   output BUFGTRESET;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output CSSDSTOPCLKDONE;
   output DMONITOROUTCLK;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTHTXN;
   output GTHTXP;
   output GTPOWERGOOD;
   output GTREFCLKMONITOR;
   output PCIERATEGEN3;
   output PCIERATEIDLE;
   output PCIESYNCTXSYNCDONE;
   output PCIEUSERGEN3RDY;
   output PCIEUSERPHYSTATUSRST;
   output PCIEUSERRATESTART;
   output PHYSTATUS;
   output POWERPRESENT;
   output RESETEXCEPTION;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCDRPHDONE;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCKCALDONE;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXLFPSTRESETDET;
   output RXLFPSU2LPEXITDET;
   output RXLFPSU3WAKEDET;
   output RXOSINTDONE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPHALIGNERR;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXPRBSLOCKED;
   output RXPRGDIVRESETDONE;
   output RXQPISENN;
   output RXQPISENP;
   output RXRATEDONE;
   output RXRECCLKOUT;
   output RXRESETDONE;
   output RXSLIDERDY;
   output RXSLIPDONE;
   output RXSLIPOUTCLKRDY;
   output RXSLIPPMARDY;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDCCDONE;
   output TXDLYSRESETDONE;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXPRGDIVRESETDONE;
   output TXQPISENN;
   output TXQPISENP;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [127:0] RXDATA;
   output [15:0] DMONITOROUT;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [15:0] PINRSRVDAS;
   output [15:0] RXCTRL0;
   output [15:0] RXCTRL1;
   output [17:0] PMASCANOUT;
   output [18:0] SCANOUT;
   output [1:0] PCIERATEQPLLPD;
   output [1:0] PCIERATEQPLLRESET;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXHEADERVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] BUFGTCEMASK;
   output [2:0] BUFGTRSTMASK;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXSTATUS;
   output [4:0] RXCHBONDO;
   output [5:0] RXHEADER;
   output [7:0] RXCTRL2;
   output [7:0] RXCTRL3;
   output [7:0] RXDATAEXTENDRSVD;
   output [7:0] RXMONITOROUT;
   output [8:0] BUFGTDIV;
   input BSR_SERIAL;
   input CDRSTEPDIR;
   input CDRSTEPSQ;
   input CDRSTEPSX;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input CPLLFREQLOCK;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input CSSDRSTB;
   input CSSDSTOPCLK;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPRST;
   input DRPWE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input FREQOS;
   input GTGREFCLK;
   input GTHRXN;
   input GTHRXP;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRXRESET;
   input GTRXRESETSEL;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input GTTXRESETSEL;
   input INCPCTRL;
   input PCIEEQRXEQADAPTDONE;
   input PCIERSTIDLE;
   input PCIERSTTXSYNCSTART;
   input PCIEUSERRATEDONE;
   input PMASCANCLK0;
   input PMASCANCLK1;
   input PMASCANCLK2;
   input PMASCANCLK3;
   input PMASCANCLK4;
   input PMASCANCLK5;
   input PMASCANCLK6;
   input PMASCANCLK7;
   input PMASCANCLK8;
   input PMASCANENB;
   input PMASCANMODEB;
   input PMASCANRSTEN;
   input QPLL0CLK;
   input QPLL0FREQLOCK;
   input QPLL0REFCLK;
   input QPLL1CLK;
   input QPLL1FREQLOCK;
   input QPLL1REFCLK;
   input RESETOVRD;
   input RX8B10BEN;
   input RXAFECFOKEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCKCALRESET;
   input RXCOMMADETEN;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFECFOKFEN;
   input RXDFECFOKFPULSE;
   input RXDFECFOKHOLD;
   input RXDFECFOKOVREN;
   input RXDFEKHHOLD;
   input RXDFEKHOVRDEN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFETAP10HOLD;
   input RXDFETAP10OVRDEN;
   input RXDFETAP11HOLD;
   input RXDFETAP11OVRDEN;
   input RXDFETAP12HOLD;
   input RXDFETAP12OVRDEN;
   input RXDFETAP13HOLD;
   input RXDFETAP13OVRDEN;
   input RXDFETAP14HOLD;
   input RXDFETAP14OVRDEN;
   input RXDFETAP15HOLD;
   input RXDFETAP15OVRDEN;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFETAP6HOLD;
   input RXDFETAP6OVRDEN;
   input RXDFETAP7HOLD;
   input RXDFETAP7OVRDEN;
   input RXDFETAP8HOLD;
   input RXDFETAP8OVRDEN;
   input RXDFETAP9HOLD;
   input RXDFETAP9OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXEQTRAINING;
   input RXGEARBOXSLIP;
   input RXLATCLK;
   input RXLPMEN;
   input RXLPMGCHOLD;
   input RXLPMGCOVRDEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXLPMOSHOLD;
   input RXLPMOSOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXPROGDIVRESET;
   input RXQPIEN;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSLIPOUTCLK;
   input RXSLIPPMA;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXTERMINATION;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SARCCLK;
   input SCANCLK;
   input SCANENB;
   input SCANMODEB;
   input SCANRSTB;
   input SCANRSTEN;
   input SIGVALIDCLK;
   input TSTCLK0;
   input TSTCLK1;
   input TSTPDOVRDB;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDCCFORCESTART;
   input TXDCCRESET;
   input TXDETECTRX;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXLATCLK;
   input TXLFPSTRESET;
   input TXLFPSU2LPEXIT;
   input TXLFPSU3WAKE;
   input TXMUXDCDEXHOLD;
   input TXMUXDCDORWREN;
   input TXONESZEROS;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPRBSFORCEERR;
   input TXPROGDIVRESET;
   input TXQPIBIASEN;
   input TXQPIWEAKPUP;
   input TXRATEMODE;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [127:0] TXDATA;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [15:0] TXCTRL0;
   input [15:0] TXCTRL1;
   input [17:0] PMASCANIN;
   input [18:0] SCANIN;
   input [19:0] TSTIN;
   input [1:0] RXDFEAGCCTRL;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXPLLCLKSEL;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXDEEMPH;
   input [1:0] TXPD;
   input [1:0] TXPLLCLKSEL;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXRATE;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXRATE;
   input [3:0] RXDFECFOKFCNUM;
   input [3:0] RXPRBSSEL;
   input [3:0] TXPRBSSEL;
   input [4:0] RXCHBONDI;
   input [4:0] TSTPD;
   input [4:0] TXDIFFCTRL;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [5:0] TXHEADER;
   input [6:0] RXCKCALSTART;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCTRL2;
   input [7:0] TXDATAEXTENDRSVD;
   input [9:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTHE4_COMMON_TEST (
  CSSDSTOPCLKDONE0,
  CSSDSTOPCLKDONE1,
  DRPDO,
  DRPRDY,
  PMARSVDOUT0,
  PMARSVDOUT1,
  PMASCANOUT,
  QPLL0FBCLKLOST,
  QPLL0LOCK,
  QPLL0OUTCLK,
  QPLL0OUTREFCLK,
  QPLL0REFCLKLOST,
  QPLL1FBCLKLOST,
  QPLL1LOCK,
  QPLL1OUTCLK,
  QPLL1OUTREFCLK,
  QPLL1REFCLKLOST,
  QPLLDMONITOR0,
  QPLLDMONITOR1,
  REFCLKOUTMONITOR0,
  REFCLKOUTMONITOR1,
  RXRECCLK0SEL,
  RXRECCLK1SEL,
  SARCCLK,
  SDM0FINALOUT,
  SDM0TESTDATA,
  SDM1FINALOUT,
  SDM1TESTDATA,
  TCONGPO,
  TCONRSVDOUT0,
  TCONTDO,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  CSSDSTOPCLK0,
  CSSDSTOPCLK1,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK0,
  GTGREFCLK1,
  GTNORTHREFCLK00,
  GTNORTHREFCLK01,
  GTNORTHREFCLK10,
  GTNORTHREFCLK11,
  GTREFCLK00,
  GTREFCLK01,
  GTREFCLK10,
  GTREFCLK11,
  GTSOUTHREFCLK00,
  GTSOUTHREFCLK01,
  GTSOUTHREFCLK10,
  GTSOUTHREFCLK11,
  PCIERATEQPLL0,
  PCIERATEQPLL1,
  PMARSVD0,
  PMARSVD1,
  PMASCANCLK,
  PMASCANENB,
  PMASCANIN,
  QDPMASCANMODEB,
  QDPMASCANRSTEN,
  QPLL0CLKRSVD0,
  QPLL0CLKRSVD1,
  QPLL0FBDIV,
  QPLL0LOCKDETCLK,
  QPLL0LOCKEN,
  QPLL0PD,
  QPLL0REFCLKSEL,
  QPLL0RESET,
  QPLL1CLKRSVD0,
  QPLL1CLKRSVD1,
  QPLL1FBDIV,
  QPLL1LOCKDETCLK,
  QPLL1LOCKEN,
  QPLL1PD,
  QPLL1REFCLKSEL,
  QPLL1RESET,
  QPLLRSVD1,
  QPLLRSVD2,
  QPLLRSVD3,
  QPLLRSVD4,
  RCALENB,
  RXRECCLK,
  SDM0DATA,
  SDM0RESET,
  SDM0TOGGLE,
  SDM0WIDTH,
  SDM1DATA,
  SDM1RESET,
  SDM1TOGGLE,
  SDM1WIDTH,
  TCONGPI,
  TCONMBISTMODE,
  TCONPOWERUP,
  TCONRESET,
  TCONRSVDIN0,
  TCONRSVDIN1,
  TCONSPD,
  TCONTCK,
  TCONTDI,
  TCONTMS,
  TCONTRST
);
  parameter [0:0] AEN_BGBS0 = 1'b0;
  parameter [0:0] AEN_BGBS1 = 1'b0;
  parameter [0:0] AEN_MASTER0 = 1'b0;
  parameter [0:0] AEN_MASTER1 = 1'b0;
  parameter [0:0] AEN_PD0 = 1'b0;
  parameter [0:0] AEN_PD1 = 1'b0;
  parameter [0:0] AEN_QPLL0 = 1'b0;
  parameter [0:0] AEN_QPLL0_FBDIV = 1'b1;
  parameter [0:0] AEN_QPLL1 = 1'b0;
  parameter [0:0] AEN_QPLL1_FBDIV = 1'b1;
  parameter [0:0] AEN_REFCLK0 = 1'b0;
  parameter [0:0] AEN_REFCLK1 = 1'b0;
  parameter [0:0] AEN_RESET0 = 1'b0;
  parameter [0:0] AEN_RESET1 = 1'b0;
  parameter [0:0] AEN_SDM0DATA = 1'b0;
  parameter [0:0] AEN_SDM0RESET = 1'b0;
  parameter [0:0] AEN_SDM0TOGGLE = 1'b0;
  parameter [0:0] AEN_SDM0WIDTH = 1'b0;
  parameter [0:0] AEN_SDM1DATA = 1'b0;
  parameter [0:0] AEN_SDM1RESET = 1'b0;
  parameter [0:0] AEN_SDM1TOGGLE = 1'b0;
  parameter [0:0] AEN_SDM1WIDTH = 1'b0;
  parameter [3:0] AQDMUXSEL1 = 4'b0000;
  parameter [3:0] AVCC_SENSE_SEL = 4'b0000;
  parameter [3:0] AVTT_SENSE_SEL = 4'b0000;
  parameter [0:0] A_BGMONITOREN = 1'b0;
  parameter [0:0] A_BGPD = 1'b0;
  parameter [0:0] A_GTREFCLKPD0 = 1'b0;
  parameter [0:0] A_GTREFCLKPD1 = 1'b0;
  parameter [0:0] A_QPLL0LOCKEN = 1'b0;
  parameter [0:0] A_QPLL0PD = 1'b0;
  parameter [0:0] A_QPLL0RESET = 1'b0;
  parameter [0:0] A_QPLL1LOCKEN = 1'b0;
  parameter [0:0] A_QPLL1PD = 1'b0;
  parameter [0:0] A_QPLL1RESET = 1'b0;
  parameter [8:0] A_SDM0DATA_HIGH = 9'b000000000;
  parameter [15:0] A_SDM0DATA_LOW = 16'b0000000000000000;
  parameter [0:0] A_SDM0RESET = 1'b0;
  parameter [0:0] A_SDM0TOGGLE = 1'b0;
  parameter [8:0] A_SDM1DATA_HIGH = 9'b000000000;
  parameter [15:0] A_SDM1DATA_LOW = 16'b0000000000000000;
  parameter [0:0] A_SDM1RESET = 1'b0;
  parameter [0:0] A_SDM1TOGGLE = 1'b0;
  parameter [15:0] BIAS_CFG0 = 16'h0000;
  parameter [15:0] BIAS_CFG1 = 16'h0000;
  parameter [15:0] BIAS_CFG2 = 16'h0000;
  parameter [15:0] BIAS_CFG3 = 16'h0000;
  parameter [15:0] BIAS_CFG4 = 16'h0000;
  parameter [15:0] BIAS_CFG_RSVD = 16'h0000;
  parameter [1:0] COMMON_AMUX_SEL0 = 2'b00;
  parameter [1:0] COMMON_AMUX_SEL1 = 2'b00;
  parameter [15:0] COMMON_CFG0 = 16'h0000;
  parameter [15:0] COMMON_CFG1 = 16'h0000;
  parameter [0:0] COMMON_INSTANTIATED = 1'b1;
  parameter [15:0] POR_CFG = 16'h0000;
  parameter [15:0] PPF0_CFG = 16'h0F00;
  parameter [15:0] PPF1_CFG = 16'h0F00;
  parameter QPLL0CLKOUT_RATE = "FULL";
  parameter [2:0] QPLL0_AMONITOR_SEL = 3'b000;
  parameter [15:0] QPLL0_CFG0 = 16'h391C;
  parameter [15:0] QPLL0_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL0_CFG2 = 16'h0F80;
  parameter [15:0] QPLL0_CFG2_G3 = 16'h0F80;
  parameter [15:0] QPLL0_CFG3 = 16'h0120;
  parameter [15:0] QPLL0_CFG4 = 16'h0002;
  parameter [9:0] QPLL0_CP = 10'b0000011111;
  parameter [9:0] QPLL0_CP_G3 = 10'b0000011111;
  parameter integer QPLL0_FBDIV = 66;
  parameter integer QPLL0_FBDIV_G3 = 80;
  parameter [15:0] QPLL0_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL0_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL0_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL0_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL0_LPF = 10'b1011111111;
  parameter [9:0] QPLL0_LPF_G3 = 10'b1111111111;
  parameter [0:0] QPLL0_PCI_EN = 1'b0;
  parameter [0:0] QPLL0_RATE_SW_USE_DRP = 1'b0;
  parameter integer QPLL0_REFCLK_DIV = 1;
  parameter [15:0] QPLL0_SDM_CFG0 = 16'h0040;
  parameter [15:0] QPLL0_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_SDM_CFG2 = 16'h0000;
  parameter QPLL1CLKOUT_RATE = "FULL";
  parameter [2:0] QPLL1_AMONITOR_SEL = 3'b000;
  parameter [15:0] QPLL1_CFG0 = 16'h691C;
  parameter [15:0] QPLL1_CFG1 = 16'h0020;
  parameter [15:0] QPLL1_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL1_CFG2 = 16'h0F80;
  parameter [15:0] QPLL1_CFG2_G3 = 16'h0F80;
  parameter [15:0] QPLL1_CFG3 = 16'h0120;
  parameter [15:0] QPLL1_CFG4 = 16'h0002;
  parameter [9:0] QPLL1_CP = 10'b0000011111;
  parameter [9:0] QPLL1_CP_G3 = 10'b0000011111;
  parameter integer QPLL1_FBDIV = 66;
  parameter integer QPLL1_FBDIV_G3 = 80;
  parameter [15:0] QPLL1_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL1_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL1_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL1_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL1_LPF = 10'b1011111111;
  parameter [9:0] QPLL1_LPF_G3 = 10'b1111111111;
  parameter [0:0] QPLL1_PCI_EN = 1'b0;
  parameter [0:0] QPLL1_RATE_SW_USE_DRP = 1'b0;
  parameter integer QPLL1_REFCLK_DIV = 1;
  parameter [15:0] QPLL1_SDM_CFG0 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG2 = 16'h0000;
  parameter [0:0] RCALSAP_TESTEN = 1'b0;
  parameter [0:0] RCAL_APROBE = 1'b0;
  parameter [0:0] REFCLK0_EN_DC_COUP = 1'b0;
  parameter [0:0] REFCLK0_VCM_HIGH = 1'b0;
  parameter [0:0] REFCLK0_VCM_LOW = 1'b0;
  parameter [0:0] REFCLK1_EN_DC_COUP = 1'b0;
  parameter [0:0] REFCLK1_VCM_HIGH = 1'b0;
  parameter [0:0] REFCLK1_VCM_LOW = 1'b0;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [15:0] RSVD_ATTR2 = 16'h0000;
  parameter [15:0] RSVD_ATTR3 = 16'h0000;
  parameter [1:0] RXRECCLKOUT0_SEL = 2'b00;
  parameter [1:0] RXRECCLKOUT1_SEL = 2'b00;
  parameter [0:0] SARC_ENB = 1'b0;
  parameter [0:0] SARC_SEL = 1'b0;
  parameter [15:0] SDM0INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM0INITSEED0_1 = 9'b000000000;
  parameter [15:0] SDM1INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM1INITSEED0_1 = 9'b000000000;
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter SIM_MODE = "FAST";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter [1:0] VCCAUX_SENSE_SEL = 2'b00;
   output CSSDSTOPCLKDONE0;
   output CSSDSTOPCLKDONE1;
   output DRPRDY;
   output QPLL0FBCLKLOST;
   output QPLL0LOCK;
   output QPLL0OUTCLK;
   output QPLL0OUTREFCLK;
   output QPLL0REFCLKLOST;
   output QPLL1FBCLKLOST;
   output QPLL1LOCK;
   output QPLL1OUTCLK;
   output QPLL1OUTREFCLK;
   output QPLL1REFCLKLOST;
   output REFCLKOUTMONITOR0;
   output REFCLKOUTMONITOR1;
   output TCONRSVDOUT0;
   output TCONTDO;
   output [14:0] SDM0TESTDATA;
   output [14:0] SDM1TESTDATA;
   output [15:0] DRPDO;
   output [1:0] RXRECCLK0SEL;
   output [1:0] RXRECCLK1SEL;
   output [3:0] SARCCLK;
   output [3:0] SDM0FINALOUT;
   output [3:0] SDM1FINALOUT;
   output [7:0] PMARSVDOUT0;
   output [7:0] PMARSVDOUT1;
   output [7:0] QPLLDMONITOR0;
   output [7:0] QPLLDMONITOR1;
   output [9:0] PMASCANOUT;
   output [9:0] TCONGPO;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input CSSDSTOPCLK0;
   input CSSDSTOPCLK1;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK0;
   input GTGREFCLK1;
   input GTNORTHREFCLK00;
   input GTNORTHREFCLK01;
   input GTNORTHREFCLK10;
   input GTNORTHREFCLK11;
   input GTREFCLK00;
   input GTREFCLK01;
   input GTREFCLK10;
   input GTREFCLK11;
   input GTSOUTHREFCLK00;
   input GTSOUTHREFCLK01;
   input GTSOUTHREFCLK10;
   input GTSOUTHREFCLK11;
   input PMASCANENB;
   input QDPMASCANMODEB;
   input QDPMASCANRSTEN;
   input QPLL0CLKRSVD0;
   input QPLL0CLKRSVD1;
   input QPLL0LOCKDETCLK;
   input QPLL0LOCKEN;
   input QPLL0PD;
   input QPLL0RESET;
   input QPLL1CLKRSVD0;
   input QPLL1CLKRSVD1;
   input QPLL1LOCKDETCLK;
   input QPLL1LOCKEN;
   input QPLL1PD;
   input QPLL1RESET;
   input RCALENB;
   input SDM0RESET;
   input SDM0TOGGLE;
   input SDM1RESET;
   input SDM1TOGGLE;
   input TCONMBISTMODE;
   input TCONPOWERUP;
   input TCONTCK;
   input TCONTDI;
   input TCONTMS;
   input TCONTRST;
   input [15:0] DRPADDR;
   input [15:0] DRPDI;
   input [1:0] SDM0WIDTH;
   input [1:0] SDM1WIDTH;
   input [1:0] TCONRESET;
   input [1:0] TCONRSVDIN1;
   input [1:0] TCONSPD;
   input [24:0] SDM0DATA;
   input [24:0] SDM1DATA;
   input [2:0] PCIERATEQPLL0;
   input [2:0] PCIERATEQPLL1;
   input [2:0] QPLL0REFCLKSEL;
   input [2:0] QPLL1REFCLKSEL;
   input [3:0] RXRECCLK;
   input [4:0] BGRCALOVRD;
   input [4:0] QPLLRSVD2;
   input [4:0] QPLLRSVD3;
   input [4:0] TCONRSVDIN0;
   input [7:0] PMARSVD0;
   input [7:0] PMARSVD1;
   input [7:0] QPLL0FBDIV;
   input [7:0] QPLL1FBDIV;
   input [7:0] QPLLRSVD1;
   input [7:0] QPLLRSVD4;
   input [9:0] PMASCANCLK;
   input [9:0] PMASCANIN;
   input [9:0] TCONGPI;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTPE2_CHANNEL_TEST (
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTPTXN,
  GTPTXP,
  PCSRSVDOUT,
  PHYSTATUS,
  PMARSVDOUT0,
  PMARSVDOUT1,
  PMASCANOUT,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHARISCOMMA,
  RXCHARISK,
  RXCHBONDO,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXDATA,
  RXDATAVALID,
  RXDISPERR,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXNOTINTABLE,
  RXOSINTDONE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHMONITOR,
  RXPHSLIPMONITOR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXRATEDONE,
  RXRESETDONE,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  SCANOUT,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDLYSRESETDONE,
  TXGEARBOXREADY,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXRATEDONE,
  TXRESETDONE,
  TXRUNDISP,
  TXSYNCDONE,
  TXSYNCOUT,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  EYESCANMODE,
  EYESCANRESET,
  EYESCANTRIGGER,
  GTPRXN,
  GTPRXP,
  GTRESETSEL,
  GTRSVD,
  GTRXRESET,
  GTTXRESET,
  LOOPBACK,
  PCSRSVDIN,
  PLL0CLK,
  PLL0REFCLK,
  PLL1CLK,
  PLL1REFCLK,
  PMARSVDIN0,
  PMARSVDIN1,
  PMARSVDIN2,
  PMARSVDIN3,
  PMARSVDIN4,
  PMASCANCLK0,
  PMASCANCLK1,
  PMASCANCLK2,
  PMASCANCLK3,
  PMASCANENB,
  PMASCANIN,
  PMASCANMODEB,
  PMASCANRSTEN,
  RESETOVRD,
  RX8B10BEN,
  RXADAPTSELTEST,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCDRRESETRSV,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCOMMADETEN,
  RXDDIEN,
  RXDEBUGPULSE,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXDLYTESTENB,
  RXELECIDLEMODE,
  RXGEARBOXSLIP,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFOVRDEN,
  RXLPMOSINTNTRLEN,
  RXLPMRESET,
  RXMCOMMAALIGNEN,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSINTCFG,
  RXOSINTEN,
  RXOSINTHOLD,
  RXOSINTID0,
  RXOSINTNTRLEN,
  RXOSINTOVRDEN,
  RXOSINTPD,
  RXOSINTSTROBE,
  RXOSINTTESTOVRDEN,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  SETERRSTATUS,
  SIGVALIDCLK,
  TSTCLK0,
  TSTCLK1,
  TSTIN,
  TSTPD,
  TSTPDOVRDB,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXBUFDIFFCTRL,
  TXCHARDISPMODE,
  TXCHARDISPVAL,
  TXCHARISK,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXDATA,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDIFFPD,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYTESTENB,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXMAINCURSOR,
  TXMARGIN,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPOSTCURSORINV,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPRECURSORINV,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSTARTSEQ,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [19:0] ADAPT_CFG0 = 20'b00000000000000000000;
  parameter [0:0] AEN_LOOPBACK = 1'b0;
  parameter [0:0] AEN_MASTER = 1'b0;
  parameter [0:0] AEN_PD_AND_EIDLE = 1'b0;
  parameter [0:0] AEN_PLL = 1'b0;
  parameter [0:0] AEN_POLARITY = 1'b0;
  parameter [0:0] AEN_PRBS = 1'b0;
  parameter [0:0] AEN_RESET = 1'b0;
  parameter [0:0] AEN_RSV = 1'b0;
  parameter [0:0] AEN_RXCDR = 1'b0;
  parameter [0:0] AEN_RXDFE = 1'b0;
  parameter [0:0] AEN_RXLPM = 1'b0;
  parameter [0:0] AEN_RXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_RXPHDLY = 1'b0;
  parameter [0:0] AEN_RXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXPHDLY = 1'b0;
  parameter [0:0] AEN_TXPI_PPM = 1'b0;
  parameter [0:0] AEN_TXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TX_DRIVE_MODE = 1'b0;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [15:0] AMONITOR_CFG = 16'h0000;
  parameter [0:0] A_CFGRESET = 1'b0;
  parameter [0:0] A_EYESCANMODE = 1'b0;
  parameter [0:0] A_EYESCANRESET = 1'b0;
  parameter [0:0] A_GTRESETSEL = 1'b0;
  parameter [0:0] A_GTRXRESET = 1'b0;
  parameter [0:0] A_GTTXRESET = 1'b0;
  parameter [2:0] A_LOOPBACK = 3'b000;
  parameter [0:0] A_PMARSVDIN3 = 1'b0;
  parameter [0:0] A_PMARSVDIN4 = 1'b0;
  parameter [13:0] A_RXADAPTSELTEST = 14'b00000000000000;
  parameter [0:0] A_RXBUFRESET = 1'b0;
  parameter [0:0] A_RXCDRFREQRESET = 1'b0;
  parameter [0:0] A_RXCDRHOLD = 1'b0;
  parameter [0:0] A_RXCDROVRDEN = 1'b0;
  parameter [0:0] A_RXCDRRESET = 1'b0;
  parameter [0:0] A_RXCDRRESETRSV = 1'b0;
  parameter [0:0] A_RXDFEXYDEN = 1'b0;
  parameter [0:0] A_RXDLYBYPASS = 1'b0;
  parameter [0:0] A_RXDLYEN = 1'b0;
  parameter [0:0] A_RXDLYOVRDEN = 1'b0;
  parameter [0:0] A_RXDLYSRESET = 1'b0;
  parameter [0:0] A_RXLPMHFHOLD = 1'b0;
  parameter [0:0] A_RXLPMHFOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMLFHOLD = 1'b0;
  parameter [0:0] A_RXLPMLFOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMOSINTNTRLEN = 1'b0;
  parameter [0:0] A_RXLPMRESET = 1'b0;
  parameter [0:0] A_RXOOBRESET = 1'b0;
  parameter [0:0] A_RXOSCALRESET = 1'b0;
  parameter [0:0] A_RXOSHOLD = 1'b0;
  parameter [3:0] A_RXOSINTCFG = 4'b0000;
  parameter [0:0] A_RXOSINTEN = 1'b0;
  parameter [0:0] A_RXOSINTHOLD = 1'b0;
  parameter [3:0] A_RXOSINTID0 = 4'b0000;
  parameter [0:0] A_RXOSINTNTRLEN = 1'b0;
  parameter [0:0] A_RXOSINTOVRDEN = 1'b0;
  parameter [0:0] A_RXOSINTSTROBE = 1'b0;
  parameter [0:0] A_RXOSINTTESTOVRDEN = 1'b0;
  parameter [0:0] A_RXOSOVRDEN = 1'b0;
  parameter [2:0] A_RXOUTCLKSEL = 3'b000;
  parameter [0:0] A_RXPCSRESET = 1'b0;
  parameter [1:0] A_RXPD = 2'b00;
  parameter [0:0] A_RXPHALIGN = 1'b0;
  parameter [0:0] A_RXPHALIGNEN = 1'b0;
  parameter [0:0] A_RXPHDLYPD = 1'b0;
  parameter [0:0] A_RXPHDLYRESET = 1'b0;
  parameter [0:0] A_RXPHOVRDEN = 1'b0;
  parameter [0:0] A_RXPMARESET = 1'b0;
  parameter [0:0] A_RXPOLARITY = 1'b0;
  parameter [0:0] A_RXPRBSCNTRESET = 1'b0;
  parameter [2:0] A_RXPRBSSEL = 3'b000;
  parameter [1:0] A_RXSYSCLKSEL = 2'b00;
  parameter [0:0] A_SPARE = 1'b0;
  parameter [2:0] A_TXBUFDIFFCTRL = 3'b100;
  parameter [0:0] A_TXDEEMPH = 1'b0;
  parameter [3:0] A_TXDIFFCTRL = 4'b1100;
  parameter [0:0] A_TXDLYBYPASS = 1'b0;
  parameter [0:0] A_TXDLYEN = 1'b0;
  parameter [0:0] A_TXDLYOVRDEN = 1'b0;
  parameter [0:0] A_TXDLYSRESET = 1'b0;
  parameter [0:0] A_TXELECIDLE = 1'b0;
  parameter [0:0] A_TXINHIBIT = 1'b0;
  parameter [6:0] A_TXMAINCURSOR = 7'b1010000;
  parameter [2:0] A_TXMARGIN = 3'b000;
  parameter [2:0] A_TXOUTCLKSEL = 3'b000;
  parameter [0:0] A_TXPCSRESET = 1'b0;
  parameter [1:0] A_TXPD = 2'b00;
  parameter [0:0] A_TXPHALIGN = 1'b0;
  parameter [0:0] A_TXPHALIGNEN = 1'b0;
  parameter [0:0] A_TXPHDLYPD = 1'b0;
  parameter [0:0] A_TXPHDLYRESET = 1'b0;
  parameter [0:0] A_TXPHINIT = 1'b0;
  parameter [0:0] A_TXPHOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMPD = 1'b0;
  parameter [0:0] A_TXPIPPMSEL = 1'b0;
  parameter [0:0] A_TXPMARESET = 1'b0;
  parameter [0:0] A_TXPOLARITY = 1'b0;
  parameter [4:0] A_TXPOSTCURSOR = 5'b00000;
  parameter [0:0] A_TXPOSTCURSORINV = 1'b0;
  parameter [0:0] A_TXPRBSFORCEERR = 1'b0;
  parameter [2:0] A_TXPRBSSEL = 3'b000;
  parameter [4:0] A_TXPRECURSOR = 5'b00000;
  parameter [0:0] A_TXPRECURSORINV = 1'b0;
  parameter [0:0] A_TXSWING = 1'b0;
  parameter [1:0] A_TXSYSCLKSEL = 2'b00;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [42:0] CFOK_CFG = 43'b1001001000000000000000001000000111010000000;
  parameter [6:0] CFOK_CFG2 = 7'b0100000;
  parameter [6:0] CFOK_CFG3 = 7'b0100000;
  parameter [0:0] CFOK_CFG4 = 1'b0;
  parameter [1:0] CFOK_CFG5 = 2'b00;
  parameter [3:0] CFOK_CFG6 = 4'b0000;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 1;
  parameter [0:0] CLK_COMMON_SWING = 1'b0;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_INSERT_IDLE_FLAG = "FALSE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 1;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [23:0] DMONITOR_CFG = 24'h000A00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h010;
  parameter [9:0] ES_PMA_CFG = 10'b0000000000;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [79:0] ES_QUALIFIER = 80'h00000000000000000000;
  parameter [79:0] ES_QUAL_MASK = 80'h00000000000000000000;
  parameter [79:0] ES_SDATA_MASK = 80'h00000000000000000000;
  parameter [8:0] ES_VERT_OFFSET = 9'b000000000;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [2:0] GEARBOX_MODE = 3'b000;
  parameter GEN_RXUSRCLK = "TRUE";
  parameter GEN_TXUSRCLK = "TRUE";
  parameter [0:0] GT_INSTANTIATED = 1'b1;
  parameter [0:0] LOOPBACK_CFG = 1'b0;
  parameter [1:0] OUTREFCLK_SEL_INV = 2'b11;
  parameter [0:0] PCD_2UI_CFG = 1'b0;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [47:0] PCS_RSVD_ATTR = 48'h000000000000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter [0:0] PMA_LOOPBACK_CFG = 1'b0;
  parameter [9:0] PMA_POWER_SAVE = 10'b0000000000;
  parameter [31:0] PMA_RSV = 32'h00000333;
  parameter [31:0] PMA_RSV2 = 32'h00002050;
  parameter [1:0] PMA_RSV3 = 2'b00;
  parameter [3:0] PMA_RSV4 = 4'b0000;
  parameter [0:0] PMA_RSV5 = 1'b0;
  parameter [0:0] PMA_RSV6 = 1'b0;
  parameter [0:0] PMA_RSV7 = 1'b0;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 61;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [6:0] RXCDRRESET_TIME = 7'b0000000;
  parameter [82:0] RXCDR_CFG = 83'h0000107FE406001041010;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [5:0] RXCDR_LOCK_CFG = 6'b001001;
  parameter [4:0] RXCDR_PCIERESET_WAIT_TIME = 5'b00000;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [15:0] RXDLY_CFG = 16'h0010;
  parameter [8:0] RXDLY_LCFG = 9'h020;
  parameter [15:0] RXDLY_TAP_CFG = 16'h0000;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [6:0] RXLPMRESET_TIME = 7'b0001111;
  parameter [0:0] RXLPM_BIAS_STARTUP_DISABLE = 1'b0;
  parameter [3:0] RXLPM_CFG = 4'b0110;
  parameter [0:0] RXLPM_CFG1 = 1'b0;
  parameter [0:0] RXLPM_CM_CFG = 1'b0;
  parameter [8:0] RXLPM_GC_CFG = 9'b111100010;
  parameter [2:0] RXLPM_GC_CFG2 = 3'b001;
  parameter [13:0] RXLPM_HF_CFG = 14'b00001111110000;
  parameter [4:0] RXLPM_HF_CFG2 = 5'b01010;
  parameter [3:0] RXLPM_HF_CFG3 = 4'b0000;
  parameter [0:0] RXLPM_HOLD_DURING_EIDLE = 1'b0;
  parameter [0:0] RXLPM_INCM_CFG = 1'b0;
  parameter [0:0] RXLPM_IPCM_CFG = 1'b0;
  parameter [17:0] RXLPM_LF_CFG = 18'b000000001111110000;
  parameter [4:0] RXLPM_LF_CFG2 = 5'b01010;
  parameter [2:0] RXLPM_OSINT_CFG = 3'b100;
  parameter [6:0] RXOOB_CFG = 7'b0000110;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter [4:0] RXOSCALRESET_TIMEOUT = 5'b00000;
  parameter integer RXOUT_DIV = 2;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [23:0] RXPHDLY_CFG = 24'h084000;
  parameter [23:0] RXPH_CFG = 24'hC00002;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [2:0] RXPI_CFG0 = 3'b000;
  parameter [0:0] RXPI_CFG1 = 1'b0;
  parameter [0:0] RXPI_CFG2 = 1'b0;
  parameter [0:0] RXPLL_SEL = 1'b0;
  parameter [4:0] RXPMARESET_TIME = 5'b00011;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXSIPO_DIV_45 = 4;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [15:0] RX_BIAS_CFG = 16'b0000111100110011;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter integer RX_CLK25_DIV = 7;
  parameter [0:0] RX_CLKMUX_EN = 1'b1;
  parameter [1:0] RX_CM_SEL = 2'b11;
  parameter [3:0] RX_CM_TRIM = 4'b0100;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter [13:0] RX_DEBUG_CFG = 14'b00000000000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter [12:0] RX_OS_CFG = 13'b0001111110000;
  parameter integer RX_SIG_VALID_DLY = 10;
  parameter RX_XCLK_SEL = "RXREC";
  parameter integer SAS_MAX_COM = 64;
  parameter integer SAS_MIN_COM = 36;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter integer SATA_MAX_BURST = 8;
  parameter integer SATA_MAX_INIT = 21;
  parameter integer SATA_MAX_WAKE = 7;
  parameter integer SATA_MIN_BURST = 4;
  parameter integer SATA_MIN_INIT = 12;
  parameter integer SATA_MIN_WAKE = 4;
  parameter SATA_PLL_CFG = "VCO_3000MHZ";
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_TX_EIDLE_DRIVE_LEVEL = "X";
  parameter SIM_VERSION = "1.0";
  parameter [2:0] SP_REFCLK_CFG = 3'b000;
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [31:0] TST_RSV = 32'h00000000;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h0010;
  parameter [8:0] TXDLY_LCFG = 9'h020;
  parameter [15:0] TXDLY_TAP_CFG = 16'h0000;
  parameter TXGEARBOX_EN = "FALSE";
  parameter [0:0] TXOOB_CFG = 1'b0;
  parameter integer TXOUTCLKPCS_SEL = 0;
  parameter integer TXOUT_DIV = 2;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [23:0] TXPHDLY_CFG = 24'h084000;
  parameter [15:0] TXPH_CFG = 16'h0400;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter integer TXPISO_DIV_45 = 5;
  parameter [1:0] TXPI_CFG0 = 2'b00;
  parameter [1:0] TXPI_CFG1 = 2'b00;
  parameter [1:0] TXPI_CFG2 = 2'b00;
  parameter [0:0] TXPI_CFG3 = 1'b0;
  parameter [0:0] TXPI_CFG4 = 1'b0;
  parameter [2:0] TXPI_CFG5 = 3'b000;
  parameter [0:0] TXPI_GREY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter TXPI_PPMCLK_SEL = "TXUSRCLK2";
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter [0:0] TXPLL_SEL = 1'b0;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 7;
  parameter [0:0] TX_CLKMUX_EN = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [0:0] TX_PREDRIVER_MODE = 1'b0;
  parameter [13:0] TX_RXDETECT_CFG = 14'h1832;
  parameter [2:0] TX_RXDETECT_REF = 3'b100;
  parameter TX_XCLK_SEL = "TXUSR";
  parameter [0:0] UCODEER_CLR = 1'b0;
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTPTXN;
   output GTPTXP;
   output PHYSTATUS;
   output PMARSVDOUT0;
   output PMARSVDOUT1;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXHEADERVALID;
   output RXOSINTDONE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXRATEDONE;
   output RXRESETDONE;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDLYSRESETDONE;
   output TXGEARBOXREADY;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [14:0] DMONITOROUT;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXHEADER;
   output [2:0] RXSTATUS;
   output [31:0] RXDATA;
   output [3:0] RXCHARISCOMMA;
   output [3:0] RXCHARISK;
   output [3:0] RXCHBONDO;
   output [3:0] RXDISPERR;
   output [3:0] RXNOTINTABLE;
   output [3:0] TXRUNDISP;
   output [4:0] RXPHMONITOR;
   output [4:0] RXPHSLIPMONITOR;
   output [5:0] SCANOUT;
   output [6:0] PMASCANOUT;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input EYESCANMODE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input GTPRXN;
   input GTPRXP;
   input GTRESETSEL;
   input GTRXRESET;
   input GTTXRESET;
   input PLL0CLK;
   input PLL0REFCLK;
   input PLL1CLK;
   input PLL1REFCLK;
   input PMARSVDIN0;
   input PMARSVDIN1;
   input PMARSVDIN2;
   input PMARSVDIN3;
   input PMARSVDIN4;
   input PMASCANCLK0;
   input PMASCANCLK1;
   input PMASCANCLK2;
   input PMASCANCLK3;
   input PMASCANENB;
   input PMASCANMODEB;
   input PMASCANRSTEN;
   input RESETOVRD;
   input RX8B10BEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCDRRESETRSV;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCOMMADETEN;
   input RXDDIEN;
   input RXDEBUGPULSE;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXDLYTESTENB;
   input RXGEARBOXSLIP;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFOVRDEN;
   input RXLPMOSINTNTRLEN;
   input RXLPMRESET;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSINTEN;
   input RXOSINTHOLD;
   input RXOSINTNTRLEN;
   input RXOSINTOVRDEN;
   input RXOSINTPD;
   input RXOSINTSTROBE;
   input RXOSINTTESTOVRDEN;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SCANCLK;
   input SCANENB;
   input SCANMODEB;
   input SETERRSTATUS;
   input SIGVALIDCLK;
   input TSTCLK0;
   input TSTCLK1;
   input TSTPDOVRDB;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDEEMPH;
   input TXDETECTRX;
   input TXDIFFPD;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYTESTENB;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPOSTCURSORINV;
   input TXPRBSFORCEERR;
   input TXPRECURSORINV;
   input TXRATEMODE;
   input TXSTARTSEQ;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [13:0] RXADAPTSELTEST;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [19:0] TSTIN;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXPD;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXPD;
   input [1:0] TXSYSCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXPRBSSEL;
   input [2:0] RXRATE;
   input [2:0] TXBUFDIFFCTRL;
   input [2:0] TXHEADER;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXPRBSSEL;
   input [2:0] TXRATE;
   input [31:0] TXDATA;
   input [3:0] RXCHBONDI;
   input [3:0] RXOSINTCFG;
   input [3:0] RXOSINTID0;
   input [3:0] TX8B10BBYPASS;
   input [3:0] TXCHARDISPMODE;
   input [3:0] TXCHARDISPVAL;
   input [3:0] TXCHARISK;
   input [3:0] TXDIFFCTRL;
   input [4:0] TSTPD;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [5:0] SCANIN;
   input [6:0] PMASCANIN;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [8:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTPE2_COMMON_TEST (
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  PLL0FBCLKLOST,
  PLL0LOCK,
  PLL0OUTCLK,
  PLL0OUTREFCLK,
  PLL0REFCLKLOST,
  PLL1FBCLKLOST,
  PLL1LOCK,
  PLL1OUTCLK,
  PLL1OUTREFCLK,
  PLL1REFCLKLOST,
  PMARSVDOUT,
  PMASCANOUT,
  REFCLKOUTMONITOR0,
  REFCLKOUTMONITOR1,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTEASTREFCLK0,
  GTEASTREFCLK1,
  GTGREFCLK0,
  GTGREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTWESTREFCLK0,
  GTWESTREFCLK1,
  PLL0LOCKDETCLK,
  PLL0LOCKEN,
  PLL0PD,
  PLL0REFCLKSEL,
  PLL0RESET,
  PLL1LOCKDETCLK,
  PLL1LOCKEN,
  PLL1PD,
  PLL1REFCLKSEL,
  PLL1RESET,
  PLLCLKSPARE,
  PLLRSVD1,
  PLLRSVD2,
  PMARSVD,
  PMASCANCLK0,
  PMASCANCLK1,
  PMASCANENB,
  PMASCANIN,
  QDPMASCANMODEB,
  QDPMASCANRSTEN,
  RCALENB
);
  parameter [0:0] AEN_BGBS = 1'b0;
  parameter [0:0] AEN_MASTER = 1'b0;
  parameter [0:0] AEN_PD = 1'b0;
  parameter [0:0] AEN_PLL = 1'b0;
  parameter [0:0] AEN_REFCLK = 1'b0;
  parameter [0:0] AEN_RESET = 1'b0;
  parameter [2:0] AQDMUXSEL = 3'b000;
  parameter [0:0] A_BGMONITOREN = 1'b0;
  parameter [0:0] A_BGPD = 1'b0;
  parameter [0:0] A_GTREFCLKPD0 = 1'b0;
  parameter [0:0] A_GTREFCLKPD1 = 1'b0;
  parameter [0:0] A_PLL0LOCKEN = 1'b0;
  parameter [0:0] A_PLL0PD = 1'b0;
  parameter [0:0] A_PLL0RESET = 1'b0;
  parameter [0:0] A_PLL1LOCKEN = 1'b0;
  parameter [0:0] A_PLL1PD = 1'b0;
  parameter [0:0] A_PLL1RESET = 1'b0;
  parameter [63:0] BIAS_CFG = 64'h0000000000000000;
  parameter [1:0] COMMON_AMUX_SEL = 2'b00;
  parameter [31:0] COMMON_CFG = 32'h00000000;
  parameter [0:0] COMMON_INSTANTIATED = 1'b1;
  parameter [1:0] EAST_REFCLK0_SEL = 2'b00;
  parameter [1:0] EAST_REFCLK1_SEL = 2'b00;
  parameter [26:0] PLL0_CFG = 27'h01F03DC;
  parameter [0:0] PLL0_DMON_CFG = 1'b0;
  parameter integer PLL0_FBDIV = 4;
  parameter integer PLL0_FBDIV_45 = 5;
  parameter [23:0] PLL0_INIT_CFG = 24'h00001E;
  parameter [8:0] PLL0_LOCK_CFG = 9'h1E8;
  parameter integer PLL0_REFCLK_DIV = 1;
  parameter [26:0] PLL1_CFG = 27'h01F03DC;
  parameter [0:0] PLL1_DMON_CFG = 1'b0;
  parameter integer PLL1_FBDIV = 4;
  parameter integer PLL1_FBDIV_45 = 5;
  parameter [23:0] PLL1_INIT_CFG = 24'h00001E;
  parameter [8:0] PLL1_LOCK_CFG = 9'h1E8;
  parameter integer PLL1_REFCLK_DIV = 1;
  parameter [7:0] PLL_CLKOUT_CFG = 8'b00000000;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [2:0] SIM_PLL0REFCLK_SEL = 3'b001;
  parameter [2:0] SIM_PLL1REFCLK_SEL = 3'b001;
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_VERSION = "1.0";
  parameter [1:0] WEST_REFCLK0_SEL = 2'b00;
  parameter [1:0] WEST_REFCLK1_SEL = 2'b00;
   output DRPRDY;
   output PLL0FBCLKLOST;
   output PLL0LOCK;
   output PLL0OUTCLK;
   output PLL0OUTREFCLK;
   output PLL0REFCLKLOST;
   output PLL1FBCLKLOST;
   output PLL1LOCK;
   output PLL1OUTCLK;
   output PLL1OUTREFCLK;
   output PLL1REFCLKLOST;
   output REFCLKOUTMONITOR0;
   output REFCLKOUTMONITOR1;
   output [15:0] DRPDO;
   output [15:0] PMARSVDOUT;
   output [4:0] PMASCANOUT;
   output [7:0] DMONITOROUT;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTEASTREFCLK0;
   input GTEASTREFCLK1;
   input GTGREFCLK0;
   input GTGREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTWESTREFCLK0;
   input GTWESTREFCLK1;
   input PLL0LOCKDETCLK;
   input PLL0LOCKEN;
   input PLL0PD;
   input PLL0RESET;
   input PLL1LOCKDETCLK;
   input PLL1LOCKEN;
   input PLL1PD;
   input PLL1RESET;
   input PLLCLKSPARE;
   input PMASCANCLK0;
   input PMASCANCLK1;
   input PMASCANENB;
   input QDPMASCANMODEB;
   input QDPMASCANRSTEN;
   input RCALENB;
   input [15:0] DRPDI;
   input [15:0] PLLRSVD1;
   input [2:0] PLL0REFCLKSEL;
   input [2:0] PLL1REFCLKSEL;
   input [4:0] BGRCALOVRD;
   input [4:0] PLLRSVD2;
   input [4:0] PMASCANIN;
   input [7:0] DRPADDR;
   input [7:0] PMARSVD;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTXE2_CHANNEL_TEST (
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTREFCLKMONITOR,
  GTXTXN,
  GTXTXP,
  PCSRSVDOUT,
  PHYSTATUS,
  PMASCANOUT,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHARISCOMMA,
  RXCHARISK,
  RXCHBONDO,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXDATA,
  RXDATAVALID,
  RXDISPERR,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXMONITOROUT,
  RXNOTINTABLE,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPCD1DONE,
  RXPHALIGNDONE,
  RXPHMONITOR,
  RXPHSLIPMONITOR,
  RXPRBSERR,
  RXQPISENN,
  RXQPISENP,
  RXRATEDONE,
  RXRESETDONE,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXVALID,
  SCANOUT,
  TSTOUT,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDLYSRESETDONE,
  TXGEARBOXREADY,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXQPISENN,
  TXQPISENP,
  TXRATEDONE,
  TXRESETDONE,
  TXRUNDISP,
  CFGRESET,
  CLKRSVD,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  EDTBYPASS,
  EDTCLOCK,
  EDTCONFIGURATION,
  EDTSINGLEBYPASSCHAIN,
  EDTUPDATE,
  EYESCANMODE,
  EYESCANRESET,
  EYESCANTRIGGER,
  GTGREFCLK,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRESETSEL,
  GTRSVD,
  GTRXRESET,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  GTXRXN,
  GTXRXP,
  LOOPBACK,
  PCSRSVDIN,
  PCSRSVDIN2,
  PMARSVDIN,
  PMARSVDIN2,
  PMASCANCLK0,
  PMASCANCLK1,
  PMASCANCLK2,
  PMASCANCLK3,
  PMASCANCLK4,
  PMASCANENB,
  PMASCANIN,
  PMASCANMODEB,
  PMASCANRSTEN,
  QPLLCLK,
  QPLLREFCLK,
  RESETOVRD,
  RX8B10BEN,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCDRRESETRSV,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCOMMADETEN,
  RXDDIEN,
  RXDEBUGPULSE,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFECM1EN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEVSEN,
  RXDFEXYDEN,
  RXDFEXYDHOLD,
  RXDFEXYDOVRDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXDLYTESTENB,
  RXELECIDLEMODE,
  RXGEARBOXSLIP,
  RXLPMEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSHOLD,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXQPIEN,
  RXRATE,
  RXSLIDE,
  RXSYSCLKSEL,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  SETERRSTATUS,
  TSTCLK0,
  TSTCLK1,
  TSTIN,
  TSTPD,
  TSTPDOVRDB,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXBUFDIFFCTRL,
  TXCHARDISPMODE,
  TXCHARDISPVAL,
  TXCHARISK,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXDATA,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDIFFPD,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYTESTENB,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXMAINCURSOR,
  TXMARGIN,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPISOPD,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPOSTCURSORINV,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPRECURSORINV,
  TXQPIBIASEN,
  TXQPISTRONGPDOWN,
  TXQPIWEAKPUP,
  TXRATE,
  TXSEQUENCE,
  TXSTARTSEQ,
  TXSWING,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] AEN_CPLL = 1'b0;
  parameter [0:0] AEN_LOOPBACK = 1'b0;
  parameter [0:0] AEN_MASTER = 1'b0;
  parameter [0:0] AEN_PD_AND_EIDLE = 1'b0;
  parameter [0:0] AEN_POLARITY = 1'b0;
  parameter [0:0] AEN_PRBS = 1'b0;
  parameter [0:0] AEN_QPI = 1'b0;
  parameter [0:0] AEN_RESET = 1'b0;
  parameter [0:0] AEN_RXCDR = 1'b0;
  parameter [0:0] AEN_RXDFE = 1'b0;
  parameter [0:0] AEN_RXDFELPM = 1'b0;
  parameter [0:0] AEN_RXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_RXPHDLY = 1'b0;
  parameter [0:0] AEN_RXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXPHDLY = 1'b0;
  parameter [0:0] AEN_TXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TX_DRIVE_MODE = 1'b0;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [15:0] AMONITOR_CFG = 16'h0000;
  parameter [0:0] A_CFGRESET = 1'b0;
  parameter [0:0] A_CPLLLOCKEN = 1'b0;
  parameter [0:0] A_CPLLPD = 1'b0;
  parameter [0:0] A_CPLLRESET = 1'b0;
  parameter [0:0] A_EYESCANMODE = 1'b0;
  parameter [0:0] A_EYESCANRESET = 1'b0;
  parameter [0:0] A_GTRESETSEL = 1'b0;
  parameter [0:0] A_GTRXRESET = 1'b0;
  parameter [0:0] A_GTTXRESET = 1'b0;
  parameter [2:0] A_LOOPBACK = 3'b000;
  parameter [0:0] A_RXBUFRESET = 1'b0;
  parameter [0:0] A_RXCDRFREQRESET = 1'b0;
  parameter [0:0] A_RXCDRHOLD = 1'b0;
  parameter [0:0] A_RXCDROVRDEN = 1'b0;
  parameter [0:0] A_RXCDRRESET = 1'b0;
  parameter [0:0] A_RXCDRRESETRSV = 1'b0;
  parameter [0:0] A_RXDFEAGCHOLD = 1'b0;
  parameter [0:0] A_RXDFEAGCOVRDEN = 1'b0;
  parameter [0:0] A_RXDFECM1EN = 1'b0;
  parameter [0:0] A_RXDFELFHOLD = 1'b0;
  parameter [0:0] A_RXDFELFOVRDEN = 1'b0;
  parameter [0:0] A_RXDFELPMRESET = 1'b0;
  parameter [0:0] A_RXDFETAP2HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP2OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP3HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP3OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP4HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP4OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP5HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP5OVRDEN = 1'b0;
  parameter [0:0] A_RXDFEUTHOLD = 1'b0;
  parameter [0:0] A_RXDFEUTOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEVPHOLD = 1'b0;
  parameter [0:0] A_RXDFEVPOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEVSEN = 1'b0;
  parameter [0:0] A_RXDFEXYDEN = 1'b0;
  parameter [0:0] A_RXDFEXYDHOLD = 1'b0;
  parameter [0:0] A_RXDFEXYDOVRDEN = 1'b0;
  parameter [0:0] A_RXDLYBYPASS = 1'b0;
  parameter [0:0] A_RXDLYEN = 1'b0;
  parameter [0:0] A_RXDLYOVRDEN = 1'b0;
  parameter [0:0] A_RXDLYSRESET = 1'b0;
  parameter [0:0] A_RXLPMEN = 1'b0;
  parameter [0:0] A_RXLPMHFHOLD = 1'b0;
  parameter [0:0] A_RXLPMHFOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMLFHOLD = 1'b0;
  parameter [0:0] A_RXLPMLFKLOVRDEN = 1'b0;
  parameter [1:0] A_RXMONITORSEL = 2'b00;
  parameter [0:0] A_RXOOBRESET = 1'b0;
  parameter [0:0] A_RXOSHOLD = 1'b0;
  parameter [0:0] A_RXOSOVRDEN = 1'b0;
  parameter [2:0] A_RXOUTCLKSEL = 3'b000;
  parameter [0:0] A_RXPCSRESET = 1'b0;
  parameter [1:0] A_RXPD = 2'b00;
  parameter [0:0] A_RXPHALIGN = 1'b0;
  parameter [0:0] A_RXPHALIGNEN = 1'b0;
  parameter [0:0] A_RXPHDLYPD = 1'b0;
  parameter [0:0] A_RXPHDLYRESET = 1'b0;
  parameter [0:0] A_RXPHOVRDEN = 1'b0;
  parameter [0:0] A_RXPMARESET = 1'b0;
  parameter [0:0] A_RXPOLARITY = 1'b0;
  parameter [0:0] A_RXPRBSCNTRESET = 1'b0;
  parameter [2:0] A_RXPRBSSEL = 3'b000;
  parameter [1:0] A_RXSYSCLKSEL = 2'b00;
  parameter [0:0] A_SPARE = 1'b0;
  parameter [2:0] A_TXBUFDIFFCTRL = 3'b100;
  parameter [0:0] A_TXDEEMPH = 1'b0;
  parameter [3:0] A_TXDIFFCTRL = 4'b1100;
  parameter [0:0] A_TXDLYBYPASS = 1'b0;
  parameter [0:0] A_TXDLYEN = 1'b0;
  parameter [0:0] A_TXDLYOVRDEN = 1'b0;
  parameter [0:0] A_TXDLYSRESET = 1'b0;
  parameter [0:0] A_TXELECIDLE = 1'b0;
  parameter [0:0] A_TXINHIBIT = 1'b0;
  parameter [6:0] A_TXMAINCURSOR = 7'b1010000;
  parameter [2:0] A_TXMARGIN = 3'b000;
  parameter [2:0] A_TXOUTCLKSEL = 3'b000;
  parameter [0:0] A_TXPCSRESET = 1'b0;
  parameter [1:0] A_TXPD = 2'b00;
  parameter [0:0] A_TXPHALIGN = 1'b0;
  parameter [0:0] A_TXPHALIGNEN = 1'b0;
  parameter [0:0] A_TXPHDLYPD = 1'b0;
  parameter [0:0] A_TXPHDLYRESET = 1'b0;
  parameter [0:0] A_TXPHINIT = 1'b0;
  parameter [0:0] A_TXPHOVRDEN = 1'b0;
  parameter [0:0] A_TXPMARESET = 1'b0;
  parameter [0:0] A_TXPOLARITY = 1'b0;
  parameter [4:0] A_TXPOSTCURSOR = 5'b00000;
  parameter [0:0] A_TXPOSTCURSORINV = 1'b0;
  parameter [0:0] A_TXPRBSFORCEERR = 1'b0;
  parameter [2:0] A_TXPRBSSEL = 3'b000;
  parameter [4:0] A_TXPRECURSOR = 5'b00000;
  parameter [0:0] A_TXPRECURSORINV = 1'b0;
  parameter [0:0] A_TXSWING = 1'b0;
  parameter [1:0] A_TXSYSCLKSEL = 2'b00;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 1;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_INSERT_IDLE_FLAG = "FALSE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 1;
  parameter [23:0] CPLL_CFG = 24'hB007D8;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 5;
  parameter [23:0] CPLL_INIT_CFG = 24'h00001E;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter [0:0] CPLL_PCD_1UI_CFG = 1'b0;
  parameter [0:0] CPLL_PCD_2UI_CFG = 1'b0;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [23:0] DMONITOR_CFG = 24'h000A00;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h000;
  parameter [9:0] ES_PMA_CFG = 10'b0000000000;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [79:0] ES_QUALIFIER = 80'h00000000000000000000;
  parameter [79:0] ES_QUAL_MASK = 80'h00000000000000000000;
  parameter [79:0] ES_SDATA_MASK = 80'h00000000000000000000;
  parameter [8:0] ES_VERT_OFFSET = 9'b000000000;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [2:0] GEARBOX_MODE = 3'b000;
  parameter GEN_RXUSRCLK = "TRUE";
  parameter GEN_TXUSRCLK = "TRUE";
  parameter [0:0] GT_INSTANTIATED = 1'b1;
  parameter [1:0] OUTREFCLK_SEL_INV = 2'b11;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [47:0] PCS_RSVD_ATTR = 48'h000000000000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter [9:0] PMA_POWER_SAVE = 10'b0000000000;
  parameter [31:0] PMA_RSV = 32'h00000000;
  parameter [15:0] PMA_RSV2 = 16'h2050;
  parameter [1:0] PMA_RSV3 = 2'b00;
  parameter [31:0] PMA_RSV4 = 32'h00000000;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 61;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [6:0] RXCDRRESET_TIME = 7'b0000000;
  parameter [71:0] RXCDR_CFG = 72'h0B000023FF20400020;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [5:0] RXCDR_LOCK_CFG = 6'b010101;
  parameter [4:0] RXCDR_PCIERESET_WAIT_TIME = 5'b00000;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDLY_CFG = 16'h001F;
  parameter [8:0] RXDLY_LCFG = 9'h030;
  parameter [15:0] RXDLY_TAP_CFG = 16'h0000;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [13:0] RXLPM_HF_CFG = 14'b00000011110000;
  parameter [13:0] RXLPM_LF_CFG = 14'b00000011110000;
  parameter [6:0] RXOOB_CFG = 7'b0000110;
  parameter integer RXOUT_DIV = 2;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [23:0] RXPHDLY_CFG = 24'h084020;
  parameter [23:0] RXPH_CFG = 24'h000000;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter RXPLL_SEL = "CPLL";
  parameter [4:0] RXPMARESET_TIME = 5'b00011;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXSIPO_DIV_45 = 4;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [11:0] RX_BIAS_CFG = 12'b000000000000;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter integer RX_CLK25_DIV = 7;
  parameter [0:0] RX_CLKMUX_PD = 1'b1;
  parameter [1:0] RX_CM_SEL = 2'b11;
  parameter [2:0] RX_CM_TRIM = 3'b100;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter [11:0] RX_DEBUG_CFG = 12'b000000000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [22:0] RX_DFE_GAIN_CFG = 23'h180E0F;
  parameter [11:0] RX_DFE_H2_CFG = 12'b000111100000;
  parameter [11:0] RX_DFE_H3_CFG = 12'b000111100000;
  parameter [10:0] RX_DFE_H4_CFG = 11'b00011110000;
  parameter [10:0] RX_DFE_H5_CFG = 11'b00011110000;
  parameter [12:0] RX_DFE_KL_CFG = 13'b0001111110000;
  parameter [31:0] RX_DFE_KL_CFG2 = 32'h3008E56A;
  parameter [15:0] RX_DFE_LPM_CFG = 16'h0904;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter [16:0] RX_DFE_UT_CFG = 17'b00111111000000000;
  parameter [16:0] RX_DFE_VP_CFG = 17'b00011111100000000;
  parameter [8:0] RX_DFE_VS_CFG = 9'b000000000;
  parameter [12:0] RX_DFE_XYD_CFG = 13'b0001100010000;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter integer RX_INT_DATAWIDTH = 0;
  parameter [12:0] RX_OS_CFG = 13'b0001111110000;
  parameter integer RX_SIG_VALID_DLY = 10;
  parameter RX_XCLK_SEL = "RXREC";
  parameter integer SAS_MAX_COM = 64;
  parameter integer SAS_MIN_COM = 36;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter integer SATA_MAX_BURST = 8;
  parameter integer SATA_MAX_INIT = 21;
  parameter integer SATA_MAX_WAKE = 7;
  parameter integer SATA_MIN_BURST = 4;
  parameter integer SATA_MIN_INIT = 12;
  parameter integer SATA_MIN_WAKE = 4;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter [2:0] SIM_CPLLREFCLK_SEL = 3'b001;
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_TX_EIDLE_DRIVE_LEVEL = "X";
  parameter SIM_VERSION = "3.0";
  parameter [2:0] SP_REFCLK_CFG = 3'b000;
  parameter [4:0] TERM_RCAL_CFG = 5'b10000;
  parameter [0:0] TERM_RCAL_OVRD = 1'b0;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [31:0] TST_RSV = 32'h00000000;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h001F;
  parameter [8:0] TXDLY_LCFG = 9'h030;
  parameter [15:0] TXDLY_TAP_CFG = 16'h0000;
  parameter TXGEARBOX_EN = "FALSE";
  parameter integer TXOUTCLKPCS_SEL = 0;
  parameter integer TXOUT_DIV = 2;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [23:0] TXPHDLY_CFG = 24'h084020;
  parameter [15:0] TXPH_CFG = 16'h0780;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter integer TXPISO_DIV_45 = 5;
  parameter TXPLL_SEL = "CPLL";
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter integer TX_CLK25_DIV = 7;
  parameter [0:0] TX_CLKMUX_PD = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [4:0] TX_DEEMPH0 = 5'b00000;
  parameter [4:0] TX_DEEMPH1 = 5'b00000;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter integer TX_INT_DATAWIDTH = 0;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [0:0] TX_PREDRIVER_MODE = 1'b0;
  parameter [0:0] TX_QPI_STATUS_EN = 1'b0;
  parameter [13:0] TX_RXDETECT_CFG = 14'h1832;
  parameter [2:0] TX_RXDETECT_REF = 3'b100;
  parameter TX_XCLK_SEL = "TXUSR";
  parameter [0:0] UCODEER_CLR = 1'b0;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTREFCLKMONITOR;
   output GTXTXN;
   output GTXTXP;
   output PHYSTATUS;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDATAVALID;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXHEADERVALID;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPCD1DONE;
   output RXPHALIGNDONE;
   output RXPRBSERR;
   output RXQPISENN;
   output RXQPISENP;
   output RXRATEDONE;
   output RXRESETDONE;
   output RXSTARTOFSEQ;
   output RXVALID;
   output TXCOMFINISH;
   output TXDLYSRESETDONE;
   output TXGEARBOXREADY;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXQPISENN;
   output TXQPISENP;
   output TXRATEDONE;
   output TXRESETDONE;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [1:0] RXCLKCORCNT;
   output [1:0] TXBUFSTATUS;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXHEADER;
   output [2:0] RXSTATUS;
   output [4:0] PMASCANOUT;
   output [4:0] RXCHBONDO;
   output [4:0] RXPHMONITOR;
   output [4:0] RXPHSLIPMONITOR;
   output [4:0] SCANOUT;
   output [63:0] RXDATA;
   output [6:0] RXMONITOROUT;
   output [7:0] DMONITOROUT;
   output [7:0] RXCHARISCOMMA;
   output [7:0] RXCHARISK;
   output [7:0] RXDISPERR;
   output [7:0] RXNOTINTABLE;
   output [7:0] TXRUNDISP;
   output [9:0] TSTOUT;
   input CFGRESET;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input EDTBYPASS;
   input EDTCLOCK;
   input EDTCONFIGURATION;
   input EDTSINGLEBYPASSCHAIN;
   input EDTUPDATE;
   input EYESCANMODE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input GTGREFCLK;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRESETSEL;
   input GTRXRESET;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input GTXRXN;
   input GTXRXP;
   input PMASCANCLK0;
   input PMASCANCLK1;
   input PMASCANCLK2;
   input PMASCANCLK3;
   input PMASCANCLK4;
   input PMASCANENB;
   input PMASCANMODEB;
   input PMASCANRSTEN;
   input QPLLCLK;
   input QPLLREFCLK;
   input RESETOVRD;
   input RX8B10BEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCDRRESETRSV;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCOMMADETEN;
   input RXDDIEN;
   input RXDEBUGPULSE;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFECM1EN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEVSEN;
   input RXDFEXYDEN;
   input RXDFEXYDHOLD;
   input RXDFEXYDOVRDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXDLYTESTENB;
   input RXGEARBOXSLIP;
   input RXLPMEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSHOLD;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXQPIEN;
   input RXSLIDE;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SCANCLK;
   input SCANENB;
   input SCANMODEB;
   input SETERRSTATUS;
   input TSTCLK0;
   input TSTCLK1;
   input TSTPDOVRDB;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDEEMPH;
   input TXDETECTRX;
   input TXDIFFPD;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYTESTENB;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPOSTCURSORINV;
   input TXPRBSFORCEERR;
   input TXPRECURSORINV;
   input TXQPIBIASEN;
   input TXQPISTRONGPDOWN;
   input TXQPIWEAKPUP;
   input TXSTARTSEQ;
   input TXSWING;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [19:0] TSTIN;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXPD;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXPRBSSEL;
   input [2:0] RXRATE;
   input [2:0] TXBUFDIFFCTRL;
   input [2:0] TXHEADER;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXPRBSSEL;
   input [2:0] TXRATE;
   input [3:0] CLKRSVD;
   input [3:0] TXDIFFCTRL;
   input [4:0] PCSRSVDIN2;
   input [4:0] PMARSVDIN;
   input [4:0] PMARSVDIN2;
   input [4:0] PMASCANIN;
   input [4:0] RXCHBONDI;
   input [4:0] SCANIN;
   input [4:0] TSTPD;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [63:0] TXDATA;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCHARDISPMODE;
   input [7:0] TXCHARDISPVAL;
   input [7:0] TXCHARISK;
   input [8:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTXE2_COMMON_TEST (
  DRPDO,
  DRPRDY,
  PMASCANOUT,
  QPLLDMONITOR,
  QPLLFBCLKLOST,
  QPLLLOCK,
  QPLLOUTCLK,
  QPLLOUTREFCLK,
  QPLLREFCLKLOST,
  REFCLKOUTMONITOR,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  PMARSVD,
  PMASCANCLK0,
  PMASCANCLK1,
  PMASCANENB,
  PMASCANIN,
  QDPMASCANMODEB,
  QDPMASCANRSTEN,
  QPLLCLKSPARE0,
  QPLLCLKSPARE1,
  QPLLLOCKDETCLK,
  QPLLLOCKEN,
  QPLLOUTRESET,
  QPLLPD,
  QPLLREFCLKSEL,
  QPLLRESET,
  QPLLRSVD1,
  QPLLRSVD2,
  RCALENB
);
  parameter [0:0] AEN_BGBS = 1'b0;
  parameter [0:0] AEN_MASTER = 1'b0;
  parameter [0:0] AEN_PD = 1'b0;
  parameter [0:0] AEN_QPLL = 1'b0;
  parameter [0:0] AEN_REFCLK = 1'b0;
  parameter [0:0] AEN_RESET = 1'b0;
  parameter [2:0] AQDMUXSEL = 3'b000;
  parameter [0:0] A_BGMONITOREN = 1'b0;
  parameter [0:0] A_BGPD = 1'b0;
  parameter [0:0] A_GTREFCLKPD0 = 1'b0;
  parameter [0:0] A_GTREFCLKPD1 = 1'b0;
  parameter [0:0] A_QPLLLOCKEN = 1'b0;
  parameter [0:0] A_QPLLOUTRESET = 1'b0;
  parameter [0:0] A_QPLLPD = 1'b0;
  parameter [0:0] A_QPLLRESET = 1'b0;
  parameter [63:0] BIAS_CFG = 64'h0000040000001000;
  parameter [1:0] COMMON_AMUX_SEL = 2'b00;
  parameter [31:0] COMMON_CFG = 32'h00000000;
  parameter [0:0] COMMON_INSTANTIATED = 1'b1;
  parameter [1:0] QPLL_AMONITOR_SEL = 2'b00;
  parameter [26:0] QPLL_CFG = 27'h0680181;
  parameter [3:0] QPLL_CLKOUT_CFG = 4'b0000;
  parameter [5:0] QPLL_COARSE_FREQ_OVRD = 6'b010000;
  parameter [0:0] QPLL_COARSE_FREQ_OVRD_EN = 1'b0;
  parameter [9:0] QPLL_CP = 10'b0000011111;
  parameter [0:0] QPLL_CP_MONITOR_EN = 1'b0;
  parameter [0:0] QPLL_DMONITOR_SEL = 1'b0;
  parameter [9:0] QPLL_FBDIV = 10'b0000000000;
  parameter [0:0] QPLL_FBDIV_MONITOR_EN = 1'b0;
  parameter [0:0] QPLL_FBDIV_RATIO = 1'b0;
  parameter [23:0] QPLL_INIT_CFG = 24'h000006;
  parameter [15:0] QPLL_LOCK_CFG = 16'h21E8;
  parameter [3:0] QPLL_LPF = 4'b1111;
  parameter integer QPLL_REFCLK_DIV = 2;
  parameter [0:0] QPLL_VCTRL_MONITOR_EN = 1'b0;
  parameter [0:0] QPLL_VREG_MONITOR_EN = 1'b0;
  parameter [2:0] SIM_QPLLREFCLK_SEL = 3'b001;
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_VERSION = "4.0";
   output DRPRDY;
   output QPLLFBCLKLOST;
   output QPLLLOCK;
   output QPLLOUTCLK;
   output QPLLOUTREFCLK;
   output QPLLREFCLKLOST;
   output REFCLKOUTMONITOR;
   output [15:0] DRPDO;
   output [4:0] PMASCANOUT;
   output [7:0] QPLLDMONITOR;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input PMASCANCLK0;
   input PMASCANCLK1;
   input PMASCANENB;
   input QDPMASCANMODEB;
   input QDPMASCANRSTEN;
   input QPLLCLKSPARE0;
   input QPLLCLKSPARE1;
   input QPLLLOCKDETCLK;
   input QPLLLOCKEN;
   input QPLLOUTRESET;
   input QPLLPD;
   input QPLLRESET;
   input RCALENB;
   input [15:0] DRPDI;
   input [15:0] QPLLRSVD1;
   input [2:0] QPLLREFCLKSEL;
   input [4:0] BGRCALOVRD;
   input [4:0] PMASCANIN;
   input [4:0] QPLLRSVD2;
   input [7:0] DRPADDR;
   input [7:0] PMARSVD;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTYE3_CHANNEL_TEST (
  BUFGTCE,
  BUFGTCEMASK,
  BUFGTDIV,
  BUFGTRESET,
  BUFGTRSTMASK,
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  DMONITOROUT,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTPOWERGOOD,
  GTREFCLKMONITOR,
  GTYTXN,
  GTYTXP,
  PCIERATEGEN3,
  PCIERATEIDLE,
  PCIERATEQPLLPD,
  PCIERATEQPLLRESET,
  PCIESYNCTXSYNCDONE,
  PCIEUSERGEN3RDY,
  PCIEUSERPHYSTATUSRST,
  PCIEUSERRATESTART,
  PCSRSVDOUT,
  PHYSTATUS,
  PINRSRVDAS,
  PMASCANOUT,
  RESETEXCEPTION,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCDRPHDONE,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHBONDO,
  RXCKCALDONE,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXCTRL0,
  RXCTRL1,
  RXCTRL2,
  RXCTRL3,
  RXDATA,
  RXDATAEXTENDRSVD,
  RXDATAVALID,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXMONITOROUT,
  RXOSINTDONE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHALIGNERR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXPRBSLOCKED,
  RXPRGDIVRESETDONE,
  RXRATEDONE,
  RXRECCLKOUT,
  RXRESETDONE,
  RXSLIDERDY,
  RXSLIPDONE,
  RXSLIPOUTCLKRDY,
  RXSLIPPMARDY,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  SCANOUT,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDCCDONE,
  TXDLYSRESETDONE,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXPRGDIVRESETDONE,
  TXRATEDONE,
  TXRESETDONE,
  TXSYNCDONE,
  TXSYNCOUT,
  CDRSTEPDIR,
  CDRSTEPSQ,
  CDRSTEPSX,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  ELPCALDVORWREN,
  ELPCALPAORWREN,
  EVODDPHICALDONE,
  EVODDPHICALSTART,
  EVODDPHIDRDEN,
  EVODDPHIDWREN,
  EVODDPHIXRDEN,
  EVODDPHIXWREN,
  EYESCANMODE,
  EYESCANRESET,
  EYESCANTRIGGER,
  GTGREFCLK,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRESETSEL,
  GTRSVD,
  GTRXRESET,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  GTYRXN,
  GTYRXP,
  LOOPBACK,
  LOOPRSVD,
  LPBKRXTXSEREN,
  LPBKTXRXSEREN,
  PCIEEQRXEQADAPTDONE,
  PCIERSTIDLE,
  PCIERSTTXSYNCSTART,
  PCIEUSERRATEDONE,
  PCSRSVDIN,
  PCSRSVDIN2,
  PMARSVDIN,
  PMASCANCLK0,
  PMASCANCLK1,
  PMASCANCLK2,
  PMASCANCLK3,
  PMASCANCLK4,
  PMASCANCLK5,
  PMASCANENB,
  PMASCANIN,
  PMASCANMODEB,
  PMASCANRSTEN,
  QPLL0CLK,
  QPLL0REFCLK,
  QPLL1CLK,
  QPLL1REFCLK,
  RESETOVRD,
  RSTCLKENTX,
  RX8B10BEN,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCDRRESETRSV,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCKCALRESET,
  RXCOMMADETEN,
  RXDCCFORCESTART,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFETAP10HOLD,
  RXDFETAP10OVRDEN,
  RXDFETAP11HOLD,
  RXDFETAP11OVRDEN,
  RXDFETAP12HOLD,
  RXDFETAP12OVRDEN,
  RXDFETAP13HOLD,
  RXDFETAP13OVRDEN,
  RXDFETAP14HOLD,
  RXDFETAP14OVRDEN,
  RXDFETAP15HOLD,
  RXDFETAP15OVRDEN,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFETAP6HOLD,
  RXDFETAP6OVRDEN,
  RXDFETAP7HOLD,
  RXDFETAP7OVRDEN,
  RXDFETAP8HOLD,
  RXDFETAP8OVRDEN,
  RXDFETAP9HOLD,
  RXDFETAP9OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEVSEN,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXELECIDLEMODE,
  RXGEARBOXSLIP,
  RXLATCLK,
  RXLPMEN,
  RXLPMGCHOLD,
  RXLPMGCOVRDEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXLPMOSHOLD,
  RXLPMOSOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSINTCFG,
  RXOSINTEN,
  RXOSINTHOLD,
  RXOSINTOVRDEN,
  RXOSINTSTROBE,
  RXOSINTTESTOVRDEN,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPHOVRDEN,
  RXPLLCLKSEL,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXPROGDIVRESET,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSLIPOUTCLK,
  RXSLIPPMA,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SARCCLK,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  SIGVALIDCLK,
  TSTCLK0,
  TSTCLK1,
  TSTIN,
  TSTPD,
  TSTPDOVRDB,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXBUFDIFFCTRL,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXCTRL0,
  TXCTRL1,
  TXCTRL2,
  TXDATA,
  TXDATAEXTENDRSVD,
  TXDCCFORCESTART,
  TXDCCRESET,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDIFFPD,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXELFORCESTART,
  TXHEADER,
  TXINHIBIT,
  TXLATCLK,
  TXMAINCURSOR,
  TXMARGIN,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPLLCLKSEL,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPROGDIVRESET,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [15:0] ADAPT_CFG0 = 16'h9200;
  parameter [15:0] ADAPT_CFG1 = 16'h801C;
  parameter [15:0] ADAPT_CFG2 = 16'b0000000000000000;
  parameter [0:0] AEN_CDRSTEPSEL = 1'b0;
  parameter [0:0] AEN_CPLL = 1'b0;
  parameter [0:0] AEN_ELPCAL = 1'b0;
  parameter [0:0] AEN_EYESCAN = 1'b1;
  parameter [0:0] AEN_LOOPBACK = 1'b0;
  parameter [0:0] AEN_MASTER = 1'b0;
  parameter [0:0] AEN_MUXDCD = 1'b0;
  parameter [0:0] AEN_PD_AND_EIDLE = 1'b0;
  parameter [0:0] AEN_POLARITY = 1'b0;
  parameter [0:0] AEN_PRBS = 1'b0;
  parameter [0:0] AEN_RESET = 1'b0;
  parameter [0:0] AEN_RXCDR = 1'b0;
  parameter [0:0] AEN_RXDFE = 1'b0;
  parameter [0:0] AEN_RXDFELPM = 1'b0;
  parameter [0:0] AEN_RXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_RXPHDLY = 1'b0;
  parameter [0:0] AEN_RXPLLCLK_SEL = 1'b0;
  parameter [0:0] AEN_RXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXPHDLY = 1'b0;
  parameter [0:0] AEN_TXPI_PPM = 1'b0;
  parameter [0:0] AEN_TXPLLCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TX_DRIVE_MODE = 1'b0;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [15:0] AMONITOR_CFG = 16'h0000;
  parameter [0:0] AUTO_BW_SEL_BYPASS = 1'b0;
  parameter [0:0] A_AFECFOKEN = 1'b0;
  parameter [0:0] A_CPLLLOCKEN = 1'b0;
  parameter [0:0] A_CPLLPD = 1'b0;
  parameter [0:0] A_CPLLRESET = 1'b0;
  parameter [5:0] A_DFECFOKFCDAC = 6'b000000;
  parameter [3:0] A_DFECFOKFCNUM = 4'b0000;
  parameter [0:0] A_DFECFOKFPULSE = 1'b0;
  parameter [0:0] A_DFECFOKHOLD = 1'b0;
  parameter [0:0] A_DFECFOKOVREN = 1'b0;
  parameter [0:0] A_ELPCALDVORWREN = 1'b0;
  parameter [0:0] A_ELPCALPAORWREN = 1'b0;
  parameter [0:0] A_EYESCANMODE = 1'b0;
  parameter [0:0] A_EYESCANRESET = 1'b0;
  parameter [0:0] A_GTRESETSEL = 1'b0;
  parameter [0:0] A_GTRXRESET = 1'b0;
  parameter [0:0] A_GTTXRESET = 1'b0;
  parameter A_LOOPBACK = "NoLoopBack";
  parameter [0:0] A_LPMGCHOLD = 1'b0;
  parameter [0:0] A_LPMGCOVREN = 1'b0;
  parameter [0:0] A_LPMOSHOLD = 1'b0;
  parameter [0:0] A_LPMOSOVREN = 1'b0;
  parameter [0:0] A_MUXDCDEXHOLD = 1'b0;
  parameter [0:0] A_MUXDCDORWREN = 1'b0;
  parameter [0:0] A_RXBUFRESET = 1'b0;
  parameter [0:0] A_RXCDRFREQRESET = 1'b0;
  parameter [0:0] A_RXCDRHOLD = 1'b0;
  parameter [0:0] A_RXCDROVRDEN = 1'b0;
  parameter [0:0] A_RXCDRRESET = 1'b0;
  parameter [0:0] A_RXDFEAGCHOLD = 1'b0;
  parameter [0:0] A_RXDFEAGCOVRDEN = 1'b0;
  parameter [0:0] A_RXDFECFOKFEN = 1'b0;
  parameter [0:0] A_RXDFELFHOLD = 1'b0;
  parameter [0:0] A_RXDFELFOVRDEN = 1'b0;
  parameter [0:0] A_RXDFELPMRESET = 1'b0;
  parameter [0:0] A_RXDFETAP10HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP10OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP11HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP11OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP12HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP12OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP13HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP13OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP14HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP14OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP15HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP15OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP2HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP2OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP3HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP3OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP4HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP4OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP5HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP5OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP6HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP6OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP7HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP7OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP8HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP8OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP9HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP9OVRDEN = 1'b0;
  parameter [0:0] A_RXDFEUTHOLD = 1'b0;
  parameter [0:0] A_RXDFEUTOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEVPHOLD = 1'b0;
  parameter [0:0] A_RXDFEVPOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEVSEN = 1'b0;
  parameter [0:0] A_RXDFEXYDEN = 1'b0;
  parameter [0:0] A_RXDLYBYPASS = 1'b0;
  parameter [0:0] A_RXDLYEN = 1'b0;
  parameter [0:0] A_RXDLYOVRDEN = 1'b0;
  parameter [0:0] A_RXDLYSRESET = 1'b0;
  parameter [0:0] A_RXLPMEN = 1'b0;
  parameter [0:0] A_RXLPMHFHOLD = 1'b0;
  parameter [0:0] A_RXLPMHFOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMLFHOLD = 1'b0;
  parameter [0:0] A_RXLPMLFKLOVRDEN = 1'b0;
  parameter [1:0] A_RXMONITORSEL = 2'b00;
  parameter [0:0] A_RXOOBRESET = 1'b0;
  parameter [0:0] A_RXOSCALRESET = 1'b0;
  parameter [0:0] A_RXOSHOLD = 1'b0;
  parameter [0:0] A_RXOSOVRDEN = 1'b0;
  parameter A_RXOUTCLKSEL = "Disabled";
  parameter [0:0] A_RXPCSRESET = 1'b0;
  parameter A_RXPD = "P0";
  parameter [0:0] A_RXPHALIGN = 1'b0;
  parameter [0:0] A_RXPHALIGNEN = 1'b0;
  parameter [0:0] A_RXPHDLYPD = 1'b0;
  parameter [0:0] A_RXPHDLYRESET = 1'b0;
  parameter [0:0] A_RXPHOVRDEN = 1'b0;
  parameter A_RXPLLCLKSEL = "CPLLCLK";
  parameter [0:0] A_RXPMARESET = 1'b0;
  parameter [0:0] A_RXPOLARITY = 1'b0;
  parameter [0:0] A_RXPRBSCNTRESET = 1'b0;
  parameter A_RXPRBSSEL = "PRBS7";
  parameter [0:0] A_RXPROGDIVRESET = 1'b0;
  parameter A_RXSYSCLKSEL = "CPLLREFCLK";
  parameter [2:0] A_TXBUFDIFFCTRL = 3'b100;
  parameter [0:0] A_TXDEEMPH = 1'b0;
  parameter [4:0] A_TXDIFFCTRL = 5'b01100;
  parameter [0:0] A_TXDLYBYPASS = 1'b0;
  parameter [0:0] A_TXDLYEN = 1'b0;
  parameter [0:0] A_TXDLYOVRDEN = 1'b0;
  parameter [0:0] A_TXDLYSRESET = 1'b0;
  parameter [0:0] A_TXELECIDLE = 1'b0;
  parameter [0:0] A_TXINHIBIT = 1'b0;
  parameter [6:0] A_TXMAINCURSOR = 7'b0000000;
  parameter [2:0] A_TXMARGIN = 3'b000;
  parameter A_TXOUTCLKSEL = "Disabled";
  parameter [0:0] A_TXPCSRESET = 1'b0;
  parameter A_TXPD = "P0";
  parameter [0:0] A_TXPHALIGN = 1'b0;
  parameter [0:0] A_TXPHALIGNEN = 1'b0;
  parameter [0:0] A_TXPHDLYPD = 1'b0;
  parameter [0:0] A_TXPHDLYRESET = 1'b0;
  parameter [0:0] A_TXPHINIT = 1'b0;
  parameter [0:0] A_TXPHOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMPD = 1'b0;
  parameter [0:0] A_TXPIPPMSEL = 1'b0;
  parameter A_TXPLLCLKSEL = "CPLLCLK";
  parameter [0:0] A_TXPMARESET = 1'b0;
  parameter [0:0] A_TXPOLARITY = 1'b0;
  parameter [4:0] A_TXPOSTCURSOR = 5'b00000;
  parameter [0:0] A_TXPRBSFORCEERR = 1'b0;
  parameter A_TXPRBSSEL = "PRBS7";
  parameter [4:0] A_TXPRECURSOR = 5'b00000;
  parameter [0:0] A_TXPROGDIVRESET = 1'b0;
  parameter [0:0] A_TXSWING = 1'b0;
  parameter A_TXSYSCLKSEL = "CPLLREFCLK";
  parameter [0:0] CAPBYPASS_FORCE = 1'b0;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [0:0] CDR_SWAP_MODE_EN = 1'b0;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 2;
  parameter [15:0] CH_HSPMUX = 16'h0000;
  parameter [15:0] CKCAL1_CFG_0 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_1 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_0 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_1 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_4 = 16'b0000000000000000;
  parameter [15:0] CKCAL_RSVD0 = 16'h4000;
  parameter [15:0] CKCAL_RSVD1 = 16'h0000;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 2;
  parameter [15:0] CPLL_CFG0 = 16'h20FA;
  parameter [15:0] CPLL_CFG1 = 16'h24AA;
  parameter [15:0] CPLL_CFG2 = 16'hF007;
  parameter [5:0] CPLL_CFG3 = 6'h00;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 4;
  parameter [15:0] CPLL_INIT_CFG0 = 16'h001E;
  parameter [7:0] CPLL_INIT_CFG1 = 8'h00;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter [2:0] CTLE3_OCAP_EXT_CTRL = 3'b000;
  parameter [0:0] CTLE3_OCAP_EXT_EN = 1'b0;
  parameter [1:0] DDI_CTRL = 2'b00;
  parameter integer DDI_REALIGN_WAIT = 15;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [0:0] DFE_D_X_REL_POS = 1'b0;
  parameter [0:0] DFE_VCM_COMP_EN = 1'b0;
  parameter [9:0] DMONITOR_CFG0 = 10'h000;
  parameter [7:0] DMONITOR_CFG1 = 8'h00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h000;
  parameter [9:0] ES_PMA_CFG = 10'b0000000000;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [15:0] ES_QUALIFIER0 = 16'h0000;
  parameter [15:0] ES_QUALIFIER1 = 16'h0000;
  parameter [15:0] ES_QUALIFIER2 = 16'h0000;
  parameter [15:0] ES_QUALIFIER3 = 16'h0000;
  parameter [15:0] ES_QUALIFIER4 = 16'h0000;
  parameter [15:0] ES_QUALIFIER5 = 16'h0000;
  parameter [15:0] ES_QUALIFIER6 = 16'h0000;
  parameter [15:0] ES_QUALIFIER7 = 16'h0000;
  parameter [15:0] ES_QUALIFIER8 = 16'h0000;
  parameter [15:0] ES_QUALIFIER9 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK0 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK1 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK2 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK3 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK4 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK5 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK6 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK7 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK8 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK9 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK0 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK1 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK2 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK3 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK4 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK5 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK6 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK7 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK8 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK9 = 16'h0000;
  parameter [10:0] EVODD_PHI_CFG = 11'b00000000000;
  parameter [0:0] EYE_SCAN_SWAP_EN = 1'b0;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [4:0] GEARBOX_MODE = 5'b00000;
  parameter GEN_RXUSRCLK = "TRUE";
  parameter GEN_TXUSRCLK = "TRUE";
  parameter [0:0] GM_BIAS_SELECT = 1'b0;
  parameter [0:0] GT_INSTANTIATED = 1'b1;
  parameter [0:0] ISCAN_CK_PH_SEL2 = 1'b0;
  parameter [0:0] LOCAL_MASTER = 1'b0;
  parameter [15:0] LOOP0_CFG = 16'h0000;
  parameter [15:0] LOOP10_CFG = 16'h0000;
  parameter [15:0] LOOP11_CFG = 16'h0000;
  parameter [15:0] LOOP12_CFG = 16'h0000;
  parameter [15:0] LOOP13_CFG = 16'h0000;
  parameter [15:0] LOOP1_CFG = 16'h0000;
  parameter [15:0] LOOP2_CFG = 16'h0000;
  parameter [15:0] LOOP3_CFG = 16'h0000;
  parameter [15:0] LOOP4_CFG = 16'h0000;
  parameter [15:0] LOOP5_CFG = 16'h0000;
  parameter [15:0] LOOP6_CFG = 16'h0000;
  parameter [15:0] LOOP7_CFG = 16'h0000;
  parameter [15:0] LOOP8_CFG = 16'h0000;
  parameter [15:0] LOOP9_CFG = 16'h0000;
  parameter [2:0] LPBK_BIAS_CTRL = 3'b000;
  parameter [0:0] LPBK_EN_RCAL_B = 1'b0;
  parameter [3:0] LPBK_EXT_RCAL = 4'b0000;
  parameter [3:0] LPBK_RG_CTRL = 4'b0000;
  parameter [1:0] OOBDIVCTL = 2'b00;
  parameter [0:0] OOB_PWRUP = 1'b0;
  parameter PCI3_AUTO_REALIGN = "FRST_SMPL";
  parameter [0:0] PCI3_PIPE_RX_ELECIDLE = 1'b1;
  parameter [1:0] PCI3_RX_ASYNC_EBUF_BYPASS = 2'b00;
  parameter [0:0] PCI3_RX_ELECIDLE_EI2_ENABLE = 1'b0;
  parameter [5:0] PCI3_RX_ELECIDLE_H2L_COUNT = 6'b000000;
  parameter [2:0] PCI3_RX_ELECIDLE_H2L_DISABLE = 3'b000;
  parameter [5:0] PCI3_RX_ELECIDLE_HI_COUNT = 6'b000000;
  parameter [0:0] PCI3_RX_ELECIDLE_LP4_DISABLE = 1'b0;
  parameter [0:0] PCI3_RX_FIFO_DISABLE = 1'b0;
  parameter [15:0] PCIE_BUFG_DIV_CTRL = 16'h0000;
  parameter [15:0] PCIE_RXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_RXPMA_CFG = 16'h0000;
  parameter [15:0] PCIE_TXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_TXPMA_CFG = 16'h0000;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [15:0] PCS_RSVD0 = 16'b0000000000000000;
  parameter [2:0] PCS_RSVD1 = 3'b000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter [1:0] PLL_SEL_MODE_GEN12 = 2'h0;
  parameter [1:0] PLL_SEL_MODE_GEN3 = 2'h0;
  parameter [15:0] PMA_RSV0 = 16'h00E0;
  parameter [15:0] PMA_RSV1 = 16'h000A;
  parameter integer PREIQ_FREQ_BST = 0;
  parameter [2:0] PROCESS_PAR = 3'b010;
  parameter [0:0] RATE_SW_USE_DRP = 1'b0;
  parameter [0:0] RESET_POWERSAVE_DISABLE = 1'b0;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 0;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b00001;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [15:0] RXCDR_CFG0 = 16'h0000;
  parameter [15:0] RXCDR_CFG0_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG1 = 16'h0300;
  parameter [15:0] RXCDR_CFG1_GEN3 = 16'h0300;
  parameter [15:0] RXCDR_CFG2 = 16'h0060;
  parameter [15:0] RXCDR_CFG2_GEN3 = 16'h0060;
  parameter [15:0] RXCDR_CFG3 = 16'h0000;
  parameter [15:0] RXCDR_CFG3_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG4 = 16'h0002;
  parameter [15:0] RXCDR_CFG4_GEN3 = 16'h0002;
  parameter [15:0] RXCDR_CFG5 = 16'h0000;
  parameter [15:0] RXCDR_CFG5_GEN3 = 16'h0000;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [15:0] RXCDR_LOCK_CFG0 = 16'h0001;
  parameter [15:0] RXCDR_LOCK_CFG1 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG2 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG3 = 16'h0000;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [1:0] RXCFOKDONE_SRC = 2'b00;
  parameter [15:0] RXCFOK_CFG0 = 16'h3E00;
  parameter [15:0] RXCFOK_CFG1 = 16'h0042;
  parameter [15:0] RXCFOK_CFG2 = 16'h002D;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDFELPM_KL_CFG0 = 16'h0000;
  parameter [15:0] RXDFELPM_KL_CFG1 = 16'h0022;
  parameter [15:0] RXDFELPM_KL_CFG2 = 16'h0100;
  parameter [15:0] RXDFE_CFG0 = 16'h4C00;
  parameter [15:0] RXDFE_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG0 = 16'h1E00;
  parameter [15:0] RXDFE_GC_CFG1 = 16'h1900;
  parameter [15:0] RXDFE_GC_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H3_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H3_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H4_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H4_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_H5_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H5_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H6_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H6_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H7_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H7_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H8_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H8_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H9_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H9_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HA_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HA_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HB_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HB_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HC_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HD_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HD_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HE_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HE_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HF_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HF_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_OS_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_OS_CFG1 = 16'h0200;
  parameter [0:0] RXDFE_PWR_SAVING = 1'b0;
  parameter [15:0] RXDFE_UT_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_UT_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_VP_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_VP_CFG1 = 16'h0022;
  parameter [15:0] RXDLY_CFG = 16'h001F;
  parameter [15:0] RXDLY_LCFG = 16'h0030;
  parameter RXELECIDLE_CFG = "SIGCFG_4";
  parameter integer RXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [15:0] RXLPM_CFG = 16'h0000;
  parameter [15:0] RXLPM_GC_CFG = 16'h0200;
  parameter [15:0] RXLPM_KH_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_KH_CFG1 = 16'h0002;
  parameter [15:0] RXLPM_OS_CFG0 = 16'h0400;
  parameter [15:0] RXLPM_OS_CFG1 = 16'h0000;
  parameter [8:0] RXOOB_CFG = 9'b000000110;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter integer RXOUT_DIV = 4;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [15:0] RXPHBEACON_CFG = 16'h0000;
  parameter [15:0] RXPHDLY_CFG = 16'h2020;
  parameter [15:0] RXPHSAMP_CFG = 16'h2100;
  parameter [15:0] RXPHSLIP_CFG = 16'h9933;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [0:0] RXPI_AUTO_BW_SEL_BYPASS = 1'b0;
  parameter [15:0] RXPI_CFG = 16'h0100;
  parameter [0:0] RXPI_LPM = 1'b0;
  parameter [15:0] RXPI_RSV0 = 16'h0000;
  parameter [1:0] RXPI_SEL_LC = 2'b00;
  parameter [1:0] RXPI_STARTCODE = 2'b00;
  parameter [0:0] RXPI_VREFSEL = 1'b0;
  parameter RXPLL_SEL = "CPLL";
  parameter RXPMACLK_SEL = "DATA";
  parameter [4:0] RXPMARESET_TIME = 5'b00001;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXPRBS_LINKACQ_CNT = 15;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [0:0] RX_AFE_CM_EN = 1'b0;
  parameter [15:0] RX_BIAS_CFG0 = 16'h1534;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter [0:0] RX_CAPFF_SARC_ENB = 1'b0;
  parameter integer RX_CLK25_DIV = 8;
  parameter [0:0] RX_CLKMUX_EN = 1'b1;
  parameter [4:0] RX_CLK_SLIP_OVRD = 5'b00000;
  parameter [3:0] RX_CM_BUF_CFG = 4'b1010;
  parameter [0:0] RX_CM_BUF_PD = 1'b0;
  parameter integer RX_CM_SEL = 3;
  parameter integer RX_CM_TRIM = 10;
  parameter [0:0] RX_CTLE1_KHKL = 1'b0;
  parameter [0:0] RX_CTLE2_KHKL = 1'b0;
  parameter [0:0] RX_CTLE3_AGC = 1'b0;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [2:0] RX_DEGEN_CTRL = 3'b011;
  parameter integer RX_DFELPM_CFG0 = 0;
  parameter [0:0] RX_DFELPM_CFG1 = 1'b1;
  parameter [0:0] RX_DFELPM_KLKH_AGC_STUP_EN = 1'b1;
  parameter [1:0] RX_DFE_AGC_CFG0 = 2'b00;
  parameter integer RX_DFE_AGC_CFG1 = 2;
  parameter integer RX_DFE_KL_LPM_KH_CFG0 = 1;
  parameter integer RX_DFE_KL_LPM_KH_CFG1 = 2;
  parameter [1:0] RX_DFE_KL_LPM_KL_CFG0 = 2'b01;
  parameter [2:0] RX_DFE_KL_LPM_KL_CFG1 = 3'b010;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter [0:0] RX_DIV2_MODE_B = 1'b0;
  parameter [4:0] RX_DIVRESET_TIME = 5'b00001;
  parameter [0:0] RX_EN_CTLE_RCAL_B = 1'b0;
  parameter [0:0] RX_EN_HI_LR = 1'b0;
  parameter [8:0] RX_EXT_RL_CTRL = 9'b000000000;
  parameter [6:0] RX_EYESCAN_VS_CODE = 7'b0000000;
  parameter [0:0] RX_EYESCAN_VS_NEG_DIR = 1'b0;
  parameter [1:0] RX_EYESCAN_VS_RANGE = 2'b00;
  parameter [0:0] RX_EYESCAN_VS_UT_SIGN = 1'b0;
  parameter [0:0] RX_FABINT_USRCLK_FLOP = 1'b0;
  parameter integer RX_INT_DATAWIDTH = 1;
  parameter [0:0] RX_PMA_POWER_SAVE = 1'b0;
  parameter real RX_PROGDIV_CFG = 0.0;
  parameter [15:0] RX_PROGDIV_RATE = 16'h0001;
  parameter [3:0] RX_RESLOAD_CTRL = 4'b0000;
  parameter [0:0] RX_RESLOAD_OVRD = 1'b0;
  parameter [2:0] RX_SAMPLE_PERIOD = 3'b101;
  parameter integer RX_SIG_VALID_DLY = 11;
  parameter [0:0] RX_SUM_DFETAPREP_EN = 1'b0;
  parameter [3:0] RX_SUM_IREF_TUNE = 4'b0000;
  parameter [3:0] RX_SUM_VCMTUNE = 4'b1000;
  parameter [0:0] RX_SUM_VCM_OVWR = 1'b0;
  parameter [2:0] RX_SUM_VREF_TUNE = 3'b100;
  parameter [1:0] RX_TUNE_AFE_OS = 2'b00;
  parameter [2:0] RX_VREG_CTRL = 3'b101;
  parameter [0:0] RX_VREG_PDB = 1'b1;
  parameter [1:0] RX_WIDEMODE_CDR = 2'b01;
  parameter RX_XCLK_SEL = "RXDES";
  parameter [0:0] RX_XMODE_SEL = 1'b0;
  parameter integer SAS_MAX_COM = 64;
  parameter integer SAS_MIN_COM = 36;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter integer SATA_MAX_BURST = 8;
  parameter integer SATA_MAX_INIT = 21;
  parameter integer SATA_MAX_WAKE = 7;
  parameter integer SATA_MIN_BURST = 4;
  parameter integer SATA_MIN_INIT = 12;
  parameter integer SATA_MIN_WAKE = 4;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter SIM_MODE = "FAST";
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter [0:0] SIM_TX_EIDLE_DRIVE_LEVEL = 1'b0;
  parameter integer SIM_VERSION = 2;
  parameter [1:0] TAPDLY_SET_TX = 2'h0;
  parameter [3:0] TEMPERATURE_PAR = 4'b0010;
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [7:0] TST_RSV0 = 8'h00;
  parameter [7:0] TST_RSV1 = 8'h00;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h001F;
  parameter [15:0] TXDLY_LCFG = 16'h0030;
  parameter TXFIFO_ADDR_CFG = "LOW";
  parameter integer TXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter TXGEARBOX_EN = "FALSE";
  parameter [0:0] TXOUTCLKPCS_SEL = 1'b0;
  parameter integer TXOUT_DIV = 4;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [15:0] TXPHDLY_CFG0 = 16'h2020;
  parameter [15:0] TXPHDLY_CFG1 = 16'h0001;
  parameter [15:0] TXPH_CFG = 16'h0123;
  parameter [15:0] TXPH_CFG2 = 16'h0000;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter [1:0] TXPI_CFG0 = 2'b00;
  parameter [1:0] TXPI_CFG1 = 2'b00;
  parameter [1:0] TXPI_CFG2 = 2'b00;
  parameter [0:0] TXPI_CFG3 = 1'b0;
  parameter [0:0] TXPI_CFG4 = 1'b1;
  parameter [2:0] TXPI_CFG5 = 3'b000;
  parameter [0:0] TXPI_GRAY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter [0:0] TXPI_LPM = 1'b0;
  parameter TXPI_PPMCLK_SEL = "TXUSRCLK2";
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [15:0] TXPI_RSV0 = 16'h0000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter [0:0] TXPI_VREFSEL = 1'b0;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 8;
  parameter [0:0] TX_CLKMUX_EN = 1'b1;
  parameter [0:0] TX_CLKREG_PDB = 1'b0;
  parameter [2:0] TX_CLKREG_SET = 3'b000;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [5:0] TX_DCD_CFG = 6'b000010;
  parameter [0:0] TX_DCD_EN = 1'b0;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter [4:0] TX_DIVRESET_TIME = 5'b00001;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter integer TX_DRVMUX_CTRL = 2;
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter [0:0] TX_EML_PHI_TUNE = 1'b0;
  parameter [0:0] TX_FABINT_USRCLK_FLOP = 1'b0;
  parameter [0:0] TX_FIFO_BYP_EN = 1'b0;
  parameter [0:0] TX_IDLE_DATA_ZERO = 1'b0;
  parameter integer TX_INT_DATAWIDTH = 1;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [2:0] TX_MODE_SEL = 3'b000;
  parameter [15:0] TX_PHICAL_CFG0 = 16'h0000;
  parameter [15:0] TX_PHICAL_CFG1 = 16'h7E00;
  parameter [15:0] TX_PHICAL_CFG2 = 16'h0000;
  parameter integer TX_PI_BIASSET = 0;
  parameter [15:0] TX_PI_CFG0 = 16'h0000;
  parameter [15:0] TX_PI_CFG1 = 16'h0000;
  parameter [0:0] TX_PI_DIV2_MODE_B = 1'b0;
  parameter [0:0] TX_PI_SEL_QPLL0 = 1'b0;
  parameter [0:0] TX_PI_SEL_QPLL1 = 1'b0;
  parameter [0:0] TX_PMADATA_OPT = 1'b0;
  parameter [0:0] TX_PMA_POWER_SAVE = 1'b0;
  parameter integer TX_PREDRV_CTRL = 2;
  parameter TX_PROGCLK_SEL = "POSTPI";
  parameter real TX_PROGDIV_CFG = 0.0;
  parameter [15:0] TX_PROGDIV_RATE = 16'h0001;
  parameter [13:0] TX_RXDETECT_CFG = 14'h0032;
  parameter integer TX_RXDETECT_REF = 3;
  parameter [2:0] TX_SAMPLE_PERIOD = 3'b101;
  parameter [0:0] TX_SARC_LPBK_ENB = 1'b0;
  parameter [9:0] TX_USERPATTERN_DATA0 = 10'b0101111100;
  parameter [9:0] TX_USERPATTERN_DATA1 = 10'b0101010101;
  parameter [9:0] TX_USERPATTERN_DATA2 = 10'b1010000011;
  parameter [9:0] TX_USERPATTERN_DATA3 = 10'b1010101010;
  parameter [9:0] TX_USERPATTERN_DATA4 = 10'b0101111100;
  parameter [9:0] TX_USERPATTERN_DATA5 = 10'b0101010101;
  parameter [9:0] TX_USERPATTERN_DATA6 = 10'b1010000011;
  parameter [9:0] TX_USERPATTERN_DATA7 = 10'b1010101010;
  parameter TX_XCLK_SEL = "TXOUT";
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTPOWERGOOD;
   output GTREFCLKMONITOR;
   output GTYTXN;
   output GTYTXP;
   output PCIERATEGEN3;
   output PCIERATEIDLE;
   output PCIESYNCTXSYNCDONE;
   output PCIEUSERGEN3RDY;
   output PCIEUSERPHYSTATUSRST;
   output PCIEUSERRATESTART;
   output PHYSTATUS;
   output RESETEXCEPTION;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCDRPHDONE;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCKCALDONE;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXOSINTDONE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPHALIGNERR;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXPRBSLOCKED;
   output RXPRGDIVRESETDONE;
   output RXRATEDONE;
   output RXRECCLKOUT;
   output RXRESETDONE;
   output RXSLIDERDY;
   output RXSLIPDONE;
   output RXSLIPOUTCLKRDY;
   output RXSLIPPMARDY;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDCCDONE;
   output TXDLYSRESETDONE;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXPRGDIVRESETDONE;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [11:0] PMASCANOUT;
   output [127:0] RXDATA;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [15:0] RXCTRL0;
   output [15:0] RXCTRL1;
   output [16:0] DMONITOROUT;
   output [18:0] SCANOUT;
   output [1:0] PCIERATEQPLLPD;
   output [1:0] PCIERATEQPLLRESET;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXHEADERVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] BUFGTCE;
   output [2:0] BUFGTCEMASK;
   output [2:0] BUFGTRESET;
   output [2:0] BUFGTRSTMASK;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXSTATUS;
   output [4:0] RXCHBONDO;
   output [5:0] RXHEADER;
   output [6:0] RXMONITOROUT;
   output [7:0] PINRSRVDAS;
   output [7:0] RXCTRL2;
   output [7:0] RXCTRL3;
   output [7:0] RXDATAEXTENDRSVD;
   output [8:0] BUFGTDIV;
   input CDRSTEPDIR;
   input CDRSTEPSQ;
   input CDRSTEPSX;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input ELPCALDVORWREN;
   input ELPCALPAORWREN;
   input EVODDPHICALDONE;
   input EVODDPHICALSTART;
   input EVODDPHIDRDEN;
   input EVODDPHIDWREN;
   input EVODDPHIXRDEN;
   input EVODDPHIXWREN;
   input EYESCANMODE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input GTGREFCLK;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRESETSEL;
   input GTRXRESET;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input GTYRXN;
   input GTYRXP;
   input LPBKRXTXSEREN;
   input LPBKTXRXSEREN;
   input PCIEEQRXEQADAPTDONE;
   input PCIERSTIDLE;
   input PCIERSTTXSYNCSTART;
   input PCIEUSERRATEDONE;
   input PMASCANCLK0;
   input PMASCANCLK1;
   input PMASCANCLK2;
   input PMASCANCLK3;
   input PMASCANCLK4;
   input PMASCANCLK5;
   input PMASCANENB;
   input PMASCANMODEB;
   input PMASCANRSTEN;
   input QPLL0CLK;
   input QPLL0REFCLK;
   input QPLL1CLK;
   input QPLL1REFCLK;
   input RESETOVRD;
   input RSTCLKENTX;
   input RX8B10BEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCDRRESETRSV;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCKCALRESET;
   input RXCOMMADETEN;
   input RXDCCFORCESTART;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFETAP10HOLD;
   input RXDFETAP10OVRDEN;
   input RXDFETAP11HOLD;
   input RXDFETAP11OVRDEN;
   input RXDFETAP12HOLD;
   input RXDFETAP12OVRDEN;
   input RXDFETAP13HOLD;
   input RXDFETAP13OVRDEN;
   input RXDFETAP14HOLD;
   input RXDFETAP14OVRDEN;
   input RXDFETAP15HOLD;
   input RXDFETAP15OVRDEN;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFETAP6HOLD;
   input RXDFETAP6OVRDEN;
   input RXDFETAP7HOLD;
   input RXDFETAP7OVRDEN;
   input RXDFETAP8HOLD;
   input RXDFETAP8OVRDEN;
   input RXDFETAP9HOLD;
   input RXDFETAP9OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEVSEN;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXGEARBOXSLIP;
   input RXLATCLK;
   input RXLPMEN;
   input RXLPMGCHOLD;
   input RXLPMGCOVRDEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXLPMOSHOLD;
   input RXLPMOSOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSINTEN;
   input RXOSINTHOLD;
   input RXOSINTOVRDEN;
   input RXOSINTSTROBE;
   input RXOSINTTESTOVRDEN;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPHOVRDEN;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXPROGDIVRESET;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSLIPOUTCLK;
   input RXSLIPPMA;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SARCCLK;
   input SCANCLK;
   input SCANENB;
   input SCANMODEB;
   input SIGVALIDCLK;
   input TSTCLK0;
   input TSTCLK1;
   input TSTPDOVRDB;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDCCFORCESTART;
   input TXDCCRESET;
   input TXDEEMPH;
   input TXDETECTRX;
   input TXDIFFPD;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXELFORCESTART;
   input TXINHIBIT;
   input TXLATCLK;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPRBSFORCEERR;
   input TXPROGDIVRESET;
   input TXRATEMODE;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [11:0] PMASCANIN;
   input [127:0] TXDATA;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] LOOPRSVD;
   input [15:0] PCSRSVDIN;
   input [15:0] TXCTRL0;
   input [15:0] TXCTRL1;
   input [18:0] SCANIN;
   input [19:0] TSTIN;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXPLLCLKSEL;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXPD;
   input [1:0] TXPLLCLKSEL;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXRATE;
   input [2:0] TXBUFDIFFCTRL;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXRATE;
   input [3:0] RXOSINTCFG;
   input [3:0] RXPRBSSEL;
   input [3:0] TXPRBSSEL;
   input [4:0] PCSRSVDIN2;
   input [4:0] PMARSVDIN;
   input [4:0] RXCHBONDI;
   input [4:0] TSTPD;
   input [4:0] TXDIFFCTRL;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [5:0] TXHEADER;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCTRL2;
   input [7:0] TXDATAEXTENDRSVD;
   input [9:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTYE3_COMMON_TEST (
  DRPDO,
  DRPRDY,
  PMARSVDOUT0,
  PMARSVDOUT1,
  PMASCANOUT,
  QPLL0FBCLKLOST,
  QPLL0LOCK,
  QPLL0OUTCLK,
  QPLL0OUTREFCLK,
  QPLL0REFCLKLOST,
  QPLL1FBCLKLOST,
  QPLL1LOCK,
  QPLL1OUTCLK,
  QPLL1OUTREFCLK,
  QPLL1REFCLKLOST,
  QPLLDMONITOR0,
  QPLLDMONITOR1,
  REFCLKOUTMONITOR0,
  REFCLKOUTMONITOR1,
  RXRECCLK0_SEL,
  RXRECCLK1_SEL,
  SARCCLK,
  SDM0FINALOUT,
  SDM0TESTDATA,
  SDM1FINALOUT,
  SDM1TESTDATA,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK0,
  GTGREFCLK1,
  GTNORTHREFCLK00,
  GTNORTHREFCLK01,
  GTNORTHREFCLK10,
  GTNORTHREFCLK11,
  GTREFCLK00,
  GTREFCLK01,
  GTREFCLK10,
  GTREFCLK11,
  GTSOUTHREFCLK00,
  GTSOUTHREFCLK01,
  GTSOUTHREFCLK10,
  GTSOUTHREFCLK11,
  PMARSVD0,
  PMARSVD1,
  PMASCANCLK,
  PMASCANENB,
  PMASCANIN,
  QDPMASCANMODEB,
  QDPMASCANRSTEN,
  QPLL0CLKRSVD0,
  QPLL0LOCKDETCLK,
  QPLL0LOCKEN,
  QPLL0PD,
  QPLL0REFCLKSEL,
  QPLL0RESET,
  QPLL1CLKRSVD0,
  QPLL1LOCKDETCLK,
  QPLL1LOCKEN,
  QPLL1PD,
  QPLL1REFCLKSEL,
  QPLL1RESET,
  QPLLRSVD1,
  QPLLRSVD2,
  QPLLRSVD3,
  QPLLRSVD4,
  RCALENB,
  RXRECCLK,
  SDM0DATA,
  SDM0RESET,
  SDM0WIDTH,
  SDM1DATA,
  SDM1RESET,
  SDM1WIDTH
);
  parameter [0:0] AEN_BGBS0 = 1'b0;
  parameter [0:0] AEN_BGBS1 = 1'b0;
  parameter [0:0] AEN_MASTER0 = 1'b0;
  parameter [0:0] AEN_MASTER1 = 1'b0;
  parameter [0:0] AEN_PD0 = 1'b0;
  parameter [0:0] AEN_PD1 = 1'b0;
  parameter [0:0] AEN_QPLL0 = 1'b0;
  parameter [0:0] AEN_QPLL1 = 1'b0;
  parameter [0:0] AEN_REFCLK0 = 1'b0;
  parameter [0:0] AEN_REFCLK1 = 1'b0;
  parameter [0:0] AEN_RESET0 = 1'b0;
  parameter [0:0] AEN_RESET1 = 1'b0;
  parameter [0:0] AEN_SDMDATA0 = 1'b0;
  parameter [0:0] AEN_SDMDATA1 = 1'b0;
  parameter [0:0] AEN_SDMRESET0 = 1'b0;
  parameter [0:0] AEN_SDMRESET1 = 1'b0;
  parameter [0:0] AEN_SDMWIDTH0 = 1'b0;
  parameter [0:0] AEN_SDMWIDTH1 = 1'b0;
  parameter [3:0] AQDMUXSEL1 = 4'b0000;
  parameter [3:0] AVCC_SENSE_SEL = 4'b0000;
  parameter [3:0] AVTT_SENSE_SEL = 4'b0000;
  parameter [0:0] A_BGMONITOREN = 1'b0;
  parameter [0:0] A_BGPD = 1'b0;
  parameter [0:0] A_GTREFCLKPD0 = 1'b0;
  parameter [0:0] A_GTREFCLKPD1 = 1'b0;
  parameter [0:0] A_QPLL0LOCKEN = 1'b0;
  parameter [0:0] A_QPLL0PD = 1'b0;
  parameter [0:0] A_QPLL0RESET = 1'b0;
  parameter [0:0] A_QPLL1LOCKEN = 1'b0;
  parameter [0:0] A_QPLL1PD = 1'b0;
  parameter [0:0] A_QPLL1RESET = 1'b0;
  parameter [15:0] A_SDM0DATA1_0 = 16'b0000000000000000;
  parameter [8:0] A_SDM0DATA1_1 = 9'b000000000;
  parameter [15:0] A_SDM1DATA1_0 = 16'b0000000000000000;
  parameter [8:0] A_SDM1DATA1_1 = 9'b000000000;
  parameter [0:0] A_SDMRESET0 = 1'b0;
  parameter [0:0] A_SDMRESET1 = 1'b0;
  parameter [15:0] BIAS_CFG0 = 16'h0000;
  parameter [15:0] BIAS_CFG1 = 16'h0000;
  parameter [15:0] BIAS_CFG2 = 16'h0000;
  parameter [15:0] BIAS_CFG3 = 16'h0000;
  parameter [15:0] BIAS_CFG4 = 16'h0000;
  parameter [9:0] BIAS_CFG_RSVD = 10'b0000000000;
  parameter [1:0] COMMON_AMUX_SEL0 = 2'b00;
  parameter [1:0] COMMON_AMUX_SEL1 = 2'b00;
  parameter [15:0] COMMON_CFG0 = 16'h0000;
  parameter [15:0] COMMON_CFG1 = 16'h0000;
  parameter [0:0] COMMON_INSTANTIATED = 1'b1;
  parameter [15:0] POR_CFG = 16'h0004;
  parameter [15:0] PPF0_CFG = 16'h0FFF;
  parameter [15:0] PPF1_CFG = 16'h0FFF;
  parameter QPLL0CLKOUT_RATE = "FULL";
  parameter [2:0] QPLL0_AMONITOR_SEL = 3'b000;
  parameter [15:0] QPLL0_CFG0 = 16'h301C;
  parameter [15:0] QPLL0_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL0_CFG2 = 16'h0780;
  parameter [15:0] QPLL0_CFG2_G3 = 16'h0780;
  parameter [15:0] QPLL0_CFG3 = 16'h0120;
  parameter [15:0] QPLL0_CFG4 = 16'h0021;
  parameter [9:0] QPLL0_CP = 10'b0000011111;
  parameter [9:0] QPLL0_CP_G3 = 10'b0000011111;
  parameter integer QPLL0_FBDIV = 66;
  parameter integer QPLL0_FBDIV_G3 = 80;
  parameter [15:0] QPLL0_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL0_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL0_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL0_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL0_LPF = 10'b1011111111;
  parameter [9:0] QPLL0_LPF_G3 = 10'b1111111111;
  parameter integer QPLL0_REFCLK_DIV = 2;
  parameter [15:0] QPLL0_SDM_CFG0 = 16'h0000;
  parameter [15:0] QPLL0_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_SDM_CFG2 = 16'h0000;
  parameter QPLL1CLKOUT_RATE = "FULL";
  parameter [2:0] QPLL1_AMONITOR_SEL = 3'b000;
  parameter [15:0] QPLL1_CFG0 = 16'h301C;
  parameter [15:0] QPLL1_CFG1 = 16'h0000;
  parameter [15:0] QPLL1_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL1_CFG2 = 16'h0780;
  parameter [15:0] QPLL1_CFG2_G3 = 16'h0780;
  parameter [15:0] QPLL1_CFG3 = 16'h0120;
  parameter [15:0] QPLL1_CFG4 = 16'h0021;
  parameter [9:0] QPLL1_CP = 10'b0000011111;
  parameter [9:0] QPLL1_CP_G3 = 10'b0000011111;
  parameter integer QPLL1_FBDIV = 66;
  parameter integer QPLL1_FBDIV_G3 = 80;
  parameter [15:0] QPLL1_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL1_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL1_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL1_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL1_LPF = 10'b1011111111;
  parameter [9:0] QPLL1_LPF_G3 = 10'b1111111111;
  parameter integer QPLL1_REFCLK_DIV = 2;
  parameter [15:0] QPLL1_SDM_CFG0 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG2 = 16'h0000;
  parameter [0:0] RCALSAP_TESTEN = 1'b0;
  parameter [0:0] RCAL_APROBE = 1'b0;
  parameter [0:0] REFCLK0_EN_DC_COUP = 1'b0;
  parameter [0:0] REFCLK0_VCM_HIGH = 1'b0;
  parameter [0:0] REFCLK0_VCM_LOW = 1'b0;
  parameter [0:0] REFCLK1_EN_DC_COUP = 1'b0;
  parameter [0:0] REFCLK1_VCM_HIGH = 1'b0;
  parameter [0:0] REFCLK1_VCM_LOW = 1'b0;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [15:0] RSVD_ATTR2 = 16'h0000;
  parameter [15:0] RSVD_ATTR3 = 16'h0000;
  parameter [1:0] RXRECCLKOUT0_SEL = 2'b00;
  parameter [1:0] RXRECCLKOUT1_SEL = 2'b00;
  parameter [0:0] SARC_EN = 1'b1;
  parameter [0:0] SARC_SEL = 1'b0;
  parameter [15:0] SDM0INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM0INITSEED0_1 = 9'b000000000;
  parameter [15:0] SDM1INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM1INITSEED0_1 = 9'b000000000;
  parameter SIM_MODE = "FAST";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter integer SIM_VERSION = 2;
  parameter [1:0] VCCAUX_SENSE_SEL = 2'b00;
   output DRPRDY;
   output QPLL0FBCLKLOST;
   output QPLL0LOCK;
   output QPLL0OUTCLK;
   output QPLL0OUTREFCLK;
   output QPLL0REFCLKLOST;
   output QPLL1FBCLKLOST;
   output QPLL1LOCK;
   output QPLL1OUTCLK;
   output QPLL1OUTREFCLK;
   output QPLL1REFCLKLOST;
   output REFCLKOUTMONITOR0;
   output REFCLKOUTMONITOR1;
   output [14:0] SDM0TESTDATA;
   output [14:0] SDM1TESTDATA;
   output [15:0] DRPDO;
   output [1:0] RXRECCLK0_SEL;
   output [1:0] RXRECCLK1_SEL;
   output [3:0] SARCCLK;
   output [3:0] SDM0FINALOUT;
   output [3:0] SDM1FINALOUT;
   output [7:0] PMARSVDOUT0;
   output [7:0] PMARSVDOUT1;
   output [7:0] PMASCANOUT;
   output [7:0] QPLLDMONITOR0;
   output [7:0] QPLLDMONITOR1;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK0;
   input GTGREFCLK1;
   input GTNORTHREFCLK00;
   input GTNORTHREFCLK01;
   input GTNORTHREFCLK10;
   input GTNORTHREFCLK11;
   input GTREFCLK00;
   input GTREFCLK01;
   input GTREFCLK10;
   input GTREFCLK11;
   input GTSOUTHREFCLK00;
   input GTSOUTHREFCLK01;
   input GTSOUTHREFCLK10;
   input GTSOUTHREFCLK11;
   input PMASCANENB;
   input QDPMASCANMODEB;
   input QDPMASCANRSTEN;
   input QPLL0CLKRSVD0;
   input QPLL0LOCKDETCLK;
   input QPLL0LOCKEN;
   input QPLL0PD;
   input QPLL0RESET;
   input QPLL1CLKRSVD0;
   input QPLL1LOCKDETCLK;
   input QPLL1LOCKEN;
   input QPLL1PD;
   input QPLL1RESET;
   input RCALENB;
   input SDM0RESET;
   input SDM1RESET;
   input [15:0] DRPDI;
   input [1:0] SDM0WIDTH;
   input [1:0] SDM1WIDTH;
   input [24:0] SDM0DATA;
   input [24:0] SDM1DATA;
   input [2:0] QPLL0REFCLKSEL;
   input [2:0] QPLL1REFCLKSEL;
   input [3:0] RXRECCLK;
   input [4:0] BGRCALOVRD;
   input [4:0] QPLLRSVD2;
   input [4:0] QPLLRSVD3;
   input [7:0] PMARSVD0;
   input [7:0] PMARSVD1;
   input [7:0] PMASCANCLK;
   input [7:0] PMASCANIN;
   input [7:0] QPLLRSVD1;
   input [7:0] QPLLRSVD4;
   input [9:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTYE4_CHANNEL_TEST (
  BUFGTCE,
  BUFGTCEMASK,
  BUFGTDIV,
  BUFGTRESET,
  BUFGTRSTMASK,
  CPLLFBCLKLOST,
  CPLLLOCK,
  CPLLREFCLKLOST,
  CSSDSTOPCLKDONE,
  DMONITOROUT,
  DMONITOROUTCLK,
  DRPDO,
  DRPRDY,
  EYESCANDATAERROR,
  GTPOWERGOOD,
  GTREFCLKMONITOR,
  GTYTXN,
  GTYTXP,
  PCIERATEGEN3,
  PCIERATEIDLE,
  PCIERATEQPLLPD,
  PCIERATEQPLLRESET,
  PCIESYNCTXSYNCDONE,
  PCIEUSERGEN3RDY,
  PCIEUSERPHYSTATUSRST,
  PCIEUSERRATESTART,
  PCSRSVDOUT,
  PHYSTATUS,
  PINRSRVDAS,
  PMASCANOUT,
  POWERPRESENT,
  RESETEXCEPTION,
  RXBUFSTATUS,
  RXBYTEISALIGNED,
  RXBYTEREALIGN,
  RXCDRLOCK,
  RXCDRPHDONE,
  RXCHANBONDSEQ,
  RXCHANISALIGNED,
  RXCHANREALIGN,
  RXCHBONDO,
  RXCKCALDONE,
  RXCLKCORCNT,
  RXCOMINITDET,
  RXCOMMADET,
  RXCOMSASDET,
  RXCOMWAKEDET,
  RXCTRL0,
  RXCTRL1,
  RXCTRL2,
  RXCTRL3,
  RXDATA,
  RXDATAEXTENDRSVD,
  RXDATAVALID,
  RXDLYSRESETDONE,
  RXELECIDLE,
  RXHEADER,
  RXHEADERVALID,
  RXLFPSTRESETDET,
  RXLFPSU2LPEXITDET,
  RXLFPSU3WAKEDET,
  RXMONITOROUT,
  RXOSINTDONE,
  RXOSINTSTARTED,
  RXOSINTSTROBEDONE,
  RXOSINTSTROBESTARTED,
  RXOUTCLK,
  RXOUTCLKFABRIC,
  RXOUTCLKPCS,
  RXPHALIGNDONE,
  RXPHALIGNERR,
  RXPMARESETDONE,
  RXPRBSERR,
  RXPRBSLOCKED,
  RXPRGDIVRESETDONE,
  RXRATEDONE,
  RXRECCLKOUT,
  RXRESETDONE,
  RXSLIDERDY,
  RXSLIPDONE,
  RXSLIPOUTCLKRDY,
  RXSLIPPMARDY,
  RXSTARTOFSEQ,
  RXSTATUS,
  RXSYNCDONE,
  RXSYNCOUT,
  RXVALID,
  SCANOUT,
  TXBUFSTATUS,
  TXCOMFINISH,
  TXDCCDONE,
  TXDLYSRESETDONE,
  TXOUTCLK,
  TXOUTCLKFABRIC,
  TXOUTCLKPCS,
  TXPHALIGNDONE,
  TXPHINITDONE,
  TXPMARESETDONE,
  TXPRGDIVRESETDONE,
  TXRATEDONE,
  TXRESETDONE,
  TXSYNCDONE,
  TXSYNCOUT,
  BSR_SERIAL,
  CDRSTEPDIR,
  CDRSTEPSQ,
  CDRSTEPSX,
  CFGRESET,
  CLKRSVD0,
  CLKRSVD1,
  CPLLFREQLOCK,
  CPLLLOCKDETCLK,
  CPLLLOCKEN,
  CPLLPD,
  CPLLREFCLKSEL,
  CPLLRESET,
  CSSDRSTB,
  CSSDSTOPCLK,
  DMONFIFORESET,
  DMONITORCLK,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPRST,
  DRPWE,
  EYESCANRESET,
  EYESCANTRIGGER,
  FREQOS,
  GTGREFCLK,
  GTNORTHREFCLK0,
  GTNORTHREFCLK1,
  GTREFCLK0,
  GTREFCLK1,
  GTRSVD,
  GTRXRESET,
  GTRXRESETSEL,
  GTSOUTHREFCLK0,
  GTSOUTHREFCLK1,
  GTTXRESET,
  GTTXRESETSEL,
  GTYRXN,
  GTYRXP,
  INCPCTRL,
  LOOPBACK,
  PCIEEQRXEQADAPTDONE,
  PCIERSTIDLE,
  PCIERSTTXSYNCSTART,
  PCIEUSERRATEDONE,
  PCSRSVDIN,
  PMASCANCLK0,
  PMASCANCLK1,
  PMASCANCLK2,
  PMASCANCLK3,
  PMASCANCLK4,
  PMASCANCLK5,
  PMASCANCLK6,
  PMASCANCLK7,
  PMASCANCLK8,
  PMASCANENB,
  PMASCANIN,
  PMASCANMODEB,
  PMASCANRSTEN,
  QPLL0CLK,
  QPLL0FREQLOCK,
  QPLL0REFCLK,
  QPLL1CLK,
  QPLL1FREQLOCK,
  QPLL1REFCLK,
  RESETOVRD,
  RX8B10BEN,
  RXAFECFOKEN,
  RXBUFRESET,
  RXCDRFREQRESET,
  RXCDRHOLD,
  RXCDROVRDEN,
  RXCDRRESET,
  RXCHBONDEN,
  RXCHBONDI,
  RXCHBONDLEVEL,
  RXCHBONDMASTER,
  RXCHBONDSLAVE,
  RXCKCALRESET,
  RXCKCALSTART,
  RXCOMMADETEN,
  RXDFEAGCHOLD,
  RXDFEAGCOVRDEN,
  RXDFECFOKFCNUM,
  RXDFECFOKFEN,
  RXDFECFOKFPULSE,
  RXDFECFOKHOLD,
  RXDFECFOKOVREN,
  RXDFEKHHOLD,
  RXDFEKHOVRDEN,
  RXDFELFHOLD,
  RXDFELFOVRDEN,
  RXDFELPMRESET,
  RXDFETAP10HOLD,
  RXDFETAP10OVRDEN,
  RXDFETAP11HOLD,
  RXDFETAP11OVRDEN,
  RXDFETAP12HOLD,
  RXDFETAP12OVRDEN,
  RXDFETAP13HOLD,
  RXDFETAP13OVRDEN,
  RXDFETAP14HOLD,
  RXDFETAP14OVRDEN,
  RXDFETAP15HOLD,
  RXDFETAP15OVRDEN,
  RXDFETAP2HOLD,
  RXDFETAP2OVRDEN,
  RXDFETAP3HOLD,
  RXDFETAP3OVRDEN,
  RXDFETAP4HOLD,
  RXDFETAP4OVRDEN,
  RXDFETAP5HOLD,
  RXDFETAP5OVRDEN,
  RXDFETAP6HOLD,
  RXDFETAP6OVRDEN,
  RXDFETAP7HOLD,
  RXDFETAP7OVRDEN,
  RXDFETAP8HOLD,
  RXDFETAP8OVRDEN,
  RXDFETAP9HOLD,
  RXDFETAP9OVRDEN,
  RXDFEUTHOLD,
  RXDFEUTOVRDEN,
  RXDFEVPHOLD,
  RXDFEVPOVRDEN,
  RXDFEXYDEN,
  RXDLYBYPASS,
  RXDLYEN,
  RXDLYOVRDEN,
  RXDLYSRESET,
  RXELECIDLEMODE,
  RXEQTRAINING,
  RXGEARBOXSLIP,
  RXLATCLK,
  RXLPMEN,
  RXLPMGCHOLD,
  RXLPMGCOVRDEN,
  RXLPMHFHOLD,
  RXLPMHFOVRDEN,
  RXLPMLFHOLD,
  RXLPMLFKLOVRDEN,
  RXLPMOSHOLD,
  RXLPMOSOVRDEN,
  RXMCOMMAALIGNEN,
  RXMONITORSEL,
  RXOOBRESET,
  RXOSCALRESET,
  RXOSHOLD,
  RXOSOVRDEN,
  RXOUTCLKSEL,
  RXPCOMMAALIGNEN,
  RXPCSRESET,
  RXPD,
  RXPHALIGN,
  RXPHALIGNEN,
  RXPHDLYPD,
  RXPHDLYRESET,
  RXPLLCLKSEL,
  RXPMARESET,
  RXPOLARITY,
  RXPRBSCNTRESET,
  RXPRBSSEL,
  RXPROGDIVRESET,
  RXRATE,
  RXRATEMODE,
  RXSLIDE,
  RXSLIPOUTCLK,
  RXSLIPPMA,
  RXSYNCALLIN,
  RXSYNCIN,
  RXSYNCMODE,
  RXSYSCLKSEL,
  RXTERMINATION,
  RXUSERRDY,
  RXUSRCLK,
  RXUSRCLK2,
  SARCCLK,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  SCANRSTB,
  SCANRSTEN,
  SIGVALIDCLK,
  TSTCLK0,
  TSTCLK1,
  TSTIN,
  TSTPD,
  TSTPDOVRDB,
  TX8B10BBYPASS,
  TX8B10BEN,
  TXCOMINIT,
  TXCOMSAS,
  TXCOMWAKE,
  TXCTRL0,
  TXCTRL1,
  TXCTRL2,
  TXDATA,
  TXDATAEXTENDRSVD,
  TXDCCFORCESTART,
  TXDCCRESET,
  TXDEEMPH,
  TXDETECTRX,
  TXDIFFCTRL,
  TXDLYBYPASS,
  TXDLYEN,
  TXDLYHOLD,
  TXDLYOVRDEN,
  TXDLYSRESET,
  TXDLYUPDOWN,
  TXELECIDLE,
  TXHEADER,
  TXINHIBIT,
  TXLATCLK,
  TXLFPSTRESET,
  TXLFPSU2LPEXIT,
  TXLFPSU3WAKE,
  TXMAINCURSOR,
  TXMARGIN,
  TXMUXDCDEXHOLD,
  TXMUXDCDORWREN,
  TXONESZEROS,
  TXOUTCLKSEL,
  TXPCSRESET,
  TXPD,
  TXPDELECIDLEMODE,
  TXPHALIGN,
  TXPHALIGNEN,
  TXPHDLYPD,
  TXPHDLYRESET,
  TXPHDLYTSTCLK,
  TXPHINIT,
  TXPHOVRDEN,
  TXPIPPMEN,
  TXPIPPMOVRDEN,
  TXPIPPMPD,
  TXPIPPMSEL,
  TXPIPPMSTEPSIZE,
  TXPISOPD,
  TXPLLCLKSEL,
  TXPMARESET,
  TXPOLARITY,
  TXPOSTCURSOR,
  TXPRBSFORCEERR,
  TXPRBSSEL,
  TXPRECURSOR,
  TXPROGDIVRESET,
  TXRATE,
  TXRATEMODE,
  TXSEQUENCE,
  TXSWING,
  TXSYNCALLIN,
  TXSYNCIN,
  TXSYNCMODE,
  TXSYSCLKSEL,
  TXUSERRDY,
  TXUSRCLK,
  TXUSRCLK2
);
  parameter [0:0] ACJTAG_DEBUG_MODE = 1'b0;
  parameter [0:0] ACJTAG_MODE = 1'b0;
  parameter [0:0] ACJTAG_RESET = 1'b0;
  parameter [15:0] ADAPT_CFG0 = 16'h9200;
  parameter [15:0] ADAPT_CFG1 = 16'h801C;
  parameter [15:0] ADAPT_CFG2 = 16'h0000;
  parameter [0:0] AEN_CDRSTEPSEL = 1'b0;
  parameter [0:0] AEN_CPLL = 1'b0;
  parameter [0:0] AEN_LOOPBACK = 1'b0;
  parameter [0:0] AEN_MASTER = 1'b0;
  parameter [0:0] AEN_PD_AND_EIDLE = 1'b0;
  parameter [0:0] AEN_POLARITY = 1'b0;
  parameter [0:0] AEN_PRBS = 1'b0;
  parameter [0:0] AEN_RESET = 1'b0;
  parameter [0:0] AEN_RXCDR = 1'b0;
  parameter [0:0] AEN_RXDFE = 1'b0;
  parameter [0:0] AEN_RXDFELPM = 1'b0;
  parameter [0:0] AEN_RXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_RXPHDLY = 1'b0;
  parameter [0:0] AEN_RXPLLCLK_SEL = 1'b0;
  parameter [0:0] AEN_RXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXMUXDCD = 1'b0;
  parameter [0:0] AEN_TXOUTCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXPHDLY = 1'b0;
  parameter [0:0] AEN_TXPI_PPM = 1'b0;
  parameter [0:0] AEN_TXPLLCLK_SEL = 1'b0;
  parameter [0:0] AEN_TXSYSCLK_SEL = 1'b0;
  parameter [0:0] AEN_TX_DRIVE_MODE = 1'b0;
  parameter ALIGN_COMMA_DOUBLE = "FALSE";
  parameter [9:0] ALIGN_COMMA_ENABLE = 10'b0001111111;
  parameter integer ALIGN_COMMA_WORD = 1;
  parameter ALIGN_MCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_MCOMMA_VALUE = 10'b1010000011;
  parameter ALIGN_PCOMMA_DET = "TRUE";
  parameter [9:0] ALIGN_PCOMMA_VALUE = 10'b0101111100;
  parameter [15:0] AMONITOR_CFG = 16'h0FC0;
  parameter [0:0] A_CPLLLOCKEN = 1'b0;
  parameter [0:0] A_CPLLPD = 1'b0;
  parameter [0:0] A_CPLLRESET = 1'b0;
  parameter [0:0] A_EYESCANRESET = 1'b0;
  parameter [0:0] A_GTRESETSEL = 1'b0;
  parameter [0:0] A_GTRXRESET = 1'b0;
  parameter [0:0] A_GTTXRESET = 1'b0;
  parameter A_LOOPBACK = "NOLOOPBACK";
  parameter [0:0] A_RXAFECFOKEN = 1'b1;
  parameter [0:0] A_RXBUFRESET = 1'b0;
  parameter [0:0] A_RXCDRFREQRESET = 1'b0;
  parameter [0:0] A_RXCDRHOLD = 1'b0;
  parameter [0:0] A_RXCDROVRDEN = 1'b0;
  parameter [0:0] A_RXCDRRESET = 1'b0;
  parameter [0:0] A_RXCKCALRESET = 1'b0;
  parameter [0:0] A_RXDFEAGCHOLD = 1'b0;
  parameter [0:0] A_RXDFEAGCOVRDEN = 1'b0;
  parameter [3:0] A_RXDFECFOKFCNUM = 4'b0000;
  parameter [0:0] A_RXDFECFOKFEN = 1'b0;
  parameter [0:0] A_RXDFECFOKFPULSE = 1'b0;
  parameter [0:0] A_RXDFECFOKHOLD = 1'b0;
  parameter [0:0] A_RXDFECFOKOVREN = 1'b0;
  parameter integer A_RXDFEKHHOLD = 0;
  parameter [0:0] A_RXDFEKHOVRDEN = 1'b0;
  parameter [0:0] A_RXDFELFHOLD = 1'b0;
  parameter [0:0] A_RXDFELFOVRDEN = 1'b0;
  parameter [0:0] A_RXDFELPMRESET = 1'b0;
  parameter [0:0] A_RXDFETAP10HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP10OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP11HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP11OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP12HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP12OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP13HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP13OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP14HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP14OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP15HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP15OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP2HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP2OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP3HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP3OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP4HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP4OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP5HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP5OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP6HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP6OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP7HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP7OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP8HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP8OVRDEN = 1'b0;
  parameter [0:0] A_RXDFETAP9HOLD = 1'b0;
  parameter [0:0] A_RXDFETAP9OVRDEN = 1'b0;
  parameter [0:0] A_RXDFEUTHOLD = 1'b0;
  parameter [0:0] A_RXDFEUTOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEVPHOLD = 1'b0;
  parameter [0:0] A_RXDFEVPOVRDEN = 1'b0;
  parameter [0:0] A_RXDFEXYDEN = 1'b0;
  parameter [0:0] A_RXDLYBYPASS = 1'b0;
  parameter [0:0] A_RXDLYEN = 1'b0;
  parameter [0:0] A_RXDLYOVRDEN = 1'b0;
  parameter [0:0] A_RXDLYSRESET = 1'b0;
  parameter [0:0] A_RXLPMEN = 1'b0;
  parameter [0:0] A_RXLPMGCHOLD = 1'b0;
  parameter [0:0] A_RXLPMGCOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMHFHOLD = 1'b0;
  parameter [0:0] A_RXLPMHFOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMLFHOLD = 1'b0;
  parameter [0:0] A_RXLPMLFKLOVRDEN = 1'b0;
  parameter [0:0] A_RXLPMOSHOLD = 1'b0;
  parameter [0:0] A_RXLPMOSOVRDEN = 1'b0;
  parameter [1:0] A_RXMONITORSEL = 2'b00;
  parameter [0:0] A_RXOOBRESET = 1'b0;
  parameter [0:0] A_RXOSCALRESET = 1'b0;
  parameter [0:0] A_RXOSHOLD = 1'b0;
  parameter [0:0] A_RXOSOVRDEN = 1'b0;
  parameter A_RXOUTCLKSEL = "DISABLED";
  parameter [0:0] A_RXPCSRESET = 1'b0;
  parameter A_RXPD = "P0";
  parameter [0:0] A_RXPHALIGN = 1'b0;
  parameter [0:0] A_RXPHALIGNEN = 1'b0;
  parameter [0:0] A_RXPHDLYPD = 1'b0;
  parameter [0:0] A_RXPHDLYRESET = 1'b0;
  parameter A_RXPLLCLKSEL = "QPLLCLK1";
  parameter [0:0] A_RXPMARESET = 1'b0;
  parameter [0:0] A_RXPOLARITY = 1'b0;
  parameter [0:0] A_RXPRBSCNTRESET = 1'b0;
  parameter A_RXPRBSSEL = "PRBS7";
  parameter [0:0] A_RXPROGDIVRESET = 1'b0;
  parameter A_RXSYSCLKSEL = "CPLLREFCLK";
  parameter [0:0] A_RXTERMINATION = 1'b1;
  parameter [2:0] A_TXBUFDIFFCTRL = 3'b100;
  parameter [0:0] A_TXDCCRESET = 1'b0;
  parameter [1:0] A_TXDEEMPH = 2'b00;
  parameter [4:0] A_TXDIFFCTRL = 5'b01100;
  parameter [0:0] A_TXDLYBYPASS = 1'b0;
  parameter [0:0] A_TXDLYEN = 1'b0;
  parameter [0:0] A_TXDLYOVRDEN = 1'b0;
  parameter [0:0] A_TXDLYSRESET = 1'b0;
  parameter [0:0] A_TXELECIDLE = 1'b0;
  parameter [0:0] A_TXINHIBIT = 1'b0;
  parameter [6:0] A_TXMAINCURSOR = 7'b0000000;
  parameter [2:0] A_TXMARGIN = 3'b000;
  parameter [0:0] A_TXMUXDCDEXHOLD = 1'b0;
  parameter [0:0] A_TXMUXDCDORWREN = 1'b0;
  parameter A_TXOUTCLKSEL = "DISABLED";
  parameter [0:0] A_TXPCSRESET = 1'b0;
  parameter A_TXPD = "P0";
  parameter [0:0] A_TXPHALIGN = 1'b0;
  parameter [0:0] A_TXPHALIGNEN = 1'b0;
  parameter [0:0] A_TXPHDLYPD = 1'b0;
  parameter [0:0] A_TXPHDLYRESET = 1'b0;
  parameter [0:0] A_TXPHINIT = 1'b0;
  parameter [0:0] A_TXPHOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMOVRDEN = 1'b0;
  parameter [0:0] A_TXPIPPMPD = 1'b0;
  parameter [0:0] A_TXPIPPMSEL = 1'b0;
  parameter A_TXPLLCLKSEL = "QPLLCLK1";
  parameter [0:0] A_TXPMARESET = 1'b0;
  parameter [0:0] A_TXPOLARITY = 1'b0;
  parameter [4:0] A_TXPOSTCURSOR = 5'b00000;
  parameter [0:0] A_TXPRBSFORCEERR = 1'b0;
  parameter A_TXPRBSSEL = "PRBS7";
  parameter [4:0] A_TXPRECURSOR = 5'b00000;
  parameter [0:0] A_TXPROGDIVRESET = 1'b0;
  parameter [0:0] A_TXRESETSEL = 1'b0;
  parameter [0:0] A_TXSWING = 1'b0;
  parameter A_TXSYSCLKSEL = "CPLLREFCLK";
  parameter [1:0] BSR_ENABLE = 2'b00;
  parameter CBCC_DATA_SOURCE_SEL = "DECODED";
  parameter [0:0] CDR_SWAP_MODE_EN = 1'b0;
  parameter [0:0] CFOK_PWRSVE_EN = 1'b1;
  parameter CHAN_BOND_KEEP_ALIGN = "FALSE";
  parameter integer CHAN_BOND_MAX_SKEW = 7;
  parameter [9:0] CHAN_BOND_SEQ_1_1 = 10'b0101111100;
  parameter [9:0] CHAN_BOND_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CHAN_BOND_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CHAN_BOND_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CHAN_BOND_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CHAN_BOND_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CHAN_BOND_SEQ_2_ENABLE = 4'b1111;
  parameter CHAN_BOND_SEQ_2_USE = "FALSE";
  parameter integer CHAN_BOND_SEQ_LEN = 2;
  parameter [15:0] CH_HSPMUX = 16'h2424;
  parameter [15:0] CKCAL1_CFG_0 = 16'b1100000011000000;
  parameter [15:0] CKCAL1_CFG_1 = 16'b0101000011000000;
  parameter [15:0] CKCAL1_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL1_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_0 = 16'b1100000011000000;
  parameter [15:0] CKCAL2_CFG_1 = 16'b1000000011000000;
  parameter [15:0] CKCAL2_CFG_2 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_3 = 16'b0000000000000000;
  parameter [15:0] CKCAL2_CFG_4 = 16'b0000000000000000;
  parameter CLK_CORRECT_USE = "TRUE";
  parameter CLK_COR_KEEP_IDLE = "FALSE";
  parameter integer CLK_COR_MAX_LAT = 20;
  parameter integer CLK_COR_MIN_LAT = 18;
  parameter CLK_COR_PRECEDENCE = "TRUE";
  parameter integer CLK_COR_REPEAT_WAIT = 0;
  parameter [9:0] CLK_COR_SEQ_1_1 = 10'b0100011100;
  parameter [9:0] CLK_COR_SEQ_1_2 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_3 = 10'b0000000000;
  parameter [9:0] CLK_COR_SEQ_1_4 = 10'b0000000000;
  parameter [3:0] CLK_COR_SEQ_1_ENABLE = 4'b1111;
  parameter [9:0] CLK_COR_SEQ_2_1 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_2 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_3 = 10'b0100000000;
  parameter [9:0] CLK_COR_SEQ_2_4 = 10'b0100000000;
  parameter [3:0] CLK_COR_SEQ_2_ENABLE = 4'b1111;
  parameter CLK_COR_SEQ_2_USE = "FALSE";
  parameter integer CLK_COR_SEQ_LEN = 2;
  parameter [15:0] CPLL_CFG0 = 16'h01FA;
  parameter [15:0] CPLL_CFG1 = 16'h24A9;
  parameter [15:0] CPLL_CFG2 = 16'h6807;
  parameter [15:0] CPLL_CFG3 = 16'h0000;
  parameter integer CPLL_FBDIV = 4;
  parameter integer CPLL_FBDIV_45 = 4;
  parameter [15:0] CPLL_INIT_CFG0 = 16'h001E;
  parameter [15:0] CPLL_LOCK_CFG = 16'h01E8;
  parameter integer CPLL_REFCLK_DIV = 1;
  parameter [15:0] CSSD_CLK_MASK0 = 16'b0000000000000000;
  parameter [15:0] CSSD_CLK_MASK1 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG0 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG1 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG10 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG2 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG3 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG4 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG5 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG6 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG7 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG8 = 16'b0000000000000000;
  parameter [15:0] CSSD_REG9 = 16'b0000000000000000;
  parameter [2:0] CTLE3_OCAP_EXT_CTRL = 3'b000;
  parameter [0:0] CTLE3_OCAP_EXT_EN = 1'b0;
  parameter [1:0] DDI_CTRL = 2'b00;
  parameter integer DDI_REALIGN_WAIT = 15;
  parameter DEC_MCOMMA_DETECT = "TRUE";
  parameter DEC_PCOMMA_DETECT = "TRUE";
  parameter DEC_VALID_COMMA_ONLY = "TRUE";
  parameter [0:0] DELAY_ELEC = 1'b0;
  parameter [9:0] DMONITOR_CFG0 = 10'h000;
  parameter [7:0] DMONITOR_CFG1 = 8'h00;
  parameter [0:0] ES_CLK_PHASE_SEL = 1'b0;
  parameter [5:0] ES_CONTROL = 6'b000000;
  parameter ES_ERRDET_EN = "FALSE";
  parameter ES_EYE_SCAN_EN = "FALSE";
  parameter [11:0] ES_HORZ_OFFSET = 12'h800;
  parameter [4:0] ES_PRESCALE = 5'b00000;
  parameter [15:0] ES_QUALIFIER0 = 16'h0000;
  parameter [15:0] ES_QUALIFIER1 = 16'h0000;
  parameter [15:0] ES_QUALIFIER2 = 16'h0000;
  parameter [15:0] ES_QUALIFIER3 = 16'h0000;
  parameter [15:0] ES_QUALIFIER4 = 16'h0000;
  parameter [15:0] ES_QUALIFIER5 = 16'h0000;
  parameter [15:0] ES_QUALIFIER6 = 16'h0000;
  parameter [15:0] ES_QUALIFIER7 = 16'h0000;
  parameter [15:0] ES_QUALIFIER8 = 16'h0000;
  parameter [15:0] ES_QUALIFIER9 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK0 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK1 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK2 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK3 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK4 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK5 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK6 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK7 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK8 = 16'h0000;
  parameter [15:0] ES_QUAL_MASK9 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK0 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK1 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK2 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK3 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK4 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK5 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK6 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK7 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK8 = 16'h0000;
  parameter [15:0] ES_SDATA_MASK9 = 16'h0000;
  parameter integer EYESCAN_VP_RANGE = 0;
  parameter [0:0] EYE_SCAN_SWAP_EN = 1'b0;
  parameter [3:0] FTS_DESKEW_SEQ_ENABLE = 4'b1111;
  parameter [3:0] FTS_LANE_DESKEW_CFG = 4'b1111;
  parameter FTS_LANE_DESKEW_EN = "FALSE";
  parameter [4:0] GEARBOX_MODE = 5'b00000;
  parameter GEN_RXUSRCLK = "TRUE";
  parameter GEN_TXUSRCLK = "TRUE";
  parameter [0:0] GT_INSTANTIATED = 1'b1;
  parameter [15:0] INT_MASK_CFG0 = 16'b0000000000000000;
  parameter [15:0] INT_MASK_CFG1 = 16'b0000000000000000;
  parameter [0:0] ISCAN_CK_PH_SEL2 = 1'b0;
  parameter [0:0] LOCAL_MASTER = 1'b0;
  parameter integer LPBK_BIAS_CTRL = 4;
  parameter [0:0] LPBK_EN_RCAL_B = 1'b0;
  parameter [3:0] LPBK_EXT_RCAL = 4'b0000;
  parameter integer LPBK_IND_CTRL0 = 5;
  parameter integer LPBK_IND_CTRL1 = 5;
  parameter integer LPBK_IND_CTRL2 = 5;
  parameter integer LPBK_RG_CTRL = 2;
  parameter [1:0] OOBDIVCTL = 2'b00;
  parameter [0:0] OOB_PWRUP = 1'b0;
  parameter PCI3_AUTO_REALIGN = "FRST_SMPL";
  parameter [0:0] PCI3_PIPE_RX_ELECIDLE = 1'b1;
  parameter [1:0] PCI3_RX_ASYNC_EBUF_BYPASS = 2'b00;
  parameter [0:0] PCI3_RX_ELECIDLE_EI2_ENABLE = 1'b0;
  parameter [5:0] PCI3_RX_ELECIDLE_H2L_COUNT = 6'b000000;
  parameter [2:0] PCI3_RX_ELECIDLE_H2L_DISABLE = 3'b000;
  parameter [5:0] PCI3_RX_ELECIDLE_HI_COUNT = 6'b000000;
  parameter [0:0] PCI3_RX_ELECIDLE_LP4_DISABLE = 1'b0;
  parameter [0:0] PCI3_RX_FIFO_DISABLE = 1'b0;
  parameter [4:0] PCIE3_CLK_COR_EMPTY_THRSH = 5'b00000;
  parameter [5:0] PCIE3_CLK_COR_FULL_THRSH = 6'b010000;
  parameter [4:0] PCIE3_CLK_COR_MAX_LAT = 5'b01000;
  parameter [4:0] PCIE3_CLK_COR_MIN_LAT = 5'b00100;
  parameter [5:0] PCIE3_CLK_COR_THRSH_TIMER = 6'b001000;
  parameter PCIE_64B_DYN_CLKSW_DIS = "FALSE";
  parameter [15:0] PCIE_BUFG_DIV_CTRL = 16'h0000;
  parameter PCIE_GEN4_64BIT_INT_EN = "FALSE";
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN12 = 2'h0;
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN3 = 2'h0;
  parameter [1:0] PCIE_PLL_SEL_MODE_GEN4 = 2'h0;
  parameter [15:0] PCIE_RXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_RXPMA_CFG = 16'h0000;
  parameter [15:0] PCIE_TXPCS_CFG_GEN3 = 16'h0000;
  parameter [15:0] PCIE_TXPMA_CFG = 16'h0000;
  parameter PCS_PCIE_EN = "FALSE";
  parameter [15:0] PCS_RSVD0 = 16'h0000;
  parameter [11:0] PD_TRANS_TIME_FROM_P2 = 12'h03C;
  parameter [7:0] PD_TRANS_TIME_NONE_P2 = 8'h19;
  parameter [7:0] PD_TRANS_TIME_TO_P2 = 8'h64;
  parameter integer PREIQ_FREQ_BST = 0;
  parameter [0:0] RATE_SW_USE_DRP = 1'b0;
  parameter [0:0] RCLK_SIPO_DLY_ENB = 1'b0;
  parameter [0:0] RCLK_SIPO_INV_EN = 1'b0;
  parameter [2:0] RTX_BUF_CML_CTRL = 3'b010;
  parameter [1:0] RTX_BUF_TERM_CTRL = 2'b00;
  parameter [4:0] RXBUFRESET_TIME = 5'b00001;
  parameter RXBUF_ADDR_MODE = "FULL";
  parameter [3:0] RXBUF_EIDLE_HI_CNT = 4'b1000;
  parameter [3:0] RXBUF_EIDLE_LO_CNT = 4'b0000;
  parameter RXBUF_EN = "TRUE";
  parameter RXBUF_RESET_ON_CB_CHANGE = "TRUE";
  parameter RXBUF_RESET_ON_COMMAALIGN = "FALSE";
  parameter RXBUF_RESET_ON_EIDLE = "FALSE";
  parameter RXBUF_RESET_ON_RATE_CHANGE = "TRUE";
  parameter integer RXBUF_THRESH_OVFLW = 0;
  parameter RXBUF_THRESH_OVRD = "FALSE";
  parameter integer RXBUF_THRESH_UNDFLW = 4;
  parameter [4:0] RXCDRFREQRESET_TIME = 5'b10000;
  parameter [4:0] RXCDRPHRESET_TIME = 5'b00001;
  parameter [15:0] RXCDR_CFG0 = 16'h0003;
  parameter [15:0] RXCDR_CFG0_GEN3 = 16'h0003;
  parameter [15:0] RXCDR_CFG1 = 16'h0000;
  parameter [15:0] RXCDR_CFG1_GEN3 = 16'h0000;
  parameter [15:0] RXCDR_CFG2 = 16'h0164;
  parameter [9:0] RXCDR_CFG2_GEN2 = 10'h164;
  parameter [15:0] RXCDR_CFG2_GEN3 = 16'h0034;
  parameter [15:0] RXCDR_CFG2_GEN4 = 16'h0034;
  parameter [15:0] RXCDR_CFG3 = 16'h0024;
  parameter [5:0] RXCDR_CFG3_GEN2 = 6'h24;
  parameter [15:0] RXCDR_CFG3_GEN3 = 16'h0024;
  parameter [15:0] RXCDR_CFG3_GEN4 = 16'h0024;
  parameter [15:0] RXCDR_CFG4 = 16'h5CF6;
  parameter [15:0] RXCDR_CFG4_GEN3 = 16'h5CF6;
  parameter [15:0] RXCDR_CFG5 = 16'hB46B;
  parameter [15:0] RXCDR_CFG5_GEN3 = 16'h146B;
  parameter [0:0] RXCDR_FR_RESET_ON_EIDLE = 1'b0;
  parameter [0:0] RXCDR_HOLD_DURING_EIDLE = 1'b0;
  parameter [15:0] RXCDR_LOCK_CFG0 = 16'h0040;
  parameter [15:0] RXCDR_LOCK_CFG1 = 16'h8000;
  parameter [15:0] RXCDR_LOCK_CFG2 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG3 = 16'h0000;
  parameter [15:0] RXCDR_LOCK_CFG4 = 16'h0000;
  parameter [0:0] RXCDR_PH_RESET_ON_EIDLE = 1'b0;
  parameter [15:0] RXCFOK_CFG0 = 16'h0000;
  parameter [15:0] RXCFOK_CFG1 = 16'h0002;
  parameter [15:0] RXCFOK_CFG2 = 16'h002D;
  parameter [15:0] RXCKCAL1_IQ_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL1_I_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL1_Q_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_DX_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_D_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_S_LOOP_RST_CFG = 16'h0000;
  parameter [15:0] RXCKCAL2_X_LOOP_RST_CFG = 16'h0000;
  parameter [6:0] RXDFELPMRESET_TIME = 7'b0001111;
  parameter [15:0] RXDFELPM_KL_CFG0 = 16'h0000;
  parameter [15:0] RXDFELPM_KL_CFG1 = 16'h0022;
  parameter [15:0] RXDFELPM_KL_CFG2 = 16'h0100;
  parameter [15:0] RXDFE_CFG0 = 16'h4000;
  parameter [15:0] RXDFE_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_GC_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H2_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H3_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H3_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H4_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H4_CFG1 = 16'h0003;
  parameter [15:0] RXDFE_H5_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H5_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H6_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H6_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H7_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H7_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H8_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H8_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_H9_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_H9_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HA_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HA_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HB_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HB_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HC_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HC_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HD_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HD_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HE_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HE_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_HF_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_HF_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_KH_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_KH_CFG3 = 16'h2000;
  parameter [15:0] RXDFE_OS_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_OS_CFG1 = 16'h0000;
  parameter [15:0] RXDFE_UT_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_UT_CFG1 = 16'h0002;
  parameter [15:0] RXDFE_UT_CFG2 = 16'h0000;
  parameter [15:0] RXDFE_VP_CFG0 = 16'h0000;
  parameter [15:0] RXDFE_VP_CFG1 = 16'h0022;
  parameter [15:0] RXDLY_CFG = 16'h0010;
  parameter [15:0] RXDLY_LCFG = 16'h0030;
  parameter RXELECIDLE_CFG = "SIGCFG_4";
  parameter integer RXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter RXGEARBOX_EN = "FALSE";
  parameter [4:0] RXISCANRESET_TIME = 5'b00001;
  parameter [15:0] RXLPM_CFG = 16'h0000;
  parameter [15:0] RXLPM_GC_CFG = 16'h1000;
  parameter [15:0] RXLPM_KH_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_KH_CFG1 = 16'h0002;
  parameter [15:0] RXLPM_OS_CFG0 = 16'h0000;
  parameter [15:0] RXLPM_OS_CFG1 = 16'h0000;
  parameter [8:0] RXOOB_CFG = 9'b000110000;
  parameter RXOOB_CLK_CFG = "PMA";
  parameter [4:0] RXOSCALRESET_TIME = 5'b00011;
  parameter integer RXOUT_DIV = 4;
  parameter [4:0] RXPCSRESET_TIME = 5'b00001;
  parameter [15:0] RXPHBEACON_CFG = 16'h0000;
  parameter [15:0] RXPHDLY_CFG = 16'h2020;
  parameter [15:0] RXPHSAMP_CFG = 16'h2100;
  parameter [15:0] RXPHSLIP_CFG = 16'h9933;
  parameter [4:0] RXPH_MONITOR_SEL = 5'b00000;
  parameter [15:0] RXPI_CFG0 = 16'h0102;
  parameter [15:0] RXPI_CFG1 = 16'b0000000001010100;
  parameter RXPMACLK_SEL = "DATA";
  parameter [4:0] RXPMARESET_TIME = 5'b00001;
  parameter [0:0] RXPRBS_ERR_LOOPBACK = 1'b0;
  parameter integer RXPRBS_LINKACQ_CNT = 15;
  parameter [0:0] RXREFCLKDIV2_SEL = 1'b0;
  parameter integer RXSLIDE_AUTO_WAIT = 7;
  parameter RXSLIDE_MODE = "OFF";
  parameter [0:0] RXSYNC_MULTILANE = 1'b0;
  parameter [0:0] RXSYNC_OVRD = 1'b0;
  parameter [0:0] RXSYNC_SKIP_DA = 1'b0;
  parameter [0:0] RX_AFE_CM_EN = 1'b0;
  parameter [15:0] RX_BIAS_CFG0 = 16'h12B0;
  parameter [5:0] RX_BUFFER_CFG = 6'b000000;
  parameter [0:0] RX_CAPFF_SARC_ENB = 1'b0;
  parameter integer RX_CLK25_DIV = 8;
  parameter [0:0] RX_CLKMUX_EN = 1'b1;
  parameter [4:0] RX_CLK_SLIP_OVRD = 5'b00000;
  parameter [3:0] RX_CM_BUF_CFG = 4'b1010;
  parameter [0:0] RX_CM_BUF_PD = 1'b0;
  parameter integer RX_CM_SEL = 2;
  parameter integer RX_CM_TRIM = 12;
  parameter [0:0] RX_CTLE_PWR_SAVING = 1'b0;
  parameter [3:0] RX_CTLE_RES_CTRL = 4'b0000;
  parameter integer RX_DATA_WIDTH = 20;
  parameter [5:0] RX_DDI_SEL = 6'b000000;
  parameter RX_DEFER_RESET_BUF_EN = "TRUE";
  parameter [2:0] RX_DEGEN_CTRL = 3'b100;
  parameter [5:0] RX_DFECFOKFCDAC = 6'b000000;
  parameter integer RX_DFELPM_CFG0 = 10;
  parameter [0:0] RX_DFELPM_CFG1 = 1'b1;
  parameter [0:0] RX_DFELPM_KLKH_AGC_STUP_EN = 1'b1;
  parameter integer RX_DFE_AGC_CFG1 = 4;
  parameter integer RX_DFE_KL_LPM_KH_CFG0 = 1;
  parameter integer RX_DFE_KL_LPM_KH_CFG1 = 2;
  parameter [1:0] RX_DFE_KL_LPM_KL_CFG0 = 2'b01;
  parameter integer RX_DFE_KL_LPM_KL_CFG1 = 4;
  parameter [0:0] RX_DFE_LPM_HOLD_DURING_EIDLE = 1'b0;
  parameter RX_DISPERR_SEQ_MATCH = "TRUE";
  parameter [4:0] RX_DIVRESET_TIME = 5'b00001;
  parameter [0:0] RX_EN_CTLE_RCAL_B = 1'b0;
  parameter integer RX_EN_SUM_RCAL_B = 0;
  parameter [6:0] RX_EYESCAN_VS_CODE = 7'b0000000;
  parameter [0:0] RX_EYESCAN_VS_NEG_DIR = 1'b0;
  parameter [1:0] RX_EYESCAN_VS_RANGE = 2'b10;
  parameter [0:0] RX_EYESCAN_VS_UT_SIGN = 1'b0;
  parameter [0:0] RX_FABINT_USRCLK_FLOP = 1'b0;
  parameter [0:0] RX_I2V_FILTER_EN = 1'b1;
  parameter integer RX_INT_DATAWIDTH = 1;
  parameter [0:0] RX_PMA_POWER_SAVE = 1'b0;
  parameter [15:0] RX_PMA_RSV0 = 16'h002F;
  parameter real RX_PROGDIV_CFG = 0.0;
  parameter [15:0] RX_PROGDIV_RATE = 16'h0001;
  parameter [3:0] RX_RESLOAD_CTRL = 4'b0000;
  parameter [0:0] RX_RESLOAD_OVRD = 1'b0;
  parameter [2:0] RX_SAMPLE_PERIOD = 3'b101;
  parameter integer RX_SIG_VALID_DLY = 11;
  parameter integer RX_SUM_DEGEN_AVTT_OVERITE = 0;
  parameter [0:0] RX_SUM_DFETAPREP_EN = 1'b0;
  parameter [3:0] RX_SUM_IREF_TUNE = 4'b0000;
  parameter integer RX_SUM_PWR_SAVING = 0;
  parameter [3:0] RX_SUM_RES_CTRL = 4'b0000;
  parameter [3:0] RX_SUM_VCMTUNE = 4'b0011;
  parameter [0:0] RX_SUM_VCM_BIAS_TUNE_EN = 1'b1;
  parameter [0:0] RX_SUM_VCM_OVWR = 1'b0;
  parameter [2:0] RX_SUM_VREF_TUNE = 3'b100;
  parameter [1:0] RX_TUNE_AFE_OS = 2'b00;
  parameter [2:0] RX_VREG_CTRL = 3'b010;
  parameter [0:0] RX_VREG_PDB = 1'b1;
  parameter [1:0] RX_VREG_VREFSEL = 2'b01;
  parameter [1:0] RX_WIDEMODE_CDR = 2'b01;
  parameter [1:0] RX_WIDEMODE_CDR_GEN3 = 2'b01;
  parameter [1:0] RX_WIDEMODE_CDR_GEN4 = 2'b01;
  parameter RX_XCLK_SEL = "RXDES";
  parameter [0:0] RX_XMODE_SEL = 1'b0;
  parameter [0:0] SAMPLE_CLK_PHASE = 1'b0;
  parameter [0:0] SAS_12G_MODE = 1'b0;
  parameter [3:0] SATA_BURST_SEQ_LEN = 4'b1111;
  parameter [2:0] SATA_BURST_VAL = 3'b100;
  parameter SATA_CPLL_CFG = "VCO_3000MHZ";
  parameter [2:0] SATA_EIDLE_VAL = 3'b100;
  parameter SHOW_REALIGN_COMMA = "TRUE";
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter SIM_MODE = "FAST";
  parameter SIM_RECEIVER_DETECT_PASS = "TRUE";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter SIM_TX_EIDLE_DRIVE_LEVEL = "Z";
  parameter [0:0] SRSTMODE = 1'b0;
  parameter [1:0] TAPDLY_SET_TX = 2'h0;
  parameter [14:0] TERM_RCAL_CFG = 15'b100001000010000;
  parameter [2:0] TERM_RCAL_OVRD = 3'b000;
  parameter [7:0] TRANS_TIME_RATE = 8'h0E;
  parameter [7:0] TST_RSV0 = 8'h00;
  parameter [7:0] TST_RSV1 = 8'h00;
  parameter TXBUF_EN = "TRUE";
  parameter TXBUF_RESET_ON_RATE_CHANGE = "FALSE";
  parameter [15:0] TXDLY_CFG = 16'h0010;
  parameter [15:0] TXDLY_LCFG = 16'h0030;
  parameter integer TXDRV_FREQBAND = 0;
  parameter [15:0] TXFE_CFG0 = 16'b0000000000000000;
  parameter [15:0] TXFE_CFG1 = 16'b0000000000000000;
  parameter [15:0] TXFE_CFG2 = 16'b0000000000000000;
  parameter [15:0] TXFE_CFG3 = 16'b0000000000000000;
  parameter TXFIFO_ADDR_CFG = "LOW";
  parameter integer TXGBOX_FIFO_INIT_RD_ADDR = 4;
  parameter TXGEARBOX_EN = "FALSE";
  parameter [0:0] TXOUTCLKPCS_SEL = 1'b0;
  parameter integer TXOUT_DIV = 4;
  parameter [4:0] TXPCSRESET_TIME = 5'b00001;
  parameter [15:0] TXPHDLY_CFG0 = 16'h6020;
  parameter [15:0] TXPHDLY_CFG1 = 16'h0002;
  parameter [15:0] TXPH_CFG = 16'h0123;
  parameter [15:0] TXPH_CFG2 = 16'h0000;
  parameter [4:0] TXPH_MONITOR_SEL = 5'b00000;
  parameter [15:0] TXPI_CFG0 = 16'b0000000100000000;
  parameter [15:0] TXPI_CFG1 = 16'b0000000000000000;
  parameter [0:0] TXPI_GRAY_SEL = 1'b0;
  parameter [0:0] TXPI_INVSTROBE_SEL = 1'b0;
  parameter [0:0] TXPI_PPM = 1'b0;
  parameter [7:0] TXPI_PPM_CFG = 8'b00000000;
  parameter [2:0] TXPI_SYNFREQ_PPM = 3'b000;
  parameter [4:0] TXPMARESET_TIME = 5'b00001;
  parameter [0:0] TXREFCLKDIV2_SEL = 1'b0;
  parameter integer TXSWBST_BST = 1;
  parameter integer TXSWBST_EN = 0;
  parameter integer TXSWBST_MAG = 6;
  parameter [0:0] TXSYNC_MULTILANE = 1'b0;
  parameter [0:0] TXSYNC_OVRD = 1'b0;
  parameter [0:0] TXSYNC_SKIP_DA = 1'b0;
  parameter integer TX_CLK25_DIV = 8;
  parameter [0:0] TX_CLKMUX_EN = 1'b1;
  parameter integer TX_DATA_WIDTH = 20;
  parameter [15:0] TX_DCC_LOOP_RST_CFG = 16'h0000;
  parameter [5:0] TX_DEEMPH0 = 6'b000000;
  parameter [5:0] TX_DEEMPH1 = 6'b000000;
  parameter [5:0] TX_DEEMPH2 = 6'b000000;
  parameter [5:0] TX_DEEMPH3 = 6'b000000;
  parameter [4:0] TX_DIVRESET_TIME = 5'b00001;
  parameter TX_DRIVE_MODE = "DIRECT";
  parameter [2:0] TX_EIDLE_ASSERT_DELAY = 3'b110;
  parameter [2:0] TX_EIDLE_DEASSERT_DELAY = 3'b100;
  parameter [0:0] TX_FABINT_USRCLK_FLOP = 1'b0;
  parameter [0:0] TX_FIFO_BYP_EN = 1'b0;
  parameter [0:0] TX_IDLE_DATA_ZERO = 1'b0;
  parameter integer TX_INT_DATAWIDTH = 1;
  parameter TX_LOOPBACK_DRIVE_HIZ = "FALSE";
  parameter [0:0] TX_MAINCURSOR_SEL = 1'b0;
  parameter [6:0] TX_MARGIN_FULL_0 = 7'b1001110;
  parameter [6:0] TX_MARGIN_FULL_1 = 7'b1001001;
  parameter [6:0] TX_MARGIN_FULL_2 = 7'b1000101;
  parameter [6:0] TX_MARGIN_FULL_3 = 7'b1000010;
  parameter [6:0] TX_MARGIN_FULL_4 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_0 = 7'b1000110;
  parameter [6:0] TX_MARGIN_LOW_1 = 7'b1000100;
  parameter [6:0] TX_MARGIN_LOW_2 = 7'b1000010;
  parameter [6:0] TX_MARGIN_LOW_3 = 7'b1000000;
  parameter [6:0] TX_MARGIN_LOW_4 = 7'b1000000;
  parameter [15:0] TX_PHICAL_CFG0 = 16'h0000;
  parameter [15:0] TX_PHICAL_CFG1 = 16'h003F;
  parameter integer TX_PI_BIASSET = 0;
  parameter [0:0] TX_PMADATA_OPT = 1'b0;
  parameter [0:0] TX_PMA_POWER_SAVE = 1'b0;
  parameter [15:0] TX_PMA_RSV0 = 16'h0000;
  parameter [15:0] TX_PMA_RSV1 = 16'h0000;
  parameter TX_PROGCLK_SEL = "POSTPI";
  parameter real TX_PROGDIV_CFG = 0.0;
  parameter [15:0] TX_PROGDIV_RATE = 16'h0001;
  parameter [13:0] TX_RXDETECT_CFG = 14'h0032;
  parameter integer TX_RXDETECT_REF = 3;
  parameter [2:0] TX_SAMPLE_PERIOD = 3'b101;
  parameter [1:0] TX_SW_MEAS = 2'b00;
  parameter [9:0] TX_USERPATTERN_DATA0 = 10'b0101111100;
  parameter [9:0] TX_USERPATTERN_DATA1 = 10'b0101010101;
  parameter [9:0] TX_USERPATTERN_DATA2 = 10'b1010000011;
  parameter [9:0] TX_USERPATTERN_DATA3 = 10'b1010101010;
  parameter [9:0] TX_USERPATTERN_DATA4 = 10'b0101111100;
  parameter [9:0] TX_USERPATTERN_DATA5 = 10'b0101010101;
  parameter [9:0] TX_USERPATTERN_DATA6 = 10'b1010000011;
  parameter [9:0] TX_USERPATTERN_DATA7 = 10'b1010101010;
  parameter [2:0] TX_VREG_CTRL = 3'b000;
  parameter [0:0] TX_VREG_PDB = 1'b0;
  parameter [1:0] TX_VREG_VREFSEL = 2'b00;
  parameter TX_XCLK_SEL = "TXOUT";
  parameter [0:0] USB_BOTH_BURST_IDLE = 1'b0;
  parameter [6:0] USB_BURSTMAX_U3WAKE = 7'b1111111;
  parameter [6:0] USB_BURSTMIN_U3WAKE = 7'b1100011;
  parameter [0:0] USB_CLK_COR_EQ_EN = 1'b0;
  parameter [0:0] USB_EXT_CNTL = 1'b1;
  parameter [9:0] USB_IDLEMAX_POLLING = 10'b1010111011;
  parameter [9:0] USB_IDLEMIN_POLLING = 10'b0100101011;
  parameter [8:0] USB_LFPSPING_BURST = 9'b000000101;
  parameter [8:0] USB_LFPSPOLLING_BURST = 9'b000110001;
  parameter [8:0] USB_LFPSPOLLING_IDLE_MS = 9'b000000100;
  parameter [8:0] USB_LFPSU1EXIT_BURST = 9'b000011101;
  parameter [8:0] USB_LFPSU2LPEXIT_BURST_MS = 9'b001100011;
  parameter [8:0] USB_LFPSU3WAKE_BURST_MS = 9'b111110011;
  parameter [3:0] USB_LFPS_TPERIOD = 4'b0011;
  parameter [0:0] USB_LFPS_TPERIOD_ACCURATE = 1'b1;
  parameter [0:0] USB_MODE = 1'b0;
  parameter [0:0] USB_PCIE_ERR_REP_DIS = 1'b0;
  parameter integer USB_PING_SATA_MAX_INIT = 21;
  parameter integer USB_PING_SATA_MIN_INIT = 12;
  parameter integer USB_POLL_SATA_MAX_BURST = 8;
  parameter integer USB_POLL_SATA_MIN_BURST = 4;
  parameter [0:0] USB_RAW_ELEC = 1'b0;
  parameter [0:0] USB_RXIDLE_P0_CTRL = 1'b1;
  parameter [0:0] USB_TXIDLE_TUNE_ENABLE = 1'b1;
  parameter integer USB_U1_SATA_MAX_WAKE = 7;
  parameter integer USB_U1_SATA_MIN_WAKE = 4;
  parameter integer USB_U2_SAS_MAX_COM = 64;
  parameter integer USB_U2_SAS_MIN_COM = 36;
  parameter [0:0] USE_PCS_CLK_PHASE_SEL = 1'b0;
  parameter [0:0] Y_ALL_MODE = 1'b0;
   output BUFGTCE;
   output BUFGTRESET;
   output CPLLFBCLKLOST;
   output CPLLLOCK;
   output CPLLREFCLKLOST;
   output CSSDSTOPCLKDONE;
   output DMONITOROUTCLK;
   output DRPRDY;
   output EYESCANDATAERROR;
   output GTPOWERGOOD;
   output GTREFCLKMONITOR;
   output GTYTXN;
   output GTYTXP;
   output PCIERATEGEN3;
   output PCIERATEIDLE;
   output PCIESYNCTXSYNCDONE;
   output PCIEUSERGEN3RDY;
   output PCIEUSERPHYSTATUSRST;
   output PCIEUSERRATESTART;
   output PHYSTATUS;
   output POWERPRESENT;
   output RESETEXCEPTION;
   output RXBYTEISALIGNED;
   output RXBYTEREALIGN;
   output RXCDRLOCK;
   output RXCDRPHDONE;
   output RXCHANBONDSEQ;
   output RXCHANISALIGNED;
   output RXCHANREALIGN;
   output RXCKCALDONE;
   output RXCOMINITDET;
   output RXCOMMADET;
   output RXCOMSASDET;
   output RXCOMWAKEDET;
   output RXDLYSRESETDONE;
   output RXELECIDLE;
   output RXLFPSTRESETDET;
   output RXLFPSU2LPEXITDET;
   output RXLFPSU3WAKEDET;
   output RXOSINTDONE;
   output RXOSINTSTARTED;
   output RXOSINTSTROBEDONE;
   output RXOSINTSTROBESTARTED;
   output RXOUTCLK;
   output RXOUTCLKFABRIC;
   output RXOUTCLKPCS;
   output RXPHALIGNDONE;
   output RXPHALIGNERR;
   output RXPMARESETDONE;
   output RXPRBSERR;
   output RXPRBSLOCKED;
   output RXPRGDIVRESETDONE;
   output RXRATEDONE;
   output RXRECCLKOUT;
   output RXRESETDONE;
   output RXSLIDERDY;
   output RXSLIPDONE;
   output RXSLIPOUTCLKRDY;
   output RXSLIPPMARDY;
   output RXSYNCDONE;
   output RXSYNCOUT;
   output RXVALID;
   output TXCOMFINISH;
   output TXDCCDONE;
   output TXDLYSRESETDONE;
   output TXOUTCLK;
   output TXOUTCLKFABRIC;
   output TXOUTCLKPCS;
   output TXPHALIGNDONE;
   output TXPHINITDONE;
   output TXPMARESETDONE;
   output TXPRGDIVRESETDONE;
   output TXRATEDONE;
   output TXRESETDONE;
   output TXSYNCDONE;
   output TXSYNCOUT;
   output [127:0] RXDATA;
   output [15:0] DMONITOROUT;
   output [15:0] DRPDO;
   output [15:0] PCSRSVDOUT;
   output [15:0] PINRSRVDAS;
   output [15:0] RXCTRL0;
   output [15:0] RXCTRL1;
   output [17:0] PMASCANOUT;
   output [18:0] SCANOUT;
   output [1:0] PCIERATEQPLLPD;
   output [1:0] PCIERATEQPLLRESET;
   output [1:0] RXCLKCORCNT;
   output [1:0] RXDATAVALID;
   output [1:0] RXHEADERVALID;
   output [1:0] RXSTARTOFSEQ;
   output [1:0] TXBUFSTATUS;
   output [2:0] BUFGTCEMASK;
   output [2:0] BUFGTRSTMASK;
   output [2:0] RXBUFSTATUS;
   output [2:0] RXSTATUS;
   output [4:0] RXCHBONDO;
   output [5:0] RXHEADER;
   output [7:0] RXCTRL2;
   output [7:0] RXCTRL3;
   output [7:0] RXDATAEXTENDRSVD;
   output [7:0] RXMONITOROUT;
   output [8:0] BUFGTDIV;
   input BSR_SERIAL;
   input CDRSTEPDIR;
   input CDRSTEPSQ;
   input CDRSTEPSX;
   input CFGRESET;
   input CLKRSVD0;
   input CLKRSVD1;
   input CPLLFREQLOCK;
   input CPLLLOCKDETCLK;
   input CPLLLOCKEN;
   input CPLLPD;
   input CPLLRESET;
   input CSSDRSTB;
   input CSSDSTOPCLK;
   input DMONFIFORESET;
   input DMONITORCLK;
   input DRPCLK;
   input DRPEN;
   input DRPRST;
   input DRPWE;
   input EYESCANRESET;
   input EYESCANTRIGGER;
   input FREQOS;
   input GTGREFCLK;
   input GTNORTHREFCLK0;
   input GTNORTHREFCLK1;
   input GTREFCLK0;
   input GTREFCLK1;
   input GTRXRESET;
   input GTRXRESETSEL;
   input GTSOUTHREFCLK0;
   input GTSOUTHREFCLK1;
   input GTTXRESET;
   input GTTXRESETSEL;
   input GTYRXN;
   input GTYRXP;
   input INCPCTRL;
   input PCIEEQRXEQADAPTDONE;
   input PCIERSTIDLE;
   input PCIERSTTXSYNCSTART;
   input PCIEUSERRATEDONE;
   input PMASCANCLK0;
   input PMASCANCLK1;
   input PMASCANCLK2;
   input PMASCANCLK3;
   input PMASCANCLK4;
   input PMASCANCLK5;
   input PMASCANCLK6;
   input PMASCANCLK7;
   input PMASCANCLK8;
   input PMASCANENB;
   input PMASCANMODEB;
   input PMASCANRSTEN;
   input QPLL0CLK;
   input QPLL0FREQLOCK;
   input QPLL0REFCLK;
   input QPLL1CLK;
   input QPLL1FREQLOCK;
   input QPLL1REFCLK;
   input RESETOVRD;
   input RX8B10BEN;
   input RXAFECFOKEN;
   input RXBUFRESET;
   input RXCDRFREQRESET;
   input RXCDRHOLD;
   input RXCDROVRDEN;
   input RXCDRRESET;
   input RXCHBONDEN;
   input RXCHBONDMASTER;
   input RXCHBONDSLAVE;
   input RXCKCALRESET;
   input RXCOMMADETEN;
   input RXDFEAGCHOLD;
   input RXDFEAGCOVRDEN;
   input RXDFECFOKFEN;
   input RXDFECFOKFPULSE;
   input RXDFECFOKHOLD;
   input RXDFECFOKOVREN;
   input RXDFEKHHOLD;
   input RXDFEKHOVRDEN;
   input RXDFELFHOLD;
   input RXDFELFOVRDEN;
   input RXDFELPMRESET;
   input RXDFETAP10HOLD;
   input RXDFETAP10OVRDEN;
   input RXDFETAP11HOLD;
   input RXDFETAP11OVRDEN;
   input RXDFETAP12HOLD;
   input RXDFETAP12OVRDEN;
   input RXDFETAP13HOLD;
   input RXDFETAP13OVRDEN;
   input RXDFETAP14HOLD;
   input RXDFETAP14OVRDEN;
   input RXDFETAP15HOLD;
   input RXDFETAP15OVRDEN;
   input RXDFETAP2HOLD;
   input RXDFETAP2OVRDEN;
   input RXDFETAP3HOLD;
   input RXDFETAP3OVRDEN;
   input RXDFETAP4HOLD;
   input RXDFETAP4OVRDEN;
   input RXDFETAP5HOLD;
   input RXDFETAP5OVRDEN;
   input RXDFETAP6HOLD;
   input RXDFETAP6OVRDEN;
   input RXDFETAP7HOLD;
   input RXDFETAP7OVRDEN;
   input RXDFETAP8HOLD;
   input RXDFETAP8OVRDEN;
   input RXDFETAP9HOLD;
   input RXDFETAP9OVRDEN;
   input RXDFEUTHOLD;
   input RXDFEUTOVRDEN;
   input RXDFEVPHOLD;
   input RXDFEVPOVRDEN;
   input RXDFEXYDEN;
   input RXDLYBYPASS;
   input RXDLYEN;
   input RXDLYOVRDEN;
   input RXDLYSRESET;
   input RXEQTRAINING;
   input RXGEARBOXSLIP;
   input RXLATCLK;
   input RXLPMEN;
   input RXLPMGCHOLD;
   input RXLPMGCOVRDEN;
   input RXLPMHFHOLD;
   input RXLPMHFOVRDEN;
   input RXLPMLFHOLD;
   input RXLPMLFKLOVRDEN;
   input RXLPMOSHOLD;
   input RXLPMOSOVRDEN;
   input RXMCOMMAALIGNEN;
   input RXOOBRESET;
   input RXOSCALRESET;
   input RXOSHOLD;
   input RXOSOVRDEN;
   input RXPCOMMAALIGNEN;
   input RXPCSRESET;
   input RXPHALIGN;
   input RXPHALIGNEN;
   input RXPHDLYPD;
   input RXPHDLYRESET;
   input RXPMARESET;
   input RXPOLARITY;
   input RXPRBSCNTRESET;
   input RXPROGDIVRESET;
   input RXRATEMODE;
   input RXSLIDE;
   input RXSLIPOUTCLK;
   input RXSLIPPMA;
   input RXSYNCALLIN;
   input RXSYNCIN;
   input RXSYNCMODE;
   input RXTERMINATION;
   input RXUSERRDY;
   input RXUSRCLK;
   input RXUSRCLK2;
   input SARCCLK;
   input SCANCLK;
   input SCANENB;
   input SCANMODEB;
   input SCANRSTB;
   input SCANRSTEN;
   input SIGVALIDCLK;
   input TSTCLK0;
   input TSTCLK1;
   input TSTPDOVRDB;
   input TX8B10BEN;
   input TXCOMINIT;
   input TXCOMSAS;
   input TXCOMWAKE;
   input TXDCCFORCESTART;
   input TXDCCRESET;
   input TXDETECTRX;
   input TXDLYBYPASS;
   input TXDLYEN;
   input TXDLYHOLD;
   input TXDLYOVRDEN;
   input TXDLYSRESET;
   input TXDLYUPDOWN;
   input TXELECIDLE;
   input TXINHIBIT;
   input TXLATCLK;
   input TXLFPSTRESET;
   input TXLFPSU2LPEXIT;
   input TXLFPSU3WAKE;
   input TXMUXDCDEXHOLD;
   input TXMUXDCDORWREN;
   input TXONESZEROS;
   input TXPCSRESET;
   input TXPDELECIDLEMODE;
   input TXPHALIGN;
   input TXPHALIGNEN;
   input TXPHDLYPD;
   input TXPHDLYRESET;
   input TXPHDLYTSTCLK;
   input TXPHINIT;
   input TXPHOVRDEN;
   input TXPIPPMEN;
   input TXPIPPMOVRDEN;
   input TXPIPPMPD;
   input TXPIPPMSEL;
   input TXPISOPD;
   input TXPMARESET;
   input TXPOLARITY;
   input TXPRBSFORCEERR;
   input TXPROGDIVRESET;
   input TXRATEMODE;
   input TXSWING;
   input TXSYNCALLIN;
   input TXSYNCIN;
   input TXSYNCMODE;
   input TXUSERRDY;
   input TXUSRCLK;
   input TXUSRCLK2;
   input [127:0] TXDATA;
   input [15:0] DRPDI;
   input [15:0] GTRSVD;
   input [15:0] PCSRSVDIN;
   input [15:0] TXCTRL0;
   input [15:0] TXCTRL1;
   input [17:0] PMASCANIN;
   input [18:0] SCANIN;
   input [19:0] TSTIN;
   input [1:0] RXELECIDLEMODE;
   input [1:0] RXMONITORSEL;
   input [1:0] RXPD;
   input [1:0] RXPLLCLKSEL;
   input [1:0] RXSYSCLKSEL;
   input [1:0] TXDEEMPH;
   input [1:0] TXPD;
   input [1:0] TXPLLCLKSEL;
   input [1:0] TXSYSCLKSEL;
   input [2:0] CPLLREFCLKSEL;
   input [2:0] LOOPBACK;
   input [2:0] RXCHBONDLEVEL;
   input [2:0] RXOUTCLKSEL;
   input [2:0] RXRATE;
   input [2:0] TXMARGIN;
   input [2:0] TXOUTCLKSEL;
   input [2:0] TXRATE;
   input [3:0] RXDFECFOKFCNUM;
   input [3:0] RXPRBSSEL;
   input [3:0] TXPRBSSEL;
   input [4:0] RXCHBONDI;
   input [4:0] TSTPD;
   input [4:0] TXDIFFCTRL;
   input [4:0] TXPIPPMSTEPSIZE;
   input [4:0] TXPOSTCURSOR;
   input [4:0] TXPRECURSOR;
   input [5:0] TXHEADER;
   input [6:0] RXCKCALSTART;
   input [6:0] TXMAINCURSOR;
   input [6:0] TXSEQUENCE;
   input [7:0] TX8B10BBYPASS;
   input [7:0] TXCTRL2;
   input [7:0] TXDATAEXTENDRSVD;
   input [9:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTYE4_COMMON_TEST (
  CSSDSTOPCLKDONE0,
  CSSDSTOPCLKDONE1,
  DRPDO,
  DRPRDY,
  PMARSVDOUT0,
  PMARSVDOUT1,
  PMASCANOUT,
  QPLL0FBCLKLOST,
  QPLL0LOCK,
  QPLL0OUTCLK,
  QPLL0OUTREFCLK,
  QPLL0REFCLKLOST,
  QPLL1FBCLKLOST,
  QPLL1LOCK,
  QPLL1OUTCLK,
  QPLL1OUTREFCLK,
  QPLL1REFCLKLOST,
  QPLLDMONITOR0,
  QPLLDMONITOR1,
  REFCLKOUTMONITOR0,
  REFCLKOUTMONITOR1,
  RXRECCLK0SEL,
  RXRECCLK1SEL,
  SARCCLK,
  SDM0FINALOUT,
  SDM0TESTDATA,
  SDM1FINALOUT,
  SDM1TESTDATA,
  UBDADDR,
  UBDEN,
  UBDI,
  UBDWE,
  UBMDMTDO,
  UBRSVDOUT,
  UBTXUART,
  BGBYPASSB,
  BGMONITORENB,
  BGPDB,
  BGRCALOVRD,
  BGRCALOVRDENB,
  CSSDSTOPCLK0,
  CSSDSTOPCLK1,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  GTGREFCLK0,
  GTGREFCLK1,
  GTNORTHREFCLK00,
  GTNORTHREFCLK01,
  GTNORTHREFCLK10,
  GTNORTHREFCLK11,
  GTREFCLK00,
  GTREFCLK01,
  GTREFCLK10,
  GTREFCLK11,
  GTSOUTHREFCLK00,
  GTSOUTHREFCLK01,
  GTSOUTHREFCLK10,
  GTSOUTHREFCLK11,
  PCIERATEQPLL0,
  PCIERATEQPLL1,
  PMARSVD0,
  PMARSVD1,
  PMASCANCLK,
  PMASCANENB,
  PMASCANIN,
  QDPMASCANMODEB,
  QDPMASCANRSTEN,
  QPLL0CLKRSVD0,
  QPLL0CLKRSVD1,
  QPLL0FBDIV,
  QPLL0LOCKDETCLK,
  QPLL0LOCKEN,
  QPLL0PD,
  QPLL0REFCLKSEL,
  QPLL0RESET,
  QPLL1CLKRSVD0,
  QPLL1CLKRSVD1,
  QPLL1FBDIV,
  QPLL1LOCKDETCLK,
  QPLL1LOCKEN,
  QPLL1PD,
  QPLL1REFCLKSEL,
  QPLL1RESET,
  QPLLRSVD1,
  QPLLRSVD2,
  QPLLRSVD3,
  QPLLRSVD4,
  RCALENB,
  RXRECCLK,
  SDM0DATA,
  SDM0RESET,
  SDM0TOGGLE,
  SDM0WIDTH,
  SDM1DATA,
  SDM1RESET,
  SDM1TOGGLE,
  SDM1WIDTH,
  UBCFGSTREAMEN,
  UBDO,
  UBDRDY,
  UBENABLE,
  UBGPI,
  UBINTR,
  UBIOLMBRST,
  UBMBRST,
  UBMDMCAPTURE,
  UBMDMDBGRST,
  UBMDMDBGUPDATE,
  UBMDMREGEN,
  UBMDMSHIFT,
  UBMDMSYSRST,
  UBMDMTCK,
  UBMDMTDI
);
  parameter [0:0] AEN_BGBS0 = 1'b0;
  parameter [0:0] AEN_BGBS1 = 1'b0;
  parameter [0:0] AEN_MASTER0 = 1'b0;
  parameter [0:0] AEN_MASTER1 = 1'b0;
  parameter [0:0] AEN_PD0 = 1'b0;
  parameter [0:0] AEN_PD1 = 1'b0;
  parameter [0:0] AEN_QPLL0 = 1'b0;
  parameter [0:0] AEN_QPLL0_FBDIV = 1'b1;
  parameter [0:0] AEN_QPLL1 = 1'b0;
  parameter [0:0] AEN_QPLL1_FBDIV = 1'b1;
  parameter [0:0] AEN_REFCLK0 = 1'b0;
  parameter [0:0] AEN_REFCLK1 = 1'b0;
  parameter [0:0] AEN_RESET0 = 1'b0;
  parameter [0:0] AEN_RESET1 = 1'b0;
  parameter [0:0] AEN_SDM0DATA = 1'b0;
  parameter [0:0] AEN_SDM0RESET = 1'b0;
  parameter [0:0] AEN_SDM0TOGGLE = 1'b0;
  parameter [0:0] AEN_SDM0WIDTH = 1'b0;
  parameter [0:0] AEN_SDM1DATA = 1'b0;
  parameter [0:0] AEN_SDM1RESET = 1'b0;
  parameter [0:0] AEN_SDM1TOGGLE = 1'b0;
  parameter [0:0] AEN_SDM1WIDTH = 1'b0;
  parameter [3:0] AQDMUXSEL1 = 4'b0000;
  parameter [3:0] AVCC_SENSE_SEL = 4'b0000;
  parameter [3:0] AVTT_SENSE_SEL = 4'b0000;
  parameter [0:0] A_BGMONITOREN = 1'b0;
  parameter [0:0] A_BGPD = 1'b0;
  parameter [0:0] A_GTREFCLKPD0 = 1'b0;
  parameter [0:0] A_GTREFCLKPD1 = 1'b0;
  parameter [0:0] A_QPLL0LOCKEN = 1'b0;
  parameter [0:0] A_QPLL0PD = 1'b0;
  parameter [0:0] A_QPLL0RESET = 1'b0;
  parameter [0:0] A_QPLL1LOCKEN = 1'b0;
  parameter [0:0] A_QPLL1PD = 1'b0;
  parameter [0:0] A_QPLL1RESET = 1'b0;
  parameter [8:0] A_SDM0DATA_HIGH = 9'b000000000;
  parameter [15:0] A_SDM0DATA_LOW = 16'b0000000000000000;
  parameter [0:0] A_SDM0RESET = 1'b0;
  parameter [0:0] A_SDM0TOGGLE = 1'b0;
  parameter [8:0] A_SDM1DATA_HIGH = 9'b000000000;
  parameter [15:0] A_SDM1DATA_LOW = 16'b0000000000000000;
  parameter [0:0] A_SDM1RESET = 1'b0;
  parameter [0:0] A_SDM1TOGGLE = 1'b0;
  parameter [15:0] BIAS_CFG0 = 16'h0000;
  parameter [15:0] BIAS_CFG1 = 16'h0000;
  parameter [15:0] BIAS_CFG2 = 16'h0000;
  parameter [15:0] BIAS_CFG3 = 16'h0000;
  parameter [15:0] BIAS_CFG4 = 16'h0000;
  parameter [15:0] BIAS_CFG_RSVD = 16'h0000;
  parameter [1:0] COMMON_AMUX_SEL0 = 2'b00;
  parameter [1:0] COMMON_AMUX_SEL1 = 2'b00;
  parameter [15:0] COMMON_CFG0 = 16'h0000;
  parameter [15:0] COMMON_CFG1 = 16'h0000;
  parameter [0:0] COMMON_INSTANTIATED = 1'b1;
  parameter [15:0] POR_CFG = 16'h0000;
  parameter [15:0] PPF0_CFG = 16'h0F00;
  parameter [15:0] PPF1_CFG = 16'h0F00;
  parameter QPLL0CLKOUT_RATE = "FULL";
  parameter [2:0] QPLL0_AMONITOR_SEL = 3'b000;
  parameter [15:0] QPLL0_CFG0 = 16'h391C;
  parameter [15:0] QPLL0_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL0_CFG2 = 16'h0F80;
  parameter [15:0] QPLL0_CFG2_G3 = 16'h0F80;
  parameter [15:0] QPLL0_CFG3 = 16'h0120;
  parameter [15:0] QPLL0_CFG4 = 16'h0002;
  parameter [9:0] QPLL0_CP = 10'b0000011111;
  parameter [9:0] QPLL0_CP_G3 = 10'b0000011111;
  parameter integer QPLL0_FBDIV = 66;
  parameter integer QPLL0_FBDIV_G3 = 80;
  parameter [15:0] QPLL0_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL0_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL0_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL0_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL0_LPF = 10'b1011111111;
  parameter [9:0] QPLL0_LPF_G3 = 10'b1111111111;
  parameter [0:0] QPLL0_PCI_EN = 1'b0;
  parameter [0:0] QPLL0_RATE_SW_USE_DRP = 1'b0;
  parameter integer QPLL0_REFCLK_DIV = 1;
  parameter [15:0] QPLL0_SDM_CFG0 = 16'h0040;
  parameter [15:0] QPLL0_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL0_SDM_CFG2 = 16'h0000;
  parameter QPLL1CLKOUT_RATE = "FULL";
  parameter [2:0] QPLL1_AMONITOR_SEL = 3'b000;
  parameter [15:0] QPLL1_CFG0 = 16'h691C;
  parameter [15:0] QPLL1_CFG1 = 16'h0020;
  parameter [15:0] QPLL1_CFG1_G3 = 16'h0020;
  parameter [15:0] QPLL1_CFG2 = 16'h0F80;
  parameter [15:0] QPLL1_CFG2_G3 = 16'h0F80;
  parameter [15:0] QPLL1_CFG3 = 16'h0120;
  parameter [15:0] QPLL1_CFG4 = 16'h0002;
  parameter [9:0] QPLL1_CP = 10'b0000011111;
  parameter [9:0] QPLL1_CP_G3 = 10'b0000011111;
  parameter integer QPLL1_FBDIV = 66;
  parameter integer QPLL1_FBDIV_G3 = 80;
  parameter [15:0] QPLL1_INIT_CFG0 = 16'h0000;
  parameter [7:0] QPLL1_INIT_CFG1 = 8'h00;
  parameter [15:0] QPLL1_LOCK_CFG = 16'h01E8;
  parameter [15:0] QPLL1_LOCK_CFG_G3 = 16'h21E8;
  parameter [9:0] QPLL1_LPF = 10'b1011111111;
  parameter [9:0] QPLL1_LPF_G3 = 10'b1111111111;
  parameter [0:0] QPLL1_PCI_EN = 1'b0;
  parameter [0:0] QPLL1_RATE_SW_USE_DRP = 1'b0;
  parameter integer QPLL1_REFCLK_DIV = 1;
  parameter [15:0] QPLL1_SDM_CFG0 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG1 = 16'h0000;
  parameter [15:0] QPLL1_SDM_CFG2 = 16'h0000;
  parameter [0:0] RCALSAP_TESTEN = 1'b0;
  parameter [0:0] RCAL_APROBE = 1'b0;
  parameter [0:0] REFCLK0_EN_DC_COUP = 1'b0;
  parameter [0:0] REFCLK0_VCM_HIGH = 1'b0;
  parameter [0:0] REFCLK0_VCM_LOW = 1'b0;
  parameter [0:0] REFCLK1_EN_DC_COUP = 1'b0;
  parameter [0:0] REFCLK1_VCM_HIGH = 1'b0;
  parameter [0:0] REFCLK1_VCM_LOW = 1'b0;
  parameter [15:0] RSVD_ATTR0 = 16'h0000;
  parameter [15:0] RSVD_ATTR1 = 16'h0000;
  parameter [15:0] RSVD_ATTR2 = 16'h0000;
  parameter [15:0] RSVD_ATTR3 = 16'h0000;
  parameter [1:0] RXRECCLKOUT0_SEL = 2'b00;
  parameter [1:0] RXRECCLKOUT1_SEL = 2'b00;
  parameter [0:0] SARC_ENB = 1'b0;
  parameter [0:0] SARC_SEL = 1'b0;
  parameter [15:0] SDM0INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM0INITSEED0_1 = 9'b000000000;
  parameter [15:0] SDM1INITSEED0_0 = 16'b0000000000000000;
  parameter [8:0] SDM1INITSEED0_1 = 9'b000000000;
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter SIM_MODE = "FAST";
  parameter SIM_RESET_SPEEDUP = "TRUE";
  parameter [15:0] UB_CFG0 = 16'h0000;
  parameter [15:0] UB_CFG1 = 16'h0000;
  parameter [15:0] UB_CFG2 = 16'h0000;
  parameter [15:0] UB_CFG3 = 16'h0000;
  parameter [15:0] UB_CFG4 = 16'h0000;
  parameter [15:0] UB_CFG5 = 16'h0400;
  parameter [15:0] UB_CFG6 = 16'h0000;
  parameter [1:0] VCCAUX_SENSE_SEL = 2'b00;
   output CSSDSTOPCLKDONE0;
   output CSSDSTOPCLKDONE1;
   output DRPRDY;
   output QPLL0FBCLKLOST;
   output QPLL0LOCK;
   output QPLL0OUTCLK;
   output QPLL0OUTREFCLK;
   output QPLL0REFCLKLOST;
   output QPLL1FBCLKLOST;
   output QPLL1LOCK;
   output QPLL1OUTCLK;
   output QPLL1OUTREFCLK;
   output QPLL1REFCLKLOST;
   output REFCLKOUTMONITOR0;
   output REFCLKOUTMONITOR1;
   output UBDEN;
   output UBDWE;
   output UBMDMTDO;
   output UBRSVDOUT;
   output UBTXUART;
   output [13:0] PMASCANOUT;
   output [14:0] SDM0TESTDATA;
   output [14:0] SDM1TESTDATA;
   output [15:0] DRPDO;
   output [15:0] UBDADDR;
   output [15:0] UBDI;
   output [1:0] RXRECCLK0SEL;
   output [1:0] RXRECCLK1SEL;
   output [3:0] SARCCLK;
   output [3:0] SDM0FINALOUT;
   output [3:0] SDM1FINALOUT;
   output [7:0] PMARSVDOUT0;
   output [7:0] PMARSVDOUT1;
   output [7:0] QPLLDMONITOR0;
   output [7:0] QPLLDMONITOR1;
   input BGBYPASSB;
   input BGMONITORENB;
   input BGPDB;
   input BGRCALOVRDENB;
   input CSSDSTOPCLK0;
   input CSSDSTOPCLK1;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input GTGREFCLK0;
   input GTGREFCLK1;
   input GTNORTHREFCLK00;
   input GTNORTHREFCLK01;
   input GTNORTHREFCLK10;
   input GTNORTHREFCLK11;
   input GTREFCLK00;
   input GTREFCLK01;
   input GTREFCLK10;
   input GTREFCLK11;
   input GTSOUTHREFCLK00;
   input GTSOUTHREFCLK01;
   input GTSOUTHREFCLK10;
   input GTSOUTHREFCLK11;
   input PMASCANENB;
   input QDPMASCANMODEB;
   input QDPMASCANRSTEN;
   input QPLL0CLKRSVD0;
   input QPLL0CLKRSVD1;
   input QPLL0LOCKDETCLK;
   input QPLL0LOCKEN;
   input QPLL0PD;
   input QPLL0RESET;
   input QPLL1CLKRSVD0;
   input QPLL1CLKRSVD1;
   input QPLL1LOCKDETCLK;
   input QPLL1LOCKEN;
   input QPLL1PD;
   input QPLL1RESET;
   input RCALENB;
   input SDM0RESET;
   input SDM0TOGGLE;
   input SDM1RESET;
   input SDM1TOGGLE;
   input UBCFGSTREAMEN;
   input UBDRDY;
   input UBENABLE;
   input UBIOLMBRST;
   input UBMBRST;
   input UBMDMCAPTURE;
   input UBMDMDBGRST;
   input UBMDMDBGUPDATE;
   input UBMDMSHIFT;
   input UBMDMSYSRST;
   input UBMDMTCK;
   input UBMDMTDI;
   input [13:0] PMASCANCLK;
   input [13:0] PMASCANIN;
   input [15:0] DRPADDR;
   input [15:0] DRPDI;
   input [15:0] UBDO;
   input [1:0] SDM0WIDTH;
   input [1:0] SDM1WIDTH;
   input [1:0] UBGPI;
   input [1:0] UBINTR;
   input [24:0] SDM0DATA;
   input [24:0] SDM1DATA;
   input [2:0] PCIERATEQPLL0;
   input [2:0] PCIERATEQPLL1;
   input [2:0] QPLL0REFCLKSEL;
   input [2:0] QPLL1REFCLKSEL;
   input [3:0] RXRECCLK;
   input [3:0] UBMDMREGEN;
   input [4:0] BGRCALOVRD;
   input [4:0] QPLLRSVD2;
   input [4:0] QPLLRSVD3;
   input [7:0] PMARSVD0;
   input [7:0] PMARSVD1;
   input [7:0] QPLL0FBDIV;
   input [7:0] QPLL1FBDIV;
   input [7:0] QPLLRSVD1;
   input [7:0] QPLLRSVD4;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module GTZE2_OCTAL_TEST (
  CFGBADVERSIONB,
  CFGCRCERRB,
  CFGGTZDONEB,
  CFGSEUERRB,
  DRPDO,
  DRPRDY,
  DRPSTATUS,
  DRPWDTERR,
  FIBRSVDOUT0,
  FIBRSVDOUT1,
  FIBRSVDOUT2,
  FIBRSVDOUT3,
  FIBRSVDOUT4,
  FIBRSVDOUT5,
  FIBRSVDOUT6,
  FIBRSVDOUT7,
  GTZINITDONEB,
  GTZTXN0,
  GTZTXN1,
  GTZTXN2,
  GTZTXN3,
  GTZTXN4,
  GTZTXN5,
  GTZTXN6,
  GTZTXN7,
  GTZTXP0,
  GTZTXP1,
  GTZTXP2,
  GTZTXP3,
  GTZTXP4,
  GTZTXP5,
  GTZTXP6,
  GTZTXP7,
  RSVDOUT,
  RXDATA0,
  RXDATA1,
  RXDATA2,
  RXDATA3,
  RXDATA4,
  RXDATA5,
  RXDATA6,
  RXDATA7,
  RXDATAVALID0,
  RXDATAVALID1,
  RXDATAVALID2,
  RXDATAVALID3,
  RXDATAVALID4,
  RXDATAVALID5,
  RXDATAVALID6,
  RXDATAVALID7,
  RXFIFOSTATUS0,
  RXFIFOSTATUS1,
  RXFIFOSTATUS2,
  RXFIFOSTATUS3,
  RXFIFOSTATUS4,
  RXFIFOSTATUS5,
  RXFIFOSTATUS6,
  RXFIFOSTATUS7,
  RXHEADER0,
  RXHEADER1,
  RXHEADER2,
  RXHEADER3,
  RXHEADER4,
  RXHEADER5,
  RXHEADER6,
  RXHEADER7,
  RXHEADERVALID0,
  RXHEADERVALID1,
  RXHEADERVALID2,
  RXHEADERVALID3,
  RXHEADERVALID4,
  RXHEADERVALID5,
  RXHEADERVALID6,
  RXHEADERVALID7,
  RXOUTCLK0,
  RXOUTCLK1,
  RXOUTCLK2,
  RXOUTCLK3,
  RXPRBSPASS0,
  RXPRBSPASS1,
  RXPRBSPASS2,
  RXPRBSPASS3,
  RXPRBSPASS4,
  RXPRBSPASS5,
  RXPRBSPASS6,
  RXPRBSPASS7,
  RXRDY0,
  RXRDY1,
  RXRDY2,
  RXRDY3,
  RXRDY4,
  RXRDY5,
  RXRDY6,
  RXRDY7,
  RXRESETDONE0,
  RXRESETDONE1,
  RXRESETDONE2,
  RXRESETDONE3,
  RXRESETDONE4,
  RXRESETDONE5,
  RXRESETDONE6,
  RXRESETDONE7,
  RXSIGNALOK0,
  RXSIGNALOK1,
  RXSIGNALOK2,
  RXSIGNALOK3,
  RXSIGNALOK4,
  RXSIGNALOK5,
  RXSIGNALOK6,
  RXSIGNALOK7,
  SPARESBUSDATAOUT,
  SPARESBUSDONE,
  SPARESBUSRCVDATAVALID,
  SPARESBUSRESULTCODE,
  TSTJTAGSOUT,
  TSTSCANOUT0,
  TSTSCANOUT1,
  TSTTRSOUT,
  TXFIFOSTATUS0,
  TXFIFOSTATUS1,
  TXFIFOSTATUS2,
  TXFIFOSTATUS3,
  TXFIFOSTATUS4,
  TXFIFOSTATUS5,
  TXFIFOSTATUS6,
  TXFIFOSTATUS7,
  TXOUTCLK0,
  TXOUTCLK1,
  TXPHASEOUT0,
  TXPHASEOUT1,
  TXPHASEOUT2,
  TXPHASEOUT3,
  TXPHASEOUT4,
  TXPHASEOUT5,
  TXPHASEOUT6,
  TXPHASEOUT7,
  TXRDY0,
  TXRDY1,
  TXRDY2,
  TXRDY3,
  TXRDY4,
  TXRDY5,
  TXRDY6,
  TXRDY7,
  TXRESETDONE0,
  TXRESETDONE1,
  TXRESETDONE2,
  TXRESETDONE3,
  TXRESETDONE4,
  TXRESETDONE5,
  TXRESETDONE6,
  TXRESETDONE7,
  CFGCLK,
  CFGDATA,
  CFGDATAVALID,
  CFGDEBUGMODEB,
  CFGFORCESEUERRB,
  CFGREADBACKB,
  CORECNTL0,
  CORECNTL1,
  CORECNTL2,
  CORECNTL3,
  CORECNTL4,
  CORECNTL5,
  CORECNTL6,
  CORECNTL7,
  DRPADDR,
  DRPCLK0,
  DRPCLK1,
  DRPCLKSEL,
  DRPDI,
  DRPEN,
  DRPWE,
  FARLOOPBACKEN0,
  FARLOOPBACKEN1,
  FARLOOPBACKEN2,
  FARLOOPBACKEN3,
  FARLOOPBACKEN4,
  FARLOOPBACKEN5,
  FARLOOPBACKEN6,
  FARLOOPBACKEN7,
  FIBRSVDIN0,
  FIBRSVDIN1,
  FIBRSVDIN2,
  FIBRSVDIN3,
  FIBRSVDIN4,
  FIBRSVDIN5,
  FIBRSVDIN6,
  FIBRSVDIN7,
  GTREFCLK0N,
  GTREFCLK0P,
  GTREFCLK1N,
  GTREFCLK1P,
  GTZINIT,
  GTZRXN0,
  GTZRXN1,
  GTZRXN2,
  GTZRXN3,
  GTZRXN4,
  GTZRXN5,
  GTZRXN6,
  GTZRXN7,
  GTZRXP0,
  GTZRXP1,
  GTZRXP2,
  GTZRXP3,
  GTZRXP4,
  GTZRXP5,
  GTZRXP6,
  GTZRXP7,
  GTZRXRESET0,
  GTZRXRESET1,
  GTZRXRESET2,
  GTZRXRESET3,
  GTZRXRESET4,
  GTZRXRESET5,
  GTZRXRESET6,
  GTZRXRESET7,
  GTZTXRESET0,
  GTZTXRESET1,
  GTZTXRESET2,
  GTZTXRESET3,
  GTZTXRESET4,
  GTZTXRESET5,
  GTZTXRESET6,
  GTZTXRESET7,
  NEARLOOPBACKEN0,
  NEARLOOPBACKEN1,
  NEARLOOPBACKEN2,
  NEARLOOPBACKEN3,
  NEARLOOPBACKEN4,
  NEARLOOPBACKEN5,
  NEARLOOPBACKEN6,
  NEARLOOPBACKEN7,
  PLLRECALEN0,
  PLLRECALEN1,
  PLLRECALEN2,
  PLLRECALEN3,
  PLLRECALEN4,
  PLLRECALEN5,
  PLLRECALEN6,
  PLLRECALEN7,
  REFCLKSEL0,
  REFCLKSEL1,
  REFCLKSEL2,
  REFCLKSEL3,
  REFCLKSEL4,
  REFCLKSEL5,
  REFCLKSEL6,
  REFCLKSEL7,
  REFSEL0,
  REFSEL1,
  REFSEL2,
  REFSEL3,
  REFSEL4,
  REFSEL5,
  REFSEL6,
  REFSEL7,
  RSVDIN,
  RXBITSLIP0,
  RXBITSLIP1,
  RXBITSLIP2,
  RXBITSLIP3,
  RXBITSLIP4,
  RXBITSLIP5,
  RXBITSLIP6,
  RXBITSLIP7,
  RXDATAWIDTH0,
  RXDATAWIDTH1,
  RXDATAWIDTH2,
  RXDATAWIDTH3,
  RXDATAWIDTH4,
  RXDATAWIDTH5,
  RXDATAWIDTH6,
  RXDATAWIDTH7,
  RXEN0,
  RXEN1,
  RXEN2,
  RXEN3,
  RXEN4,
  RXEN5,
  RXEN6,
  RXEN7,
  RXFIBRESET0,
  RXFIBRESET1,
  RXFIBRESET2,
  RXFIBRESET3,
  RXFIBRESET4,
  RXFIBRESET5,
  RXFIBRESET6,
  RXFIBRESET7,
  RXGEARBOXSLIP0,
  RXGEARBOXSLIP1,
  RXGEARBOXSLIP2,
  RXGEARBOXSLIP3,
  RXGEARBOXSLIP4,
  RXGEARBOXSLIP5,
  RXGEARBOXSLIP6,
  RXGEARBOXSLIP7,
  RXLATCLK,
  RXPOLARITY0,
  RXPOLARITY1,
  RXPOLARITY2,
  RXPOLARITY3,
  RXPOLARITY4,
  RXPOLARITY5,
  RXPOLARITY6,
  RXPOLARITY7,
  RXPRBSEN0,
  RXPRBSEN1,
  RXPRBSEN2,
  RXPRBSEN3,
  RXPRBSEN4,
  RXPRBSEN5,
  RXPRBSEN6,
  RXPRBSEN7,
  RXPRBSSEL0,
  RXPRBSSEL1,
  RXPRBSSEL2,
  RXPRBSSEL3,
  RXPRBSSEL4,
  RXPRBSSEL5,
  RXPRBSSEL6,
  RXPRBSSEL7,
  RXRATESEL0,
  RXRATESEL1,
  RXRATESEL2,
  RXRATESEL3,
  RXRATESEL4,
  RXRATESEL5,
  RXRATESEL6,
  RXRATESEL7,
  RXUSRCLK0,
  RXUSRCLK1,
  RXUSRCLK2,
  RXUSRCLK3,
  RXUSRCLK4,
  RXUSRCLK5,
  RXUSRCLK6,
  RXUSRCLK7,
  SBUSCLKSEL,
  SBUSRESETB,
  SPARESBUSCOMMAND,
  SPARESBUSDATA,
  SPARESBUSDATAADDR,
  SPARESBUSEXECUTEB,
  SPARESBUSRCVDATAVALIDSEL,
  SPARESBUSRECADDR,
  TSTRSVD0,
  TSTRSVD1,
  TSTRSVD2,
  TSTRSVD3,
  TSTRSVD4,
  TXATTNCTRL0,
  TXATTNCTRL1,
  TXATTNCTRL2,
  TXATTNCTRL3,
  TXATTNCTRL4,
  TXATTNCTRL5,
  TXATTNCTRL6,
  TXATTNCTRL7,
  TXDATA0,
  TXDATA1,
  TXDATA2,
  TXDATA3,
  TXDATA4,
  TXDATA5,
  TXDATA6,
  TXDATA7,
  TXDATAWIDTH0,
  TXDATAWIDTH1,
  TXDATAWIDTH2,
  TXDATAWIDTH3,
  TXDATAWIDTH4,
  TXDATAWIDTH5,
  TXDATAWIDTH6,
  TXDATAWIDTH7,
  TXEN0,
  TXEN1,
  TXEN2,
  TXEN3,
  TXEN4,
  TXEN5,
  TXEN6,
  TXEN7,
  TXEQPOSTCTRL0,
  TXEQPOSTCTRL1,
  TXEQPOSTCTRL2,
  TXEQPOSTCTRL3,
  TXEQPOSTCTRL4,
  TXEQPOSTCTRL5,
  TXEQPOSTCTRL6,
  TXEQPOSTCTRL7,
  TXEQPRECTRL0,
  TXEQPRECTRL1,
  TXEQPRECTRL2,
  TXEQPRECTRL3,
  TXEQPRECTRL4,
  TXEQPRECTRL5,
  TXEQPRECTRL6,
  TXEQPRECTRL7,
  TXFIBRESET0,
  TXFIBRESET1,
  TXFIBRESET2,
  TXFIBRESET3,
  TXFIBRESET4,
  TXFIBRESET5,
  TXFIBRESET6,
  TXFIBRESET7,
  TXHEADER0,
  TXHEADER1,
  TXHEADER2,
  TXHEADER3,
  TXHEADER4,
  TXHEADER5,
  TXHEADER6,
  TXHEADER7,
  TXLATCLK,
  TXOUTPUTEN0,
  TXOUTPUTEN1,
  TXOUTPUTEN2,
  TXOUTPUTEN3,
  TXOUTPUTEN4,
  TXOUTPUTEN5,
  TXOUTPUTEN6,
  TXOUTPUTEN7,
  TXOVERRIDEEN0,
  TXOVERRIDEEN1,
  TXOVERRIDEEN2,
  TXOVERRIDEEN3,
  TXOVERRIDEEN4,
  TXOVERRIDEEN5,
  TXOVERRIDEEN6,
  TXOVERRIDEEN7,
  TXOVERRIDEIN0,
  TXOVERRIDEIN1,
  TXOVERRIDEIN2,
  TXOVERRIDEIN3,
  TXOVERRIDEIN4,
  TXOVERRIDEIN5,
  TXOVERRIDEIN6,
  TXOVERRIDEIN7,
  TXPHASECALEN0,
  TXPHASECALEN1,
  TXPHASECALEN2,
  TXPHASECALEN3,
  TXPHASECALEN4,
  TXPHASECALEN5,
  TXPHASECALEN6,
  TXPHASECALEN7,
  TXPHASESLIP0,
  TXPHASESLIP1,
  TXPHASESLIP2,
  TXPHASESLIP3,
  TXPHASESLIP4,
  TXPHASESLIP5,
  TXPHASESLIP6,
  TXPHASESLIP7,
  TXPOLARITY0,
  TXPOLARITY1,
  TXPOLARITY2,
  TXPOLARITY3,
  TXPOLARITY4,
  TXPOLARITY5,
  TXPOLARITY6,
  TXPOLARITY7,
  TXPRBSEN0,
  TXPRBSEN1,
  TXPRBSEN2,
  TXPRBSEN3,
  TXPRBSEN4,
  TXPRBSEN5,
  TXPRBSEN6,
  TXPRBSEN7,
  TXPRBSSEL0,
  TXPRBSSEL1,
  TXPRBSSEL2,
  TXPRBSSEL3,
  TXPRBSSEL4,
  TXPRBSSEL5,
  TXPRBSSEL6,
  TXPRBSSEL7,
  TXRATESEL0,
  TXRATESEL1,
  TXRATESEL2,
  TXRATESEL3,
  TXRATESEL4,
  TXRATESEL5,
  TXRATESEL6,
  TXRATESEL7,
  TXSEQUENCE0,
  TXSEQUENCE1,
  TXSEQUENCE2,
  TXSEQUENCE3,
  TXSEQUENCE4,
  TXSEQUENCE5,
  TXSEQUENCE6,
  TXSEQUENCE7,
  TXSLEWCTRL0,
  TXSLEWCTRL1,
  TXSLEWCTRL2,
  TXSLEWCTRL3,
  TXSLEWCTRL4,
  TXSLEWCTRL5,
  TXSLEWCTRL6,
  TXSLEWCTRL7,
  TXUSRCLK0,
  TXUSRCLK1,
  TXUSRCLK2,
  TXUSRCLK3,
  TXUSRCLK4,
  TXUSRCLK5,
  TXUSRCLK6,
  TXUSRCLK7
);
  parameter [0:0] ACCLK_HYST_EN_0 = 1'b0;
  parameter [0:0] ACCLK_HYST_EN_1 = 1'b0;
  parameter [0:0] ACCLK_MUX_DIV2_SEL_0 = 1'b1;
  parameter [0:0] ACCLK_MUX_DIV2_SEL_1 = 1'b1;
  parameter [0:0] ACCLK_TERM_EN_0 = 1'b0;
  parameter [0:0] ACCLK_TERM_EN_1 = 1'b0;
  parameter [0:0] AEN_MASTER_LANE0 = 1'b0;
  parameter [0:0] AEN_MASTER_LANE1 = 1'b0;
  parameter [0:0] AEN_MASTER_LANE2 = 1'b0;
  parameter [0:0] AEN_MASTER_LANE3 = 1'b0;
  parameter [0:0] AEN_MASTER_LANE4 = 1'b0;
  parameter [0:0] AEN_MASTER_LANE5 = 1'b0;
  parameter [0:0] AEN_MASTER_LANE6 = 1'b0;
  parameter [0:0] AEN_MASTER_LANE7 = 1'b0;
  parameter [0:0] AEN_RESET_LANE0 = 1'b0;
  parameter [0:0] AEN_RESET_LANE1 = 1'b0;
  parameter [0:0] AEN_RESET_LANE2 = 1'b0;
  parameter [0:0] AEN_RESET_LANE3 = 1'b0;
  parameter [0:0] AEN_RESET_LANE4 = 1'b0;
  parameter [0:0] AEN_RESET_LANE5 = 1'b0;
  parameter [0:0] AEN_RESET_LANE6 = 1'b0;
  parameter [0:0] AEN_RESET_LANE7 = 1'b0;
  parameter [0:0] A_GTZRXRESET_LANE0 = 1'b0;
  parameter [0:0] A_GTZRXRESET_LANE1 = 1'b0;
  parameter [0:0] A_GTZRXRESET_LANE2 = 1'b0;
  parameter [0:0] A_GTZRXRESET_LANE3 = 1'b0;
  parameter [0:0] A_GTZRXRESET_LANE4 = 1'b0;
  parameter [0:0] A_GTZRXRESET_LANE5 = 1'b0;
  parameter [0:0] A_GTZRXRESET_LANE6 = 1'b0;
  parameter [0:0] A_GTZRXRESET_LANE7 = 1'b0;
  parameter [0:0] A_GTZTXRESET_LANE0 = 1'b0;
  parameter [0:0] A_GTZTXRESET_LANE1 = 1'b0;
  parameter [0:0] A_GTZTXRESET_LANE2 = 1'b0;
  parameter [0:0] A_GTZTXRESET_LANE3 = 1'b0;
  parameter [0:0] A_GTZTXRESET_LANE4 = 1'b0;
  parameter [0:0] A_GTZTXRESET_LANE5 = 1'b0;
  parameter [0:0] A_GTZTXRESET_LANE6 = 1'b0;
  parameter [0:0] A_GTZTXRESET_LANE7 = 1'b0;
  parameter [0:0] A_RXFIBRESET_LANE0 = 1'b0;
  parameter [0:0] A_RXFIBRESET_LANE1 = 1'b0;
  parameter [0:0] A_RXFIBRESET_LANE2 = 1'b0;
  parameter [0:0] A_RXFIBRESET_LANE3 = 1'b0;
  parameter [0:0] A_RXFIBRESET_LANE4 = 1'b0;
  parameter [0:0] A_RXFIBRESET_LANE5 = 1'b0;
  parameter [0:0] A_RXFIBRESET_LANE6 = 1'b0;
  parameter [0:0] A_RXFIBRESET_LANE7 = 1'b0;
  parameter [0:0] A_TXFIBRESET_LANE0 = 1'b0;
  parameter [0:0] A_TXFIBRESET_LANE1 = 1'b0;
  parameter [0:0] A_TXFIBRESET_LANE2 = 1'b0;
  parameter [0:0] A_TXFIBRESET_LANE3 = 1'b0;
  parameter [0:0] A_TXFIBRESET_LANE4 = 1'b0;
  parameter [0:0] A_TXFIBRESET_LANE5 = 1'b0;
  parameter [0:0] A_TXFIBRESET_LANE6 = 1'b0;
  parameter [0:0] A_TXFIBRESET_LANE7 = 1'b0;
  parameter [9:0] BLOCK_TRANSFER_REG = 10'b0000000000;
  parameter [31:0] BROADCAST_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] BROADCAST_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] BROADCAST_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] BROADCAST_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] BROADCAST_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] BROADCAST_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] BROADCAST_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] BROADCAST_CTRL_LANE7 = 32'h00000000;
  parameter [0:0] BYPASS_FIRMWARE_CRC_CHECK = 1'b0;
  parameter [1:0] BYPASS_SERDES_CONFIG = 2'b00;
  parameter [1:0] CFG_DRV_IMP_CONFIG = 2'b01;
  parameter [1:0] CLKOBS_CK_DIV = 2'b00;
  parameter [3:0] CLKOBS_CK_SEL = 4'b0000;
  parameter [1:0] CLK_DRV_IMP_CONFIG = 2'b01;
  parameter [0:0] CONFIG_MEM_WRITE_EN = 1'b0;
  parameter [1:0] DRP_DRV_IMP_CONFIG = 2'b01;
  parameter [1:0] DRV_IMP_CONFIG_LANE0 = 2'b01;
  parameter [1:0] DRV_IMP_CONFIG_LANE1 = 2'b01;
  parameter [1:0] DRV_IMP_CONFIG_LANE2 = 2'b01;
  parameter [1:0] DRV_IMP_CONFIG_LANE3 = 2'b01;
  parameter [1:0] DRV_IMP_CONFIG_LANE4 = 2'b01;
  parameter [1:0] DRV_IMP_CONFIG_LANE5 = 2'b01;
  parameter [1:0] DRV_IMP_CONFIG_LANE6 = 2'b01;
  parameter [1:0] DRV_IMP_CONFIG_LANE7 = 2'b01;
  parameter [16:0] FIB_ASYNC_CTRL_LANE0 = 17'h0FDFF;
  parameter [16:0] FIB_ASYNC_CTRL_LANE1 = 17'h0FDFF;
  parameter [16:0] FIB_ASYNC_CTRL_LANE2 = 17'h0FDFF;
  parameter [16:0] FIB_ASYNC_CTRL_LANE3 = 17'h0FDFF;
  parameter [16:0] FIB_ASYNC_CTRL_LANE4 = 17'h0FDFF;
  parameter [16:0] FIB_ASYNC_CTRL_LANE5 = 17'h0FDFF;
  parameter [16:0] FIB_ASYNC_CTRL_LANE6 = 17'h0FDFF;
  parameter [16:0] FIB_ASYNC_CTRL_LANE7 = 17'h0FDFF;
  parameter FIB_IGNORE_BROADCAST_LANE0 = "FALSE";
  parameter FIB_IGNORE_BROADCAST_LANE1 = "FALSE";
  parameter FIB_IGNORE_BROADCAST_LANE2 = "FALSE";
  parameter FIB_IGNORE_BROADCAST_LANE3 = "FALSE";
  parameter FIB_IGNORE_BROADCAST_LANE4 = "FALSE";
  parameter FIB_IGNORE_BROADCAST_LANE5 = "FALSE";
  parameter FIB_IGNORE_BROADCAST_LANE6 = "FALSE";
  parameter FIB_IGNORE_BROADCAST_LANE7 = "FALSE";
  parameter FIB_LOOPBACK_SEL_LANE0 = "NORMAL";
  parameter FIB_LOOPBACK_SEL_LANE1 = "NORMAL";
  parameter FIB_LOOPBACK_SEL_LANE2 = "NORMAL";
  parameter FIB_LOOPBACK_SEL_LANE3 = "NORMAL";
  parameter FIB_LOOPBACK_SEL_LANE4 = "NORMAL";
  parameter FIB_LOOPBACK_SEL_LANE5 = "NORMAL";
  parameter FIB_LOOPBACK_SEL_LANE6 = "NORMAL";
  parameter FIB_LOOPBACK_SEL_LANE7 = "NORMAL";
  parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE0 = 8'h00;
  parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE1 = 8'h00;
  parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE2 = 8'h00;
  parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE3 = 8'h00;
  parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE4 = 8'h00;
  parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE5 = 8'h00;
  parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE6 = 8'h00;
  parameter [7:0] FIB_MULTICAST_GROUP_ID_LANE7 = 8'h00;
  parameter FIB_NEAREND_LPBK_CLK_SEL_LANE0 = "TXOUTCLKPMA";
  parameter FIB_NEAREND_LPBK_CLK_SEL_LANE1 = "TXOUTCLKPMA";
  parameter FIB_NEAREND_LPBK_CLK_SEL_LANE2 = "TXOUTCLKPMA";
  parameter FIB_NEAREND_LPBK_CLK_SEL_LANE3 = "TXOUTCLKPMA";
  parameter FIB_NEAREND_LPBK_CLK_SEL_LANE4 = "TXOUTCLKPMA";
  parameter FIB_NEAREND_LPBK_CLK_SEL_LANE5 = "TXOUTCLKPMA";
  parameter FIB_NEAREND_LPBK_CLK_SEL_LANE6 = "TXOUTCLKPMA";
  parameter FIB_NEAREND_LPBK_CLK_SEL_LANE7 = "TXOUTCLKPMA";
  parameter [0:0] FIB_RSVD_LANE0 = 1'b0;
  parameter [0:0] FIB_RSVD_LANE1 = 1'b0;
  parameter [0:0] FIB_RSVD_LANE2 = 1'b0;
  parameter [0:0] FIB_RSVD_LANE3 = 1'b0;
  parameter [0:0] FIB_RSVD_LANE4 = 1'b0;
  parameter [0:0] FIB_RSVD_LANE5 = 1'b0;
  parameter [0:0] FIB_RSVD_LANE6 = 1'b0;
  parameter [0:0] FIB_RSVD_LANE7 = 1'b0;
  parameter [31:0] FIB_RSVD_REG_LANE0 = 32'h00000000;
  parameter [31:0] FIB_RSVD_REG_LANE1 = 32'h00000000;
  parameter [31:0] FIB_RSVD_REG_LANE2 = 32'h00000000;
  parameter [31:0] FIB_RSVD_REG_LANE3 = 32'h00000000;
  parameter [31:0] FIB_RSVD_REG_LANE4 = 32'h00000000;
  parameter [31:0] FIB_RSVD_REG_LANE5 = 32'h00000000;
  parameter [31:0] FIB_RSVD_REG_LANE6 = 32'h00000000;
  parameter [31:0] FIB_RSVD_REG_LANE7 = 32'h00000000;
  parameter [0:0] F_GTZDONE = 1'b0;
  parameter [0:0] F_GTZINITDONE = 1'b0;
  parameter [0:0] F_UAXFSM_RESTART = 1'b0;
  parameter [0:0] F_USE_THIS_YOSEMITE = 1'b0;
  parameter [1:0] GLOB_DRV_IMP_CONFIG = 2'b01;
  parameter [0:0] GTZ_POWER_UP_LANE0 = 1'b1;
  parameter [0:0] GTZ_POWER_UP_LANE1 = 1'b1;
  parameter [0:0] GTZ_POWER_UP_LANE2 = 1'b1;
  parameter [0:0] GTZ_POWER_UP_LANE3 = 1'b1;
  parameter [0:0] GTZ_POWER_UP_LANE4 = 1'b1;
  parameter [0:0] GTZ_POWER_UP_LANE5 = 1'b1;
  parameter [0:0] GTZ_POWER_UP_LANE6 = 1'b1;
  parameter [0:0] GTZ_POWER_UP_LANE7 = 1'b1;
  parameter [0:0] IGNORE_DOUBLE_SEU_ERR = 1'b0;
  parameter [0:0] IGNORE_FIRMWARE_CRC = 1'b0;
  parameter [0:0] IGNORE_SINGLE_SEU_ERR = 1'b0;
  parameter [4:0] MULTI_LANE_MODE = 5'b10011;
  parameter [1:0] ODIO_DONE_DRV_IMP_CONFIG = 2'b11;
  parameter [1:0] ODIO_INIT_B_DRV_IMP_CONFIG = 2'b11;
  parameter [31:0] PMA_CTRL_1_LANE0 = 32'h00000000;
  parameter [31:0] PMA_CTRL_1_LANE1 = 32'h00000000;
  parameter [31:0] PMA_CTRL_1_LANE2 = 32'h00000000;
  parameter [31:0] PMA_CTRL_1_LANE3 = 32'h00000000;
  parameter [31:0] PMA_CTRL_1_LANE4 = 32'h00000000;
  parameter [31:0] PMA_CTRL_1_LANE5 = 32'h00000000;
  parameter [31:0] PMA_CTRL_1_LANE6 = 32'h00000000;
  parameter [31:0] PMA_CTRL_1_LANE7 = 32'h00000000;
  parameter [31:0] PMA_CTRL_2_LANE0 = 32'h00000000;
  parameter [31:0] PMA_CTRL_2_LANE1 = 32'h00000000;
  parameter [31:0] PMA_CTRL_2_LANE2 = 32'h00000000;
  parameter [31:0] PMA_CTRL_2_LANE3 = 32'h00000000;
  parameter [31:0] PMA_CTRL_2_LANE4 = 32'h00000000;
  parameter [31:0] PMA_CTRL_2_LANE5 = 32'h00000000;
  parameter [31:0] PMA_CTRL_2_LANE6 = 32'h00000000;
  parameter [31:0] PMA_CTRL_2_LANE7 = 32'h00000000;
  parameter [31:0] PMA_WIDTH_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] PMA_WIDTH_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] PMA_WIDTH_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] PMA_WIDTH_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] PMA_WIDTH_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] PMA_WIDTH_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] PMA_WIDTH_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] PMA_WIDTH_CTRL_LANE7 = 32'h00000000;
  parameter [1:0] RESETDONE_IGNORE_RDY_LANE0 = 2'b00;
  parameter [1:0] RESETDONE_IGNORE_RDY_LANE1 = 2'b00;
  parameter [1:0] RESETDONE_IGNORE_RDY_LANE2 = 2'b00;
  parameter [1:0] RESETDONE_IGNORE_RDY_LANE3 = 2'b00;
  parameter [1:0] RESETDONE_IGNORE_RDY_LANE4 = 2'b00;
  parameter [1:0] RESETDONE_IGNORE_RDY_LANE5 = 2'b00;
  parameter [1:0] RESETDONE_IGNORE_RDY_LANE6 = 2'b00;
  parameter [1:0] RESETDONE_IGNORE_RDY_LANE7 = 2'b00;
  parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE0 = 2'b00;
  parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE1 = 2'b00;
  parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE2 = 2'b00;
  parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE3 = 2'b00;
  parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE4 = 2'b00;
  parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE5 = 2'b00;
  parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE6 = 2'b00;
  parameter [1:0] RESET_IGNORE_FIBINITDONE_LANE7 = 2'b00;
  parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE0 = 2'b00;
  parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE1 = 2'b00;
  parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE2 = 2'b00;
  parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE3 = 2'b00;
  parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE4 = 2'b00;
  parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE5 = 2'b00;
  parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE6 = 2'b00;
  parameter [1:0] RESET_IGNORE_GTZINITDONE_LANE7 = 2'b00;
  parameter [1:0] RESET_MODE_LANE0 = 2'b00;
  parameter [1:0] RESET_MODE_LANE1 = 2'b00;
  parameter [1:0] RESET_MODE_LANE2 = 2'b00;
  parameter [1:0] RESET_MODE_LANE3 = 2'b00;
  parameter [1:0] RESET_MODE_LANE4 = 2'b00;
  parameter [1:0] RESET_MODE_LANE5 = 2'b00;
  parameter [1:0] RESET_MODE_LANE6 = 2'b00;
  parameter [1:0] RESET_MODE_LANE7 = 2'b00;
  parameter [31:0] RSVD_ADDR102_LANE0 = 32'h00005F00;
  parameter [31:0] RSVD_ADDR102_LANE1 = 32'h00005F00;
  parameter [31:0] RSVD_ADDR102_LANE2 = 32'h00005F00;
  parameter [31:0] RSVD_ADDR102_LANE3 = 32'h00005F00;
  parameter [31:0] RSVD_ADDR102_LANE4 = 32'h00005F00;
  parameter [31:0] RSVD_ADDR102_LANE5 = 32'h00005F00;
  parameter [31:0] RSVD_ADDR102_LANE6 = 32'h00005F00;
  parameter [31:0] RSVD_ADDR102_LANE7 = 32'h00005F00;
  parameter [31:0] RSVD_ADDR103_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR103_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR103_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR103_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR103_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR103_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR103_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR103_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR104_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR104_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR104_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR104_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR104_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR104_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR104_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR104_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR105_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR105_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR105_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR105_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR105_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR105_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR105_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR105_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR106_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR106_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR106_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR106_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR106_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR106_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR106_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR106_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR107_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR107_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR107_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR107_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR107_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR107_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR107_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR107_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR108_LANE0 = 32'h08140000;
  parameter [31:0] RSVD_ADDR108_LANE1 = 32'h08140000;
  parameter [31:0] RSVD_ADDR108_LANE2 = 32'h08140000;
  parameter [31:0] RSVD_ADDR108_LANE3 = 32'h08140000;
  parameter [31:0] RSVD_ADDR108_LANE4 = 32'h08140000;
  parameter [31:0] RSVD_ADDR108_LANE5 = 32'h08140000;
  parameter [31:0] RSVD_ADDR108_LANE6 = 32'h08140000;
  parameter [31:0] RSVD_ADDR108_LANE7 = 32'h08140000;
  parameter [31:0] RSVD_ADDR109_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR109_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR109_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR109_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR109_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR109_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR109_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR109_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR10_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR10_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR10_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR10_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR10_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR10_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR10_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR10_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR110_LANE0 = 32'h3B58C6D0;
  parameter [31:0] RSVD_ADDR110_LANE1 = 32'h3B58C6D0;
  parameter [31:0] RSVD_ADDR110_LANE2 = 32'h3B58C6D0;
  parameter [31:0] RSVD_ADDR110_LANE3 = 32'h3B58C6D0;
  parameter [31:0] RSVD_ADDR110_LANE4 = 32'h3B58C6D0;
  parameter [31:0] RSVD_ADDR110_LANE5 = 32'h3B58C6D0;
  parameter [31:0] RSVD_ADDR110_LANE6 = 32'h3B58C6D0;
  parameter [31:0] RSVD_ADDR110_LANE7 = 32'h3B58C6D0;
  parameter [31:0] RSVD_ADDR111_LANE0 = 32'h0000810F;
  parameter [31:0] RSVD_ADDR111_LANE1 = 32'h0000810F;
  parameter [31:0] RSVD_ADDR111_LANE2 = 32'h0000810F;
  parameter [31:0] RSVD_ADDR111_LANE3 = 32'h0000810F;
  parameter [31:0] RSVD_ADDR111_LANE4 = 32'h0000810F;
  parameter [31:0] RSVD_ADDR111_LANE5 = 32'h0000810F;
  parameter [31:0] RSVD_ADDR111_LANE6 = 32'h0000810F;
  parameter [31:0] RSVD_ADDR111_LANE7 = 32'h0000810F;
  parameter [31:0] RSVD_ADDR112_LANE0 = 32'h05000080;
  parameter [31:0] RSVD_ADDR112_LANE1 = 32'h05000080;
  parameter [31:0] RSVD_ADDR112_LANE2 = 32'h05000080;
  parameter [31:0] RSVD_ADDR112_LANE3 = 32'h05000080;
  parameter [31:0] RSVD_ADDR112_LANE4 = 32'h05000080;
  parameter [31:0] RSVD_ADDR112_LANE5 = 32'h05000080;
  parameter [31:0] RSVD_ADDR112_LANE6 = 32'h05000080;
  parameter [31:0] RSVD_ADDR112_LANE7 = 32'h05000080;
  parameter [31:0] RSVD_ADDR113_LANE0 = 32'h00000100;
  parameter [31:0] RSVD_ADDR113_LANE1 = 32'h00000100;
  parameter [31:0] RSVD_ADDR113_LANE2 = 32'h00000100;
  parameter [31:0] RSVD_ADDR113_LANE3 = 32'h00000100;
  parameter [31:0] RSVD_ADDR113_LANE4 = 32'h00000100;
  parameter [31:0] RSVD_ADDR113_LANE5 = 32'h00000100;
  parameter [31:0] RSVD_ADDR113_LANE6 = 32'h00000100;
  parameter [31:0] RSVD_ADDR113_LANE7 = 32'h00000100;
  parameter [31:0] RSVD_ADDR114_LANE0 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR114_LANE1 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR114_LANE2 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR114_LANE3 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR114_LANE4 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR114_LANE5 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR114_LANE6 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR114_LANE7 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR115_LANE0 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR115_LANE1 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR115_LANE2 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR115_LANE3 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR115_LANE4 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR115_LANE5 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR115_LANE6 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR115_LANE7 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR116_LANE0 = 32'h00000004;
  parameter [31:0] RSVD_ADDR116_LANE1 = 32'h00000004;
  parameter [31:0] RSVD_ADDR116_LANE2 = 32'h00000004;
  parameter [31:0] RSVD_ADDR116_LANE3 = 32'h00000004;
  parameter [31:0] RSVD_ADDR116_LANE4 = 32'h00000004;
  parameter [31:0] RSVD_ADDR116_LANE5 = 32'h00000004;
  parameter [31:0] RSVD_ADDR116_LANE6 = 32'h00000004;
  parameter [31:0] RSVD_ADDR116_LANE7 = 32'h00000004;
  parameter [31:0] RSVD_ADDR117_LANE0 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR117_LANE1 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR117_LANE2 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR117_LANE3 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR117_LANE4 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR117_LANE5 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR117_LANE6 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR117_LANE7 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR118_LANE0 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR118_LANE1 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR118_LANE2 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR118_LANE3 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR118_LANE4 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR118_LANE5 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR118_LANE6 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR118_LANE7 = 32'h0000000C;
  parameter [31:0] RSVD_ADDR119_LANE0 = 32'h0000B7B7;
  parameter [31:0] RSVD_ADDR119_LANE1 = 32'h0000B7B7;
  parameter [31:0] RSVD_ADDR119_LANE2 = 32'h0000B7B7;
  parameter [31:0] RSVD_ADDR119_LANE3 = 32'h0000B7B7;
  parameter [31:0] RSVD_ADDR119_LANE4 = 32'h0000B7B7;
  parameter [31:0] RSVD_ADDR119_LANE5 = 32'h0000B7B7;
  parameter [31:0] RSVD_ADDR119_LANE6 = 32'h0000B7B7;
  parameter [31:0] RSVD_ADDR119_LANE7 = 32'h0000B7B7;
  parameter [31:0] RSVD_ADDR120_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR120_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR120_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR120_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR120_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR120_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR120_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR120_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR121_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR121_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR121_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR121_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR121_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR121_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR121_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR121_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR122_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR122_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR122_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR122_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR122_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR122_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR122_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR122_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR123_LANE0 = 32'h00000001;
  parameter [31:0] RSVD_ADDR123_LANE1 = 32'h00000001;
  parameter [31:0] RSVD_ADDR123_LANE2 = 32'h00000001;
  parameter [31:0] RSVD_ADDR123_LANE3 = 32'h00000001;
  parameter [31:0] RSVD_ADDR123_LANE4 = 32'h00000001;
  parameter [31:0] RSVD_ADDR123_LANE5 = 32'h00000001;
  parameter [31:0] RSVD_ADDR123_LANE6 = 32'h00000001;
  parameter [31:0] RSVD_ADDR123_LANE7 = 32'h00000001;
  parameter [31:0] RSVD_ADDR124_LANE0 = 32'h00000006;
  parameter [31:0] RSVD_ADDR124_LANE1 = 32'h00000006;
  parameter [31:0] RSVD_ADDR124_LANE2 = 32'h00000006;
  parameter [31:0] RSVD_ADDR124_LANE3 = 32'h00000006;
  parameter [31:0] RSVD_ADDR124_LANE4 = 32'h00000006;
  parameter [31:0] RSVD_ADDR124_LANE5 = 32'h00000006;
  parameter [31:0] RSVD_ADDR124_LANE6 = 32'h00000006;
  parameter [31:0] RSVD_ADDR124_LANE7 = 32'h00000006;
  parameter [31:0] RSVD_ADDR125_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR125_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR125_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR125_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR125_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR125_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR125_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR125_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR126_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR126_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR126_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR126_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR126_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR126_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR126_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR126_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR127_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR127_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR127_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR127_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR127_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR127_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR127_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR127_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR128_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR128_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR128_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR128_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR128_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR128_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR128_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR128_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR129_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR129_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR129_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR129_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR129_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR129_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR129_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR129_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR12_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR12_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR12_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR12_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR12_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR12_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR12_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR12_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR130_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR130_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR130_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR130_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR130_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR130_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR130_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR130_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR131_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR131_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR131_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR131_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR131_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR131_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR131_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR131_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR132_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR132_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR132_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR132_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR132_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR132_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR132_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR132_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR133_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR133_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR133_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR133_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR133_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR133_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR133_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR133_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR134_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR134_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR134_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR134_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR134_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR134_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR134_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR134_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR135_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR135_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR135_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR135_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR135_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR135_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR135_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR135_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR136_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR136_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR136_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR136_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR136_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR136_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR136_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR136_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR137_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR137_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR137_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR137_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR137_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR137_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR137_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR137_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR138_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR138_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR138_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR138_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR138_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR138_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR138_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR138_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR139_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR139_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR139_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR139_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR139_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR139_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR139_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR139_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR13_LANE0 = 32'h2712F086;
  parameter [31:0] RSVD_ADDR13_LANE1 = 32'h2712F086;
  parameter [31:0] RSVD_ADDR13_LANE2 = 32'h2712F086;
  parameter [31:0] RSVD_ADDR13_LANE3 = 32'h2712F086;
  parameter [31:0] RSVD_ADDR13_LANE4 = 32'h2712F086;
  parameter [31:0] RSVD_ADDR13_LANE5 = 32'h2712F086;
  parameter [31:0] RSVD_ADDR13_LANE6 = 32'h2712F086;
  parameter [31:0] RSVD_ADDR13_LANE7 = 32'h2712F086;
  parameter [31:0] RSVD_ADDR141_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR141_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR141_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR141_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR141_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR141_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR141_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR141_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR144_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR144_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR144_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR144_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR144_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR144_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR144_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR144_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR145_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR145_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR145_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR145_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR145_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR145_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR145_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR145_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR146_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR146_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR146_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR146_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR146_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR146_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR146_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR146_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR147_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR147_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR147_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR147_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR147_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR147_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR147_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR147_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR148_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR148_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR148_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR148_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR148_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR148_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR148_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR148_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR14_LANE0 = 32'h32796C94;
  parameter [31:0] RSVD_ADDR14_LANE1 = 32'h32796C94;
  parameter [31:0] RSVD_ADDR14_LANE2 = 32'h32796C94;
  parameter [31:0] RSVD_ADDR14_LANE3 = 32'h32796C94;
  parameter [31:0] RSVD_ADDR14_LANE4 = 32'h32796C94;
  parameter [31:0] RSVD_ADDR14_LANE5 = 32'h32796C94;
  parameter [31:0] RSVD_ADDR14_LANE6 = 32'h32796C94;
  parameter [31:0] RSVD_ADDR14_LANE7 = 32'h32796C94;
  parameter [31:0] RSVD_ADDR150_LANE0 = 32'h11000000;
  parameter [31:0] RSVD_ADDR150_LANE1 = 32'h11000000;
  parameter [31:0] RSVD_ADDR150_LANE2 = 32'h11000000;
  parameter [31:0] RSVD_ADDR150_LANE3 = 32'h11000000;
  parameter [31:0] RSVD_ADDR150_LANE4 = 32'h11000000;
  parameter [31:0] RSVD_ADDR150_LANE5 = 32'h11000000;
  parameter [31:0] RSVD_ADDR150_LANE6 = 32'h11000000;
  parameter [31:0] RSVD_ADDR150_LANE7 = 32'h11000000;
  parameter [31:0] RSVD_ADDR151_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR151_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR151_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR151_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR151_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR151_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR151_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR151_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR152_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR152_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR152_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR152_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR152_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR152_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR152_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR152_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR153_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR153_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR153_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR153_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR153_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR153_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR153_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR153_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR154_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR154_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR154_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR154_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR154_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR154_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR154_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR154_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR155_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR155_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR155_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR155_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR155_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR155_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR155_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR155_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR156_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR156_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR156_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR156_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR156_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR156_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR156_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR156_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR157_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR157_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR157_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR157_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR157_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR157_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR157_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR157_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR158_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR158_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR158_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR158_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR158_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR158_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR158_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR158_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR159_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR159_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR159_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR159_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR159_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR159_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR159_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR159_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR15_LANE0 = 32'h00000002;
  parameter [31:0] RSVD_ADDR15_LANE1 = 32'h00000002;
  parameter [31:0] RSVD_ADDR15_LANE2 = 32'h00000002;
  parameter [31:0] RSVD_ADDR15_LANE3 = 32'h00000002;
  parameter [31:0] RSVD_ADDR15_LANE4 = 32'h00000002;
  parameter [31:0] RSVD_ADDR15_LANE5 = 32'h00000002;
  parameter [31:0] RSVD_ADDR15_LANE6 = 32'h00000002;
  parameter [31:0] RSVD_ADDR15_LANE7 = 32'h00000002;
  parameter [31:0] RSVD_ADDR160_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR160_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR160_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR160_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR160_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR160_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR160_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR160_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR161_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR161_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR161_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR161_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR161_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR161_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR161_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR161_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR162_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR162_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR162_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR162_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR162_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR162_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR162_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR162_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR163_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR163_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR163_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR163_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR163_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR163_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR163_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR163_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR164_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR164_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR164_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR164_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR164_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR164_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR164_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR164_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR165_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR165_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR165_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR165_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR165_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR165_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR165_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR165_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR166_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR166_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR166_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR166_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR166_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR166_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR166_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR166_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR167_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR167_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR167_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR167_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR167_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR167_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR167_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR167_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR168_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR168_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR168_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR168_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR168_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR168_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR168_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR168_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR169_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR169_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR169_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR169_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR169_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR169_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR169_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR169_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR16_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR16_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR16_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR16_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR16_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR16_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR16_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR16_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR170_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR170_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR170_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR170_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR170_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR170_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR170_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR170_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR171_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR171_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR171_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR171_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR171_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR171_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR171_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR171_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR172_LANE0 = 32'h11000000;
  parameter [31:0] RSVD_ADDR172_LANE1 = 32'h11000000;
  parameter [31:0] RSVD_ADDR172_LANE2 = 32'h11000000;
  parameter [31:0] RSVD_ADDR172_LANE3 = 32'h11000000;
  parameter [31:0] RSVD_ADDR172_LANE4 = 32'h11000000;
  parameter [31:0] RSVD_ADDR172_LANE5 = 32'h11000000;
  parameter [31:0] RSVD_ADDR172_LANE6 = 32'h11000000;
  parameter [31:0] RSVD_ADDR172_LANE7 = 32'h11000000;
  parameter [31:0] RSVD_ADDR173_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR173_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR173_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR173_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR173_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR173_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR173_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR173_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR174_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR174_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR174_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR174_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR174_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR174_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR174_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR174_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR175_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR175_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR175_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR175_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR175_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR175_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR175_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR175_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR176_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR176_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR176_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR176_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR176_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR176_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR176_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR176_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR177_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR177_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR177_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR177_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR177_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR177_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR177_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR177_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR178_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR178_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR178_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR178_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR178_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR178_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR178_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR178_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR179_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR179_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR179_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR179_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR179_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR179_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR179_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR179_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR17_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR17_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR17_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR17_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR17_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR17_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR17_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR17_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR180_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR180_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR180_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR180_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR180_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR180_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR180_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR180_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR181_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR181_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR181_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR181_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR181_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR181_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR181_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR181_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR182_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR182_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR182_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR182_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR182_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR182_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR182_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR182_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR183_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR183_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR183_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR183_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR183_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR183_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR183_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR183_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR184_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR184_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR184_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR184_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR184_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR184_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR184_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR184_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR185_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR185_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR185_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR185_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR185_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR185_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR185_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR185_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR186_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR186_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR186_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR186_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR186_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR186_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR186_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR186_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR187_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR187_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR187_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR187_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR187_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR187_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR187_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR187_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR188_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR188_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR188_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR188_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR188_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR188_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR188_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR188_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR189_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR189_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR189_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR189_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR189_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR189_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR189_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR189_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR18_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR18_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR18_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR18_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR18_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR18_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR18_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR18_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR190_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR190_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR190_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR190_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR190_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR190_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR190_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR190_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR191_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR191_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR191_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR191_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR191_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR191_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR191_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR191_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR192_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR192_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR192_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR192_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR192_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR192_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR192_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR192_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR193_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR193_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR193_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR193_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR193_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR193_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR193_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR193_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR194_LANE0 = 32'h11000000;
  parameter [31:0] RSVD_ADDR194_LANE1 = 32'h11000000;
  parameter [31:0] RSVD_ADDR194_LANE2 = 32'h11000000;
  parameter [31:0] RSVD_ADDR194_LANE3 = 32'h11000000;
  parameter [31:0] RSVD_ADDR194_LANE4 = 32'h11000000;
  parameter [31:0] RSVD_ADDR194_LANE5 = 32'h11000000;
  parameter [31:0] RSVD_ADDR194_LANE6 = 32'h11000000;
  parameter [31:0] RSVD_ADDR194_LANE7 = 32'h11000000;
  parameter [31:0] RSVD_ADDR195_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR195_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR195_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR195_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR195_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR195_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR195_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR195_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR196_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR196_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR196_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR196_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR196_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR196_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR196_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR196_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR197_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR197_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR197_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR197_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR197_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR197_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR197_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR197_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR198_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR198_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR198_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR198_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR198_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR198_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR198_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR198_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR199_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR199_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR199_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR199_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR199_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR199_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR199_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR199_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR19_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR19_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR19_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR19_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR19_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR19_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR19_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR19_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR200_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR200_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR200_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR200_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR200_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR200_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR200_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR200_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR201_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR201_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR201_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR201_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR201_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR201_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR201_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR201_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR202_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR202_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR202_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR202_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR202_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR202_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR202_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR202_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR203_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR203_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR203_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR203_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR203_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR203_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR203_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR203_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR204_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR204_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR204_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR204_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR204_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR204_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR204_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR204_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR205_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR205_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR205_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR205_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR205_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR205_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR205_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR205_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR206_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR206_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR206_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR206_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR206_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR206_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR206_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR206_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR207_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR207_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR207_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR207_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR207_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR207_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR207_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR207_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR208_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR208_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR208_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR208_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR208_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR208_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR208_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR208_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR209_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR209_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR209_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR209_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR209_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR209_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR209_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR209_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR20_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR20_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR20_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR20_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR20_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR20_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR20_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR20_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR210_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR210_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR210_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR210_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR210_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR210_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR210_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR210_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR211_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR211_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR211_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR211_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR211_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR211_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR211_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR211_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR212_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR212_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR212_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR212_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR212_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR212_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR212_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR212_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR213_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR213_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR213_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR213_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR213_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR213_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR213_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR213_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR214_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR214_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR214_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR214_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR214_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR214_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR214_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR214_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR215_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR215_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR215_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR215_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR215_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR215_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR215_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR215_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR216_LANE0 = 32'h11000000;
  parameter [31:0] RSVD_ADDR216_LANE1 = 32'h11000000;
  parameter [31:0] RSVD_ADDR216_LANE2 = 32'h11000000;
  parameter [31:0] RSVD_ADDR216_LANE3 = 32'h11000000;
  parameter [31:0] RSVD_ADDR216_LANE4 = 32'h11000000;
  parameter [31:0] RSVD_ADDR216_LANE5 = 32'h11000000;
  parameter [31:0] RSVD_ADDR216_LANE6 = 32'h11000000;
  parameter [31:0] RSVD_ADDR216_LANE7 = 32'h11000000;
  parameter [31:0] RSVD_ADDR217_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR217_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR217_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR217_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR217_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR217_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR217_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR217_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR218_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR218_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR218_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR218_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR218_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR218_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR218_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR218_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR219_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR219_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR219_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR219_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR219_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR219_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR219_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR219_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR21_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR21_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR21_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR21_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR21_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR21_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR21_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR21_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR220_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR220_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR220_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR220_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR220_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR220_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR220_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR220_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR221_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR221_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR221_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR221_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR221_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR221_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR221_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR221_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR222_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR222_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR222_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR222_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR222_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR222_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR222_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR222_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR223_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR223_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR223_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR223_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR223_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR223_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR223_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR223_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR224_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR224_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR224_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR224_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR224_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR224_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR224_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR224_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR225_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR225_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR225_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR225_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR225_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR225_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR225_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR225_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR226_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR226_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR226_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR226_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR226_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR226_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR226_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR226_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR227_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR227_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR227_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR227_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR227_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR227_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR227_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR227_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR228_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR228_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR228_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR228_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR228_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR228_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR228_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR228_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR229_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR229_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR229_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR229_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR229_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR229_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR229_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR229_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR22_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR22_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR22_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR22_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR22_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR22_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR22_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR22_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR230_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR230_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR230_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR230_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR230_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR230_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR230_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR230_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR231_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR231_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR231_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR231_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR231_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR231_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR231_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR231_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR232_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR232_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR232_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR232_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR232_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR232_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR232_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR232_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR233_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR233_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR233_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR233_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR233_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR233_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR233_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR233_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR234_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR234_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR234_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR234_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR234_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR234_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR234_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR234_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR235_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR235_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR235_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR235_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR235_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR235_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR235_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR235_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR236_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR236_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR236_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR236_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR236_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR236_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR236_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR236_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR237_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR237_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR237_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR237_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR237_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR237_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR237_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR237_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR238_LANE0 = 32'h11000000;
  parameter [31:0] RSVD_ADDR238_LANE1 = 32'h11000000;
  parameter [31:0] RSVD_ADDR238_LANE2 = 32'h11000000;
  parameter [31:0] RSVD_ADDR238_LANE3 = 32'h11000000;
  parameter [31:0] RSVD_ADDR238_LANE4 = 32'h11000000;
  parameter [31:0] RSVD_ADDR238_LANE5 = 32'h11000000;
  parameter [31:0] RSVD_ADDR238_LANE6 = 32'h11000000;
  parameter [31:0] RSVD_ADDR238_LANE7 = 32'h11000000;
  parameter [31:0] RSVD_ADDR239_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR239_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR239_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR239_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR239_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR239_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR239_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR239_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR23_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR23_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR23_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR23_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR23_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR23_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR23_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR23_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR240_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR240_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR240_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR240_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR240_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR240_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR240_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR240_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR241_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR241_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR241_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR241_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR241_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR241_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR241_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR241_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR242_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR242_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR242_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR242_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR242_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR242_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR242_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR242_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR243_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR243_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR243_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR243_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR243_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR243_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR243_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR243_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR244_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR244_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR244_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR244_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR244_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR244_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR244_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR244_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR245_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR245_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR245_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR245_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR245_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR245_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR245_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR245_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR246_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR246_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR246_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR246_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR246_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR246_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR246_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR246_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR247_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR247_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR247_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR247_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR247_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR247_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR247_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR247_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR248_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR248_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR248_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR248_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR248_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR248_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR248_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR248_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR249_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR249_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR249_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR249_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR249_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR249_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR249_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR249_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR24_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR24_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR24_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR24_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR24_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR24_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR24_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR24_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR250_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR250_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR250_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR250_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR250_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR250_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR250_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR250_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR251_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR251_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR251_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR251_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR251_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR251_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR251_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR251_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR254_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR254_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR254_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR254_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR254_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR254_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR254_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR254_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR255_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR255_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR255_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR255_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR255_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR255_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR255_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR255_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR25_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR25_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR25_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR25_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR25_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR25_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR25_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR25_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR26_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR26_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR26_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR26_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR26_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR26_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR26_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR26_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR27_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR27_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR27_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR27_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR27_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR27_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR27_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR27_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR28_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR28_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR28_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR28_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR28_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR28_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR28_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR28_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR29_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR29_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR29_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR29_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR29_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR29_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR29_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR29_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR2_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR2_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR2_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR2_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR2_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR2_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR2_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR2_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR30_LANE0 = 32'h11000000;
  parameter [31:0] RSVD_ADDR30_LANE1 = 32'h11000000;
  parameter [31:0] RSVD_ADDR30_LANE2 = 32'h11000000;
  parameter [31:0] RSVD_ADDR30_LANE3 = 32'h11000000;
  parameter [31:0] RSVD_ADDR30_LANE4 = 32'h11000000;
  parameter [31:0] RSVD_ADDR30_LANE5 = 32'h11000000;
  parameter [31:0] RSVD_ADDR30_LANE6 = 32'h11000000;
  parameter [31:0] RSVD_ADDR30_LANE7 = 32'h11000000;
  parameter [31:0] RSVD_ADDR31_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR31_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR31_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR31_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR31_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR31_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR31_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR31_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR32_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR32_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR32_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR32_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR32_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR32_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR32_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR32_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR33_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR33_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR33_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR33_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR33_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR33_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR33_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR33_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR34_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR34_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR34_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR34_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR34_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR34_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR34_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR34_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR35_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR35_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR35_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR35_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR35_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR35_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR35_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR35_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR36_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR36_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR36_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR36_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR36_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR36_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR36_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR36_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR37_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR37_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR37_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR37_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR37_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR37_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR37_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR37_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR38_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR38_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR38_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR38_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR38_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR38_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR38_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR38_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR39_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR39_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR39_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR39_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR39_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR39_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR39_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR39_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR40_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR40_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR40_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR40_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR40_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR40_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR40_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR40_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR41_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR41_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR41_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR41_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR41_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR41_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR41_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR41_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR42_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR42_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR42_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR42_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR42_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR42_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR42_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR42_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR43_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR43_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR43_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR43_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR43_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR43_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR43_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR43_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR44_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR44_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR44_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR44_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR44_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR44_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR44_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR44_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR45_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR45_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR45_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR45_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR45_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR45_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR45_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR45_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR46_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR46_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR46_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR46_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR46_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR46_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR46_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR46_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR47_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR47_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR47_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR47_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR47_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR47_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR47_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR47_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR48_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR48_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR48_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR48_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR48_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR48_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR48_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR48_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR49_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR49_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR49_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR49_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR49_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR49_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR49_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR49_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR4_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR4_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR4_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR4_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR4_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR4_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR4_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR4_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR50_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR50_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR50_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR50_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR50_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR50_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR50_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR50_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR51_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR51_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR51_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR51_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR51_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR51_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR51_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR51_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR52_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR52_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR52_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR52_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR52_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR52_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR52_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR52_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR53_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR53_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR53_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR53_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR53_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR53_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR53_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR53_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR54_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR54_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR54_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR54_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR54_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR54_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR54_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR54_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR55_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR55_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR55_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR55_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR55_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR55_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR55_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR55_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR56_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR56_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR56_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR56_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR56_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR56_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR56_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR56_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR57_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR57_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR57_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR57_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR57_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR57_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR57_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR57_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR58_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR58_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR58_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR58_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR58_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR58_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR58_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR58_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR59_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR59_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR59_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR59_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR59_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR59_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR59_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR59_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR5_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR5_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR5_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR5_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR5_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR5_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR5_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR5_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR65_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR65_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR65_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR65_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR65_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR65_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR65_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR65_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR66_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR66_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR66_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR66_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR66_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR66_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR66_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR66_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR67_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR67_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR67_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR67_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR67_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR67_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR67_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR67_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR68_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR68_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR68_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR68_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR68_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR68_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR68_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR68_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR69_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR69_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR69_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR69_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR69_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR69_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR69_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR69_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR70_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR70_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR70_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR70_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR70_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR70_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR70_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR70_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR71_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR71_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR71_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR71_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR71_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR71_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR71_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR71_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR72_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR72_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR72_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR72_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR72_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR72_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR72_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR72_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR73_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR73_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR73_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR73_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR73_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR73_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR73_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR73_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR74_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR74_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR74_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR74_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR74_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR74_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR74_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR74_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR75_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR75_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR75_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR75_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR75_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR75_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR75_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR75_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR76_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR76_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR76_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR76_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR76_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR76_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR76_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR76_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR77_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR77_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR77_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR77_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR77_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR77_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR77_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR77_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR78_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR78_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR78_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR78_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR78_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR78_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR78_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR78_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR79_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR79_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR79_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR79_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR79_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR79_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR79_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR79_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR84_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR84_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR84_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR84_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR84_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR84_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR84_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR84_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR85_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR85_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR85_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR85_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR85_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR85_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR85_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR85_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR86_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR86_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR86_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR86_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR86_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR86_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR86_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR86_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR87_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR87_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR87_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR87_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR87_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR87_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR87_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR87_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR88_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR88_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR88_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR88_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR88_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR88_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR88_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR88_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR89_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR89_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR89_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR89_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR89_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR89_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR89_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR89_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR90_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR90_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR90_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR90_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR90_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR90_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR90_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR90_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR92_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR92_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR92_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR92_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR92_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR92_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR92_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR92_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR93_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR93_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR93_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR93_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR93_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR93_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR93_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR93_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR94_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR94_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR94_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR94_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR94_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR94_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR94_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR94_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR95_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR95_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR95_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR95_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR95_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR95_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR95_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR95_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR96_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR96_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR96_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR96_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR96_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR96_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR96_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR96_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR97_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR97_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR97_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR97_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR97_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR97_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR97_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR97_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR98_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR98_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR98_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR98_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR98_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR98_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR98_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR98_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_ADDR99_LANE0 = 32'h00000000;
  parameter [31:0] RSVD_ADDR99_LANE1 = 32'h00000000;
  parameter [31:0] RSVD_ADDR99_LANE2 = 32'h00000000;
  parameter [31:0] RSVD_ADDR99_LANE3 = 32'h00000000;
  parameter [31:0] RSVD_ADDR99_LANE4 = 32'h00000000;
  parameter [31:0] RSVD_ADDR99_LANE5 = 32'h00000000;
  parameter [31:0] RSVD_ADDR99_LANE6 = 32'h00000000;
  parameter [31:0] RSVD_ADDR99_LANE7 = 32'h00000000;
  parameter [31:0] RSVD_REG_1 = 32'h00000001;
  parameter [31:0] RSVD_REG_2 = 32'h00000000;
  parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE0 = 6'h16;
  parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE1 = 6'h16;
  parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE2 = 6'h16;
  parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE3 = 6'h16;
  parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE4 = 6'h16;
  parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE5 = 6'h16;
  parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE6 = 6'h16;
  parameter [5:0] RXFIFO_BITSLIP_RESET_TIME_LANE7 = 6'h16;
  parameter RXFIFO_EN_LANE0 = "TRUE";
  parameter RXFIFO_EN_LANE1 = "TRUE";
  parameter RXFIFO_EN_LANE2 = "TRUE";
  parameter RXFIFO_EN_LANE3 = "TRUE";
  parameter RXFIFO_EN_LANE4 = "TRUE";
  parameter RXFIFO_EN_LANE5 = "TRUE";
  parameter RXFIFO_EN_LANE6 = "TRUE";
  parameter RXFIFO_EN_LANE7 = "TRUE";
  parameter RXFIFO_RESET_ON_BITSLIP_LANE0 = "TRUE";
  parameter RXFIFO_RESET_ON_BITSLIP_LANE1 = "TRUE";
  parameter RXFIFO_RESET_ON_BITSLIP_LANE2 = "TRUE";
  parameter RXFIFO_RESET_ON_BITSLIP_LANE3 = "TRUE";
  parameter RXFIFO_RESET_ON_BITSLIP_LANE4 = "TRUE";
  parameter RXFIFO_RESET_ON_BITSLIP_LANE5 = "TRUE";
  parameter RXFIFO_RESET_ON_BITSLIP_LANE6 = "TRUE";
  parameter RXFIFO_RESET_ON_BITSLIP_LANE7 = "TRUE";
  parameter RXOUTCLK0_LANE_SEL = "LANE0";
  parameter RXOUTCLK1_LANE_SEL = "LANE0";
  parameter RXOUTCLK2_LANE_SEL = "LANE0";
  parameter RXOUTCLK3_LANE_SEL = "LANE0";
  parameter RXOUTCLK_SEL_LANE0 = "RXRECCLKPMA_DIV4";
  parameter RXOUTCLK_SEL_LANE1 = "RXRECCLKPMA_DIV4";
  parameter RXOUTCLK_SEL_LANE2 = "RXRECCLKPMA_DIV4";
  parameter RXOUTCLK_SEL_LANE3 = "RXRECCLKPMA_DIV4";
  parameter RXOUTCLK_SEL_LANE4 = "RXRECCLKPMA_DIV4";
  parameter RXOUTCLK_SEL_LANE5 = "RXRECCLKPMA_DIV4";
  parameter RXOUTCLK_SEL_LANE6 = "RXRECCLKPMA_DIV4";
  parameter RXOUTCLK_SEL_LANE7 = "RXRECCLKPMA_DIV4";
  parameter [7:0] RXPMARESET_TIME_LANE0 = 8'h32;
  parameter [7:0] RXPMARESET_TIME_LANE1 = 8'h32;
  parameter [7:0] RXPMARESET_TIME_LANE2 = 8'h32;
  parameter [7:0] RXPMARESET_TIME_LANE3 = 8'h32;
  parameter [7:0] RXPMARESET_TIME_LANE4 = 8'h32;
  parameter [7:0] RXPMARESET_TIME_LANE5 = 8'h32;
  parameter [7:0] RXPMARESET_TIME_LANE6 = 8'h32;
  parameter [7:0] RXPMARESET_TIME_LANE7 = 8'h32;
  parameter [10:0] RXRESETDONE_TIME_LANE0 = 11'h21A;
  parameter [10:0] RXRESETDONE_TIME_LANE1 = 11'h21A;
  parameter [10:0] RXRESETDONE_TIME_LANE2 = 11'h21A;
  parameter [10:0] RXRESETDONE_TIME_LANE3 = 11'h21A;
  parameter [10:0] RXRESETDONE_TIME_LANE4 = 11'h21A;
  parameter [10:0] RXRESETDONE_TIME_LANE5 = 11'h21A;
  parameter [10:0] RXRESETDONE_TIME_LANE6 = 11'h21A;
  parameter [10:0] RXRESETDONE_TIME_LANE7 = 11'h21A;
  parameter RXUSRCLK_SEL_LANE0 = "RXUSRCLK0";
  parameter RXUSRCLK_SEL_LANE1 = "RXUSRCLK0";
  parameter RXUSRCLK_SEL_LANE2 = "RXUSRCLK0";
  parameter RXUSRCLK_SEL_LANE3 = "RXUSRCLK0";
  parameter RXUSRCLK_SEL_LANE4 = "RXUSRCLK0";
  parameter RXUSRCLK_SEL_LANE5 = "RXUSRCLK0";
  parameter RXUSRCLK_SEL_LANE6 = "RXUSRCLK0";
  parameter RXUSRCLK_SEL_LANE7 = "RXUSRCLK0";
  parameter [31:0] RX_ALT_PATTERN_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] RX_ALT_PATTERN_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] RX_ALT_PATTERN_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] RX_ALT_PATTERN_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] RX_ALT_PATTERN_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] RX_ALT_PATTERN_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] RX_ALT_PATTERN_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] RX_ALT_PATTERN_CTRL_LANE7 = 32'h00000000;
  parameter RX_CLK_GATING_EN_LANE0 = "TRUE";
  parameter RX_CLK_GATING_EN_LANE1 = "TRUE";
  parameter RX_CLK_GATING_EN_LANE2 = "TRUE";
  parameter RX_CLK_GATING_EN_LANE3 = "TRUE";
  parameter RX_CLK_GATING_EN_LANE4 = "TRUE";
  parameter RX_CLK_GATING_EN_LANE5 = "TRUE";
  parameter RX_CLK_GATING_EN_LANE6 = "TRUE";
  parameter RX_CLK_GATING_EN_LANE7 = "TRUE";
  parameter [31:0] RX_DFE_PHASE_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] RX_DFE_PHASE_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] RX_DFE_PHASE_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] RX_DFE_PHASE_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] RX_DFE_PHASE_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] RX_DFE_PHASE_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] RX_DFE_PHASE_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] RX_DFE_PHASE_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] RX_ERR_MON_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] RX_ERR_MON_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] RX_ERR_MON_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] RX_ERR_MON_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] RX_ERR_MON_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] RX_ERR_MON_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] RX_ERR_MON_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] RX_ERR_MON_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] RX_FAR_LPBK_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] RX_FAR_LPBK_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] RX_FAR_LPBK_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] RX_FAR_LPBK_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] RX_FAR_LPBK_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] RX_FAR_LPBK_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] RX_FAR_LPBK_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] RX_FAR_LPBK_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] RX_GAIN_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] RX_GAIN_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] RX_GAIN_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] RX_GAIN_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] RX_GAIN_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] RX_GAIN_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] RX_GAIN_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] RX_GAIN_CTRL_LANE7 = 32'h00000000;
  parameter RX_MODE_SEL_LANE0 = "GB_100GBASE_R4";
  parameter RX_MODE_SEL_LANE1 = "GB_100GBASE_R4";
  parameter RX_MODE_SEL_LANE2 = "GB_100GBASE_R4";
  parameter RX_MODE_SEL_LANE3 = "GB_100GBASE_R4";
  parameter RX_MODE_SEL_LANE4 = "GB_100GBASE_R4";
  parameter RX_MODE_SEL_LANE5 = "GB_100GBASE_R4";
  parameter RX_MODE_SEL_LANE6 = "GB_100GBASE_R4";
  parameter RX_MODE_SEL_LANE7 = "GB_100GBASE_R4";
  parameter [31:0] RX_PATTERN_CTRL_LANE0 = 32'h02000000;
  parameter [31:0] RX_PATTERN_CTRL_LANE1 = 32'h02000000;
  parameter [31:0] RX_PATTERN_CTRL_LANE2 = 32'h02000000;
  parameter [31:0] RX_PATTERN_CTRL_LANE3 = 32'h02000000;
  parameter [31:0] RX_PATTERN_CTRL_LANE4 = 32'h02000000;
  parameter [31:0] RX_PATTERN_CTRL_LANE5 = 32'h02000000;
  parameter [31:0] RX_PATTERN_CTRL_LANE6 = 32'h02000000;
  parameter [31:0] RX_PATTERN_CTRL_LANE7 = 32'h02000000;
  parameter [31:0] RX_PHASE_INT_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] RX_PHASE_INT_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] RX_PHASE_INT_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] RX_PHASE_INT_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] RX_PHASE_INT_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] RX_PHASE_INT_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] RX_PHASE_INT_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] RX_PHASE_INT_CTRL_LANE7 = 32'h00000000;
  parameter [2:0] RX_SAMPLE_PERIOD_LANE0 = 3'b110;
  parameter [2:0] RX_SAMPLE_PERIOD_LANE1 = 3'b110;
  parameter [2:0] RX_SAMPLE_PERIOD_LANE2 = 3'b110;
  parameter [2:0] RX_SAMPLE_PERIOD_LANE3 = 3'b110;
  parameter [2:0] RX_SAMPLE_PERIOD_LANE4 = 3'b110;
  parameter [2:0] RX_SAMPLE_PERIOD_LANE5 = 3'b110;
  parameter [2:0] RX_SAMPLE_PERIOD_LANE6 = 3'b110;
  parameter [2:0] RX_SAMPLE_PERIOD_LANE7 = 3'b110;
  parameter [31:0] RX_SIGNAL_OK_CTRL_LANE0 = 32'h00500000;
  parameter [31:0] RX_SIGNAL_OK_CTRL_LANE1 = 32'h00500000;
  parameter [31:0] RX_SIGNAL_OK_CTRL_LANE2 = 32'h00500000;
  parameter [31:0] RX_SIGNAL_OK_CTRL_LANE3 = 32'h00500000;
  parameter [31:0] RX_SIGNAL_OK_CTRL_LANE4 = 32'h00500000;
  parameter [31:0] RX_SIGNAL_OK_CTRL_LANE5 = 32'h00500000;
  parameter [31:0] RX_SIGNAL_OK_CTRL_LANE6 = 32'h00500000;
  parameter [31:0] RX_SIGNAL_OK_CTRL_LANE7 = 32'h00500000;
  parameter [31:0] RX_USER_REG_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] RX_USER_REG_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] RX_USER_REG_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] RX_USER_REG_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] RX_USER_REG_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] RX_USER_REG_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] RX_USER_REG_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] RX_USER_REG_CTRL_LANE7 = 32'h00000000;
  parameter [3:0] SBUS_CLK_DIV = 4'h3;
  parameter [0:0] SBUS_CLK_DIV_NON_2N_EN = 1'b0;
  parameter [11:0] SBUS_CLK_DIV_NON_2N_RESET_VAL = 12'hFFF;
  parameter [1:0] SBUS_DRV_IMP_CONFIG = 2'b01;
  parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_ANALOG_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] SBUS_OVRD_CORE_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] SBUS_TEST_RW_LANE0 = 32'h00000000;
  parameter [31:0] SBUS_TEST_RW_LANE1 = 32'h00000000;
  parameter [31:0] SBUS_TEST_RW_LANE2 = 32'h00000000;
  parameter [31:0] SBUS_TEST_RW_LANE3 = 32'h00000000;
  parameter [31:0] SBUS_TEST_RW_LANE4 = 32'h00000000;
  parameter [31:0] SBUS_TEST_RW_LANE5 = 32'h00000000;
  parameter [31:0] SBUS_TEST_RW_LANE6 = 32'h00000000;
  parameter [31:0] SBUS_TEST_RW_LANE7 = 32'h00000000;
  parameter [31:0] SERDES_CONTROL_REG_LANE0 = 32'h00000002;
  parameter [31:0] SERDES_CONTROL_REG_LANE1 = 32'h00000002;
  parameter [31:0] SERDES_CONTROL_REG_LANE2 = 32'h00000002;
  parameter [31:0] SERDES_CONTROL_REG_LANE3 = 32'h00000002;
  parameter [31:0] SERDES_CONTROL_REG_LANE4 = 32'h00000002;
  parameter [31:0] SERDES_CONTROL_REG_LANE5 = 32'h00000002;
  parameter [31:0] SERDES_CONTROL_REG_LANE6 = 32'h00000002;
  parameter [31:0] SERDES_CONTROL_REG_LANE7 = 32'h00000002;
  parameter SIM_GTZRESET_SPEEDUP = "TRUE";
  parameter SIM_VERSION = "1.0";
  parameter [2:0] TST_CLK_MUX_SEL0 = 3'b000;
  parameter [2:0] TST_CLK_MUX_SEL1 = 3'b000;
  parameter [2:0] TST_CLK_MUX_SEL2 = 3'b000;
  parameter [2:0] TST_CLK_MUX_SEL3 = 3'b000;
  parameter [2:0] TST_CLK_MUX_SEL4 = 3'b000;
  parameter [2:0] TST_CLK_MUX_SEL5 = 3'b000;
  parameter TXFIFO_EN_LANE0 = "TRUE";
  parameter TXFIFO_EN_LANE1 = "TRUE";
  parameter TXFIFO_EN_LANE2 = "TRUE";
  parameter TXFIFO_EN_LANE3 = "TRUE";
  parameter TXFIFO_EN_LANE4 = "TRUE";
  parameter TXFIFO_EN_LANE5 = "TRUE";
  parameter TXFIFO_EN_LANE6 = "TRUE";
  parameter TXFIFO_EN_LANE7 = "TRUE";
  parameter TXOUTCLK0_LANE_SEL = "LANE0";
  parameter TXOUTCLK1_LANE_SEL = "LANE0";
  parameter TXOUTCLK_SEL_LANE0 = "TXOUTCLKPMA_DIV4";
  parameter TXOUTCLK_SEL_LANE1 = "TXOUTCLKPMA_DIV4";
  parameter TXOUTCLK_SEL_LANE2 = "TXOUTCLKPMA_DIV4";
  parameter TXOUTCLK_SEL_LANE3 = "TXOUTCLKPMA_DIV4";
  parameter TXOUTCLK_SEL_LANE4 = "TXOUTCLKPMA_DIV4";
  parameter TXOUTCLK_SEL_LANE5 = "TXOUTCLKPMA_DIV4";
  parameter TXOUTCLK_SEL_LANE6 = "TXOUTCLKPMA_DIV4";
  parameter TXOUTCLK_SEL_LANE7 = "TXOUTCLKPMA_DIV4";
  parameter [7:0] TXPMARESET_TIME_LANE0 = 8'h32;
  parameter [7:0] TXPMARESET_TIME_LANE1 = 8'h32;
  parameter [7:0] TXPMARESET_TIME_LANE2 = 8'h32;
  parameter [7:0] TXPMARESET_TIME_LANE3 = 8'h32;
  parameter [7:0] TXPMARESET_TIME_LANE4 = 8'h32;
  parameter [7:0] TXPMARESET_TIME_LANE5 = 8'h32;
  parameter [7:0] TXPMARESET_TIME_LANE6 = 8'h32;
  parameter [7:0] TXPMARESET_TIME_LANE7 = 8'h32;
  parameter [10:0] TXRESETDONE_TIME_LANE0 = 11'h21A;
  parameter [10:0] TXRESETDONE_TIME_LANE1 = 11'h21A;
  parameter [10:0] TXRESETDONE_TIME_LANE2 = 11'h21A;
  parameter [10:0] TXRESETDONE_TIME_LANE3 = 11'h21A;
  parameter [10:0] TXRESETDONE_TIME_LANE4 = 11'h21A;
  parameter [10:0] TXRESETDONE_TIME_LANE5 = 11'h21A;
  parameter [10:0] TXRESETDONE_TIME_LANE6 = 11'h21A;
  parameter [10:0] TXRESETDONE_TIME_LANE7 = 11'h21A;
  parameter TXUSRCLK_SEL_LANE0 = "TXUSRCLK0";
  parameter TXUSRCLK_SEL_LANE1 = "TXUSRCLK0";
  parameter TXUSRCLK_SEL_LANE2 = "TXUSRCLK0";
  parameter TXUSRCLK_SEL_LANE3 = "TXUSRCLK0";
  parameter TXUSRCLK_SEL_LANE4 = "TXUSRCLK0";
  parameter TXUSRCLK_SEL_LANE5 = "TXUSRCLK0";
  parameter TXUSRCLK_SEL_LANE6 = "TXUSRCLK0";
  parameter TXUSRCLK_SEL_LANE7 = "TXUSRCLK0";
  parameter TX_CLK_GATING_EN_LANE0 = "TRUE";
  parameter TX_CLK_GATING_EN_LANE1 = "TRUE";
  parameter TX_CLK_GATING_EN_LANE2 = "TRUE";
  parameter TX_CLK_GATING_EN_LANE3 = "TRUE";
  parameter TX_CLK_GATING_EN_LANE4 = "TRUE";
  parameter TX_CLK_GATING_EN_LANE5 = "TRUE";
  parameter TX_CLK_GATING_EN_LANE6 = "TRUE";
  parameter TX_CLK_GATING_EN_LANE7 = "TRUE";
  parameter [31:0] TX_GAIN_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] TX_GAIN_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] TX_GAIN_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] TX_GAIN_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] TX_GAIN_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] TX_GAIN_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] TX_GAIN_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] TX_GAIN_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] TX_HALT_CTRL_LANE0 = 32'h00080000;
  parameter [31:0] TX_HALT_CTRL_LANE1 = 32'h00080000;
  parameter [31:0] TX_HALT_CTRL_LANE2 = 32'h00080000;
  parameter [31:0] TX_HALT_CTRL_LANE3 = 32'h00080000;
  parameter [31:0] TX_HALT_CTRL_LANE4 = 32'h00080000;
  parameter [31:0] TX_HALT_CTRL_LANE5 = 32'h00080000;
  parameter [31:0] TX_HALT_CTRL_LANE6 = 32'h00080000;
  parameter [31:0] TX_HALT_CTRL_LANE7 = 32'h00080000;
  parameter TX_MODE_SEL_LANE0 = "GB_100GBASE_R4";
  parameter TX_MODE_SEL_LANE1 = "GB_100GBASE_R4";
  parameter TX_MODE_SEL_LANE2 = "GB_100GBASE_R4";
  parameter TX_MODE_SEL_LANE3 = "GB_100GBASE_R4";
  parameter TX_MODE_SEL_LANE4 = "GB_100GBASE_R4";
  parameter TX_MODE_SEL_LANE5 = "GB_100GBASE_R4";
  parameter TX_MODE_SEL_LANE6 = "GB_100GBASE_R4";
  parameter TX_MODE_SEL_LANE7 = "GB_100GBASE_R4";
  parameter [31:0] TX_OUTPUT_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] TX_OUTPUT_EQ_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] TX_OUT_LPBK_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] TX_OUT_LPBK_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] TX_OUT_LPBK_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] TX_OUT_LPBK_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] TX_OUT_LPBK_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] TX_OUT_LPBK_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] TX_OUT_LPBK_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] TX_OUT_LPBK_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] TX_OVERRIDE_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] TX_OVERRIDE_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] TX_OVERRIDE_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] TX_OVERRIDE_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] TX_OVERRIDE_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] TX_OVERRIDE_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] TX_OVERRIDE_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] TX_OVERRIDE_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] TX_PATTERN_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] TX_PATTERN_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] TX_PATTERN_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] TX_PATTERN_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] TX_PATTERN_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] TX_PATTERN_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] TX_PATTERN_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] TX_PATTERN_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] TX_PHASE_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] TX_PHASE_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] TX_PHASE_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] TX_PHASE_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] TX_PHASE_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] TX_PHASE_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] TX_PHASE_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] TX_PHASE_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] TX_REFCLK_SYNC_CTRL_LANE7 = 32'h00000000;
  parameter [2:0] TX_SAMPLE_PERIOD_LANE0 = 3'b110;
  parameter [2:0] TX_SAMPLE_PERIOD_LANE1 = 3'b110;
  parameter [2:0] TX_SAMPLE_PERIOD_LANE2 = 3'b110;
  parameter [2:0] TX_SAMPLE_PERIOD_LANE3 = 3'b110;
  parameter [2:0] TX_SAMPLE_PERIOD_LANE4 = 3'b110;
  parameter [2:0] TX_SAMPLE_PERIOD_LANE5 = 3'b110;
  parameter [2:0] TX_SAMPLE_PERIOD_LANE6 = 3'b110;
  parameter [2:0] TX_SAMPLE_PERIOD_LANE7 = 3'b110;
  parameter [31:0] TX_USER_REG_CTRL_LANE0 = 32'h00000000;
  parameter [31:0] TX_USER_REG_CTRL_LANE1 = 32'h00000000;
  parameter [31:0] TX_USER_REG_CTRL_LANE2 = 32'h00000000;
  parameter [31:0] TX_USER_REG_CTRL_LANE3 = 32'h00000000;
  parameter [31:0] TX_USER_REG_CTRL_LANE4 = 32'h00000000;
  parameter [31:0] TX_USER_REG_CTRL_LANE5 = 32'h00000000;
  parameter [31:0] TX_USER_REG_CTRL_LANE6 = 32'h00000000;
  parameter [31:0] TX_USER_REG_CTRL_LANE7 = 32'h00000000;
  parameter [31:0] WATCH_DOG_TIMER = 32'h000003E8;
  parameter [0:0] YCSS_TYP2 = 1'b1;
   output CFGBADVERSIONB;
   output CFGGTZDONEB;
   output DRPRDY;
   output DRPWDTERR;
   output GTZINITDONEB;
   output GTZTXN0;
   output GTZTXN1;
   output GTZTXN2;
   output GTZTXN3;
   output GTZTXN4;
   output GTZTXN5;
   output GTZTXN6;
   output GTZTXN7;
   output GTZTXP0;
   output GTZTXP1;
   output GTZTXP2;
   output GTZTXP3;
   output GTZTXP4;
   output GTZTXP5;
   output GTZTXP6;
   output GTZTXP7;
   output RXOUTCLK0;
   output RXOUTCLK1;
   output RXOUTCLK2;
   output RXOUTCLK3;
   output RXPRBSPASS0;
   output RXPRBSPASS1;
   output RXPRBSPASS2;
   output RXPRBSPASS3;
   output RXPRBSPASS4;
   output RXPRBSPASS5;
   output RXPRBSPASS6;
   output RXPRBSPASS7;
   output RXRDY0;
   output RXRDY1;
   output RXRDY2;
   output RXRDY3;
   output RXRDY4;
   output RXRDY5;
   output RXRDY6;
   output RXRDY7;
   output RXRESETDONE0;
   output RXRESETDONE1;
   output RXRESETDONE2;
   output RXRESETDONE3;
   output RXRESETDONE4;
   output RXRESETDONE5;
   output RXRESETDONE6;
   output RXRESETDONE7;
   output RXSIGNALOK0;
   output RXSIGNALOK1;
   output RXSIGNALOK2;
   output RXSIGNALOK3;
   output RXSIGNALOK4;
   output RXSIGNALOK5;
   output RXSIGNALOK6;
   output RXSIGNALOK7;
   output SPARESBUSDONE;
   output SPARESBUSRCVDATAVALID;
   output TSTJTAGSOUT;
   output TSTSCANOUT0;
   output TSTSCANOUT1;
   output TSTTRSOUT;
   output TXOUTCLK0;
   output TXOUTCLK1;
   output TXRDY0;
   output TXRDY1;
   output TXRDY2;
   output TXRDY3;
   output TXRDY4;
   output TXRDY5;
   output TXRDY6;
   output TXRDY7;
   output TXRESETDONE0;
   output TXRESETDONE1;
   output TXRESETDONE2;
   output TXRESETDONE3;
   output TXRESETDONE4;
   output TXRESETDONE5;
   output TXRESETDONE6;
   output TXRESETDONE7;
   output [159:0] RXDATA0;
   output [159:0] RXDATA1;
   output [159:0] RXDATA2;
   output [159:0] RXDATA3;
   output [159:0] RXDATA4;
   output [159:0] RXDATA5;
   output [159:0] RXDATA6;
   output [159:0] RXDATA7;
   output [15:0] RSVDOUT;
   output [1:0] CFGCRCERRB;
   output [1:0] CFGSEUERRB;
   output [1:0] RXFIFOSTATUS0;
   output [1:0] RXFIFOSTATUS1;
   output [1:0] RXFIFOSTATUS2;
   output [1:0] RXFIFOSTATUS3;
   output [1:0] RXFIFOSTATUS4;
   output [1:0] RXFIFOSTATUS5;
   output [1:0] RXFIFOSTATUS6;
   output [1:0] RXFIFOSTATUS7;
   output [1:0] TXFIFOSTATUS0;
   output [1:0] TXFIFOSTATUS1;
   output [1:0] TXFIFOSTATUS2;
   output [1:0] TXFIFOSTATUS3;
   output [1:0] TXFIFOSTATUS4;
   output [1:0] TXFIFOSTATUS5;
   output [1:0] TXFIFOSTATUS6;
   output [1:0] TXFIFOSTATUS7;
   output [2:0] DRPSTATUS;
   output [2:0] SPARESBUSRESULTCODE;
   output [31:0] DRPDO;
   output [31:0] SPARESBUSDATAOUT;
   output [3:0] FIBRSVDOUT0;
   output [3:0] FIBRSVDOUT1;
   output [3:0] FIBRSVDOUT2;
   output [3:0] FIBRSVDOUT3;
   output [3:0] FIBRSVDOUT4;
   output [3:0] FIBRSVDOUT5;
   output [3:0] FIBRSVDOUT6;
   output [3:0] FIBRSVDOUT7;
   output [4:0] RXDATAVALID0;
   output [4:0] RXDATAVALID1;
   output [4:0] RXDATAVALID2;
   output [4:0] RXDATAVALID3;
   output [4:0] RXDATAVALID4;
   output [4:0] RXDATAVALID5;
   output [4:0] RXDATAVALID6;
   output [4:0] RXDATAVALID7;
   output [4:0] RXHEADERVALID0;
   output [4:0] RXHEADERVALID1;
   output [4:0] RXHEADERVALID2;
   output [4:0] RXHEADERVALID3;
   output [4:0] RXHEADERVALID4;
   output [4:0] RXHEADERVALID5;
   output [4:0] RXHEADERVALID6;
   output [4:0] RXHEADERVALID7;
   output [4:0] TXPHASEOUT0;
   output [4:0] TXPHASEOUT1;
   output [4:0] TXPHASEOUT2;
   output [4:0] TXPHASEOUT3;
   output [4:0] TXPHASEOUT4;
   output [4:0] TXPHASEOUT5;
   output [4:0] TXPHASEOUT6;
   output [4:0] TXPHASEOUT7;
   output [9:0] RXHEADER0;
   output [9:0] RXHEADER1;
   output [9:0] RXHEADER2;
   output [9:0] RXHEADER3;
   output [9:0] RXHEADER4;
   output [9:0] RXHEADER5;
   output [9:0] RXHEADER6;
   output [9:0] RXHEADER7;
   input CFGCLK;
   input CFGDATAVALID;
   input CFGREADBACKB;
   input DRPCLK0;
   input DRPCLK1;
   input DRPCLKSEL;
   input DRPEN;
   input DRPWE;
   input FARLOOPBACKEN0;
   input FARLOOPBACKEN1;
   input FARLOOPBACKEN2;
   input FARLOOPBACKEN3;
   input FARLOOPBACKEN4;
   input FARLOOPBACKEN5;
   input FARLOOPBACKEN6;
   input FARLOOPBACKEN7;
   input GTREFCLK0N;
   input GTREFCLK0P;
   input GTREFCLK1N;
   input GTREFCLK1P;
   input GTZINIT;
   input GTZRXN0;
   input GTZRXN1;
   input GTZRXN2;
   input GTZRXN3;
   input GTZRXN4;
   input GTZRXN5;
   input GTZRXN6;
   input GTZRXN7;
   input GTZRXP0;
   input GTZRXP1;
   input GTZRXP2;
   input GTZRXP3;
   input GTZRXP4;
   input GTZRXP5;
   input GTZRXP6;
   input GTZRXP7;
   input GTZRXRESET0;
   input GTZRXRESET1;
   input GTZRXRESET2;
   input GTZRXRESET3;
   input GTZRXRESET4;
   input GTZRXRESET5;
   input GTZRXRESET6;
   input GTZRXRESET7;
   input GTZTXRESET0;
   input GTZTXRESET1;
   input GTZTXRESET2;
   input GTZTXRESET3;
   input GTZTXRESET4;
   input GTZTXRESET5;
   input GTZTXRESET6;
   input GTZTXRESET7;
   input NEARLOOPBACKEN0;
   input NEARLOOPBACKEN1;
   input NEARLOOPBACKEN2;
   input NEARLOOPBACKEN3;
   input NEARLOOPBACKEN4;
   input NEARLOOPBACKEN5;
   input NEARLOOPBACKEN6;
   input NEARLOOPBACKEN7;
   input PLLRECALEN0;
   input PLLRECALEN1;
   input PLLRECALEN2;
   input PLLRECALEN3;
   input PLLRECALEN4;
   input PLLRECALEN5;
   input PLLRECALEN6;
   input PLLRECALEN7;
   input REFCLKSEL0;
   input REFCLKSEL1;
   input REFCLKSEL2;
   input REFCLKSEL3;
   input REFCLKSEL4;
   input REFCLKSEL5;
   input REFCLKSEL6;
   input REFCLKSEL7;
   input RXBITSLIP0;
   input RXBITSLIP1;
   input RXBITSLIP2;
   input RXBITSLIP3;
   input RXBITSLIP4;
   input RXBITSLIP5;
   input RXBITSLIP6;
   input RXBITSLIP7;
   input RXEN0;
   input RXEN1;
   input RXEN2;
   input RXEN3;
   input RXEN4;
   input RXEN5;
   input RXEN6;
   input RXEN7;
   input RXFIBRESET0;
   input RXFIBRESET1;
   input RXFIBRESET2;
   input RXFIBRESET3;
   input RXFIBRESET4;
   input RXFIBRESET5;
   input RXFIBRESET6;
   input RXFIBRESET7;
   input RXLATCLK;
   input RXPOLARITY0;
   input RXPOLARITY1;
   input RXPOLARITY2;
   input RXPOLARITY3;
   input RXPOLARITY4;
   input RXPOLARITY5;
   input RXPOLARITY6;
   input RXPOLARITY7;
   input RXPRBSEN0;
   input RXPRBSEN1;
   input RXPRBSEN2;
   input RXPRBSEN3;
   input RXPRBSEN4;
   input RXPRBSEN5;
   input RXPRBSEN6;
   input RXPRBSEN7;
   input RXUSRCLK0;
   input RXUSRCLK1;
   input RXUSRCLK2;
   input RXUSRCLK3;
   input RXUSRCLK4;
   input RXUSRCLK5;
   input RXUSRCLK6;
   input RXUSRCLK7;
   input SBUSCLKSEL;
   input SBUSRESETB;
   input SPARESBUSEXECUTEB;
   input SPARESBUSRCVDATAVALIDSEL;
   input TSTRSVD0;
   input TSTRSVD1;
   input TSTRSVD2;
   input TSTRSVD3;
   input TXEN0;
   input TXEN1;
   input TXEN2;
   input TXEN3;
   input TXEN4;
   input TXEN5;
   input TXEN6;
   input TXEN7;
   input TXFIBRESET0;
   input TXFIBRESET1;
   input TXFIBRESET2;
   input TXFIBRESET3;
   input TXFIBRESET4;
   input TXFIBRESET5;
   input TXFIBRESET6;
   input TXFIBRESET7;
   input TXLATCLK;
   input TXOUTPUTEN0;
   input TXOUTPUTEN1;
   input TXOUTPUTEN2;
   input TXOUTPUTEN3;
   input TXOUTPUTEN4;
   input TXOUTPUTEN5;
   input TXOUTPUTEN6;
   input TXOUTPUTEN7;
   input TXOVERRIDEEN0;
   input TXOVERRIDEEN1;
   input TXOVERRIDEEN2;
   input TXOVERRIDEEN3;
   input TXOVERRIDEEN4;
   input TXOVERRIDEEN5;
   input TXOVERRIDEEN6;
   input TXOVERRIDEEN7;
   input TXOVERRIDEIN0;
   input TXOVERRIDEIN1;
   input TXOVERRIDEIN2;
   input TXOVERRIDEIN3;
   input TXOVERRIDEIN4;
   input TXOVERRIDEIN5;
   input TXOVERRIDEIN6;
   input TXOVERRIDEIN7;
   input TXPHASECALEN0;
   input TXPHASECALEN1;
   input TXPHASECALEN2;
   input TXPHASECALEN3;
   input TXPHASECALEN4;
   input TXPHASECALEN5;
   input TXPHASECALEN6;
   input TXPHASECALEN7;
   input TXPHASESLIP0;
   input TXPHASESLIP1;
   input TXPHASESLIP2;
   input TXPHASESLIP3;
   input TXPHASESLIP4;
   input TXPHASESLIP5;
   input TXPHASESLIP6;
   input TXPHASESLIP7;
   input TXPOLARITY0;
   input TXPOLARITY1;
   input TXPOLARITY2;
   input TXPOLARITY3;
   input TXPOLARITY4;
   input TXPOLARITY5;
   input TXPOLARITY6;
   input TXPOLARITY7;
   input TXPRBSEN0;
   input TXPRBSEN1;
   input TXPRBSEN2;
   input TXPRBSEN3;
   input TXPRBSEN4;
   input TXPRBSEN5;
   input TXPRBSEN6;
   input TXPRBSEN7;
   input TXUSRCLK0;
   input TXUSRCLK1;
   input TXUSRCLK2;
   input TXUSRCLK3;
   input TXUSRCLK4;
   input TXUSRCLK5;
   input TXUSRCLK6;
   input TXUSRCLK7;
   input [14:0] RSVDIN;
   input [159:0] TXDATA0;
   input [159:0] TXDATA1;
   input [159:0] TXDATA2;
   input [159:0] TXDATA3;
   input [159:0] TXDATA4;
   input [159:0] TXDATA5;
   input [159:0] TXDATA6;
   input [159:0] TXDATA7;
   input [15:0] CORECNTL0;
   input [15:0] CORECNTL1;
   input [15:0] CORECNTL2;
   input [15:0] CORECNTL3;
   input [15:0] CORECNTL4;
   input [15:0] CORECNTL5;
   input [15:0] CORECNTL6;
   input [15:0] CORECNTL7;
   input [15:0] DRPADDR;
   input [1:0] CFGFORCESEUERRB;
   input [1:0] RXDATAWIDTH0;
   input [1:0] RXDATAWIDTH1;
   input [1:0] RXDATAWIDTH2;
   input [1:0] RXDATAWIDTH3;
   input [1:0] RXDATAWIDTH4;
   input [1:0] RXDATAWIDTH5;
   input [1:0] RXDATAWIDTH6;
   input [1:0] RXDATAWIDTH7;
   input [1:0] TXDATAWIDTH0;
   input [1:0] TXDATAWIDTH1;
   input [1:0] TXDATAWIDTH2;
   input [1:0] TXDATAWIDTH3;
   input [1:0] TXDATAWIDTH4;
   input [1:0] TXDATAWIDTH5;
   input [1:0] TXDATAWIDTH6;
   input [1:0] TXDATAWIDTH7;
   input [1:0] TXSLEWCTRL0;
   input [1:0] TXSLEWCTRL1;
   input [1:0] TXSLEWCTRL2;
   input [1:0] TXSLEWCTRL3;
   input [1:0] TXSLEWCTRL4;
   input [1:0] TXSLEWCTRL5;
   input [1:0] TXSLEWCTRL6;
   input [1:0] TXSLEWCTRL7;
   input [2:0] CFGDEBUGMODEB;
   input [2:0] FIBRSVDIN0;
   input [2:0] FIBRSVDIN1;
   input [2:0] FIBRSVDIN2;
   input [2:0] FIBRSVDIN3;
   input [2:0] FIBRSVDIN4;
   input [2:0] FIBRSVDIN5;
   input [2:0] FIBRSVDIN6;
   input [2:0] FIBRSVDIN7;
   input [2:0] RXPRBSSEL0;
   input [2:0] RXPRBSSEL1;
   input [2:0] RXPRBSSEL2;
   input [2:0] RXPRBSSEL3;
   input [2:0] RXPRBSSEL4;
   input [2:0] RXPRBSSEL5;
   input [2:0] RXPRBSSEL6;
   input [2:0] RXPRBSSEL7;
   input [2:0] TXPRBSSEL0;
   input [2:0] TXPRBSSEL1;
   input [2:0] TXPRBSSEL2;
   input [2:0] TXPRBSSEL3;
   input [2:0] TXPRBSSEL4;
   input [2:0] TXPRBSSEL5;
   input [2:0] TXPRBSSEL6;
   input [2:0] TXPRBSSEL7;
   input [31:0] CFGDATA;
   input [31:0] DRPDI;
   input [31:0] SPARESBUSDATA;
   input [3:0] TXEQPRECTRL0;
   input [3:0] TXEQPRECTRL1;
   input [3:0] TXEQPRECTRL2;
   input [3:0] TXEQPRECTRL3;
   input [3:0] TXEQPRECTRL4;
   input [3:0] TXEQPRECTRL5;
   input [3:0] TXEQPRECTRL6;
   input [3:0] TXEQPRECTRL7;
   input [4:0] RXGEARBOXSLIP0;
   input [4:0] RXGEARBOXSLIP1;
   input [4:0] RXGEARBOXSLIP2;
   input [4:0] RXGEARBOXSLIP3;
   input [4:0] RXGEARBOXSLIP4;
   input [4:0] RXGEARBOXSLIP5;
   input [4:0] RXGEARBOXSLIP6;
   input [4:0] RXGEARBOXSLIP7;
   input [6:0] TXSEQUENCE0;
   input [6:0] TXSEQUENCE1;
   input [6:0] TXSEQUENCE2;
   input [6:0] TXSEQUENCE3;
   input [6:0] TXSEQUENCE4;
   input [6:0] TXSEQUENCE5;
   input [6:0] TXSEQUENCE6;
   input [6:0] TXSEQUENCE7;
   input [7:0] REFSEL0;
   input [7:0] REFSEL1;
   input [7:0] REFSEL2;
   input [7:0] REFSEL3;
   input [7:0] REFSEL4;
   input [7:0] REFSEL5;
   input [7:0] REFSEL6;
   input [7:0] REFSEL7;
   input [7:0] SPARESBUSCOMMAND;
   input [7:0] SPARESBUSDATAADDR;
   input [7:0] SPARESBUSRECADDR;
   input [7:0] TXATTNCTRL0;
   input [7:0] TXATTNCTRL1;
   input [7:0] TXATTNCTRL2;
   input [7:0] TXATTNCTRL3;
   input [7:0] TXATTNCTRL4;
   input [7:0] TXATTNCTRL5;
   input [7:0] TXATTNCTRL6;
   input [7:0] TXATTNCTRL7;
   input [7:0] TXEQPOSTCTRL0;
   input [7:0] TXEQPOSTCTRL1;
   input [7:0] TXEQPOSTCTRL2;
   input [7:0] TXEQPOSTCTRL3;
   input [7:0] TXEQPOSTCTRL4;
   input [7:0] TXEQPOSTCTRL5;
   input [7:0] TXEQPOSTCTRL6;
   input [7:0] TXEQPOSTCTRL7;
   input [8:0] RXRATESEL0;
   input [8:0] RXRATESEL1;
   input [8:0] RXRATESEL2;
   input [8:0] RXRATESEL3;
   input [8:0] RXRATESEL4;
   input [8:0] RXRATESEL5;
   input [8:0] RXRATESEL6;
   input [8:0] RXRATESEL7;
   input [8:0] TXRATESEL0;
   input [8:0] TXRATESEL1;
   input [8:0] TXRATESEL2;
   input [8:0] TXRATESEL3;
   input [8:0] TXRATESEL4;
   input [8:0] TXRATESEL5;
   input [8:0] TXRATESEL6;
   input [8:0] TXRATESEL7;
   input [9:0] TSTRSVD4;
   input [9:0] TXHEADER0;
   input [9:0] TXHEADER1;
   input [9:0] TXHEADER2;
   input [9:0] TXHEADER3;
   input [9:0] TXHEADER4;
   input [9:0] TXHEADER5;
   input [9:0] TXHEADER6;
   input [9:0] TXHEADER7;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HARD_SYNC_TEST (
  DOUT,
  CLK,
  DIN,
  SR
);
  parameter [0:0] INIT = 1'b0;
  parameter integer LATENCY = 2;
   output DOUT;
   input CLK;
   input DIN;
   input SR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HDIO_DIFFINBUF_TEST (
  O,
  O_B,
  DIFF_IN_N,
  DIFF_IN_P
);
  parameter [9:0] IPROGRAMMING = 10'b0000000000;
  parameter ISTANDARD = "UNUSED";
  parameter dynamic_dci_ts_USED = "FALSE";
  parameter ibuf_disable_USED = "FALSE";
   output O;
   output O_B;
   input DIFF_IN_N;
   input DIFF_IN_P;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HDIO_INBUF_TEST (
  O,
  PAD
);
  parameter [9:0] IPROGRAMMING = 10'b0000000000;
  parameter ISTANDARD = "UNUSED";
  parameter dynamic_dci_ts_USED = "FALSE";
   output O;
   input PAD;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HDIO_OUTBUF_TEST (
  O,
  I,
  TRI
);
  parameter integer DRIVE = 12;
  parameter LOOPBK = "OF";
  parameter [40:0] OPROGRAMMING = 41'b00000000000000000000000000000000000000000;
  parameter OSTANDARD = "UNUSED";
  parameter SLEW = "SLOW";
  parameter SNEAK_OUT_EN = "FALSE";
  parameter SNEAK_TRI_EN = "FALSE";
  parameter SNEAK_TXRX_DIS = "FALSE";
  parameter TERM_OVERRIDE = "OFF_OVERRIDE";
  parameter TXIN_INV = "FALSE";
   output O;
   input I;
   input TRI;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HPIO_DCI_TEST (
  DCI_HL_B
);
   output [1:0] DCI_HL_B;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HPIO_DIFFINBUF_TEST (
  O,
  O_B,
  DIFF_IN_N,
  DIFF_IN_P,
  OSC,
  OSC_EN,
  VREF
);
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter [23:0] IPROGRAMMING = 24'b000000000000000000000000;
  parameter ISTANDARD = "UNUSED";
  parameter TERM_OVERRIDE = "OFF_OVERRIDE";
  parameter dynamic_dci_ts_USED = "FALSE";
  parameter ibuf_disable_USED = "FALSE";
   output O;
   output O_B;
   input DIFF_IN_N;
   input DIFF_IN_P;
   input VREF;
   input [1:0] OSC_EN;
   input [3:0] OSC;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HPIO_DIFFOUTBUF_TEST (
  AOUT,
  BOUT,
  DIFF_TERM_EN,
  O_B,
  TRI
);
  parameter ISTANDARD = "UNUSED";
  parameter LOOPBK = "OFF";
  parameter OSTANDARD = "UNUSED";
  parameter PRBS = "FALSE";
  parameter TERM_OVERRIDE = "OFF_OVERRIDE";
  parameter TXDLYIN_INV = "FALSE";
  parameter TXIN_INV = "FALSE";
   output AOUT;
   output BOUT;
   input DIFF_TERM_EN;
   input O_B;
   input TRI;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HPIO_INBUF_TEST (
  CTLE_IN,
  O,
  OSC,
  OSC_EN,
  PAD,
  VREF
);
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter [23:0] IPROGRAMMING = 24'b000000000000000000000000;
  parameter ISTANDARD = "UNUSED";
  parameter dynamic_dci_ts_USED = "FALSE";
   output CTLE_IN;
   output O;
   input OSC_EN;
   input PAD;
   input VREF;
   input [3:0] OSC;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HPIO_OUTBUF_TEST (
  O,
  DCITERMDISABLE,
  I,
  TRI
);
  parameter DCIUPDATEMODE = "ASREQUIRED";
  parameter DQS_BIAS = "FALSE";
  parameter integer DRIVE = 12;
  parameter ISTANDARD = "UNUSED";
  parameter LOOPBK = "OFF";
  parameter [101:0] OPROGRAMMING = 102'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  parameter OSTANDARD = "UNUSED";
  parameter PRBS = "FALSE";
  parameter TERM_OVERRIDE = "OFF_OVERRIDE";
  parameter TXDLYIN_INV = "FALSE";
  parameter TXIN_INV = "FALSE";
  parameter UNUSEDPIN = "PULLNONE";
  parameter dynamic_dci_ts_USED = "FALSE";
  parameter ibuf_disable_USED = "FALSE";
  parameter tstateb_USED = "FALSE";
   output O;
   input DCITERMDISABLE;
   input I;
   input TRI;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HPIO_RCLK_PRBS (
);
  parameter PRBS_CLK_0 = "FALSE";
  parameter PRBS_CLK_1 = "FALSE";
  parameter PRBS_CTRL = "FAST_CLOCK";
  parameter PRBS_EN = "FALSE";
  parameter [22:0] PRBS_SEED = 23'b00000000000000000000000;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HPIO_VREF_TEST (
  VREF,
  FABRIC_VREF_TUNE
);
  parameter DCI_CSSD_EN = "FALSE";
  parameter VREF_AMS_EN = "FALSE";
  parameter VREF_CNTR = "OFF";
   output VREF;
   input [6:0] FABRIC_VREF_TUNE;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HPIO_ZMATCH_BLK_HCLK (
  DCI_TEST_O,
  DCI_TEST_I,
  OK_TO_UPDATE
);
  parameter CASCADE = "MASTER";
  parameter DCIUPDATEMODE = "ASREQUIRED";
  parameter [1:0] DCI_CASCADE_SEL = 2'b00;
  parameter DCI_CONFIG = "FUNCT";
  parameter [35:0] DCI_CSSD_CTRL = 36'b000000000000000000000000000000000000;
  parameter [15:0] DCI_DEBUG_SEL = 16'b0000000000000000;
  parameter [24:0] DCI_DEBUG_SEL_ADV = 25'b0000000000000000000000000;
  parameter [3:0] DCI_FLTR_CTRL = 4'b0000;
  parameter [8:0] DCI_REF_OPT = 9'b000000000;
  parameter [95:0] DCI_SCL_CTRL = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  parameter EN_DCI = "FALSE";
  parameter EN_OUT_FLTR = "FALSE";
  parameter TST_EN = "FALSE";
  parameter [1:0] UPDATE_CONTROL = 2'b00;
  parameter WAIT_BYPASS = "FALSE";
   output [23:0] DCI_TEST_O;
   input OK_TO_UPDATE;
   input [23:0] DCI_TEST_I;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HRIO_DIFFINBUF_TEST (
  O,
  O_B,
  DIFF_IN_N,
  DIFF_IN_P
);
  parameter DIFF_TERM_ADV = "TERM_NONE";
  parameter DQS_BIAS = "FALSE";
  parameter DQS_BIAS_SEL = "FALSE";
  parameter EQUALIZATION = "EQ_NONE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOB_TYPE = "MASTER";
  parameter IO_TYPE = "OFF_TYPE";
  parameter [9:0] IPROGRAMMING = 10'b0000000000;
  parameter ISTANDARD = "UNUSED";
  parameter ODT = "RTT_NONE";
  parameter ODT_N = "RTT_NONE";
  parameter ODT_P = "RTT_NONE";
  parameter TERM_OVERRIDE = "OFF_OVERRIDE";
  parameter dynamic_dci_ts_USED = "FALSE";
  parameter ibuf_disable_USED = "FALSE";
   output O;
   output O_B;
   input DIFF_IN_N;
   input DIFF_IN_P;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HRIO_DIFFOUTBUF_TEST (
  AOUT,
  BOUT,
  DIFF_TERM_EN,
  O_B,
  TRI
);
  parameter DIFF_TERM_ADV = "TERM_NONE";
  parameter IOB_TYPE = "MASTER";
  parameter IO_TYPE = "OFF_TYPE";
  parameter LOOPBK = "OFF";
  parameter LVDS_PRE_EMPHASIS = "FALSE";
  parameter [40:0] OPROGRAMMING = 41'b00000000000000000000000000000000000000000;
  parameter OSTANDARD = "UNUSED";
  parameter SLEW = "SLOW";
  parameter TERM_OVERRIDE = "OFF_OVERRIDE";
   output AOUT;
   output BOUT;
   input DIFF_TERM_EN;
   input O_B;
   input TRI;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HRIO_INBUF_TEST (
  O,
  PAD
);
  parameter DQS_BIAS = "FALSE";
  parameter DQS_BIAS_SEL = "FALSE";
  parameter EQUALIZATION = "EQ_NONE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IOB_TYPE = "MASTER";
  parameter IO_TYPE = "OFF_TYPE";
  parameter [9:0] IPROGRAMMING = 10'b0000000000;
  parameter ISTANDARD = "UNUSED";
  parameter ODT = "RTT_NONE";
  parameter ODT_N = "RTT_NONE";
  parameter ODT_P = "RTT_NONE";
  parameter OSTANDARD = "UNUSED";
   output O;
   input PAD;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HRIO_OUTBUF_TEST (
  O,
  I,
  TRI
);
  parameter DIFF_TERM_ADV = "TERM_NONE";
  parameter integer DRIVE = 12;
  parameter integer FALL_SLEW = 0;
  parameter IOB_TYPE = "MASTER";
  parameter IO_TYPE = "OFF_TYPE";
  parameter ISTANDARD = "UNUSED";
  parameter LOOPBK = "OFF";
  parameter LVDS_PRE_EMPHASIS = "FALSE";
  parameter [40:0] OPROGRAMMING = 41'b00000000000000000000000000000000000000000;
  parameter OSTANDARD = "UNUSED";
  parameter integer RISE_SLEW = 0;
  parameter SLEW = "SLOW";
  parameter TERM_OVERRIDE = "OFF_OVERRIDE";
   output O;
   input I;
   input TRI;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HSADC_TEST (
  CLK_ADC,
  CLK_ADC_SPARE,
  DATA_ADC0,
  DATA_ADC1,
  DATA_ADC2,
  DATA_ADC3,
  DOUT,
  DRDY,
  PLL_SCAN_OUT_B_FD,
  STATUS_ADC0,
  STATUS_ADC1,
  STATUS_ADC2,
  STATUS_ADC3,
  STATUS_COMMON,
  TEST_SO,
  TEST_STATUS,
  ADC_CLK_N,
  ADC_CLK_P,
  CONTROL_ADC0,
  CONTROL_ADC1,
  CONTROL_ADC2,
  CONTROL_ADC3,
  CONTROL_COMMON,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  FABRIC_CLK,
  PLL_SCAN_CLK_FD,
  PLL_SCAN_EN_B_FD,
  PLL_SCAN_IN_FD,
  PLL_SCAN_MODE_B_FD,
  PLL_SCAN_RST_EN_FD,
  TEST_SCAN_CLK,
  TEST_SCAN_CTRL,
  TEST_SCAN_MODE_B,
  TEST_SCAN_RESET,
  TEST_SE_B,
  TEST_SI,
  VIN0_N,
  VIN0_P,
  VIN1_N,
  VIN1_P,
  VIN2_N,
  VIN2_P,
  VIN3_N,
  VIN3_P,
  VIN_I01_N,
  VIN_I01_P,
  VIN_I23_N,
  VIN_I23_P
);
   output CLK_ADC;
   output DRDY;
   output [127:0] DATA_ADC0;
   output [127:0] DATA_ADC1;
   output [127:0] DATA_ADC2;
   output [127:0] DATA_ADC3;
   output [15:0] DOUT;
   output [15:0] STATUS_ADC0;
   output [15:0] STATUS_ADC1;
   output [15:0] STATUS_ADC2;
   output [15:0] STATUS_ADC3;
   output [15:0] STATUS_COMMON;
   output [15:0] TEST_STATUS;
   output [1:0] PLL_SCAN_OUT_B_FD;
   output [299:0] TEST_SO;
   output [2:0] CLK_ADC_SPARE;
   input ADC_CLK_N;
   input ADC_CLK_P;
   input DCLK;
   input DEN;
   input DWE;
   input FABRIC_CLK;
   input PLL_SCAN_EN_B_FD;
   input PLL_SCAN_MODE_B_FD;
   input PLL_SCAN_RST_EN_FD;
   input TEST_SCAN_MODE_B;
   input TEST_SCAN_RESET;
   input TEST_SE_B;
   input VIN0_N;
   input VIN0_P;
   input VIN1_N;
   input VIN1_P;
   input VIN2_N;
   input VIN2_P;
   input VIN3_N;
   input VIN3_P;
   input VIN_I01_N;
   input VIN_I01_P;
   input VIN_I23_N;
   input VIN_I23_P;
   input [11:0] DADDR;
   input [15:0] CONTROL_ADC0;
   input [15:0] CONTROL_ADC1;
   input [15:0] CONTROL_ADC2;
   input [15:0] CONTROL_ADC3;
   input [15:0] CONTROL_COMMON;
   input [15:0] DI;
   input [15:0] TEST_SCAN_CTRL;
   input [1:0] PLL_SCAN_CLK_FD;
   input [1:0] PLL_SCAN_IN_FD;
   input [299:0] TEST_SI;
   input [4:0] TEST_SCAN_CLK;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module HSDAC_TEST (
  CLK_DAC,
  CLK_DAC_SPARE,
  DOUT,
  DRDY,
  PLL_SCAN_OUT_B_FD,
  STATUS_COMMON,
  STATUS_DAC0,
  STATUS_DAC1,
  STATUS_DAC2,
  STATUS_DAC3,
  TEST_SO,
  TEST_STATUS,
  VOUT0_N,
  VOUT0_P,
  VOUT1_N,
  VOUT1_P,
  VOUT2_N,
  VOUT2_P,
  VOUT3_N,
  VOUT3_P,
  CONTROL_COMMON,
  CONTROL_DAC0,
  CONTROL_DAC1,
  CONTROL_DAC2,
  CONTROL_DAC3,
  DAC_CLK_N,
  DAC_CLK_P,
  DADDR,
  DATA_DAC0,
  DATA_DAC1,
  DATA_DAC2,
  DATA_DAC3,
  DCLK,
  DEN,
  DI,
  DWE,
  FABRIC_CLK,
  PLL_SCAN_CLK_FD,
  PLL_SCAN_EN_B_FD,
  PLL_SCAN_IN_FD,
  PLL_SCAN_MODE_B_FD,
  PLL_SCAN_RST_EN_FD,
  TEST_SCAN_CLK,
  TEST_SCAN_CTRL,
  TEST_SCAN_MODE_B,
  TEST_SCAN_RESET,
  TEST_SE_B,
  TEST_SI
);
   output CLK_DAC;
   output DRDY;
   output VOUT0_N;
   output VOUT0_P;
   output VOUT1_N;
   output VOUT1_P;
   output VOUT2_N;
   output VOUT2_P;
   output VOUT3_N;
   output VOUT3_P;
   output [15:0] DOUT;
   output [15:0] STATUS_COMMON;
   output [15:0] STATUS_DAC0;
   output [15:0] STATUS_DAC1;
   output [15:0] STATUS_DAC2;
   output [15:0] STATUS_DAC3;
   output [15:0] TEST_STATUS;
   output [1:0] PLL_SCAN_OUT_B_FD;
   output [299:0] TEST_SO;
   output [2:0] CLK_DAC_SPARE;
   input DAC_CLK_N;
   input DAC_CLK_P;
   input DCLK;
   input DEN;
   input DWE;
   input FABRIC_CLK;
   input PLL_SCAN_EN_B_FD;
   input PLL_SCAN_MODE_B_FD;
   input PLL_SCAN_RST_EN_FD;
   input TEST_SCAN_MODE_B;
   input TEST_SCAN_RESET;
   input TEST_SE_B;
   input [11:0] DADDR;
   input [15:0] CONTROL_COMMON;
   input [15:0] CONTROL_DAC0;
   input [15:0] CONTROL_DAC1;
   input [15:0] CONTROL_DAC2;
   input [15:0] CONTROL_DAC3;
   input [15:0] DI;
   input [15:0] TEST_SCAN_CTRL;
   input [1:0] PLL_SCAN_CLK_FD;
   input [1:0] PLL_SCAN_IN_FD;
   input [255:0] DATA_DAC0;
   input [255:0] DATA_DAC1;
   input [255:0] DATA_DAC2;
   input [255:0] DATA_DAC3;
   input [299:0] TEST_SI;
   input [4:0] TEST_SCAN_CLK;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_DPHY_TEST (
  HSRX_O,
  LPRX_O_N,
  LPRX_O_P,
  DIFF_IN_N,
  DIFF_IN_P,
  HSRX_DISABLE,
  LPRX_DISABLE,
  OSC,
  OSC_EN
);
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter [23:0] IPROGRAMMING = 24'b000000000000000000000000;
  parameter ISTANDARD = "UNUSED";
  parameter TERM_OVERRIDE = "OFF_OVERRIDE";
   output HSRX_O;
   output LPRX_O_N;
   output LPRX_O_P;
   input DIFF_IN_N;
   input DIFF_IN_P;
   input HSRX_DISABLE;
   input LPRX_DISABLE;
   input [1:0] OSC_EN;
   input [3:0] OSC;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_GTE2_TEST (
  O,
  ODIV2,
  CEB,
  CLKTESTSIG,
  I,
  IB
);
  parameter CLKCM_CFG = "TRUE";
  parameter CLKRCV_TRST = "TRUE";
  parameter [1:0] CLKSWING_CFG = 2'b11;
   output O;
   output ODIV2;
   input CEB;
   input CLKTESTSIG;
   input I;
   input IB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_GTE3_TEST (
  O,
  ODIV2,
  CEB,
  CLKTESTSIG,
  I,
  IB
);
  parameter [0:0] REFCLK_EN_FABRIC_CK = 1'b0;
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [1:0] REFCLK_HROW_CK_SEL = 2'b00;
  parameter [1:0] REFCLK_ICNTL_RX = 2'b00;
   output O;
   output ODIV2;
   input CEB;
   input CLKTESTSIG;
   input I;
   input IB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_GTE4_TEST (
  O,
  ODIV2,
  CEB,
  CLKTESTSIG,
  I,
  IB
);
  parameter [0:0] REFCLK_EN_FABRIC_CK = 1'b0;
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [1:0] REFCLK_HROW_CK_SEL = 2'b00;
  parameter [1:0] REFCLK_ICNTL_RX = 2'b00;
   output O;
   output ODIV2;
   input CEB;
   input CLKTESTSIG;
   input I;
   input IB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IBUFDS_GTYE3_TEST (
  O,
  ODIV2,
  CEB,
  CLKTESTSIG,
  I,
  IB
);
  parameter [0:0] REFCLK_EN_FABRIC_CK = 1'b0;
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [1:0] REFCLK_HROW_CK_SEL = 2'b00;
  parameter [1:0] REFCLK_ICNTL_RX = 2'b00;
   output O;
   output ODIV2;
   input CEB;
   input CLKTESTSIG;
   input I;
   input IB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDDR2_TEST (
  Q0,
  Q1,
  C0,
  C1,
  CE,
  D,
  R,
  S
);
  parameter DDR_ALIGNMENT = "NONE";
  parameter INIT_Q0 = 1'b0;
  parameter INIT_Q1 = 1'b0;
  parameter SAME_EDGE_PIPELINED = "FALSE";
  parameter SRTYPE = "SYNC";
   output Q0;
   output Q1;
   input C0;
   input C1;
   input CE;
   input D;
   input R;
   input S;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDELAYCTRL_TEST (
  DNPULSEOUT,
  OUTN1,
  OUTN65,
  RDY,
  UPPULSEOUT,
  REFCLK,
  RST
);
  parameter integer BIAS_MODE = 0;
  parameter HIGH_PERFORMANCE_MODE = "FALSE";
  parameter IDELAYCTRL_EN = "ENABLE";
  parameter RESET_STYLE = "V5";
   output DNPULSEOUT;
   output OUTN1;
   output OUTN65;
   output RDY;
   output UPPULSEOUT;
   input REFCLK;
   input RST;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDELAYE2_FINEDELAY_TEST (
  CNTVALUEOUT,
  DATAOUT,
  C,
  CE,
  CINVCTRL,
  CNTVALUEIN,
  DATAIN,
  IDATAIN,
  IFDLY,
  INC,
  LD,
  LDPIPEEN,
  REGRST
);
  parameter CINVCTRL_SEL = "FALSE";
  parameter DELAYCHAIN_OSC = "FALSE";
  parameter DELAY_SRC = "IDATAIN";
  parameter FINEDELAY = "BYPASS";
  parameter HIGH_PERFORMANCE_MODE = "FALSE";
  parameter IDELAY_TYPE = "FIXED";
  parameter integer IDELAY_VALUE = 0;
  parameter PIPE_SEL = "FALSE";
  parameter real REFCLK_FREQUENCY = 200.0;
  parameter SIGNAL_PATTERN = "DATA";
   output DATAOUT;
   output [4:0] CNTVALUEOUT;
   input C;
   input CE;
   input CINVCTRL;
   input DATAIN;
   input IDATAIN;
   input INC;
   input LD;
   input LDPIPEEN;
   input REGRST;
   input [2:0] IFDLY;
   input [4:0] CNTVALUEIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDELAYE2_TEST (
  CNTVALUEOUT,
  DATAOUT,
  C,
  CE,
  CINVCTRL,
  CNTVALUEIN,
  DATAIN,
  IDATAIN,
  INC,
  LD,
  LDPIPEEN,
  REGRST
);
  parameter CINVCTRL_SEL = "FALSE";
  parameter DELAYCHAIN_OSC = "FALSE";
  parameter DELAY_SRC = "IDATAIN";
  parameter HIGH_PERFORMANCE_MODE = "FALSE";
  parameter IDELAY_TYPE = "FIXED";
  parameter integer IDELAY_VALUE = 0;
  parameter PIPE_SEL = "FALSE";
  parameter real REFCLK_FREQUENCY = 200.0;
  parameter SIGNAL_PATTERN = "DATA";
   output DATAOUT;
   output [4:0] CNTVALUEOUT;
   input C;
   input CE;
   input CINVCTRL;
   input DATAIN;
   input IDATAIN;
   input INC;
   input LD;
   input LDPIPEEN;
   input REGRST;
   input [4:0] CNTVALUEIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IDELAYE3_TEST (
  CASC_OUT,
  CNTVALUEOUT,
  DATAOUT,
  CASC_IN,
  CASC_RETURN,
  CE,
  CLK,
  CNTVALUEIN,
  DATAIN,
  EN_VTC,
  IDATAIN,
  INC,
  LOAD,
  RST
);
  parameter CASCADE = "NONE";
  parameter [0:0] DC_ADJ_EN = 1'b0;
  parameter DELAY_FORMAT = "TIME";
  parameter DELAY_SRC = "IDATAIN";
  parameter DELAY_TYPE = "FIXED";
  parameter integer DELAY_VALUE = 0;
  parameter [2:0] FDLY = 3'b010;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter LOOPBACK = "FALSE";
  parameter real REFCLK_FREQUENCY = 300.0;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter [0:0] SPARE = 1'b0;
  parameter UPDATE_MODE = "ASYNC";
   output CASC_OUT;
   output DATAOUT;
   output [8:0] CNTVALUEOUT;
   input CASC_IN;
   input CASC_RETURN;
   input CE;
   input CLK;
   input DATAIN;
   input EN_VTC;
   input IDATAIN;
   input INC;
   input LOAD;
   input RST;
   input [8:0] CNTVALUEIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ILKNE4_TEST (
  CFG_RESET_CSSD,
  CSSD_CLK_STOP_DONE,
  DRP_DO,
  DRP_RDY,
  GRESTORE_CSSD,
  GWE_CSSD,
  RX_BYPASS_DATAOUT00,
  RX_BYPASS_DATAOUT01,
  RX_BYPASS_DATAOUT02,
  RX_BYPASS_DATAOUT03,
  RX_BYPASS_DATAOUT04,
  RX_BYPASS_DATAOUT05,
  RX_BYPASS_DATAOUT06,
  RX_BYPASS_DATAOUT07,
  RX_BYPASS_DATAOUT08,
  RX_BYPASS_DATAOUT09,
  RX_BYPASS_DATAOUT10,
  RX_BYPASS_DATAOUT11,
  RX_BYPASS_ENAOUT,
  RX_BYPASS_IS_AVAILOUT,
  RX_BYPASS_IS_BADLYFRAMEDOUT,
  RX_BYPASS_IS_OVERFLOWOUT,
  RX_BYPASS_IS_SYNCEDOUT,
  RX_BYPASS_IS_SYNCWORDOUT,
  RX_CHANOUT0,
  RX_CHANOUT1,
  RX_CHANOUT2,
  RX_CHANOUT3,
  RX_DATAOUT0,
  RX_DATAOUT1,
  RX_DATAOUT2,
  RX_DATAOUT3,
  RX_ENAOUT0,
  RX_ENAOUT1,
  RX_ENAOUT2,
  RX_ENAOUT3,
  RX_EOPOUT0,
  RX_EOPOUT1,
  RX_EOPOUT2,
  RX_EOPOUT3,
  RX_ERROUT0,
  RX_ERROUT1,
  RX_ERROUT2,
  RX_ERROUT3,
  RX_MTYOUT0,
  RX_MTYOUT1,
  RX_MTYOUT2,
  RX_MTYOUT3,
  RX_OVFOUT,
  RX_SOPOUT0,
  RX_SOPOUT1,
  RX_SOPOUT2,
  RX_SOPOUT3,
  SCAN_OUT,
  STAT_RX_ALIGNED,
  STAT_RX_ALIGNED_ERR,
  STAT_RX_BAD_TYPE_ERR,
  STAT_RX_BURSTMAX_ERR,
  STAT_RX_BURST_ERR,
  STAT_RX_CRC24_ERR,
  STAT_RX_CRC32_ERR,
  STAT_RX_CRC32_VALID,
  STAT_RX_DESCRAM_ERR,
  STAT_RX_DIAGWORD_INTFSTAT,
  STAT_RX_DIAGWORD_LANESTAT,
  STAT_RX_FC_STAT,
  STAT_RX_FRAMING_ERR,
  STAT_RX_MEOP_ERR,
  STAT_RX_MF_ERR,
  STAT_RX_MF_LEN_ERR,
  STAT_RX_MF_REPEAT_ERR,
  STAT_RX_MISALIGNED,
  STAT_RX_MSOP_ERR,
  STAT_RX_MUBITS,
  STAT_RX_MUBITS_UPDATED,
  STAT_RX_OVERFLOW_ERR,
  STAT_RX_RETRANS_CRC24_ERR,
  STAT_RX_RETRANS_DISC,
  STAT_RX_RETRANS_LATENCY,
  STAT_RX_RETRANS_REQ,
  STAT_RX_RETRANS_RETRY_ERR,
  STAT_RX_RETRANS_SEQ,
  STAT_RX_RETRANS_SEQ_UPDATED,
  STAT_RX_RETRANS_STATE,
  STAT_RX_RETRANS_SUBSEQ,
  STAT_RX_RETRANS_WDOG_ERR,
  STAT_RX_RETRANS_WRAP_ERR,
  STAT_RX_SYNCED,
  STAT_RX_SYNCED_ERR,
  STAT_RX_WORD_SYNC,
  STAT_TX_BURST_ERR,
  STAT_TX_ERRINJ_BITERR_DONE,
  STAT_TX_OVERFLOW_ERR,
  STAT_TX_RETRANS_BURST_ERR,
  STAT_TX_RETRANS_BUSY,
  STAT_TX_RETRANS_RAM_PERROUT,
  STAT_TX_RETRANS_RAM_RADDR,
  STAT_TX_RETRANS_RAM_RD_B0,
  STAT_TX_RETRANS_RAM_RD_B1,
  STAT_TX_RETRANS_RAM_RD_B2,
  STAT_TX_RETRANS_RAM_RD_B3,
  STAT_TX_RETRANS_RAM_RSEL,
  STAT_TX_RETRANS_RAM_WADDR,
  STAT_TX_RETRANS_RAM_WDATA,
  STAT_TX_RETRANS_RAM_WE_B0,
  STAT_TX_RETRANS_RAM_WE_B1,
  STAT_TX_RETRANS_RAM_WE_B2,
  STAT_TX_RETRANS_RAM_WE_B3,
  STAT_TX_UNDERFLOW_ERR,
  TX_OVFOUT,
  TX_RDYOUT,
  TX_SERDES_DATA00,
  TX_SERDES_DATA01,
  TX_SERDES_DATA02,
  TX_SERDES_DATA03,
  TX_SERDES_DATA04,
  TX_SERDES_DATA05,
  TX_SERDES_DATA06,
  TX_SERDES_DATA07,
  TX_SERDES_DATA08,
  TX_SERDES_DATA09,
  TX_SERDES_DATA10,
  TX_SERDES_DATA11,
  CORE_CLK,
  CSSD_CLK_STOP_EVENT,
  CSSD_RESETN,
  CTL_RX_FORCE_RESYNC,
  CTL_RX_RETRANS_ACK,
  CTL_RX_RETRANS_ENABLE,
  CTL_RX_RETRANS_ERRIN,
  CTL_RX_RETRANS_FORCE_REQ,
  CTL_RX_RETRANS_RESET,
  CTL_RX_RETRANS_RESET_MODE,
  CTL_TX_DIAGWORD_INTFSTAT,
  CTL_TX_DIAGWORD_LANESTAT,
  CTL_TX_ENABLE,
  CTL_TX_ERRINJ_BITERR_GO,
  CTL_TX_ERRINJ_BITERR_LANE,
  CTL_TX_FC_STAT,
  CTL_TX_MUBITS,
  CTL_TX_RETRANS_ENABLE,
  CTL_TX_RETRANS_RAM_PERRIN,
  CTL_TX_RETRANS_RAM_RDATA,
  CTL_TX_RETRANS_REQ,
  CTL_TX_RETRANS_REQ_VALID,
  CTL_TX_RLIM_DELTA,
  CTL_TX_RLIM_ENABLE,
  CTL_TX_RLIM_INTV,
  CTL_TX_RLIM_MAX,
  DRP_ADDR,
  DRP_CLK,
  DRP_DI,
  DRP_EN,
  DRP_WE,
  LBUS_CLK,
  RX_BYPASS_FORCE_REALIGNIN,
  RX_BYPASS_RDIN,
  RX_RESET,
  RX_SERDES_CLK,
  RX_SERDES_DATA00,
  RX_SERDES_DATA01,
  RX_SERDES_DATA02,
  RX_SERDES_DATA03,
  RX_SERDES_DATA04,
  RX_SERDES_DATA05,
  RX_SERDES_DATA06,
  RX_SERDES_DATA07,
  RX_SERDES_DATA08,
  RX_SERDES_DATA09,
  RX_SERDES_DATA10,
  RX_SERDES_DATA11,
  RX_SERDES_RESET,
  SCAN_CLK,
  SCAN_EN_N,
  SCAN_IN,
  TEST_MODE_N,
  TEST_RESET,
  TX_BCTLIN0,
  TX_BCTLIN1,
  TX_BCTLIN2,
  TX_BCTLIN3,
  TX_BYPASS_CTRLIN,
  TX_BYPASS_DATAIN00,
  TX_BYPASS_DATAIN01,
  TX_BYPASS_DATAIN02,
  TX_BYPASS_DATAIN03,
  TX_BYPASS_DATAIN04,
  TX_BYPASS_DATAIN05,
  TX_BYPASS_DATAIN06,
  TX_BYPASS_DATAIN07,
  TX_BYPASS_DATAIN08,
  TX_BYPASS_DATAIN09,
  TX_BYPASS_DATAIN10,
  TX_BYPASS_DATAIN11,
  TX_BYPASS_ENAIN,
  TX_BYPASS_GEARBOX_SEQIN,
  TX_BYPASS_MFRAMER_STATEIN,
  TX_CHANIN0,
  TX_CHANIN1,
  TX_CHANIN2,
  TX_CHANIN3,
  TX_DATAIN0,
  TX_DATAIN1,
  TX_DATAIN2,
  TX_DATAIN3,
  TX_ENAIN0,
  TX_ENAIN1,
  TX_ENAIN2,
  TX_ENAIN3,
  TX_EOPIN0,
  TX_EOPIN1,
  TX_EOPIN2,
  TX_EOPIN3,
  TX_ERRIN0,
  TX_ERRIN1,
  TX_ERRIN2,
  TX_ERRIN3,
  TX_MTYIN0,
  TX_MTYIN1,
  TX_MTYIN2,
  TX_MTYIN3,
  TX_RESET,
  TX_SERDES_REFCLK,
  TX_SERDES_REFCLK_RESET,
  TX_SOPIN0,
  TX_SOPIN1,
  TX_SOPIN2,
  TX_SOPIN3
);
  parameter BYPASS = "FALSE";
  parameter CTL_CSSD_EN = "FALSE";
  parameter [15:0] CTL_CSSD_MRKR_INIT = 16'h0000;
  parameter [14:0] CTL_CSSD_ROOT_CLK_DIS = 15'h0000;
  parameter [3:0] CTL_CSSD_ROOT_CLK_SEL = 4'h0;
  parameter CTL_CSSD_SNGL_CHAIN_MD = "FALSE";
  parameter [15:0] CTL_CSSD_STOP_COUNT_0 = 16'h0FFF;
  parameter [15:0] CTL_CSSD_STOP_COUNT_1 = 16'h0000;
  parameter [15:0] CTL_CSSD_STOP_COUNT_2 = 16'h0000;
  parameter [1:0] CTL_RX_BURSTMAX = 2'h3;
  parameter [1:0] CTL_RX_CHAN_EXT = 2'h0;
  parameter [3:0] CTL_RX_LAST_LANE = 4'hB;
  parameter [15:0] CTL_RX_MFRAMELEN_MINUS1 = 16'h07FF;
  parameter CTL_RX_PACKET_MODE = "FALSE";
  parameter [2:0] CTL_RX_RETRANS_MULT = 3'h0;
  parameter [3:0] CTL_RX_RETRANS_RETRY = 4'h2;
  parameter [15:0] CTL_RX_RETRANS_TIMER1 = 16'h0009;
  parameter [15:0] CTL_RX_RETRANS_TIMER2 = 16'h0000;
  parameter [11:0] CTL_RX_RETRANS_WDOG = 12'h000;
  parameter [7:0] CTL_RX_RETRANS_WRAP_TIMER = 8'h00;
  parameter CTL_TEST_MODE_PIN_CHAR = "FALSE";
  parameter [1:0] CTL_TX_BURSTMAX = 2'h3;
  parameter [2:0] CTL_TX_BURSTSHORT = 3'h1;
  parameter [1:0] CTL_TX_CHAN_EXT = 2'h0;
  parameter CTL_TX_DISABLE_SKIPWORD = "FALSE";
  parameter [3:0] CTL_TX_FC_CALLEN = 4'hF;
  parameter [3:0] CTL_TX_LAST_LANE = 4'hB;
  parameter [15:0] CTL_TX_MFRAMELEN_MINUS1 = 16'h07FF;
  parameter [13:0] CTL_TX_RETRANS_DEPTH = 14'h0800;
  parameter [2:0] CTL_TX_RETRANS_MULT = 3'h0;
  parameter [1:0] CTL_TX_RETRANS_RAM_BANKS = 2'h3;
  parameter MODE = "TRUE";
  parameter SIM_DEVICE = "ULTRASCALE_PLUS";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
   output CFG_RESET_CSSD;
   output CSSD_CLK_STOP_DONE;
   output DRP_RDY;
   output GRESTORE_CSSD;
   output GWE_CSSD;
   output RX_ENAOUT0;
   output RX_ENAOUT1;
   output RX_ENAOUT2;
   output RX_ENAOUT3;
   output RX_EOPOUT0;
   output RX_EOPOUT1;
   output RX_EOPOUT2;
   output RX_EOPOUT3;
   output RX_ERROUT0;
   output RX_ERROUT1;
   output RX_ERROUT2;
   output RX_ERROUT3;
   output RX_OVFOUT;
   output RX_SOPOUT0;
   output RX_SOPOUT1;
   output RX_SOPOUT2;
   output RX_SOPOUT3;
   output STAT_RX_ALIGNED;
   output STAT_RX_ALIGNED_ERR;
   output STAT_RX_BURSTMAX_ERR;
   output STAT_RX_BURST_ERR;
   output STAT_RX_CRC24_ERR;
   output STAT_RX_MEOP_ERR;
   output STAT_RX_MISALIGNED;
   output STAT_RX_MSOP_ERR;
   output STAT_RX_MUBITS_UPDATED;
   output STAT_RX_OVERFLOW_ERR;
   output STAT_RX_RETRANS_CRC24_ERR;
   output STAT_RX_RETRANS_DISC;
   output STAT_RX_RETRANS_REQ;
   output STAT_RX_RETRANS_RETRY_ERR;
   output STAT_RX_RETRANS_SEQ_UPDATED;
   output STAT_RX_RETRANS_WDOG_ERR;
   output STAT_RX_RETRANS_WRAP_ERR;
   output STAT_TX_BURST_ERR;
   output STAT_TX_ERRINJ_BITERR_DONE;
   output STAT_TX_OVERFLOW_ERR;
   output STAT_TX_RETRANS_BURST_ERR;
   output STAT_TX_RETRANS_BUSY;
   output STAT_TX_RETRANS_RAM_PERROUT;
   output STAT_TX_RETRANS_RAM_RD_B0;
   output STAT_TX_RETRANS_RAM_RD_B1;
   output STAT_TX_RETRANS_RAM_RD_B2;
   output STAT_TX_RETRANS_RAM_RD_B3;
   output STAT_TX_RETRANS_RAM_WE_B0;
   output STAT_TX_RETRANS_RAM_WE_B1;
   output STAT_TX_RETRANS_RAM_WE_B2;
   output STAT_TX_RETRANS_RAM_WE_B3;
   output STAT_TX_UNDERFLOW_ERR;
   output TX_OVFOUT;
   output TX_RDYOUT;
   output [10:0] RX_CHANOUT0;
   output [10:0] RX_CHANOUT1;
   output [10:0] RX_CHANOUT2;
   output [10:0] RX_CHANOUT3;
   output [11:0] RX_BYPASS_ENAOUT;
   output [11:0] RX_BYPASS_IS_AVAILOUT;
   output [11:0] RX_BYPASS_IS_BADLYFRAMEDOUT;
   output [11:0] RX_BYPASS_IS_OVERFLOWOUT;
   output [11:0] RX_BYPASS_IS_SYNCEDOUT;
   output [11:0] RX_BYPASS_IS_SYNCWORDOUT;
   output [11:0] STAT_RX_BAD_TYPE_ERR;
   output [11:0] STAT_RX_CRC32_ERR;
   output [11:0] STAT_RX_CRC32_VALID;
   output [11:0] STAT_RX_DESCRAM_ERR;
   output [11:0] STAT_RX_DIAGWORD_INTFSTAT;
   output [11:0] STAT_RX_DIAGWORD_LANESTAT;
   output [11:0] STAT_RX_FRAMING_ERR;
   output [11:0] STAT_RX_MF_ERR;
   output [11:0] STAT_RX_MF_LEN_ERR;
   output [11:0] STAT_RX_MF_REPEAT_ERR;
   output [11:0] STAT_RX_SYNCED;
   output [11:0] STAT_RX_SYNCED_ERR;
   output [11:0] STAT_RX_WORD_SYNC;
   output [127:0] RX_DATAOUT0;
   output [127:0] RX_DATAOUT1;
   output [127:0] RX_DATAOUT2;
   output [127:0] RX_DATAOUT3;
   output [15:0] DRP_DO;
   output [15:0] STAT_RX_RETRANS_LATENCY;
   output [1:0] STAT_TX_RETRANS_RAM_RSEL;
   output [255:0] STAT_RX_FC_STAT;
   output [264:0] SCAN_OUT;
   output [2:0] STAT_RX_RETRANS_STATE;
   output [3:0] RX_MTYOUT0;
   output [3:0] RX_MTYOUT1;
   output [3:0] RX_MTYOUT2;
   output [3:0] RX_MTYOUT3;
   output [4:0] STAT_RX_RETRANS_SUBSEQ;
   output [63:0] TX_SERDES_DATA00;
   output [63:0] TX_SERDES_DATA01;
   output [63:0] TX_SERDES_DATA02;
   output [63:0] TX_SERDES_DATA03;
   output [63:0] TX_SERDES_DATA04;
   output [63:0] TX_SERDES_DATA05;
   output [63:0] TX_SERDES_DATA06;
   output [63:0] TX_SERDES_DATA07;
   output [63:0] TX_SERDES_DATA08;
   output [63:0] TX_SERDES_DATA09;
   output [63:0] TX_SERDES_DATA10;
   output [63:0] TX_SERDES_DATA11;
   output [643:0] STAT_TX_RETRANS_RAM_WDATA;
   output [65:0] RX_BYPASS_DATAOUT00;
   output [65:0] RX_BYPASS_DATAOUT01;
   output [65:0] RX_BYPASS_DATAOUT02;
   output [65:0] RX_BYPASS_DATAOUT03;
   output [65:0] RX_BYPASS_DATAOUT04;
   output [65:0] RX_BYPASS_DATAOUT05;
   output [65:0] RX_BYPASS_DATAOUT06;
   output [65:0] RX_BYPASS_DATAOUT07;
   output [65:0] RX_BYPASS_DATAOUT08;
   output [65:0] RX_BYPASS_DATAOUT09;
   output [65:0] RX_BYPASS_DATAOUT10;
   output [65:0] RX_BYPASS_DATAOUT11;
   output [7:0] STAT_RX_MUBITS;
   output [7:0] STAT_RX_RETRANS_SEQ;
   output [8:0] STAT_TX_RETRANS_RAM_RADDR;
   output [8:0] STAT_TX_RETRANS_RAM_WADDR;
   input CORE_CLK;
   input CSSD_CLK_STOP_EVENT;
   input CSSD_RESETN;
   input CTL_RX_FORCE_RESYNC;
   input CTL_RX_RETRANS_ACK;
   input CTL_RX_RETRANS_ENABLE;
   input CTL_RX_RETRANS_ERRIN;
   input CTL_RX_RETRANS_FORCE_REQ;
   input CTL_RX_RETRANS_RESET;
   input CTL_RX_RETRANS_RESET_MODE;
   input CTL_TX_DIAGWORD_INTFSTAT;
   input CTL_TX_ENABLE;
   input CTL_TX_ERRINJ_BITERR_GO;
   input CTL_TX_RETRANS_ENABLE;
   input CTL_TX_RETRANS_RAM_PERRIN;
   input CTL_TX_RETRANS_REQ;
   input CTL_TX_RETRANS_REQ_VALID;
   input CTL_TX_RLIM_ENABLE;
   input DRP_CLK;
   input DRP_EN;
   input DRP_WE;
   input LBUS_CLK;
   input RX_BYPASS_FORCE_REALIGNIN;
   input RX_BYPASS_RDIN;
   input RX_RESET;
   input SCAN_CLK;
   input SCAN_EN_N;
   input TEST_MODE_N;
   input TEST_RESET;
   input TX_BCTLIN0;
   input TX_BCTLIN1;
   input TX_BCTLIN2;
   input TX_BCTLIN3;
   input TX_BYPASS_ENAIN;
   input TX_ENAIN0;
   input TX_ENAIN1;
   input TX_ENAIN2;
   input TX_ENAIN3;
   input TX_EOPIN0;
   input TX_EOPIN1;
   input TX_EOPIN2;
   input TX_EOPIN3;
   input TX_ERRIN0;
   input TX_ERRIN1;
   input TX_ERRIN2;
   input TX_ERRIN3;
   input TX_RESET;
   input TX_SERDES_REFCLK;
   input TX_SERDES_REFCLK_RESET;
   input TX_SOPIN0;
   input TX_SOPIN1;
   input TX_SOPIN2;
   input TX_SOPIN3;
   input [10:0] TX_CHANIN0;
   input [10:0] TX_CHANIN1;
   input [10:0] TX_CHANIN2;
   input [10:0] TX_CHANIN3;
   input [11:0] CTL_TX_DIAGWORD_LANESTAT;
   input [11:0] CTL_TX_RLIM_DELTA;
   input [11:0] CTL_TX_RLIM_MAX;
   input [11:0] RX_SERDES_CLK;
   input [11:0] RX_SERDES_RESET;
   input [11:0] TX_BYPASS_CTRLIN;
   input [127:0] TX_DATAIN0;
   input [127:0] TX_DATAIN1;
   input [127:0] TX_DATAIN2;
   input [127:0] TX_DATAIN3;
   input [15:0] DRP_DI;
   input [255:0] CTL_TX_FC_STAT;
   input [264:0] SCAN_IN;
   input [3:0] CTL_TX_ERRINJ_BITERR_LANE;
   input [3:0] TX_BYPASS_MFRAMER_STATEIN;
   input [3:0] TX_MTYIN0;
   input [3:0] TX_MTYIN1;
   input [3:0] TX_MTYIN2;
   input [3:0] TX_MTYIN3;
   input [63:0] RX_SERDES_DATA00;
   input [63:0] RX_SERDES_DATA01;
   input [63:0] RX_SERDES_DATA02;
   input [63:0] RX_SERDES_DATA03;
   input [63:0] RX_SERDES_DATA04;
   input [63:0] RX_SERDES_DATA05;
   input [63:0] RX_SERDES_DATA06;
   input [63:0] RX_SERDES_DATA07;
   input [63:0] RX_SERDES_DATA08;
   input [63:0] RX_SERDES_DATA09;
   input [63:0] RX_SERDES_DATA10;
   input [63:0] RX_SERDES_DATA11;
   input [63:0] TX_BYPASS_DATAIN00;
   input [63:0] TX_BYPASS_DATAIN01;
   input [63:0] TX_BYPASS_DATAIN02;
   input [63:0] TX_BYPASS_DATAIN03;
   input [63:0] TX_BYPASS_DATAIN04;
   input [63:0] TX_BYPASS_DATAIN05;
   input [63:0] TX_BYPASS_DATAIN06;
   input [63:0] TX_BYPASS_DATAIN07;
   input [63:0] TX_BYPASS_DATAIN08;
   input [63:0] TX_BYPASS_DATAIN09;
   input [63:0] TX_BYPASS_DATAIN10;
   input [63:0] TX_BYPASS_DATAIN11;
   input [643:0] CTL_TX_RETRANS_RAM_RDATA;
   input [7:0] CTL_TX_MUBITS;
   input [7:0] CTL_TX_RLIM_INTV;
   input [7:0] TX_BYPASS_GEARBOX_SEQIN;
   input [9:0] DRP_ADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ILKN_TEST (
  DRP_DO,
  DRP_RDY,
  RX_BYPASS_DATAOUT00,
  RX_BYPASS_DATAOUT01,
  RX_BYPASS_DATAOUT02,
  RX_BYPASS_DATAOUT03,
  RX_BYPASS_DATAOUT04,
  RX_BYPASS_DATAOUT05,
  RX_BYPASS_DATAOUT06,
  RX_BYPASS_DATAOUT07,
  RX_BYPASS_DATAOUT08,
  RX_BYPASS_DATAOUT09,
  RX_BYPASS_DATAOUT10,
  RX_BYPASS_DATAOUT11,
  RX_BYPASS_ENAOUT,
  RX_BYPASS_IS_AVAILOUT,
  RX_BYPASS_IS_BADLYFRAMEDOUT,
  RX_BYPASS_IS_OVERFLOWOUT,
  RX_BYPASS_IS_SYNCEDOUT,
  RX_BYPASS_IS_SYNCWORDOUT,
  RX_CHANOUT0,
  RX_CHANOUT1,
  RX_CHANOUT2,
  RX_CHANOUT3,
  RX_DATAOUT0,
  RX_DATAOUT1,
  RX_DATAOUT2,
  RX_DATAOUT3,
  RX_ENAOUT0,
  RX_ENAOUT1,
  RX_ENAOUT2,
  RX_ENAOUT3,
  RX_EOPOUT0,
  RX_EOPOUT1,
  RX_EOPOUT2,
  RX_EOPOUT3,
  RX_ERROUT0,
  RX_ERROUT1,
  RX_ERROUT2,
  RX_ERROUT3,
  RX_MTYOUT0,
  RX_MTYOUT1,
  RX_MTYOUT2,
  RX_MTYOUT3,
  RX_OVFOUT,
  RX_SOPOUT0,
  RX_SOPOUT1,
  RX_SOPOUT2,
  RX_SOPOUT3,
  SCAN_OUT_DRPCTRL,
  SCAN_OUT_ILMAC,
  STAT_RX_ALIGNED,
  STAT_RX_ALIGNED_ERR,
  STAT_RX_BAD_TYPE_ERR,
  STAT_RX_BURSTMAX_ERR,
  STAT_RX_BURST_ERR,
  STAT_RX_CRC24_ERR,
  STAT_RX_CRC32_ERR,
  STAT_RX_CRC32_VALID,
  STAT_RX_DESCRAM_ERR,
  STAT_RX_DIAGWORD_INTFSTAT,
  STAT_RX_DIAGWORD_LANESTAT,
  STAT_RX_FC_STAT,
  STAT_RX_FRAMING_ERR,
  STAT_RX_MEOP_ERR,
  STAT_RX_MF_ERR,
  STAT_RX_MF_LEN_ERR,
  STAT_RX_MF_REPEAT_ERR,
  STAT_RX_MISALIGNED,
  STAT_RX_MSOP_ERR,
  STAT_RX_MUBITS,
  STAT_RX_MUBITS_UPDATED,
  STAT_RX_OVERFLOW_ERR,
  STAT_RX_RETRANS_CRC24_ERR,
  STAT_RX_RETRANS_DISC,
  STAT_RX_RETRANS_LATENCY,
  STAT_RX_RETRANS_REQ,
  STAT_RX_RETRANS_RETRY_ERR,
  STAT_RX_RETRANS_SEQ,
  STAT_RX_RETRANS_SEQ_UPDATED,
  STAT_RX_RETRANS_STATE,
  STAT_RX_RETRANS_SUBSEQ,
  STAT_RX_RETRANS_WDOG_ERR,
  STAT_RX_RETRANS_WRAP_ERR,
  STAT_RX_SYNCED,
  STAT_RX_SYNCED_ERR,
  STAT_RX_WORD_SYNC,
  STAT_TX_BURST_ERR,
  STAT_TX_ERRINJ_BITERR_DONE,
  STAT_TX_OVERFLOW_ERR,
  STAT_TX_RETRANS_BURST_ERR,
  STAT_TX_RETRANS_BUSY,
  STAT_TX_RETRANS_RAM_PERROUT,
  STAT_TX_RETRANS_RAM_RADDR,
  STAT_TX_RETRANS_RAM_RD_B0,
  STAT_TX_RETRANS_RAM_RD_B1,
  STAT_TX_RETRANS_RAM_RD_B2,
  STAT_TX_RETRANS_RAM_RD_B3,
  STAT_TX_RETRANS_RAM_RSEL,
  STAT_TX_RETRANS_RAM_WADDR,
  STAT_TX_RETRANS_RAM_WDATA,
  STAT_TX_RETRANS_RAM_WE_B0,
  STAT_TX_RETRANS_RAM_WE_B1,
  STAT_TX_RETRANS_RAM_WE_B2,
  STAT_TX_RETRANS_RAM_WE_B3,
  STAT_TX_UNDERFLOW_ERR,
  TX_OVFOUT,
  TX_RDYOUT,
  TX_SERDES_DATA00,
  TX_SERDES_DATA01,
  TX_SERDES_DATA02,
  TX_SERDES_DATA03,
  TX_SERDES_DATA04,
  TX_SERDES_DATA05,
  TX_SERDES_DATA06,
  TX_SERDES_DATA07,
  TX_SERDES_DATA08,
  TX_SERDES_DATA09,
  TX_SERDES_DATA10,
  TX_SERDES_DATA11,
  CORE_CLK,
  CTL_RX_FORCE_RESYNC,
  CTL_RX_RETRANS_ACK,
  CTL_RX_RETRANS_ENABLE,
  CTL_RX_RETRANS_ERRIN,
  CTL_RX_RETRANS_FORCE_REQ,
  CTL_RX_RETRANS_RESET,
  CTL_RX_RETRANS_RESET_MODE,
  CTL_TX_DIAGWORD_INTFSTAT,
  CTL_TX_DIAGWORD_LANESTAT,
  CTL_TX_ENABLE,
  CTL_TX_ERRINJ_BITERR_GO,
  CTL_TX_ERRINJ_BITERR_LANE,
  CTL_TX_FC_STAT,
  CTL_TX_MUBITS,
  CTL_TX_RETRANS_ENABLE,
  CTL_TX_RETRANS_RAM_PERRIN,
  CTL_TX_RETRANS_RAM_RDATA,
  CTL_TX_RETRANS_REQ,
  CTL_TX_RETRANS_REQ_VALID,
  CTL_TX_RLIM_DELTA,
  CTL_TX_RLIM_ENABLE,
  CTL_TX_RLIM_INTV,
  CTL_TX_RLIM_MAX,
  DRP_ADDR,
  DRP_CLK,
  DRP_DI,
  DRP_EN,
  DRP_WE,
  LBUS_CLK,
  RX_BYPASS_FORCE_REALIGNIN,
  RX_BYPASS_RDIN,
  RX_RESET,
  RX_SERDES_CLK,
  RX_SERDES_DATA00,
  RX_SERDES_DATA01,
  RX_SERDES_DATA02,
  RX_SERDES_DATA03,
  RX_SERDES_DATA04,
  RX_SERDES_DATA05,
  RX_SERDES_DATA06,
  RX_SERDES_DATA07,
  RX_SERDES_DATA08,
  RX_SERDES_DATA09,
  RX_SERDES_DATA10,
  RX_SERDES_DATA11,
  RX_SERDES_RESET,
  SCAN_EN,
  SCAN_IN_DRPCTRL,
  SCAN_IN_ILMAC,
  TEST_MODE,
  TEST_RESET,
  TX_BCTLIN0,
  TX_BCTLIN1,
  TX_BCTLIN2,
  TX_BCTLIN3,
  TX_BYPASS_CTRLIN,
  TX_BYPASS_DATAIN00,
  TX_BYPASS_DATAIN01,
  TX_BYPASS_DATAIN02,
  TX_BYPASS_DATAIN03,
  TX_BYPASS_DATAIN04,
  TX_BYPASS_DATAIN05,
  TX_BYPASS_DATAIN06,
  TX_BYPASS_DATAIN07,
  TX_BYPASS_DATAIN08,
  TX_BYPASS_DATAIN09,
  TX_BYPASS_DATAIN10,
  TX_BYPASS_DATAIN11,
  TX_BYPASS_ENAIN,
  TX_BYPASS_GEARBOX_SEQIN,
  TX_BYPASS_MFRAMER_STATEIN,
  TX_CHANIN0,
  TX_CHANIN1,
  TX_CHANIN2,
  TX_CHANIN3,
  TX_DATAIN0,
  TX_DATAIN1,
  TX_DATAIN2,
  TX_DATAIN3,
  TX_ENAIN0,
  TX_ENAIN1,
  TX_ENAIN2,
  TX_ENAIN3,
  TX_EOPIN0,
  TX_EOPIN1,
  TX_EOPIN2,
  TX_EOPIN3,
  TX_ERRIN0,
  TX_ERRIN1,
  TX_ERRIN2,
  TX_ERRIN3,
  TX_MTYIN0,
  TX_MTYIN1,
  TX_MTYIN2,
  TX_MTYIN3,
  TX_RESET,
  TX_SERDES_REFCLK,
  TX_SERDES_REFCLK_RESET,
  TX_SOPIN0,
  TX_SOPIN1,
  TX_SOPIN2,
  TX_SOPIN3
);
  parameter BYPASS = "FALSE";
  parameter [1:0] CTL_RX_BURSTMAX = 2'h3;
  parameter [1:0] CTL_RX_CHAN_EXT = 2'h0;
  parameter [3:0] CTL_RX_LAST_LANE = 4'hB;
  parameter [15:0] CTL_RX_MFRAMELEN_MINUS1 = 16'h07FF;
  parameter CTL_RX_PACKET_MODE = "TRUE";
  parameter [2:0] CTL_RX_RETRANS_MULT = 3'h0;
  parameter [3:0] CTL_RX_RETRANS_RETRY = 4'h2;
  parameter [15:0] CTL_RX_RETRANS_TIMER1 = 16'h0000;
  parameter [15:0] CTL_RX_RETRANS_TIMER2 = 16'h0008;
  parameter [11:0] CTL_RX_RETRANS_WDOG = 12'h000;
  parameter [7:0] CTL_RX_RETRANS_WRAP_TIMER = 8'h00;
  parameter CTL_TEST_MODE_PIN_CHAR = "FALSE";
  parameter [1:0] CTL_TX_BURSTMAX = 2'h3;
  parameter [2:0] CTL_TX_BURSTSHORT = 3'h1;
  parameter [1:0] CTL_TX_CHAN_EXT = 2'h0;
  parameter CTL_TX_DISABLE_SKIPWORD = "TRUE";
  parameter [6:0] CTL_TX_FC_CALLEN = 7'h00;
  parameter [3:0] CTL_TX_LAST_LANE = 4'hB;
  parameter [15:0] CTL_TX_MFRAMELEN_MINUS1 = 16'h07FF;
  parameter [13:0] CTL_TX_RETRANS_DEPTH = 14'h0800;
  parameter [2:0] CTL_TX_RETRANS_MULT = 3'h0;
  parameter [1:0] CTL_TX_RETRANS_RAM_BANKS = 2'h3;
  parameter MODE = "TRUE";
  parameter SIM_VERSION = "2.0";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
   output DRP_RDY;
   output RX_ENAOUT0;
   output RX_ENAOUT1;
   output RX_ENAOUT2;
   output RX_ENAOUT3;
   output RX_EOPOUT0;
   output RX_EOPOUT1;
   output RX_EOPOUT2;
   output RX_EOPOUT3;
   output RX_ERROUT0;
   output RX_ERROUT1;
   output RX_ERROUT2;
   output RX_ERROUT3;
   output RX_OVFOUT;
   output RX_SOPOUT0;
   output RX_SOPOUT1;
   output RX_SOPOUT2;
   output RX_SOPOUT3;
   output STAT_RX_ALIGNED;
   output STAT_RX_ALIGNED_ERR;
   output STAT_RX_BURSTMAX_ERR;
   output STAT_RX_BURST_ERR;
   output STAT_RX_CRC24_ERR;
   output STAT_RX_MEOP_ERR;
   output STAT_RX_MISALIGNED;
   output STAT_RX_MSOP_ERR;
   output STAT_RX_MUBITS_UPDATED;
   output STAT_RX_OVERFLOW_ERR;
   output STAT_RX_RETRANS_CRC24_ERR;
   output STAT_RX_RETRANS_DISC;
   output STAT_RX_RETRANS_REQ;
   output STAT_RX_RETRANS_RETRY_ERR;
   output STAT_RX_RETRANS_SEQ_UPDATED;
   output STAT_RX_RETRANS_WDOG_ERR;
   output STAT_RX_RETRANS_WRAP_ERR;
   output STAT_TX_BURST_ERR;
   output STAT_TX_ERRINJ_BITERR_DONE;
   output STAT_TX_OVERFLOW_ERR;
   output STAT_TX_RETRANS_BURST_ERR;
   output STAT_TX_RETRANS_BUSY;
   output STAT_TX_RETRANS_RAM_PERROUT;
   output STAT_TX_RETRANS_RAM_RD_B0;
   output STAT_TX_RETRANS_RAM_RD_B1;
   output STAT_TX_RETRANS_RAM_RD_B2;
   output STAT_TX_RETRANS_RAM_RD_B3;
   output STAT_TX_RETRANS_RAM_WE_B0;
   output STAT_TX_RETRANS_RAM_WE_B1;
   output STAT_TX_RETRANS_RAM_WE_B2;
   output STAT_TX_RETRANS_RAM_WE_B3;
   output STAT_TX_UNDERFLOW_ERR;
   output TX_OVFOUT;
   output TX_RDYOUT;
   output [10:0] RX_CHANOUT0;
   output [10:0] RX_CHANOUT1;
   output [10:0] RX_CHANOUT2;
   output [10:0] RX_CHANOUT3;
   output [11:0] RX_BYPASS_ENAOUT;
   output [11:0] RX_BYPASS_IS_AVAILOUT;
   output [11:0] RX_BYPASS_IS_BADLYFRAMEDOUT;
   output [11:0] RX_BYPASS_IS_OVERFLOWOUT;
   output [11:0] RX_BYPASS_IS_SYNCEDOUT;
   output [11:0] RX_BYPASS_IS_SYNCWORDOUT;
   output [11:0] STAT_RX_BAD_TYPE_ERR;
   output [11:0] STAT_RX_CRC32_ERR;
   output [11:0] STAT_RX_CRC32_VALID;
   output [11:0] STAT_RX_DESCRAM_ERR;
   output [11:0] STAT_RX_DIAGWORD_INTFSTAT;
   output [11:0] STAT_RX_DIAGWORD_LANESTAT;
   output [11:0] STAT_RX_FRAMING_ERR;
   output [11:0] STAT_RX_MF_ERR;
   output [11:0] STAT_RX_MF_LEN_ERR;
   output [11:0] STAT_RX_MF_REPEAT_ERR;
   output [11:0] STAT_RX_SYNCED;
   output [11:0] STAT_RX_SYNCED_ERR;
   output [11:0] STAT_RX_WORD_SYNC;
   output [127:0] RX_DATAOUT0;
   output [127:0] RX_DATAOUT1;
   output [127:0] RX_DATAOUT2;
   output [127:0] RX_DATAOUT3;
   output [14:0] SCAN_OUT_DRPCTRL;
   output [15:0] DRP_DO;
   output [15:0] STAT_RX_RETRANS_LATENCY;
   output [1:0] STAT_TX_RETRANS_RAM_RSEL;
   output [249:0] SCAN_OUT_ILMAC;
   output [255:0] STAT_RX_FC_STAT;
   output [2:0] STAT_RX_RETRANS_STATE;
   output [3:0] RX_MTYOUT0;
   output [3:0] RX_MTYOUT1;
   output [3:0] RX_MTYOUT2;
   output [3:0] RX_MTYOUT3;
   output [4:0] STAT_RX_RETRANS_SUBSEQ;
   output [63:0] TX_SERDES_DATA00;
   output [63:0] TX_SERDES_DATA01;
   output [63:0] TX_SERDES_DATA02;
   output [63:0] TX_SERDES_DATA03;
   output [63:0] TX_SERDES_DATA04;
   output [63:0] TX_SERDES_DATA05;
   output [63:0] TX_SERDES_DATA06;
   output [63:0] TX_SERDES_DATA07;
   output [63:0] TX_SERDES_DATA08;
   output [63:0] TX_SERDES_DATA09;
   output [63:0] TX_SERDES_DATA10;
   output [63:0] TX_SERDES_DATA11;
   output [643:0] STAT_TX_RETRANS_RAM_WDATA;
   output [65:0] RX_BYPASS_DATAOUT00;
   output [65:0] RX_BYPASS_DATAOUT01;
   output [65:0] RX_BYPASS_DATAOUT02;
   output [65:0] RX_BYPASS_DATAOUT03;
   output [65:0] RX_BYPASS_DATAOUT04;
   output [65:0] RX_BYPASS_DATAOUT05;
   output [65:0] RX_BYPASS_DATAOUT06;
   output [65:0] RX_BYPASS_DATAOUT07;
   output [65:0] RX_BYPASS_DATAOUT08;
   output [65:0] RX_BYPASS_DATAOUT09;
   output [65:0] RX_BYPASS_DATAOUT10;
   output [65:0] RX_BYPASS_DATAOUT11;
   output [7:0] STAT_RX_MUBITS;
   output [7:0] STAT_RX_RETRANS_SEQ;
   output [8:0] STAT_TX_RETRANS_RAM_RADDR;
   output [8:0] STAT_TX_RETRANS_RAM_WADDR;
   input CORE_CLK;
   input CTL_RX_FORCE_RESYNC;
   input CTL_RX_RETRANS_ACK;
   input CTL_RX_RETRANS_ENABLE;
   input CTL_RX_RETRANS_ERRIN;
   input CTL_RX_RETRANS_FORCE_REQ;
   input CTL_RX_RETRANS_RESET;
   input CTL_RX_RETRANS_RESET_MODE;
   input CTL_TX_DIAGWORD_INTFSTAT;
   input CTL_TX_ENABLE;
   input CTL_TX_ERRINJ_BITERR_GO;
   input CTL_TX_RETRANS_ENABLE;
   input CTL_TX_RETRANS_RAM_PERRIN;
   input CTL_TX_RETRANS_REQ;
   input CTL_TX_RETRANS_REQ_VALID;
   input CTL_TX_RLIM_ENABLE;
   input DRP_CLK;
   input DRP_EN;
   input DRP_WE;
   input LBUS_CLK;
   input RX_BYPASS_FORCE_REALIGNIN;
   input RX_BYPASS_RDIN;
   input RX_RESET;
   input SCAN_EN;
   input TEST_MODE;
   input TEST_RESET;
   input TX_BCTLIN0;
   input TX_BCTLIN1;
   input TX_BCTLIN2;
   input TX_BCTLIN3;
   input TX_BYPASS_ENAIN;
   input TX_ENAIN0;
   input TX_ENAIN1;
   input TX_ENAIN2;
   input TX_ENAIN3;
   input TX_EOPIN0;
   input TX_EOPIN1;
   input TX_EOPIN2;
   input TX_EOPIN3;
   input TX_ERRIN0;
   input TX_ERRIN1;
   input TX_ERRIN2;
   input TX_ERRIN3;
   input TX_RESET;
   input TX_SERDES_REFCLK;
   input TX_SERDES_REFCLK_RESET;
   input TX_SOPIN0;
   input TX_SOPIN1;
   input TX_SOPIN2;
   input TX_SOPIN3;
   input [10:0] TX_CHANIN0;
   input [10:0] TX_CHANIN1;
   input [10:0] TX_CHANIN2;
   input [10:0] TX_CHANIN3;
   input [11:0] CTL_TX_DIAGWORD_LANESTAT;
   input [11:0] CTL_TX_RLIM_DELTA;
   input [11:0] CTL_TX_RLIM_MAX;
   input [11:0] RX_SERDES_CLK;
   input [11:0] RX_SERDES_RESET;
   input [11:0] TX_BYPASS_CTRLIN;
   input [127:0] TX_DATAIN0;
   input [127:0] TX_DATAIN1;
   input [127:0] TX_DATAIN2;
   input [127:0] TX_DATAIN3;
   input [14:0] SCAN_IN_DRPCTRL;
   input [15:0] DRP_DI;
   input [249:0] SCAN_IN_ILMAC;
   input [255:0] CTL_TX_FC_STAT;
   input [3:0] CTL_TX_ERRINJ_BITERR_LANE;
   input [3:0] TX_BYPASS_MFRAMER_STATEIN;
   input [3:0] TX_MTYIN0;
   input [3:0] TX_MTYIN1;
   input [3:0] TX_MTYIN2;
   input [3:0] TX_MTYIN3;
   input [63:0] RX_SERDES_DATA00;
   input [63:0] RX_SERDES_DATA01;
   input [63:0] RX_SERDES_DATA02;
   input [63:0] RX_SERDES_DATA03;
   input [63:0] RX_SERDES_DATA04;
   input [63:0] RX_SERDES_DATA05;
   input [63:0] RX_SERDES_DATA06;
   input [63:0] RX_SERDES_DATA07;
   input [63:0] RX_SERDES_DATA08;
   input [63:0] RX_SERDES_DATA09;
   input [63:0] RX_SERDES_DATA10;
   input [63:0] RX_SERDES_DATA11;
   input [63:0] TX_BYPASS_DATAIN00;
   input [63:0] TX_BYPASS_DATAIN01;
   input [63:0] TX_BYPASS_DATAIN02;
   input [63:0] TX_BYPASS_DATAIN03;
   input [63:0] TX_BYPASS_DATAIN04;
   input [63:0] TX_BYPASS_DATAIN05;
   input [63:0] TX_BYPASS_DATAIN06;
   input [63:0] TX_BYPASS_DATAIN07;
   input [63:0] TX_BYPASS_DATAIN08;
   input [63:0] TX_BYPASS_DATAIN09;
   input [63:0] TX_BYPASS_DATAIN10;
   input [63:0] TX_BYPASS_DATAIN11;
   input [643:0] CTL_TX_RETRANS_RAM_RDATA;
   input [7:0] CTL_TX_MUBITS;
   input [7:0] CTL_TX_RLIM_INTV;
   input [7:0] TX_BYPASS_GEARBOX_SEQIN;
   input [9:0] DRP_ADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module INBUF_TEST (
  OUT,
  PAD
);
  parameter DQS_BIAS = "FALSE";
  parameter IBUF_LOW_PWR = "TRUE";
  parameter IN_TERM = "NONE";
  parameter IO_TYPE = "OFF_TYPE";
  parameter [8:0] IPROGRAMMING = 9'b000000000;
  parameter ISTANDARD = "UNUSED";
  parameter VOLTAGE = "UNUSED_VOLTAGE";
   output OUT;
   inout PAD;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IN_FIFO_TEST (
  ALMOSTEMPTY,
  ALMOSTFULL,
  EMPTY,
  FULL,
  Q0,
  Q1,
  Q2,
  Q3,
  Q4,
  Q5,
  Q6,
  Q7,
  Q8,
  Q9,
  SCANOUT,
  D0,
  D1,
  D2,
  D3,
  D4,
  D5,
  D6,
  D7,
  D8,
  D9,
  RDCLK,
  RDEN,
  RESET,
  SCANENB,
  SCANIN,
  TESTMODEB,
  TESTREADDISB,
  TESTWRITEDISB,
  WRCLK,
  WREN
);
  parameter integer ALMOST_EMPTY_VALUE = 1;
  parameter integer ALMOST_FULL_VALUE = 1;
  parameter ARRAY_MODE = "ARRAY_MODE_4_X_8";
  parameter SLOW_RD_CLK = "FALSE";
  parameter SLOW_WR_CLK = "FALSE";
  parameter [3:0] SPARE = 4'b0000;
  parameter SYNCHRONOUS_MODE = "FALSE";
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output EMPTY;
   output FULL;
   output [3:0] SCANOUT;
   output [7:0] Q0;
   output [7:0] Q1;
   output [7:0] Q2;
   output [7:0] Q3;
   output [7:0] Q4;
   output [7:0] Q5;
   output [7:0] Q6;
   output [7:0] Q7;
   output [7:0] Q8;
   output [7:0] Q9;
   input RDCLK;
   input RDEN;
   input RESET;
   input SCANENB;
   input TESTMODEB;
   input TESTREADDISB;
   input TESTWRITEDISB;
   input WRCLK;
   input WREN;
   input [3:0] D0;
   input [3:0] D1;
   input [3:0] D2;
   input [3:0] D3;
   input [3:0] D4;
   input [3:0] D7;
   input [3:0] D8;
   input [3:0] D9;
   input [3:0] SCANIN;
   input [7:0] D5;
   input [7:0] D6;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module IOBUF_TEST (
  O,
  IO,
  I,
  KEEPERINTEN,
  PDINTEN,
  PUINTEN,
  T
);
  parameter CAPACITANCE = "DONT_CARE";
  parameter integer DRIVE = 12;
  parameter IBUF_DELAY_VALUE = "0";
  parameter IBUF_LOW_PWR = "FALSE";
  parameter IFD_DELAY_VALUE = "AUTO";
  parameter IOSTANDARD = "DEFAULT";
  parameter SLEW = "SLOW";
   output O;
   inout IO;
   input I;
   input KEEPERINTEN;
   input PDINTEN;
   input PUINTEN;
   input T;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ISERDESE2_TEST (
  O,
  Q1,
  Q2,
  Q3,
  Q4,
  Q5,
  Q6,
  Q7,
  Q8,
  SHIFTOUT1,
  SHIFTOUT2,
  BITSLIP,
  CE1,
  CE2,
  CLK,
  CLKB,
  CLKDIV,
  CLKDIVP,
  D,
  DDLY,
  DYNCLKDIVPSEL,
  DYNCLKDIVSEL,
  DYNCLKSEL,
  OCLK,
  OCLKB,
  OFB,
  RST,
  SHIFTIN1,
  SHIFTIN2,
  TFB
);
  parameter DATA_RATE = "DDR";
  parameter integer DATA_WIDTH = 4;
  parameter DDR3_V6 = "FALSE";
  parameter DDR_CLK_EDGE = "OPPOSITE_EDGE";
  parameter DYN_CLKDIVP_INV_EN = "FALSE";
  parameter DYN_CLKDIV_INV_EN = "FALSE";
  parameter DYN_CLK_INV_EN = "FALSE";
  parameter D_EMU1 = "FALSE";
  parameter D_EMU2 = "FALSE";
  parameter [0:0] INIT_Q1 = 1'b0;
  parameter [0:0] INIT_Q2 = 1'b0;
  parameter [0:0] INIT_Q3 = 1'b0;
  parameter [0:0] INIT_Q4 = 1'b0;
  parameter INTERFACE_TYPE = "MEMORY";
  parameter IOBDELAY = "NONE";
  parameter integer NUM_CE = 2;
  parameter OFB_USED = "FALSE";
  parameter RANK12_DLY = "FALSE";
  parameter RANK23_DLY = "FALSE";
  parameter SERDES = "TRUE";
  parameter SERDES_MODE = "MASTER";
  parameter SRTYPE = "SYNC";
  parameter [0:0] SRVAL_Q1 = 1'b0;
  parameter [0:0] SRVAL_Q2 = 1'b0;
  parameter [0:0] SRVAL_Q3 = 1'b0;
  parameter [0:0] SRVAL_Q4 = 1'b0;
  parameter TFB_USED = "FALSE";
   output O;
   output Q1;
   output Q2;
   output Q3;
   output Q4;
   output Q5;
   output Q6;
   output Q7;
   output Q8;
   output SHIFTOUT1;
   output SHIFTOUT2;
   input BITSLIP;
   input CE1;
   input CE2;
   input CLK;
   input CLKB;
   input CLKDIV;
   input CLKDIVP;
   input D;
   input DDLY;
   input DYNCLKDIVPSEL;
   input DYNCLKDIVSEL;
   input DYNCLKSEL;
   input OCLK;
   input OCLKB;
   input OFB;
   input RST;
   input SHIFTIN1;
   input SHIFTIN2;
   input TFB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ISERDESE3_TEST (
  FIFO_EMPTY,
  INTERNAL_DIVCLK,
  Q,
  CLK,
  CLKDIV,
  CLK_B,
  D,
  FIFO_RD_CLK,
  FIFO_RD_EN,
  IFD_CE,
  RST
);
  parameter integer DATA_WIDTH = 8;
  parameter DDR_CLK_EDGE = "OPPOSITE_EDGE";
  parameter DDR_DIS_DQS = "FALSE";
  parameter FIFO_ENABLE = "FALSE";
  parameter FIFO_SYNC_MODE = "FALSE";
  parameter IDDR_MODE = "FALSE";
  parameter [0:0] IS_CLK_B_INVERTED = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter [1:0] SPARE = 2'b00;
   output FIFO_EMPTY;
   output INTERNAL_DIVCLK;
   output [7:0] Q;
   input CLK;
   input CLKDIV;
   input CLK_B;
   input D;
   input FIFO_RD_CLK;
   input FIFO_RD_EN;
   input IFD_CE;
   input RST;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module LCLK_TEST_DELAY (
  O,
  O_CASC,
  I,
  I_CASC,
  TAP8_FORCE_B
);
  parameter DELAY = "OFF";
  parameter GEN_PULSE = "FALSE";
  parameter USE_CASC_IN = "FALSE";
   output O;
   output O_CASC;
   input I;
   input I_CASC;
   input TAP8_FORCE_B;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MISR_TEST (
);
  parameter MISR_TEST_DATA_EN = "FALSE";
  parameter MISR_TEST_EN = "FALSE";
  parameter MISR_TEST_FB_EN = "FALSE";
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCME2_TEST (
  CLKFBOUT,
  CLKFBOUTB,
  CLKFBSTOPPED,
  CLKINSTOPPED,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  DO,
  DRDY,
  LOCKED,
  PSDONE,
  TESTOUT,
  TMUXOUT,
  CLKFBIN,
  CLKIN1,
  CLKIN2,
  CLKINSEL,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PSCLK,
  PSEN,
  PSINCDEC,
  PWRDWN,
  RST,
  TESTIN
);
  parameter [3:0] ANALOG_MISC = 4'b0000;
  parameter [2:0] AVDD_COMP_SET = 3'b011;
  parameter [2:0] AVDD_VBG_PD = 3'b110;
  parameter [3:0] AVDD_VBG_SEL = 4'b1001;
  parameter BANDWIDTH = "OPTIMIZED";
  parameter integer CLKBURST_CNT = 1;
  parameter CLKBURST_ENABLE = "FALSE";
  parameter CLKBURST_REPEAT = "FALSE";
  parameter CLKFBIN_EDGE = "FALSE";
  parameter integer CLKFBIN_HT = 1;
  parameter integer CLKFBIN_LT = 1;
  parameter integer CLKFBIN_MULT = 1;
  parameter CLKFBIN_NOCOUNT = "TRUE";
  parameter integer CLKFBOUT_DT = 0;
  parameter CLKFBOUT_EDGE = "FALSE";
  parameter CLKFBOUT_EN = "TRUE";
  parameter integer CLKFBOUT_FRAC = 0;
  parameter CLKFBOUT_FRAC_EN = "FALSE";
  parameter CLKFBOUT_FRAC_WF_FALL = "FALSE";
  parameter CLKFBOUT_FRAC_WF_RISE = "FALSE";
  parameter integer CLKFBOUT_HT = 1;
  parameter integer CLKFBOUT_LT = 1;
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter [1:0] CLKFBOUT_MX = 2'b00;
  parameter CLKFBOUT_NOCOUNT = "TRUE";
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter [2:0] CLKFBOUT_PM_FALL = 3'b000;
  parameter [2:0] CLKFBOUT_PM_RISE = 3'b000;
  parameter CLKFBOUT_USE_FINE_PS = "FALSE";
  parameter [2:0] CLKFB_MUX_SEL = 3'b000;
  parameter [2:0] CLKIN1_MUX_SEL = 3'b000;
  parameter real CLKIN1_PERIOD = 0.000;
  parameter [2:0] CLKIN2_MUX_SEL = 3'b000;
  parameter real CLKIN2_PERIOD = 0.000;
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter integer CLKOUT0_DT = 0;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter CLKOUT0_EDGE = "FALSE";
  parameter CLKOUT0_EN = "FALSE";
  parameter integer CLKOUT0_FRAC = 0;
  parameter CLKOUT0_FRAC_EN = "FALSE";
  parameter CLKOUT0_FRAC_WF_FALL = "FALSE";
  parameter CLKOUT0_FRAC_WF_RISE = "FALSE";
  parameter integer CLKOUT0_HT = 1;
  parameter integer CLKOUT0_LT = 1;
  parameter [1:0] CLKOUT0_MX = 2'b00;
  parameter CLKOUT0_NOCOUNT = "TRUE";
  parameter real CLKOUT0_PHASE = 0.000;
  parameter [2:0] CLKOUT0_PM_FALL = 3'b000;
  parameter [2:0] CLKOUT0_PM_RISE = 3'b000;
  parameter CLKOUT0_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter integer CLKOUT1_DT = 0;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter CLKOUT1_EDGE = "FALSE";
  parameter CLKOUT1_EN = "FALSE";
  parameter integer CLKOUT1_HT = 1;
  parameter integer CLKOUT1_LT = 1;
  parameter [1:0] CLKOUT1_MX = 2'b00;
  parameter CLKOUT1_NOCOUNT = "TRUE";
  parameter real CLKOUT1_PHASE = 0.000;
  parameter [2:0] CLKOUT1_PM = 3'b000;
  parameter CLKOUT1_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter integer CLKOUT2_DT = 0;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter CLKOUT2_EDGE = "FALSE";
  parameter CLKOUT2_EN = "FALSE";
  parameter integer CLKOUT2_HT = 1;
  parameter integer CLKOUT2_LT = 1;
  parameter [1:0] CLKOUT2_MX = 2'b00;
  parameter CLKOUT2_NOCOUNT = "TRUE";
  parameter real CLKOUT2_PHASE = 0.000;
  parameter [2:0] CLKOUT2_PM = 3'b000;
  parameter CLKOUT2_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter integer CLKOUT3_DT = 0;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter CLKOUT3_EDGE = "FALSE";
  parameter CLKOUT3_EN = "FALSE";
  parameter integer CLKOUT3_HT = 1;
  parameter integer CLKOUT3_LT = 1;
  parameter [1:0] CLKOUT3_MX = 2'b00;
  parameter CLKOUT3_NOCOUNT = "TRUE";
  parameter real CLKOUT3_PHASE = 0.000;
  parameter [2:0] CLKOUT3_PM = 3'b000;
  parameter CLKOUT3_USE_FINE_PS = "FALSE";
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter integer CLKOUT4_DT = 0;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter CLKOUT4_EDGE = "FALSE";
  parameter CLKOUT4_EN = "FALSE";
  parameter integer CLKOUT4_HT = 1;
  parameter integer CLKOUT4_LT = 1;
  parameter [1:0] CLKOUT4_MX = 2'b00;
  parameter CLKOUT4_NOCOUNT = "TRUE";
  parameter real CLKOUT4_PHASE = 0.000;
  parameter [2:0] CLKOUT4_PM = 3'b000;
  parameter CLKOUT4_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter integer CLKOUT5_DT = 0;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter CLKOUT5_EDGE = "FALSE";
  parameter CLKOUT5_EN = "FALSE";
  parameter integer CLKOUT5_HT = 1;
  parameter integer CLKOUT5_LT = 1;
  parameter [1:0] CLKOUT5_MX = 2'b00;
  parameter CLKOUT5_NOCOUNT = "TRUE";
  parameter real CLKOUT5_PHASE = 0.000;
  parameter [2:0] CLKOUT5_PM = 3'b000;
  parameter CLKOUT5_USE_FINE_PS = "FALSE";
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter integer CLKOUT6_DT = 0;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter CLKOUT6_EDGE = "FALSE";
  parameter CLKOUT6_EN = "FALSE";
  parameter integer CLKOUT6_HT = 1;
  parameter integer CLKOUT6_LT = 1;
  parameter [1:0] CLKOUT6_MX = 2'b00;
  parameter CLKOUT6_NOCOUNT = "TRUE";
  parameter real CLKOUT6_PHASE = 0.000;
  parameter [2:0] CLKOUT6_PM = 3'b000;
  parameter CLKOUT6_USE_FINE_PS = "FALSE";
  parameter COMPENSATION = "ZHOLD";
  parameter [15:0] CONTROL_0 = 16'b1111001101111100;
  parameter [15:0] CONTROL_1 = 16'b0111110101001101;
  parameter [15:0] CONTROL_2 = 16'b0101000001000010;
  parameter [15:0] CONTROL_3 = 16'b1110101111001000;
  parameter [15:0] CONTROL_4 = 16'b1101010011011111;
  parameter [15:0] CONTROL_5 = 16'b1010110111111011;
  parameter [15:0] CONTROL_6 = 16'b1011001011000011;
  parameter [15:0] CONTROL_7 = 16'b0100110000101110;
  parameter [3:0] CP = 4'b0000;
  parameter [0:0] CP_BIAS_TRIP_SET = 1'b0;
  parameter [1:0] CP_RES = 2'b01;
  parameter DIRECT_PATH_CNTRL = "FALSE";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter DIVCLK_EDGE = "FALSE";
  parameter integer DIVCLK_HT = 1;
  parameter integer DIVCLK_LT = 1;
  parameter DIVCLK_NOCOUNT = "TRUE";
  parameter [2:0] DVDD_COMP_SET = 3'b011;
  parameter [2:0] DVDD_VBG_PD = 3'b110;
  parameter [3:0] DVDD_VBG_SEL = 4'b1001;
  parameter [1:0] EN_CURR_SINK = 2'b11;
  parameter EN_VCO_DIV1 = "FALSE";
  parameter EN_VCO_DIV6 = "FALSE";
  parameter integer FINE_PS_FRAC = 0;
  parameter [0:0] FREQ_BB_USE_CLK0 = 1'b0;
  parameter [0:0] FREQ_BB_USE_CLK1 = 1'b0;
  parameter [0:0] FREQ_BB_USE_CLK2 = 1'b0;
  parameter [0:0] FREQ_BB_USE_CLK3 = 1'b0;
  parameter [1:0] FREQ_COMP = 2'b01;
  parameter GTS_WAIT = "FALSE";
  parameter integer HROW_DLY_SET = 0;
  parameter integer HVLF_CNT_TEST = 0;
  parameter HVLF_CNT_TEST_EN = "FALSE";
  parameter [7:0] INTERP_EN = 8'b00010000;
  parameter INTERP_TEST = "FALSE";
  parameter IN_DLY_EN = "TRUE";
  parameter [5:0] IN_DLY_MX_CVDD = 6'b011000;
  parameter [5:0] IN_DLY_MX_DVDD = 6'b000001;
  parameter integer IN_DLY_SET = 38;
  parameter [1:0] LFHF = 2'b11;
  parameter LF_LOW_SEL = "FALSE";
  parameter [1:0] LF_NEN = 2'b10;
  parameter [1:0] LF_PEN = 2'b00;
  parameter integer LOCK_CNT = 128;
  parameter integer LOCK_FB_DLY = 3;
  parameter integer LOCK_REF_DLY = 3;
  parameter integer LOCK_SAT_HIGH = 160;
  parameter [2:0] MAN_LF = 3'b000;
  parameter MMCM_EN = "TRUE";
  parameter [1:0] MVDD_SEL = 2'b11;
  parameter [2:0] PERF0_MUX_SEL = 3'b000;
  parameter PERF0_USE_CLK = "FALSE";
  parameter [2:0] PERF1_MUX_SEL = 3'b000;
  parameter PERF1_USE_CLK = "FALSE";
  parameter [2:0] PERF2_MUX_SEL = 3'b000;
  parameter PERF2_USE_CLK = "FALSE";
  parameter [2:0] PERF3_MUX_SEL = 3'b000;
  parameter PERF3_USE_CLK = "FALSE";
  parameter [6:0] PFD = 7'b0100001;
  parameter real REF_JITTER1 = 0.010;
  parameter real REF_JITTER2 = 0.010;
  parameter [3:0] RES = 4'b0000;
  parameter SEL_HV_NMOS = "FALSE";
  parameter SEL_LV_NMOS = "FALSE";
  parameter SEL_SLIPD = "FALSE";
  parameter [3:0] SKEW_FLOP_INV = 4'b0000;
  parameter [4:0] SPARE_ANALOG = 5'b00000;
  parameter [4:0] SPARE_DIGITAL = 5'b00000;
  parameter SS_EN = "FALSE";
  parameter SS_MODE = "CENTER_HIGH";
  parameter integer SS_MOD_PERIOD = 10000;
  parameter [2:0] SS_STEPS = 3'b011;
  parameter [2:0] SS_STEPS_INIT = 3'b010;
  parameter STARTUP_WAIT = "FALSE";
  parameter SUP_SEL_AREG = "FALSE";
  parameter SUP_SEL_DREG = "FALSE";
  parameter [1:0] SYNTH_CLK_DIV = 2'b11;
  parameter TMUX_MUX_SEL = "00";
  parameter integer UNLOCK_CNT = 64;
  parameter VLF_HIGH_DIS_B = "TRUE";
  parameter VLF_HIGH_PWDN_B = "TRUE";
  parameter [1:0] VREF_START = 2'b01;
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKFBSTOPPED;
   output CLKINSTOPPED;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output DRDY;
   output LOCKED;
   output PSDONE;
   output TMUXOUT;
   output [15:0] DO;
   output [63:0] TESTOUT;
   input CLKFBIN;
   input CLKIN1;
   input CLKIN2;
   input CLKINSEL;
   input DCLK;
   input DEN;
   input DWE;
   input PSCLK;
   input PSEN;
   input PSINCDEC;
   input PWRDWN;
   input RST;
   input [15:0] DI;
   input [31:0] TESTIN;
   input [6:0] DADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCME3_TEST (
  CDDCDONE,
  CLKFBOUT,
  CLKFBOUTB,
  CLKFBSTOPPED,
  CLKINSTOPPED,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  DO,
  DRDY,
  LOCKED,
  PSDONE,
  SCANOUT,
  TESTOUT,
  TMUXOUT,
  CDDCREQ,
  CLKFBIN,
  CLKIN1,
  CLKIN2,
  CLKINSEL,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PSCLK,
  PSEN,
  PSINCDEC,
  PWRDWN,
  RST,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  TESTIN
);
  parameter [3:0] ANALOG_MISC = 4'b0000;
  parameter [2:0] AVDD_COMP_SET = 3'b011;
  parameter [2:0] AVDD_VBG_PD = 3'b110;
  parameter [3:0] AVDD_VBG_SEL = 4'b1000;
  parameter BANDWIDTH = "OPTIMIZED";
  parameter integer CLKBURST_CNT = 1;
  parameter CLKBURST_ENABLE = "FALSE";
  parameter CLKBURST_REPEAT = "FALSE";
  parameter CLKFBIN_EDGE = "FALSE";
  parameter integer CLKFBIN_HT = 1;
  parameter integer CLKFBIN_LT = 1;
  parameter integer CLKFBIN_MULT = 1;
  parameter CLKFBIN_NOCOUNT = "TRUE";
  parameter integer CLKFBOUT_DT = 0;
  parameter CLKFBOUT_EDGE = "TRUE";
  parameter CLKFBOUT_EN = "TRUE";
  parameter integer CLKFBOUT_FRAC = 0;
  parameter CLKFBOUT_FRAC_EN = "FALSE";
  parameter CLKFBOUT_FRAC_WF_FALL = "FALSE";
  parameter CLKFBOUT_FRAC_WF_RISE = "FALSE";
  parameter integer CLKFBOUT_HT = 2;
  parameter integer CLKFBOUT_LT = 3;
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter [1:0] CLKFBOUT_MX = 2'b00;
  parameter CLKFBOUT_NOCOUNT = "FALSE";
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter [2:0] CLKFBOUT_PM_FALL = 3'b000;
  parameter [2:0] CLKFBOUT_PM_RISE = 3'b000;
  parameter CLKFBOUT_USE_FINE_PS = "FALSE";
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKIN2_PERIOD = 0.000;
  parameter CLKOUT0_CDDC_EN = "FALSE";
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter integer CLKOUT0_DT = 0;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter CLKOUT0_EDGE = "FALSE";
  parameter integer CLKOUT0_FRAC = 0;
  parameter CLKOUT0_FRAC_EN = "FALSE";
  parameter CLKOUT0_FRAC_WF_FALL = "FALSE";
  parameter CLKOUT0_FRAC_WF_RISE = "FALSE";
  parameter integer CLKOUT0_HT = 1;
  parameter integer CLKOUT0_LT = 1;
  parameter [1:0] CLKOUT0_MX = 2'b00;
  parameter CLKOUT0_NOCOUNT = "TRUE";
  parameter real CLKOUT0_PHASE = 0.000;
  parameter [2:0] CLKOUT0_PM_FALL = 3'b000;
  parameter [2:0] CLKOUT0_PM_RISE = 3'b000;
  parameter CLKOUT0_USE_FINE_PS = "FALSE";
  parameter CLKOUT1_CDDC_EN = "FALSE";
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter integer CLKOUT1_DT = 0;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter CLKOUT1_EDGE = "FALSE";
  parameter integer CLKOUT1_HT = 1;
  parameter integer CLKOUT1_LT = 1;
  parameter [1:0] CLKOUT1_MX = 2'b00;
  parameter CLKOUT1_NOCOUNT = "TRUE";
  parameter real CLKOUT1_PHASE = 0.000;
  parameter [2:0] CLKOUT1_PM = 3'b000;
  parameter CLKOUT1_USE_FINE_PS = "FALSE";
  parameter CLKOUT2_CDDC_EN = "FALSE";
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter integer CLKOUT2_DT = 0;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter CLKOUT2_EDGE = "FALSE";
  parameter integer CLKOUT2_HT = 1;
  parameter integer CLKOUT2_LT = 1;
  parameter [1:0] CLKOUT2_MX = 2'b00;
  parameter CLKOUT2_NOCOUNT = "TRUE";
  parameter real CLKOUT2_PHASE = 0.000;
  parameter [2:0] CLKOUT2_PM = 3'b000;
  parameter CLKOUT2_USE_FINE_PS = "FALSE";
  parameter CLKOUT3_CDDC_EN = "FALSE";
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter integer CLKOUT3_DT = 0;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter CLKOUT3_EDGE = "FALSE";
  parameter integer CLKOUT3_HT = 1;
  parameter integer CLKOUT3_LT = 1;
  parameter [1:0] CLKOUT3_MX = 2'b00;
  parameter CLKOUT3_NOCOUNT = "TRUE";
  parameter real CLKOUT3_PHASE = 0.000;
  parameter [2:0] CLKOUT3_PM = 3'b000;
  parameter CLKOUT3_USE_FINE_PS = "FALSE";
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter CLKOUT4_CDDC_EN = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter integer CLKOUT4_DT = 0;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter CLKOUT4_EDGE = "FALSE";
  parameter integer CLKOUT4_HT = 1;
  parameter integer CLKOUT4_LT = 1;
  parameter [1:0] CLKOUT4_MX = 2'b00;
  parameter CLKOUT4_NOCOUNT = "TRUE";
  parameter real CLKOUT4_PHASE = 0.000;
  parameter [2:0] CLKOUT4_PM = 3'b000;
  parameter CLKOUT4_USE_FINE_PS = "FALSE";
  parameter CLKOUT5_CDDC_EN = "FALSE";
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter integer CLKOUT5_DT = 0;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter CLKOUT5_EDGE = "FALSE";
  parameter integer CLKOUT5_HT = 1;
  parameter integer CLKOUT5_LT = 1;
  parameter [1:0] CLKOUT5_MX = 2'b00;
  parameter CLKOUT5_NOCOUNT = "TRUE";
  parameter real CLKOUT5_PHASE = 0.000;
  parameter [2:0] CLKOUT5_PM = 3'b000;
  parameter CLKOUT5_USE_FINE_PS = "FALSE";
  parameter CLKOUT6_CDDC_EN = "FALSE";
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter integer CLKOUT6_DT = 0;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter CLKOUT6_EDGE = "FALSE";
  parameter integer CLKOUT6_HT = 1;
  parameter integer CLKOUT6_LT = 1;
  parameter [1:0] CLKOUT6_MX = 2'b00;
  parameter CLKOUT6_NOCOUNT = "TRUE";
  parameter real CLKOUT6_PHASE = 0.000;
  parameter [2:0] CLKOUT6_PM = 3'b000;
  parameter CLKOUT6_USE_FINE_PS = "FALSE";
  parameter COMPENSATION = "AUTO";
  parameter [15:0] CONTROL_0 = 16'b1111001101111100;
  parameter [15:0] CONTROL_1 = 16'b0111110101001101;
  parameter [15:0] CONTROL_2 = 16'b0101000001000010;
  parameter [15:0] CONTROL_3 = 16'b1110101011001000;
  parameter [15:0] CONTROL_4 = 16'b1101010011011111;
  parameter [15:0] CONTROL_5 = 16'b1010110111111011;
  parameter [15:0] CONTROL_6 = 16'b1011001011000111;
  parameter [15:0] CONTROL_7 = 16'b0101110000101110;
  parameter [3:0] CP = 4'b0100;
  parameter [0:0] CP_BIAS_TRIP_SET = 1'b1;
  parameter [1:0] CP_RES = 2'b01;
  parameter [1:0] DFT_AMUX_OUT_SEL = 2'b00;
  parameter [2:0] DFT_CLK_SEL = 3'b000;
  parameter DFT_MUX_SEL = "FALSE";
  parameter DFT_PWRDWN_B = "FALSE";
  parameter integer DFT_RES_SEL_N = 0;
  parameter integer DFT_RES_SEL_P = 0;
  parameter DFT_TRIG_SEL = "FALSE";
  parameter DIRECT_PATH_CNTRL = "FALSE";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter DIVCLK_EDGE = "FALSE";
  parameter integer DIVCLK_HT = 1;
  parameter integer DIVCLK_LT = 1;
  parameter DIVCLK_NOCOUNT = "TRUE";
  parameter [2:0] DVDD_COMP_SET = 3'b011;
  parameter [2:0] DVDD_VBG_PD = 3'b110;
  parameter [3:0] DVDD_VBG_SEL = 4'b1000;
  parameter EN_TESTIN = "TRUE";
  parameter EN_VCO_DIV1 = "FALSE";
  parameter EN_VCO_DIV6 = "FALSE";
  parameter [1:0] FREQ_COMP = 2'b01;
  parameter GTS_WAIT = "FALSE";
  parameter integer HVLF_CNT_TEST = 0;
  parameter HVLF_CNT_TEST_EN = "FALSE";
  parameter [7:0] INTERP_EN = 8'b00010000;
  parameter INTERP_TEST = "FALSE";
  parameter IN_DLY_EN = "TRUE";
  parameter [1:0] IN_DLY_MX_CVDD = 2'b10;
  parameter [5:0] IN_DLY_MX_DVDD = 6'b000001;
  parameter integer IN_DLY_SET = 38;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN1_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN2_INVERTED = 1'b0;
  parameter [0:0] IS_CLKINSEL_INVERTED = 1'b0;
  parameter [0:0] IS_PSEN_INVERTED = 1'b0;
  parameter [0:0] IS_PSINCDEC_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter [1:0] LFHF = 2'b11;
  parameter LF_LOW_SEL = "FALSE";
  parameter [1:0] LF_NEN = 2'b10;
  parameter [1:0] LF_PEN = 2'b11;
  parameter integer LOCK_CNT = 1000;
  parameter integer LOCK_FB_DLY = 14;
  parameter integer LOCK_REF_DLY = 14;
  parameter integer LOCK_SAT_HIGH = 1001;
  parameter [2:0] MAN_LF = 3'b000;
  parameter MMCM_EN = "TRUE";
  parameter [1:0] MVDD_SEL = 2'b11;
  parameter [6:0] PFD = 7'b0100001;
  parameter PFD_STARTUP = "FALSE";
  parameter real REF_JITTER1 = 0.010;
  parameter real REF_JITTER2 = 0.010;
  parameter [3:0] RES = 4'b1111;
  parameter [13:0] SEL_INTERP = 14'b10001000000011;
  parameter SEL_SLIPD = "FALSE";
  parameter [5:0] SKEW_SEL = 6'b000000;
  parameter [4:0] SPARE_ANALOG = 5'b00000;
  parameter [4:0] SPARE_DIGITAL = 5'b00000;
  parameter SS_EN = "FALSE";
  parameter SS_MODE = "CENTER_HIGH";
  parameter integer SS_MOD_PERIOD = 10000;
  parameter [2:0] SS_STEPS = 3'b111;
  parameter [2:0] SS_STEPS_INIT = 3'b100;
  parameter STARTUP_WAIT = "FALSE";
  parameter SUP_SEL_AREG = "FALSE";
  parameter SUP_SEL_DREG = "FALSE";
  parameter [1:0] SYNTH_CLK_DIV = 2'b11;
  parameter [1:0] TMUX_MUX_SEL = 2'b00;
  parameter integer UNLOCK_CNT = 1;
  parameter VCO_BYPASS = "FALSE";
  parameter VLF_HIGH_DIS_B = "TRUE";
  parameter VLF_HIGH_PWDN_B = "TRUE";
   output CDDCDONE;
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKFBSTOPPED;
   output CLKINSTOPPED;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output DRDY;
   output LOCKED;
   output PSDONE;
   output SCANOUT;
   output TMUXOUT;
   output [15:0] DO;
   output [36:0] TESTOUT;
   input CDDCREQ;
   input CLKFBIN;
   input CLKIN1;
   input CLKIN2;
   input CLKINSEL;
   input DCLK;
   input DEN;
   input DWE;
   input PSCLK;
   input PSEN;
   input PSINCDEC;
   input PWRDWN;
   input RST;
   input SCANCLK;
   input SCANENB;
   input SCANIN;
   input SCANMODEB;
   input [15:0] DI;
   input [31:0] TESTIN;
   input [6:0] DADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCME3_TEST2 (
  CDDCDONE,
  CLKFBOUT,
  CLKFBOUTB,
  CLKFBSTOPPED,
  CLKINSTOPPED,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  DO,
  DRDY,
  LOCKED,
  PSDONE,
  SCANOUT,
  TESTOUT,
  TMUXOUT,
  CDDCREQ,
  CLKFBIN,
  CLKIN1,
  CLKIN2,
  CLKINSEL,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PSCLK,
  PSEN,
  PSINCDEC,
  PWRDWN,
  RST,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  TESTIN
);
  parameter [3:0] ANALOG_MISC = 4'b0000;
  parameter [2:0] AVDD_COMP_SET = 3'b011;
  parameter [2:0] AVDD_VBG_PD = 3'b011;
  parameter [3:0] AVDD_VBG_SEL = 4'b1001;
  parameter BANDWIDTH = "OPTIMIZED";
  parameter integer CLKBURST_CNT = 1;
  parameter CLKBURST_ENABLE = "FALSE";
  parameter CLKBURST_REPEAT = "FALSE";
  parameter CLKFBIN_EDGE = "FALSE";
  parameter integer CLKFBIN_HT = 1;
  parameter integer CLKFBIN_LT = 1;
  parameter integer CLKFBIN_MULT = 1;
  parameter CLKFBIN_NOCOUNT = "TRUE";
  parameter integer CLKFBOUT_DT = 0;
  parameter CLKFBOUT_EDGE = "TRUE";
  parameter CLKFBOUT_EN = "TRUE";
  parameter integer CLKFBOUT_FRAC = 0;
  parameter CLKFBOUT_FRAC_EN = "FALSE";
  parameter CLKFBOUT_FRAC_WF_FALL = "FALSE";
  parameter CLKFBOUT_FRAC_WF_RISE = "FALSE";
  parameter integer CLKFBOUT_HT = 2;
  parameter integer CLKFBOUT_LT = 3;
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter [1:0] CLKFBOUT_MX = 2'b00;
  parameter CLKFBOUT_NOCOUNT = "FALSE";
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter [2:0] CLKFBOUT_PM_FALL = 3'b000;
  parameter [2:0] CLKFBOUT_PM_RISE = 3'b000;
  parameter CLKFBOUT_USE_FINE_PS = "FALSE";
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKIN2_PERIOD = 0.000;
  parameter CLKOUT0_CDDC_EN = "FALSE";
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter integer CLKOUT0_DT = 0;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter CLKOUT0_EDGE = "FALSE";
  parameter integer CLKOUT0_FRAC = 0;
  parameter CLKOUT0_FRAC_EN = "FALSE";
  parameter CLKOUT0_FRAC_WF_FALL = "FALSE";
  parameter CLKOUT0_FRAC_WF_RISE = "FALSE";
  parameter integer CLKOUT0_HT = 1;
  parameter integer CLKOUT0_LT = 1;
  parameter [1:0] CLKOUT0_MX = 2'b00;
  parameter CLKOUT0_NOCOUNT = "TRUE";
  parameter real CLKOUT0_PHASE = 0.000;
  parameter [2:0] CLKOUT0_PM_FALL = 3'b000;
  parameter [2:0] CLKOUT0_PM_RISE = 3'b000;
  parameter CLKOUT0_USE_FINE_PS = "FALSE";
  parameter CLKOUT1_CDDC_EN = "FALSE";
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter integer CLKOUT1_DT = 0;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter CLKOUT1_EDGE = "FALSE";
  parameter integer CLKOUT1_HT = 1;
  parameter integer CLKOUT1_LT = 1;
  parameter [1:0] CLKOUT1_MX = 2'b00;
  parameter CLKOUT1_NOCOUNT = "TRUE";
  parameter real CLKOUT1_PHASE = 0.000;
  parameter [2:0] CLKOUT1_PM = 3'b000;
  parameter CLKOUT1_USE_FINE_PS = "FALSE";
  parameter CLKOUT2_CDDC_EN = "FALSE";
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter integer CLKOUT2_DT = 0;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter CLKOUT2_EDGE = "FALSE";
  parameter integer CLKOUT2_HT = 1;
  parameter integer CLKOUT2_LT = 1;
  parameter [1:0] CLKOUT2_MX = 2'b00;
  parameter CLKOUT2_NOCOUNT = "TRUE";
  parameter real CLKOUT2_PHASE = 0.000;
  parameter [2:0] CLKOUT2_PM = 3'b000;
  parameter CLKOUT2_USE_FINE_PS = "FALSE";
  parameter CLKOUT3_CDDC_EN = "FALSE";
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter integer CLKOUT3_DT = 0;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter CLKOUT3_EDGE = "FALSE";
  parameter integer CLKOUT3_HT = 1;
  parameter integer CLKOUT3_LT = 1;
  parameter [1:0] CLKOUT3_MX = 2'b00;
  parameter CLKOUT3_NOCOUNT = "TRUE";
  parameter real CLKOUT3_PHASE = 0.000;
  parameter [2:0] CLKOUT3_PM = 3'b000;
  parameter CLKOUT3_USE_FINE_PS = "FALSE";
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter CLKOUT4_CDDC_EN = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter integer CLKOUT4_DT = 0;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter CLKOUT4_EDGE = "FALSE";
  parameter integer CLKOUT4_HT = 1;
  parameter integer CLKOUT4_LT = 1;
  parameter [1:0] CLKOUT4_MX = 2'b00;
  parameter CLKOUT4_NOCOUNT = "TRUE";
  parameter real CLKOUT4_PHASE = 0.000;
  parameter [2:0] CLKOUT4_PM = 3'b000;
  parameter CLKOUT4_USE_FINE_PS = "FALSE";
  parameter CLKOUT5_CDDC_EN = "FALSE";
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter integer CLKOUT5_DT = 0;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter CLKOUT5_EDGE = "FALSE";
  parameter integer CLKOUT5_HT = 1;
  parameter integer CLKOUT5_LT = 1;
  parameter [1:0] CLKOUT5_MX = 2'b00;
  parameter CLKOUT5_NOCOUNT = "TRUE";
  parameter real CLKOUT5_PHASE = 0.000;
  parameter [2:0] CLKOUT5_PM = 3'b000;
  parameter CLKOUT5_USE_FINE_PS = "FALSE";
  parameter CLKOUT6_CDDC_EN = "FALSE";
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter integer CLKOUT6_DT = 0;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter CLKOUT6_EDGE = "FALSE";
  parameter integer CLKOUT6_HT = 1;
  parameter integer CLKOUT6_LT = 1;
  parameter [1:0] CLKOUT6_MX = 2'b00;
  parameter CLKOUT6_NOCOUNT = "TRUE";
  parameter real CLKOUT6_PHASE = 0.000;
  parameter [2:0] CLKOUT6_PM = 3'b000;
  parameter CLKOUT6_USE_FINE_PS = "FALSE";
  parameter COMPENSATION = "AUTO";
  parameter [15:0] CONTROL_0 = 16'b1111001101111100;
  parameter [15:0] CONTROL_1 = 16'b0111110000001101;
  parameter [15:0] CONTROL_2 = 16'b1101000001000010;
  parameter [15:0] CONTROL_3 = 16'b1110101111011000;
  parameter [15:0] CONTROL_4 = 16'b1110110001011111;
  parameter [15:0] CONTROL_5 = 16'b1110110111111011;
  parameter [15:0] CONTROL_6 = 16'b1010001011001101;
  parameter [15:0] CONTROL_7 = 16'b0100010000101000;
  parameter [3:0] CP = 4'b0100;
  parameter [0:0] CP_BIAS_TRIP_SET = 1'b0;
  parameter [1:0] CP_RES = 2'b01;
  parameter [1:0] DFT_AMUX_OUT_SEL = 2'b00;
  parameter [2:0] DFT_CLK_SEL = 3'b000;
  parameter DFT_MUX_SEL = "FALSE";
  parameter DFT_PWRDWN_B = "FALSE";
  parameter integer DFT_RES_SEL_N = 0;
  parameter integer DFT_RES_SEL_P = 0;
  parameter DFT_TRIG_SEL = "FALSE";
  parameter DIRECT_PATH_CNTRL = "FALSE";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter DIVCLK_EDGE = "FALSE";
  parameter integer DIVCLK_HT = 1;
  parameter integer DIVCLK_LT = 1;
  parameter DIVCLK_NOCOUNT = "TRUE";
  parameter [2:0] DVDD_COMP_SET = 3'b011;
  parameter [2:0] DVDD_VBG_PD = 3'b010;
  parameter [3:0] DVDD_VBG_SEL = 4'b0101;
  parameter EN_SYNC_CK_TEST = "FALSE";
  parameter EN_TESTIN = "TRUE";
  parameter EN_VCO_DIV1 = "FALSE";
  parameter EN_VCO_DIV6 = "FALSE";
  parameter FORCE_SENSE_SHORT = "FALSE";
  parameter [2:0] FREQ_COMP = 3'b011;
  parameter GTS_WAIT = "FALSE";
  parameter integer HVLF_CNT_TEST = 0;
  parameter HVLF_CNT_TEST_EN = "FALSE";
  parameter [7:0] INTERP_EN = 8'b00010000;
  parameter INTERP_TEST = "FALSE";
  parameter IN_DLY_EN = "TRUE";
  parameter [1:0] IN_DLY_MX_CVDD = 2'b10;
  parameter [5:0] IN_DLY_MX_DVDD = 6'b000001;
  parameter integer IN_DLY_SET = 38;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN1_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN2_INVERTED = 1'b0;
  parameter [0:0] IS_CLKINSEL_INVERTED = 1'b0;
  parameter [0:0] IS_PSEN_INVERTED = 1'b0;
  parameter [0:0] IS_PSINCDEC_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter [1:0] LFHF = 2'b11;
  parameter LF_LOW_SEL = "FALSE";
  parameter [1:0] LF_NEN = 2'b10;
  parameter [1:0] LF_PEN = 2'b10;
  parameter integer LOCK_CNT = 1000;
  parameter integer LOCK_FB_DLY = 14;
  parameter integer LOCK_REF_DLY = 14;
  parameter integer LOCK_SAT_HIGH = 1001;
  parameter [2:0] MAN_LF = 3'b000;
  parameter MMCM_EN = "TRUE";
  parameter [1:0] MVDD_SEL = 2'b11;
  parameter [6:0] PFD = 7'b0100001;
  parameter PFD_STARTUP = "FALSE";
  parameter real REF_JITTER1 = 0.010;
  parameter real REF_JITTER2 = 0.010;
  parameter [3:0] RES = 4'b1111;
  parameter [13:0] SEL_INTERP = 14'b10001000000011;
  parameter SEL_SLIPD = "FALSE";
  parameter SENSE_TEST_EN = "FALSE";
  parameter [5:0] SKEW_SEL = 6'b000000;
  parameter [4:0] SPARE_ANALOG = 5'b00000;
  parameter [4:0] SPARE_DIGITAL = 5'b00000;
  parameter SS_EN = "FALSE";
  parameter SS_MODE = "CENTER_HIGH";
  parameter integer SS_MOD_PERIOD = 10000;
  parameter [2:0] SS_STEPS = 3'b111;
  parameter [2:0] SS_STEPS_INIT = 3'b100;
  parameter STARTUP_WAIT = "FALSE";
  parameter SUP_SEL_AREG = "FALSE";
  parameter SUP_SEL_DREG = "FALSE";
  parameter SUP_SEL_MVDD = "FALSE";
  parameter [1:0] SYNTH_CLK_DIV = 2'b11;
  parameter [5:0] TESTOUT0_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT1_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT2_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT3_MUX_SEL = 6'b000000;
  parameter [1:0] TMUX_MUX_SEL = 2'b00;
  parameter integer UNLOCK_CNT = 1;
  parameter VCO_BYPASS = "FALSE";
  parameter VCO_GATE_CCI_B = "TRUE";
  parameter VLF_HIGH_DIS_B = "TRUE";
  parameter VLF_HIGH_PWDN_B = "TRUE";
  parameter VLF_HIGH_REF_SEL = "FALSE";
  parameter [1:0] VLF_HIGH_SEL = 2'b00;
  parameter VLF_VALID_PWDN = "FALSE";
  parameter [2:0] VLF_VALID_SEL = 3'b101;
   output CDDCDONE;
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKFBSTOPPED;
   output CLKINSTOPPED;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output DRDY;
   output LOCKED;
   output PSDONE;
   output SCANOUT;
   output TMUXOUT;
   output [15:0] DO;
   output [15:0] TESTOUT;
   input CDDCREQ;
   input CLKFBIN;
   input CLKIN1;
   input CLKIN2;
   input CLKINSEL;
   input DCLK;
   input DEN;
   input DWE;
   input PSCLK;
   input PSEN;
   input PSINCDEC;
   input PWRDWN;
   input RST;
   input SCANCLK;
   input SCANENB;
   input SCANIN;
   input SCANMODEB;
   input [15:0] DI;
   input [31:0] TESTIN;
   input [6:0] DADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MMCME4_TEST (
  CDDCDONE,
  CLKFBOUT,
  CLKFBOUTB,
  CLKFBSTOPPED,
  CLKINSTOPPED,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUT2,
  CLKOUT2B,
  CLKOUT3,
  CLKOUT3B,
  CLKOUT4,
  CLKOUT5,
  CLKOUT6,
  DO,
  DRDY,
  LOCKED,
  PSDONE,
  SCANOUT,
  TESTOUT,
  TMUXOUT,
  CDDCREQ,
  CLKFBIN,
  CLKIN1,
  CLKIN2,
  CLKINSEL,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PSCLK,
  PSEN,
  PSINCDEC,
  PWRDWN,
  RST,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  TESTIN
);
  parameter [3:0] ANALOG_MISC = 4'b0000;
  parameter [2:0] AVDD_COMP_SET = 3'b011;
  parameter [2:0] AVDD_VBG_PD = 3'b011;
  parameter [3:0] AVDD_VBG_SEL = 4'b1001;
  parameter BANDWIDTH = "OPTIMIZED";
  parameter integer CLKBURST_CNT = 1;
  parameter CLKBURST_ENABLE = "FALSE";
  parameter CLKBURST_REPEAT = "FALSE";
  parameter CLKFBIN_EDGE = "FALSE";
  parameter integer CLKFBIN_HT = 1;
  parameter integer CLKFBIN_LT = 1;
  parameter integer CLKFBIN_MULT = 1;
  parameter CLKFBIN_NOCOUNT = "TRUE";
  parameter integer CLKFBOUT_DT = 0;
  parameter CLKFBOUT_EDGE = "TRUE";
  parameter CLKFBOUT_EN = "TRUE";
  parameter integer CLKFBOUT_FRAC = 0;
  parameter CLKFBOUT_FRAC_EN = "FALSE";
  parameter CLKFBOUT_FRAC_WF_FALL = "FALSE";
  parameter CLKFBOUT_FRAC_WF_RISE = "FALSE";
  parameter integer CLKFBOUT_HT = 2;
  parameter integer CLKFBOUT_LT = 3;
  parameter real CLKFBOUT_MULT_F = 5.000;
  parameter [1:0] CLKFBOUT_MX = 2'b00;
  parameter CLKFBOUT_NOCOUNT = "FALSE";
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter [2:0] CLKFBOUT_PM_FALL = 3'b000;
  parameter [2:0] CLKFBOUT_PM_RISE = 3'b000;
  parameter CLKFBOUT_USE_FINE_PS = "FALSE";
  parameter real CLKIN1_PERIOD = 0.000;
  parameter real CLKIN2_PERIOD = 0.000;
  parameter CLKOUT0_CDDC_EN = "FALSE";
  parameter real CLKOUT0_DIVIDE_F = 1.000;
  parameter integer CLKOUT0_DT = 0;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter CLKOUT0_EDGE = "FALSE";
  parameter integer CLKOUT0_FRAC = 0;
  parameter CLKOUT0_FRAC_EN = "FALSE";
  parameter CLKOUT0_FRAC_WF_FALL = "FALSE";
  parameter CLKOUT0_FRAC_WF_RISE = "FALSE";
  parameter integer CLKOUT0_HT = 1;
  parameter integer CLKOUT0_LT = 1;
  parameter [1:0] CLKOUT0_MX = 2'b00;
  parameter CLKOUT0_NOCOUNT = "TRUE";
  parameter real CLKOUT0_PHASE = 0.000;
  parameter [2:0] CLKOUT0_PM_FALL = 3'b000;
  parameter [2:0] CLKOUT0_PM_RISE = 3'b000;
  parameter CLKOUT0_USE_FINE_PS = "FALSE";
  parameter CLKOUT1_CDDC_EN = "FALSE";
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter integer CLKOUT1_DT = 0;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter CLKOUT1_EDGE = "FALSE";
  parameter integer CLKOUT1_HT = 1;
  parameter integer CLKOUT1_LT = 1;
  parameter [1:0] CLKOUT1_MX = 2'b00;
  parameter CLKOUT1_NOCOUNT = "TRUE";
  parameter real CLKOUT1_PHASE = 0.000;
  parameter [2:0] CLKOUT1_PM = 3'b000;
  parameter CLKOUT1_USE_FINE_PS = "FALSE";
  parameter CLKOUT2_CDDC_EN = "FALSE";
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter integer CLKOUT2_DT = 0;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter CLKOUT2_EDGE = "FALSE";
  parameter integer CLKOUT2_HT = 1;
  parameter integer CLKOUT2_LT = 1;
  parameter [1:0] CLKOUT2_MX = 2'b00;
  parameter CLKOUT2_NOCOUNT = "TRUE";
  parameter real CLKOUT2_PHASE = 0.000;
  parameter [2:0] CLKOUT2_PM = 3'b000;
  parameter CLKOUT2_USE_FINE_PS = "FALSE";
  parameter CLKOUT3_CDDC_EN = "FALSE";
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter integer CLKOUT3_DT = 0;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter CLKOUT3_EDGE = "FALSE";
  parameter integer CLKOUT3_HT = 1;
  parameter integer CLKOUT3_LT = 1;
  parameter [1:0] CLKOUT3_MX = 2'b00;
  parameter CLKOUT3_NOCOUNT = "TRUE";
  parameter real CLKOUT3_PHASE = 0.000;
  parameter [2:0] CLKOUT3_PM = 3'b000;
  parameter CLKOUT3_USE_FINE_PS = "FALSE";
  parameter CLKOUT4_CASCADE = "FALSE";
  parameter CLKOUT4_CDDC_EN = "FALSE";
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter integer CLKOUT4_DT = 0;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter CLKOUT4_EDGE = "FALSE";
  parameter integer CLKOUT4_HT = 1;
  parameter integer CLKOUT4_LT = 1;
  parameter [1:0] CLKOUT4_MX = 2'b00;
  parameter CLKOUT4_NOCOUNT = "TRUE";
  parameter real CLKOUT4_PHASE = 0.000;
  parameter [2:0] CLKOUT4_PM = 3'b000;
  parameter CLKOUT4_USE_FINE_PS = "FALSE";
  parameter CLKOUT5_CDDC_EN = "FALSE";
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter integer CLKOUT5_DT = 0;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter CLKOUT5_EDGE = "FALSE";
  parameter integer CLKOUT5_HT = 1;
  parameter integer CLKOUT5_LT = 1;
  parameter [1:0] CLKOUT5_MX = 2'b00;
  parameter CLKOUT5_NOCOUNT = "TRUE";
  parameter real CLKOUT5_PHASE = 0.000;
  parameter [2:0] CLKOUT5_PM = 3'b000;
  parameter CLKOUT5_USE_FINE_PS = "FALSE";
  parameter CLKOUT6_CDDC_EN = "FALSE";
  parameter integer CLKOUT6_DIVIDE = 1;
  parameter integer CLKOUT6_DT = 0;
  parameter real CLKOUT6_DUTY_CYCLE = 0.500;
  parameter CLKOUT6_EDGE = "FALSE";
  parameter integer CLKOUT6_HT = 1;
  parameter integer CLKOUT6_LT = 1;
  parameter [1:0] CLKOUT6_MX = 2'b00;
  parameter CLKOUT6_NOCOUNT = "TRUE";
  parameter real CLKOUT6_PHASE = 0.000;
  parameter [2:0] CLKOUT6_PM = 3'b000;
  parameter CLKOUT6_USE_FINE_PS = "FALSE";
  parameter COMPENSATION = "AUTO";
  parameter [15:0] CONTROL_0 = 16'b1111001101111100;
  parameter [15:0] CONTROL_1 = 16'b0111110000001101;
  parameter [15:0] CONTROL_2 = 16'b1101000001000010;
  parameter [15:0] CONTROL_3 = 16'b1110101111011000;
  parameter [15:0] CONTROL_4 = 16'b1110110001011111;
  parameter [15:0] CONTROL_5 = 16'b1110110111111011;
  parameter [15:0] CONTROL_6 = 16'b1010001011001101;
  parameter [15:0] CONTROL_7 = 16'b0100010000101000;
  parameter [3:0] CP = 4'b1111;
  parameter [0:0] CP_BIAS_TRIP_SET = 1'b0;
  parameter [1:0] CP_RES = 2'b01;
  parameter [1:0] DFT_AMUX_OUT_SEL = 2'b00;
  parameter [2:0] DFT_CLK_SEL = 3'b000;
  parameter DFT_MUX_SEL = "FALSE";
  parameter DFT_PWRDWN_B = "FALSE";
  parameter integer DFT_RES_SEL_N = 0;
  parameter integer DFT_RES_SEL_P = 0;
  parameter DFT_TRIG_SEL = "FALSE";
  parameter DIRECT_PATH_CNTRL = "FALSE";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter DIVCLK_EDGE = "FALSE";
  parameter integer DIVCLK_HT = 1;
  parameter integer DIVCLK_LT = 1;
  parameter DIVCLK_NOCOUNT = "TRUE";
  parameter [2:0] DVDD_COMP_SET = 3'b011;
  parameter [2:0] DVDD_VBG_PD = 3'b010;
  parameter [3:0] DVDD_VBG_SEL = 4'b0101;
  parameter EN_SYNC_CK_TEST = "FALSE";
  parameter EN_TESTIN = "TRUE";
  parameter EN_VCO_DIV1 = "FALSE";
  parameter EN_VCO_DIV6 = "FALSE";
  parameter FORCE_SENSE_SHORT = "FALSE";
  parameter [2:0] FREQ_COMP = 3'b011;
  parameter GTS_WAIT = "FALSE";
  parameter integer HVLF_CNT_TEST = 0;
  parameter HVLF_CNT_TEST_EN = "FALSE";
  parameter [7:0] INTERP_EN = 8'b00010000;
  parameter INTERP_TEST = "FALSE";
  parameter IN_DLY_EN = "TRUE";
  parameter [1:0] IN_DLY_MX_CVDD = 2'b10;
  parameter [5:0] IN_DLY_MX_DVDD = 6'b000001;
  parameter integer IN_DLY_SET = 38;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN1_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN2_INVERTED = 1'b0;
  parameter [0:0] IS_CLKINSEL_INVERTED = 1'b0;
  parameter [0:0] IS_PSEN_INVERTED = 1'b0;
  parameter [0:0] IS_PSINCDEC_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter [1:0] LFHF = 2'b11;
  parameter LF_LOW_SEL = "FALSE";
  parameter [1:0] LF_NEN = 2'b10;
  parameter [1:0] LF_PEN = 2'b10;
  parameter integer LOCK_CNT = 1000;
  parameter integer LOCK_FB_DLY = 14;
  parameter integer LOCK_REF_DLY = 14;
  parameter integer LOCK_SAT_HIGH = 1001;
  parameter [2:0] MAN_LF = 3'b000;
  parameter MMCM_EN = "TRUE";
  parameter [1:0] MVDD_SEL = 2'b11;
  parameter [6:0] PFD = 7'b0100001;
  parameter PFD_STARTUP = "FALSE";
  parameter real REF_JITTER1 = 0.010;
  parameter real REF_JITTER2 = 0.010;
  parameter [3:0] RES = 4'b1011;
  parameter [13:0] SEL_INTERP = 14'b10001000000111;
  parameter SEL_SLIPD = "FALSE";
  parameter SENSE_TEST_EN = "FALSE";
  parameter [5:0] SKEW_SEL = 6'b000000;
  parameter [4:0] SPARE_ANALOG = 5'b00000;
  parameter [4:0] SPARE_DIGITAL = 5'b00000;
  parameter SS_EN = "FALSE";
  parameter SS_MODE = "CENTER_HIGH";
  parameter integer SS_MOD_PERIOD = 10000;
  parameter [2:0] SS_STEPS = 3'b111;
  parameter [2:0] SS_STEPS_INIT = 3'b100;
  parameter STARTUP_WAIT = "FALSE";
  parameter SUP_SEL_AREG = "FALSE";
  parameter SUP_SEL_DREG = "FALSE";
  parameter SUP_SEL_MVDD = "FALSE";
  parameter [1:0] SYNTH_CLK_DIV = 2'b11;
  parameter [5:0] TESTOUT0_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT1_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT2_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT3_MUX_SEL = 6'b000000;
  parameter [1:0] TMUX_MUX_SEL = 2'b00;
  parameter integer UNLOCK_CNT = 1;
  parameter VCO_BYPASS = "FALSE";
  parameter VCO_GATE_CCI_B = "TRUE";
  parameter VLF_HIGH_DIS_B = "TRUE";
  parameter VLF_HIGH_PWDN_B = "TRUE";
  parameter VLF_HIGH_REF_SEL = "FALSE";
  parameter [1:0] VLF_HIGH_SEL = 2'b10;
  parameter VLF_VALID_PWDN = "FALSE";
  parameter [2:0] VLF_VALID_SEL = 3'b011;
   output CDDCDONE;
   output CLKFBOUT;
   output CLKFBOUTB;
   output CLKFBSTOPPED;
   output CLKINSTOPPED;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUT2;
   output CLKOUT2B;
   output CLKOUT3;
   output CLKOUT3B;
   output CLKOUT4;
   output CLKOUT5;
   output CLKOUT6;
   output DRDY;
   output LOCKED;
   output PSDONE;
   output SCANOUT;
   output TMUXOUT;
   output [15:0] DO;
   output [15:0] TESTOUT;
   input CDDCREQ;
   input CLKFBIN;
   input CLKIN1;
   input CLKIN2;
   input CLKINSEL;
   input DCLK;
   input DEN;
   input DWE;
   input PSCLK;
   input PSEN;
   input PSINCDEC;
   input PWRDWN;
   input RST;
   input SCANCLK;
   input SCANENB;
   input SCANIN;
   input SCANMODEB;
   input [15:0] DI;
   input [31:0] TESTIN;
   input [6:0] DADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MTBF2_TEST (
  Q0B,
  Q1B,
  Q2B,
  Q3B,
  Q4B,
  Q5B,
  Q6B,
  Q7B,
  CLK,
  DIN,
  EN,
  RESET
);
   output Q0B;
   output Q1B;
   output Q2B;
   output Q3B;
   output Q4B;
   output Q5B;
   output Q6B;
   output Q7B;
   input CLK;
   input DIN;
   input EN;
   input RESET;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module MTBF3_TEST (
  CAPTUREQ,
  FFQ,
  CAPTURECLK,
  DATAIN,
  FFCLK,
  OUTPUTSEL,
  RESET,
  SYNCENABLE,
  TOGGLESEL
);
   output [4:0] CAPTUREQ;
   output [4:0] FFQ;
   input CAPTURECLK;
   input DATAIN;
   input FFCLK;
   input RESET;
   input SYNCENABLE;
   input TOGGLESEL;
   input [3:0] OUTPUTSEL;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_GTE3_TEST (
  O,
  OB,
  CEB,
  I,
  RXRECCLK_SEL
);
  parameter [1:0] REFCLK_CLKOUT_SEL = 2'b00;
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [4:0] REFCLK_ICNTL_TX = 5'b00000;
   output O;
   output OB;
   input CEB;
   input [1:0] RXRECCLK_SEL;
   input [3:0] I;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_GTE4_TEST (
  O,
  OB,
  CEB,
  I,
  RXRECCLK_SEL
);
  parameter [1:0] REFCLK_CLKOUT_SEL = 2'b00;
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [4:0] REFCLK_ICNTL_TX = 5'b00000;
   output O;
   output OB;
   input CEB;
   input [1:0] RXRECCLK_SEL;
   input [3:0] I;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OBUFDS_GTYE3_TEST (
  O,
  OB,
  CEB,
  I,
  RXRECCLK_SEL
);
  parameter [1:0] REFCLK_CLKOUT_SEL = 2'b00;
  parameter [0:0] REFCLK_EN_TX_PATH = 1'b0;
  parameter [4:0] REFCLK_ICNTL_TX = 5'b00000;
   output O;
   output OB;
   input CEB;
   input [1:0] RXRECCLK_SEL;
   input [3:0] I;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OCT_CALIBRATE (
  S0,
  S1
);
  parameter ACCESS_MODE = "STATIC";
   input S0;
   input S1;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ODELAYE2_FINEDELAY_TEST (
  CNTVALUEOUT,
  DATAOUT,
  C,
  CE,
  CINVCTRL,
  CLKIN,
  CNTVALUEIN,
  INC,
  LD,
  LDPIPEEN,
  ODATAIN,
  OFDLY,
  REGRST
);
  parameter CINVCTRL_SEL = "FALSE";
  parameter DELAYCHAIN_OSC = "FALSE";
  parameter DELAY_SRC = "ODATAIN";
  parameter FINEDELAY = "BYPASS";
  parameter HIGH_PERFORMANCE_MODE = "FALSE";
  parameter ODELAY_TYPE = "FIXED";
  parameter integer ODELAY_VALUE = 0;
  parameter PIPE_SEL = "FALSE";
  parameter real REFCLK_FREQUENCY = 200.0;
  parameter SIGNAL_PATTERN = "DATA";
   output DATAOUT;
   output [4:0] CNTVALUEOUT;
   input C;
   input CE;
   input CINVCTRL;
   input CLKIN;
   input INC;
   input LD;
   input LDPIPEEN;
   input ODATAIN;
   input REGRST;
   input [2:0] OFDLY;
   input [4:0] CNTVALUEIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ODELAYE2_TEST (
  CNTVALUEOUT,
  DATAOUT,
  C,
  CE,
  CINVCTRL,
  CLKIN,
  CNTVALUEIN,
  INC,
  LD,
  LDPIPEEN,
  ODATAIN,
  REGRST
);
  parameter CINVCTRL_SEL = "FALSE";
  parameter DELAYCHAIN_OSC = "FALSE";
  parameter DELAY_SRC = "ODATAIN";
  parameter HIGH_PERFORMANCE_MODE = "FALSE";
  parameter ODELAY_TYPE = "FIXED";
  parameter integer ODELAY_VALUE = 0;
  parameter PIPE_SEL = "FALSE";
  parameter real REFCLK_FREQUENCY = 200.0;
  parameter SIGNAL_PATTERN = "DATA";
   output DATAOUT;
   output [4:0] CNTVALUEOUT;
   input C;
   input CE;
   input CINVCTRL;
   input CLKIN;
   input INC;
   input LD;
   input LDPIPEEN;
   input ODATAIN;
   input REGRST;
   input [4:0] CNTVALUEIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module ODELAYE3_TEST (
  CASC_OUT,
  CNTVALUEOUT,
  DATAOUT,
  CASC_IN,
  CASC_RETURN,
  CE,
  CLK,
  CNTVALUEIN,
  EN_VTC,
  INC,
  LOAD,
  ODATAIN,
  RST
);
  parameter CASCADE = "NONE";
  parameter [0:0] DC_ADJ_EN = 1'b0;
  parameter DELAY_FORMAT = "TIME";
  parameter DELAY_TYPE = "FIXED";
  parameter integer DELAY_VALUE = 0;
  parameter [2:0] FDLY = 3'b010;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter LOOPBACK = "FALSE";
  parameter real REFCLK_FREQUENCY = 300.0;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter UPDATE_MODE = "ASYNC";
   output CASC_OUT;
   output DATAOUT;
   output [8:0] CNTVALUEOUT;
   input CASC_IN;
   input CASC_RETURN;
   input CE;
   input CLK;
   input EN_VTC;
   input INC;
   input LOAD;
   input ODATAIN;
   input RST;
   input [8:0] CNTVALUEIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OSERDESE2_TEST (
  IOCLKGLITCH,
  OFB,
  OQ,
  SHIFTOUT1,
  SHIFTOUT2,
  TBYTEOUT,
  TFB,
  TQ,
  CLK,
  CLKB,
  CLKDIV,
  CLKDIVB,
  CLKDIVF,
  CLKDIVFB,
  D1,
  D2,
  D3,
  D4,
  D5,
  D6,
  D7,
  D8,
  OCE,
  RST,
  SHIFTIN1,
  SHIFTIN2,
  T1,
  T2,
  T3,
  T4,
  TBYTEIN,
  TCE
);
  parameter DATA_RATE_OQ = "DDR";
  parameter DATA_RATE_TQ = "DDR";
  parameter integer DATA_WIDTH = 4;
  parameter DDR_CLK_EDGE = "SAME_EDGE";
  parameter [0:0] INIT_OQ = 1'b0;
  parameter [0:0] INIT_TQ = 1'b0;
  parameter RANK3_USED = "FALSE";
  parameter SELFHEAL = "FALSE";
  parameter SERDES = "TRUE";
  parameter SERDES_MODE = "MASTER";
  parameter SRTYPE = "SYNC";
  parameter [0:0] SRVAL_OQ = 1'b0;
  parameter [0:0] SRVAL_TQ = 1'b0;
  parameter TBYTE_CTL = "FALSE";
  parameter TBYTE_SRC = "FALSE";
  parameter integer TRISTATE_WIDTH = 4;
   output IOCLKGLITCH;
   output OFB;
   output OQ;
   output SHIFTOUT1;
   output SHIFTOUT2;
   output TBYTEOUT;
   output TFB;
   output TQ;
   input CLK;
   input CLKB;
   input CLKDIV;
   input CLKDIVB;
   input CLKDIVF;
   input CLKDIVFB;
   input D1;
   input D2;
   input D3;
   input D4;
   input D5;
   input D6;
   input D7;
   input D8;
   input OCE;
   input RST;
   input SHIFTIN1;
   input SHIFTIN2;
   input T1;
   input T2;
   input T3;
   input T4;
   input TBYTEIN;
   input TCE;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OSERDESE3_TEST (
  OQ,
  T_OUT,
  CLK,
  CLKDIV,
  D,
  OFD_CE,
  RST,
  T
);
  parameter integer DATA_WIDTH = 8;
  parameter [0:0] INIT = 1'b0;
  parameter [0:0] IS_CLKDIV_INVERTED = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter ODDR_MODE = "FALSE";
  parameter OSERDES_D_BYPASS = "FALSE";
  parameter OSERDES_ENABLE = "TRUE";
  parameter OSERDES_T_BYPASS = "FALSE";
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter [1:0] SPARE = 2'b00;
  parameter TBYTE_CTL = "T";
   output OQ;
   output T_OUT;
   input CLK;
   input CLKDIV;
   input OFD_CE;
   input RST;
   input T;
   input [7:0] D;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OUTBUF_TEST (
  OUT,
  IN,
  TRI
);
  parameter DIFF_TERM = "FALSE";
  parameter DQS_BIAS = "FALSE";
  parameter integer DRIVE = 12;
  parameter integer FALL_SLEW = 0;
  parameter IN_TERM = "NONE";
  parameter IOB_TYPE = "MASTER";
  parameter IO_TYPE = "OFF_TYPE";
  parameter [40:0] OPROGRAMMING = 41'b00000000000000000000000000000000000000000;
  parameter OSTANDARD = "UNUSED";
  parameter PULLTYPE = "OFF";
  parameter integer RISE_SLEW = 0;
  parameter SLEW = "SLOW";
  parameter dynamic_dci_ts_USED = "FALSE";
   output OUT;
   input IN;
   input TRI;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module OUT_FIFO_TEST (
  ALMOSTEMPTY,
  ALMOSTFULL,
  EMPTY,
  FULL,
  Q0,
  Q1,
  Q2,
  Q3,
  Q4,
  Q5,
  Q6,
  Q7,
  Q8,
  Q9,
  SCANOUT,
  D0,
  D1,
  D2,
  D3,
  D4,
  D5,
  D6,
  D7,
  D8,
  D9,
  RDCLK,
  RDEN,
  RESET,
  SCANENB,
  SCANIN,
  TESTMODEB,
  TESTREADDISB,
  TESTWRITEDISB,
  WRCLK,
  WREN
);
  parameter integer ALMOST_EMPTY_VALUE = 1;
  parameter integer ALMOST_FULL_VALUE = 1;
  parameter ARRAY_MODE = "ARRAY_MODE_8_X_4";
  parameter OUTPUT_DISABLE = "FALSE";
  parameter SLOW_RD_CLK = "FALSE";
  parameter SLOW_WR_CLK = "FALSE";
  parameter [3:0] SPARE = 4'b0000;
  parameter SYNCHRONOUS_MODE = "FALSE";
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output EMPTY;
   output FULL;
   output [3:0] Q0;
   output [3:0] Q1;
   output [3:0] Q2;
   output [3:0] Q3;
   output [3:0] Q4;
   output [3:0] Q7;
   output [3:0] Q8;
   output [3:0] Q9;
   output [3:0] SCANOUT;
   output [7:0] Q5;
   output [7:0] Q6;
   input RDCLK;
   input RDEN;
   input RESET;
   input SCANENB;
   input TESTMODEB;
   input TESTREADDISB;
   input TESTWRITEDISB;
   input WRCLK;
   input WREN;
   input [3:0] SCANIN;
   input [7:0] D0;
   input [7:0] D1;
   input [7:0] D2;
   input [7:0] D3;
   input [7:0] D4;
   input [7:0] D5;
   input [7:0] D6;
   input [7:0] D7;
   input [7:0] D8;
   input [7:0] D9;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE40E4_TEST (
  AXIUSEROUT,
  CFGBUSNUMBER,
  CFGCURRENTSPEED,
  CFGERRCOROUT,
  CFGERRFATALOUT,
  CFGERRNONFATALOUT,
  CFGEXTFUNCTIONNUMBER,
  CFGEXTREADRECEIVED,
  CFGEXTREGISTERNUMBER,
  CFGEXTWRITEBYTEENABLE,
  CFGEXTWRITEDATA,
  CFGEXTWRITERECEIVED,
  CFGFCCPLD,
  CFGFCCPLH,
  CFGFCNPD,
  CFGFCNPH,
  CFGFCPD,
  CFGFCPH,
  CFGFLRINPROCESS,
  CFGFUNCTIONPOWERSTATE,
  CFGFUNCTIONSTATUS,
  CFGHOTRESETOUT,
  CFGINTERRUPTMSIDATA,
  CFGINTERRUPTMSIENABLE,
  CFGINTERRUPTMSIFAIL,
  CFGINTERRUPTMSIMASKUPDATE,
  CFGINTERRUPTMSIMMENABLE,
  CFGINTERRUPTMSISENT,
  CFGINTERRUPTMSIXENABLE,
  CFGINTERRUPTMSIXMASK,
  CFGINTERRUPTMSIXVECPENDINGSTATUS,
  CFGINTERRUPTSENT,
  CFGLINKPOWERSTATE,
  CFGLOCALERROROUT,
  CFGLOCALERRORVALID,
  CFGLTRENABLE,
  CFGLTSSMSTATE,
  CFGMAXPAYLOAD,
  CFGMAXREADREQ,
  CFGMGMTREADDATA,
  CFGMGMTREADWRITEDONE,
  CFGMSGRECEIVED,
  CFGMSGRECEIVEDDATA,
  CFGMSGRECEIVEDTYPE,
  CFGMSGTRANSMITDONE,
  CFGMSIXRAMADDRESS,
  CFGMSIXRAMREADENABLE,
  CFGMSIXRAMWRITEBYTEENABLE,
  CFGMSIXRAMWRITEDATA,
  CFGNEGOTIATEDWIDTH,
  CFGOBFFENABLE,
  CFGPHYLINKDOWN,
  CFGPHYLINKSTATUS,
  CFGPLSTATUSCHANGE,
  CFGPOWERSTATECHANGEINTERRUPT,
  CFGRCBSTATUS,
  CFGRXPMSTATE,
  CFGTPHRAMADDRESS,
  CFGTPHRAMREADENABLE,
  CFGTPHRAMWRITEBYTEENABLE,
  CFGTPHRAMWRITEDATA,
  CFGTPHREQUESTERENABLE,
  CFGTPHSTMODE,
  CFGTXPMSTATE,
  CONFMCAPDESIGNSWITCH,
  CONFMCAPEOS,
  CONFMCAPINUSEBYPCIE,
  CONFREQREADY,
  CONFRESPRDATA,
  CONFRESPVALID,
  DBGCTRL0OUT,
  DBGCTRL1OUT,
  DBGDATA0OUT,
  DBGDATA1OUT,
  DRPDO,
  DRPRDY,
  MAXISCQTDATA,
  MAXISCQTKEEP,
  MAXISCQTLAST,
  MAXISCQTUSER,
  MAXISCQTVALID,
  MAXISRCTDATA,
  MAXISRCTKEEP,
  MAXISRCTLAST,
  MAXISRCTUSER,
  MAXISRCTVALID,
  MIREPLAYRAMADDRESS0,
  MIREPLAYRAMADDRESS1,
  MIREPLAYRAMREADENABLE0,
  MIREPLAYRAMREADENABLE1,
  MIREPLAYRAMWRITEDATA0,
  MIREPLAYRAMWRITEDATA1,
  MIREPLAYRAMWRITEENABLE0,
  MIREPLAYRAMWRITEENABLE1,
  MIRXCOMPLETIONRAMREADADDRESS0,
  MIRXCOMPLETIONRAMREADADDRESS1,
  MIRXCOMPLETIONRAMREADENABLE0,
  MIRXCOMPLETIONRAMREADENABLE1,
  MIRXCOMPLETIONRAMWRITEADDRESS0,
  MIRXCOMPLETIONRAMWRITEADDRESS1,
  MIRXCOMPLETIONRAMWRITEDATA0,
  MIRXCOMPLETIONRAMWRITEDATA1,
  MIRXCOMPLETIONRAMWRITEENABLE0,
  MIRXCOMPLETIONRAMWRITEENABLE1,
  MIRXPOSTEDREQUESTRAMREADADDRESS0,
  MIRXPOSTEDREQUESTRAMREADADDRESS1,
  MIRXPOSTEDREQUESTRAMREADENABLE0,
  MIRXPOSTEDREQUESTRAMREADENABLE1,
  MIRXPOSTEDREQUESTRAMWRITEADDRESS0,
  MIRXPOSTEDREQUESTRAMWRITEADDRESS1,
  MIRXPOSTEDREQUESTRAMWRITEDATA0,
  MIRXPOSTEDREQUESTRAMWRITEDATA1,
  MIRXPOSTEDREQUESTRAMWRITEENABLE0,
  MIRXPOSTEDREQUESTRAMWRITEENABLE1,
  PCIECQNPREQCOUNT,
  PCIEPERST0B,
  PCIEPERST1B,
  PCIERQSEQNUM0,
  PCIERQSEQNUM1,
  PCIERQSEQNUMVLD0,
  PCIERQSEQNUMVLD1,
  PCIERQTAG0,
  PCIERQTAG1,
  PCIERQTAGAV,
  PCIERQTAGVLD0,
  PCIERQTAGVLD1,
  PCIETFCNPDAV,
  PCIETFCNPHAV,
  PIPERX00EQCONTROL,
  PIPERX00POLARITY,
  PIPERX01EQCONTROL,
  PIPERX01POLARITY,
  PIPERX02EQCONTROL,
  PIPERX02POLARITY,
  PIPERX03EQCONTROL,
  PIPERX03POLARITY,
  PIPERX04EQCONTROL,
  PIPERX04POLARITY,
  PIPERX05EQCONTROL,
  PIPERX05POLARITY,
  PIPERX06EQCONTROL,
  PIPERX06POLARITY,
  PIPERX07EQCONTROL,
  PIPERX07POLARITY,
  PIPERX08EQCONTROL,
  PIPERX08POLARITY,
  PIPERX09EQCONTROL,
  PIPERX09POLARITY,
  PIPERX10EQCONTROL,
  PIPERX10POLARITY,
  PIPERX11EQCONTROL,
  PIPERX11POLARITY,
  PIPERX12EQCONTROL,
  PIPERX12POLARITY,
  PIPERX13EQCONTROL,
  PIPERX13POLARITY,
  PIPERX14EQCONTROL,
  PIPERX14POLARITY,
  PIPERX15EQCONTROL,
  PIPERX15POLARITY,
  PIPERXEQLPLFFS,
  PIPERXEQLPTXPRESET,
  PIPETX00CHARISK,
  PIPETX00COMPLIANCE,
  PIPETX00DATA,
  PIPETX00DATAVALID,
  PIPETX00ELECIDLE,
  PIPETX00EQCONTROL,
  PIPETX00EQDEEMPH,
  PIPETX00POWERDOWN,
  PIPETX00STARTBLOCK,
  PIPETX00SYNCHEADER,
  PIPETX01CHARISK,
  PIPETX01COMPLIANCE,
  PIPETX01DATA,
  PIPETX01DATAVALID,
  PIPETX01ELECIDLE,
  PIPETX01EQCONTROL,
  PIPETX01EQDEEMPH,
  PIPETX01POWERDOWN,
  PIPETX01STARTBLOCK,
  PIPETX01SYNCHEADER,
  PIPETX02CHARISK,
  PIPETX02COMPLIANCE,
  PIPETX02DATA,
  PIPETX02DATAVALID,
  PIPETX02ELECIDLE,
  PIPETX02EQCONTROL,
  PIPETX02EQDEEMPH,
  PIPETX02POWERDOWN,
  PIPETX02STARTBLOCK,
  PIPETX02SYNCHEADER,
  PIPETX03CHARISK,
  PIPETX03COMPLIANCE,
  PIPETX03DATA,
  PIPETX03DATAVALID,
  PIPETX03ELECIDLE,
  PIPETX03EQCONTROL,
  PIPETX03EQDEEMPH,
  PIPETX03POWERDOWN,
  PIPETX03STARTBLOCK,
  PIPETX03SYNCHEADER,
  PIPETX04CHARISK,
  PIPETX04COMPLIANCE,
  PIPETX04DATA,
  PIPETX04DATAVALID,
  PIPETX04ELECIDLE,
  PIPETX04EQCONTROL,
  PIPETX04EQDEEMPH,
  PIPETX04POWERDOWN,
  PIPETX04STARTBLOCK,
  PIPETX04SYNCHEADER,
  PIPETX05CHARISK,
  PIPETX05COMPLIANCE,
  PIPETX05DATA,
  PIPETX05DATAVALID,
  PIPETX05ELECIDLE,
  PIPETX05EQCONTROL,
  PIPETX05EQDEEMPH,
  PIPETX05POWERDOWN,
  PIPETX05STARTBLOCK,
  PIPETX05SYNCHEADER,
  PIPETX06CHARISK,
  PIPETX06COMPLIANCE,
  PIPETX06DATA,
  PIPETX06DATAVALID,
  PIPETX06ELECIDLE,
  PIPETX06EQCONTROL,
  PIPETX06EQDEEMPH,
  PIPETX06POWERDOWN,
  PIPETX06STARTBLOCK,
  PIPETX06SYNCHEADER,
  PIPETX07CHARISK,
  PIPETX07COMPLIANCE,
  PIPETX07DATA,
  PIPETX07DATAVALID,
  PIPETX07ELECIDLE,
  PIPETX07EQCONTROL,
  PIPETX07EQDEEMPH,
  PIPETX07POWERDOWN,
  PIPETX07STARTBLOCK,
  PIPETX07SYNCHEADER,
  PIPETX08CHARISK,
  PIPETX08COMPLIANCE,
  PIPETX08DATA,
  PIPETX08DATAVALID,
  PIPETX08ELECIDLE,
  PIPETX08EQCONTROL,
  PIPETX08EQDEEMPH,
  PIPETX08POWERDOWN,
  PIPETX08STARTBLOCK,
  PIPETX08SYNCHEADER,
  PIPETX09CHARISK,
  PIPETX09COMPLIANCE,
  PIPETX09DATA,
  PIPETX09DATAVALID,
  PIPETX09ELECIDLE,
  PIPETX09EQCONTROL,
  PIPETX09EQDEEMPH,
  PIPETX09POWERDOWN,
  PIPETX09STARTBLOCK,
  PIPETX09SYNCHEADER,
  PIPETX10CHARISK,
  PIPETX10COMPLIANCE,
  PIPETX10DATA,
  PIPETX10DATAVALID,
  PIPETX10ELECIDLE,
  PIPETX10EQCONTROL,
  PIPETX10EQDEEMPH,
  PIPETX10POWERDOWN,
  PIPETX10STARTBLOCK,
  PIPETX10SYNCHEADER,
  PIPETX11CHARISK,
  PIPETX11COMPLIANCE,
  PIPETX11DATA,
  PIPETX11DATAVALID,
  PIPETX11ELECIDLE,
  PIPETX11EQCONTROL,
  PIPETX11EQDEEMPH,
  PIPETX11POWERDOWN,
  PIPETX11STARTBLOCK,
  PIPETX11SYNCHEADER,
  PIPETX12CHARISK,
  PIPETX12COMPLIANCE,
  PIPETX12DATA,
  PIPETX12DATAVALID,
  PIPETX12ELECIDLE,
  PIPETX12EQCONTROL,
  PIPETX12EQDEEMPH,
  PIPETX12POWERDOWN,
  PIPETX12STARTBLOCK,
  PIPETX12SYNCHEADER,
  PIPETX13CHARISK,
  PIPETX13COMPLIANCE,
  PIPETX13DATA,
  PIPETX13DATAVALID,
  PIPETX13ELECIDLE,
  PIPETX13EQCONTROL,
  PIPETX13EQDEEMPH,
  PIPETX13POWERDOWN,
  PIPETX13STARTBLOCK,
  PIPETX13SYNCHEADER,
  PIPETX14CHARISK,
  PIPETX14COMPLIANCE,
  PIPETX14DATA,
  PIPETX14DATAVALID,
  PIPETX14ELECIDLE,
  PIPETX14EQCONTROL,
  PIPETX14EQDEEMPH,
  PIPETX14POWERDOWN,
  PIPETX14STARTBLOCK,
  PIPETX14SYNCHEADER,
  PIPETX15CHARISK,
  PIPETX15COMPLIANCE,
  PIPETX15DATA,
  PIPETX15DATAVALID,
  PIPETX15ELECIDLE,
  PIPETX15EQCONTROL,
  PIPETX15EQDEEMPH,
  PIPETX15POWERDOWN,
  PIPETX15STARTBLOCK,
  PIPETX15SYNCHEADER,
  PIPETXDEEMPH,
  PIPETXMARGIN,
  PIPETXRATE,
  PIPETXRCVRDET,
  PIPETXRESET,
  PIPETXSWING,
  PLEQINPROGRESS,
  PLEQPHASE,
  PLGEN34EQMISMATCH,
  PMVOUT,
  SAXISCCTREADY,
  SAXISRQTREADY,
  SCANOUT,
  USERSPAREOUT,
  AXIUSERIN,
  CFGCONFIGSPACEENABLE,
  CFGDEVIDPF0,
  CFGDEVIDPF1,
  CFGDEVIDPF2,
  CFGDEVIDPF3,
  CFGDSBUSNUMBER,
  CFGDSDEVICENUMBER,
  CFGDSFUNCTIONNUMBER,
  CFGDSN,
  CFGDSPORTNUMBER,
  CFGERRCORIN,
  CFGERRUNCORIN,
  CFGEXTREADDATA,
  CFGEXTREADDATAVALID,
  CFGFCSEL,
  CFGFLRDONE,
  CFGHOTRESETIN,
  CFGINTERRUPTINT,
  CFGINTERRUPTMSIATTR,
  CFGINTERRUPTMSIFUNCTIONNUMBER,
  CFGINTERRUPTMSIINT,
  CFGINTERRUPTMSIPENDINGSTATUS,
  CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
  CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
  CFGINTERRUPTMSISELECT,
  CFGINTERRUPTMSITPHPRESENT,
  CFGINTERRUPTMSITPHSTTAG,
  CFGINTERRUPTMSITPHTYPE,
  CFGINTERRUPTMSIXADDRESS,
  CFGINTERRUPTMSIXDATA,
  CFGINTERRUPTMSIXINT,
  CFGINTERRUPTMSIXVECPENDING,
  CFGINTERRUPTPENDING,
  CFGLINKTRAININGENABLE,
  CFGMGMTADDR,
  CFGMGMTBYTEENABLE,
  CFGMGMTDEBUGACCESS,
  CFGMGMTFUNCTIONNUMBER,
  CFGMGMTREAD,
  CFGMGMTWRITE,
  CFGMGMTWRITEDATA,
  CFGMSGTRANSMIT,
  CFGMSGTRANSMITDATA,
  CFGMSGTRANSMITTYPE,
  CFGMSIXRAMREADDATA,
  CFGPMASPML1ENTRYREJECT,
  CFGPMASPMTXL0SENTRYDISABLE,
  CFGPOWERSTATECHANGEACK,
  CFGREQPMTRANSITIONL23READY,
  CFGREVIDPF0,
  CFGREVIDPF1,
  CFGREVIDPF2,
  CFGREVIDPF3,
  CFGSUBSYSIDPF0,
  CFGSUBSYSIDPF1,
  CFGSUBSYSIDPF2,
  CFGSUBSYSIDPF3,
  CFGSUBSYSVENDID,
  CFGTPHRAMREADDATA,
  CFGVENDID,
  CFGVFFLRDONE,
  CFGVFFLRFUNCNUM,
  CONFMCAPREQUESTBYCONF,
  CONFREQDATA,
  CONFREQREGNUM,
  CONFREQTYPE,
  CONFREQVALID,
  CORECLK,
  CORECLKMIREPLAYRAM0,
  CORECLKMIREPLAYRAM1,
  CORECLKMIRXCOMPLETIONRAM0,
  CORECLKMIRXCOMPLETIONRAM1,
  CORECLKMIRXPOSTEDREQUESTRAM0,
  CORECLKMIRXPOSTEDREQUESTRAM1,
  DBGSEL0,
  DBGSEL1,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  MAXISCQTREADY,
  MAXISRCTREADY,
  MCAPCLK,
  MCAPPERST0B,
  MCAPPERST1B,
  MGMTRESETN,
  MGMTSTICKYRESETN,
  MIREPLAYRAMERRCOR,
  MIREPLAYRAMERRUNCOR,
  MIREPLAYRAMREADDATA0,
  MIREPLAYRAMREADDATA1,
  MIRXCOMPLETIONRAMERRCOR,
  MIRXCOMPLETIONRAMERRUNCOR,
  MIRXCOMPLETIONRAMREADDATA0,
  MIRXCOMPLETIONRAMREADDATA1,
  MIRXPOSTEDREQUESTRAMERRCOR,
  MIRXPOSTEDREQUESTRAMERRUNCOR,
  MIRXPOSTEDREQUESTRAMREADDATA0,
  MIRXPOSTEDREQUESTRAMREADDATA1,
  PCIECOMPLDELIVERED,
  PCIECOMPLDELIVEREDTAG0,
  PCIECOMPLDELIVEREDTAG1,
  PCIECQNPREQ,
  PCIECQNPUSERCREDITRCVD,
  PCIECQPIPELINEEMPTY,
  PCIEPOSTEDREQDELIVERED,
  PIPECLK,
  PIPECLKEN,
  PIPEEQFS,
  PIPEEQLF,
  PIPERESETN,
  PIPERX00CHARISK,
  PIPERX00DATA,
  PIPERX00DATAVALID,
  PIPERX00ELECIDLE,
  PIPERX00EQDONE,
  PIPERX00EQLPADAPTDONE,
  PIPERX00EQLPLFFSSEL,
  PIPERX00EQLPNEWTXCOEFFORPRESET,
  PIPERX00PHYSTATUS,
  PIPERX00STARTBLOCK,
  PIPERX00STATUS,
  PIPERX00SYNCHEADER,
  PIPERX00VALID,
  PIPERX01CHARISK,
  PIPERX01DATA,
  PIPERX01DATAVALID,
  PIPERX01ELECIDLE,
  PIPERX01EQDONE,
  PIPERX01EQLPADAPTDONE,
  PIPERX01EQLPLFFSSEL,
  PIPERX01EQLPNEWTXCOEFFORPRESET,
  PIPERX01PHYSTATUS,
  PIPERX01STARTBLOCK,
  PIPERX01STATUS,
  PIPERX01SYNCHEADER,
  PIPERX01VALID,
  PIPERX02CHARISK,
  PIPERX02DATA,
  PIPERX02DATAVALID,
  PIPERX02ELECIDLE,
  PIPERX02EQDONE,
  PIPERX02EQLPADAPTDONE,
  PIPERX02EQLPLFFSSEL,
  PIPERX02EQLPNEWTXCOEFFORPRESET,
  PIPERX02PHYSTATUS,
  PIPERX02STARTBLOCK,
  PIPERX02STATUS,
  PIPERX02SYNCHEADER,
  PIPERX02VALID,
  PIPERX03CHARISK,
  PIPERX03DATA,
  PIPERX03DATAVALID,
  PIPERX03ELECIDLE,
  PIPERX03EQDONE,
  PIPERX03EQLPADAPTDONE,
  PIPERX03EQLPLFFSSEL,
  PIPERX03EQLPNEWTXCOEFFORPRESET,
  PIPERX03PHYSTATUS,
  PIPERX03STARTBLOCK,
  PIPERX03STATUS,
  PIPERX03SYNCHEADER,
  PIPERX03VALID,
  PIPERX04CHARISK,
  PIPERX04DATA,
  PIPERX04DATAVALID,
  PIPERX04ELECIDLE,
  PIPERX04EQDONE,
  PIPERX04EQLPADAPTDONE,
  PIPERX04EQLPLFFSSEL,
  PIPERX04EQLPNEWTXCOEFFORPRESET,
  PIPERX04PHYSTATUS,
  PIPERX04STARTBLOCK,
  PIPERX04STATUS,
  PIPERX04SYNCHEADER,
  PIPERX04VALID,
  PIPERX05CHARISK,
  PIPERX05DATA,
  PIPERX05DATAVALID,
  PIPERX05ELECIDLE,
  PIPERX05EQDONE,
  PIPERX05EQLPADAPTDONE,
  PIPERX05EQLPLFFSSEL,
  PIPERX05EQLPNEWTXCOEFFORPRESET,
  PIPERX05PHYSTATUS,
  PIPERX05STARTBLOCK,
  PIPERX05STATUS,
  PIPERX05SYNCHEADER,
  PIPERX05VALID,
  PIPERX06CHARISK,
  PIPERX06DATA,
  PIPERX06DATAVALID,
  PIPERX06ELECIDLE,
  PIPERX06EQDONE,
  PIPERX06EQLPADAPTDONE,
  PIPERX06EQLPLFFSSEL,
  PIPERX06EQLPNEWTXCOEFFORPRESET,
  PIPERX06PHYSTATUS,
  PIPERX06STARTBLOCK,
  PIPERX06STATUS,
  PIPERX06SYNCHEADER,
  PIPERX06VALID,
  PIPERX07CHARISK,
  PIPERX07DATA,
  PIPERX07DATAVALID,
  PIPERX07ELECIDLE,
  PIPERX07EQDONE,
  PIPERX07EQLPADAPTDONE,
  PIPERX07EQLPLFFSSEL,
  PIPERX07EQLPNEWTXCOEFFORPRESET,
  PIPERX07PHYSTATUS,
  PIPERX07STARTBLOCK,
  PIPERX07STATUS,
  PIPERX07SYNCHEADER,
  PIPERX07VALID,
  PIPERX08CHARISK,
  PIPERX08DATA,
  PIPERX08DATAVALID,
  PIPERX08ELECIDLE,
  PIPERX08EQDONE,
  PIPERX08EQLPADAPTDONE,
  PIPERX08EQLPLFFSSEL,
  PIPERX08EQLPNEWTXCOEFFORPRESET,
  PIPERX08PHYSTATUS,
  PIPERX08STARTBLOCK,
  PIPERX08STATUS,
  PIPERX08SYNCHEADER,
  PIPERX08VALID,
  PIPERX09CHARISK,
  PIPERX09DATA,
  PIPERX09DATAVALID,
  PIPERX09ELECIDLE,
  PIPERX09EQDONE,
  PIPERX09EQLPADAPTDONE,
  PIPERX09EQLPLFFSSEL,
  PIPERX09EQLPNEWTXCOEFFORPRESET,
  PIPERX09PHYSTATUS,
  PIPERX09STARTBLOCK,
  PIPERX09STATUS,
  PIPERX09SYNCHEADER,
  PIPERX09VALID,
  PIPERX10CHARISK,
  PIPERX10DATA,
  PIPERX10DATAVALID,
  PIPERX10ELECIDLE,
  PIPERX10EQDONE,
  PIPERX10EQLPADAPTDONE,
  PIPERX10EQLPLFFSSEL,
  PIPERX10EQLPNEWTXCOEFFORPRESET,
  PIPERX10PHYSTATUS,
  PIPERX10STARTBLOCK,
  PIPERX10STATUS,
  PIPERX10SYNCHEADER,
  PIPERX10VALID,
  PIPERX11CHARISK,
  PIPERX11DATA,
  PIPERX11DATAVALID,
  PIPERX11ELECIDLE,
  PIPERX11EQDONE,
  PIPERX11EQLPADAPTDONE,
  PIPERX11EQLPLFFSSEL,
  PIPERX11EQLPNEWTXCOEFFORPRESET,
  PIPERX11PHYSTATUS,
  PIPERX11STARTBLOCK,
  PIPERX11STATUS,
  PIPERX11SYNCHEADER,
  PIPERX11VALID,
  PIPERX12CHARISK,
  PIPERX12DATA,
  PIPERX12DATAVALID,
  PIPERX12ELECIDLE,
  PIPERX12EQDONE,
  PIPERX12EQLPADAPTDONE,
  PIPERX12EQLPLFFSSEL,
  PIPERX12EQLPNEWTXCOEFFORPRESET,
  PIPERX12PHYSTATUS,
  PIPERX12STARTBLOCK,
  PIPERX12STATUS,
  PIPERX12SYNCHEADER,
  PIPERX12VALID,
  PIPERX13CHARISK,
  PIPERX13DATA,
  PIPERX13DATAVALID,
  PIPERX13ELECIDLE,
  PIPERX13EQDONE,
  PIPERX13EQLPADAPTDONE,
  PIPERX13EQLPLFFSSEL,
  PIPERX13EQLPNEWTXCOEFFORPRESET,
  PIPERX13PHYSTATUS,
  PIPERX13STARTBLOCK,
  PIPERX13STATUS,
  PIPERX13SYNCHEADER,
  PIPERX13VALID,
  PIPERX14CHARISK,
  PIPERX14DATA,
  PIPERX14DATAVALID,
  PIPERX14ELECIDLE,
  PIPERX14EQDONE,
  PIPERX14EQLPADAPTDONE,
  PIPERX14EQLPLFFSSEL,
  PIPERX14EQLPNEWTXCOEFFORPRESET,
  PIPERX14PHYSTATUS,
  PIPERX14STARTBLOCK,
  PIPERX14STATUS,
  PIPERX14SYNCHEADER,
  PIPERX14VALID,
  PIPERX15CHARISK,
  PIPERX15DATA,
  PIPERX15DATAVALID,
  PIPERX15ELECIDLE,
  PIPERX15EQDONE,
  PIPERX15EQLPADAPTDONE,
  PIPERX15EQLPLFFSSEL,
  PIPERX15EQLPNEWTXCOEFFORPRESET,
  PIPERX15PHYSTATUS,
  PIPERX15STARTBLOCK,
  PIPERX15STATUS,
  PIPERX15SYNCHEADER,
  PIPERX15VALID,
  PIPETX00EQCOEFF,
  PIPETX00EQDONE,
  PIPETX01EQCOEFF,
  PIPETX01EQDONE,
  PIPETX02EQCOEFF,
  PIPETX02EQDONE,
  PIPETX03EQCOEFF,
  PIPETX03EQDONE,
  PIPETX04EQCOEFF,
  PIPETX04EQDONE,
  PIPETX05EQCOEFF,
  PIPETX05EQDONE,
  PIPETX06EQCOEFF,
  PIPETX06EQDONE,
  PIPETX07EQCOEFF,
  PIPETX07EQDONE,
  PIPETX08EQCOEFF,
  PIPETX08EQDONE,
  PIPETX09EQCOEFF,
  PIPETX09EQDONE,
  PIPETX10EQCOEFF,
  PIPETX10EQDONE,
  PIPETX11EQCOEFF,
  PIPETX11EQDONE,
  PIPETX12EQCOEFF,
  PIPETX12EQDONE,
  PIPETX13EQCOEFF,
  PIPETX13EQDONE,
  PIPETX14EQCOEFF,
  PIPETX14EQDONE,
  PIPETX15EQCOEFF,
  PIPETX15EQDONE,
  PLEQRESETEIEOSCOUNT,
  PLGEN2UPSTREAMPREFERDEEMPH,
  PLGEN34REDOEQSPEED,
  PLGEN34REDOEQUALIZATION,
  PMVDIVIDE,
  PMVENABLEN,
  PMVSELECT,
  RESETN,
  SAXISCCTDATA,
  SAXISCCTKEEP,
  SAXISCCTLAST,
  SAXISCCTUSER,
  SAXISCCTVALID,
  SAXISRQTDATA,
  SAXISRQTKEEP,
  SAXISRQTLAST,
  SAXISRQTUSER,
  SAXISRQTVALID,
  SCANENABLEN,
  SCANIN,
  SCANMODEN,
  USERCLK,
  USERCLK2,
  USERCLKEN,
  USERSPAREIN
);
  parameter ARI_CAP_ENABLE = "FALSE";
  parameter AUTO_FLR_RESPONSE = "FALSE";
  parameter [1:0] AXISTEN_IF_CC_ALIGNMENT_MODE = 2'h0;
  parameter [23:0] AXISTEN_IF_COMPL_TIMEOUT_REG0 = 24'hBEBC20;
  parameter [27:0] AXISTEN_IF_COMPL_TIMEOUT_REG1 = 28'h2FAF080;
  parameter [1:0] AXISTEN_IF_CQ_ALIGNMENT_MODE = 2'h0;
  parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR = "FALSE";
  parameter AXISTEN_IF_ENABLE_256_TAGS = "FALSE";
  parameter AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE";
  parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE = "FALSE";
  parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK = "TRUE";
  parameter [17:0] AXISTEN_IF_ENABLE_MSG_ROUTE = 18'h00000;
  parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE";
  parameter AXISTEN_IF_EXT_512 = "FALSE";
  parameter AXISTEN_IF_EXT_512_CC_STRADDLE = "FALSE";
  parameter AXISTEN_IF_EXT_512_CQ_STRADDLE = "FALSE";
  parameter AXISTEN_IF_EXT_512_RC_STRADDLE = "FALSE";
  parameter AXISTEN_IF_EXT_512_RQ_STRADDLE = "FALSE";
  parameter AXISTEN_IF_LEGACY_MODE_ENABLE = "FALSE";
  parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE = "FALSE";
  parameter AXISTEN_IF_MSIX_RX_PARITY_EN = "TRUE";
  parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE = "FALSE";
  parameter [1:0] AXISTEN_IF_RC_ALIGNMENT_MODE = 2'h0;
  parameter AXISTEN_IF_RC_STRADDLE = "FALSE";
  parameter [1:0] AXISTEN_IF_RQ_ALIGNMENT_MODE = 2'h0;
  parameter AXISTEN_IF_RX_PARITY_EN = "TRUE";
  parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT = "FALSE";
  parameter AXISTEN_IF_TX_PARITY_EN = "TRUE";
  parameter [1:0] AXISTEN_IF_WIDTH = 2'h2;
  parameter CFG_BYPASS_MODE_ENABLE = "FALSE";
  parameter CRM_CORE_CLK_FREQ_500 = "TRUE";
  parameter [1:0] CRM_USER_CLK_FREQ = 2'h2;
  parameter [15:0] DEBUG_AXI4ST_SPARE = 16'h0000;
  parameter [7:0] DEBUG_AXIST_DISABLE_FEATURE_BIT = 8'h00;
  parameter [3:0] DEBUG_CAR_SPARE = 4'h0;
  parameter [15:0] DEBUG_CFG_SPARE = 16'h0000;
  parameter [15:0] DEBUG_LL_SPARE = 16'h0000;
  parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR = "FALSE";
  parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR = "FALSE";
  parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR = "FALSE";
  parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL = "FALSE";
  parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW = "FALSE";
  parameter DEBUG_PL_DISABLE_SCRAMBLING = "FALSE";
  parameter DEBUG_PL_SIM_RESET_LFSR = "FALSE";
  parameter [15:0] DEBUG_PL_SPARE = 16'h0000;
  parameter DEBUG_TL_DISABLE_FC_TIMEOUT = "FALSE";
  parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS = "FALSE";
  parameter [15:0] DEBUG_TL_SPARE = 16'h0000;
  parameter [7:0] DNSTREAM_LINK_NUM = 8'h00;
  parameter DSN_CAP_ENABLE = "FALSE";
  parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter HEADER_TYPE_OVERRIDE = "FALSE";
  parameter IS_SWITCH_PORT = "FALSE";
  parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter [8:0] LL_ACK_TIMEOUT = 9'h000;
  parameter LL_ACK_TIMEOUT_EN = "FALSE";
  parameter integer LL_ACK_TIMEOUT_FUNC = 0;
  parameter LL_DISABLE_SCHED_TX_NAK = "FALSE";
  parameter LL_REPLAY_FROM_RAM_PIPELINE = "FALSE";
  parameter [8:0] LL_REPLAY_TIMEOUT = 9'h000;
  parameter LL_REPLAY_TIMEOUT_EN = "FALSE";
  parameter integer LL_REPLAY_TIMEOUT_FUNC = 0;
  parameter LL_REPLAY_TO_RAM_PIPELINE = "FALSE";
  parameter LL_RX_TLP_PARITY_GEN = "TRUE";
  parameter LL_TX_TLP_PARITY_CHK = "TRUE";
  parameter [15:0] LL_USER_SPARE = 16'h0000;
  parameter [9:0] LTR_TX_MESSAGE_MINIMUM_INTERVAL = 10'h250;
  parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE";
  parameter LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE";
  parameter [11:0] MCAP_CAP_NEXTPTR = 12'h000;
  parameter MCAP_CONFIGURE_OVERRIDE = "FALSE";
  parameter MCAP_ENABLE = "FALSE";
  parameter MCAP_EOS_DESIGN_SWITCH = "FALSE";
  parameter [31:0] MCAP_FPGA_BITSTREAM_VERSION = 32'h00000000;
  parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_INPUT_GATE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_INTERRUPT_ON_MCAP_EOS = "FALSE";
  parameter MCAP_INTERRUPT_ON_MCAP_ERROR = "FALSE";
  parameter [15:0] MCAP_VSEC_ID = 16'h0000;
  parameter [11:0] MCAP_VSEC_LEN = 12'h02C;
  parameter [3:0] MCAP_VSEC_REV = 4'h0;
  parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE = "FALSE";
  parameter [11:0] PF0_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF0_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [3:0] PF0_ARI_CAP_VER = 4'h1;
  parameter [5:0] PF0_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF0_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF0_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF0_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF0_CAPABILITY_POINTER = 8'h80;
  parameter [23:0] PF0_CLASS_CODE = 24'h000000;
  parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE = "FALSE";
  parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE";
  parameter PF0_DEV_CAP2_LTR_SUPPORT = "TRUE";
  parameter [1:0] PF0_DEV_CAP2_OBFF_SUPPORT = 2'h0;
  parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE";
  parameter integer PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = 0;
  parameter integer PF0_DEV_CAP_ENDPOINT_L1_LATENCY = 0;
  parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED = "TRUE";
  parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "TRUE";
  parameter [2:0] PF0_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF0_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF0_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF0_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [2:0] PF0_INTERRUPT_PIN = 3'h1;
  parameter integer PF0_LINK_CAP_ASPM_SUPPORT = 0;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 = 7;
  parameter [0:0] PF0_LINK_CONTROL_RCB = 1'h0;
  parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE";
  parameter [9:0] PF0_LTR_CAP_MAX_NOSNOOP_LAT = 10'h000;
  parameter [9:0] PF0_LTR_CAP_MAX_SNOOP_LAT = 10'h000;
  parameter [11:0] PF0_LTR_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_LTR_CAP_VER = 4'h1;
  parameter [7:0] PF0_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [5:0] PF0_MSIX_VECTOR_COUNT = 6'h04;
  parameter integer PF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF0_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF0_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [7:0] PF0_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [7:0] PF0_PM_CAP_ID = 8'h01;
  parameter [7:0] PF0_PM_CAP_NEXTPTR = 8'h00;
  parameter PF0_PM_CAP_PMESUPPORT_D0 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D1 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D3HOT = "TRUE";
  parameter PF0_PM_CAP_SUPP_D1_STATE = "TRUE";
  parameter [2:0] PF0_PM_CAP_VER_ID = 3'h3;
  parameter PF0_PM_CSR_NOSOFTRESET = "TRUE";
  parameter [11:0] PF0_SECONDARY_PCIE_CAP_NEXTPTR = 12'h000;
  parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE";
  parameter [5:0] PF0_SRIOV_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF0_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF0_SRIOV_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF0_SRIOV_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF0_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF0_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF0_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF0_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF0_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF0_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF0_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF0_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF0_TPHR_CAP_ENABLE = "FALSE";
  parameter PF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF0_TPHR_CAP_VER = 4'h1;
  parameter PF0_VC_CAP_ENABLE = "FALSE";
  parameter [11:0] PF0_VC_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_VC_CAP_VER = 4'h1;
  parameter [11:0] PF1_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF1_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF1_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF1_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF1_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF1_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF1_CAPABILITY_POINTER = 8'h80;
  parameter [23:0] PF1_CLASS_CODE = 24'h000000;
  parameter [2:0] PF1_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF1_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF1_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF1_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [2:0] PF1_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF1_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF1_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF1_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [7:0] PF1_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [7:0] PF1_PM_CAP_NEXTPTR = 8'h00;
  parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE";
  parameter [5:0] PF1_SRIOV_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF1_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF1_SRIOV_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF1_SRIOV_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF1_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF1_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF1_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF1_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF1_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF1_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF1_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF1_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [11:0] PF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [11:0] PF2_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF2_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF2_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF2_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF2_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF2_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF2_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF2_CAPABILITY_POINTER = 8'h80;
  parameter [23:0] PF2_CLASS_CODE = 24'h000000;
  parameter [2:0] PF2_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF2_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF2_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF2_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [2:0] PF2_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF2_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF2_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF2_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF2_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [7:0] PF2_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [7:0] PF2_PM_CAP_NEXTPTR = 8'h00;
  parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE";
  parameter [5:0] PF2_SRIOV_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF2_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF2_SRIOV_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF2_SRIOV_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF2_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF2_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF2_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF2_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF2_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF2_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF2_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF2_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [11:0] PF2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [11:0] PF3_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF3_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF3_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF3_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF3_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF3_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF3_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF3_CAPABILITY_POINTER = 8'h80;
  parameter [23:0] PF3_CLASS_CODE = 24'h000000;
  parameter [2:0] PF3_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF3_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF3_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF3_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [2:0] PF3_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF3_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF3_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF3_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF3_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [7:0] PF3_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [7:0] PF3_PM_CAP_NEXTPTR = 8'h00;
  parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE";
  parameter [5:0] PF3_SRIOV_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF3_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [5:0] PF3_SRIOV_BAR2_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [5:0] PF3_SRIOV_BAR4_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF3_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF3_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF3_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF3_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF3_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF3_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF3_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF3_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [11:0] PF3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF3_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter PL_CFG_STATE_ROBUSTNESS_ENABLE = "TRUE";
  parameter PL_DEEMPH_SOURCE_SELECT = "TRUE";
  parameter PL_DESKEW_ON_SKIP_IN_GEN12 = "FALSE";
  parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 = "FALSE";
  parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 = "FALSE";
  parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 = "FALSE";
  parameter PL_DISABLE_DC_BALANCE = "FALSE";
  parameter PL_DISABLE_EI_INFER_IN_L0 = "FALSE";
  parameter PL_DISABLE_LANE_REVERSAL = "FALSE";
  parameter [1:0] PL_DISABLE_LFSR_UPDATE_ON_SKP = 2'h0;
  parameter PL_DISABLE_RETRAIN_ON_EB_ERROR = "FALSE";
  parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR = "FALSE";
  parameter [15:0] PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR = 16'h0000;
  parameter PL_DISABLE_UPCONFIG_CAPABLE = "FALSE";
  parameter [1:0] PL_EQ_ADAPT_DISABLE_COEFF_CHECK = 2'h0;
  parameter [1:0] PL_EQ_ADAPT_DISABLE_PRESET_CHECK = 2'h0;
  parameter [4:0] PL_EQ_ADAPT_ITER_COUNT = 5'h02;
  parameter [1:0] PL_EQ_ADAPT_REJECT_RETRY_COUNT = 2'h1;
  parameter [1:0] PL_EQ_BYPASS_PHASE23 = 2'h0;
  parameter [5:0] PL_EQ_DEFAULT_RX_PRESET_HINT = 6'h33;
  parameter [7:0] PL_EQ_DEFAULT_TX_PRESET = 8'h44;
  parameter PL_EQ_DISABLE_MISMATCH_CHECK = "TRUE";
  parameter [1:0] PL_EQ_RX_ADAPT_EQ_PHASE0 = 2'h0;
  parameter [1:0] PL_EQ_RX_ADAPT_EQ_PHASE1 = 2'h0;
  parameter PL_EQ_SHORT_ADAPT_PHASE = "FALSE";
  parameter PL_EQ_TX_8G_EQ_TS2_ENABLE = "FALSE";
  parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY = "TRUE";
  parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE = "TRUE";
  parameter PL_INFER_EI_DISABLE_REC_RC = "FALSE";
  parameter PL_INFER_EI_DISABLE_REC_SPD = "FALSE";
  parameter [31:0] PL_LANE0_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE10_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE11_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE12_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE13_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE14_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE15_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE1_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE2_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE3_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE4_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE5_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE6_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE7_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE8_EQ_CONTROL = 32'h00003F00;
  parameter [31:0] PL_LANE9_EQ_CONTROL = 32'h00003F00;
  parameter [3:0] PL_LINK_CAP_MAX_LINK_SPEED = 4'h4;
  parameter [4:0] PL_LINK_CAP_MAX_LINK_WIDTH = 5'h08;
  parameter integer PL_N_FTS = 255;
  parameter PL_QUIESCE_GUARANTEE_DISABLE = "FALSE";
  parameter PL_REDO_EQ_SOURCE_SELECT = "TRUE";
  parameter [7:0] PL_REPORT_ALL_PHY_ERRORS = 8'h00;
  parameter [1:0] PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS = 2'h0;
  parameter [3:0] PL_RX_ADAPT_TIMER_CLWS_GEN3 = 4'h0;
  parameter [3:0] PL_RX_ADAPT_TIMER_CLWS_GEN4 = 4'h0;
  parameter [1:0] PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS = 2'h0;
  parameter [3:0] PL_RX_ADAPT_TIMER_RRL_GEN3 = 4'h0;
  parameter [3:0] PL_RX_ADAPT_TIMER_RRL_GEN4 = 4'h0;
  parameter [1:0] PL_RX_L0S_EXIT_TO_RECOVERY = 2'h0;
  parameter [1:0] PL_SIM_FAST_LINK_TRAINING = 2'h0;
  parameter PL_SRIS_ENABLE = "FALSE";
  parameter [6:0] PL_SRIS_SKPOS_GEN_SPD_VEC = 7'h00;
  parameter [6:0] PL_SRIS_SKPOS_REC_SPD_VEC = 7'h00;
  parameter PL_UPSTREAM_FACING = "TRUE";
  parameter [15:0] PL_USER_SPARE = 16'h0000;
  parameter [15:0] PM_ASPML0S_TIMEOUT = 16'h1500;
  parameter [19:0] PM_ASPML1_ENTRY_DELAY = 20'h003E8;
  parameter PM_ENABLE_L23_ENTRY = "FALSE";
  parameter PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE";
  parameter [31:0] PM_L1_REENTRY_DELAY = 32'h00000100;
  parameter [19:0] PM_PME_SERVICE_TIMEOUT_DELAY = 20'h00000;
  parameter [15:0] PM_PME_TURNOFF_ACK_DELAY = 16'h0100;
  parameter [31:0] SIM_JTAG_IDCODE = 32'h00000000;
  parameter SIM_VERSION = "1.0";
  parameter SPARE_BIT0 = "FALSE";
  parameter integer SPARE_BIT1 = 0;
  parameter integer SPARE_BIT2 = 0;
  parameter SPARE_BIT3 = "FALSE";
  parameter integer SPARE_BIT4 = 0;
  parameter integer SPARE_BIT5 = 0;
  parameter integer SPARE_BIT6 = 0;
  parameter integer SPARE_BIT7 = 0;
  parameter integer SPARE_BIT8 = 0;
  parameter [7:0] SPARE_BYTE0 = 8'h00;
  parameter [7:0] SPARE_BYTE1 = 8'h00;
  parameter [7:0] SPARE_BYTE2 = 8'h00;
  parameter [7:0] SPARE_BYTE3 = 8'h00;
  parameter [31:0] SPARE_WORD0 = 32'h00000000;
  parameter [31:0] SPARE_WORD1 = 32'h00000000;
  parameter [31:0] SPARE_WORD2 = 32'h00000000;
  parameter [31:0] SPARE_WORD3 = 32'h00000000;
  parameter [3:0] SRIOV_CAP_ENABLE = 4'h0;
  parameter TEST_MODE_PIN_CHAR = "FALSE";
  parameter TL2CFG_IF_PARITY_CHK = "TRUE";
  parameter [1:0] TL_COMPLETION_RAM_NUM_TLPS = 2'h0;
  parameter [1:0] TL_COMPLETION_RAM_SIZE = 2'h1;
  parameter [11:0] TL_CREDITS_CD = 12'h000;
  parameter [7:0] TL_CREDITS_CH = 8'h00;
  parameter [11:0] TL_CREDITS_NPD = 12'h004;
  parameter [7:0] TL_CREDITS_NPH = 8'h20;
  parameter [11:0] TL_CREDITS_PD = 12'h0E0;
  parameter [7:0] TL_CREDITS_PH = 8'h20;
  parameter [4:0] TL_FC_UPDATE_MIN_INTERVAL_TIME = 5'h02;
  parameter [4:0] TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT = 5'h08;
  parameter [1:0] TL_PF_ENABLE_REG = 2'h0;
  parameter [0:0] TL_POSTED_RAM_SIZE = 1'h0;
  parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE = "FALSE";
  parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE = "FALSE";
  parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE = "FALSE";
  parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE = "FALSE";
  parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE = "FALSE";
  parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE = "FALSE";
  parameter TL_TX_MUX_STRICT_PRIORITY = "TRUE";
  parameter TL_TX_TLP_STRADDLE_ENABLE = "FALSE";
  parameter TL_TX_TLP_TERMINATE_PARITY = "FALSE";
  parameter [15:0] TL_USER_SPARE = 16'h0000;
  parameter TPH_FROM_RAM_PIPELINE = "FALSE";
  parameter TPH_TO_RAM_PIPELINE = "FALSE";
  parameter [7:0] VF0_CAPABILITY_POINTER = 8'h80;
  parameter [11:0] VFG0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VFG0_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer VFG0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VFG0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VFG0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VFG0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VFG0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [7:0] VFG0_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [11:0] VFG0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VFG0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [11:0] VFG1_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VFG1_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer VFG1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VFG1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VFG1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VFG1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VFG1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [7:0] VFG1_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [11:0] VFG1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VFG1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [11:0] VFG2_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VFG2_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer VFG2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VFG2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VFG2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VFG2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VFG2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [7:0] VFG2_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [11:0] VFG2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VFG2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [11:0] VFG3_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VFG3_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer VFG3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VFG3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VFG3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VFG3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VFG3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [7:0] VFG3_PCIE_CAP_NEXTPTR = 8'h00;
  parameter [11:0] VFG3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VFG3_TPHR_CAP_ST_MODE_SEL = 3'h0;
   output CFGERRCOROUT;
   output CFGERRFATALOUT;
   output CFGERRNONFATALOUT;
   output CFGEXTREADRECEIVED;
   output CFGEXTWRITERECEIVED;
   output CFGHOTRESETOUT;
   output CFGINTERRUPTMSIFAIL;
   output CFGINTERRUPTMSIMASKUPDATE;
   output CFGINTERRUPTMSISENT;
   output CFGINTERRUPTMSIXVECPENDINGSTATUS;
   output CFGINTERRUPTSENT;
   output CFGLOCALERRORVALID;
   output CFGLTRENABLE;
   output CFGMGMTREADWRITEDONE;
   output CFGMSGRECEIVED;
   output CFGMSGTRANSMITDONE;
   output CFGMSIXRAMREADENABLE;
   output CFGPHYLINKDOWN;
   output CFGPLSTATUSCHANGE;
   output CFGPOWERSTATECHANGEINTERRUPT;
   output CFGTPHRAMREADENABLE;
   output CONFMCAPDESIGNSWITCH;
   output CONFMCAPEOS;
   output CONFMCAPINUSEBYPCIE;
   output CONFREQREADY;
   output CONFRESPVALID;
   output DRPRDY;
   output MAXISCQTLAST;
   output MAXISCQTVALID;
   output MAXISRCTLAST;
   output MAXISRCTVALID;
   output MIREPLAYRAMREADENABLE0;
   output MIREPLAYRAMREADENABLE1;
   output MIREPLAYRAMWRITEENABLE0;
   output MIREPLAYRAMWRITEENABLE1;
   output MIRXPOSTEDREQUESTRAMREADENABLE0;
   output MIRXPOSTEDREQUESTRAMREADENABLE1;
   output MIRXPOSTEDREQUESTRAMWRITEENABLE0;
   output MIRXPOSTEDREQUESTRAMWRITEENABLE1;
   output PCIEPERST0B;
   output PCIEPERST1B;
   output PCIERQSEQNUMVLD0;
   output PCIERQSEQNUMVLD1;
   output PCIERQTAGVLD0;
   output PCIERQTAGVLD1;
   output PIPERX00POLARITY;
   output PIPERX01POLARITY;
   output PIPERX02POLARITY;
   output PIPERX03POLARITY;
   output PIPERX04POLARITY;
   output PIPERX05POLARITY;
   output PIPERX06POLARITY;
   output PIPERX07POLARITY;
   output PIPERX08POLARITY;
   output PIPERX09POLARITY;
   output PIPERX10POLARITY;
   output PIPERX11POLARITY;
   output PIPERX12POLARITY;
   output PIPERX13POLARITY;
   output PIPERX14POLARITY;
   output PIPERX15POLARITY;
   output PIPETX00COMPLIANCE;
   output PIPETX00DATAVALID;
   output PIPETX00ELECIDLE;
   output PIPETX00STARTBLOCK;
   output PIPETX01COMPLIANCE;
   output PIPETX01DATAVALID;
   output PIPETX01ELECIDLE;
   output PIPETX01STARTBLOCK;
   output PIPETX02COMPLIANCE;
   output PIPETX02DATAVALID;
   output PIPETX02ELECIDLE;
   output PIPETX02STARTBLOCK;
   output PIPETX03COMPLIANCE;
   output PIPETX03DATAVALID;
   output PIPETX03ELECIDLE;
   output PIPETX03STARTBLOCK;
   output PIPETX04COMPLIANCE;
   output PIPETX04DATAVALID;
   output PIPETX04ELECIDLE;
   output PIPETX04STARTBLOCK;
   output PIPETX05COMPLIANCE;
   output PIPETX05DATAVALID;
   output PIPETX05ELECIDLE;
   output PIPETX05STARTBLOCK;
   output PIPETX06COMPLIANCE;
   output PIPETX06DATAVALID;
   output PIPETX06ELECIDLE;
   output PIPETX06STARTBLOCK;
   output PIPETX07COMPLIANCE;
   output PIPETX07DATAVALID;
   output PIPETX07ELECIDLE;
   output PIPETX07STARTBLOCK;
   output PIPETX08COMPLIANCE;
   output PIPETX08DATAVALID;
   output PIPETX08ELECIDLE;
   output PIPETX08STARTBLOCK;
   output PIPETX09COMPLIANCE;
   output PIPETX09DATAVALID;
   output PIPETX09ELECIDLE;
   output PIPETX09STARTBLOCK;
   output PIPETX10COMPLIANCE;
   output PIPETX10DATAVALID;
   output PIPETX10ELECIDLE;
   output PIPETX10STARTBLOCK;
   output PIPETX11COMPLIANCE;
   output PIPETX11DATAVALID;
   output PIPETX11ELECIDLE;
   output PIPETX11STARTBLOCK;
   output PIPETX12COMPLIANCE;
   output PIPETX12DATAVALID;
   output PIPETX12ELECIDLE;
   output PIPETX12STARTBLOCK;
   output PIPETX13COMPLIANCE;
   output PIPETX13DATAVALID;
   output PIPETX13ELECIDLE;
   output PIPETX13STARTBLOCK;
   output PIPETX14COMPLIANCE;
   output PIPETX14DATAVALID;
   output PIPETX14ELECIDLE;
   output PIPETX14STARTBLOCK;
   output PIPETX15COMPLIANCE;
   output PIPETX15DATAVALID;
   output PIPETX15ELECIDLE;
   output PIPETX15STARTBLOCK;
   output PIPETXDEEMPH;
   output PIPETXRCVRDET;
   output PIPETXRESET;
   output PIPETXSWING;
   output PLEQINPROGRESS;
   output PLGEN34EQMISMATCH;
   output PMVOUT;
   output [11:0] CFGFCCPLD;
   output [11:0] CFGFCNPD;
   output [11:0] CFGFCPD;
   output [11:0] CFGFUNCTIONPOWERSTATE;
   output [11:0] CFGINTERRUPTMSIMMENABLE;
   output [11:0] CFGTPHRAMADDRESS;
   output [11:0] CFGTPHSTMODE;
   output [127:0] MIREPLAYRAMWRITEDATA0;
   output [127:0] MIREPLAYRAMWRITEDATA1;
   output [12:0] CFGMSIXRAMADDRESS;
   output [143:0] MIRXCOMPLETIONRAMWRITEDATA0;
   output [143:0] MIRXCOMPLETIONRAMWRITEDATA1;
   output [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA0;
   output [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA1;
   output [15:0] CFGFUNCTIONSTATUS;
   output [15:0] DRPDO;
   output [172:0] SCANOUT;
   output [1:0] CFGCURRENTSPEED;
   output [1:0] CFGLINKPOWERSTATE;
   output [1:0] CFGMAXPAYLOAD;
   output [1:0] CFGOBFFENABLE;
   output [1:0] CFGPHYLINKSTATUS;
   output [1:0] CFGRXPMSTATE;
   output [1:0] CFGTXPMSTATE;
   output [1:0] MIRXCOMPLETIONRAMREADENABLE0;
   output [1:0] MIRXCOMPLETIONRAMREADENABLE1;
   output [1:0] MIRXCOMPLETIONRAMWRITEENABLE0;
   output [1:0] MIRXCOMPLETIONRAMWRITEENABLE1;
   output [1:0] PIPERX00EQCONTROL;
   output [1:0] PIPERX01EQCONTROL;
   output [1:0] PIPERX02EQCONTROL;
   output [1:0] PIPERX03EQCONTROL;
   output [1:0] PIPERX04EQCONTROL;
   output [1:0] PIPERX05EQCONTROL;
   output [1:0] PIPERX06EQCONTROL;
   output [1:0] PIPERX07EQCONTROL;
   output [1:0] PIPERX08EQCONTROL;
   output [1:0] PIPERX09EQCONTROL;
   output [1:0] PIPERX10EQCONTROL;
   output [1:0] PIPERX11EQCONTROL;
   output [1:0] PIPERX12EQCONTROL;
   output [1:0] PIPERX13EQCONTROL;
   output [1:0] PIPERX14EQCONTROL;
   output [1:0] PIPERX15EQCONTROL;
   output [1:0] PIPETX00CHARISK;
   output [1:0] PIPETX00EQCONTROL;
   output [1:0] PIPETX00POWERDOWN;
   output [1:0] PIPETX00SYNCHEADER;
   output [1:0] PIPETX01CHARISK;
   output [1:0] PIPETX01EQCONTROL;
   output [1:0] PIPETX01POWERDOWN;
   output [1:0] PIPETX01SYNCHEADER;
   output [1:0] PIPETX02CHARISK;
   output [1:0] PIPETX02EQCONTROL;
   output [1:0] PIPETX02POWERDOWN;
   output [1:0] PIPETX02SYNCHEADER;
   output [1:0] PIPETX03CHARISK;
   output [1:0] PIPETX03EQCONTROL;
   output [1:0] PIPETX03POWERDOWN;
   output [1:0] PIPETX03SYNCHEADER;
   output [1:0] PIPETX04CHARISK;
   output [1:0] PIPETX04EQCONTROL;
   output [1:0] PIPETX04POWERDOWN;
   output [1:0] PIPETX04SYNCHEADER;
   output [1:0] PIPETX05CHARISK;
   output [1:0] PIPETX05EQCONTROL;
   output [1:0] PIPETX05POWERDOWN;
   output [1:0] PIPETX05SYNCHEADER;
   output [1:0] PIPETX06CHARISK;
   output [1:0] PIPETX06EQCONTROL;
   output [1:0] PIPETX06POWERDOWN;
   output [1:0] PIPETX06SYNCHEADER;
   output [1:0] PIPETX07CHARISK;
   output [1:0] PIPETX07EQCONTROL;
   output [1:0] PIPETX07POWERDOWN;
   output [1:0] PIPETX07SYNCHEADER;
   output [1:0] PIPETX08CHARISK;
   output [1:0] PIPETX08EQCONTROL;
   output [1:0] PIPETX08POWERDOWN;
   output [1:0] PIPETX08SYNCHEADER;
   output [1:0] PIPETX09CHARISK;
   output [1:0] PIPETX09EQCONTROL;
   output [1:0] PIPETX09POWERDOWN;
   output [1:0] PIPETX09SYNCHEADER;
   output [1:0] PIPETX10CHARISK;
   output [1:0] PIPETX10EQCONTROL;
   output [1:0] PIPETX10POWERDOWN;
   output [1:0] PIPETX10SYNCHEADER;
   output [1:0] PIPETX11CHARISK;
   output [1:0] PIPETX11EQCONTROL;
   output [1:0] PIPETX11POWERDOWN;
   output [1:0] PIPETX11SYNCHEADER;
   output [1:0] PIPETX12CHARISK;
   output [1:0] PIPETX12EQCONTROL;
   output [1:0] PIPETX12POWERDOWN;
   output [1:0] PIPETX12SYNCHEADER;
   output [1:0] PIPETX13CHARISK;
   output [1:0] PIPETX13EQCONTROL;
   output [1:0] PIPETX13POWERDOWN;
   output [1:0] PIPETX13SYNCHEADER;
   output [1:0] PIPETX14CHARISK;
   output [1:0] PIPETX14EQCONTROL;
   output [1:0] PIPETX14POWERDOWN;
   output [1:0] PIPETX14SYNCHEADER;
   output [1:0] PIPETX15CHARISK;
   output [1:0] PIPETX15EQCONTROL;
   output [1:0] PIPETX15POWERDOWN;
   output [1:0] PIPETX15SYNCHEADER;
   output [1:0] PIPETXRATE;
   output [1:0] PLEQPHASE;
   output [255:0] DBGDATA0OUT;
   output [255:0] DBGDATA1OUT;
   output [255:0] MAXISCQTDATA;
   output [255:0] MAXISRCTDATA;
   output [2:0] CFGMAXREADREQ;
   output [2:0] CFGNEGOTIATEDWIDTH;
   output [2:0] PIPETXMARGIN;
   output [31:0] CFGEXTWRITEDATA;
   output [31:0] CFGINTERRUPTMSIDATA;
   output [31:0] CFGMGMTREADDATA;
   output [31:0] CONFRESPRDATA;
   output [31:0] DBGCTRL0OUT;
   output [31:0] DBGCTRL1OUT;
   output [31:0] PIPETX00DATA;
   output [31:0] PIPETX01DATA;
   output [31:0] PIPETX02DATA;
   output [31:0] PIPETX03DATA;
   output [31:0] PIPETX04DATA;
   output [31:0] PIPETX05DATA;
   output [31:0] PIPETX06DATA;
   output [31:0] PIPETX07DATA;
   output [31:0] PIPETX08DATA;
   output [31:0] PIPETX09DATA;
   output [31:0] PIPETX10DATA;
   output [31:0] PIPETX11DATA;
   output [31:0] PIPETX12DATA;
   output [31:0] PIPETX13DATA;
   output [31:0] PIPETX14DATA;
   output [31:0] PIPETX15DATA;
   output [31:0] USERSPAREOUT;
   output [35:0] CFGMSIXRAMWRITEDATA;
   output [35:0] CFGTPHRAMWRITEDATA;
   output [3:0] CFGEXTWRITEBYTEENABLE;
   output [3:0] CFGFLRINPROCESS;
   output [3:0] CFGINTERRUPTMSIENABLE;
   output [3:0] CFGINTERRUPTMSIXENABLE;
   output [3:0] CFGINTERRUPTMSIXMASK;
   output [3:0] CFGMSIXRAMWRITEBYTEENABLE;
   output [3:0] CFGRCBSTATUS;
   output [3:0] CFGTPHRAMWRITEBYTEENABLE;
   output [3:0] CFGTPHREQUESTERENABLE;
   output [3:0] PCIERQTAGAV;
   output [3:0] PCIETFCNPDAV;
   output [3:0] PCIETFCNPHAV;
   output [3:0] PIPERXEQLPTXPRESET;
   output [3:0] SAXISCCTREADY;
   output [3:0] SAXISRQTREADY;
   output [4:0] CFGLOCALERROROUT;
   output [4:0] CFGMSGRECEIVEDTYPE;
   output [5:0] CFGLTSSMSTATE;
   output [5:0] PCIECQNPREQCOUNT;
   output [5:0] PCIERQSEQNUM0;
   output [5:0] PCIERQSEQNUM1;
   output [5:0] PIPERXEQLPLFFS;
   output [5:0] PIPETX00EQDEEMPH;
   output [5:0] PIPETX01EQDEEMPH;
   output [5:0] PIPETX02EQDEEMPH;
   output [5:0] PIPETX03EQDEEMPH;
   output [5:0] PIPETX04EQDEEMPH;
   output [5:0] PIPETX05EQDEEMPH;
   output [5:0] PIPETX06EQDEEMPH;
   output [5:0] PIPETX07EQDEEMPH;
   output [5:0] PIPETX08EQDEEMPH;
   output [5:0] PIPETX09EQDEEMPH;
   output [5:0] PIPETX10EQDEEMPH;
   output [5:0] PIPETX11EQDEEMPH;
   output [5:0] PIPETX12EQDEEMPH;
   output [5:0] PIPETX13EQDEEMPH;
   output [5:0] PIPETX14EQDEEMPH;
   output [5:0] PIPETX15EQDEEMPH;
   output [74:0] MAXISRCTUSER;
   output [7:0] AXIUSEROUT;
   output [7:0] CFGBUSNUMBER;
   output [7:0] CFGEXTFUNCTIONNUMBER;
   output [7:0] CFGFCCPLH;
   output [7:0] CFGFCNPH;
   output [7:0] CFGFCPH;
   output [7:0] CFGMSGRECEIVEDDATA;
   output [7:0] MAXISCQTKEEP;
   output [7:0] MAXISRCTKEEP;
   output [7:0] PCIERQTAG0;
   output [7:0] PCIERQTAG1;
   output [87:0] MAXISCQTUSER;
   output [8:0] MIREPLAYRAMADDRESS0;
   output [8:0] MIREPLAYRAMADDRESS1;
   output [8:0] MIRXCOMPLETIONRAMREADADDRESS0;
   output [8:0] MIRXCOMPLETIONRAMREADADDRESS1;
   output [8:0] MIRXCOMPLETIONRAMWRITEADDRESS0;
   output [8:0] MIRXCOMPLETIONRAMWRITEADDRESS1;
   output [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS0;
   output [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS1;
   output [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS0;
   output [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS1;
   output [9:0] CFGEXTREGISTERNUMBER;
   input CFGCONFIGSPACEENABLE;
   input CFGERRCORIN;
   input CFGERRUNCORIN;
   input CFGEXTREADDATAVALID;
   input CFGHOTRESETIN;
   input CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE;
   input CFGINTERRUPTMSITPHPRESENT;
   input CFGINTERRUPTMSIXINT;
   input CFGLINKTRAININGENABLE;
   input CFGMGMTDEBUGACCESS;
   input CFGMGMTREAD;
   input CFGMGMTWRITE;
   input CFGMSGTRANSMIT;
   input CFGPMASPML1ENTRYREJECT;
   input CFGPMASPMTXL0SENTRYDISABLE;
   input CFGPOWERSTATECHANGEACK;
   input CFGREQPMTRANSITIONL23READY;
   input CFGVFFLRDONE;
   input CONFMCAPREQUESTBYCONF;
   input CONFREQVALID;
   input CORECLK;
   input CORECLKMIREPLAYRAM0;
   input CORECLKMIREPLAYRAM1;
   input CORECLKMIRXCOMPLETIONRAM0;
   input CORECLKMIRXCOMPLETIONRAM1;
   input CORECLKMIRXPOSTEDREQUESTRAM0;
   input CORECLKMIRXPOSTEDREQUESTRAM1;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input MCAPCLK;
   input MCAPPERST0B;
   input MCAPPERST1B;
   input MGMTRESETN;
   input MGMTSTICKYRESETN;
   input PCIECQNPUSERCREDITRCVD;
   input PCIECQPIPELINEEMPTY;
   input PCIEPOSTEDREQDELIVERED;
   input PIPECLK;
   input PIPECLKEN;
   input PIPERESETN;
   input PIPERX00DATAVALID;
   input PIPERX00ELECIDLE;
   input PIPERX00EQDONE;
   input PIPERX00EQLPADAPTDONE;
   input PIPERX00EQLPLFFSSEL;
   input PIPERX00PHYSTATUS;
   input PIPERX00VALID;
   input PIPERX01DATAVALID;
   input PIPERX01ELECIDLE;
   input PIPERX01EQDONE;
   input PIPERX01EQLPADAPTDONE;
   input PIPERX01EQLPLFFSSEL;
   input PIPERX01PHYSTATUS;
   input PIPERX01VALID;
   input PIPERX02DATAVALID;
   input PIPERX02ELECIDLE;
   input PIPERX02EQDONE;
   input PIPERX02EQLPADAPTDONE;
   input PIPERX02EQLPLFFSSEL;
   input PIPERX02PHYSTATUS;
   input PIPERX02VALID;
   input PIPERX03DATAVALID;
   input PIPERX03ELECIDLE;
   input PIPERX03EQDONE;
   input PIPERX03EQLPADAPTDONE;
   input PIPERX03EQLPLFFSSEL;
   input PIPERX03PHYSTATUS;
   input PIPERX03VALID;
   input PIPERX04DATAVALID;
   input PIPERX04ELECIDLE;
   input PIPERX04EQDONE;
   input PIPERX04EQLPADAPTDONE;
   input PIPERX04EQLPLFFSSEL;
   input PIPERX04PHYSTATUS;
   input PIPERX04VALID;
   input PIPERX05DATAVALID;
   input PIPERX05ELECIDLE;
   input PIPERX05EQDONE;
   input PIPERX05EQLPADAPTDONE;
   input PIPERX05EQLPLFFSSEL;
   input PIPERX05PHYSTATUS;
   input PIPERX05VALID;
   input PIPERX06DATAVALID;
   input PIPERX06ELECIDLE;
   input PIPERX06EQDONE;
   input PIPERX06EQLPADAPTDONE;
   input PIPERX06EQLPLFFSSEL;
   input PIPERX06PHYSTATUS;
   input PIPERX06VALID;
   input PIPERX07DATAVALID;
   input PIPERX07ELECIDLE;
   input PIPERX07EQDONE;
   input PIPERX07EQLPADAPTDONE;
   input PIPERX07EQLPLFFSSEL;
   input PIPERX07PHYSTATUS;
   input PIPERX07VALID;
   input PIPERX08DATAVALID;
   input PIPERX08ELECIDLE;
   input PIPERX08EQDONE;
   input PIPERX08EQLPADAPTDONE;
   input PIPERX08EQLPLFFSSEL;
   input PIPERX08PHYSTATUS;
   input PIPERX08VALID;
   input PIPERX09DATAVALID;
   input PIPERX09ELECIDLE;
   input PIPERX09EQDONE;
   input PIPERX09EQLPADAPTDONE;
   input PIPERX09EQLPLFFSSEL;
   input PIPERX09PHYSTATUS;
   input PIPERX09VALID;
   input PIPERX10DATAVALID;
   input PIPERX10ELECIDLE;
   input PIPERX10EQDONE;
   input PIPERX10EQLPADAPTDONE;
   input PIPERX10EQLPLFFSSEL;
   input PIPERX10PHYSTATUS;
   input PIPERX10VALID;
   input PIPERX11DATAVALID;
   input PIPERX11ELECIDLE;
   input PIPERX11EQDONE;
   input PIPERX11EQLPADAPTDONE;
   input PIPERX11EQLPLFFSSEL;
   input PIPERX11PHYSTATUS;
   input PIPERX11VALID;
   input PIPERX12DATAVALID;
   input PIPERX12ELECIDLE;
   input PIPERX12EQDONE;
   input PIPERX12EQLPADAPTDONE;
   input PIPERX12EQLPLFFSSEL;
   input PIPERX12PHYSTATUS;
   input PIPERX12VALID;
   input PIPERX13DATAVALID;
   input PIPERX13ELECIDLE;
   input PIPERX13EQDONE;
   input PIPERX13EQLPADAPTDONE;
   input PIPERX13EQLPLFFSSEL;
   input PIPERX13PHYSTATUS;
   input PIPERX13VALID;
   input PIPERX14DATAVALID;
   input PIPERX14ELECIDLE;
   input PIPERX14EQDONE;
   input PIPERX14EQLPADAPTDONE;
   input PIPERX14EQLPLFFSSEL;
   input PIPERX14PHYSTATUS;
   input PIPERX14VALID;
   input PIPERX15DATAVALID;
   input PIPERX15ELECIDLE;
   input PIPERX15EQDONE;
   input PIPERX15EQLPADAPTDONE;
   input PIPERX15EQLPLFFSSEL;
   input PIPERX15PHYSTATUS;
   input PIPERX15VALID;
   input PIPETX00EQDONE;
   input PIPETX01EQDONE;
   input PIPETX02EQDONE;
   input PIPETX03EQDONE;
   input PIPETX04EQDONE;
   input PIPETX05EQDONE;
   input PIPETX06EQDONE;
   input PIPETX07EQDONE;
   input PIPETX08EQDONE;
   input PIPETX09EQDONE;
   input PIPETX10EQDONE;
   input PIPETX11EQDONE;
   input PIPETX12EQDONE;
   input PIPETX13EQDONE;
   input PIPETX14EQDONE;
   input PIPETX15EQDONE;
   input PLEQRESETEIEOSCOUNT;
   input PLGEN2UPSTREAMPREFERDEEMPH;
   input PLGEN34REDOEQSPEED;
   input PLGEN34REDOEQUALIZATION;
   input PMVENABLEN;
   input RESETN;
   input SAXISCCTLAST;
   input SAXISCCTVALID;
   input SAXISRQTLAST;
   input SAXISRQTVALID;
   input SCANENABLEN;
   input SCANMODEN;
   input USERCLK;
   input USERCLK2;
   input USERCLKEN;
   input [11:0] MIRXCOMPLETIONRAMERRCOR;
   input [11:0] MIRXCOMPLETIONRAMERRUNCOR;
   input [127:0] MIREPLAYRAMREADDATA0;
   input [127:0] MIREPLAYRAMREADDATA1;
   input [143:0] MIRXCOMPLETIONRAMREADDATA0;
   input [143:0] MIRXCOMPLETIONRAMREADDATA1;
   input [143:0] MIRXPOSTEDREQUESTRAMREADDATA0;
   input [143:0] MIRXPOSTEDREQUESTRAMREADDATA1;
   input [15:0] CFGDEVIDPF0;
   input [15:0] CFGDEVIDPF1;
   input [15:0] CFGDEVIDPF2;
   input [15:0] CFGDEVIDPF3;
   input [15:0] CFGSUBSYSIDPF0;
   input [15:0] CFGSUBSYSIDPF1;
   input [15:0] CFGSUBSYSIDPF2;
   input [15:0] CFGSUBSYSIDPF3;
   input [15:0] CFGSUBSYSVENDID;
   input [15:0] CFGVENDID;
   input [15:0] DRPDI;
   input [172:0] SCANIN;
   input [17:0] PIPERX00EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX01EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX02EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX03EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX04EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX05EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX06EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX07EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX08EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX09EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX10EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX11EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX12EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX13EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX14EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX15EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPETX00EQCOEFF;
   input [17:0] PIPETX01EQCOEFF;
   input [17:0] PIPETX02EQCOEFF;
   input [17:0] PIPETX03EQCOEFF;
   input [17:0] PIPETX04EQCOEFF;
   input [17:0] PIPETX05EQCOEFF;
   input [17:0] PIPETX06EQCOEFF;
   input [17:0] PIPETX07EQCOEFF;
   input [17:0] PIPETX08EQCOEFF;
   input [17:0] PIPETX09EQCOEFF;
   input [17:0] PIPETX10EQCOEFF;
   input [17:0] PIPETX11EQCOEFF;
   input [17:0] PIPETX12EQCOEFF;
   input [17:0] PIPETX13EQCOEFF;
   input [17:0] PIPETX14EQCOEFF;
   input [17:0] PIPETX15EQCOEFF;
   input [1:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM;
   input [1:0] CFGINTERRUPTMSISELECT;
   input [1:0] CFGINTERRUPTMSITPHTYPE;
   input [1:0] CFGINTERRUPTMSIXVECPENDING;
   input [1:0] CONFREQTYPE;
   input [1:0] PCIECOMPLDELIVERED;
   input [1:0] PCIECQNPREQ;
   input [1:0] PIPERX00CHARISK;
   input [1:0] PIPERX00STARTBLOCK;
   input [1:0] PIPERX00SYNCHEADER;
   input [1:0] PIPERX01CHARISK;
   input [1:0] PIPERX01STARTBLOCK;
   input [1:0] PIPERX01SYNCHEADER;
   input [1:0] PIPERX02CHARISK;
   input [1:0] PIPERX02STARTBLOCK;
   input [1:0] PIPERX02SYNCHEADER;
   input [1:0] PIPERX03CHARISK;
   input [1:0] PIPERX03STARTBLOCK;
   input [1:0] PIPERX03SYNCHEADER;
   input [1:0] PIPERX04CHARISK;
   input [1:0] PIPERX04STARTBLOCK;
   input [1:0] PIPERX04SYNCHEADER;
   input [1:0] PIPERX05CHARISK;
   input [1:0] PIPERX05STARTBLOCK;
   input [1:0] PIPERX05SYNCHEADER;
   input [1:0] PIPERX06CHARISK;
   input [1:0] PIPERX06STARTBLOCK;
   input [1:0] PIPERX06SYNCHEADER;
   input [1:0] PIPERX07CHARISK;
   input [1:0] PIPERX07STARTBLOCK;
   input [1:0] PIPERX07SYNCHEADER;
   input [1:0] PIPERX08CHARISK;
   input [1:0] PIPERX08STARTBLOCK;
   input [1:0] PIPERX08SYNCHEADER;
   input [1:0] PIPERX09CHARISK;
   input [1:0] PIPERX09STARTBLOCK;
   input [1:0] PIPERX09SYNCHEADER;
   input [1:0] PIPERX10CHARISK;
   input [1:0] PIPERX10STARTBLOCK;
   input [1:0] PIPERX10SYNCHEADER;
   input [1:0] PIPERX11CHARISK;
   input [1:0] PIPERX11STARTBLOCK;
   input [1:0] PIPERX11SYNCHEADER;
   input [1:0] PIPERX12CHARISK;
   input [1:0] PIPERX12STARTBLOCK;
   input [1:0] PIPERX12SYNCHEADER;
   input [1:0] PIPERX13CHARISK;
   input [1:0] PIPERX13STARTBLOCK;
   input [1:0] PIPERX13SYNCHEADER;
   input [1:0] PIPERX14CHARISK;
   input [1:0] PIPERX14STARTBLOCK;
   input [1:0] PIPERX14SYNCHEADER;
   input [1:0] PIPERX15CHARISK;
   input [1:0] PIPERX15STARTBLOCK;
   input [1:0] PIPERX15SYNCHEADER;
   input [1:0] PMVDIVIDE;
   input [21:0] MAXISCQTREADY;
   input [21:0] MAXISRCTREADY;
   input [255:0] SAXISCCTDATA;
   input [255:0] SAXISRQTDATA;
   input [2:0] CFGDSFUNCTIONNUMBER;
   input [2:0] CFGFCSEL;
   input [2:0] CFGINTERRUPTMSIATTR;
   input [2:0] CFGMSGTRANSMITTYPE;
   input [2:0] PIPERX00STATUS;
   input [2:0] PIPERX01STATUS;
   input [2:0] PIPERX02STATUS;
   input [2:0] PIPERX03STATUS;
   input [2:0] PIPERX04STATUS;
   input [2:0] PIPERX05STATUS;
   input [2:0] PIPERX06STATUS;
   input [2:0] PIPERX07STATUS;
   input [2:0] PIPERX08STATUS;
   input [2:0] PIPERX09STATUS;
   input [2:0] PIPERX10STATUS;
   input [2:0] PIPERX11STATUS;
   input [2:0] PIPERX12STATUS;
   input [2:0] PIPERX13STATUS;
   input [2:0] PIPERX14STATUS;
   input [2:0] PIPERX15STATUS;
   input [2:0] PMVSELECT;
   input [31:0] CFGEXTREADDATA;
   input [31:0] CFGINTERRUPTMSIINT;
   input [31:0] CFGINTERRUPTMSIPENDINGSTATUS;
   input [31:0] CFGINTERRUPTMSIXDATA;
   input [31:0] CFGMGMTWRITEDATA;
   input [31:0] CFGMSGTRANSMITDATA;
   input [31:0] CONFREQDATA;
   input [31:0] PIPERX00DATA;
   input [31:0] PIPERX01DATA;
   input [31:0] PIPERX02DATA;
   input [31:0] PIPERX03DATA;
   input [31:0] PIPERX04DATA;
   input [31:0] PIPERX05DATA;
   input [31:0] PIPERX06DATA;
   input [31:0] PIPERX07DATA;
   input [31:0] PIPERX08DATA;
   input [31:0] PIPERX09DATA;
   input [31:0] PIPERX10DATA;
   input [31:0] PIPERX11DATA;
   input [31:0] PIPERX12DATA;
   input [31:0] PIPERX13DATA;
   input [31:0] PIPERX14DATA;
   input [31:0] PIPERX15DATA;
   input [31:0] USERSPAREIN;
   input [32:0] SAXISCCTUSER;
   input [35:0] CFGMSIXRAMREADDATA;
   input [35:0] CFGTPHRAMREADDATA;
   input [3:0] CFGFLRDONE;
   input [3:0] CFGINTERRUPTINT;
   input [3:0] CFGINTERRUPTPENDING;
   input [3:0] CFGMGMTBYTEENABLE;
   input [3:0] CONFREQREGNUM;
   input [4:0] CFGDSDEVICENUMBER;
   input [5:0] DBGSEL0;
   input [5:0] DBGSEL1;
   input [5:0] MIREPLAYRAMERRCOR;
   input [5:0] MIREPLAYRAMERRUNCOR;
   input [5:0] MIRXPOSTEDREQUESTRAMERRCOR;
   input [5:0] MIRXPOSTEDREQUESTRAMERRUNCOR;
   input [5:0] PIPEEQFS;
   input [5:0] PIPEEQLF;
   input [61:0] SAXISRQTUSER;
   input [63:0] CFGDSN;
   input [63:0] CFGINTERRUPTMSIXADDRESS;
   input [7:0] AXIUSERIN;
   input [7:0] CFGDSBUSNUMBER;
   input [7:0] CFGDSPORTNUMBER;
   input [7:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
   input [7:0] CFGINTERRUPTMSITPHSTTAG;
   input [7:0] CFGMGMTFUNCTIONNUMBER;
   input [7:0] CFGREVIDPF0;
   input [7:0] CFGREVIDPF1;
   input [7:0] CFGREVIDPF2;
   input [7:0] CFGREVIDPF3;
   input [7:0] CFGVFFLRFUNCNUM;
   input [7:0] PCIECOMPLDELIVEREDTAG0;
   input [7:0] PCIECOMPLDELIVEREDTAG1;
   input [7:0] SAXISCCTKEEP;
   input [7:0] SAXISRQTKEEP;
   input [9:0] CFGMGMTADDR;
   input [9:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE_2_1_TEST (
  CFGAERECRCCHECKEN,
  CFGAERECRCGENEN,
  CFGAERROOTERRCORRERRRECEIVED,
  CFGAERROOTERRCORRERRREPORTINGEN,
  CFGAERROOTERRFATALERRRECEIVED,
  CFGAERROOTERRFATALERRREPORTINGEN,
  CFGAERROOTERRNONFATALERRRECEIVED,
  CFGAERROOTERRNONFATALERRREPORTINGEN,
  CFGBRIDGESERREN,
  CFGCOMMANDBUSMASTERENABLE,
  CFGCOMMANDINTERRUPTDISABLE,
  CFGCOMMANDIOENABLE,
  CFGCOMMANDMEMENABLE,
  CFGCOMMANDSERREN,
  CFGDEVCONTROL2ARIFORWARDEN,
  CFGDEVCONTROL2ATOMICEGRESSBLOCK,
  CFGDEVCONTROL2ATOMICREQUESTEREN,
  CFGDEVCONTROL2CPLTIMEOUTDIS,
  CFGDEVCONTROL2CPLTIMEOUTVAL,
  CFGDEVCONTROL2IDOCPLEN,
  CFGDEVCONTROL2IDOREQEN,
  CFGDEVCONTROL2LTREN,
  CFGDEVCONTROL2TLPPREFIXBLOCK,
  CFGDEVCONTROLAUXPOWEREN,
  CFGDEVCONTROLCORRERRREPORTINGEN,
  CFGDEVCONTROLENABLERO,
  CFGDEVCONTROLEXTTAGEN,
  CFGDEVCONTROLFATALERRREPORTINGEN,
  CFGDEVCONTROLMAXPAYLOAD,
  CFGDEVCONTROLMAXREADREQ,
  CFGDEVCONTROLNONFATALREPORTINGEN,
  CFGDEVCONTROLNOSNOOPEN,
  CFGDEVCONTROLPHANTOMEN,
  CFGDEVCONTROLURERRREPORTINGEN,
  CFGDEVSTATUSCORRERRDETECTED,
  CFGDEVSTATUSFATALERRDETECTED,
  CFGDEVSTATUSNONFATALERRDETECTED,
  CFGDEVSTATUSURDETECTED,
  CFGERRAERHEADERLOGSETN,
  CFGERRCPLRDYN,
  CFGINTERRUPTDO,
  CFGINTERRUPTMMENABLE,
  CFGINTERRUPTMSIENABLE,
  CFGINTERRUPTMSIXENABLE,
  CFGINTERRUPTMSIXFM,
  CFGINTERRUPTRDYN,
  CFGLINKCONTROLASPMCONTROL,
  CFGLINKCONTROLAUTOBANDWIDTHINTEN,
  CFGLINKCONTROLBANDWIDTHINTEN,
  CFGLINKCONTROLCLOCKPMEN,
  CFGLINKCONTROLCOMMONCLOCK,
  CFGLINKCONTROLEXTENDEDSYNC,
  CFGLINKCONTROLHWAUTOWIDTHDIS,
  CFGLINKCONTROLLINKDISABLE,
  CFGLINKCONTROLRCB,
  CFGLINKCONTROLRETRAINLINK,
  CFGLINKSTATUSAUTOBANDWIDTHSTATUS,
  CFGLINKSTATUSBANDWIDTHSTATUS,
  CFGLINKSTATUSCURRENTSPEED,
  CFGLINKSTATUSDLLACTIVE,
  CFGLINKSTATUSLINKTRAINING,
  CFGLINKSTATUSNEGOTIATEDWIDTH,
  CFGMGMTDO,
  CFGMGMTRDWRDONEN,
  CFGMSGDATA,
  CFGMSGRECEIVED,
  CFGMSGRECEIVEDASSERTINTA,
  CFGMSGRECEIVEDASSERTINTB,
  CFGMSGRECEIVEDASSERTINTC,
  CFGMSGRECEIVEDASSERTINTD,
  CFGMSGRECEIVEDDEASSERTINTA,
  CFGMSGRECEIVEDDEASSERTINTB,
  CFGMSGRECEIVEDDEASSERTINTC,
  CFGMSGRECEIVEDDEASSERTINTD,
  CFGMSGRECEIVEDERRCOR,
  CFGMSGRECEIVEDERRFATAL,
  CFGMSGRECEIVEDERRNONFATAL,
  CFGMSGRECEIVEDPMASNAK,
  CFGMSGRECEIVEDPMETO,
  CFGMSGRECEIVEDPMETOACK,
  CFGMSGRECEIVEDPMPME,
  CFGMSGRECEIVEDSETSLOTPOWERLIMIT,
  CFGMSGRECEIVEDUNLOCK,
  CFGPCIELINKSTATE,
  CFGPMCSRPMEEN,
  CFGPMCSRPMESTATUS,
  CFGPMCSRPOWERSTATE,
  CFGPMRCVASREQL1N,
  CFGPMRCVENTERL1N,
  CFGPMRCVENTERL23N,
  CFGPMRCVREQACKN,
  CFGROOTCONTROLPMEINTEN,
  CFGROOTCONTROLSYSERRCORRERREN,
  CFGROOTCONTROLSYSERRFATALERREN,
  CFGROOTCONTROLSYSERRNONFATALERREN,
  CFGSLOTCONTROLELECTROMECHILCTLPULSE,
  CFGTRANSACTION,
  CFGTRANSACTIONADDR,
  CFGTRANSACTIONTYPE,
  CFGVCTCVCMAP,
  DBGSCLRA,
  DBGSCLRB,
  DBGSCLRC,
  DBGSCLRD,
  DBGSCLRE,
  DBGSCLRF,
  DBGSCLRG,
  DBGSCLRH,
  DBGSCLRI,
  DBGSCLRJ,
  DBGSCLRK,
  DBGVECA,
  DBGVECB,
  DBGVECC,
  DRPDO,
  DRPRDY,
  EDTCHANNELSOUT1,
  EDTCHANNELSOUT2,
  EDTCHANNELSOUT3,
  EDTCHANNELSOUT4,
  EDTCHANNELSOUT5,
  EDTCHANNELSOUT6,
  EDTCHANNELSOUT7,
  EDTCHANNELSOUT8,
  LL2BADDLLPERR,
  LL2BADTLPERR,
  LL2LINKSTATUS,
  LL2PROTOCOLERR,
  LL2RECEIVERERR,
  LL2REPLAYROERR,
  LL2REPLAYTOERR,
  LL2SUSPENDOK,
  LL2TFCINIT1SEQ,
  LL2TFCINIT2SEQ,
  LL2TXIDLE,
  LNKCLKEN,
  MIMRXRADDR,
  MIMRXREN,
  MIMRXWADDR,
  MIMRXWDATA,
  MIMRXWEN,
  MIMTXRADDR,
  MIMTXREN,
  MIMTXWADDR,
  MIMTXWDATA,
  MIMTXWEN,
  PIPERX0POLARITY,
  PIPERX1POLARITY,
  PIPERX2POLARITY,
  PIPERX3POLARITY,
  PIPERX4POLARITY,
  PIPERX5POLARITY,
  PIPERX6POLARITY,
  PIPERX7POLARITY,
  PIPETX0CHARISK,
  PIPETX0COMPLIANCE,
  PIPETX0DATA,
  PIPETX0ELECIDLE,
  PIPETX0POWERDOWN,
  PIPETX1CHARISK,
  PIPETX1COMPLIANCE,
  PIPETX1DATA,
  PIPETX1ELECIDLE,
  PIPETX1POWERDOWN,
  PIPETX2CHARISK,
  PIPETX2COMPLIANCE,
  PIPETX2DATA,
  PIPETX2ELECIDLE,
  PIPETX2POWERDOWN,
  PIPETX3CHARISK,
  PIPETX3COMPLIANCE,
  PIPETX3DATA,
  PIPETX3ELECIDLE,
  PIPETX3POWERDOWN,
  PIPETX4CHARISK,
  PIPETX4COMPLIANCE,
  PIPETX4DATA,
  PIPETX4ELECIDLE,
  PIPETX4POWERDOWN,
  PIPETX5CHARISK,
  PIPETX5COMPLIANCE,
  PIPETX5DATA,
  PIPETX5ELECIDLE,
  PIPETX5POWERDOWN,
  PIPETX6CHARISK,
  PIPETX6COMPLIANCE,
  PIPETX6DATA,
  PIPETX6ELECIDLE,
  PIPETX6POWERDOWN,
  PIPETX7CHARISK,
  PIPETX7COMPLIANCE,
  PIPETX7DATA,
  PIPETX7ELECIDLE,
  PIPETX7POWERDOWN,
  PIPETXDEEMPH,
  PIPETXMARGIN,
  PIPETXRATE,
  PIPETXRCVRDET,
  PIPETXRESET,
  PL2L0REQ,
  PL2LINKUP,
  PL2RECEIVERERR,
  PL2RECOVERY,
  PL2RXELECIDLE,
  PL2RXPMSTATE,
  PL2SUSPENDOK,
  PLDBGVEC,
  PLDIRECTEDCHANGEDONE,
  PLINITIALLINKWIDTH,
  PLLANEREVERSALMODE,
  PLLINKGEN2CAP,
  PLLINKPARTNERGEN2SUPPORTED,
  PLLINKUPCFGCAP,
  PLLTSSMSTATE,
  PLPHYLNKUPN,
  PLRECEIVEDHOTRST,
  PLRXPMSTATE,
  PLSELLNKRATE,
  PLSELLNKWIDTH,
  PLTXPMSTATE,
  PMVOUT,
  RECEIVEDFUNCLVLRSTN,
  TL2ASPMSUSPENDCREDITCHECKOK,
  TL2ASPMSUSPENDREQ,
  TL2ERRFCPE,
  TL2ERRHDR,
  TL2ERRMALFORMED,
  TL2ERRRXOVERFLOW,
  TL2PPMSUSPENDOK,
  TRNFCCPLD,
  TRNFCCPLH,
  TRNFCNPD,
  TRNFCNPH,
  TRNFCPD,
  TRNFCPH,
  TRNLNKUP,
  TRNRBARHIT,
  TRNRD,
  TRNRDLLPDATA,
  TRNRDLLPSRCRDY,
  TRNRECRCERR,
  TRNREOF,
  TRNRERRFWD,
  TRNRREM,
  TRNRSOF,
  TRNRSRCDSC,
  TRNRSRCRDY,
  TRNTBUFAV,
  TRNTCFGREQ,
  TRNTDLLPDSTRDY,
  TRNTDSTRDY,
  TRNTERRDROP,
  USERRSTN,
  XILUNCONNOUT,
  CFGAERINTERRUPTMSGNUM,
  CFGDEVID,
  CFGDSBUSNUMBER,
  CFGDSDEVICENUMBER,
  CFGDSFUNCTIONNUMBER,
  CFGDSN,
  CFGERRACSN,
  CFGERRAERHEADERLOG,
  CFGERRATOMICEGRESSBLOCKEDN,
  CFGERRCORN,
  CFGERRCPLABORTN,
  CFGERRCPLTIMEOUTN,
  CFGERRCPLUNEXPECTN,
  CFGERRECRCN,
  CFGERRINTERNALCORN,
  CFGERRINTERNALUNCORN,
  CFGERRLOCKEDN,
  CFGERRMALFORMEDN,
  CFGERRMCBLOCKEDN,
  CFGERRNORECOVERYN,
  CFGERRPOISONEDN,
  CFGERRPOSTEDN,
  CFGERRTLPCPLHEADER,
  CFGERRURN,
  CFGFORCECOMMONCLOCKOFF,
  CFGFORCEEXTENDEDSYNCON,
  CFGFORCEMPS,
  CFGINTERRUPTASSERTN,
  CFGINTERRUPTDI,
  CFGINTERRUPTN,
  CFGINTERRUPTSTATN,
  CFGMGMTBYTEENN,
  CFGMGMTDI,
  CFGMGMTDWADDR,
  CFGMGMTRDENN,
  CFGMGMTWRENN,
  CFGMGMTWRREADONLYN,
  CFGMGMTWRRW1CASRWN,
  CFGPCIECAPINTERRUPTMSGNUM,
  CFGPMFORCESTATE,
  CFGPMFORCESTATEENN,
  CFGPMHALTASPML0SN,
  CFGPMHALTASPML1N,
  CFGPMSENDPMETON,
  CFGPMTURNOFFOKN,
  CFGPMWAKEN,
  CFGPORTNUMBER,
  CFGREVID,
  CFGSUBSYSID,
  CFGSUBSYSVENDID,
  CFGTRNPENDINGN,
  CFGVENDID,
  CMRSTN,
  CMSTICKYRSTN,
  DBGMODE,
  DBGSUBMODE,
  DLRSTN,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  EDTBYPASS,
  EDTCHANNELSIN1,
  EDTCHANNELSIN2,
  EDTCHANNELSIN3,
  EDTCHANNELSIN4,
  EDTCHANNELSIN5,
  EDTCHANNELSIN6,
  EDTCHANNELSIN7,
  EDTCHANNELSIN8,
  EDTCLK,
  EDTCONFIGURATION,
  EDTSINGLEBYPASSCHAIN,
  EDTUPDATE,
  FUNCLVLRSTN,
  LL2SENDASREQL1,
  LL2SENDENTERL1,
  LL2SENDENTERL23,
  LL2SENDPMACK,
  LL2SUSPENDNOW,
  LL2TLPRCV,
  MIMRXRDATA,
  MIMTXRDATA,
  PIPECLK,
  PIPERX0CHANISALIGNED,
  PIPERX0CHARISK,
  PIPERX0DATA,
  PIPERX0ELECIDLE,
  PIPERX0PHYSTATUS,
  PIPERX0STATUS,
  PIPERX0VALID,
  PIPERX1CHANISALIGNED,
  PIPERX1CHARISK,
  PIPERX1DATA,
  PIPERX1ELECIDLE,
  PIPERX1PHYSTATUS,
  PIPERX1STATUS,
  PIPERX1VALID,
  PIPERX2CHANISALIGNED,
  PIPERX2CHARISK,
  PIPERX2DATA,
  PIPERX2ELECIDLE,
  PIPERX2PHYSTATUS,
  PIPERX2STATUS,
  PIPERX2VALID,
  PIPERX3CHANISALIGNED,
  PIPERX3CHARISK,
  PIPERX3DATA,
  PIPERX3ELECIDLE,
  PIPERX3PHYSTATUS,
  PIPERX3STATUS,
  PIPERX3VALID,
  PIPERX4CHANISALIGNED,
  PIPERX4CHARISK,
  PIPERX4DATA,
  PIPERX4ELECIDLE,
  PIPERX4PHYSTATUS,
  PIPERX4STATUS,
  PIPERX4VALID,
  PIPERX5CHANISALIGNED,
  PIPERX5CHARISK,
  PIPERX5DATA,
  PIPERX5ELECIDLE,
  PIPERX5PHYSTATUS,
  PIPERX5STATUS,
  PIPERX5VALID,
  PIPERX6CHANISALIGNED,
  PIPERX6CHARISK,
  PIPERX6DATA,
  PIPERX6ELECIDLE,
  PIPERX6PHYSTATUS,
  PIPERX6STATUS,
  PIPERX6VALID,
  PIPERX7CHANISALIGNED,
  PIPERX7CHARISK,
  PIPERX7DATA,
  PIPERX7ELECIDLE,
  PIPERX7PHYSTATUS,
  PIPERX7STATUS,
  PIPERX7VALID,
  PL2DIRECTEDLSTATE,
  PLDBGMODE,
  PLDIRECTEDLINKAUTON,
  PLDIRECTEDLINKCHANGE,
  PLDIRECTEDLINKSPEED,
  PLDIRECTEDLINKWIDTH,
  PLDIRECTEDLTSSMNEW,
  PLDIRECTEDLTSSMNEWVLD,
  PLDIRECTEDLTSSMSTALL,
  PLDOWNSTREAMDEEMPHSOURCE,
  PLRSTN,
  PLTRANSMITHOTRST,
  PLUPSTREAMPREFERDEEMPH,
  PMVDIVIDE,
  PMVENABLEN,
  PMVSELECT,
  SCANENABLEN,
  SCANMODEN,
  SYSRSTN,
  TL2ASPMSUSPENDCREDITCHECK,
  TL2PPMSUSPENDREQ,
  TLRSTN,
  TRNFCSEL,
  TRNRDSTRDY,
  TRNRFCPRET,
  TRNRNPOK,
  TRNRNPREQ,
  TRNTCFGGNT,
  TRNTD,
  TRNTDLLPDATA,
  TRNTDLLPSRCRDY,
  TRNTECRCGEN,
  TRNTEOF,
  TRNTERRFWD,
  TRNTREM,
  TRNTSOF,
  TRNTSRCDSC,
  TRNTSRCRDY,
  TRNTSTR,
  USERCLK,
  USERCLK2,
  USERCLKPREBUF,
  USERCLKPREBUFEN
);
  parameter [11:0] AER_BASE_PTR = 12'h140;
  parameter AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [15:0] AER_CAP_ID = 16'h0001;
  parameter AER_CAP_MULTIHEADER = "FALSE";
  parameter [11:0] AER_CAP_NEXTPTR = 12'h178;
  parameter AER_CAP_ON = "FALSE";
  parameter [23:0] AER_CAP_OPTIONAL_ERR_SUPPORT = 24'h000000;
  parameter AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE";
  parameter [3:0] AER_CAP_VERSION = 4'h2;
  parameter ALLOW_X8_GEN2 = "FALSE";
  parameter [31:0] BAR0 = 32'hFFFFFF00;
  parameter [31:0] BAR1 = 32'hFFFF0000;
  parameter [31:0] BAR2 = 32'hFFFF000C;
  parameter [31:0] BAR3 = 32'hFFFFFFFF;
  parameter [31:0] BAR4 = 32'h00000000;
  parameter [31:0] BAR5 = 32'h00000000;
  parameter [7:0] CAPABILITIES_PTR = 8'h40;
  parameter [31:0] CARDBUS_CIS_POINTER = 32'h00000000;
  parameter integer CFG_ECRC_ERR_CPLSTAT = 0;
  parameter [23:0] CLASS_CODE = 24'h000000;
  parameter CMD_INTX_IMPLEMENTED = "TRUE";
  parameter CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE";
  parameter [3:0] CPL_TIMEOUT_RANGES_SUPPORTED = 4'h0;
  parameter [6:0] CRM_MODULE_RSTS = 7'h00;
  parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED = "FALSE";
  parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED = "FALSE";
  parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED = "FALSE";
  parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED = "FALSE";
  parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED = "FALSE";
  parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED = "FALSE";
  parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED = "FALSE";
  parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED = "FALSE";
  parameter [1:0] DEV_CAP2_MAX_ENDEND_TLP_PREFIXES = 2'h0;
  parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING = "FALSE";
  parameter [1:0] DEV_CAP2_TPH_COMPLETER_SUPPORTED = 2'h0;
  parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE";
  parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE";
  parameter integer DEV_CAP_ENDPOINT_L0S_LATENCY = 0;
  parameter integer DEV_CAP_ENDPOINT_L1_LATENCY = 0;
  parameter DEV_CAP_EXT_TAG_SUPPORTED = "TRUE";
  parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE";
  parameter integer DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2;
  parameter integer DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0;
  parameter DEV_CAP_ROLE_BASED_ERROR = "TRUE";
  parameter integer DEV_CAP_RSVD_14_12 = 0;
  parameter integer DEV_CAP_RSVD_17_16 = 0;
  parameter integer DEV_CAP_RSVD_31_29 = 0;
  parameter DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE";
  parameter DEV_CONTROL_EXT_TAG_DEFAULT = "FALSE";
  parameter DISABLE_ASPM_L1_TIMER = "FALSE";
  parameter DISABLE_BAR_FILTERING = "FALSE";
  parameter DISABLE_ERR_MSG = "FALSE";
  parameter DISABLE_ID_CHECK = "FALSE";
  parameter DISABLE_LANE_REVERSAL = "FALSE";
  parameter DISABLE_LOCKED_FILTER = "FALSE";
  parameter DISABLE_PPM_FILTER = "FALSE";
  parameter DISABLE_RX_POISONED_RESP = "FALSE";
  parameter DISABLE_RX_TC_FILTER = "FALSE";
  parameter DISABLE_SCRAMBLING = "FALSE";
  parameter [7:0] DNSTREAM_LINK_NUM = 8'h00;
  parameter [11:0] DSN_BASE_PTR = 12'h100;
  parameter [15:0] DSN_CAP_ID = 16'h0003;
  parameter [11:0] DSN_CAP_NEXTPTR = 12'h10C;
  parameter DSN_CAP_ON = "TRUE";
  parameter [3:0] DSN_CAP_VERSION = 4'h1;
  parameter [10:0] ENABLE_MSG_ROUTE = 11'h000;
  parameter ENABLE_RX_TD_ECRC_TRIM = "FALSE";
  parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED = "FALSE";
  parameter ENTER_RVRY_EI_L0 = "TRUE";
  parameter EXIT_LOOPBACK_ON_EI = "TRUE";
  parameter [31:0] EXPANSION_ROM = 32'hFFFFF001;
  parameter [5:0] EXT_CFG_CAP_PTR = 6'h3F;
  parameter [9:0] EXT_CFG_XP_CAP_PTR = 10'h3FF;
  parameter [7:0] HEADER_TYPE = 8'h00;
  parameter [4:0] INFER_EI = 5'h00;
  parameter [7:0] INTERRUPT_PIN = 8'h01;
  parameter INTERRUPT_STAT_AUTO = "TRUE";
  parameter IS_SWITCH = "FALSE";
  parameter [9:0] LAST_CONFIG_DWORD = 10'h3FF;
  parameter LINK_CAP_ASPM_OPTIONALITY = "TRUE";
  parameter integer LINK_CAP_ASPM_SUPPORT = 1;
  parameter LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE";
  parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE";
  parameter integer LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7;
  parameter integer LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7;
  parameter integer LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7;
  parameter integer LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7;
  parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE";
  parameter [3:0] LINK_CAP_MAX_LINK_SPEED = 4'h1;
  parameter [5:0] LINK_CAP_MAX_LINK_WIDTH = 6'h08;
  parameter integer LINK_CAP_RSVD_23 = 0;
  parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE";
  parameter integer LINK_CONTROL_RCB = 0;
  parameter LINK_CTRL2_DEEMPHASIS = "FALSE";
  parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE";
  parameter [3:0] LINK_CTRL2_TARGET_LINK_SPEED = 4'h2;
  parameter LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE";
  parameter [14:0] LL_ACK_TIMEOUT = 15'h0000;
  parameter LL_ACK_TIMEOUT_EN = "FALSE";
  parameter integer LL_ACK_TIMEOUT_FUNC = 0;
  parameter [14:0] LL_REPLAY_TIMEOUT = 15'h0000;
  parameter LL_REPLAY_TIMEOUT_EN = "FALSE";
  parameter integer LL_REPLAY_TIMEOUT_FUNC = 0;
  parameter [5:0] LTSSM_MAX_LINK_WIDTH = 6'h01;
  parameter MPS_FORCE = "FALSE";
  parameter [7:0] MSIX_BASE_PTR = 8'h9C;
  parameter [7:0] MSIX_CAP_ID = 8'h11;
  parameter [7:0] MSIX_CAP_NEXTPTR = 8'h00;
  parameter MSIX_CAP_ON = "FALSE";
  parameter integer MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter [7:0] MSI_BASE_PTR = 8'h48;
  parameter MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE";
  parameter [7:0] MSI_CAP_ID = 8'h05;
  parameter integer MSI_CAP_MULTIMSGCAP = 0;
  parameter integer MSI_CAP_MULTIMSG_EXTENSION = 0;
  parameter [7:0] MSI_CAP_NEXTPTR = 8'h60;
  parameter MSI_CAP_ON = "FALSE";
  parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "TRUE";
  parameter integer N_FTS_COMCLK_GEN1 = 255;
  parameter integer N_FTS_COMCLK_GEN2 = 255;
  parameter integer N_FTS_GEN1 = 255;
  parameter integer N_FTS_GEN2 = 255;
  parameter [7:0] PCIE_BASE_PTR = 8'h60;
  parameter [7:0] PCIE_CAP_CAPABILITY_ID = 8'h10;
  parameter [3:0] PCIE_CAP_CAPABILITY_VERSION = 4'h2;
  parameter [3:0] PCIE_CAP_DEVICE_PORT_TYPE = 4'h0;
  parameter [7:0] PCIE_CAP_NEXTPTR = 8'h9C;
  parameter PCIE_CAP_ON = "TRUE";
  parameter integer PCIE_CAP_RSVD_15_14 = 0;
  parameter PCIE_CAP_SLOT_IMPLEMENTED = "FALSE";
  parameter integer PCIE_REVISION = 2;
  parameter integer PL_AUTO_CONFIG = 0;
  parameter PL_FAST_TRAIN = "FALSE";
  parameter [14:0] PM_ASPML0S_TIMEOUT = 15'h0000;
  parameter PM_ASPML0S_TIMEOUT_EN = "FALSE";
  parameter integer PM_ASPML0S_TIMEOUT_FUNC = 0;
  parameter PM_ASPM_FASTEXIT = "FALSE";
  parameter [7:0] PM_BASE_PTR = 8'h40;
  parameter integer PM_CAP_AUXCURRENT = 0;
  parameter PM_CAP_D1SUPPORT = "TRUE";
  parameter PM_CAP_D2SUPPORT = "TRUE";
  parameter PM_CAP_DSI = "FALSE";
  parameter [7:0] PM_CAP_ID = 8'h01;
  parameter [7:0] PM_CAP_NEXTPTR = 8'h48;
  parameter PM_CAP_ON = "TRUE";
  parameter [4:0] PM_CAP_PMESUPPORT = 5'h0F;
  parameter PM_CAP_PME_CLOCK = "FALSE";
  parameter integer PM_CAP_RSVD_04 = 0;
  parameter integer PM_CAP_VERSION = 3;
  parameter PM_CSR_B2B3 = "FALSE";
  parameter PM_CSR_BPCCEN = "FALSE";
  parameter PM_CSR_NOSOFTRST = "TRUE";
  parameter [7:0] PM_DATA0 = 8'h01;
  parameter [7:0] PM_DATA1 = 8'h01;
  parameter [7:0] PM_DATA2 = 8'h01;
  parameter [7:0] PM_DATA3 = 8'h01;
  parameter [7:0] PM_DATA4 = 8'h01;
  parameter [7:0] PM_DATA5 = 8'h01;
  parameter [7:0] PM_DATA6 = 8'h01;
  parameter [7:0] PM_DATA7 = 8'h01;
  parameter [1:0] PM_DATA_SCALE0 = 2'h1;
  parameter [1:0] PM_DATA_SCALE1 = 2'h1;
  parameter [1:0] PM_DATA_SCALE2 = 2'h1;
  parameter [1:0] PM_DATA_SCALE3 = 2'h1;
  parameter [1:0] PM_DATA_SCALE4 = 2'h1;
  parameter [1:0] PM_DATA_SCALE5 = 2'h1;
  parameter [1:0] PM_DATA_SCALE6 = 2'h1;
  parameter [1:0] PM_DATA_SCALE7 = 2'h1;
  parameter PM_MF = "FALSE";
  parameter [11:0] RBAR_BASE_PTR = 12'h178;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR0 = 5'h00;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR1 = 5'h00;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR2 = 5'h00;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR3 = 5'h00;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR4 = 5'h00;
  parameter [4:0] RBAR_CAP_CONTROL_ENCODEDBAR5 = 5'h00;
  parameter [15:0] RBAR_CAP_ID = 16'h0015;
  parameter [2:0] RBAR_CAP_INDEX0 = 3'h0;
  parameter [2:0] RBAR_CAP_INDEX1 = 3'h0;
  parameter [2:0] RBAR_CAP_INDEX2 = 3'h0;
  parameter [2:0] RBAR_CAP_INDEX3 = 3'h0;
  parameter [2:0] RBAR_CAP_INDEX4 = 3'h0;
  parameter [2:0] RBAR_CAP_INDEX5 = 3'h0;
  parameter [11:0] RBAR_CAP_NEXTPTR = 12'h000;
  parameter RBAR_CAP_ON = "FALSE";
  parameter [31:0] RBAR_CAP_SUP0 = 32'h00000000;
  parameter [31:0] RBAR_CAP_SUP1 = 32'h00000000;
  parameter [31:0] RBAR_CAP_SUP2 = 32'h00000000;
  parameter [31:0] RBAR_CAP_SUP3 = 32'h00000000;
  parameter [31:0] RBAR_CAP_SUP4 = 32'h00000000;
  parameter [31:0] RBAR_CAP_SUP5 = 32'h00000000;
  parameter [3:0] RBAR_CAP_VERSION = 4'h1;
  parameter [2:0] RBAR_NUM = 3'h1;
  parameter integer RECRC_CHK = 0;
  parameter RECRC_CHK_TRIM = "FALSE";
  parameter ROOT_CAP_CRS_SW_VISIBILITY = "FALSE";
  parameter [1:0] RP_AUTO_SPD = 2'h1;
  parameter [4:0] RP_AUTO_SPD_LOOPCNT = 5'h1F;
  parameter SELECT_DLL_IF = "FALSE";
  parameter SIM_VERSION = "1.0";
  parameter SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE";
  parameter SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE";
  parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE";
  parameter SLOT_CAP_HOTPLUG_CAPABLE = "FALSE";
  parameter SLOT_CAP_HOTPLUG_SURPRISE = "FALSE";
  parameter SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE";
  parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE";
  parameter [12:0] SLOT_CAP_PHYSICAL_SLOT_NUM = 13'h0000;
  parameter SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE";
  parameter SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE";
  parameter integer SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0;
  parameter [7:0] SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 8'h00;
  parameter integer SPARE_BIT0 = 0;
  parameter integer SPARE_BIT1 = 0;
  parameter integer SPARE_BIT2 = 0;
  parameter integer SPARE_BIT3 = 0;
  parameter integer SPARE_BIT4 = 0;
  parameter integer SPARE_BIT5 = 0;
  parameter integer SPARE_BIT6 = 0;
  parameter integer SPARE_BIT7 = 0;
  parameter integer SPARE_BIT8 = 0;
  parameter [7:0] SPARE_BYTE0 = 8'h00;
  parameter [7:0] SPARE_BYTE1 = 8'h00;
  parameter [7:0] SPARE_BYTE2 = 8'h00;
  parameter [7:0] SPARE_BYTE3 = 8'h00;
  parameter [31:0] SPARE_WORD0 = 32'h00000000;
  parameter [31:0] SPARE_WORD1 = 32'h00000000;
  parameter [31:0] SPARE_WORD2 = 32'h00000000;
  parameter [31:0] SPARE_WORD3 = 32'h00000000;
  parameter SSL_MESSAGE_AUTO = "FALSE";
  parameter TECRC_EP_INV = "FALSE";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
  parameter TL_RBYPASS = "FALSE";
  parameter integer TL_RX_RAM_RADDR_LATENCY = 0;
  parameter integer TL_RX_RAM_RDATA_LATENCY = 2;
  parameter integer TL_RX_RAM_WRITE_LATENCY = 0;
  parameter TL_TFC_DISABLE = "FALSE";
  parameter TL_TX_CHECKS_DISABLE = "FALSE";
  parameter integer TL_TX_RAM_RADDR_LATENCY = 0;
  parameter integer TL_TX_RAM_RDATA_LATENCY = 2;
  parameter integer TL_TX_RAM_WRITE_LATENCY = 0;
  parameter TRN_DW = "FALSE";
  parameter TRN_NP_FC = "FALSE";
  parameter UPCONFIG_CAPABLE = "TRUE";
  parameter UPSTREAM_FACING = "TRUE";
  parameter UR_ATOMIC = "TRUE";
  parameter UR_CFG1 = "TRUE";
  parameter UR_INV_REQ = "TRUE";
  parameter UR_PRS_RESPONSE = "TRUE";
  parameter USER_CLK2_DIV2 = "FALSE";
  parameter integer USER_CLK_FREQ = 3;
  parameter USE_RID_PINS = "FALSE";
  parameter VC0_CPL_INFINITE = "TRUE";
  parameter [12:0] VC0_RX_RAM_LIMIT = 13'h03FF;
  parameter integer VC0_TOTAL_CREDITS_CD = 127;
  parameter integer VC0_TOTAL_CREDITS_CH = 31;
  parameter integer VC0_TOTAL_CREDITS_NPD = 24;
  parameter integer VC0_TOTAL_CREDITS_NPH = 12;
  parameter integer VC0_TOTAL_CREDITS_PD = 288;
  parameter integer VC0_TOTAL_CREDITS_PH = 32;
  parameter integer VC0_TX_LASTPACKET = 31;
  parameter [11:0] VC_BASE_PTR = 12'h10C;
  parameter [15:0] VC_CAP_ID = 16'h0002;
  parameter [11:0] VC_CAP_NEXTPTR = 12'h000;
  parameter VC_CAP_ON = "FALSE";
  parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE";
  parameter [3:0] VC_CAP_VERSION = 4'h1;
  parameter [11:0] VSEC_BASE_PTR = 12'h128;
  parameter [15:0] VSEC_CAP_HDR_ID = 16'h1234;
  parameter [11:0] VSEC_CAP_HDR_LENGTH = 12'h018;
  parameter [3:0] VSEC_CAP_HDR_REVISION = 4'h1;
  parameter [15:0] VSEC_CAP_ID = 16'h000B;
  parameter VSEC_CAP_IS_LINK_VISIBLE = "TRUE";
  parameter [11:0] VSEC_CAP_NEXTPTR = 12'h140;
  parameter VSEC_CAP_ON = "FALSE";
  parameter [3:0] VSEC_CAP_VERSION = 4'h1;
   output CFGAERECRCCHECKEN;
   output CFGAERECRCGENEN;
   output CFGAERROOTERRCORRERRRECEIVED;
   output CFGAERROOTERRCORRERRREPORTINGEN;
   output CFGAERROOTERRFATALERRRECEIVED;
   output CFGAERROOTERRFATALERRREPORTINGEN;
   output CFGAERROOTERRNONFATALERRRECEIVED;
   output CFGAERROOTERRNONFATALERRREPORTINGEN;
   output CFGBRIDGESERREN;
   output CFGCOMMANDBUSMASTERENABLE;
   output CFGCOMMANDINTERRUPTDISABLE;
   output CFGCOMMANDIOENABLE;
   output CFGCOMMANDMEMENABLE;
   output CFGCOMMANDSERREN;
   output CFGDEVCONTROL2ARIFORWARDEN;
   output CFGDEVCONTROL2ATOMICEGRESSBLOCK;
   output CFGDEVCONTROL2ATOMICREQUESTEREN;
   output CFGDEVCONTROL2CPLTIMEOUTDIS;
   output CFGDEVCONTROL2IDOCPLEN;
   output CFGDEVCONTROL2IDOREQEN;
   output CFGDEVCONTROL2LTREN;
   output CFGDEVCONTROL2TLPPREFIXBLOCK;
   output CFGDEVCONTROLAUXPOWEREN;
   output CFGDEVCONTROLCORRERRREPORTINGEN;
   output CFGDEVCONTROLENABLERO;
   output CFGDEVCONTROLEXTTAGEN;
   output CFGDEVCONTROLFATALERRREPORTINGEN;
   output CFGDEVCONTROLNONFATALREPORTINGEN;
   output CFGDEVCONTROLNOSNOOPEN;
   output CFGDEVCONTROLPHANTOMEN;
   output CFGDEVCONTROLURERRREPORTINGEN;
   output CFGDEVSTATUSCORRERRDETECTED;
   output CFGDEVSTATUSFATALERRDETECTED;
   output CFGDEVSTATUSNONFATALERRDETECTED;
   output CFGDEVSTATUSURDETECTED;
   output CFGERRAERHEADERLOGSETN;
   output CFGERRCPLRDYN;
   output CFGINTERRUPTMSIENABLE;
   output CFGINTERRUPTMSIXENABLE;
   output CFGINTERRUPTMSIXFM;
   output CFGINTERRUPTRDYN;
   output CFGLINKCONTROLAUTOBANDWIDTHINTEN;
   output CFGLINKCONTROLBANDWIDTHINTEN;
   output CFGLINKCONTROLCLOCKPMEN;
   output CFGLINKCONTROLCOMMONCLOCK;
   output CFGLINKCONTROLEXTENDEDSYNC;
   output CFGLINKCONTROLHWAUTOWIDTHDIS;
   output CFGLINKCONTROLLINKDISABLE;
   output CFGLINKCONTROLRCB;
   output CFGLINKCONTROLRETRAINLINK;
   output CFGLINKSTATUSAUTOBANDWIDTHSTATUS;
   output CFGLINKSTATUSBANDWIDTHSTATUS;
   output CFGLINKSTATUSDLLACTIVE;
   output CFGLINKSTATUSLINKTRAINING;
   output CFGMGMTRDWRDONEN;
   output CFGMSGRECEIVED;
   output CFGMSGRECEIVEDASSERTINTA;
   output CFGMSGRECEIVEDASSERTINTB;
   output CFGMSGRECEIVEDASSERTINTC;
   output CFGMSGRECEIVEDASSERTINTD;
   output CFGMSGRECEIVEDDEASSERTINTA;
   output CFGMSGRECEIVEDDEASSERTINTB;
   output CFGMSGRECEIVEDDEASSERTINTC;
   output CFGMSGRECEIVEDDEASSERTINTD;
   output CFGMSGRECEIVEDERRCOR;
   output CFGMSGRECEIVEDERRFATAL;
   output CFGMSGRECEIVEDERRNONFATAL;
   output CFGMSGRECEIVEDPMASNAK;
   output CFGMSGRECEIVEDPMETO;
   output CFGMSGRECEIVEDPMETOACK;
   output CFGMSGRECEIVEDPMPME;
   output CFGMSGRECEIVEDSETSLOTPOWERLIMIT;
   output CFGMSGRECEIVEDUNLOCK;
   output CFGPMCSRPMEEN;
   output CFGPMCSRPMESTATUS;
   output CFGPMRCVASREQL1N;
   output CFGPMRCVENTERL1N;
   output CFGPMRCVENTERL23N;
   output CFGPMRCVREQACKN;
   output CFGROOTCONTROLPMEINTEN;
   output CFGROOTCONTROLSYSERRCORRERREN;
   output CFGROOTCONTROLSYSERRFATALERREN;
   output CFGROOTCONTROLSYSERRNONFATALERREN;
   output CFGSLOTCONTROLELECTROMECHILCTLPULSE;
   output CFGTRANSACTION;
   output CFGTRANSACTIONTYPE;
   output DBGSCLRA;
   output DBGSCLRB;
   output DBGSCLRC;
   output DBGSCLRD;
   output DBGSCLRE;
   output DBGSCLRF;
   output DBGSCLRG;
   output DBGSCLRH;
   output DBGSCLRI;
   output DBGSCLRJ;
   output DBGSCLRK;
   output DRPRDY;
   output EDTCHANNELSOUT1;
   output EDTCHANNELSOUT2;
   output EDTCHANNELSOUT3;
   output EDTCHANNELSOUT4;
   output EDTCHANNELSOUT5;
   output EDTCHANNELSOUT6;
   output EDTCHANNELSOUT7;
   output EDTCHANNELSOUT8;
   output LL2BADDLLPERR;
   output LL2BADTLPERR;
   output LL2PROTOCOLERR;
   output LL2RECEIVERERR;
   output LL2REPLAYROERR;
   output LL2REPLAYTOERR;
   output LL2SUSPENDOK;
   output LL2TFCINIT1SEQ;
   output LL2TFCINIT2SEQ;
   output LL2TXIDLE;
   output LNKCLKEN;
   output MIMRXREN;
   output MIMRXWEN;
   output MIMTXREN;
   output MIMTXWEN;
   output PIPERX0POLARITY;
   output PIPERX1POLARITY;
   output PIPERX2POLARITY;
   output PIPERX3POLARITY;
   output PIPERX4POLARITY;
   output PIPERX5POLARITY;
   output PIPERX6POLARITY;
   output PIPERX7POLARITY;
   output PIPETX0COMPLIANCE;
   output PIPETX0ELECIDLE;
   output PIPETX1COMPLIANCE;
   output PIPETX1ELECIDLE;
   output PIPETX2COMPLIANCE;
   output PIPETX2ELECIDLE;
   output PIPETX3COMPLIANCE;
   output PIPETX3ELECIDLE;
   output PIPETX4COMPLIANCE;
   output PIPETX4ELECIDLE;
   output PIPETX5COMPLIANCE;
   output PIPETX5ELECIDLE;
   output PIPETX6COMPLIANCE;
   output PIPETX6ELECIDLE;
   output PIPETX7COMPLIANCE;
   output PIPETX7ELECIDLE;
   output PIPETXDEEMPH;
   output PIPETXRATE;
   output PIPETXRCVRDET;
   output PIPETXRESET;
   output PL2L0REQ;
   output PL2LINKUP;
   output PL2RECEIVERERR;
   output PL2RECOVERY;
   output PL2RXELECIDLE;
   output PL2SUSPENDOK;
   output PLDIRECTEDCHANGEDONE;
   output PLLINKGEN2CAP;
   output PLLINKPARTNERGEN2SUPPORTED;
   output PLLINKUPCFGCAP;
   output PLPHYLNKUPN;
   output PLRECEIVEDHOTRST;
   output PLSELLNKRATE;
   output PMVOUT;
   output RECEIVEDFUNCLVLRSTN;
   output TL2ASPMSUSPENDCREDITCHECKOK;
   output TL2ASPMSUSPENDREQ;
   output TL2ERRFCPE;
   output TL2ERRMALFORMED;
   output TL2ERRRXOVERFLOW;
   output TL2PPMSUSPENDOK;
   output TRNLNKUP;
   output TRNRECRCERR;
   output TRNREOF;
   output TRNRERRFWD;
   output TRNRSOF;
   output TRNRSRCDSC;
   output TRNRSRCRDY;
   output TRNTCFGREQ;
   output TRNTDLLPDSTRDY;
   output TRNTERRDROP;
   output USERRSTN;
   output [11:0] DBGVECC;
   output [11:0] PLDBGVEC;
   output [11:0] TRNFCCPLD;
   output [11:0] TRNFCNPD;
   output [11:0] TRNFCPD;
   output [127:0] TRNRD;
   output [12:0] MIMRXRADDR;
   output [12:0] MIMRXWADDR;
   output [12:0] MIMTXRADDR;
   output [12:0] MIMTXWADDR;
   output [15:0] CFGMSGDATA;
   output [15:0] DRPDO;
   output [15:0] PIPETX0DATA;
   output [15:0] PIPETX1DATA;
   output [15:0] PIPETX2DATA;
   output [15:0] PIPETX3DATA;
   output [15:0] PIPETX4DATA;
   output [15:0] PIPETX5DATA;
   output [15:0] PIPETX6DATA;
   output [15:0] PIPETX7DATA;
   output [1:0] CFGLINKCONTROLASPMCONTROL;
   output [1:0] CFGLINKSTATUSCURRENTSPEED;
   output [1:0] CFGPMCSRPOWERSTATE;
   output [1:0] PIPETX0CHARISK;
   output [1:0] PIPETX0POWERDOWN;
   output [1:0] PIPETX1CHARISK;
   output [1:0] PIPETX1POWERDOWN;
   output [1:0] PIPETX2CHARISK;
   output [1:0] PIPETX2POWERDOWN;
   output [1:0] PIPETX3CHARISK;
   output [1:0] PIPETX3POWERDOWN;
   output [1:0] PIPETX4CHARISK;
   output [1:0] PIPETX4POWERDOWN;
   output [1:0] PIPETX5CHARISK;
   output [1:0] PIPETX5POWERDOWN;
   output [1:0] PIPETX6CHARISK;
   output [1:0] PIPETX6POWERDOWN;
   output [1:0] PIPETX7CHARISK;
   output [1:0] PIPETX7POWERDOWN;
   output [1:0] PL2RXPMSTATE;
   output [1:0] PLLANEREVERSALMODE;
   output [1:0] PLRXPMSTATE;
   output [1:0] PLSELLNKWIDTH;
   output [1:0] TRNRDLLPSRCRDY;
   output [1:0] TRNRREM;
   output [2:0] CFGDEVCONTROLMAXPAYLOAD;
   output [2:0] CFGDEVCONTROLMAXREADREQ;
   output [2:0] CFGINTERRUPTMMENABLE;
   output [2:0] CFGPCIELINKSTATE;
   output [2:0] PIPETXMARGIN;
   output [2:0] PLINITIALLINKWIDTH;
   output [2:0] PLTXPMSTATE;
   output [31:0] CFGMGMTDO;
   output [39:0] XILUNCONNOUT;
   output [3:0] CFGDEVCONTROL2CPLTIMEOUTVAL;
   output [3:0] CFGLINKSTATUSNEGOTIATEDWIDTH;
   output [3:0] TRNTDSTRDY;
   output [4:0] LL2LINKSTATUS;
   output [5:0] PLLTSSMSTATE;
   output [5:0] TRNTBUFAV;
   output [63:0] DBGVECA;
   output [63:0] DBGVECB;
   output [63:0] TL2ERRHDR;
   output [63:0] TRNRDLLPDATA;
   output [67:0] MIMRXWDATA;
   output [68:0] MIMTXWDATA;
   output [6:0] CFGTRANSACTIONADDR;
   output [6:0] CFGVCTCVCMAP;
   output [7:0] CFGINTERRUPTDO;
   output [7:0] TRNFCCPLH;
   output [7:0] TRNFCNPH;
   output [7:0] TRNFCPH;
   output [7:0] TRNRBARHIT;
   input CFGERRACSN;
   input CFGERRATOMICEGRESSBLOCKEDN;
   input CFGERRCORN;
   input CFGERRCPLABORTN;
   input CFGERRCPLTIMEOUTN;
   input CFGERRCPLUNEXPECTN;
   input CFGERRECRCN;
   input CFGERRINTERNALCORN;
   input CFGERRINTERNALUNCORN;
   input CFGERRLOCKEDN;
   input CFGERRMALFORMEDN;
   input CFGERRMCBLOCKEDN;
   input CFGERRNORECOVERYN;
   input CFGERRPOISONEDN;
   input CFGERRPOSTEDN;
   input CFGERRURN;
   input CFGFORCECOMMONCLOCKOFF;
   input CFGFORCEEXTENDEDSYNCON;
   input CFGINTERRUPTASSERTN;
   input CFGINTERRUPTN;
   input CFGINTERRUPTSTATN;
   input CFGMGMTRDENN;
   input CFGMGMTWRENN;
   input CFGMGMTWRREADONLYN;
   input CFGMGMTWRRW1CASRWN;
   input CFGPMFORCESTATEENN;
   input CFGPMHALTASPML0SN;
   input CFGPMHALTASPML1N;
   input CFGPMSENDPMETON;
   input CFGPMTURNOFFOKN;
   input CFGPMWAKEN;
   input CFGTRNPENDINGN;
   input CMRSTN;
   input CMSTICKYRSTN;
   input DBGSUBMODE;
   input DLRSTN;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input EDTBYPASS;
   input EDTCHANNELSIN1;
   input EDTCHANNELSIN2;
   input EDTCHANNELSIN3;
   input EDTCHANNELSIN4;
   input EDTCHANNELSIN5;
   input EDTCHANNELSIN6;
   input EDTCHANNELSIN7;
   input EDTCHANNELSIN8;
   input EDTCLK;
   input EDTCONFIGURATION;
   input EDTSINGLEBYPASSCHAIN;
   input EDTUPDATE;
   input FUNCLVLRSTN;
   input LL2SENDASREQL1;
   input LL2SENDENTERL1;
   input LL2SENDENTERL23;
   input LL2SENDPMACK;
   input LL2SUSPENDNOW;
   input LL2TLPRCV;
   input PIPECLK;
   input PIPERX0CHANISALIGNED;
   input PIPERX0ELECIDLE;
   input PIPERX0PHYSTATUS;
   input PIPERX0VALID;
   input PIPERX1CHANISALIGNED;
   input PIPERX1ELECIDLE;
   input PIPERX1PHYSTATUS;
   input PIPERX1VALID;
   input PIPERX2CHANISALIGNED;
   input PIPERX2ELECIDLE;
   input PIPERX2PHYSTATUS;
   input PIPERX2VALID;
   input PIPERX3CHANISALIGNED;
   input PIPERX3ELECIDLE;
   input PIPERX3PHYSTATUS;
   input PIPERX3VALID;
   input PIPERX4CHANISALIGNED;
   input PIPERX4ELECIDLE;
   input PIPERX4PHYSTATUS;
   input PIPERX4VALID;
   input PIPERX5CHANISALIGNED;
   input PIPERX5ELECIDLE;
   input PIPERX5PHYSTATUS;
   input PIPERX5VALID;
   input PIPERX6CHANISALIGNED;
   input PIPERX6ELECIDLE;
   input PIPERX6PHYSTATUS;
   input PIPERX6VALID;
   input PIPERX7CHANISALIGNED;
   input PIPERX7ELECIDLE;
   input PIPERX7PHYSTATUS;
   input PIPERX7VALID;
   input PLDIRECTEDLINKAUTON;
   input PLDIRECTEDLINKSPEED;
   input PLDIRECTEDLTSSMNEWVLD;
   input PLDIRECTEDLTSSMSTALL;
   input PLDOWNSTREAMDEEMPHSOURCE;
   input PLRSTN;
   input PLTRANSMITHOTRST;
   input PLUPSTREAMPREFERDEEMPH;
   input PMVENABLEN;
   input SCANENABLEN;
   input SCANMODEN;
   input SYSRSTN;
   input TL2ASPMSUSPENDCREDITCHECK;
   input TL2PPMSUSPENDREQ;
   input TLRSTN;
   input TRNRDSTRDY;
   input TRNRFCPRET;
   input TRNRNPOK;
   input TRNRNPREQ;
   input TRNTCFGGNT;
   input TRNTDLLPSRCRDY;
   input TRNTECRCGEN;
   input TRNTEOF;
   input TRNTERRFWD;
   input TRNTSOF;
   input TRNTSRCDSC;
   input TRNTSRCRDY;
   input TRNTSTR;
   input USERCLK;
   input USERCLK2;
   input USERCLKPREBUF;
   input USERCLKPREBUFEN;
   input [127:0] CFGERRAERHEADERLOG;
   input [127:0] TRNTD;
   input [15:0] CFGDEVID;
   input [15:0] CFGSUBSYSID;
   input [15:0] CFGSUBSYSVENDID;
   input [15:0] CFGVENDID;
   input [15:0] DRPDI;
   input [15:0] PIPERX0DATA;
   input [15:0] PIPERX1DATA;
   input [15:0] PIPERX2DATA;
   input [15:0] PIPERX3DATA;
   input [15:0] PIPERX4DATA;
   input [15:0] PIPERX5DATA;
   input [15:0] PIPERX6DATA;
   input [15:0] PIPERX7DATA;
   input [1:0] CFGPMFORCESTATE;
   input [1:0] DBGMODE;
   input [1:0] PIPERX0CHARISK;
   input [1:0] PIPERX1CHARISK;
   input [1:0] PIPERX2CHARISK;
   input [1:0] PIPERX3CHARISK;
   input [1:0] PIPERX4CHARISK;
   input [1:0] PIPERX5CHARISK;
   input [1:0] PIPERX6CHARISK;
   input [1:0] PIPERX7CHARISK;
   input [1:0] PLDIRECTEDLINKCHANGE;
   input [1:0] PLDIRECTEDLINKWIDTH;
   input [1:0] PMVDIVIDE;
   input [1:0] TRNTREM;
   input [2:0] CFGDSFUNCTIONNUMBER;
   input [2:0] CFGFORCEMPS;
   input [2:0] PIPERX0STATUS;
   input [2:0] PIPERX1STATUS;
   input [2:0] PIPERX2STATUS;
   input [2:0] PIPERX3STATUS;
   input [2:0] PIPERX4STATUS;
   input [2:0] PIPERX5STATUS;
   input [2:0] PIPERX6STATUS;
   input [2:0] PIPERX7STATUS;
   input [2:0] PLDBGMODE;
   input [2:0] PMVSELECT;
   input [2:0] TRNFCSEL;
   input [31:0] CFGMGMTDI;
   input [31:0] TRNTDLLPDATA;
   input [3:0] CFGMGMTBYTEENN;
   input [47:0] CFGERRTLPCPLHEADER;
   input [4:0] CFGAERINTERRUPTMSGNUM;
   input [4:0] CFGDSDEVICENUMBER;
   input [4:0] CFGPCIECAPINTERRUPTMSGNUM;
   input [4:0] PL2DIRECTEDLSTATE;
   input [5:0] PLDIRECTEDLTSSMNEW;
   input [63:0] CFGDSN;
   input [67:0] MIMRXRDATA;
   input [68:0] MIMTXRDATA;
   input [7:0] CFGDSBUSNUMBER;
   input [7:0] CFGINTERRUPTDI;
   input [7:0] CFGPORTNUMBER;
   input [7:0] CFGREVID;
   input [8:0] DRPADDR;
   input [9:0] CFGMGMTDWADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE_3_0_TEST (
  CFGCURRENTSPEED,
  CFGDPASUBSTATECHANGE,
  CFGERRCOROUT,
  CFGERRFATALOUT,
  CFGERRNONFATALOUT,
  CFGEXTFUNCTIONNUMBER,
  CFGEXTREADRECEIVED,
  CFGEXTREGISTERNUMBER,
  CFGEXTWRITEBYTEENABLE,
  CFGEXTWRITEDATA,
  CFGEXTWRITERECEIVED,
  CFGFCCPLD,
  CFGFCCPLH,
  CFGFCNPD,
  CFGFCNPH,
  CFGFCPD,
  CFGFCPH,
  CFGFLRINPROCESS,
  CFGFUNCTIONPOWERSTATE,
  CFGFUNCTIONSTATUS,
  CFGHOTRESETOUT,
  CFGINPUTUPDATEDONE,
  CFGINTERRUPTAOUTPUT,
  CFGINTERRUPTBOUTPUT,
  CFGINTERRUPTCOUTPUT,
  CFGINTERRUPTDOUTPUT,
  CFGINTERRUPTMSIDATA,
  CFGINTERRUPTMSIENABLE,
  CFGINTERRUPTMSIFAIL,
  CFGINTERRUPTMSIMASKUPDATE,
  CFGINTERRUPTMSIMMENABLE,
  CFGINTERRUPTMSISENT,
  CFGINTERRUPTMSIVFENABLE,
  CFGINTERRUPTMSIXENABLE,
  CFGINTERRUPTMSIXFAIL,
  CFGINTERRUPTMSIXMASK,
  CFGINTERRUPTMSIXSENT,
  CFGINTERRUPTMSIXVFENABLE,
  CFGINTERRUPTMSIXVFMASK,
  CFGINTERRUPTSENT,
  CFGLINKPOWERSTATE,
  CFGLOCALERROR,
  CFGLTRENABLE,
  CFGLTSSMSTATE,
  CFGMAXPAYLOAD,
  CFGMAXREADREQ,
  CFGMCUPDATEDONE,
  CFGMGMTREADDATA,
  CFGMGMTREADWRITEDONE,
  CFGMSGRECEIVED,
  CFGMSGRECEIVEDDATA,
  CFGMSGRECEIVEDTYPE,
  CFGMSGTRANSMITDONE,
  CFGNEGOTIATEDWIDTH,
  CFGOBFFENABLE,
  CFGPERFUNCSTATUSDATA,
  CFGPERFUNCTIONUPDATEDONE,
  CFGPHYLINKDOWN,
  CFGPHYLINKSTATUS,
  CFGPLSTATUSCHANGE,
  CFGPOWERSTATECHANGEINTERRUPT,
  CFGRCBSTATUS,
  CFGTPHFUNCTIONNUM,
  CFGTPHREQUESTERENABLE,
  CFGTPHSTMODE,
  CFGTPHSTTADDRESS,
  CFGTPHSTTREADENABLE,
  CFGTPHSTTWRITEBYTEVALID,
  CFGTPHSTTWRITEDATA,
  CFGTPHSTTWRITEENABLE,
  CFGVFFLRINPROCESS,
  CFGVFPOWERSTATE,
  CFGVFSTATUS,
  CFGVFTPHREQUESTERENABLE,
  CFGVFTPHSTMODE,
  DBGDATAOUT,
  DRPDO,
  DRPRDY,
  MAXISCQTDATA,
  MAXISCQTKEEP,
  MAXISCQTLAST,
  MAXISCQTUSER,
  MAXISCQTVALID,
  MAXISRCTDATA,
  MAXISRCTKEEP,
  MAXISRCTLAST,
  MAXISRCTUSER,
  MAXISRCTVALID,
  MICOMPLETIONRAMREADADDRESSAL,
  MICOMPLETIONRAMREADADDRESSAU,
  MICOMPLETIONRAMREADADDRESSBL,
  MICOMPLETIONRAMREADADDRESSBU,
  MICOMPLETIONRAMREADENABLEL,
  MICOMPLETIONRAMREADENABLEU,
  MICOMPLETIONRAMWRITEADDRESSAL,
  MICOMPLETIONRAMWRITEADDRESSAU,
  MICOMPLETIONRAMWRITEADDRESSBL,
  MICOMPLETIONRAMWRITEADDRESSBU,
  MICOMPLETIONRAMWRITEDATAL,
  MICOMPLETIONRAMWRITEDATAU,
  MICOMPLETIONRAMWRITEENABLEL,
  MICOMPLETIONRAMWRITEENABLEU,
  MIREPLAYRAMADDRESS,
  MIREPLAYRAMREADENABLE,
  MIREPLAYRAMWRITEDATA,
  MIREPLAYRAMWRITEENABLE,
  MIREQUESTRAMREADADDRESSA,
  MIREQUESTRAMREADADDRESSB,
  MIREQUESTRAMREADENABLE,
  MIREQUESTRAMWRITEADDRESSA,
  MIREQUESTRAMWRITEADDRESSB,
  MIREQUESTRAMWRITEDATA,
  MIREQUESTRAMWRITEENABLE,
  PCIECQNPREQCOUNT,
  PCIERQSEQNUM,
  PCIERQSEQNUMVLD,
  PCIERQTAG,
  PCIERQTAGAV,
  PCIERQTAGVLD,
  PCIETFCNPDAV,
  PCIETFCNPHAV,
  PIPERX0EQCONTROL,
  PIPERX0EQLPLFFS,
  PIPERX0EQLPTXPRESET,
  PIPERX0EQPRESET,
  PIPERX0POLARITY,
  PIPERX1EQCONTROL,
  PIPERX1EQLPLFFS,
  PIPERX1EQLPTXPRESET,
  PIPERX1EQPRESET,
  PIPERX1POLARITY,
  PIPERX2EQCONTROL,
  PIPERX2EQLPLFFS,
  PIPERX2EQLPTXPRESET,
  PIPERX2EQPRESET,
  PIPERX2POLARITY,
  PIPERX3EQCONTROL,
  PIPERX3EQLPLFFS,
  PIPERX3EQLPTXPRESET,
  PIPERX3EQPRESET,
  PIPERX3POLARITY,
  PIPERX4EQCONTROL,
  PIPERX4EQLPLFFS,
  PIPERX4EQLPTXPRESET,
  PIPERX4EQPRESET,
  PIPERX4POLARITY,
  PIPERX5EQCONTROL,
  PIPERX5EQLPLFFS,
  PIPERX5EQLPTXPRESET,
  PIPERX5EQPRESET,
  PIPERX5POLARITY,
  PIPERX6EQCONTROL,
  PIPERX6EQLPLFFS,
  PIPERX6EQLPTXPRESET,
  PIPERX6EQPRESET,
  PIPERX6POLARITY,
  PIPERX7EQCONTROL,
  PIPERX7EQLPLFFS,
  PIPERX7EQLPTXPRESET,
  PIPERX7EQPRESET,
  PIPERX7POLARITY,
  PIPETX0CHARISK,
  PIPETX0COMPLIANCE,
  PIPETX0DATA,
  PIPETX0DATAVALID,
  PIPETX0ELECIDLE,
  PIPETX0EQCONTROL,
  PIPETX0EQDEEMPH,
  PIPETX0EQPRESET,
  PIPETX0POWERDOWN,
  PIPETX0STARTBLOCK,
  PIPETX0SYNCHEADER,
  PIPETX1CHARISK,
  PIPETX1COMPLIANCE,
  PIPETX1DATA,
  PIPETX1DATAVALID,
  PIPETX1ELECIDLE,
  PIPETX1EQCONTROL,
  PIPETX1EQDEEMPH,
  PIPETX1EQPRESET,
  PIPETX1POWERDOWN,
  PIPETX1STARTBLOCK,
  PIPETX1SYNCHEADER,
  PIPETX2CHARISK,
  PIPETX2COMPLIANCE,
  PIPETX2DATA,
  PIPETX2DATAVALID,
  PIPETX2ELECIDLE,
  PIPETX2EQCONTROL,
  PIPETX2EQDEEMPH,
  PIPETX2EQPRESET,
  PIPETX2POWERDOWN,
  PIPETX2STARTBLOCK,
  PIPETX2SYNCHEADER,
  PIPETX3CHARISK,
  PIPETX3COMPLIANCE,
  PIPETX3DATA,
  PIPETX3DATAVALID,
  PIPETX3ELECIDLE,
  PIPETX3EQCONTROL,
  PIPETX3EQDEEMPH,
  PIPETX3EQPRESET,
  PIPETX3POWERDOWN,
  PIPETX3STARTBLOCK,
  PIPETX3SYNCHEADER,
  PIPETX4CHARISK,
  PIPETX4COMPLIANCE,
  PIPETX4DATA,
  PIPETX4DATAVALID,
  PIPETX4ELECIDLE,
  PIPETX4EQCONTROL,
  PIPETX4EQDEEMPH,
  PIPETX4EQPRESET,
  PIPETX4POWERDOWN,
  PIPETX4STARTBLOCK,
  PIPETX4SYNCHEADER,
  PIPETX5CHARISK,
  PIPETX5COMPLIANCE,
  PIPETX5DATA,
  PIPETX5DATAVALID,
  PIPETX5ELECIDLE,
  PIPETX5EQCONTROL,
  PIPETX5EQDEEMPH,
  PIPETX5EQPRESET,
  PIPETX5POWERDOWN,
  PIPETX5STARTBLOCK,
  PIPETX5SYNCHEADER,
  PIPETX6CHARISK,
  PIPETX6COMPLIANCE,
  PIPETX6DATA,
  PIPETX6DATAVALID,
  PIPETX6ELECIDLE,
  PIPETX6EQCONTROL,
  PIPETX6EQDEEMPH,
  PIPETX6EQPRESET,
  PIPETX6POWERDOWN,
  PIPETX6STARTBLOCK,
  PIPETX6SYNCHEADER,
  PIPETX7CHARISK,
  PIPETX7COMPLIANCE,
  PIPETX7DATA,
  PIPETX7DATAVALID,
  PIPETX7ELECIDLE,
  PIPETX7EQCONTROL,
  PIPETX7EQDEEMPH,
  PIPETX7EQPRESET,
  PIPETX7POWERDOWN,
  PIPETX7STARTBLOCK,
  PIPETX7SYNCHEADER,
  PIPETXDEEMPH,
  PIPETXMARGIN,
  PIPETXRATE,
  PIPETXRCVRDET,
  PIPETXRESET,
  PIPETXSWING,
  PLEQINPROGRESS,
  PLEQPHASE,
  PLGEN3PCSRXSLIDE,
  SAXISCCTREADY,
  SAXISRQTREADY,
  SCANOUT,
  XILUNCONNOUT,
  CFGCONFIGSPACEENABLE,
  CFGDEVID,
  CFGDSBUSNUMBER,
  CFGDSDEVICENUMBER,
  CFGDSFUNCTIONNUMBER,
  CFGDSN,
  CFGDSPORTNUMBER,
  CFGERRCORIN,
  CFGERRUNCORIN,
  CFGEXTREADDATA,
  CFGEXTREADDATAVALID,
  CFGFCSEL,
  CFGFLRDONE,
  CFGHOTRESETIN,
  CFGINPUTUPDATEREQUEST,
  CFGINTERRUPTINT,
  CFGINTERRUPTMSIATTR,
  CFGINTERRUPTMSIFUNCTIONNUMBER,
  CFGINTERRUPTMSIINT,
  CFGINTERRUPTMSIPENDINGSTATUS,
  CFGINTERRUPTMSISELECT,
  CFGINTERRUPTMSITPHPRESENT,
  CFGINTERRUPTMSITPHSTTAG,
  CFGINTERRUPTMSITPHTYPE,
  CFGINTERRUPTMSIXADDRESS,
  CFGINTERRUPTMSIXDATA,
  CFGINTERRUPTMSIXINT,
  CFGINTERRUPTPENDING,
  CFGLINKTRAININGENABLE,
  CFGMCUPDATEREQUEST,
  CFGMGMTADDR,
  CFGMGMTBYTEENABLE,
  CFGMGMTREAD,
  CFGMGMTTYPE1CFGREGACCESS,
  CFGMGMTWRITE,
  CFGMGMTWRITEDATA,
  CFGMSGTRANSMIT,
  CFGMSGTRANSMITDATA,
  CFGMSGTRANSMITTYPE,
  CFGPERFUNCSTATUSCONTROL,
  CFGPERFUNCTIONNUMBER,
  CFGPERFUNCTIONOUTPUTREQUEST,
  CFGPOWERSTATECHANGEACK,
  CFGREQPMTRANSITIONL23READY,
  CFGREVID,
  CFGSUBSYSID,
  CFGSUBSYSVENDID,
  CFGTPHSTTREADDATA,
  CFGTPHSTTREADDATAVALID,
  CFGVENDID,
  CFGVFFLRDONE,
  CORECLK,
  CORECLKMICOMPLETIONRAML,
  CORECLKMICOMPLETIONRAMU,
  CORECLKMIREPLAYRAM,
  CORECLKMIREQUESTRAM,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  MAXISCQTREADY,
  MAXISRCTREADY,
  MGMTRESETN,
  MGMTSTICKYRESETN,
  MICOMPLETIONRAMREADDATA,
  MIREPLAYRAMREADDATA,
  MIREQUESTRAMREADDATA,
  PCIECQNPREQ,
  PIPECLK,
  PIPEEQFS,
  PIPEEQLF,
  PIPERESETN,
  PIPERX0CHARISK,
  PIPERX0DATA,
  PIPERX0DATAVALID,
  PIPERX0ELECIDLE,
  PIPERX0EQDONE,
  PIPERX0EQLPADAPTDONE,
  PIPERX0EQLPLFFSSEL,
  PIPERX0EQLPNEWTXCOEFFORPRESET,
  PIPERX0PHYSTATUS,
  PIPERX0STARTBLOCK,
  PIPERX0STATUS,
  PIPERX0SYNCHEADER,
  PIPERX0VALID,
  PIPERX1CHARISK,
  PIPERX1DATA,
  PIPERX1DATAVALID,
  PIPERX1ELECIDLE,
  PIPERX1EQDONE,
  PIPERX1EQLPADAPTDONE,
  PIPERX1EQLPLFFSSEL,
  PIPERX1EQLPNEWTXCOEFFORPRESET,
  PIPERX1PHYSTATUS,
  PIPERX1STARTBLOCK,
  PIPERX1STATUS,
  PIPERX1SYNCHEADER,
  PIPERX1VALID,
  PIPERX2CHARISK,
  PIPERX2DATA,
  PIPERX2DATAVALID,
  PIPERX2ELECIDLE,
  PIPERX2EQDONE,
  PIPERX2EQLPADAPTDONE,
  PIPERX2EQLPLFFSSEL,
  PIPERX2EQLPNEWTXCOEFFORPRESET,
  PIPERX2PHYSTATUS,
  PIPERX2STARTBLOCK,
  PIPERX2STATUS,
  PIPERX2SYNCHEADER,
  PIPERX2VALID,
  PIPERX3CHARISK,
  PIPERX3DATA,
  PIPERX3DATAVALID,
  PIPERX3ELECIDLE,
  PIPERX3EQDONE,
  PIPERX3EQLPADAPTDONE,
  PIPERX3EQLPLFFSSEL,
  PIPERX3EQLPNEWTXCOEFFORPRESET,
  PIPERX3PHYSTATUS,
  PIPERX3STARTBLOCK,
  PIPERX3STATUS,
  PIPERX3SYNCHEADER,
  PIPERX3VALID,
  PIPERX4CHARISK,
  PIPERX4DATA,
  PIPERX4DATAVALID,
  PIPERX4ELECIDLE,
  PIPERX4EQDONE,
  PIPERX4EQLPADAPTDONE,
  PIPERX4EQLPLFFSSEL,
  PIPERX4EQLPNEWTXCOEFFORPRESET,
  PIPERX4PHYSTATUS,
  PIPERX4STARTBLOCK,
  PIPERX4STATUS,
  PIPERX4SYNCHEADER,
  PIPERX4VALID,
  PIPERX5CHARISK,
  PIPERX5DATA,
  PIPERX5DATAVALID,
  PIPERX5ELECIDLE,
  PIPERX5EQDONE,
  PIPERX5EQLPADAPTDONE,
  PIPERX5EQLPLFFSSEL,
  PIPERX5EQLPNEWTXCOEFFORPRESET,
  PIPERX5PHYSTATUS,
  PIPERX5STARTBLOCK,
  PIPERX5STATUS,
  PIPERX5SYNCHEADER,
  PIPERX5VALID,
  PIPERX6CHARISK,
  PIPERX6DATA,
  PIPERX6DATAVALID,
  PIPERX6ELECIDLE,
  PIPERX6EQDONE,
  PIPERX6EQLPADAPTDONE,
  PIPERX6EQLPLFFSSEL,
  PIPERX6EQLPNEWTXCOEFFORPRESET,
  PIPERX6PHYSTATUS,
  PIPERX6STARTBLOCK,
  PIPERX6STATUS,
  PIPERX6SYNCHEADER,
  PIPERX6VALID,
  PIPERX7CHARISK,
  PIPERX7DATA,
  PIPERX7DATAVALID,
  PIPERX7ELECIDLE,
  PIPERX7EQDONE,
  PIPERX7EQLPADAPTDONE,
  PIPERX7EQLPLFFSSEL,
  PIPERX7EQLPNEWTXCOEFFORPRESET,
  PIPERX7PHYSTATUS,
  PIPERX7STARTBLOCK,
  PIPERX7STATUS,
  PIPERX7SYNCHEADER,
  PIPERX7VALID,
  PIPETX0EQCOEFF,
  PIPETX0EQDONE,
  PIPETX1EQCOEFF,
  PIPETX1EQDONE,
  PIPETX2EQCOEFF,
  PIPETX2EQDONE,
  PIPETX3EQCOEFF,
  PIPETX3EQDONE,
  PIPETX4EQCOEFF,
  PIPETX4EQDONE,
  PIPETX5EQCOEFF,
  PIPETX5EQDONE,
  PIPETX6EQCOEFF,
  PIPETX6EQDONE,
  PIPETX7EQCOEFF,
  PIPETX7EQDONE,
  PLDISABLESCRAMBLER,
  PLEQRESETEIEOSCOUNT,
  PLGEN3PCSDISABLE,
  PLGEN3PCSRXSYNCDONE,
  RECCLK,
  RESETN,
  SAXISCCTDATA,
  SAXISCCTKEEP,
  SAXISCCTLAST,
  SAXISCCTUSER,
  SAXISCCTVALID,
  SAXISRQTDATA,
  SAXISRQTKEEP,
  SAXISRQTLAST,
  SAXISRQTUSER,
  SAXISRQTVALID,
  SCANENABLEN,
  SCANIN,
  SCANMODEN,
  USERCLK
);
  parameter ARI_CAP_ENABLE = "FALSE";
  parameter AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_CC_PARITY_CHK = "TRUE";
  parameter AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE";
  parameter [17:0] AXISTEN_IF_ENABLE_MSG_ROUTE = 18'h00000;
  parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE";
  parameter AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_RC_STRADDLE = "FALSE";
  parameter AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_RQ_PARITY_CHK = "TRUE";
  parameter [1:0] AXISTEN_IF_WIDTH = 2'h2;
  parameter CRM_CORE_CLK_FREQ_500 = "TRUE";
  parameter [1:0] CRM_USER_CLK_FREQ = 2'h2;
  parameter [7:0] DNSTREAM_LINK_NUM = 8'h00;
  parameter [1:0] GEN3_PCS_AUTO_REALIGN = 2'h1;
  parameter GEN3_PCS_RX_ELECIDLE_INTERNAL = "TRUE";
  parameter [8:0] LL_ACK_TIMEOUT = 9'h000;
  parameter LL_ACK_TIMEOUT_EN = "FALSE";
  parameter integer LL_ACK_TIMEOUT_FUNC = 0;
  parameter [15:0] LL_CPL_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_NP_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_P_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [8:0] LL_REPLAY_TIMEOUT = 9'h000;
  parameter LL_REPLAY_TIMEOUT_EN = "FALSE";
  parameter integer LL_REPLAY_TIMEOUT_FUNC = 0;
  parameter [9:0] LTR_TX_MESSAGE_MINIMUM_INTERVAL = 10'h0FA;
  parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE";
  parameter LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE";
  parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF0_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF0_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [3:0] PF0_ARI_CAP_VER = 4'h1;
  parameter [4:0] PF0_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF0_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF0_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF0_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF0_BIST_REGISTER = 8'h00;
  parameter [7:0] PF0_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF0_CLASS_CODE = 24'h000000;
  parameter [15:0] PF0_DEVICE_ID = 16'h0000;
  parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE";
  parameter PF0_DEV_CAP2_LTR_SUPPORT = "TRUE";
  parameter [1:0] PF0_DEV_CAP2_OBFF_SUPPORT = 2'h0;
  parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE";
  parameter integer PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = 0;
  parameter integer PF0_DEV_CAP_ENDPOINT_L1_LATENCY = 0;
  parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED = "TRUE";
  parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "TRUE";
  parameter [2:0] PF0_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF0_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF0_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF0_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF0_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF0_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF0_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF0_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF0_INTERRUPT_PIN = 3'h1;
  parameter integer PF0_LINK_CAP_ASPM_SUPPORT = 0;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = 7;
  parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE";
  parameter [9:0] PF0_LTR_CAP_MAX_NOSNOOP_LAT = 10'h000;
  parameter [9:0] PF0_LTR_CAP_MAX_SNOOP_LAT = 10'h000;
  parameter [11:0] PF0_LTR_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_LTR_CAP_VER = 4'h1;
  parameter [7:0] PF0_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF0_MSI_CAP_NEXTPTR = 8'h00;
  parameter [11:0] PF0_PB_CAP_NEXTPTR = 12'h000;
  parameter PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF0_PB_CAP_VER = 4'h1;
  parameter [7:0] PF0_PM_CAP_ID = 8'h01;
  parameter [7:0] PF0_PM_CAP_NEXTPTR = 8'h00;
  parameter PF0_PM_CAP_PMESUPPORT_D0 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D1 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D3HOT = "TRUE";
  parameter PF0_PM_CAP_SUPP_D1_STATE = "TRUE";
  parameter [2:0] PF0_PM_CAP_VER_ID = 3'h3;
  parameter PF0_PM_CSR_NOSOFTRESET = "TRUE";
  parameter PF0_RBAR_CAP_ENABLE = "FALSE";
  parameter [2:0] PF0_RBAR_CAP_INDEX0 = 3'h0;
  parameter [2:0] PF0_RBAR_CAP_INDEX1 = 3'h0;
  parameter [2:0] PF0_RBAR_CAP_INDEX2 = 3'h0;
  parameter [11:0] PF0_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF0_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF0_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF0_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF0_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF0_RBAR_NUM = 3'h1;
  parameter [7:0] PF0_REVISION_ID = 8'h00;
  parameter [4:0] PF0_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF0_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF0_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF0_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF0_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF0_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF0_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF0_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF0_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF0_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF0_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF0_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF0_SUBSYSTEM_ID = 16'h0000;
  parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF0_TPHR_CAP_ENABLE = "FALSE";
  parameter PF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF0_TPHR_CAP_VER = 4'h1;
  parameter [11:0] PF0_VC_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_VC_CAP_VER = 4'h1;
  parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF1_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF1_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [4:0] PF1_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF1_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF1_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF1_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF1_BIST_REGISTER = 8'h00;
  parameter [7:0] PF1_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF1_CLASS_CODE = 24'h000000;
  parameter [15:0] PF1_DEVICE_ID = 16'h0000;
  parameter [2:0] PF1_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF1_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF1_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF1_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF1_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF1_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF1_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF1_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF1_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF1_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF1_MSI_CAP_NEXTPTR = 8'h00;
  parameter [11:0] PF1_PB_CAP_NEXTPTR = 12'h000;
  parameter PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF1_PB_CAP_VER = 4'h1;
  parameter [7:0] PF1_PM_CAP_ID = 8'h01;
  parameter [7:0] PF1_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] PF1_PM_CAP_VER_ID = 3'h3;
  parameter PF1_RBAR_CAP_ENABLE = "FALSE";
  parameter [2:0] PF1_RBAR_CAP_INDEX0 = 3'h0;
  parameter [2:0] PF1_RBAR_CAP_INDEX1 = 3'h0;
  parameter [2:0] PF1_RBAR_CAP_INDEX2 = 3'h0;
  parameter [11:0] PF1_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF1_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF1_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF1_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF1_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF1_RBAR_NUM = 3'h1;
  parameter [7:0] PF1_REVISION_ID = 8'h00;
  parameter [4:0] PF1_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF1_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF1_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF1_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF1_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF1_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF1_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF1_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF1_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF1_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF1_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF1_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF1_SUBSYSTEM_ID = 16'h0000;
  parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF1_TPHR_CAP_ENABLE = "FALSE";
  parameter PF1_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF1_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF1_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF1_TPHR_CAP_VER = 4'h1;
  parameter PL_DISABLE_EI_INFER_IN_L0 = "FALSE";
  parameter PL_DISABLE_GEN3_DC_BALANCE = "FALSE";
  parameter PL_DISABLE_SCRAMBLING = "FALSE";
  parameter PL_DISABLE_UPCONFIG_CAPABLE = "FALSE";
  parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE";
  parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE";
  parameter [4:0] PL_EQ_ADAPT_ITER_COUNT = 5'h02;
  parameter [1:0] PL_EQ_ADAPT_REJECT_RETRY_COUNT = 2'h1;
  parameter PL_EQ_BYPASS_PHASE23 = "FALSE";
  parameter PL_EQ_SHORT_ADAPT_PHASE = "FALSE";
  parameter [15:0] PL_LANE0_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE1_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE2_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE3_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE4_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE5_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE6_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE7_EQ_CONTROL = 16'h3F00;
  parameter [2:0] PL_LINK_CAP_MAX_LINK_SPEED = 3'h4;
  parameter [3:0] PL_LINK_CAP_MAX_LINK_WIDTH = 4'h8;
  parameter integer PL_N_FTS_COMCLK_GEN1 = 255;
  parameter integer PL_N_FTS_COMCLK_GEN2 = 255;
  parameter integer PL_N_FTS_COMCLK_GEN3 = 255;
  parameter integer PL_N_FTS_GEN1 = 255;
  parameter integer PL_N_FTS_GEN2 = 255;
  parameter integer PL_N_FTS_GEN3 = 255;
  parameter PL_SIM_FAST_LINK_TRAINING = "FALSE";
  parameter PL_UPSTREAM_FACING = "TRUE";
  parameter [15:0] PM_ASPML0S_TIMEOUT = 16'h05DC;
  parameter [19:0] PM_ASPML1_ENTRY_DELAY = 20'h00000;
  parameter PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE";
  parameter [31:0] PM_L1_REENTRY_DELAY = 32'h00000000;
  parameter [19:0] PM_PME_SERVICE_TIMEOUT_DELAY = 20'h186A0;
  parameter [15:0] PM_PME_TURNOFF_ACK_DELAY = 16'h0064;
  parameter SIM_VERSION = "1.0";
  parameter integer SPARE_BIT0 = 0;
  parameter integer SPARE_BIT1 = 0;
  parameter integer SPARE_BIT2 = 0;
  parameter integer SPARE_BIT3 = 0;
  parameter integer SPARE_BIT4 = 0;
  parameter integer SPARE_BIT5 = 0;
  parameter integer SPARE_BIT6 = 0;
  parameter integer SPARE_BIT7 = 0;
  parameter integer SPARE_BIT8 = 0;
  parameter [7:0] SPARE_BYTE0 = 8'h00;
  parameter [7:0] SPARE_BYTE1 = 8'h00;
  parameter [7:0] SPARE_BYTE2 = 8'h00;
  parameter [7:0] SPARE_BYTE3 = 8'h00;
  parameter [31:0] SPARE_WORD0 = 32'h00000000;
  parameter [31:0] SPARE_WORD1 = 32'h00000000;
  parameter [31:0] SPARE_WORD2 = 32'h00000000;
  parameter [31:0] SPARE_WORD3 = 32'h00000000;
  parameter SRIOV_CAP_ENABLE = "FALSE";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
  parameter [23:0] TL_COMPL_TIMEOUT_REG0 = 24'hBEBC20;
  parameter [27:0] TL_COMPL_TIMEOUT_REG1 = 28'h0000000;
  parameter [11:0] TL_CREDITS_CD = 12'h3E0;
  parameter [7:0] TL_CREDITS_CH = 8'h20;
  parameter [11:0] TL_CREDITS_NPD = 12'h028;
  parameter [7:0] TL_CREDITS_NPH = 8'h20;
  parameter [11:0] TL_CREDITS_PD = 12'h198;
  parameter [7:0] TL_CREDITS_PH = 8'h20;
  parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "TRUE";
  parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter TL_LEGACY_MODE_ENABLE = "FALSE";
  parameter TL_PF_ENABLE_REG = "FALSE";
  parameter TL_TAG_MGMT_ENABLE = "TRUE";
  parameter [11:0] VF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VF0_CAPABILITY_POINTER = 8'h50;
  parameter integer VF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF0_PM_CAP_ID = 8'h01;
  parameter [7:0] VF0_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF0_PM_CAP_VER_ID = 3'h3;
  parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF0_TPHR_CAP_ENABLE = "FALSE";
  parameter VF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF0_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF1_PM_CAP_ID = 8'h01;
  parameter [7:0] VF1_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF1_PM_CAP_VER_ID = 3'h3;
  parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF1_TPHR_CAP_ENABLE = "FALSE";
  parameter VF1_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF1_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF1_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF1_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF2_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF2_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF2_PM_CAP_ID = 8'h01;
  parameter [7:0] VF2_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF2_PM_CAP_VER_ID = 3'h3;
  parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF2_TPHR_CAP_ENABLE = "FALSE";
  parameter VF2_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF2_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF2_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF2_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF3_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF3_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF3_PM_CAP_ID = 8'h01;
  parameter [7:0] VF3_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF3_PM_CAP_VER_ID = 3'h3;
  parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF3_TPHR_CAP_ENABLE = "FALSE";
  parameter VF3_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF3_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF3_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF3_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF3_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF4_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF4_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF4_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF4_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF4_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF4_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF4_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF4_PM_CAP_ID = 8'h01;
  parameter [7:0] VF4_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF4_PM_CAP_VER_ID = 3'h3;
  parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF4_TPHR_CAP_ENABLE = "FALSE";
  parameter VF4_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF4_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF4_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF4_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF4_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF4_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF5_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF5_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF5_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF5_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF5_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF5_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF5_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF5_PM_CAP_ID = 8'h01;
  parameter [7:0] VF5_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF5_PM_CAP_VER_ID = 3'h3;
  parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF5_TPHR_CAP_ENABLE = "FALSE";
  parameter VF5_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF5_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF5_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF5_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF5_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF5_TPHR_CAP_VER = 4'h1;
   output CFGERRCOROUT;
   output CFGERRFATALOUT;
   output CFGERRNONFATALOUT;
   output CFGEXTREADRECEIVED;
   output CFGEXTWRITERECEIVED;
   output CFGHOTRESETOUT;
   output CFGINPUTUPDATEDONE;
   output CFGINTERRUPTAOUTPUT;
   output CFGINTERRUPTBOUTPUT;
   output CFGINTERRUPTCOUTPUT;
   output CFGINTERRUPTDOUTPUT;
   output CFGINTERRUPTMSIFAIL;
   output CFGINTERRUPTMSIMASKUPDATE;
   output CFGINTERRUPTMSISENT;
   output CFGINTERRUPTMSIXFAIL;
   output CFGINTERRUPTMSIXSENT;
   output CFGINTERRUPTSENT;
   output CFGLOCALERROR;
   output CFGLTRENABLE;
   output CFGMCUPDATEDONE;
   output CFGMGMTREADWRITEDONE;
   output CFGMSGRECEIVED;
   output CFGMSGTRANSMITDONE;
   output CFGPERFUNCTIONUPDATEDONE;
   output CFGPHYLINKDOWN;
   output CFGPLSTATUSCHANGE;
   output CFGPOWERSTATECHANGEINTERRUPT;
   output CFGTPHSTTREADENABLE;
   output CFGTPHSTTWRITEENABLE;
   output DRPRDY;
   output MAXISCQTLAST;
   output MAXISCQTVALID;
   output MAXISRCTLAST;
   output MAXISRCTVALID;
   output PCIERQSEQNUMVLD;
   output PCIERQTAGVLD;
   output PIPERX0POLARITY;
   output PIPERX1POLARITY;
   output PIPERX2POLARITY;
   output PIPERX3POLARITY;
   output PIPERX4POLARITY;
   output PIPERX5POLARITY;
   output PIPERX6POLARITY;
   output PIPERX7POLARITY;
   output PIPETX0COMPLIANCE;
   output PIPETX0DATAVALID;
   output PIPETX0ELECIDLE;
   output PIPETX0STARTBLOCK;
   output PIPETX1COMPLIANCE;
   output PIPETX1DATAVALID;
   output PIPETX1ELECIDLE;
   output PIPETX1STARTBLOCK;
   output PIPETX2COMPLIANCE;
   output PIPETX2DATAVALID;
   output PIPETX2ELECIDLE;
   output PIPETX2STARTBLOCK;
   output PIPETX3COMPLIANCE;
   output PIPETX3DATAVALID;
   output PIPETX3ELECIDLE;
   output PIPETX3STARTBLOCK;
   output PIPETX4COMPLIANCE;
   output PIPETX4DATAVALID;
   output PIPETX4ELECIDLE;
   output PIPETX4STARTBLOCK;
   output PIPETX5COMPLIANCE;
   output PIPETX5DATAVALID;
   output PIPETX5ELECIDLE;
   output PIPETX5STARTBLOCK;
   output PIPETX6COMPLIANCE;
   output PIPETX6DATAVALID;
   output PIPETX6ELECIDLE;
   output PIPETX6STARTBLOCK;
   output PIPETX7COMPLIANCE;
   output PIPETX7DATAVALID;
   output PIPETX7ELECIDLE;
   output PIPETX7STARTBLOCK;
   output PIPETXDEEMPH;
   output PIPETXRCVRDET;
   output PIPETXRESET;
   output PIPETXSWING;
   output PLEQINPROGRESS;
   output [11:0] CFGFCCPLD;
   output [11:0] CFGFCNPD;
   output [11:0] CFGFCPD;
   output [11:0] CFGVFSTATUS;
   output [143:0] MIREPLAYRAMWRITEDATA;
   output [143:0] MIREQUESTRAMWRITEDATA;
   output [15:0] CFGPERFUNCSTATUSDATA;
   output [15:0] DBGDATAOUT;
   output [15:0] DRPDO;
   output [17:0] CFGVFPOWERSTATE;
   output [17:0] CFGVFTPHSTMODE;
   output [1:0] CFGDPASUBSTATECHANGE;
   output [1:0] CFGFLRINPROCESS;
   output [1:0] CFGINTERRUPTMSIENABLE;
   output [1:0] CFGINTERRUPTMSIXENABLE;
   output [1:0] CFGINTERRUPTMSIXMASK;
   output [1:0] CFGLINKPOWERSTATE;
   output [1:0] CFGOBFFENABLE;
   output [1:0] CFGPHYLINKSTATUS;
   output [1:0] CFGRCBSTATUS;
   output [1:0] CFGTPHREQUESTERENABLE;
   output [1:0] MIREPLAYRAMREADENABLE;
   output [1:0] MIREPLAYRAMWRITEENABLE;
   output [1:0] PCIERQTAGAV;
   output [1:0] PCIETFCNPDAV;
   output [1:0] PCIETFCNPHAV;
   output [1:0] PIPERX0EQCONTROL;
   output [1:0] PIPERX1EQCONTROL;
   output [1:0] PIPERX2EQCONTROL;
   output [1:0] PIPERX3EQCONTROL;
   output [1:0] PIPERX4EQCONTROL;
   output [1:0] PIPERX5EQCONTROL;
   output [1:0] PIPERX6EQCONTROL;
   output [1:0] PIPERX7EQCONTROL;
   output [1:0] PIPETX0CHARISK;
   output [1:0] PIPETX0EQCONTROL;
   output [1:0] PIPETX0POWERDOWN;
   output [1:0] PIPETX0SYNCHEADER;
   output [1:0] PIPETX1CHARISK;
   output [1:0] PIPETX1EQCONTROL;
   output [1:0] PIPETX1POWERDOWN;
   output [1:0] PIPETX1SYNCHEADER;
   output [1:0] PIPETX2CHARISK;
   output [1:0] PIPETX2EQCONTROL;
   output [1:0] PIPETX2POWERDOWN;
   output [1:0] PIPETX2SYNCHEADER;
   output [1:0] PIPETX3CHARISK;
   output [1:0] PIPETX3EQCONTROL;
   output [1:0] PIPETX3POWERDOWN;
   output [1:0] PIPETX3SYNCHEADER;
   output [1:0] PIPETX4CHARISK;
   output [1:0] PIPETX4EQCONTROL;
   output [1:0] PIPETX4POWERDOWN;
   output [1:0] PIPETX4SYNCHEADER;
   output [1:0] PIPETX5CHARISK;
   output [1:0] PIPETX5EQCONTROL;
   output [1:0] PIPETX5POWERDOWN;
   output [1:0] PIPETX5SYNCHEADER;
   output [1:0] PIPETX6CHARISK;
   output [1:0] PIPETX6EQCONTROL;
   output [1:0] PIPETX6POWERDOWN;
   output [1:0] PIPETX6SYNCHEADER;
   output [1:0] PIPETX7CHARISK;
   output [1:0] PIPETX7EQCONTROL;
   output [1:0] PIPETX7POWERDOWN;
   output [1:0] PIPETX7SYNCHEADER;
   output [1:0] PIPETXRATE;
   output [1:0] PLEQPHASE;
   output [24:0] SCANOUT;
   output [255:0] MAXISCQTDATA;
   output [255:0] MAXISRCTDATA;
   output [29:0] XILUNCONNOUT;
   output [2:0] CFGCURRENTSPEED;
   output [2:0] CFGMAXPAYLOAD;
   output [2:0] CFGMAXREADREQ;
   output [2:0] CFGTPHFUNCTIONNUM;
   output [2:0] PIPERX0EQPRESET;
   output [2:0] PIPERX1EQPRESET;
   output [2:0] PIPERX2EQPRESET;
   output [2:0] PIPERX3EQPRESET;
   output [2:0] PIPERX4EQPRESET;
   output [2:0] PIPERX5EQPRESET;
   output [2:0] PIPERX6EQPRESET;
   output [2:0] PIPERX7EQPRESET;
   output [2:0] PIPETXMARGIN;
   output [31:0] CFGEXTWRITEDATA;
   output [31:0] CFGINTERRUPTMSIDATA;
   output [31:0] CFGMGMTREADDATA;
   output [31:0] CFGTPHSTTWRITEDATA;
   output [31:0] PIPETX0DATA;
   output [31:0] PIPETX1DATA;
   output [31:0] PIPETX2DATA;
   output [31:0] PIPETX3DATA;
   output [31:0] PIPETX4DATA;
   output [31:0] PIPETX5DATA;
   output [31:0] PIPETX6DATA;
   output [31:0] PIPETX7DATA;
   output [3:0] CFGEXTWRITEBYTEENABLE;
   output [3:0] CFGNEGOTIATEDWIDTH;
   output [3:0] CFGTPHSTTWRITEBYTEVALID;
   output [3:0] MICOMPLETIONRAMREADENABLEL;
   output [3:0] MICOMPLETIONRAMREADENABLEU;
   output [3:0] MICOMPLETIONRAMWRITEENABLEL;
   output [3:0] MICOMPLETIONRAMWRITEENABLEU;
   output [3:0] MIREQUESTRAMREADENABLE;
   output [3:0] MIREQUESTRAMWRITEENABLE;
   output [3:0] PCIERQSEQNUM;
   output [3:0] PIPERX0EQLPTXPRESET;
   output [3:0] PIPERX1EQLPTXPRESET;
   output [3:0] PIPERX2EQLPTXPRESET;
   output [3:0] PIPERX3EQLPTXPRESET;
   output [3:0] PIPERX4EQLPTXPRESET;
   output [3:0] PIPERX5EQLPTXPRESET;
   output [3:0] PIPERX6EQLPTXPRESET;
   output [3:0] PIPERX7EQLPTXPRESET;
   output [3:0] PIPETX0EQPRESET;
   output [3:0] PIPETX1EQPRESET;
   output [3:0] PIPETX2EQPRESET;
   output [3:0] PIPETX3EQPRESET;
   output [3:0] PIPETX4EQPRESET;
   output [3:0] PIPETX5EQPRESET;
   output [3:0] PIPETX6EQPRESET;
   output [3:0] PIPETX7EQPRESET;
   output [3:0] SAXISCCTREADY;
   output [3:0] SAXISRQTREADY;
   output [4:0] CFGMSGRECEIVEDTYPE;
   output [4:0] CFGTPHSTTADDRESS;
   output [5:0] CFGFUNCTIONPOWERSTATE;
   output [5:0] CFGINTERRUPTMSIMMENABLE;
   output [5:0] CFGINTERRUPTMSIVFENABLE;
   output [5:0] CFGINTERRUPTMSIXVFENABLE;
   output [5:0] CFGINTERRUPTMSIXVFMASK;
   output [5:0] CFGLTSSMSTATE;
   output [5:0] CFGTPHSTMODE;
   output [5:0] CFGVFFLRINPROCESS;
   output [5:0] CFGVFTPHREQUESTERENABLE;
   output [5:0] PCIECQNPREQCOUNT;
   output [5:0] PCIERQTAG;
   output [5:0] PIPERX0EQLPLFFS;
   output [5:0] PIPERX1EQLPLFFS;
   output [5:0] PIPERX2EQLPLFFS;
   output [5:0] PIPERX3EQLPLFFS;
   output [5:0] PIPERX4EQLPLFFS;
   output [5:0] PIPERX5EQLPLFFS;
   output [5:0] PIPERX6EQLPLFFS;
   output [5:0] PIPERX7EQLPLFFS;
   output [5:0] PIPETX0EQDEEMPH;
   output [5:0] PIPETX1EQDEEMPH;
   output [5:0] PIPETX2EQDEEMPH;
   output [5:0] PIPETX3EQDEEMPH;
   output [5:0] PIPETX4EQDEEMPH;
   output [5:0] PIPETX5EQDEEMPH;
   output [5:0] PIPETX6EQDEEMPH;
   output [5:0] PIPETX7EQDEEMPH;
   output [71:0] MICOMPLETIONRAMWRITEDATAL;
   output [71:0] MICOMPLETIONRAMWRITEDATAU;
   output [74:0] MAXISRCTUSER;
   output [7:0] CFGEXTFUNCTIONNUMBER;
   output [7:0] CFGFCCPLH;
   output [7:0] CFGFCNPH;
   output [7:0] CFGFCPH;
   output [7:0] CFGFUNCTIONSTATUS;
   output [7:0] CFGMSGRECEIVEDDATA;
   output [7:0] MAXISCQTKEEP;
   output [7:0] MAXISRCTKEEP;
   output [7:0] PLGEN3PCSRXSLIDE;
   output [84:0] MAXISCQTUSER;
   output [8:0] MIREPLAYRAMADDRESS;
   output [8:0] MIREQUESTRAMREADADDRESSA;
   output [8:0] MIREQUESTRAMREADADDRESSB;
   output [8:0] MIREQUESTRAMWRITEADDRESSA;
   output [8:0] MIREQUESTRAMWRITEADDRESSB;
   output [9:0] CFGEXTREGISTERNUMBER;
   output [9:0] MICOMPLETIONRAMREADADDRESSAL;
   output [9:0] MICOMPLETIONRAMREADADDRESSAU;
   output [9:0] MICOMPLETIONRAMREADADDRESSBL;
   output [9:0] MICOMPLETIONRAMREADADDRESSBU;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSAL;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSAU;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSBL;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSBU;
   input CFGCONFIGSPACEENABLE;
   input CFGERRCORIN;
   input CFGERRUNCORIN;
   input CFGEXTREADDATAVALID;
   input CFGHOTRESETIN;
   input CFGINPUTUPDATEREQUEST;
   input CFGINTERRUPTMSITPHPRESENT;
   input CFGINTERRUPTMSIXINT;
   input CFGLINKTRAININGENABLE;
   input CFGMCUPDATEREQUEST;
   input CFGMGMTREAD;
   input CFGMGMTTYPE1CFGREGACCESS;
   input CFGMGMTWRITE;
   input CFGMSGTRANSMIT;
   input CFGPERFUNCTIONOUTPUTREQUEST;
   input CFGPOWERSTATECHANGEACK;
   input CFGREQPMTRANSITIONL23READY;
   input CFGTPHSTTREADDATAVALID;
   input CORECLK;
   input CORECLKMICOMPLETIONRAML;
   input CORECLKMICOMPLETIONRAMU;
   input CORECLKMIREPLAYRAM;
   input CORECLKMIREQUESTRAM;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input MGMTRESETN;
   input MGMTSTICKYRESETN;
   input PCIECQNPREQ;
   input PIPECLK;
   input PIPERESETN;
   input PIPERX0DATAVALID;
   input PIPERX0ELECIDLE;
   input PIPERX0EQDONE;
   input PIPERX0EQLPADAPTDONE;
   input PIPERX0EQLPLFFSSEL;
   input PIPERX0PHYSTATUS;
   input PIPERX0STARTBLOCK;
   input PIPERX0VALID;
   input PIPERX1DATAVALID;
   input PIPERX1ELECIDLE;
   input PIPERX1EQDONE;
   input PIPERX1EQLPADAPTDONE;
   input PIPERX1EQLPLFFSSEL;
   input PIPERX1PHYSTATUS;
   input PIPERX1STARTBLOCK;
   input PIPERX1VALID;
   input PIPERX2DATAVALID;
   input PIPERX2ELECIDLE;
   input PIPERX2EQDONE;
   input PIPERX2EQLPADAPTDONE;
   input PIPERX2EQLPLFFSSEL;
   input PIPERX2PHYSTATUS;
   input PIPERX2STARTBLOCK;
   input PIPERX2VALID;
   input PIPERX3DATAVALID;
   input PIPERX3ELECIDLE;
   input PIPERX3EQDONE;
   input PIPERX3EQLPADAPTDONE;
   input PIPERX3EQLPLFFSSEL;
   input PIPERX3PHYSTATUS;
   input PIPERX3STARTBLOCK;
   input PIPERX3VALID;
   input PIPERX4DATAVALID;
   input PIPERX4ELECIDLE;
   input PIPERX4EQDONE;
   input PIPERX4EQLPADAPTDONE;
   input PIPERX4EQLPLFFSSEL;
   input PIPERX4PHYSTATUS;
   input PIPERX4STARTBLOCK;
   input PIPERX4VALID;
   input PIPERX5DATAVALID;
   input PIPERX5ELECIDLE;
   input PIPERX5EQDONE;
   input PIPERX5EQLPADAPTDONE;
   input PIPERX5EQLPLFFSSEL;
   input PIPERX5PHYSTATUS;
   input PIPERX5STARTBLOCK;
   input PIPERX5VALID;
   input PIPERX6DATAVALID;
   input PIPERX6ELECIDLE;
   input PIPERX6EQDONE;
   input PIPERX6EQLPADAPTDONE;
   input PIPERX6EQLPLFFSSEL;
   input PIPERX6PHYSTATUS;
   input PIPERX6STARTBLOCK;
   input PIPERX6VALID;
   input PIPERX7DATAVALID;
   input PIPERX7ELECIDLE;
   input PIPERX7EQDONE;
   input PIPERX7EQLPADAPTDONE;
   input PIPERX7EQLPLFFSSEL;
   input PIPERX7PHYSTATUS;
   input PIPERX7STARTBLOCK;
   input PIPERX7VALID;
   input PIPETX0EQDONE;
   input PIPETX1EQDONE;
   input PIPETX2EQDONE;
   input PIPETX3EQDONE;
   input PIPETX4EQDONE;
   input PIPETX5EQDONE;
   input PIPETX6EQDONE;
   input PIPETX7EQDONE;
   input PLDISABLESCRAMBLER;
   input PLEQRESETEIEOSCOUNT;
   input PLGEN3PCSDISABLE;
   input RECCLK;
   input RESETN;
   input SAXISCCTLAST;
   input SAXISCCTVALID;
   input SAXISRQTLAST;
   input SAXISRQTVALID;
   input SCANENABLEN;
   input SCANMODEN;
   input USERCLK;
   input [10:0] DRPADDR;
   input [143:0] MICOMPLETIONRAMREADDATA;
   input [143:0] MIREPLAYRAMREADDATA;
   input [143:0] MIREQUESTRAMREADDATA;
   input [15:0] CFGDEVID;
   input [15:0] CFGSUBSYSID;
   input [15:0] CFGSUBSYSVENDID;
   input [15:0] CFGVENDID;
   input [15:0] DRPDI;
   input [17:0] PIPERX0EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX1EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX2EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX3EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX4EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX5EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX6EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX7EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPETX0EQCOEFF;
   input [17:0] PIPETX1EQCOEFF;
   input [17:0] PIPETX2EQCOEFF;
   input [17:0] PIPETX3EQCOEFF;
   input [17:0] PIPETX4EQCOEFF;
   input [17:0] PIPETX5EQCOEFF;
   input [17:0] PIPETX6EQCOEFF;
   input [17:0] PIPETX7EQCOEFF;
   input [18:0] CFGMGMTADDR;
   input [1:0] CFGFLRDONE;
   input [1:0] CFGINTERRUPTMSITPHTYPE;
   input [1:0] CFGINTERRUPTPENDING;
   input [1:0] PIPERX0CHARISK;
   input [1:0] PIPERX0SYNCHEADER;
   input [1:0] PIPERX1CHARISK;
   input [1:0] PIPERX1SYNCHEADER;
   input [1:0] PIPERX2CHARISK;
   input [1:0] PIPERX2SYNCHEADER;
   input [1:0] PIPERX3CHARISK;
   input [1:0] PIPERX3SYNCHEADER;
   input [1:0] PIPERX4CHARISK;
   input [1:0] PIPERX4SYNCHEADER;
   input [1:0] PIPERX5CHARISK;
   input [1:0] PIPERX5SYNCHEADER;
   input [1:0] PIPERX6CHARISK;
   input [1:0] PIPERX6SYNCHEADER;
   input [1:0] PIPERX7CHARISK;
   input [1:0] PIPERX7SYNCHEADER;
   input [21:0] MAXISCQTREADY;
   input [21:0] MAXISRCTREADY;
   input [24:0] SCANIN;
   input [255:0] SAXISCCTDATA;
   input [255:0] SAXISRQTDATA;
   input [2:0] CFGDSFUNCTIONNUMBER;
   input [2:0] CFGFCSEL;
   input [2:0] CFGINTERRUPTMSIATTR;
   input [2:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
   input [2:0] CFGMSGTRANSMITTYPE;
   input [2:0] CFGPERFUNCSTATUSCONTROL;
   input [2:0] CFGPERFUNCTIONNUMBER;
   input [2:0] PIPERX0STATUS;
   input [2:0] PIPERX1STATUS;
   input [2:0] PIPERX2STATUS;
   input [2:0] PIPERX3STATUS;
   input [2:0] PIPERX4STATUS;
   input [2:0] PIPERX5STATUS;
   input [2:0] PIPERX6STATUS;
   input [2:0] PIPERX7STATUS;
   input [31:0] CFGEXTREADDATA;
   input [31:0] CFGINTERRUPTMSIINT;
   input [31:0] CFGINTERRUPTMSIXDATA;
   input [31:0] CFGMGMTWRITEDATA;
   input [31:0] CFGMSGTRANSMITDATA;
   input [31:0] CFGTPHSTTREADDATA;
   input [31:0] PIPERX0DATA;
   input [31:0] PIPERX1DATA;
   input [31:0] PIPERX2DATA;
   input [31:0] PIPERX3DATA;
   input [31:0] PIPERX4DATA;
   input [31:0] PIPERX5DATA;
   input [31:0] PIPERX6DATA;
   input [31:0] PIPERX7DATA;
   input [32:0] SAXISCCTUSER;
   input [3:0] CFGINTERRUPTINT;
   input [3:0] CFGINTERRUPTMSISELECT;
   input [3:0] CFGMGMTBYTEENABLE;
   input [4:0] CFGDSDEVICENUMBER;
   input [59:0] SAXISRQTUSER;
   input [5:0] CFGVFFLRDONE;
   input [5:0] PIPEEQFS;
   input [5:0] PIPEEQLF;
   input [63:0] CFGDSN;
   input [63:0] CFGINTERRUPTMSIPENDINGSTATUS;
   input [63:0] CFGINTERRUPTMSIXADDRESS;
   input [7:0] CFGDSBUSNUMBER;
   input [7:0] CFGDSPORTNUMBER;
   input [7:0] CFGREVID;
   input [7:0] PLGEN3PCSRXSYNCDONE;
   input [7:0] SAXISCCTKEEP;
   input [7:0] SAXISRQTKEEP;
   input [8:0] CFGINTERRUPTMSITPHSTTAG;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE_3_1_TEST (
  CFGCURRENTSPEED,
  CFGDPASUBSTATECHANGE,
  CFGERRCOROUT,
  CFGERRFATALOUT,
  CFGERRNONFATALOUT,
  CFGEXTFUNCTIONNUMBER,
  CFGEXTREADRECEIVED,
  CFGEXTREGISTERNUMBER,
  CFGEXTWRITEBYTEENABLE,
  CFGEXTWRITEDATA,
  CFGEXTWRITERECEIVED,
  CFGFCCPLD,
  CFGFCCPLH,
  CFGFCNPD,
  CFGFCNPH,
  CFGFCPD,
  CFGFCPH,
  CFGFLRINPROCESS,
  CFGFUNCTIONPOWERSTATE,
  CFGFUNCTIONSTATUS,
  CFGHOTRESETOUT,
  CFGINTERRUPTMSIDATA,
  CFGINTERRUPTMSIENABLE,
  CFGINTERRUPTMSIFAIL,
  CFGINTERRUPTMSIMASKUPDATE,
  CFGINTERRUPTMSIMMENABLE,
  CFGINTERRUPTMSISENT,
  CFGINTERRUPTMSIVFENABLE,
  CFGINTERRUPTMSIXENABLE,
  CFGINTERRUPTMSIXFAIL,
  CFGINTERRUPTMSIXMASK,
  CFGINTERRUPTMSIXSENT,
  CFGINTERRUPTMSIXVFENABLE,
  CFGINTERRUPTMSIXVFMASK,
  CFGINTERRUPTSENT,
  CFGLINKPOWERSTATE,
  CFGLOCALERROR,
  CFGLTRENABLE,
  CFGLTSSMSTATE,
  CFGMAXPAYLOAD,
  CFGMAXREADREQ,
  CFGMGMTREADDATA,
  CFGMGMTREADWRITEDONE,
  CFGMSGRECEIVED,
  CFGMSGRECEIVEDDATA,
  CFGMSGRECEIVEDTYPE,
  CFGMSGTRANSMITDONE,
  CFGNEGOTIATEDWIDTH,
  CFGOBFFENABLE,
  CFGPERFUNCSTATUSDATA,
  CFGPERFUNCTIONUPDATEDONE,
  CFGPHYLINKDOWN,
  CFGPHYLINKSTATUS,
  CFGPLSTATUSCHANGE,
  CFGPOWERSTATECHANGEINTERRUPT,
  CFGRCBSTATUS,
  CFGTPHFUNCTIONNUM,
  CFGTPHREQUESTERENABLE,
  CFGTPHSTMODE,
  CFGTPHSTTADDRESS,
  CFGTPHSTTREADENABLE,
  CFGTPHSTTWRITEBYTEVALID,
  CFGTPHSTTWRITEDATA,
  CFGTPHSTTWRITEENABLE,
  CFGVFFLRINPROCESS,
  CFGVFPOWERSTATE,
  CFGVFSTATUS,
  CFGVFTPHREQUESTERENABLE,
  CFGVFTPHSTMODE,
  CONFMCAPDESIGNSWITCH,
  CONFMCAPEOS,
  CONFMCAPINUSEBYPCIE,
  CONFREQREADY,
  CONFRESPRDATA,
  CONFRESPVALID,
  DBGDATAOUT,
  DBGMCAPCSB,
  DBGMCAPDATA,
  DBGMCAPEOS,
  DBGMCAPERROR,
  DBGMCAPMODE,
  DBGMCAPRDATAVALID,
  DBGMCAPRDWRB,
  DBGMCAPRESET,
  DBGPLDATABLOCKRECEIVEDAFTEREDS,
  DBGPLGEN3FRAMINGERRORDETECTED,
  DBGPLGEN3SYNCHEADERERRORDETECTED,
  DBGPLINFERREDRXELECTRICALIDLE,
  DRPDO,
  DRPRDY,
  LL2LMMASTERTLPSENT0,
  LL2LMMASTERTLPSENT1,
  LL2LMMASTERTLPSENTTLPID0,
  LL2LMMASTERTLPSENTTLPID1,
  LL2LMMAXISRXTDATA,
  LL2LMMAXISRXTUSER,
  LL2LMMAXISRXTVALID,
  LL2LMSAXISTXTREADY,
  MAXISCQTDATA,
  MAXISCQTKEEP,
  MAXISCQTLAST,
  MAXISCQTUSER,
  MAXISCQTVALID,
  MAXISRCTDATA,
  MAXISRCTKEEP,
  MAXISRCTLAST,
  MAXISRCTUSER,
  MAXISRCTVALID,
  MICOMPLETIONRAMREADADDRESSAL,
  MICOMPLETIONRAMREADADDRESSAU,
  MICOMPLETIONRAMREADADDRESSBL,
  MICOMPLETIONRAMREADADDRESSBU,
  MICOMPLETIONRAMREADENABLEL,
  MICOMPLETIONRAMREADENABLEU,
  MICOMPLETIONRAMWRITEADDRESSAL,
  MICOMPLETIONRAMWRITEADDRESSAU,
  MICOMPLETIONRAMWRITEADDRESSBL,
  MICOMPLETIONRAMWRITEADDRESSBU,
  MICOMPLETIONRAMWRITEDATAL,
  MICOMPLETIONRAMWRITEDATAU,
  MICOMPLETIONRAMWRITEENABLEL,
  MICOMPLETIONRAMWRITEENABLEU,
  MIREPLAYRAMADDRESS,
  MIREPLAYRAMREADENABLE,
  MIREPLAYRAMWRITEDATA,
  MIREPLAYRAMWRITEENABLE,
  MIREQUESTRAMREADADDRESSA,
  MIREQUESTRAMREADADDRESSB,
  MIREQUESTRAMREADENABLE,
  MIREQUESTRAMWRITEADDRESSA,
  MIREQUESTRAMWRITEADDRESSB,
  MIREQUESTRAMWRITEDATA,
  MIREQUESTRAMWRITEENABLE,
  PCIECQNPREQCOUNT,
  PCIEPERST0B,
  PCIEPERST1B,
  PCIERQSEQNUM,
  PCIERQSEQNUMVLD,
  PCIERQTAG,
  PCIERQTAGAV,
  PCIERQTAGVLD,
  PCIETFCNPDAV,
  PCIETFCNPHAV,
  PIPERX0EQCONTROL,
  PIPERX0EQLPLFFS,
  PIPERX0EQLPTXPRESET,
  PIPERX0EQPRESET,
  PIPERX0POLARITY,
  PIPERX1EQCONTROL,
  PIPERX1EQLPLFFS,
  PIPERX1EQLPTXPRESET,
  PIPERX1EQPRESET,
  PIPERX1POLARITY,
  PIPERX2EQCONTROL,
  PIPERX2EQLPLFFS,
  PIPERX2EQLPTXPRESET,
  PIPERX2EQPRESET,
  PIPERX2POLARITY,
  PIPERX3EQCONTROL,
  PIPERX3EQLPLFFS,
  PIPERX3EQLPTXPRESET,
  PIPERX3EQPRESET,
  PIPERX3POLARITY,
  PIPERX4EQCONTROL,
  PIPERX4EQLPLFFS,
  PIPERX4EQLPTXPRESET,
  PIPERX4EQPRESET,
  PIPERX4POLARITY,
  PIPERX5EQCONTROL,
  PIPERX5EQLPLFFS,
  PIPERX5EQLPTXPRESET,
  PIPERX5EQPRESET,
  PIPERX5POLARITY,
  PIPERX6EQCONTROL,
  PIPERX6EQLPLFFS,
  PIPERX6EQLPTXPRESET,
  PIPERX6EQPRESET,
  PIPERX6POLARITY,
  PIPERX7EQCONTROL,
  PIPERX7EQLPLFFS,
  PIPERX7EQLPTXPRESET,
  PIPERX7EQPRESET,
  PIPERX7POLARITY,
  PIPETX0CHARISK,
  PIPETX0COMPLIANCE,
  PIPETX0DATA,
  PIPETX0DATAVALID,
  PIPETX0DEEMPH,
  PIPETX0ELECIDLE,
  PIPETX0EQCONTROL,
  PIPETX0EQDEEMPH,
  PIPETX0EQPRESET,
  PIPETX0MARGIN,
  PIPETX0POWERDOWN,
  PIPETX0RATE,
  PIPETX0RCVRDET,
  PIPETX0RESET,
  PIPETX0STARTBLOCK,
  PIPETX0SWING,
  PIPETX0SYNCHEADER,
  PIPETX1CHARISK,
  PIPETX1COMPLIANCE,
  PIPETX1DATA,
  PIPETX1DATAVALID,
  PIPETX1DEEMPH,
  PIPETX1ELECIDLE,
  PIPETX1EQCONTROL,
  PIPETX1EQDEEMPH,
  PIPETX1EQPRESET,
  PIPETX1MARGIN,
  PIPETX1POWERDOWN,
  PIPETX1RATE,
  PIPETX1RCVRDET,
  PIPETX1RESET,
  PIPETX1STARTBLOCK,
  PIPETX1SWING,
  PIPETX1SYNCHEADER,
  PIPETX2CHARISK,
  PIPETX2COMPLIANCE,
  PIPETX2DATA,
  PIPETX2DATAVALID,
  PIPETX2DEEMPH,
  PIPETX2ELECIDLE,
  PIPETX2EQCONTROL,
  PIPETX2EQDEEMPH,
  PIPETX2EQPRESET,
  PIPETX2MARGIN,
  PIPETX2POWERDOWN,
  PIPETX2RATE,
  PIPETX2RCVRDET,
  PIPETX2RESET,
  PIPETX2STARTBLOCK,
  PIPETX2SWING,
  PIPETX2SYNCHEADER,
  PIPETX3CHARISK,
  PIPETX3COMPLIANCE,
  PIPETX3DATA,
  PIPETX3DATAVALID,
  PIPETX3DEEMPH,
  PIPETX3ELECIDLE,
  PIPETX3EQCONTROL,
  PIPETX3EQDEEMPH,
  PIPETX3EQPRESET,
  PIPETX3MARGIN,
  PIPETX3POWERDOWN,
  PIPETX3RATE,
  PIPETX3RCVRDET,
  PIPETX3RESET,
  PIPETX3STARTBLOCK,
  PIPETX3SWING,
  PIPETX3SYNCHEADER,
  PIPETX4CHARISK,
  PIPETX4COMPLIANCE,
  PIPETX4DATA,
  PIPETX4DATAVALID,
  PIPETX4DEEMPH,
  PIPETX4ELECIDLE,
  PIPETX4EQCONTROL,
  PIPETX4EQDEEMPH,
  PIPETX4EQPRESET,
  PIPETX4MARGIN,
  PIPETX4POWERDOWN,
  PIPETX4RATE,
  PIPETX4RCVRDET,
  PIPETX4RESET,
  PIPETX4STARTBLOCK,
  PIPETX4SWING,
  PIPETX4SYNCHEADER,
  PIPETX5CHARISK,
  PIPETX5COMPLIANCE,
  PIPETX5DATA,
  PIPETX5DATAVALID,
  PIPETX5DEEMPH,
  PIPETX5ELECIDLE,
  PIPETX5EQCONTROL,
  PIPETX5EQDEEMPH,
  PIPETX5EQPRESET,
  PIPETX5MARGIN,
  PIPETX5POWERDOWN,
  PIPETX5RATE,
  PIPETX5RCVRDET,
  PIPETX5RESET,
  PIPETX5STARTBLOCK,
  PIPETX5SWING,
  PIPETX5SYNCHEADER,
  PIPETX6CHARISK,
  PIPETX6COMPLIANCE,
  PIPETX6DATA,
  PIPETX6DATAVALID,
  PIPETX6DEEMPH,
  PIPETX6ELECIDLE,
  PIPETX6EQCONTROL,
  PIPETX6EQDEEMPH,
  PIPETX6EQPRESET,
  PIPETX6MARGIN,
  PIPETX6POWERDOWN,
  PIPETX6RATE,
  PIPETX6RCVRDET,
  PIPETX6RESET,
  PIPETX6STARTBLOCK,
  PIPETX6SWING,
  PIPETX6SYNCHEADER,
  PIPETX7CHARISK,
  PIPETX7COMPLIANCE,
  PIPETX7DATA,
  PIPETX7DATAVALID,
  PIPETX7DEEMPH,
  PIPETX7ELECIDLE,
  PIPETX7EQCONTROL,
  PIPETX7EQDEEMPH,
  PIPETX7EQPRESET,
  PIPETX7MARGIN,
  PIPETX7POWERDOWN,
  PIPETX7RATE,
  PIPETX7RCVRDET,
  PIPETX7RESET,
  PIPETX7STARTBLOCK,
  PIPETX7SWING,
  PIPETX7SYNCHEADER,
  PLEQINPROGRESS,
  PLEQPHASE,
  PMVOUT,
  SAXISCCTREADY,
  SAXISRQTREADY,
  SCANOUT,
  SPAREOUT,
  XILUNCONNBOUT,
  XILUNCONNOUT,
  CFGCONFIGSPACEENABLE,
  CFGDEVID,
  CFGDSBUSNUMBER,
  CFGDSDEVICENUMBER,
  CFGDSFUNCTIONNUMBER,
  CFGDSN,
  CFGDSPORTNUMBER,
  CFGERRCORIN,
  CFGERRUNCORIN,
  CFGEXTREADDATA,
  CFGEXTREADDATAVALID,
  CFGFCSEL,
  CFGFLRDONE,
  CFGHOTRESETIN,
  CFGINTERRUPTINT,
  CFGINTERRUPTMSIATTR,
  CFGINTERRUPTMSIFUNCTIONNUMBER,
  CFGINTERRUPTMSIINT,
  CFGINTERRUPTMSIPENDINGSTATUS,
  CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
  CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
  CFGINTERRUPTMSISELECT,
  CFGINTERRUPTMSITPHPRESENT,
  CFGINTERRUPTMSITPHSTTAG,
  CFGINTERRUPTMSITPHTYPE,
  CFGINTERRUPTMSIXADDRESS,
  CFGINTERRUPTMSIXDATA,
  CFGINTERRUPTMSIXINT,
  CFGINTERRUPTPENDING,
  CFGLINKTRAININGENABLE,
  CFGMGMTADDR,
  CFGMGMTBYTEENABLE,
  CFGMGMTREAD,
  CFGMGMTTYPE1CFGREGACCESS,
  CFGMGMTWRITE,
  CFGMGMTWRITEDATA,
  CFGMSGTRANSMIT,
  CFGMSGTRANSMITDATA,
  CFGMSGTRANSMITTYPE,
  CFGPERFUNCSTATUSCONTROL,
  CFGPERFUNCTIONNUMBER,
  CFGPERFUNCTIONOUTPUTREQUEST,
  CFGPOWERSTATECHANGEACK,
  CFGREQPMTRANSITIONL23READY,
  CFGREVID,
  CFGSUBSYSID,
  CFGSUBSYSVENDID,
  CFGTPHSTTREADDATA,
  CFGTPHSTTREADDATAVALID,
  CFGVENDID,
  CFGVFFLRDONE,
  CONFMCAPREQUESTBYCONF,
  CONFREQDATA,
  CONFREQREGNUM,
  CONFREQTYPE,
  CONFREQVALID,
  CORECLK,
  CORECLKMICOMPLETIONRAML,
  CORECLKMICOMPLETIONRAMU,
  CORECLKMIREPLAYRAM,
  CORECLKMIREQUESTRAM,
  DBGCFGLOCALMGMTREGOVERRIDE,
  DBGDATASEL,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  LL2LMSAXISTXTUSER,
  LL2LMSAXISTXTVALID,
  LL2LMTXTLPID0,
  LL2LMTXTLPID1,
  MAXISCQTREADY,
  MAXISRCTREADY,
  MCAPCLK,
  MCAPPERST0B,
  MCAPPERST1B,
  MGMTRESETN,
  MGMTSTICKYRESETN,
  MICOMPLETIONRAMREADDATA,
  MIREPLAYRAMREADDATA,
  MIREQUESTRAMREADDATA,
  PCIECQNPREQ,
  PIPECLK,
  PIPEEQFS,
  PIPEEQLF,
  PIPERESETN,
  PIPERX0CHARISK,
  PIPERX0DATA,
  PIPERX0DATAVALID,
  PIPERX0ELECIDLE,
  PIPERX0EQDONE,
  PIPERX0EQLPADAPTDONE,
  PIPERX0EQLPLFFSSEL,
  PIPERX0EQLPNEWTXCOEFFORPRESET,
  PIPERX0PHYSTATUS,
  PIPERX0STARTBLOCK,
  PIPERX0STATUS,
  PIPERX0SYNCHEADER,
  PIPERX0VALID,
  PIPERX1CHARISK,
  PIPERX1DATA,
  PIPERX1DATAVALID,
  PIPERX1ELECIDLE,
  PIPERX1EQDONE,
  PIPERX1EQLPADAPTDONE,
  PIPERX1EQLPLFFSSEL,
  PIPERX1EQLPNEWTXCOEFFORPRESET,
  PIPERX1PHYSTATUS,
  PIPERX1STARTBLOCK,
  PIPERX1STATUS,
  PIPERX1SYNCHEADER,
  PIPERX1VALID,
  PIPERX2CHARISK,
  PIPERX2DATA,
  PIPERX2DATAVALID,
  PIPERX2ELECIDLE,
  PIPERX2EQDONE,
  PIPERX2EQLPADAPTDONE,
  PIPERX2EQLPLFFSSEL,
  PIPERX2EQLPNEWTXCOEFFORPRESET,
  PIPERX2PHYSTATUS,
  PIPERX2STARTBLOCK,
  PIPERX2STATUS,
  PIPERX2SYNCHEADER,
  PIPERX2VALID,
  PIPERX3CHARISK,
  PIPERX3DATA,
  PIPERX3DATAVALID,
  PIPERX3ELECIDLE,
  PIPERX3EQDONE,
  PIPERX3EQLPADAPTDONE,
  PIPERX3EQLPLFFSSEL,
  PIPERX3EQLPNEWTXCOEFFORPRESET,
  PIPERX3PHYSTATUS,
  PIPERX3STARTBLOCK,
  PIPERX3STATUS,
  PIPERX3SYNCHEADER,
  PIPERX3VALID,
  PIPERX4CHARISK,
  PIPERX4DATA,
  PIPERX4DATAVALID,
  PIPERX4ELECIDLE,
  PIPERX4EQDONE,
  PIPERX4EQLPADAPTDONE,
  PIPERX4EQLPLFFSSEL,
  PIPERX4EQLPNEWTXCOEFFORPRESET,
  PIPERX4PHYSTATUS,
  PIPERX4STARTBLOCK,
  PIPERX4STATUS,
  PIPERX4SYNCHEADER,
  PIPERX4VALID,
  PIPERX5CHARISK,
  PIPERX5DATA,
  PIPERX5DATAVALID,
  PIPERX5ELECIDLE,
  PIPERX5EQDONE,
  PIPERX5EQLPADAPTDONE,
  PIPERX5EQLPLFFSSEL,
  PIPERX5EQLPNEWTXCOEFFORPRESET,
  PIPERX5PHYSTATUS,
  PIPERX5STARTBLOCK,
  PIPERX5STATUS,
  PIPERX5SYNCHEADER,
  PIPERX5VALID,
  PIPERX6CHARISK,
  PIPERX6DATA,
  PIPERX6DATAVALID,
  PIPERX6ELECIDLE,
  PIPERX6EQDONE,
  PIPERX6EQLPADAPTDONE,
  PIPERX6EQLPLFFSSEL,
  PIPERX6EQLPNEWTXCOEFFORPRESET,
  PIPERX6PHYSTATUS,
  PIPERX6STARTBLOCK,
  PIPERX6STATUS,
  PIPERX6SYNCHEADER,
  PIPERX6VALID,
  PIPERX7CHARISK,
  PIPERX7DATA,
  PIPERX7DATAVALID,
  PIPERX7ELECIDLE,
  PIPERX7EQDONE,
  PIPERX7EQLPADAPTDONE,
  PIPERX7EQLPLFFSSEL,
  PIPERX7EQLPNEWTXCOEFFORPRESET,
  PIPERX7PHYSTATUS,
  PIPERX7STARTBLOCK,
  PIPERX7STATUS,
  PIPERX7SYNCHEADER,
  PIPERX7VALID,
  PIPETX0EQCOEFF,
  PIPETX0EQDONE,
  PIPETX1EQCOEFF,
  PIPETX1EQDONE,
  PIPETX2EQCOEFF,
  PIPETX2EQDONE,
  PIPETX3EQCOEFF,
  PIPETX3EQDONE,
  PIPETX4EQCOEFF,
  PIPETX4EQDONE,
  PIPETX5EQCOEFF,
  PIPETX5EQDONE,
  PIPETX6EQCOEFF,
  PIPETX6EQDONE,
  PIPETX7EQCOEFF,
  PIPETX7EQDONE,
  PLEQRESETEIEOSCOUNT,
  PLGEN2UPSTREAMPREFERDEEMPH,
  PMVDIVIDE,
  PMVENABLEN,
  PMVSELECT,
  RESETN,
  SAXISCCTDATA,
  SAXISCCTKEEP,
  SAXISCCTLAST,
  SAXISCCTUSER,
  SAXISCCTVALID,
  SAXISRQTDATA,
  SAXISRQTKEEP,
  SAXISRQTLAST,
  SAXISRQTUSER,
  SAXISRQTVALID,
  SCANENABLEN,
  SCANIN,
  SCANMODEN,
  SPAREIN,
  USERCLK,
  XILUNCONNBYP,
  XILUNCONNCLK,
  XILUNCONNIN
);
  parameter ARI_CAP_ENABLE = "FALSE";
  parameter AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_CC_PARITY_CHK = "TRUE";
  parameter AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE";
  parameter [17:0] AXISTEN_IF_ENABLE_MSG_ROUTE = 18'h00000;
  parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE";
  parameter AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_RC_STRADDLE = "FALSE";
  parameter AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_RQ_PARITY_CHK = "TRUE";
  parameter [1:0] AXISTEN_IF_WIDTH = 2'h2;
  parameter CRM_CORE_CLK_FREQ_500 = "TRUE";
  parameter [1:0] CRM_USER_CLK_FREQ = 2'h2;
  parameter DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE = "FALSE";
  parameter DEBUG_PL_DISABLE_EI_INFER_IN_L0 = "FALSE";
  parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS = "FALSE";
  parameter [7:0] DNSTREAM_LINK_NUM = 8'h00;
  parameter [8:0] LL_ACK_TIMEOUT = 9'h000;
  parameter LL_ACK_TIMEOUT_EN = "FALSE";
  parameter integer LL_ACK_TIMEOUT_FUNC = 0;
  parameter [15:0] LL_CPL_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_NP_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_P_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [8:0] LL_REPLAY_TIMEOUT = 9'h000;
  parameter LL_REPLAY_TIMEOUT_EN = "FALSE";
  parameter integer LL_REPLAY_TIMEOUT_FUNC = 0;
  parameter [9:0] LTR_TX_MESSAGE_MINIMUM_INTERVAL = 10'h0FA;
  parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE";
  parameter LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE";
  parameter [11:0] MCAP_CAP_NEXTPTR = 12'h000;
  parameter MCAP_CONFIGURE_OVERRIDE = "FALSE";
  parameter MCAP_ENABLE = "FALSE";
  parameter MCAP_EOS_DESIGN_SWITCH = "FALSE";
  parameter [31:0] MCAP_FPGA_BITSTREAM_VERSION = 32'h00000000;
  parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_INPUT_GATE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_INTERRUPT_ON_MCAP_EOS = "FALSE";
  parameter MCAP_INTERRUPT_ON_MCAP_ERROR = "FALSE";
  parameter [15:0] MCAP_VSEC_ID = 16'h0000;
  parameter [11:0] MCAP_VSEC_LEN = 12'h02C;
  parameter [3:0] MCAP_VSEC_REV = 4'h0;
  parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF0_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF0_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [3:0] PF0_ARI_CAP_VER = 4'h1;
  parameter [5:0] PF0_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF0_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF0_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF0_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF0_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF0_BIST_REGISTER = 8'h00;
  parameter [7:0] PF0_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF0_CLASS_CODE = 24'h000000;
  parameter [15:0] PF0_DEVICE_ID = 16'h0000;
  parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE = "FALSE";
  parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE";
  parameter PF0_DEV_CAP2_LTR_SUPPORT = "TRUE";
  parameter [1:0] PF0_DEV_CAP2_OBFF_SUPPORT = 2'h0;
  parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE";
  parameter integer PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = 0;
  parameter integer PF0_DEV_CAP_ENDPOINT_L1_LATENCY = 0;
  parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED = "TRUE";
  parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "TRUE";
  parameter [2:0] PF0_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF0_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF0_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF0_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF0_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF0_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF0_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF0_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF0_INTERRUPT_PIN = 3'h1;
  parameter integer PF0_LINK_CAP_ASPM_SUPPORT = 0;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = 7;
  parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE";
  parameter [9:0] PF0_LTR_CAP_MAX_NOSNOOP_LAT = 10'h000;
  parameter [9:0] PF0_LTR_CAP_MAX_SNOOP_LAT = 10'h000;
  parameter [11:0] PF0_LTR_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_LTR_CAP_VER = 4'h1;
  parameter [7:0] PF0_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF0_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF0_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF0_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF0_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF0_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF0_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF0_PB_CAP_NEXTPTR = 12'h000;
  parameter PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF0_PB_CAP_VER = 4'h1;
  parameter [7:0] PF0_PM_CAP_ID = 8'h01;
  parameter [7:0] PF0_PM_CAP_NEXTPTR = 8'h00;
  parameter PF0_PM_CAP_PMESUPPORT_D0 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D1 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D3HOT = "TRUE";
  parameter PF0_PM_CAP_SUPP_D1_STATE = "TRUE";
  parameter [2:0] PF0_PM_CAP_VER_ID = 3'h3;
  parameter PF0_PM_CSR_NOSOFTRESET = "TRUE";
  parameter PF0_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF0_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF0_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF0_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF0_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF0_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF0_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF0_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF0_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF0_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF0_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF0_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF0_RBAR_NUM = 3'h1;
  parameter [7:0] PF0_REVISION_ID = 8'h00;
  parameter [11:0] PF0_SECONDARY_PCIE_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF0_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF0_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF0_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF0_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF0_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF0_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF0_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF0_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF0_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF0_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF0_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF0_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF0_SUBSYSTEM_ID = 16'h0000;
  parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF0_TPHR_CAP_ENABLE = "FALSE";
  parameter PF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF0_TPHR_CAP_VER = 4'h1;
  parameter PF0_VC_CAP_ENABLE = "FALSE";
  parameter [11:0] PF0_VC_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_VC_CAP_VER = 4'h1;
  parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF1_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF1_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF1_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF1_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF1_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF1_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF1_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF1_BIST_REGISTER = 8'h00;
  parameter [7:0] PF1_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF1_CLASS_CODE = 24'h000000;
  parameter [15:0] PF1_DEVICE_ID = 16'h0000;
  parameter [2:0] PF1_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF1_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF1_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF1_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF1_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF1_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF1_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF1_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF1_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF1_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF1_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF1_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF1_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF1_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF1_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF1_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF1_PB_CAP_NEXTPTR = 12'h000;
  parameter PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF1_PB_CAP_VER = 4'h1;
  parameter [7:0] PF1_PM_CAP_ID = 8'h01;
  parameter [7:0] PF1_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] PF1_PM_CAP_VER_ID = 3'h3;
  parameter PF1_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF1_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF1_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF1_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF1_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF1_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF1_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF1_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF1_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF1_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF1_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF1_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF1_RBAR_NUM = 3'h1;
  parameter [7:0] PF1_REVISION_ID = 8'h00;
  parameter [4:0] PF1_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF1_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF1_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF1_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF1_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF1_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF1_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF1_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF1_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF1_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF1_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF1_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF1_SUBSYSTEM_ID = 16'h0000;
  parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF1_TPHR_CAP_ENABLE = "FALSE";
  parameter PF1_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF1_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF1_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF1_TPHR_CAP_VER = 4'h1;
  parameter PF2_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF2_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF2_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF2_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF2_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF2_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF2_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF2_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF2_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF2_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF2_BIST_REGISTER = 8'h00;
  parameter [7:0] PF2_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF2_CLASS_CODE = 24'h000000;
  parameter [15:0] PF2_DEVICE_ID = 16'h0000;
  parameter [2:0] PF2_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF2_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF2_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF2_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF2_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF2_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF2_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF2_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF2_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF2_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF2_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF2_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF2_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF2_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF2_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF2_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF2_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF2_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF2_PB_CAP_NEXTPTR = 12'h000;
  parameter PF2_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF2_PB_CAP_VER = 4'h1;
  parameter [7:0] PF2_PM_CAP_ID = 8'h01;
  parameter [7:0] PF2_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] PF2_PM_CAP_VER_ID = 3'h3;
  parameter PF2_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF2_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF2_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF2_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF2_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF2_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF2_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF2_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF2_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF2_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF2_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF2_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF2_RBAR_NUM = 3'h1;
  parameter [7:0] PF2_REVISION_ID = 8'h00;
  parameter [4:0] PF2_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF2_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF2_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF2_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF2_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF2_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF2_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF2_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF2_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF2_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF2_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF2_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF2_SUBSYSTEM_ID = 16'h0000;
  parameter PF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF2_TPHR_CAP_ENABLE = "FALSE";
  parameter PF2_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF2_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF2_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF2_TPHR_CAP_VER = 4'h1;
  parameter PF3_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF3_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF3_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF3_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF3_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF3_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF3_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF3_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF3_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF3_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF3_BIST_REGISTER = 8'h00;
  parameter [7:0] PF3_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF3_CLASS_CODE = 24'h000000;
  parameter [15:0] PF3_DEVICE_ID = 16'h0000;
  parameter [2:0] PF3_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF3_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF3_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF3_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF3_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF3_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF3_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF3_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF3_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF3_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF3_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF3_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF3_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF3_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF3_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF3_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF3_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF3_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF3_PB_CAP_NEXTPTR = 12'h000;
  parameter PF3_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF3_PB_CAP_VER = 4'h1;
  parameter [7:0] PF3_PM_CAP_ID = 8'h01;
  parameter [7:0] PF3_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] PF3_PM_CAP_VER_ID = 3'h3;
  parameter PF3_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF3_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF3_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF3_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF3_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF3_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF3_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF3_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF3_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF3_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF3_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF3_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF3_RBAR_NUM = 3'h1;
  parameter [7:0] PF3_REVISION_ID = 8'h00;
  parameter [4:0] PF3_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF3_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF3_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF3_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF3_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF3_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF3_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF3_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF3_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF3_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF3_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF3_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF3_SUBSYSTEM_ID = 16'h0000;
  parameter PF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF3_TPHR_CAP_ENABLE = "FALSE";
  parameter PF3_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF3_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF3_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF3_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF3_TPHR_CAP_VER = 4'h1;
  parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 = "FALSE";
  parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 = "FALSE";
  parameter PL_DISABLE_EI_INFER_IN_L0 = "FALSE";
  parameter PL_DISABLE_GEN3_DC_BALANCE = "FALSE";
  parameter PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP = "TRUE";
  parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR = "FALSE";
  parameter PL_DISABLE_SCRAMBLING = "FALSE";
  parameter PL_DISABLE_SYNC_HEADER_FRAMING_ERROR = "FALSE";
  parameter PL_DISABLE_UPCONFIG_CAPABLE = "FALSE";
  parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE";
  parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE";
  parameter [4:0] PL_EQ_ADAPT_ITER_COUNT = 5'h02;
  parameter [1:0] PL_EQ_ADAPT_REJECT_RETRY_COUNT = 2'h1;
  parameter PL_EQ_BYPASS_PHASE23 = "FALSE";
  parameter [2:0] PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT = 3'h3;
  parameter [3:0] PL_EQ_DEFAULT_GEN3_TX_PRESET = 4'h4;
  parameter PL_EQ_PHASE01_RX_ADAPT = "FALSE";
  parameter PL_EQ_SHORT_ADAPT_PHASE = "FALSE";
  parameter [15:0] PL_LANE0_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE1_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE2_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE3_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE4_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE5_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE6_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE7_EQ_CONTROL = 16'h3F00;
  parameter [2:0] PL_LINK_CAP_MAX_LINK_SPEED = 3'h4;
  parameter [3:0] PL_LINK_CAP_MAX_LINK_WIDTH = 4'h8;
  parameter integer PL_N_FTS_COMCLK_GEN1 = 255;
  parameter integer PL_N_FTS_COMCLK_GEN2 = 255;
  parameter integer PL_N_FTS_COMCLK_GEN3 = 255;
  parameter integer PL_N_FTS_GEN1 = 255;
  parameter integer PL_N_FTS_GEN2 = 255;
  parameter integer PL_N_FTS_GEN3 = 255;
  parameter PL_REPORT_ALL_PHY_ERRORS = "TRUE";
  parameter PL_SIM_FAST_LINK_TRAINING = "FALSE";
  parameter PL_UPSTREAM_FACING = "TRUE";
  parameter [15:0] PM_ASPML0S_TIMEOUT = 16'h05DC;
  parameter [19:0] PM_ASPML1_ENTRY_DELAY = 20'h00000;
  parameter PM_ENABLE_L23_ENTRY = "FALSE";
  parameter PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE";
  parameter [31:0] PM_L1_REENTRY_DELAY = 32'h00000000;
  parameter [19:0] PM_PME_SERVICE_TIMEOUT_DELAY = 20'h186A0;
  parameter [15:0] PM_PME_TURNOFF_ACK_DELAY = 16'h0064;
  parameter [31:0] SIM_JTAG_IDCODE = 32'h00000000;
  parameter SIM_VERSION = "1.0";
  parameter integer SPARE_BIT0 = 0;
  parameter integer SPARE_BIT1 = 0;
  parameter integer SPARE_BIT2 = 0;
  parameter integer SPARE_BIT3 = 0;
  parameter integer SPARE_BIT4 = 0;
  parameter integer SPARE_BIT5 = 0;
  parameter integer SPARE_BIT6 = 0;
  parameter integer SPARE_BIT7 = 0;
  parameter integer SPARE_BIT8 = 0;
  parameter [7:0] SPARE_BYTE0 = 8'h00;
  parameter [7:0] SPARE_BYTE1 = 8'h00;
  parameter [7:0] SPARE_BYTE2 = 8'h00;
  parameter [7:0] SPARE_BYTE3 = 8'h00;
  parameter [31:0] SPARE_WORD0 = 32'h00000000;
  parameter [31:0] SPARE_WORD1 = 32'h00000000;
  parameter [31:0] SPARE_WORD2 = 32'h00000000;
  parameter [31:0] SPARE_WORD3 = 32'h00000000;
  parameter SRIOV_CAP_ENABLE = "FALSE";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
  parameter TL_COMPLETION_RAM_SIZE_16K = "TRUE";
  parameter [23:0] TL_COMPL_TIMEOUT_REG0 = 24'hBEBC20;
  parameter [27:0] TL_COMPL_TIMEOUT_REG1 = 28'h2FAF080;
  parameter [11:0] TL_CREDITS_CD = 12'h3E0;
  parameter [7:0] TL_CREDITS_CH = 8'h20;
  parameter [11:0] TL_CREDITS_NPD = 12'h028;
  parameter [7:0] TL_CREDITS_NPH = 8'h20;
  parameter [11:0] TL_CREDITS_PD = 12'h198;
  parameter [7:0] TL_CREDITS_PH = 8'h20;
  parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "TRUE";
  parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter TL_LEGACY_MODE_ENABLE = "FALSE";
  parameter [1:0] TL_PF_ENABLE_REG = 2'h0;
  parameter TL_TX_MUX_STRICT_PRIORITY = "TRUE";
  parameter TWO_LAYER_MODE_DLCMSM_ENABLE = "TRUE";
  parameter TWO_LAYER_MODE_ENABLE = "FALSE";
  parameter TWO_LAYER_MODE_WIDTH_256 = "TRUE";
  parameter [11:0] VF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VF0_CAPABILITY_POINTER = 8'h50;
  parameter integer VF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF0_PM_CAP_ID = 8'h01;
  parameter [7:0] VF0_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF0_PM_CAP_VER_ID = 3'h3;
  parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF0_TPHR_CAP_ENABLE = "FALSE";
  parameter VF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF0_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF1_PM_CAP_ID = 8'h01;
  parameter [7:0] VF1_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF1_PM_CAP_VER_ID = 3'h3;
  parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF1_TPHR_CAP_ENABLE = "FALSE";
  parameter VF1_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF1_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF1_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF1_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF2_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF2_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF2_PM_CAP_ID = 8'h01;
  parameter [7:0] VF2_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF2_PM_CAP_VER_ID = 3'h3;
  parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF2_TPHR_CAP_ENABLE = "FALSE";
  parameter VF2_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF2_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF2_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF2_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF3_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF3_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF3_PM_CAP_ID = 8'h01;
  parameter [7:0] VF3_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF3_PM_CAP_VER_ID = 3'h3;
  parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF3_TPHR_CAP_ENABLE = "FALSE";
  parameter VF3_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF3_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF3_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF3_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF3_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF4_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF4_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF4_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF4_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF4_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF4_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF4_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF4_PM_CAP_ID = 8'h01;
  parameter [7:0] VF4_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF4_PM_CAP_VER_ID = 3'h3;
  parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF4_TPHR_CAP_ENABLE = "FALSE";
  parameter VF4_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF4_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF4_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF4_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF4_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF4_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF5_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF5_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF5_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF5_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF5_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF5_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF5_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF5_PM_CAP_ID = 8'h01;
  parameter [7:0] VF5_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF5_PM_CAP_VER_ID = 3'h3;
  parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF5_TPHR_CAP_ENABLE = "FALSE";
  parameter VF5_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF5_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF5_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF5_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF5_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF5_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF6_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF6_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF6_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF6_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF6_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF6_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF6_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF6_PM_CAP_ID = 8'h01;
  parameter [7:0] VF6_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF6_PM_CAP_VER_ID = 3'h3;
  parameter VF6_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF6_TPHR_CAP_ENABLE = "FALSE";
  parameter VF6_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF6_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF6_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF6_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF6_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF6_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF7_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF7_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF7_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF7_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF7_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF7_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF7_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF7_PM_CAP_ID = 8'h01;
  parameter [7:0] VF7_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF7_PM_CAP_VER_ID = 3'h3;
  parameter VF7_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF7_TPHR_CAP_ENABLE = "FALSE";
  parameter VF7_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF7_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF7_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF7_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF7_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF7_TPHR_CAP_VER = 4'h1;
   output CFGERRCOROUT;
   output CFGERRFATALOUT;
   output CFGERRNONFATALOUT;
   output CFGEXTREADRECEIVED;
   output CFGEXTWRITERECEIVED;
   output CFGHOTRESETOUT;
   output CFGINTERRUPTMSIFAIL;
   output CFGINTERRUPTMSIMASKUPDATE;
   output CFGINTERRUPTMSISENT;
   output CFGINTERRUPTMSIXFAIL;
   output CFGINTERRUPTMSIXSENT;
   output CFGINTERRUPTSENT;
   output CFGLOCALERROR;
   output CFGLTRENABLE;
   output CFGMGMTREADWRITEDONE;
   output CFGMSGRECEIVED;
   output CFGMSGTRANSMITDONE;
   output CFGPERFUNCTIONUPDATEDONE;
   output CFGPHYLINKDOWN;
   output CFGPLSTATUSCHANGE;
   output CFGPOWERSTATECHANGEINTERRUPT;
   output CFGTPHSTTREADENABLE;
   output CFGTPHSTTWRITEENABLE;
   output CONFMCAPDESIGNSWITCH;
   output CONFMCAPEOS;
   output CONFMCAPINUSEBYPCIE;
   output CONFREQREADY;
   output CONFRESPVALID;
   output DBGMCAPCSB;
   output DBGMCAPEOS;
   output DBGMCAPERROR;
   output DBGMCAPMODE;
   output DBGMCAPRDATAVALID;
   output DBGMCAPRDWRB;
   output DBGMCAPRESET;
   output DBGPLDATABLOCKRECEIVEDAFTEREDS;
   output DBGPLGEN3FRAMINGERRORDETECTED;
   output DBGPLGEN3SYNCHEADERERRORDETECTED;
   output DRPRDY;
   output LL2LMMASTERTLPSENT0;
   output LL2LMMASTERTLPSENT1;
   output MAXISCQTLAST;
   output MAXISCQTVALID;
   output MAXISRCTLAST;
   output MAXISRCTVALID;
   output PCIEPERST0B;
   output PCIEPERST1B;
   output PCIERQSEQNUMVLD;
   output PCIERQTAGVLD;
   output PIPERX0POLARITY;
   output PIPERX1POLARITY;
   output PIPERX2POLARITY;
   output PIPERX3POLARITY;
   output PIPERX4POLARITY;
   output PIPERX5POLARITY;
   output PIPERX6POLARITY;
   output PIPERX7POLARITY;
   output PIPETX0COMPLIANCE;
   output PIPETX0DATAVALID;
   output PIPETX0DEEMPH;
   output PIPETX0ELECIDLE;
   output PIPETX0RCVRDET;
   output PIPETX0RESET;
   output PIPETX0STARTBLOCK;
   output PIPETX0SWING;
   output PIPETX1COMPLIANCE;
   output PIPETX1DATAVALID;
   output PIPETX1DEEMPH;
   output PIPETX1ELECIDLE;
   output PIPETX1RCVRDET;
   output PIPETX1RESET;
   output PIPETX1STARTBLOCK;
   output PIPETX1SWING;
   output PIPETX2COMPLIANCE;
   output PIPETX2DATAVALID;
   output PIPETX2DEEMPH;
   output PIPETX2ELECIDLE;
   output PIPETX2RCVRDET;
   output PIPETX2RESET;
   output PIPETX2STARTBLOCK;
   output PIPETX2SWING;
   output PIPETX3COMPLIANCE;
   output PIPETX3DATAVALID;
   output PIPETX3DEEMPH;
   output PIPETX3ELECIDLE;
   output PIPETX3RCVRDET;
   output PIPETX3RESET;
   output PIPETX3STARTBLOCK;
   output PIPETX3SWING;
   output PIPETX4COMPLIANCE;
   output PIPETX4DATAVALID;
   output PIPETX4DEEMPH;
   output PIPETX4ELECIDLE;
   output PIPETX4RCVRDET;
   output PIPETX4RESET;
   output PIPETX4STARTBLOCK;
   output PIPETX4SWING;
   output PIPETX5COMPLIANCE;
   output PIPETX5DATAVALID;
   output PIPETX5DEEMPH;
   output PIPETX5ELECIDLE;
   output PIPETX5RCVRDET;
   output PIPETX5RESET;
   output PIPETX5STARTBLOCK;
   output PIPETX5SWING;
   output PIPETX6COMPLIANCE;
   output PIPETX6DATAVALID;
   output PIPETX6DEEMPH;
   output PIPETX6ELECIDLE;
   output PIPETX6RCVRDET;
   output PIPETX6RESET;
   output PIPETX6STARTBLOCK;
   output PIPETX6SWING;
   output PIPETX7COMPLIANCE;
   output PIPETX7DATAVALID;
   output PIPETX7DEEMPH;
   output PIPETX7ELECIDLE;
   output PIPETX7RCVRDET;
   output PIPETX7RESET;
   output PIPETX7STARTBLOCK;
   output PIPETX7SWING;
   output PLEQINPROGRESS;
   output PMVOUT;
   output [11:0] CFGFCCPLD;
   output [11:0] CFGFCNPD;
   output [11:0] CFGFCPD;
   output [11:0] CFGFUNCTIONPOWERSTATE;
   output [11:0] CFGINTERRUPTMSIMMENABLE;
   output [11:0] CFGTPHSTMODE;
   output [143:0] MIREPLAYRAMWRITEDATA;
   output [143:0] MIREQUESTRAMWRITEDATA;
   output [15:0] CFGFUNCTIONSTATUS;
   output [15:0] CFGPERFUNCSTATUSDATA;
   output [15:0] CFGVFSTATUS;
   output [15:0] DBGDATAOUT;
   output [15:0] DRPDO;
   output [17:0] LL2LMMAXISRXTUSER;
   output [1:0] CFGLINKPOWERSTATE;
   output [1:0] CFGOBFFENABLE;
   output [1:0] CFGPHYLINKSTATUS;
   output [1:0] MIREPLAYRAMREADENABLE;
   output [1:0] MIREPLAYRAMWRITEENABLE;
   output [1:0] PCIERQTAGAV;
   output [1:0] PCIETFCNPDAV;
   output [1:0] PCIETFCNPHAV;
   output [1:0] PIPERX0EQCONTROL;
   output [1:0] PIPERX1EQCONTROL;
   output [1:0] PIPERX2EQCONTROL;
   output [1:0] PIPERX3EQCONTROL;
   output [1:0] PIPERX4EQCONTROL;
   output [1:0] PIPERX5EQCONTROL;
   output [1:0] PIPERX6EQCONTROL;
   output [1:0] PIPERX7EQCONTROL;
   output [1:0] PIPETX0CHARISK;
   output [1:0] PIPETX0EQCONTROL;
   output [1:0] PIPETX0POWERDOWN;
   output [1:0] PIPETX0RATE;
   output [1:0] PIPETX0SYNCHEADER;
   output [1:0] PIPETX1CHARISK;
   output [1:0] PIPETX1EQCONTROL;
   output [1:0] PIPETX1POWERDOWN;
   output [1:0] PIPETX1RATE;
   output [1:0] PIPETX1SYNCHEADER;
   output [1:0] PIPETX2CHARISK;
   output [1:0] PIPETX2EQCONTROL;
   output [1:0] PIPETX2POWERDOWN;
   output [1:0] PIPETX2RATE;
   output [1:0] PIPETX2SYNCHEADER;
   output [1:0] PIPETX3CHARISK;
   output [1:0] PIPETX3EQCONTROL;
   output [1:0] PIPETX3POWERDOWN;
   output [1:0] PIPETX3RATE;
   output [1:0] PIPETX3SYNCHEADER;
   output [1:0] PIPETX4CHARISK;
   output [1:0] PIPETX4EQCONTROL;
   output [1:0] PIPETX4POWERDOWN;
   output [1:0] PIPETX4RATE;
   output [1:0] PIPETX4SYNCHEADER;
   output [1:0] PIPETX5CHARISK;
   output [1:0] PIPETX5EQCONTROL;
   output [1:0] PIPETX5POWERDOWN;
   output [1:0] PIPETX5RATE;
   output [1:0] PIPETX5SYNCHEADER;
   output [1:0] PIPETX6CHARISK;
   output [1:0] PIPETX6EQCONTROL;
   output [1:0] PIPETX6POWERDOWN;
   output [1:0] PIPETX6RATE;
   output [1:0] PIPETX6SYNCHEADER;
   output [1:0] PIPETX7CHARISK;
   output [1:0] PIPETX7EQCONTROL;
   output [1:0] PIPETX7POWERDOWN;
   output [1:0] PIPETX7RATE;
   output [1:0] PIPETX7SYNCHEADER;
   output [1:0] PLEQPHASE;
   output [23:0] CFGVFPOWERSTATE;
   output [23:0] CFGVFTPHSTMODE;
   output [255:0] LL2LMMAXISRXTDATA;
   output [255:0] MAXISCQTDATA;
   output [255:0] MAXISRCTDATA;
   output [2:0] CFGCURRENTSPEED;
   output [2:0] CFGMAXPAYLOAD;
   output [2:0] CFGMAXREADREQ;
   output [2:0] PIPERX0EQPRESET;
   output [2:0] PIPERX1EQPRESET;
   output [2:0] PIPERX2EQPRESET;
   output [2:0] PIPERX3EQPRESET;
   output [2:0] PIPERX4EQPRESET;
   output [2:0] PIPERX5EQPRESET;
   output [2:0] PIPERX6EQPRESET;
   output [2:0] PIPERX7EQPRESET;
   output [2:0] PIPETX0MARGIN;
   output [2:0] PIPETX1MARGIN;
   output [2:0] PIPETX2MARGIN;
   output [2:0] PIPETX3MARGIN;
   output [2:0] PIPETX4MARGIN;
   output [2:0] PIPETX5MARGIN;
   output [2:0] PIPETX6MARGIN;
   output [2:0] PIPETX7MARGIN;
   output [31:0] CFGEXTWRITEDATA;
   output [31:0] CFGINTERRUPTMSIDATA;
   output [31:0] CFGMGMTREADDATA;
   output [31:0] CFGTPHSTTWRITEDATA;
   output [31:0] CONFRESPRDATA;
   output [31:0] DBGMCAPDATA;
   output [31:0] PIPETX0DATA;
   output [31:0] PIPETX1DATA;
   output [31:0] PIPETX2DATA;
   output [31:0] PIPETX3DATA;
   output [31:0] PIPETX4DATA;
   output [31:0] PIPETX5DATA;
   output [31:0] PIPETX6DATA;
   output [31:0] PIPETX7DATA;
   output [31:0] SPAREOUT;
   output [3:0] CFGDPASUBSTATECHANGE;
   output [3:0] CFGEXTWRITEBYTEENABLE;
   output [3:0] CFGFLRINPROCESS;
   output [3:0] CFGINTERRUPTMSIENABLE;
   output [3:0] CFGINTERRUPTMSIXENABLE;
   output [3:0] CFGINTERRUPTMSIXMASK;
   output [3:0] CFGNEGOTIATEDWIDTH;
   output [3:0] CFGRCBSTATUS;
   output [3:0] CFGTPHFUNCTIONNUM;
   output [3:0] CFGTPHREQUESTERENABLE;
   output [3:0] CFGTPHSTTWRITEBYTEVALID;
   output [3:0] LL2LMMASTERTLPSENTTLPID0;
   output [3:0] LL2LMMASTERTLPSENTTLPID1;
   output [3:0] MICOMPLETIONRAMREADENABLEL;
   output [3:0] MICOMPLETIONRAMREADENABLEU;
   output [3:0] MICOMPLETIONRAMWRITEENABLEL;
   output [3:0] MICOMPLETIONRAMWRITEENABLEU;
   output [3:0] MIREQUESTRAMREADENABLE;
   output [3:0] MIREQUESTRAMWRITEENABLE;
   output [3:0] PCIERQSEQNUM;
   output [3:0] PIPERX0EQLPTXPRESET;
   output [3:0] PIPERX1EQLPTXPRESET;
   output [3:0] PIPERX2EQLPTXPRESET;
   output [3:0] PIPERX3EQLPTXPRESET;
   output [3:0] PIPERX4EQLPTXPRESET;
   output [3:0] PIPERX5EQLPTXPRESET;
   output [3:0] PIPERX6EQLPTXPRESET;
   output [3:0] PIPERX7EQLPTXPRESET;
   output [3:0] PIPETX0EQPRESET;
   output [3:0] PIPETX1EQPRESET;
   output [3:0] PIPETX2EQPRESET;
   output [3:0] PIPETX3EQPRESET;
   output [3:0] PIPETX4EQPRESET;
   output [3:0] PIPETX5EQPRESET;
   output [3:0] PIPETX6EQPRESET;
   output [3:0] PIPETX7EQPRESET;
   output [3:0] SAXISCCTREADY;
   output [3:0] SAXISRQTREADY;
   output [479:0] XILUNCONNBOUT;
   output [4:0] CFGMSGRECEIVEDTYPE;
   output [4:0] CFGTPHSTTADDRESS;
   output [5:0] CFGLTSSMSTATE;
   output [5:0] PCIECQNPREQCOUNT;
   output [5:0] PCIERQTAG;
   output [5:0] PIPERX0EQLPLFFS;
   output [5:0] PIPERX1EQLPLFFS;
   output [5:0] PIPERX2EQLPLFFS;
   output [5:0] PIPERX3EQLPLFFS;
   output [5:0] PIPERX4EQLPLFFS;
   output [5:0] PIPERX5EQLPLFFS;
   output [5:0] PIPERX6EQLPLFFS;
   output [5:0] PIPERX7EQLPLFFS;
   output [5:0] PIPETX0EQDEEMPH;
   output [5:0] PIPETX1EQDEEMPH;
   output [5:0] PIPETX2EQDEEMPH;
   output [5:0] PIPETX3EQDEEMPH;
   output [5:0] PIPETX4EQDEEMPH;
   output [5:0] PIPETX5EQDEEMPH;
   output [5:0] PIPETX6EQDEEMPH;
   output [5:0] PIPETX7EQDEEMPH;
   output [71:0] MICOMPLETIONRAMWRITEDATAL;
   output [71:0] MICOMPLETIONRAMWRITEDATAU;
   output [74:0] MAXISRCTUSER;
   output [7:0] CFGEXTFUNCTIONNUMBER;
   output [7:0] CFGFCCPLH;
   output [7:0] CFGFCNPH;
   output [7:0] CFGFCPH;
   output [7:0] CFGINTERRUPTMSIVFENABLE;
   output [7:0] CFGINTERRUPTMSIXVFENABLE;
   output [7:0] CFGINTERRUPTMSIXVFMASK;
   output [7:0] CFGMSGRECEIVEDDATA;
   output [7:0] CFGVFFLRINPROCESS;
   output [7:0] CFGVFTPHREQUESTERENABLE;
   output [7:0] DBGPLINFERREDRXELECTRICALIDLE;
   output [7:0] LL2LMMAXISRXTVALID;
   output [7:0] LL2LMSAXISTXTREADY;
   output [7:0] MAXISCQTKEEP;
   output [7:0] MAXISRCTKEEP;
   output [84:0] MAXISCQTUSER;
   output [860:0] XILUNCONNOUT;
   output [8:0] MIREPLAYRAMADDRESS;
   output [8:0] MIREQUESTRAMREADADDRESSA;
   output [8:0] MIREQUESTRAMREADADDRESSB;
   output [8:0] MIREQUESTRAMWRITEADDRESSA;
   output [8:0] MIREQUESTRAMWRITEADDRESSB;
   output [95:0] SCANOUT;
   output [9:0] CFGEXTREGISTERNUMBER;
   output [9:0] MICOMPLETIONRAMREADADDRESSAL;
   output [9:0] MICOMPLETIONRAMREADADDRESSAU;
   output [9:0] MICOMPLETIONRAMREADADDRESSBL;
   output [9:0] MICOMPLETIONRAMREADADDRESSBU;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSAL;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSAU;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSBL;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSBU;
   input CFGCONFIGSPACEENABLE;
   input CFGERRCORIN;
   input CFGERRUNCORIN;
   input CFGEXTREADDATAVALID;
   input CFGHOTRESETIN;
   input CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE;
   input CFGINTERRUPTMSITPHPRESENT;
   input CFGINTERRUPTMSIXINT;
   input CFGLINKTRAININGENABLE;
   input CFGMGMTREAD;
   input CFGMGMTTYPE1CFGREGACCESS;
   input CFGMGMTWRITE;
   input CFGMSGTRANSMIT;
   input CFGPERFUNCTIONOUTPUTREQUEST;
   input CFGPOWERSTATECHANGEACK;
   input CFGREQPMTRANSITIONL23READY;
   input CFGTPHSTTREADDATAVALID;
   input CONFMCAPREQUESTBYCONF;
   input CONFREQVALID;
   input CORECLK;
   input CORECLKMICOMPLETIONRAML;
   input CORECLKMICOMPLETIONRAMU;
   input CORECLKMIREPLAYRAM;
   input CORECLKMIREQUESTRAM;
   input DBGCFGLOCALMGMTREGOVERRIDE;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input LL2LMSAXISTXTVALID;
   input MCAPCLK;
   input MCAPPERST0B;
   input MCAPPERST1B;
   input MGMTRESETN;
   input MGMTSTICKYRESETN;
   input PCIECQNPREQ;
   input PIPECLK;
   input PIPERESETN;
   input PIPERX0DATAVALID;
   input PIPERX0ELECIDLE;
   input PIPERX0EQDONE;
   input PIPERX0EQLPADAPTDONE;
   input PIPERX0EQLPLFFSSEL;
   input PIPERX0PHYSTATUS;
   input PIPERX0STARTBLOCK;
   input PIPERX0VALID;
   input PIPERX1DATAVALID;
   input PIPERX1ELECIDLE;
   input PIPERX1EQDONE;
   input PIPERX1EQLPADAPTDONE;
   input PIPERX1EQLPLFFSSEL;
   input PIPERX1PHYSTATUS;
   input PIPERX1STARTBLOCK;
   input PIPERX1VALID;
   input PIPERX2DATAVALID;
   input PIPERX2ELECIDLE;
   input PIPERX2EQDONE;
   input PIPERX2EQLPADAPTDONE;
   input PIPERX2EQLPLFFSSEL;
   input PIPERX2PHYSTATUS;
   input PIPERX2STARTBLOCK;
   input PIPERX2VALID;
   input PIPERX3DATAVALID;
   input PIPERX3ELECIDLE;
   input PIPERX3EQDONE;
   input PIPERX3EQLPADAPTDONE;
   input PIPERX3EQLPLFFSSEL;
   input PIPERX3PHYSTATUS;
   input PIPERX3STARTBLOCK;
   input PIPERX3VALID;
   input PIPERX4DATAVALID;
   input PIPERX4ELECIDLE;
   input PIPERX4EQDONE;
   input PIPERX4EQLPADAPTDONE;
   input PIPERX4EQLPLFFSSEL;
   input PIPERX4PHYSTATUS;
   input PIPERX4STARTBLOCK;
   input PIPERX4VALID;
   input PIPERX5DATAVALID;
   input PIPERX5ELECIDLE;
   input PIPERX5EQDONE;
   input PIPERX5EQLPADAPTDONE;
   input PIPERX5EQLPLFFSSEL;
   input PIPERX5PHYSTATUS;
   input PIPERX5STARTBLOCK;
   input PIPERX5VALID;
   input PIPERX6DATAVALID;
   input PIPERX6ELECIDLE;
   input PIPERX6EQDONE;
   input PIPERX6EQLPADAPTDONE;
   input PIPERX6EQLPLFFSSEL;
   input PIPERX6PHYSTATUS;
   input PIPERX6STARTBLOCK;
   input PIPERX6VALID;
   input PIPERX7DATAVALID;
   input PIPERX7ELECIDLE;
   input PIPERX7EQDONE;
   input PIPERX7EQLPADAPTDONE;
   input PIPERX7EQLPLFFSSEL;
   input PIPERX7PHYSTATUS;
   input PIPERX7STARTBLOCK;
   input PIPERX7VALID;
   input PIPETX0EQDONE;
   input PIPETX1EQDONE;
   input PIPETX2EQDONE;
   input PIPETX3EQDONE;
   input PIPETX4EQDONE;
   input PIPETX5EQDONE;
   input PIPETX6EQDONE;
   input PIPETX7EQDONE;
   input PLEQRESETEIEOSCOUNT;
   input PLGEN2UPSTREAMPREFERDEEMPH;
   input PMVENABLEN;
   input RESETN;
   input SAXISCCTLAST;
   input SAXISCCTVALID;
   input SAXISRQTLAST;
   input SAXISRQTVALID;
   input SCANENABLEN;
   input SCANMODEN;
   input USERCLK;
   input [13:0] LL2LMSAXISTXTUSER;
   input [143:0] MICOMPLETIONRAMREADDATA;
   input [143:0] MIREPLAYRAMREADDATA;
   input [143:0] MIREQUESTRAMREADDATA;
   input [15:0] CFGDEVID;
   input [15:0] CFGSUBSYSID;
   input [15:0] CFGSUBSYSVENDID;
   input [15:0] CFGVENDID;
   input [15:0] DRPDI;
   input [17:0] PIPERX0EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX1EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX2EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX3EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX4EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX5EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX6EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX7EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPETX0EQCOEFF;
   input [17:0] PIPETX1EQCOEFF;
   input [17:0] PIPETX2EQCOEFF;
   input [17:0] PIPETX3EQCOEFF;
   input [17:0] PIPETX4EQCOEFF;
   input [17:0] PIPETX5EQCOEFF;
   input [17:0] PIPETX6EQCOEFF;
   input [17:0] PIPETX7EQCOEFF;
   input [18:0] CFGMGMTADDR;
   input [1919:0] XILUNCONNBYP;
   input [1:0] CFGINTERRUPTMSITPHTYPE;
   input [1:0] CONFREQTYPE;
   input [1:0] PIPERX0CHARISK;
   input [1:0] PIPERX0SYNCHEADER;
   input [1:0] PIPERX1CHARISK;
   input [1:0] PIPERX1SYNCHEADER;
   input [1:0] PIPERX2CHARISK;
   input [1:0] PIPERX2SYNCHEADER;
   input [1:0] PIPERX3CHARISK;
   input [1:0] PIPERX3SYNCHEADER;
   input [1:0] PIPERX4CHARISK;
   input [1:0] PIPERX4SYNCHEADER;
   input [1:0] PIPERX5CHARISK;
   input [1:0] PIPERX5SYNCHEADER;
   input [1:0] PIPERX6CHARISK;
   input [1:0] PIPERX6SYNCHEADER;
   input [1:0] PIPERX7CHARISK;
   input [1:0] PIPERX7SYNCHEADER;
   input [1:0] PMVDIVIDE;
   input [21:0] MAXISCQTREADY;
   input [21:0] MAXISRCTREADY;
   input [255:0] SAXISCCTDATA;
   input [255:0] SAXISRQTDATA;
   input [2:0] CFGDSFUNCTIONNUMBER;
   input [2:0] CFGFCSEL;
   input [2:0] CFGINTERRUPTMSIATTR;
   input [2:0] CFGMSGTRANSMITTYPE;
   input [2:0] CFGPERFUNCSTATUSCONTROL;
   input [2:0] PIPERX0STATUS;
   input [2:0] PIPERX1STATUS;
   input [2:0] PIPERX2STATUS;
   input [2:0] PIPERX3STATUS;
   input [2:0] PIPERX4STATUS;
   input [2:0] PIPERX5STATUS;
   input [2:0] PIPERX6STATUS;
   input [2:0] PIPERX7STATUS;
   input [2:0] PMVSELECT;
   input [3188:0] XILUNCONNIN;
   input [31:0] CFGEXTREADDATA;
   input [31:0] CFGINTERRUPTMSIINT;
   input [31:0] CFGINTERRUPTMSIPENDINGSTATUS;
   input [31:0] CFGINTERRUPTMSIXDATA;
   input [31:0] CFGMGMTWRITEDATA;
   input [31:0] CFGMSGTRANSMITDATA;
   input [31:0] CFGTPHSTTREADDATA;
   input [31:0] CONFREQDATA;
   input [31:0] PIPERX0DATA;
   input [31:0] PIPERX1DATA;
   input [31:0] PIPERX2DATA;
   input [31:0] PIPERX3DATA;
   input [31:0] PIPERX4DATA;
   input [31:0] PIPERX5DATA;
   input [31:0] PIPERX6DATA;
   input [31:0] PIPERX7DATA;
   input [31:0] SPAREIN;
   input [32:0] SAXISCCTUSER;
   input [3:0] CFGFLRDONE;
   input [3:0] CFGINTERRUPTINT;
   input [3:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
   input [3:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM;
   input [3:0] CFGINTERRUPTMSISELECT;
   input [3:0] CFGINTERRUPTPENDING;
   input [3:0] CFGMGMTBYTEENABLE;
   input [3:0] CFGPERFUNCTIONNUMBER;
   input [3:0] CONFREQREGNUM;
   input [3:0] DBGDATASEL;
   input [3:0] LL2LMTXTLPID0;
   input [3:0] LL2LMTXTLPID1;
   input [4:0] CFGDSDEVICENUMBER;
   input [59:0] SAXISRQTUSER;
   input [5:0] PIPEEQFS;
   input [5:0] PIPEEQLF;
   input [63:0] CFGDSN;
   input [63:0] CFGINTERRUPTMSIXADDRESS;
   input [7:0] CFGDSBUSNUMBER;
   input [7:0] CFGDSPORTNUMBER;
   input [7:0] CFGREVID;
   input [7:0] CFGVFFLRDONE;
   input [7:0] SAXISCCTKEEP;
   input [7:0] SAXISRQTKEEP;
   input [8:0] CFGINTERRUPTMSITPHSTTAG;
   input [950:0] XILUNCONNCLK;
   input [95:0] SCANIN;
   input [9:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PCIE_3_2_TEST (
  CFGCURRENTSPEED,
  CFGDPASUBSTATECHANGE,
  CFGERRCOROUT,
  CFGERRFATALOUT,
  CFGERRNONFATALOUT,
  CFGEXTFUNCTIONNUMBER,
  CFGEXTREADRECEIVED,
  CFGEXTREGISTERNUMBER,
  CFGEXTWRITEBYTEENABLE,
  CFGEXTWRITEDATA,
  CFGEXTWRITERECEIVED,
  CFGFCCPLD,
  CFGFCCPLH,
  CFGFCNPD,
  CFGFCNPH,
  CFGFCPD,
  CFGFCPH,
  CFGFLRINPROCESS,
  CFGFUNCTIONPOWERSTATE,
  CFGFUNCTIONSTATUS,
  CFGHOTRESETOUT,
  CFGINTERRUPTMSIDATA,
  CFGINTERRUPTMSIENABLE,
  CFGINTERRUPTMSIFAIL,
  CFGINTERRUPTMSIMASKUPDATE,
  CFGINTERRUPTMSIMMENABLE,
  CFGINTERRUPTMSISENT,
  CFGINTERRUPTMSIVFENABLE,
  CFGINTERRUPTMSIXENABLE,
  CFGINTERRUPTMSIXFAIL,
  CFGINTERRUPTMSIXMASK,
  CFGINTERRUPTMSIXSENT,
  CFGINTERRUPTMSIXVFENABLE,
  CFGINTERRUPTMSIXVFMASK,
  CFGINTERRUPTSENT,
  CFGLINKPOWERSTATE,
  CFGLOCALERROR,
  CFGLTRENABLE,
  CFGLTSSMSTATE,
  CFGMAXPAYLOAD,
  CFGMAXREADREQ,
  CFGMGMTREADDATA,
  CFGMGMTREADWRITEDONE,
  CFGMSGRECEIVED,
  CFGMSGRECEIVEDDATA,
  CFGMSGRECEIVEDTYPE,
  CFGMSGTRANSMITDONE,
  CFGNEGOTIATEDWIDTH,
  CFGOBFFENABLE,
  CFGPERFUNCSTATUSDATA,
  CFGPERFUNCTIONUPDATEDONE,
  CFGPHYLINKDOWN,
  CFGPHYLINKSTATUS,
  CFGPLSTATUSCHANGE,
  CFGPOWERSTATECHANGEINTERRUPT,
  CFGRCBSTATUS,
  CFGTPHFUNCTIONNUM,
  CFGTPHREQUESTERENABLE,
  CFGTPHSTMODE,
  CFGTPHSTTADDRESS,
  CFGTPHSTTREADENABLE,
  CFGTPHSTTWRITEBYTEVALID,
  CFGTPHSTTWRITEDATA,
  CFGTPHSTTWRITEENABLE,
  CFGVFFLRINPROCESS,
  CFGVFPOWERSTATE,
  CFGVFSTATUS,
  CFGVFTPHREQUESTERENABLE,
  CFGVFTPHSTMODE,
  CONFMCAPDESIGNSWITCH,
  CONFMCAPEOS,
  CONFMCAPINUSEBYPCIE,
  CONFREQREADY,
  CONFRESPRDATA,
  CONFRESPVALID,
  DBGDATAOUT,
  DBGMCAPCSB,
  DBGMCAPDATA,
  DBGMCAPEOS,
  DBGMCAPERROR,
  DBGMCAPMODE,
  DBGMCAPRDATAVALID,
  DBGMCAPRDWRB,
  DBGMCAPRESET,
  DBGPLDATABLOCKRECEIVEDAFTEREDS,
  DBGPLGEN3FRAMINGERRORDETECTED,
  DBGPLGEN3SYNCHEADERERRORDETECTED,
  DBGPLINFERREDRXELECTRICALIDLE,
  DRPDO,
  DRPRDY,
  LL2LMMASTERTLPSENT0,
  LL2LMMASTERTLPSENT1,
  LL2LMMASTERTLPSENTTLPID0,
  LL2LMMASTERTLPSENTTLPID1,
  LL2LMMAXISRXTDATA,
  LL2LMMAXISRXTUSER,
  LL2LMMAXISRXTVALID,
  LL2LMSAXISTXTREADY,
  MAXISCQTDATA,
  MAXISCQTKEEP,
  MAXISCQTLAST,
  MAXISCQTUSER,
  MAXISCQTVALID,
  MAXISRCTDATA,
  MAXISRCTKEEP,
  MAXISRCTLAST,
  MAXISRCTUSER,
  MAXISRCTVALID,
  MICOMPLETIONRAMREADADDRESSAL,
  MICOMPLETIONRAMREADADDRESSAU,
  MICOMPLETIONRAMREADADDRESSBL,
  MICOMPLETIONRAMREADADDRESSBU,
  MICOMPLETIONRAMREADENABLEL,
  MICOMPLETIONRAMREADENABLEU,
  MICOMPLETIONRAMWRITEADDRESSAL,
  MICOMPLETIONRAMWRITEADDRESSAU,
  MICOMPLETIONRAMWRITEADDRESSBL,
  MICOMPLETIONRAMWRITEADDRESSBU,
  MICOMPLETIONRAMWRITEDATAL,
  MICOMPLETIONRAMWRITEDATAU,
  MICOMPLETIONRAMWRITEENABLEL,
  MICOMPLETIONRAMWRITEENABLEU,
  MIREPLAYRAMADDRESS,
  MIREPLAYRAMREADENABLE,
  MIREPLAYRAMWRITEDATA,
  MIREPLAYRAMWRITEENABLE,
  MIREQUESTRAMREADADDRESSA,
  MIREQUESTRAMREADADDRESSB,
  MIREQUESTRAMREADENABLE,
  MIREQUESTRAMWRITEADDRESSA,
  MIREQUESTRAMWRITEADDRESSB,
  MIREQUESTRAMWRITEDATA,
  MIREQUESTRAMWRITEENABLE,
  PCIECQNPREQCOUNT,
  PCIEPERST0B,
  PCIEPERST1B,
  PCIERQSEQNUM,
  PCIERQSEQNUMVLD,
  PCIERQTAG,
  PCIERQTAGAV,
  PCIERQTAGVLD,
  PCIETFCNPDAV,
  PCIETFCNPHAV,
  PIPERX0EQCONTROL,
  PIPERX0EQLPLFFS,
  PIPERX0EQLPTXPRESET,
  PIPERX0EQPRESET,
  PIPERX0POLARITY,
  PIPERX1EQCONTROL,
  PIPERX1EQLPLFFS,
  PIPERX1EQLPTXPRESET,
  PIPERX1EQPRESET,
  PIPERX1POLARITY,
  PIPERX2EQCONTROL,
  PIPERX2EQLPLFFS,
  PIPERX2EQLPTXPRESET,
  PIPERX2EQPRESET,
  PIPERX2POLARITY,
  PIPERX3EQCONTROL,
  PIPERX3EQLPLFFS,
  PIPERX3EQLPTXPRESET,
  PIPERX3EQPRESET,
  PIPERX3POLARITY,
  PIPERX4EQCONTROL,
  PIPERX4EQLPLFFS,
  PIPERX4EQLPTXPRESET,
  PIPERX4EQPRESET,
  PIPERX4POLARITY,
  PIPERX5EQCONTROL,
  PIPERX5EQLPLFFS,
  PIPERX5EQLPTXPRESET,
  PIPERX5EQPRESET,
  PIPERX5POLARITY,
  PIPERX6EQCONTROL,
  PIPERX6EQLPLFFS,
  PIPERX6EQLPTXPRESET,
  PIPERX6EQPRESET,
  PIPERX6POLARITY,
  PIPERX7EQCONTROL,
  PIPERX7EQLPLFFS,
  PIPERX7EQLPTXPRESET,
  PIPERX7EQPRESET,
  PIPERX7POLARITY,
  PIPETX0CHARISK,
  PIPETX0COMPLIANCE,
  PIPETX0DATA,
  PIPETX0DATAVALID,
  PIPETX0DEEMPH,
  PIPETX0ELECIDLE,
  PIPETX0EQCONTROL,
  PIPETX0EQDEEMPH,
  PIPETX0EQPRESET,
  PIPETX0MARGIN,
  PIPETX0POWERDOWN,
  PIPETX0RATE,
  PIPETX0RCVRDET,
  PIPETX0RESET,
  PIPETX0STARTBLOCK,
  PIPETX0SWING,
  PIPETX0SYNCHEADER,
  PIPETX1CHARISK,
  PIPETX1COMPLIANCE,
  PIPETX1DATA,
  PIPETX1DATAVALID,
  PIPETX1DEEMPH,
  PIPETX1ELECIDLE,
  PIPETX1EQCONTROL,
  PIPETX1EQDEEMPH,
  PIPETX1EQPRESET,
  PIPETX1MARGIN,
  PIPETX1POWERDOWN,
  PIPETX1RATE,
  PIPETX1RCVRDET,
  PIPETX1RESET,
  PIPETX1STARTBLOCK,
  PIPETX1SWING,
  PIPETX1SYNCHEADER,
  PIPETX2CHARISK,
  PIPETX2COMPLIANCE,
  PIPETX2DATA,
  PIPETX2DATAVALID,
  PIPETX2DEEMPH,
  PIPETX2ELECIDLE,
  PIPETX2EQCONTROL,
  PIPETX2EQDEEMPH,
  PIPETX2EQPRESET,
  PIPETX2MARGIN,
  PIPETX2POWERDOWN,
  PIPETX2RATE,
  PIPETX2RCVRDET,
  PIPETX2RESET,
  PIPETX2STARTBLOCK,
  PIPETX2SWING,
  PIPETX2SYNCHEADER,
  PIPETX3CHARISK,
  PIPETX3COMPLIANCE,
  PIPETX3DATA,
  PIPETX3DATAVALID,
  PIPETX3DEEMPH,
  PIPETX3ELECIDLE,
  PIPETX3EQCONTROL,
  PIPETX3EQDEEMPH,
  PIPETX3EQPRESET,
  PIPETX3MARGIN,
  PIPETX3POWERDOWN,
  PIPETX3RATE,
  PIPETX3RCVRDET,
  PIPETX3RESET,
  PIPETX3STARTBLOCK,
  PIPETX3SWING,
  PIPETX3SYNCHEADER,
  PIPETX4CHARISK,
  PIPETX4COMPLIANCE,
  PIPETX4DATA,
  PIPETX4DATAVALID,
  PIPETX4DEEMPH,
  PIPETX4ELECIDLE,
  PIPETX4EQCONTROL,
  PIPETX4EQDEEMPH,
  PIPETX4EQPRESET,
  PIPETX4MARGIN,
  PIPETX4POWERDOWN,
  PIPETX4RATE,
  PIPETX4RCVRDET,
  PIPETX4RESET,
  PIPETX4STARTBLOCK,
  PIPETX4SWING,
  PIPETX4SYNCHEADER,
  PIPETX5CHARISK,
  PIPETX5COMPLIANCE,
  PIPETX5DATA,
  PIPETX5DATAVALID,
  PIPETX5DEEMPH,
  PIPETX5ELECIDLE,
  PIPETX5EQCONTROL,
  PIPETX5EQDEEMPH,
  PIPETX5EQPRESET,
  PIPETX5MARGIN,
  PIPETX5POWERDOWN,
  PIPETX5RATE,
  PIPETX5RCVRDET,
  PIPETX5RESET,
  PIPETX5STARTBLOCK,
  PIPETX5SWING,
  PIPETX5SYNCHEADER,
  PIPETX6CHARISK,
  PIPETX6COMPLIANCE,
  PIPETX6DATA,
  PIPETX6DATAVALID,
  PIPETX6DEEMPH,
  PIPETX6ELECIDLE,
  PIPETX6EQCONTROL,
  PIPETX6EQDEEMPH,
  PIPETX6EQPRESET,
  PIPETX6MARGIN,
  PIPETX6POWERDOWN,
  PIPETX6RATE,
  PIPETX6RCVRDET,
  PIPETX6RESET,
  PIPETX6STARTBLOCK,
  PIPETX6SWING,
  PIPETX6SYNCHEADER,
  PIPETX7CHARISK,
  PIPETX7COMPLIANCE,
  PIPETX7DATA,
  PIPETX7DATAVALID,
  PIPETX7DEEMPH,
  PIPETX7ELECIDLE,
  PIPETX7EQCONTROL,
  PIPETX7EQDEEMPH,
  PIPETX7EQPRESET,
  PIPETX7MARGIN,
  PIPETX7POWERDOWN,
  PIPETX7RATE,
  PIPETX7RCVRDET,
  PIPETX7RESET,
  PIPETX7STARTBLOCK,
  PIPETX7SWING,
  PIPETX7SYNCHEADER,
  PLEQINPROGRESS,
  PLEQPHASE,
  PMVOUT,
  SAXISCCTREADY,
  SAXISRQTREADY,
  SCANOUT,
  SPAREOUT,
  XILUNCONNOUT,
  CFGCONFIGSPACEENABLE,
  CFGDEVID,
  CFGDSBUSNUMBER,
  CFGDSDEVICENUMBER,
  CFGDSFUNCTIONNUMBER,
  CFGDSN,
  CFGDSPORTNUMBER,
  CFGERRCORIN,
  CFGERRUNCORIN,
  CFGEXTREADDATA,
  CFGEXTREADDATAVALID,
  CFGFCSEL,
  CFGFLRDONE,
  CFGHOTRESETIN,
  CFGINTERRUPTINT,
  CFGINTERRUPTMSIATTR,
  CFGINTERRUPTMSIFUNCTIONNUMBER,
  CFGINTERRUPTMSIINT,
  CFGINTERRUPTMSIPENDINGSTATUS,
  CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
  CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
  CFGINTERRUPTMSISELECT,
  CFGINTERRUPTMSITPHPRESENT,
  CFGINTERRUPTMSITPHSTTAG,
  CFGINTERRUPTMSITPHTYPE,
  CFGINTERRUPTMSIXADDRESS,
  CFGINTERRUPTMSIXDATA,
  CFGINTERRUPTMSIXINT,
  CFGINTERRUPTPENDING,
  CFGLINKTRAININGENABLE,
  CFGMGMTADDR,
  CFGMGMTBYTEENABLE,
  CFGMGMTREAD,
  CFGMGMTTYPE1CFGREGACCESS,
  CFGMGMTWRITE,
  CFGMGMTWRITEDATA,
  CFGMSGTRANSMIT,
  CFGMSGTRANSMITDATA,
  CFGMSGTRANSMITTYPE,
  CFGPERFUNCSTATUSCONTROL,
  CFGPERFUNCTIONNUMBER,
  CFGPERFUNCTIONOUTPUTREQUEST,
  CFGPOWERSTATECHANGEACK,
  CFGREQPMTRANSITIONL23READY,
  CFGREVID,
  CFGSUBSYSID,
  CFGSUBSYSVENDID,
  CFGTPHSTTREADDATA,
  CFGTPHSTTREADDATAVALID,
  CFGVENDID,
  CFGVFFLRDONE,
  CONFMCAPREQUESTBYCONF,
  CONFREQDATA,
  CONFREQREGNUM,
  CONFREQTYPE,
  CONFREQVALID,
  CORECLK,
  CORECLKMICOMPLETIONRAML,
  CORECLKMICOMPLETIONRAMU,
  CORECLKMIREPLAYRAM,
  CORECLKMIREQUESTRAM,
  DBGCFGLOCALMGMTREGOVERRIDE,
  DBGDATASEL,
  DRPADDR,
  DRPCLK,
  DRPDI,
  DRPEN,
  DRPWE,
  LL2LMSAXISTXTUSER,
  LL2LMSAXISTXTVALID,
  LL2LMTXTLPID0,
  LL2LMTXTLPID1,
  MAXISCQTREADY,
  MAXISRCTREADY,
  MCAPCLK,
  MCAPPERST0B,
  MCAPPERST1B,
  MGMTRESETN,
  MGMTSTICKYRESETN,
  MICOMPLETIONRAMREADDATA,
  MIREPLAYRAMREADDATA,
  MIREQUESTRAMREADDATA,
  PCIECQNPREQ,
  PIPECLK,
  PIPEEQFS,
  PIPEEQLF,
  PIPERESETN,
  PIPERX0CHARISK,
  PIPERX0DATA,
  PIPERX0DATAVALID,
  PIPERX0ELECIDLE,
  PIPERX0EQDONE,
  PIPERX0EQLPADAPTDONE,
  PIPERX0EQLPLFFSSEL,
  PIPERX0EQLPNEWTXCOEFFORPRESET,
  PIPERX0PHYSTATUS,
  PIPERX0STARTBLOCK,
  PIPERX0STATUS,
  PIPERX0SYNCHEADER,
  PIPERX0VALID,
  PIPERX1CHARISK,
  PIPERX1DATA,
  PIPERX1DATAVALID,
  PIPERX1ELECIDLE,
  PIPERX1EQDONE,
  PIPERX1EQLPADAPTDONE,
  PIPERX1EQLPLFFSSEL,
  PIPERX1EQLPNEWTXCOEFFORPRESET,
  PIPERX1PHYSTATUS,
  PIPERX1STARTBLOCK,
  PIPERX1STATUS,
  PIPERX1SYNCHEADER,
  PIPERX1VALID,
  PIPERX2CHARISK,
  PIPERX2DATA,
  PIPERX2DATAVALID,
  PIPERX2ELECIDLE,
  PIPERX2EQDONE,
  PIPERX2EQLPADAPTDONE,
  PIPERX2EQLPLFFSSEL,
  PIPERX2EQLPNEWTXCOEFFORPRESET,
  PIPERX2PHYSTATUS,
  PIPERX2STARTBLOCK,
  PIPERX2STATUS,
  PIPERX2SYNCHEADER,
  PIPERX2VALID,
  PIPERX3CHARISK,
  PIPERX3DATA,
  PIPERX3DATAVALID,
  PIPERX3ELECIDLE,
  PIPERX3EQDONE,
  PIPERX3EQLPADAPTDONE,
  PIPERX3EQLPLFFSSEL,
  PIPERX3EQLPNEWTXCOEFFORPRESET,
  PIPERX3PHYSTATUS,
  PIPERX3STARTBLOCK,
  PIPERX3STATUS,
  PIPERX3SYNCHEADER,
  PIPERX3VALID,
  PIPERX4CHARISK,
  PIPERX4DATA,
  PIPERX4DATAVALID,
  PIPERX4ELECIDLE,
  PIPERX4EQDONE,
  PIPERX4EQLPADAPTDONE,
  PIPERX4EQLPLFFSSEL,
  PIPERX4EQLPNEWTXCOEFFORPRESET,
  PIPERX4PHYSTATUS,
  PIPERX4STARTBLOCK,
  PIPERX4STATUS,
  PIPERX4SYNCHEADER,
  PIPERX4VALID,
  PIPERX5CHARISK,
  PIPERX5DATA,
  PIPERX5DATAVALID,
  PIPERX5ELECIDLE,
  PIPERX5EQDONE,
  PIPERX5EQLPADAPTDONE,
  PIPERX5EQLPLFFSSEL,
  PIPERX5EQLPNEWTXCOEFFORPRESET,
  PIPERX5PHYSTATUS,
  PIPERX5STARTBLOCK,
  PIPERX5STATUS,
  PIPERX5SYNCHEADER,
  PIPERX5VALID,
  PIPERX6CHARISK,
  PIPERX6DATA,
  PIPERX6DATAVALID,
  PIPERX6ELECIDLE,
  PIPERX6EQDONE,
  PIPERX6EQLPADAPTDONE,
  PIPERX6EQLPLFFSSEL,
  PIPERX6EQLPNEWTXCOEFFORPRESET,
  PIPERX6PHYSTATUS,
  PIPERX6STARTBLOCK,
  PIPERX6STATUS,
  PIPERX6SYNCHEADER,
  PIPERX6VALID,
  PIPERX7CHARISK,
  PIPERX7DATA,
  PIPERX7DATAVALID,
  PIPERX7ELECIDLE,
  PIPERX7EQDONE,
  PIPERX7EQLPADAPTDONE,
  PIPERX7EQLPLFFSSEL,
  PIPERX7EQLPNEWTXCOEFFORPRESET,
  PIPERX7PHYSTATUS,
  PIPERX7STARTBLOCK,
  PIPERX7STATUS,
  PIPERX7SYNCHEADER,
  PIPERX7VALID,
  PIPETX0EQCOEFF,
  PIPETX0EQDONE,
  PIPETX1EQCOEFF,
  PIPETX1EQDONE,
  PIPETX2EQCOEFF,
  PIPETX2EQDONE,
  PIPETX3EQCOEFF,
  PIPETX3EQDONE,
  PIPETX4EQCOEFF,
  PIPETX4EQDONE,
  PIPETX5EQCOEFF,
  PIPETX5EQDONE,
  PIPETX6EQCOEFF,
  PIPETX6EQDONE,
  PIPETX7EQCOEFF,
  PIPETX7EQDONE,
  PLEQRESETEIEOSCOUNT,
  PLGEN2UPSTREAMPREFERDEEMPH,
  PMVDIVIDE,
  PMVENABLEN,
  PMVSELECT,
  RESETN,
  SAXISCCTDATA,
  SAXISCCTKEEP,
  SAXISCCTLAST,
  SAXISCCTUSER,
  SAXISCCTVALID,
  SAXISRQTDATA,
  SAXISRQTKEEP,
  SAXISRQTLAST,
  SAXISRQTUSER,
  SAXISRQTVALID,
  SCANENABLEN,
  SCANIN,
  SCANMODEN,
  SPAREIN,
  USERCLK
);
  parameter ARI_CAP_ENABLE = "FALSE";
  parameter AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_CC_PARITY_CHK = "TRUE";
  parameter AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE";
  parameter [17:0] AXISTEN_IF_ENABLE_MSG_ROUTE = 18'h00000;
  parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE";
  parameter AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_RC_STRADDLE = "FALSE";
  parameter AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE";
  parameter AXISTEN_IF_RQ_PARITY_CHK = "TRUE";
  parameter [1:0] AXISTEN_IF_WIDTH = 2'h2;
  parameter CRM_CORE_CLK_FREQ_500 = "TRUE";
  parameter [1:0] CRM_USER_CLK_FREQ = 2'h2;
  parameter DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE = "FALSE";
  parameter DEBUG_PL_DISABLE_EI_INFER_IN_L0 = "FALSE";
  parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS = "FALSE";
  parameter [7:0] DNSTREAM_LINK_NUM = 8'h00;
  parameter [8:0] LL_ACK_TIMEOUT = 9'h000;
  parameter LL_ACK_TIMEOUT_EN = "FALSE";
  parameter integer LL_ACK_TIMEOUT_FUNC = 0;
  parameter [15:0] LL_CPL_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_NP_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [15:0] LL_P_FC_UPDATE_TIMER = 16'h0000;
  parameter LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE";
  parameter [8:0] LL_REPLAY_TIMEOUT = 9'h000;
  parameter LL_REPLAY_TIMEOUT_EN = "FALSE";
  parameter integer LL_REPLAY_TIMEOUT_FUNC = 0;
  parameter [9:0] LTR_TX_MESSAGE_MINIMUM_INTERVAL = 10'h0FA;
  parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE";
  parameter LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE";
  parameter [11:0] MCAP_CAP_NEXTPTR = 12'h000;
  parameter MCAP_CONFIGURE_OVERRIDE = "FALSE";
  parameter MCAP_ENABLE = "FALSE";
  parameter MCAP_EOS_DESIGN_SWITCH = "FALSE";
  parameter [31:0] MCAP_FPGA_BITSTREAM_VERSION = 32'h00000000;
  parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_INPUT_GATE_DESIGN_SWITCH = "FALSE";
  parameter MCAP_INTERRUPT_ON_MCAP_EOS = "FALSE";
  parameter MCAP_INTERRUPT_ON_MCAP_ERROR = "FALSE";
  parameter [15:0] MCAP_VSEC_ID = 16'h0000;
  parameter [11:0] MCAP_VSEC_LEN = 12'h02C;
  parameter [3:0] MCAP_VSEC_REV = 4'h0;
  parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF0_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF0_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [3:0] PF0_ARI_CAP_VER = 4'h1;
  parameter [5:0] PF0_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF0_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF0_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF0_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF0_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF0_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF0_BIST_REGISTER = 8'h00;
  parameter [7:0] PF0_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF0_CLASS_CODE = 24'h000000;
  parameter [15:0] PF0_DEVICE_ID = 16'h0000;
  parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "TRUE";
  parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE = "FALSE";
  parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE";
  parameter PF0_DEV_CAP2_LTR_SUPPORT = "TRUE";
  parameter [1:0] PF0_DEV_CAP2_OBFF_SUPPORT = 2'h0;
  parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE";
  parameter integer PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = 0;
  parameter integer PF0_DEV_CAP_ENDPOINT_L1_LATENCY = 0;
  parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED = "TRUE";
  parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "TRUE";
  parameter [2:0] PF0_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF0_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF0_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF0_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF0_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF0_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF0_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF0_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF0_INTERRUPT_PIN = 3'h1;
  parameter integer PF0_LINK_CAP_ASPM_SUPPORT = 0;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7;
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = 7;
  parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE";
  parameter [9:0] PF0_LTR_CAP_MAX_NOSNOOP_LAT = 10'h000;
  parameter [9:0] PF0_LTR_CAP_MAX_SNOOP_LAT = 10'h000;
  parameter [11:0] PF0_LTR_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_LTR_CAP_VER = 4'h1;
  parameter [7:0] PF0_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF0_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF0_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF0_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF0_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF0_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF0_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF0_PB_CAP_NEXTPTR = 12'h000;
  parameter PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF0_PB_CAP_VER = 4'h1;
  parameter [7:0] PF0_PM_CAP_ID = 8'h01;
  parameter [7:0] PF0_PM_CAP_NEXTPTR = 8'h00;
  parameter PF0_PM_CAP_PMESUPPORT_D0 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D1 = "TRUE";
  parameter PF0_PM_CAP_PMESUPPORT_D3HOT = "TRUE";
  parameter PF0_PM_CAP_SUPP_D1_STATE = "TRUE";
  parameter [2:0] PF0_PM_CAP_VER_ID = 3'h3;
  parameter PF0_PM_CSR_NOSOFTRESET = "TRUE";
  parameter PF0_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF0_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF0_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF0_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF0_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF0_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF0_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF0_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF0_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF0_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF0_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF0_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF0_RBAR_NUM = 3'h1;
  parameter [7:0] PF0_REVISION_ID = 8'h00;
  parameter [11:0] PF0_SECONDARY_PCIE_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF0_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF0_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF0_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF0_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF0_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF0_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF0_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF0_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF0_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF0_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF0_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF0_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF0_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF0_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF0_SUBSYSTEM_ID = 16'h0000;
  parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF0_TPHR_CAP_ENABLE = "FALSE";
  parameter PF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF0_TPHR_CAP_VER = 4'h1;
  parameter PF0_VC_CAP_ENABLE = "FALSE";
  parameter [11:0] PF0_VC_CAP_NEXTPTR = 12'h000;
  parameter [3:0] PF0_VC_CAP_VER = 4'h1;
  parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF1_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF1_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF1_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF1_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF1_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF1_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF1_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF1_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF1_BIST_REGISTER = 8'h00;
  parameter [7:0] PF1_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF1_CLASS_CODE = 24'h000000;
  parameter [15:0] PF1_DEVICE_ID = 16'h0000;
  parameter [2:0] PF1_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF1_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF1_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF1_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF1_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF1_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF1_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF1_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF1_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF1_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF1_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF1_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF1_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF1_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF1_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF1_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF1_PB_CAP_NEXTPTR = 12'h000;
  parameter PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF1_PB_CAP_VER = 4'h1;
  parameter [7:0] PF1_PM_CAP_ID = 8'h01;
  parameter [7:0] PF1_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] PF1_PM_CAP_VER_ID = 3'h3;
  parameter PF1_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF1_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF1_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF1_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF1_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF1_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF1_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF1_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF1_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF1_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF1_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF1_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF1_RBAR_NUM = 3'h1;
  parameter [7:0] PF1_REVISION_ID = 8'h00;
  parameter [4:0] PF1_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF1_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF1_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF1_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF1_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF1_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF1_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF1_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF1_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF1_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF1_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF1_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF1_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF1_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF1_SUBSYSTEM_ID = 16'h0000;
  parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF1_TPHR_CAP_ENABLE = "FALSE";
  parameter PF1_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF1_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF1_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF1_TPHR_CAP_VER = 4'h1;
  parameter PF2_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF2_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF2_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF2_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF2_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF2_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF2_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF2_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF2_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF2_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF2_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF2_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF2_BIST_REGISTER = 8'h00;
  parameter [7:0] PF2_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF2_CLASS_CODE = 24'h000000;
  parameter [15:0] PF2_DEVICE_ID = 16'h0000;
  parameter [2:0] PF2_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF2_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF2_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF2_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF2_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF2_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF2_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF2_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF2_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF2_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF2_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF2_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF2_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF2_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF2_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF2_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF2_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF2_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF2_PB_CAP_NEXTPTR = 12'h000;
  parameter PF2_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF2_PB_CAP_VER = 4'h1;
  parameter [7:0] PF2_PM_CAP_ID = 8'h01;
  parameter [7:0] PF2_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] PF2_PM_CAP_VER_ID = 3'h3;
  parameter PF2_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF2_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF2_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF2_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF2_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF2_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF2_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF2_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF2_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF2_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF2_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF2_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF2_RBAR_NUM = 3'h1;
  parameter [7:0] PF2_REVISION_ID = 8'h00;
  parameter [4:0] PF2_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF2_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF2_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF2_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF2_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF2_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF2_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF2_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF2_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF2_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF2_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF2_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF2_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF2_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF2_SUBSYSTEM_ID = 16'h0000;
  parameter PF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF2_TPHR_CAP_ENABLE = "FALSE";
  parameter PF2_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF2_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF2_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF2_TPHR_CAP_VER = 4'h1;
  parameter PF3_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE";
  parameter PF3_AER_CAP_ECRC_GEN_CAPABLE = "FALSE";
  parameter [11:0] PF3_AER_CAP_NEXTPTR = 12'h000;
  parameter [11:0] PF3_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] PF3_ARI_CAP_NEXT_FUNC = 8'h00;
  parameter [5:0] PF3_BAR0_APERTURE_SIZE = 6'h03;
  parameter [2:0] PF3_BAR0_CONTROL = 3'h4;
  parameter [5:0] PF3_BAR1_APERTURE_SIZE = 6'h00;
  parameter [2:0] PF3_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF3_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF3_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF3_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_BAR5_CONTROL = 3'h0;
  parameter [7:0] PF3_BIST_REGISTER = 8'h00;
  parameter [7:0] PF3_CAPABILITY_POINTER = 8'h50;
  parameter [23:0] PF3_CLASS_CODE = 24'h000000;
  parameter [15:0] PF3_DEVICE_ID = 16'h0000;
  parameter [2:0] PF3_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3;
  parameter [11:0] PF3_DPA_CAP_NEXTPTR = 12'h000;
  parameter [4:0] PF3_DPA_CAP_SUB_STATE_CONTROL = 5'h00;
  parameter PF3_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE";
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = 8'h00;
  parameter [7:0] PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = 8'h00;
  parameter [3:0] PF3_DPA_CAP_VER = 4'h1;
  parameter [11:0] PF3_DSN_CAP_NEXTPTR = 12'h10C;
  parameter [4:0] PF3_EXPANSION_ROM_APERTURE_SIZE = 5'h03;
  parameter PF3_EXPANSION_ROM_ENABLE = "FALSE";
  parameter [7:0] PF3_INTERRUPT_LINE = 8'h00;
  parameter [2:0] PF3_INTERRUPT_PIN = 3'h1;
  parameter [7:0] PF3_MSIX_CAP_NEXTPTR = 8'h00;
  parameter integer PF3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] PF3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer PF3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] PF3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] PF3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer PF3_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] PF3_MSI_CAP_NEXTPTR = 8'h00;
  parameter PF3_MSI_CAP_PERVECMASKCAP = "FALSE";
  parameter [31:0] PF3_PB_CAP_DATA_REG_D0 = 32'h00000000;
  parameter [31:0] PF3_PB_CAP_DATA_REG_D0_SUSTAINED = 32'h00000000;
  parameter [31:0] PF3_PB_CAP_DATA_REG_D1 = 32'h00000000;
  parameter [31:0] PF3_PB_CAP_DATA_REG_D3HOT = 32'h00000000;
  parameter [11:0] PF3_PB_CAP_NEXTPTR = 12'h000;
  parameter PF3_PB_CAP_SYSTEM_ALLOCATED = "FALSE";
  parameter [3:0] PF3_PB_CAP_VER = 4'h1;
  parameter [7:0] PF3_PM_CAP_ID = 8'h01;
  parameter [7:0] PF3_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] PF3_PM_CAP_VER_ID = 3'h3;
  parameter PF3_RBAR_CAP_ENABLE = "FALSE";
  parameter [11:0] PF3_RBAR_CAP_NEXTPTR = 12'h000;
  parameter [19:0] PF3_RBAR_CAP_SIZE0 = 20'h00000;
  parameter [19:0] PF3_RBAR_CAP_SIZE1 = 20'h00000;
  parameter [19:0] PF3_RBAR_CAP_SIZE2 = 20'h00000;
  parameter [3:0] PF3_RBAR_CAP_VER = 4'h1;
  parameter [2:0] PF3_RBAR_CONTROL_INDEX0 = 3'h0;
  parameter [2:0] PF3_RBAR_CONTROL_INDEX1 = 3'h0;
  parameter [2:0] PF3_RBAR_CONTROL_INDEX2 = 3'h0;
  parameter [4:0] PF3_RBAR_CONTROL_SIZE0 = 5'h00;
  parameter [4:0] PF3_RBAR_CONTROL_SIZE1 = 5'h00;
  parameter [4:0] PF3_RBAR_CONTROL_SIZE2 = 5'h00;
  parameter [2:0] PF3_RBAR_NUM = 3'h1;
  parameter [7:0] PF3_REVISION_ID = 8'h00;
  parameter [4:0] PF3_SRIOV_BAR0_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR0_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR1_APERTURE_SIZE = 5'h00;
  parameter [2:0] PF3_SRIOV_BAR1_CONTROL = 3'h0;
  parameter [4:0] PF3_SRIOV_BAR2_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR2_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR3_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR3_CONTROL = 3'h0;
  parameter [4:0] PF3_SRIOV_BAR4_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR4_CONTROL = 3'h4;
  parameter [4:0] PF3_SRIOV_BAR5_APERTURE_SIZE = 5'h03;
  parameter [2:0] PF3_SRIOV_BAR5_CONTROL = 3'h0;
  parameter [15:0] PF3_SRIOV_CAP_INITIAL_VF = 16'h0000;
  parameter [11:0] PF3_SRIOV_CAP_NEXTPTR = 12'h000;
  parameter [15:0] PF3_SRIOV_CAP_TOTAL_VF = 16'h0000;
  parameter [3:0] PF3_SRIOV_CAP_VER = 4'h1;
  parameter [15:0] PF3_SRIOV_FIRST_VF_OFFSET = 16'h0000;
  parameter [15:0] PF3_SRIOV_FUNC_DEP_LINK = 16'h0000;
  parameter [31:0] PF3_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000;
  parameter [15:0] PF3_SRIOV_VF_DEVICE_ID = 16'h0000;
  parameter [15:0] PF3_SUBSYSTEM_ID = 16'h0000;
  parameter PF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter PF3_TPHR_CAP_ENABLE = "FALSE";
  parameter PF3_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] PF3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] PF3_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] PF3_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] PF3_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] PF3_TPHR_CAP_VER = 4'h1;
  parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 = "FALSE";
  parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 = "FALSE";
  parameter PL_DISABLE_EI_INFER_IN_L0 = "FALSE";
  parameter PL_DISABLE_GEN3_DC_BALANCE = "FALSE";
  parameter PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP = "TRUE";
  parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR = "FALSE";
  parameter PL_DISABLE_SCRAMBLING = "FALSE";
  parameter PL_DISABLE_SYNC_HEADER_FRAMING_ERROR = "FALSE";
  parameter PL_DISABLE_UPCONFIG_CAPABLE = "FALSE";
  parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE";
  parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE";
  parameter [4:0] PL_EQ_ADAPT_ITER_COUNT = 5'h02;
  parameter [1:0] PL_EQ_ADAPT_REJECT_RETRY_COUNT = 2'h1;
  parameter PL_EQ_BYPASS_PHASE23 = "FALSE";
  parameter [2:0] PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT = 3'h3;
  parameter [3:0] PL_EQ_DEFAULT_GEN3_TX_PRESET = 4'h4;
  parameter PL_EQ_PHASE01_RX_ADAPT = "FALSE";
  parameter PL_EQ_SHORT_ADAPT_PHASE = "FALSE";
  parameter [15:0] PL_LANE0_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE1_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE2_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE3_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE4_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE5_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE6_EQ_CONTROL = 16'h3F00;
  parameter [15:0] PL_LANE7_EQ_CONTROL = 16'h3F00;
  parameter [2:0] PL_LINK_CAP_MAX_LINK_SPEED = 3'h4;
  parameter [3:0] PL_LINK_CAP_MAX_LINK_WIDTH = 4'h8;
  parameter integer PL_N_FTS_COMCLK_GEN1 = 255;
  parameter integer PL_N_FTS_COMCLK_GEN2 = 255;
  parameter integer PL_N_FTS_COMCLK_GEN3 = 255;
  parameter integer PL_N_FTS_GEN1 = 255;
  parameter integer PL_N_FTS_GEN2 = 255;
  parameter integer PL_N_FTS_GEN3 = 255;
  parameter PL_REPORT_ALL_PHY_ERRORS = "TRUE";
  parameter PL_SIM_FAST_LINK_TRAINING = "FALSE";
  parameter PL_UPSTREAM_FACING = "TRUE";
  parameter [15:0] PM_ASPML0S_TIMEOUT = 16'h05DC;
  parameter [19:0] PM_ASPML1_ENTRY_DELAY = 20'h00000;
  parameter PM_ENABLE_L23_ENTRY = "FALSE";
  parameter PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE";
  parameter [31:0] PM_L1_REENTRY_DELAY = 32'h00000000;
  parameter [19:0] PM_PME_SERVICE_TIMEOUT_DELAY = 20'h186A0;
  parameter [15:0] PM_PME_TURNOFF_ACK_DELAY = 16'h0064;
  parameter [31:0] SIM_JTAG_IDCODE = 32'h00000000;
  parameter SIM_VERSION = "1.0";
  parameter SRIOV_CAP_ENABLE = "FALSE";
  parameter TEST_MODE_PIN_CHAR = "FALSE";
  parameter TL_COMPLETION_RAM_SIZE_16K = "TRUE";
  parameter [23:0] TL_COMPL_TIMEOUT_REG0 = 24'hBEBC20;
  parameter [27:0] TL_COMPL_TIMEOUT_REG1 = 28'h2FAF080;
  parameter [11:0] TL_CREDITS_CD = 12'h3E0;
  parameter [7:0] TL_CREDITS_CH = 8'h20;
  parameter [11:0] TL_CREDITS_NPD = 12'h028;
  parameter [7:0] TL_CREDITS_NPH = 8'h20;
  parameter [11:0] TL_CREDITS_PD = 12'h198;
  parameter [7:0] TL_CREDITS_PH = 8'h20;
  parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "TRUE";
  parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE";
  parameter TL_LEGACY_MODE_ENABLE = "FALSE";
  parameter [1:0] TL_PF_ENABLE_REG = 2'h0;
  parameter TL_TX_MUX_STRICT_PRIORITY = "TRUE";
  parameter TWO_LAYER_MODE_DLCMSM_ENABLE = "TRUE";
  parameter TWO_LAYER_MODE_ENABLE = "FALSE";
  parameter TWO_LAYER_MODE_WIDTH_256 = "TRUE";
  parameter [11:0] VF0_ARI_CAP_NEXTPTR = 12'h000;
  parameter [7:0] VF0_CAPABILITY_POINTER = 8'h50;
  parameter integer VF0_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF0_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF0_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF0_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF0_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF0_PM_CAP_ID = 8'h01;
  parameter [7:0] VF0_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF0_PM_CAP_VER_ID = 3'h3;
  parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF0_TPHR_CAP_ENABLE = "FALSE";
  parameter VF0_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF0_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF0_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF0_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF0_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF1_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF1_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF1_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF1_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF1_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF1_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF1_PM_CAP_ID = 8'h01;
  parameter [7:0] VF1_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF1_PM_CAP_VER_ID = 3'h3;
  parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF1_TPHR_CAP_ENABLE = "FALSE";
  parameter VF1_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF1_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF1_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF1_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF1_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF1_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF2_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF2_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF2_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF2_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF2_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF2_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF2_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF2_PM_CAP_ID = 8'h01;
  parameter [7:0] VF2_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF2_PM_CAP_VER_ID = 3'h3;
  parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF2_TPHR_CAP_ENABLE = "FALSE";
  parameter VF2_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF2_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF2_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF2_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF2_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF2_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF3_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF3_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF3_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF3_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF3_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF3_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF3_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF3_PM_CAP_ID = 8'h01;
  parameter [7:0] VF3_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF3_PM_CAP_VER_ID = 3'h3;
  parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF3_TPHR_CAP_ENABLE = "FALSE";
  parameter VF3_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF3_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF3_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF3_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF3_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF3_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF4_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF4_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF4_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF4_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF4_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF4_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF4_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF4_PM_CAP_ID = 8'h01;
  parameter [7:0] VF4_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF4_PM_CAP_VER_ID = 3'h3;
  parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF4_TPHR_CAP_ENABLE = "FALSE";
  parameter VF4_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF4_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF4_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF4_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF4_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF4_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF5_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF5_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF5_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF5_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF5_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF5_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF5_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF5_PM_CAP_ID = 8'h01;
  parameter [7:0] VF5_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF5_PM_CAP_VER_ID = 3'h3;
  parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF5_TPHR_CAP_ENABLE = "FALSE";
  parameter VF5_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF5_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF5_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF5_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF5_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF5_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF6_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF6_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF6_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF6_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF6_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF6_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF6_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF6_PM_CAP_ID = 8'h01;
  parameter [7:0] VF6_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF6_PM_CAP_VER_ID = 3'h3;
  parameter VF6_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF6_TPHR_CAP_ENABLE = "FALSE";
  parameter VF6_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF6_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF6_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF6_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF6_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF6_TPHR_CAP_VER = 4'h1;
  parameter [11:0] VF7_ARI_CAP_NEXTPTR = 12'h000;
  parameter integer VF7_MSIX_CAP_PBA_BIR = 0;
  parameter [28:0] VF7_MSIX_CAP_PBA_OFFSET = 29'h00000050;
  parameter integer VF7_MSIX_CAP_TABLE_BIR = 0;
  parameter [28:0] VF7_MSIX_CAP_TABLE_OFFSET = 29'h00000040;
  parameter [10:0] VF7_MSIX_CAP_TABLE_SIZE = 11'h000;
  parameter integer VF7_MSI_CAP_MULTIMSGCAP = 0;
  parameter [7:0] VF7_PM_CAP_ID = 8'h01;
  parameter [7:0] VF7_PM_CAP_NEXTPTR = 8'h00;
  parameter [2:0] VF7_PM_CAP_VER_ID = 3'h3;
  parameter VF7_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE";
  parameter VF7_TPHR_CAP_ENABLE = "FALSE";
  parameter VF7_TPHR_CAP_INT_VEC_MODE = "TRUE";
  parameter [11:0] VF7_TPHR_CAP_NEXTPTR = 12'h000;
  parameter [2:0] VF7_TPHR_CAP_ST_MODE_SEL = 3'h0;
  parameter [1:0] VF7_TPHR_CAP_ST_TABLE_LOC = 2'h0;
  parameter [10:0] VF7_TPHR_CAP_ST_TABLE_SIZE = 11'h000;
  parameter [3:0] VF7_TPHR_CAP_VER = 4'h1;
   output CFGERRCOROUT;
   output CFGERRFATALOUT;
   output CFGERRNONFATALOUT;
   output CFGEXTREADRECEIVED;
   output CFGEXTWRITERECEIVED;
   output CFGHOTRESETOUT;
   output CFGINTERRUPTMSIFAIL;
   output CFGINTERRUPTMSIMASKUPDATE;
   output CFGINTERRUPTMSISENT;
   output CFGINTERRUPTMSIXFAIL;
   output CFGINTERRUPTMSIXSENT;
   output CFGINTERRUPTSENT;
   output CFGLOCALERROR;
   output CFGLTRENABLE;
   output CFGMGMTREADWRITEDONE;
   output CFGMSGRECEIVED;
   output CFGMSGTRANSMITDONE;
   output CFGPERFUNCTIONUPDATEDONE;
   output CFGPHYLINKDOWN;
   output CFGPLSTATUSCHANGE;
   output CFGPOWERSTATECHANGEINTERRUPT;
   output CFGTPHSTTREADENABLE;
   output CFGTPHSTTWRITEENABLE;
   output CONFMCAPDESIGNSWITCH;
   output CONFMCAPEOS;
   output CONFMCAPINUSEBYPCIE;
   output CONFREQREADY;
   output CONFRESPVALID;
   output DBGMCAPCSB;
   output DBGMCAPEOS;
   output DBGMCAPERROR;
   output DBGMCAPMODE;
   output DBGMCAPRDATAVALID;
   output DBGMCAPRDWRB;
   output DBGMCAPRESET;
   output DBGPLDATABLOCKRECEIVEDAFTEREDS;
   output DBGPLGEN3FRAMINGERRORDETECTED;
   output DBGPLGEN3SYNCHEADERERRORDETECTED;
   output DRPRDY;
   output LL2LMMASTERTLPSENT0;
   output LL2LMMASTERTLPSENT1;
   output MAXISCQTLAST;
   output MAXISCQTVALID;
   output MAXISRCTLAST;
   output MAXISRCTVALID;
   output PCIEPERST0B;
   output PCIEPERST1B;
   output PCIERQSEQNUMVLD;
   output PCIERQTAGVLD;
   output PIPERX0POLARITY;
   output PIPERX1POLARITY;
   output PIPERX2POLARITY;
   output PIPERX3POLARITY;
   output PIPERX4POLARITY;
   output PIPERX5POLARITY;
   output PIPERX6POLARITY;
   output PIPERX7POLARITY;
   output PIPETX0COMPLIANCE;
   output PIPETX0DATAVALID;
   output PIPETX0DEEMPH;
   output PIPETX0ELECIDLE;
   output PIPETX0RCVRDET;
   output PIPETX0RESET;
   output PIPETX0STARTBLOCK;
   output PIPETX0SWING;
   output PIPETX1COMPLIANCE;
   output PIPETX1DATAVALID;
   output PIPETX1DEEMPH;
   output PIPETX1ELECIDLE;
   output PIPETX1RCVRDET;
   output PIPETX1RESET;
   output PIPETX1STARTBLOCK;
   output PIPETX1SWING;
   output PIPETX2COMPLIANCE;
   output PIPETX2DATAVALID;
   output PIPETX2DEEMPH;
   output PIPETX2ELECIDLE;
   output PIPETX2RCVRDET;
   output PIPETX2RESET;
   output PIPETX2STARTBLOCK;
   output PIPETX2SWING;
   output PIPETX3COMPLIANCE;
   output PIPETX3DATAVALID;
   output PIPETX3DEEMPH;
   output PIPETX3ELECIDLE;
   output PIPETX3RCVRDET;
   output PIPETX3RESET;
   output PIPETX3STARTBLOCK;
   output PIPETX3SWING;
   output PIPETX4COMPLIANCE;
   output PIPETX4DATAVALID;
   output PIPETX4DEEMPH;
   output PIPETX4ELECIDLE;
   output PIPETX4RCVRDET;
   output PIPETX4RESET;
   output PIPETX4STARTBLOCK;
   output PIPETX4SWING;
   output PIPETX5COMPLIANCE;
   output PIPETX5DATAVALID;
   output PIPETX5DEEMPH;
   output PIPETX5ELECIDLE;
   output PIPETX5RCVRDET;
   output PIPETX5RESET;
   output PIPETX5STARTBLOCK;
   output PIPETX5SWING;
   output PIPETX6COMPLIANCE;
   output PIPETX6DATAVALID;
   output PIPETX6DEEMPH;
   output PIPETX6ELECIDLE;
   output PIPETX6RCVRDET;
   output PIPETX6RESET;
   output PIPETX6STARTBLOCK;
   output PIPETX6SWING;
   output PIPETX7COMPLIANCE;
   output PIPETX7DATAVALID;
   output PIPETX7DEEMPH;
   output PIPETX7ELECIDLE;
   output PIPETX7RCVRDET;
   output PIPETX7RESET;
   output PIPETX7STARTBLOCK;
   output PIPETX7SWING;
   output PLEQINPROGRESS;
   output PMVOUT;
   output [11:0] CFGFCCPLD;
   output [11:0] CFGFCNPD;
   output [11:0] CFGFCPD;
   output [11:0] CFGFUNCTIONPOWERSTATE;
   output [11:0] CFGINTERRUPTMSIMMENABLE;
   output [11:0] CFGTPHSTMODE;
   output [143:0] MIREPLAYRAMWRITEDATA;
   output [143:0] MIREQUESTRAMWRITEDATA;
   output [15:0] CFGFUNCTIONSTATUS;
   output [15:0] CFGPERFUNCSTATUSDATA;
   output [15:0] CFGVFSTATUS;
   output [15:0] DBGDATAOUT;
   output [15:0] DRPDO;
   output [17:0] LL2LMMAXISRXTUSER;
   output [1:0] CFGLINKPOWERSTATE;
   output [1:0] CFGOBFFENABLE;
   output [1:0] CFGPHYLINKSTATUS;
   output [1:0] MIREPLAYRAMREADENABLE;
   output [1:0] MIREPLAYRAMWRITEENABLE;
   output [1:0] PCIERQTAGAV;
   output [1:0] PCIETFCNPDAV;
   output [1:0] PCIETFCNPHAV;
   output [1:0] PIPERX0EQCONTROL;
   output [1:0] PIPERX1EQCONTROL;
   output [1:0] PIPERX2EQCONTROL;
   output [1:0] PIPERX3EQCONTROL;
   output [1:0] PIPERX4EQCONTROL;
   output [1:0] PIPERX5EQCONTROL;
   output [1:0] PIPERX6EQCONTROL;
   output [1:0] PIPERX7EQCONTROL;
   output [1:0] PIPETX0CHARISK;
   output [1:0] PIPETX0EQCONTROL;
   output [1:0] PIPETX0POWERDOWN;
   output [1:0] PIPETX0RATE;
   output [1:0] PIPETX0SYNCHEADER;
   output [1:0] PIPETX1CHARISK;
   output [1:0] PIPETX1EQCONTROL;
   output [1:0] PIPETX1POWERDOWN;
   output [1:0] PIPETX1RATE;
   output [1:0] PIPETX1SYNCHEADER;
   output [1:0] PIPETX2CHARISK;
   output [1:0] PIPETX2EQCONTROL;
   output [1:0] PIPETX2POWERDOWN;
   output [1:0] PIPETX2RATE;
   output [1:0] PIPETX2SYNCHEADER;
   output [1:0] PIPETX3CHARISK;
   output [1:0] PIPETX3EQCONTROL;
   output [1:0] PIPETX3POWERDOWN;
   output [1:0] PIPETX3RATE;
   output [1:0] PIPETX3SYNCHEADER;
   output [1:0] PIPETX4CHARISK;
   output [1:0] PIPETX4EQCONTROL;
   output [1:0] PIPETX4POWERDOWN;
   output [1:0] PIPETX4RATE;
   output [1:0] PIPETX4SYNCHEADER;
   output [1:0] PIPETX5CHARISK;
   output [1:0] PIPETX5EQCONTROL;
   output [1:0] PIPETX5POWERDOWN;
   output [1:0] PIPETX5RATE;
   output [1:0] PIPETX5SYNCHEADER;
   output [1:0] PIPETX6CHARISK;
   output [1:0] PIPETX6EQCONTROL;
   output [1:0] PIPETX6POWERDOWN;
   output [1:0] PIPETX6RATE;
   output [1:0] PIPETX6SYNCHEADER;
   output [1:0] PIPETX7CHARISK;
   output [1:0] PIPETX7EQCONTROL;
   output [1:0] PIPETX7POWERDOWN;
   output [1:0] PIPETX7RATE;
   output [1:0] PIPETX7SYNCHEADER;
   output [1:0] PLEQPHASE;
   output [23:0] CFGVFPOWERSTATE;
   output [23:0] CFGVFTPHSTMODE;
   output [255:0] LL2LMMAXISRXTDATA;
   output [255:0] MAXISCQTDATA;
   output [255:0] MAXISRCTDATA;
   output [2:0] CFGCURRENTSPEED;
   output [2:0] CFGMAXPAYLOAD;
   output [2:0] CFGMAXREADREQ;
   output [2:0] PIPERX0EQPRESET;
   output [2:0] PIPERX1EQPRESET;
   output [2:0] PIPERX2EQPRESET;
   output [2:0] PIPERX3EQPRESET;
   output [2:0] PIPERX4EQPRESET;
   output [2:0] PIPERX5EQPRESET;
   output [2:0] PIPERX6EQPRESET;
   output [2:0] PIPERX7EQPRESET;
   output [2:0] PIPETX0MARGIN;
   output [2:0] PIPETX1MARGIN;
   output [2:0] PIPETX2MARGIN;
   output [2:0] PIPETX3MARGIN;
   output [2:0] PIPETX4MARGIN;
   output [2:0] PIPETX5MARGIN;
   output [2:0] PIPETX6MARGIN;
   output [2:0] PIPETX7MARGIN;
   output [31:0] CFGEXTWRITEDATA;
   output [31:0] CFGINTERRUPTMSIDATA;
   output [31:0] CFGMGMTREADDATA;
   output [31:0] CFGTPHSTTWRITEDATA;
   output [31:0] CONFRESPRDATA;
   output [31:0] DBGMCAPDATA;
   output [31:0] PIPETX0DATA;
   output [31:0] PIPETX1DATA;
   output [31:0] PIPETX2DATA;
   output [31:0] PIPETX3DATA;
   output [31:0] PIPETX4DATA;
   output [31:0] PIPETX5DATA;
   output [31:0] PIPETX6DATA;
   output [31:0] PIPETX7DATA;
   output [31:0] SPAREOUT;
   output [3:0] CFGDPASUBSTATECHANGE;
   output [3:0] CFGEXTWRITEBYTEENABLE;
   output [3:0] CFGFLRINPROCESS;
   output [3:0] CFGINTERRUPTMSIENABLE;
   output [3:0] CFGINTERRUPTMSIXENABLE;
   output [3:0] CFGINTERRUPTMSIXMASK;
   output [3:0] CFGNEGOTIATEDWIDTH;
   output [3:0] CFGRCBSTATUS;
   output [3:0] CFGTPHFUNCTIONNUM;
   output [3:0] CFGTPHREQUESTERENABLE;
   output [3:0] CFGTPHSTTWRITEBYTEVALID;
   output [3:0] LL2LMMASTERTLPSENTTLPID0;
   output [3:0] LL2LMMASTERTLPSENTTLPID1;
   output [3:0] MICOMPLETIONRAMREADENABLEL;
   output [3:0] MICOMPLETIONRAMREADENABLEU;
   output [3:0] MICOMPLETIONRAMWRITEENABLEL;
   output [3:0] MICOMPLETIONRAMWRITEENABLEU;
   output [3:0] MIREQUESTRAMREADENABLE;
   output [3:0] MIREQUESTRAMWRITEENABLE;
   output [3:0] PCIERQSEQNUM;
   output [3:0] PIPERX0EQLPTXPRESET;
   output [3:0] PIPERX1EQLPTXPRESET;
   output [3:0] PIPERX2EQLPTXPRESET;
   output [3:0] PIPERX3EQLPTXPRESET;
   output [3:0] PIPERX4EQLPTXPRESET;
   output [3:0] PIPERX5EQLPTXPRESET;
   output [3:0] PIPERX6EQLPTXPRESET;
   output [3:0] PIPERX7EQLPTXPRESET;
   output [3:0] PIPETX0EQPRESET;
   output [3:0] PIPETX1EQPRESET;
   output [3:0] PIPETX2EQPRESET;
   output [3:0] PIPETX3EQPRESET;
   output [3:0] PIPETX4EQPRESET;
   output [3:0] PIPETX5EQPRESET;
   output [3:0] PIPETX6EQPRESET;
   output [3:0] PIPETX7EQPRESET;
   output [3:0] SAXISCCTREADY;
   output [3:0] SAXISRQTREADY;
   output [4:0] CFGMSGRECEIVEDTYPE;
   output [4:0] CFGTPHSTTADDRESS;
   output [5:0] CFGLTSSMSTATE;
   output [5:0] PCIECQNPREQCOUNT;
   output [5:0] PCIERQTAG;
   output [5:0] PIPERX0EQLPLFFS;
   output [5:0] PIPERX1EQLPLFFS;
   output [5:0] PIPERX2EQLPLFFS;
   output [5:0] PIPERX3EQLPLFFS;
   output [5:0] PIPERX4EQLPLFFS;
   output [5:0] PIPERX5EQLPLFFS;
   output [5:0] PIPERX6EQLPLFFS;
   output [5:0] PIPERX7EQLPLFFS;
   output [5:0] PIPETX0EQDEEMPH;
   output [5:0] PIPETX1EQDEEMPH;
   output [5:0] PIPETX2EQDEEMPH;
   output [5:0] PIPETX3EQDEEMPH;
   output [5:0] PIPETX4EQDEEMPH;
   output [5:0] PIPETX5EQDEEMPH;
   output [5:0] PIPETX6EQDEEMPH;
   output [5:0] PIPETX7EQDEEMPH;
   output [71:0] MICOMPLETIONRAMWRITEDATAL;
   output [71:0] MICOMPLETIONRAMWRITEDATAU;
   output [74:0] MAXISRCTUSER;
   output [7:0] CFGEXTFUNCTIONNUMBER;
   output [7:0] CFGFCCPLH;
   output [7:0] CFGFCNPH;
   output [7:0] CFGFCPH;
   output [7:0] CFGINTERRUPTMSIVFENABLE;
   output [7:0] CFGINTERRUPTMSIXVFENABLE;
   output [7:0] CFGINTERRUPTMSIXVFMASK;
   output [7:0] CFGMSGRECEIVEDDATA;
   output [7:0] CFGVFFLRINPROCESS;
   output [7:0] CFGVFTPHREQUESTERENABLE;
   output [7:0] DBGPLINFERREDRXELECTRICALIDLE;
   output [7:0] LL2LMMAXISRXTVALID;
   output [7:0] LL2LMSAXISTXTREADY;
   output [7:0] MAXISCQTKEEP;
   output [7:0] MAXISRCTKEEP;
   output [84:0] MAXISCQTUSER;
   output [860:0] XILUNCONNOUT;
   output [8:0] MIREPLAYRAMADDRESS;
   output [8:0] MIREQUESTRAMREADADDRESSA;
   output [8:0] MIREQUESTRAMREADADDRESSB;
   output [8:0] MIREQUESTRAMWRITEADDRESSA;
   output [8:0] MIREQUESTRAMWRITEADDRESSB;
   output [95:0] SCANOUT;
   output [9:0] CFGEXTREGISTERNUMBER;
   output [9:0] MICOMPLETIONRAMREADADDRESSAL;
   output [9:0] MICOMPLETIONRAMREADADDRESSAU;
   output [9:0] MICOMPLETIONRAMREADADDRESSBL;
   output [9:0] MICOMPLETIONRAMREADADDRESSBU;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSAL;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSAU;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSBL;
   output [9:0] MICOMPLETIONRAMWRITEADDRESSBU;
   input CFGCONFIGSPACEENABLE;
   input CFGERRCORIN;
   input CFGERRUNCORIN;
   input CFGEXTREADDATAVALID;
   input CFGHOTRESETIN;
   input CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE;
   input CFGINTERRUPTMSITPHPRESENT;
   input CFGINTERRUPTMSIXINT;
   input CFGLINKTRAININGENABLE;
   input CFGMGMTREAD;
   input CFGMGMTTYPE1CFGREGACCESS;
   input CFGMGMTWRITE;
   input CFGMSGTRANSMIT;
   input CFGPERFUNCTIONOUTPUTREQUEST;
   input CFGPOWERSTATECHANGEACK;
   input CFGREQPMTRANSITIONL23READY;
   input CFGTPHSTTREADDATAVALID;
   input CONFMCAPREQUESTBYCONF;
   input CONFREQVALID;
   input CORECLK;
   input CORECLKMICOMPLETIONRAML;
   input CORECLKMICOMPLETIONRAMU;
   input CORECLKMIREPLAYRAM;
   input CORECLKMIREQUESTRAM;
   input DBGCFGLOCALMGMTREGOVERRIDE;
   input DRPCLK;
   input DRPEN;
   input DRPWE;
   input LL2LMSAXISTXTVALID;
   input MCAPCLK;
   input MCAPPERST0B;
   input MCAPPERST1B;
   input MGMTRESETN;
   input MGMTSTICKYRESETN;
   input PCIECQNPREQ;
   input PIPECLK;
   input PIPERESETN;
   input PIPERX0DATAVALID;
   input PIPERX0ELECIDLE;
   input PIPERX0EQDONE;
   input PIPERX0EQLPADAPTDONE;
   input PIPERX0EQLPLFFSSEL;
   input PIPERX0PHYSTATUS;
   input PIPERX0STARTBLOCK;
   input PIPERX0VALID;
   input PIPERX1DATAVALID;
   input PIPERX1ELECIDLE;
   input PIPERX1EQDONE;
   input PIPERX1EQLPADAPTDONE;
   input PIPERX1EQLPLFFSSEL;
   input PIPERX1PHYSTATUS;
   input PIPERX1STARTBLOCK;
   input PIPERX1VALID;
   input PIPERX2DATAVALID;
   input PIPERX2ELECIDLE;
   input PIPERX2EQDONE;
   input PIPERX2EQLPADAPTDONE;
   input PIPERX2EQLPLFFSSEL;
   input PIPERX2PHYSTATUS;
   input PIPERX2STARTBLOCK;
   input PIPERX2VALID;
   input PIPERX3DATAVALID;
   input PIPERX3ELECIDLE;
   input PIPERX3EQDONE;
   input PIPERX3EQLPADAPTDONE;
   input PIPERX3EQLPLFFSSEL;
   input PIPERX3PHYSTATUS;
   input PIPERX3STARTBLOCK;
   input PIPERX3VALID;
   input PIPERX4DATAVALID;
   input PIPERX4ELECIDLE;
   input PIPERX4EQDONE;
   input PIPERX4EQLPADAPTDONE;
   input PIPERX4EQLPLFFSSEL;
   input PIPERX4PHYSTATUS;
   input PIPERX4STARTBLOCK;
   input PIPERX4VALID;
   input PIPERX5DATAVALID;
   input PIPERX5ELECIDLE;
   input PIPERX5EQDONE;
   input PIPERX5EQLPADAPTDONE;
   input PIPERX5EQLPLFFSSEL;
   input PIPERX5PHYSTATUS;
   input PIPERX5STARTBLOCK;
   input PIPERX5VALID;
   input PIPERX6DATAVALID;
   input PIPERX6ELECIDLE;
   input PIPERX6EQDONE;
   input PIPERX6EQLPADAPTDONE;
   input PIPERX6EQLPLFFSSEL;
   input PIPERX6PHYSTATUS;
   input PIPERX6STARTBLOCK;
   input PIPERX6VALID;
   input PIPERX7DATAVALID;
   input PIPERX7ELECIDLE;
   input PIPERX7EQDONE;
   input PIPERX7EQLPADAPTDONE;
   input PIPERX7EQLPLFFSSEL;
   input PIPERX7PHYSTATUS;
   input PIPERX7STARTBLOCK;
   input PIPERX7VALID;
   input PIPETX0EQDONE;
   input PIPETX1EQDONE;
   input PIPETX2EQDONE;
   input PIPETX3EQDONE;
   input PIPETX4EQDONE;
   input PIPETX5EQDONE;
   input PIPETX6EQDONE;
   input PIPETX7EQDONE;
   input PLEQRESETEIEOSCOUNT;
   input PLGEN2UPSTREAMPREFERDEEMPH;
   input PMVENABLEN;
   input RESETN;
   input SAXISCCTLAST;
   input SAXISCCTVALID;
   input SAXISRQTLAST;
   input SAXISRQTVALID;
   input SCANENABLEN;
   input SCANMODEN;
   input USERCLK;
   input [13:0] LL2LMSAXISTXTUSER;
   input [143:0] MICOMPLETIONRAMREADDATA;
   input [143:0] MIREPLAYRAMREADDATA;
   input [143:0] MIREQUESTRAMREADDATA;
   input [15:0] CFGDEVID;
   input [15:0] CFGSUBSYSID;
   input [15:0] CFGSUBSYSVENDID;
   input [15:0] CFGVENDID;
   input [15:0] DRPDI;
   input [17:0] PIPERX0EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX1EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX2EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX3EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX4EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX5EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX6EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPERX7EQLPNEWTXCOEFFORPRESET;
   input [17:0] PIPETX0EQCOEFF;
   input [17:0] PIPETX1EQCOEFF;
   input [17:0] PIPETX2EQCOEFF;
   input [17:0] PIPETX3EQCOEFF;
   input [17:0] PIPETX4EQCOEFF;
   input [17:0] PIPETX5EQCOEFF;
   input [17:0] PIPETX6EQCOEFF;
   input [17:0] PIPETX7EQCOEFF;
   input [18:0] CFGMGMTADDR;
   input [1:0] CFGINTERRUPTMSITPHTYPE;
   input [1:0] CONFREQTYPE;
   input [1:0] PIPERX0CHARISK;
   input [1:0] PIPERX0SYNCHEADER;
   input [1:0] PIPERX1CHARISK;
   input [1:0] PIPERX1SYNCHEADER;
   input [1:0] PIPERX2CHARISK;
   input [1:0] PIPERX2SYNCHEADER;
   input [1:0] PIPERX3CHARISK;
   input [1:0] PIPERX3SYNCHEADER;
   input [1:0] PIPERX4CHARISK;
   input [1:0] PIPERX4SYNCHEADER;
   input [1:0] PIPERX5CHARISK;
   input [1:0] PIPERX5SYNCHEADER;
   input [1:0] PIPERX6CHARISK;
   input [1:0] PIPERX6SYNCHEADER;
   input [1:0] PIPERX7CHARISK;
   input [1:0] PIPERX7SYNCHEADER;
   input [1:0] PMVDIVIDE;
   input [21:0] MAXISCQTREADY;
   input [21:0] MAXISRCTREADY;
   input [255:0] SAXISCCTDATA;
   input [255:0] SAXISRQTDATA;
   input [2:0] CFGDSFUNCTIONNUMBER;
   input [2:0] CFGFCSEL;
   input [2:0] CFGINTERRUPTMSIATTR;
   input [2:0] CFGMSGTRANSMITTYPE;
   input [2:0] CFGPERFUNCSTATUSCONTROL;
   input [2:0] PIPERX0STATUS;
   input [2:0] PIPERX1STATUS;
   input [2:0] PIPERX2STATUS;
   input [2:0] PIPERX3STATUS;
   input [2:0] PIPERX4STATUS;
   input [2:0] PIPERX5STATUS;
   input [2:0] PIPERX6STATUS;
   input [2:0] PIPERX7STATUS;
   input [2:0] PMVSELECT;
   input [31:0] CFGEXTREADDATA;
   input [31:0] CFGINTERRUPTMSIINT;
   input [31:0] CFGINTERRUPTMSIPENDINGSTATUS;
   input [31:0] CFGINTERRUPTMSIXDATA;
   input [31:0] CFGMGMTWRITEDATA;
   input [31:0] CFGMSGTRANSMITDATA;
   input [31:0] CFGTPHSTTREADDATA;
   input [31:0] CONFREQDATA;
   input [31:0] PIPERX0DATA;
   input [31:0] PIPERX1DATA;
   input [31:0] PIPERX2DATA;
   input [31:0] PIPERX3DATA;
   input [31:0] PIPERX4DATA;
   input [31:0] PIPERX5DATA;
   input [31:0] PIPERX6DATA;
   input [31:0] PIPERX7DATA;
   input [31:0] SPAREIN;
   input [32:0] SAXISCCTUSER;
   input [3:0] CFGFLRDONE;
   input [3:0] CFGINTERRUPTINT;
   input [3:0] CFGINTERRUPTMSIFUNCTIONNUMBER;
   input [3:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM;
   input [3:0] CFGINTERRUPTMSISELECT;
   input [3:0] CFGINTERRUPTPENDING;
   input [3:0] CFGMGMTBYTEENABLE;
   input [3:0] CFGPERFUNCTIONNUMBER;
   input [3:0] CONFREQREGNUM;
   input [3:0] DBGDATASEL;
   input [3:0] LL2LMTXTLPID0;
   input [3:0] LL2LMTXTLPID1;
   input [4:0] CFGDSDEVICENUMBER;
   input [59:0] SAXISRQTUSER;
   input [5:0] PIPEEQFS;
   input [5:0] PIPEEQLF;
   input [63:0] CFGDSN;
   input [63:0] CFGINTERRUPTMSIXADDRESS;
   input [7:0] CFGDSBUSNUMBER;
   input [7:0] CFGDSPORTNUMBER;
   input [7:0] CFGREVID;
   input [7:0] CFGVFFLRDONE;
   input [7:0] SAXISCCTKEEP;
   input [7:0] SAXISRQTKEEP;
   input [8:0] CFGINTERRUPTMSITPHSTTAG;
   input [95:0] SCANIN;
   input [9:0] DRPADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PHASER_IN_TEST (
  COUNTERREADVAL,
  DQSFOUND,
  DQSOUTOFRANGE,
  FINEOVERFLOW,
  ICLK,
  ICLKDIV,
  ISERDESRST,
  PHASELOCKED,
  RCLK,
  SCANOUT,
  STG1OVERFLOW,
  STG1REGR,
  TESTOUT,
  WRENABLE,
  BURSTPENDING,
  BURSTPENDINGPHY,
  COUNTERLOADEN,
  COUNTERLOADVAL,
  COUNTERREADEN,
  DIVIDERST,
  EDGEADV,
  ENCALIB,
  ENCALIBPHY,
  ENSTG1,
  ENSTG1ADJUSTB,
  FINEENABLE,
  FINEINC,
  FREQREFCLK,
  MEMREFCLK,
  PHASEREFCLK,
  RANKSEL,
  RANKSELPHY,
  RST,
  RSTDQSFIND,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  SELCALORSTG1,
  STG1INCDEC,
  STG1LOAD,
  STG1READ,
  STG1REGL,
  SYNCIN,
  SYSCLK,
  TESTIN
);
  parameter BURST_MODE = "FALSE";
  parameter [0:0] CALIB_EDGE_IN_INV = 1'b0;
  parameter integer CLKOUT_DIV = 4;
  parameter [3:0] CLKOUT_DIV_POS = 4'b0010;
  parameter [3:0] CLKOUT_DIV_ST = 4'b0000;
  parameter CTL_MODE = "HARD";
  parameter [0:0] DQS_AUTO_RECAL = 1'b0;
  parameter DQS_BIAS_MODE = "FALSE";
  parameter [2:0] DQS_FIND_PATTERN = 3'b001;
  parameter EN_ISERDES_RST = "FALSE";
  parameter EN_TEST_RING = "FALSE";
  parameter integer FINE_DELAY = 0;
  parameter FREQ_REF_DIV = "NONE";
  parameter [0:0] GATE_SET_CLK_MUX = 1'b0;
  parameter HALF_CYCLE_ADJ = "FALSE";
  parameter ICLK_TO_RCLK_BYPASS = "TRUE";
  parameter real MEMREFCLK_PERIOD = 0.000;
  parameter OUTPUT_CLK_SRC = "PHASE_REF";
  parameter integer PD_REVERSE = 4;
  parameter real PHASEREFCLK_PERIOD = 0.000;
  parameter PHASER_IN_EN = "TRUE";
  parameter [1:0] RD_ADDR_INIT = 2'b00;
  parameter real REFCLK_PERIOD = 0.000;
  parameter [0:0] REG_OPT_1 = 1'b0;
  parameter [0:0] REG_OPT_2 = 1'b0;
  parameter [0:0] REG_OPT_4 = 1'b0;
  parameter [0:0] RST_SEL = 1'b0;
  parameter integer SEL_CLK_OFFSET = 5;
  parameter [0:0] SEL_OUT = 1'b0;
  parameter integer STG1_PD_UPDATE = 2;
  parameter SYNC_IN_DIV_RST = "FALSE";
  parameter [0:0] TEST_BP = 1'b0;
  parameter UPDATE_NONACTIVE = "FALSE";
  parameter WR_CYCLES = "FALSE";
   output DQSFOUND;
   output DQSOUTOFRANGE;
   output FINEOVERFLOW;
   output ICLK;
   output ICLKDIV;
   output ISERDESRST;
   output PHASELOCKED;
   output RCLK;
   output SCANOUT;
   output STG1OVERFLOW;
   output WRENABLE;
   output [3:0] TESTOUT;
   output [5:0] COUNTERREADVAL;
   output [8:0] STG1REGR;
   input BURSTPENDING;
   input BURSTPENDINGPHY;
   input COUNTERLOADEN;
   input COUNTERREADEN;
   input DIVIDERST;
   input EDGEADV;
   input ENSTG1;
   input ENSTG1ADJUSTB;
   input FINEENABLE;
   input FINEINC;
   input FREQREFCLK;
   input MEMREFCLK;
   input PHASEREFCLK;
   input RST;
   input RSTDQSFIND;
   input SCANCLK;
   input SCANENB;
   input SCANIN;
   input SCANMODEB;
   input SELCALORSTG1;
   input STG1INCDEC;
   input STG1LOAD;
   input STG1READ;
   input SYNCIN;
   input SYSCLK;
   input [13:0] TESTIN;
   input [1:0] ENCALIB;
   input [1:0] ENCALIBPHY;
   input [1:0] RANKSEL;
   input [1:0] RANKSELPHY;
   input [5:0] COUNTERLOADVAL;
   input [8:0] STG1REGL;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PHASER_OUT_TEST (
  COARSEOVERFLOW,
  COUNTERREADVAL,
  CTSBUS,
  DQSBUS,
  DTSBUS,
  FINEOVERFLOW,
  OCLK,
  OCLKDELAYED,
  OCLKDIV,
  OSERDESRST,
  RDENABLE,
  SCANOUT,
  TESTOUT,
  BURSTPENDING,
  BURSTPENDINGPHY,
  COARSEENABLE,
  COARSEINC,
  COUNTERLOADEN,
  COUNTERLOADVAL,
  COUNTERREADEN,
  DIVIDERST,
  EDGEADV,
  ENCALIB,
  ENCALIBPHY,
  FINEENABLE,
  FINEINC,
  FREQREFCLK,
  MEMREFCLK,
  PHASEREFCLK,
  RST,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  SELFINEOCLKDELAY,
  SYNCIN,
  SYSCLK,
  TESTIN
);
  parameter integer CLKOUT_DIV = 4;
  parameter [3:0] CLKOUT_DIV_POS = 4'b0010;
  parameter [3:0] CLKOUT_DIV_ST = 4'b0000;
  parameter COARSE_BYPASS = "FALSE";
  parameter integer COARSE_DELAY = 0;
  parameter CTL_MODE = "HARD";
  parameter DATA_CTL_N = "FALSE";
  parameter DATA_RD_CYCLES = "FALSE";
  parameter EN_OSERDES_RST = "FALSE";
  parameter EN_TEST_RING = "FALSE";
  parameter integer FINE_DELAY = 0;
  parameter real MEMREFCLK_PERIOD = 0.000;
  parameter OCLKDELAY_INV = "FALSE";
  parameter integer OCLK_DELAY = 0;
  parameter OUTPUT_CLK_SRC = "PHASE_REF";
  parameter real PHASEREFCLK_PERIOD = 0.000;
  parameter PHASER_OUT_EN = "TRUE";
  parameter [2:0] PO = 3'b000;
  parameter real REFCLK_PERIOD = 0.000;
  parameter STG1_BYPASS = "FREQ_REF";
  parameter SYNC_IN_DIV_RST = "FALSE";
  parameter [10:0] TEST_OPT = 11'b00000000000;
   output COARSEOVERFLOW;
   output FINEOVERFLOW;
   output OCLK;
   output OCLKDELAYED;
   output OCLKDIV;
   output OSERDESRST;
   output RDENABLE;
   output SCANOUT;
   output [1:0] CTSBUS;
   output [1:0] DQSBUS;
   output [1:0] DTSBUS;
   output [3:0] TESTOUT;
   output [8:0] COUNTERREADVAL;
   input BURSTPENDING;
   input BURSTPENDINGPHY;
   input COARSEENABLE;
   input COARSEINC;
   input COUNTERLOADEN;
   input COUNTERREADEN;
   input DIVIDERST;
   input EDGEADV;
   input FINEENABLE;
   input FINEINC;
   input FREQREFCLK;
   input MEMREFCLK;
   input PHASEREFCLK;
   input RST;
   input SCANCLK;
   input SCANENB;
   input SCANIN;
   input SCANMODEB;
   input SELFINEOCLKDELAY;
   input SYNCIN;
   input SYSCLK;
   input [15:0] TESTIN;
   input [1:0] ENCALIB;
   input [1:0] ENCALIBPHY;
   input [8:0] COUNTERLOADVAL;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PHASER_REF_TEST (
  CLKOUT,
  LOCKED,
  TESTOUT,
  TMUXOUT,
  CLKIN,
  PWRDWN,
  RST,
  TESTIN
);
  parameter [2:0] AVDD_COMP_SET = 3'b011;
  parameter [2:0] AVDD_VBG_PD = 3'b110;
  parameter [3:0] AVDD_VBG_SEL = 4'b1001;
  parameter [15:0] CONTROL_0 = 16'hFC18;
  parameter [15:0] CONTROL_1 = 16'h7F89;
  parameter [15:0] CONTROL_2 = 16'h8167;
  parameter [15:0] CONTROL_3 = 16'h0F27;
  parameter [15:0] CONTROL_4 = 16'h1B00;
  parameter [15:0] CONTROL_5 = 16'h147A;
  parameter [3:0] CP = 4'b0100;
  parameter [0:0] CP_BIAS_TRIP_SET = 1'b0;
  parameter [1:0] CP_RES = 2'b01;
  parameter [1:0] LF_NEN = 2'b00;
  parameter [1:0] LF_PEN = 2'b00;
  parameter integer LOCK_CNT = 1000;
  parameter integer LOCK_FB_DLY = 6;
  parameter integer LOCK_REF_DLY = 6;
  parameter [2:0] MAN_LF = 3'b000;
  parameter [6:0] PFD = 7'b0100001;
  parameter PHASER_REF_EN = "TRUE";
  parameter [2:0] PHASER_REF_MISC = 3'b000;
  parameter [2:0] SEL_LF_HIGH = 3'b100;
  parameter SEL_SLIPD = "TRUE";
  parameter SUP_SEL_AREG = "FALSE";
  parameter [1:0] TMUX_MUX_SEL = 2'b00;
   output CLKOUT;
   output LOCKED;
   output TMUXOUT;
   output [7:0] TESTOUT;
   input CLKIN;
   input PWRDWN;
   input RST;
   input [7:0] TESTIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PHY_CONTROL_TEST (
  AUXOUTPUT,
  INBURSTPENDING,
  INRANKA,
  INRANKB,
  INRANKC,
  INRANKD,
  OUTBURSTPENDING,
  PCENABLECALIB,
  PHYCTLALMOSTFULL,
  PHYCTLEMPTY,
  PHYCTLFULL,
  PHYCTLREADY,
  TESTOUTPUT,
  MEMREFCLK,
  PHYCLK,
  PHYCTLMSTREMPTY,
  PHYCTLWD,
  PHYCTLWRENABLE,
  PLLLOCK,
  READCALIBENABLE,
  REFDLLLOCK,
  RESET,
  SCANENABLEN,
  SYNCIN,
  TESTINPUT,
  TESTSELECT,
  WRITECALIBENABLE
);
  parameter integer AO_TOGGLE = 0;
  parameter [3:0] AO_WRLVL_EN = 4'b0000;
  parameter BURST_MODE = "FALSE";
  parameter integer CLK_RATIO = 1;
  parameter integer CMD_OFFSET = 0;
  parameter integer CO_DURATION = 0;
  parameter DATA_CTL_A_N = "FALSE";
  parameter DATA_CTL_B_N = "FALSE";
  parameter DATA_CTL_C_N = "FALSE";
  parameter DATA_CTL_D_N = "FALSE";
  parameter DISABLE_SEQ_MATCH = "TRUE";
  parameter integer DI_DURATION = 0;
  parameter integer DO_DURATION = 0;
  parameter integer EVENTS_DELAY = 63;
  parameter integer FOUR_WINDOW_CLOCKS = 63;
  parameter MULTI_REGION = "FALSE";
  parameter PHY_COUNT_ENABLE = "FALSE";
  parameter integer RD_CMD_OFFSET_0 = 0;
  parameter integer RD_CMD_OFFSET_1 = 00;
  parameter integer RD_CMD_OFFSET_2 = 0;
  parameter integer RD_CMD_OFFSET_3 = 0;
  parameter integer RD_DURATION_0 = 0;
  parameter integer RD_DURATION_1 = 0;
  parameter integer RD_DURATION_2 = 0;
  parameter integer RD_DURATION_3 = 0;
  parameter [0:0] SPARE = 1'b0;
  parameter SYNC_MODE = "FALSE";
  parameter integer WR_CMD_OFFSET_0 = 0;
  parameter integer WR_CMD_OFFSET_1 = 0;
  parameter integer WR_CMD_OFFSET_2 = 0;
  parameter integer WR_CMD_OFFSET_3 = 0;
  parameter integer WR_DURATION_0 = 0;
  parameter integer WR_DURATION_1 = 0;
  parameter integer WR_DURATION_2 = 0;
  parameter integer WR_DURATION_3 = 0;
   output PHYCTLALMOSTFULL;
   output PHYCTLEMPTY;
   output PHYCTLFULL;
   output PHYCTLREADY;
   output [15:0] TESTOUTPUT;
   output [1:0] INRANKA;
   output [1:0] INRANKB;
   output [1:0] INRANKC;
   output [1:0] INRANKD;
   output [1:0] PCENABLECALIB;
   output [3:0] AUXOUTPUT;
   output [3:0] INBURSTPENDING;
   output [3:0] OUTBURSTPENDING;
   input MEMREFCLK;
   input PHYCLK;
   input PHYCTLMSTREMPTY;
   input PHYCTLWRENABLE;
   input PLLLOCK;
   input READCALIBENABLE;
   input REFDLLLOCK;
   input RESET;
   input SCANENABLEN;
   input SYNCIN;
   input WRITECALIBENABLE;
   input [15:0] TESTINPUT;
   input [2:0] TESTSELECT;
   input [31:0] PHYCTLWD;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLLE2_TEST (
  CLKFBOUT,
  CLKOUT0,
  CLKOUT1,
  CLKOUT2,
  CLKOUT3,
  CLKOUT4,
  CLKOUT5,
  DO,
  DRDY,
  LOCKED,
  TESTOUT,
  TMUXOUT,
  CLKFBIN,
  CLKIN1,
  CLKIN2,
  CLKINSEL,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PWRDWN,
  RST,
  TESTIN
);
  parameter [3:0] ANALOG_MISC = 4'b0000;
  parameter [2:0] AVDD_COMP_SET = 3'b011;
  parameter [2:0] AVDD_VBG_PD = 3'b110;
  parameter [3:0] AVDD_VBG_SEL = 4'b1001;
  parameter BANDWIDTH = "OPTIMIZED";
  parameter CLKFBIN_EDGE = "FALSE";
  parameter integer CLKFBIN_HT = 1;
  parameter integer CLKFBIN_LT = 1;
  parameter integer CLKFBIN_MULT = 1;
  parameter CLKFBIN_NOCOUNT = "TRUE";
  parameter integer CLKFBOUT_DT = 0;
  parameter CLKFBOUT_EDGE = "FALSE";
  parameter CLKFBOUT_EN = "TRUE";
  parameter integer CLKFBOUT_HT = 1;
  parameter integer CLKFBOUT_LT = 1;
  parameter integer CLKFBOUT_MULT = 5;
  parameter [1:0] CLKFBOUT_MX = 2'b00;
  parameter CLKFBOUT_NOCOUNT = "TRUE";
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter [2:0] CLKFBOUT_PM = 3'b000;
  parameter [2:0] CLKFB_MUX_SEL = 3'b000;
  parameter [2:0] CLKIN1_MUX_SEL = 3'b000;
  parameter real CLKIN1_PERIOD = 0.000;
  parameter [2:0] CLKIN2_MUX_SEL = 3'b000;
  parameter real CLKIN2_PERIOD = 0.000;
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter integer CLKOUT0_DT = 0;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter CLKOUT0_EDGE = "FALSE";
  parameter CLKOUT0_EN = "FALSE";
  parameter integer CLKOUT0_HT = 1;
  parameter integer CLKOUT0_LT = 1;
  parameter [1:0] CLKOUT0_MX = 2'b00;
  parameter CLKOUT0_NOCOUNT = "TRUE";
  parameter real CLKOUT0_PHASE = 0.000;
  parameter [2:0] CLKOUT0_PM = 3'b000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter integer CLKOUT1_DT = 0;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter CLKOUT1_EDGE = "FALSE";
  parameter CLKOUT1_EN = "FALSE";
  parameter integer CLKOUT1_HT = 1;
  parameter integer CLKOUT1_LT = 1;
  parameter [1:0] CLKOUT1_MX = 2'b00;
  parameter CLKOUT1_NOCOUNT = "TRUE";
  parameter real CLKOUT1_PHASE = 0.000;
  parameter [2:0] CLKOUT1_PM = 3'b000;
  parameter integer CLKOUT2_DIVIDE = 1;
  parameter integer CLKOUT2_DT = 0;
  parameter real CLKOUT2_DUTY_CYCLE = 0.500;
  parameter CLKOUT2_EDGE = "FALSE";
  parameter CLKOUT2_EN = "FALSE";
  parameter integer CLKOUT2_HT = 1;
  parameter integer CLKOUT2_LT = 1;
  parameter [1:0] CLKOUT2_MX = 2'b00;
  parameter CLKOUT2_NOCOUNT = "TRUE";
  parameter real CLKOUT2_PHASE = 0.000;
  parameter [2:0] CLKOUT2_PM = 3'b000;
  parameter integer CLKOUT3_DIVIDE = 1;
  parameter integer CLKOUT3_DT = 0;
  parameter real CLKOUT3_DUTY_CYCLE = 0.500;
  parameter CLKOUT3_EDGE = "FALSE";
  parameter CLKOUT3_EN = "FALSE";
  parameter integer CLKOUT3_HT = 1;
  parameter integer CLKOUT3_LT = 1;
  parameter [1:0] CLKOUT3_MX = 2'b00;
  parameter CLKOUT3_NOCOUNT = "TRUE";
  parameter real CLKOUT3_PHASE = 0.000;
  parameter [2:0] CLKOUT3_PM = 3'b000;
  parameter integer CLKOUT4_DIVIDE = 1;
  parameter integer CLKOUT4_DT = 0;
  parameter real CLKOUT4_DUTY_CYCLE = 0.500;
  parameter CLKOUT4_EDGE = "FALSE";
  parameter CLKOUT4_EN = "FALSE";
  parameter integer CLKOUT4_HT = 1;
  parameter integer CLKOUT4_LT = 1;
  parameter [1:0] CLKOUT4_MX = 2'b00;
  parameter CLKOUT4_NOCOUNT = "TRUE";
  parameter real CLKOUT4_PHASE = 0.000;
  parameter [2:0] CLKOUT4_PM = 3'b000;
  parameter integer CLKOUT5_DIVIDE = 1;
  parameter integer CLKOUT5_DT = 0;
  parameter real CLKOUT5_DUTY_CYCLE = 0.500;
  parameter CLKOUT5_EDGE = "FALSE";
  parameter CLKOUT5_EN = "FALSE";
  parameter integer CLKOUT5_HT = 1;
  parameter integer CLKOUT5_LT = 1;
  parameter [1:0] CLKOUT5_MX = 2'b00;
  parameter CLKOUT5_NOCOUNT = "TRUE";
  parameter real CLKOUT5_PHASE = 0.000;
  parameter [2:0] CLKOUT5_PM = 3'b000;
  parameter COMPENSATION = "ZHOLD";
  parameter [15:0] CONTROL_0 = 16'b1111001101111100;
  parameter [15:0] CONTROL_1 = 16'b0111110101001101;
  parameter [15:0] CONTROL_2 = 16'b0101000001000010;
  parameter [15:0] CONTROL_3 = 16'b1110101111001000;
  parameter [15:0] CONTROL_4 = 16'b1101010011011111;
  parameter [15:0] CONTROL_5 = 16'b1010110111111011;
  parameter [15:0] CONTROL_6 = 16'b1011001011000011;
  parameter [15:0] CONTROL_7 = 16'b0100110000101110;
  parameter [3:0] CP = 4'b0000;
  parameter [0:0] CP_BIAS_TRIP_SET = 1'b0;
  parameter [1:0] CP_RES = 2'b01;
  parameter DIRECT_PATH_CNTRL = "FALSE";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter DIVCLK_EDGE = "FALSE";
  parameter integer DIVCLK_HT = 1;
  parameter integer DIVCLK_LT = 1;
  parameter DIVCLK_NOCOUNT = "TRUE";
  parameter [2:0] DVDD_COMP_SET = 3'b011;
  parameter [2:0] DVDD_VBG_PD = 3'b110;
  parameter [3:0] DVDD_VBG_SEL = 4'b1001;
  parameter [1:0] EN_CURR_SINK = 2'b11;
  parameter EN_VCO_DIV1 = "FALSE";
  parameter EN_VCO_DIV6 = "FALSE";
  parameter [0:0] FREQ_BB_USE_CLK0 = 1'b0;
  parameter [0:0] FREQ_BB_USE_CLK1 = 1'b0;
  parameter [0:0] FREQ_BB_USE_CLK2 = 1'b0;
  parameter [0:0] FREQ_BB_USE_CLK3 = 1'b0;
  parameter [1:0] FREQ_COMP = 2'b01;
  parameter GTS_WAIT = "FALSE";
  parameter integer HROW_DLY_SET = 0;
  parameter integer HVLF_CNT_TEST = 0;
  parameter HVLF_CNT_TEST_EN = "FALSE";
  parameter IN_DLY_EN = "TRUE";
  parameter [5:0] IN_DLY_MX_CVDD = 6'b011000;
  parameter [5:0] IN_DLY_MX_DVDD = 6'b000001;
  parameter integer IN_DLY_SET = 46;
  parameter [1:0] LFHF = 2'b11;
  parameter LF_LOW_SEL = "FALSE";
  parameter [1:0] LF_NEN = 2'b10;
  parameter [1:0] LF_PEN = 2'b00;
  parameter integer LOCK_CNT = 128;
  parameter integer LOCK_FB_DLY = 3;
  parameter integer LOCK_REF_DLY = 3;
  parameter integer LOCK_SAT_HIGH = 160;
  parameter [2:0] MAN_LF = 3'b000;
  parameter [1:0] MVDD_SEL = 2'b11;
  parameter [6:0] PFD = 7'b0100001;
  parameter PLL_EN = "TRUE";
  parameter real REF_JITTER1 = 0.010;
  parameter real REF_JITTER2 = 0.010;
  parameter [3:0] RES = 4'b0000;
  parameter SEL_HV_NMOS = "FALSE";
  parameter SEL_LV_NMOS = "FALSE";
  parameter SEL_SLIPD = "FALSE";
  parameter [3:0] SKEW_FLOP_INV = 4'b0000;
  parameter [4:0] SPARE_ANALOG = 5'b00000;
  parameter [4:0] SPARE_DIGITAL = 5'b00000;
  parameter STARTUP_WAIT = "FALSE";
  parameter SUP_SEL_AREG = "FALSE";
  parameter SUP_SEL_DREG = "FALSE";
  parameter [1:0] SYNTH_CLK_DIV = 2'b11;
  parameter TMUX_MUX_SEL = "00";
  parameter integer UNLOCK_CNT = 64;
  parameter VLF_HIGH_DIS_B = "TRUE";
  parameter VLF_HIGH_PWDN_B = "TRUE";
  parameter [1:0] VREF_START = 2'b01;
   output CLKFBOUT;
   output CLKOUT0;
   output CLKOUT1;
   output CLKOUT2;
   output CLKOUT3;
   output CLKOUT4;
   output CLKOUT5;
   output DRDY;
   output LOCKED;
   output TMUXOUT;
   output [15:0] DO;
   output [63:0] TESTOUT;
   input CLKFBIN;
   input CLKIN1;
   input CLKIN2;
   input CLKINSEL;
   input DCLK;
   input DEN;
   input DWE;
   input PWRDWN;
   input RST;
   input [15:0] DI;
   input [31:0] TESTIN;
   input [6:0] DADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLLE3_TEST (
  CLKFBOUT,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUTPHY,
  DO,
  DRDY,
  LOCKED,
  SCANOUT,
  TESTOUT,
  TMUXOUT,
  CLKFBIN,
  CLKIN,
  CLKOUTPHYEN,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PWRDWN,
  RST,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  TESTIN
);
  parameter [3:0] ANALOG_MISC = 4'b0000;
  parameter [2:0] AVDD_COMP_SET = 3'b011;
  parameter [2:0] AVDD_VBG_PD = 3'b110;
  parameter [3:0] AVDD_VBG_SEL = 4'b1000;
  parameter BANDWIDTH = "OPTIMIZED";
  parameter integer CLKBURST_CNT = 2;
  parameter CLKBURST_ENABLE = "FALSE";
  parameter CLKFBIN_EDGE = "FALSE";
  parameter integer CLKFBIN_HT = 1;
  parameter integer CLKFBIN_LT = 1;
  parameter integer CLKFBIN_MULT = 1;
  parameter CLKFBIN_NOCOUNT = "TRUE";
  parameter integer CLKFBOUT_DT = 0;
  parameter CLKFBOUT_EDGE = "TRUE";
  parameter CLKFBOUT_EN = "TRUE";
  parameter integer CLKFBOUT_HT = 2;
  parameter integer CLKFBOUT_LT = 3;
  parameter integer CLKFBOUT_MULT = 5;
  parameter [1:0] CLKFBOUT_MX = 2'b00;
  parameter CLKFBOUT_NOCOUNT = "FALSE";
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN_PERIOD = 0.000;
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter integer CLKOUT0_DT = 0;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter CLKOUT0_EDGE = "FALSE";
  parameter integer CLKOUT0_HT = 1;
  parameter integer CLKOUT0_LT = 1;
  parameter [1:0] CLKOUT0_MX = 2'b00;
  parameter CLKOUT0_NOCOUNT = "TRUE";
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter integer CLKOUT1_DT = 0;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter CLKOUT1_EDGE = "FALSE";
  parameter integer CLKOUT1_HT = 1;
  parameter integer CLKOUT1_LT = 1;
  parameter [1:0] CLKOUT1_MX = 2'b00;
  parameter CLKOUT1_NOCOUNT = "TRUE";
  parameter real CLKOUT1_PHASE = 0.000;
  parameter CLKOUTPHY_MODE = "VCO_2X";
  parameter COMPENSATION = "AUTO";
  parameter [15:0] CONTROL_0 = 16'b1111001101111100;
  parameter [15:0] CONTROL_1 = 16'b0111110101001101;
  parameter [15:0] CONTROL_2 = 16'b0101000001000010;
  parameter [15:0] CONTROL_3 = 16'b1110101011001000;
  parameter [15:0] CONTROL_4 = 16'b1101010011011111;
  parameter [15:0] CONTROL_5 = 16'b1010110111111011;
  parameter [15:0] CONTROL_6 = 16'b1011001011000111;
  parameter [15:0] CONTROL_7 = 16'b0101100000101000;
  parameter [3:0] CP = 4'b0010;
  parameter [0:0] CP_BIAS_TRIP_SET = 1'b0;
  parameter [1:0] CP_RES = 2'b01;
  parameter DIRECT_PATH_CNTRL = "FALSE";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter DIVCLK_EDGE = "FALSE";
  parameter integer DIVCLK_HT = 1;
  parameter integer DIVCLK_LT = 1;
  parameter DIVCLK_NOCOUNT = "TRUE";
  parameter [2:0] DVDD_COMP_SET = 3'b011;
  parameter EN_TESTIN = "TRUE";
  parameter EN_VCO_DIV1 = "FALSE";
  parameter EN_VCO_DIV6 = "FALSE";
  parameter [1:0] FREQ_COMP = 2'b01;
  parameter GTS_WAIT = "FALSE";
  parameter integer HVLF_CNT_TEST = 0;
  parameter HVLF_CNT_TEST_EN = "FALSE";
  parameter IN_DLY_EN = "FALSE";
  parameter [1:0] IN_DLY_MX_CVDD = 2'b10;
  parameter [5:0] IN_DLY_MX_DVDD = 6'b101110;
  parameter integer IN_DLY_SET = 38;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter [1:0] LFHF = 2'b11;
  parameter LF_LOW_SEL = "FALSE";
  parameter [1:0] LF_NEN = 2'b10;
  parameter [1:0] LF_PEN = 2'b00;
  parameter integer LOCK_CNT = 1000;
  parameter integer LOCK_FB_DLY = 14;
  parameter integer LOCK_REF_DLY = 14;
  parameter integer LOCK_SAT_HIGH = 1001;
  parameter [2:0] MAN_LF = 3'b000;
  parameter [1:0] MVDD_SEL = 2'b11;
  parameter PD_START_DISABLE = "FALSE";
  parameter [6:0] PFD = 7'b0100001;
  parameter PFD_STARTUP = "TRUE";
  parameter [1:0] PHY_MODE = 2'b00;
  parameter PLL_EN = "TRUE";
  parameter real REF_JITTER = 0.010;
  parameter [3:0] RES = 4'b0110;
  parameter SCAN_MODE = "FALSE";
  parameter SEL_DCDC = "FALSE";
  parameter SEL_SLIPD = "FALSE";
  parameter [4:0] SPARE_ANALOG = 5'b00000;
  parameter [4:0] SPARE_DIGITAL = 5'b00000;
  parameter STARTUP_WAIT = "FALSE";
  parameter START_DISABLE = "FALSE";
  parameter START_EXTRA = "FALSE";
  parameter SUP_SEL_AREG = "FALSE";
  parameter SUP_SEL_DREG = "FALSE";
  parameter [1:0] SYNTH_CLK_DIV = 2'b11;
  parameter [1:0] TMUX_MUX_SEL = 2'b00;
  parameter integer UNLOCK_CNT = 1;
  parameter VCO_BYPASS = "FALSE";
  parameter VLF_HIGH_DIS_B = "FALSE";
  parameter VLF_HIGH_PWDN_B = "TRUE";
   output CLKFBOUT;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUTPHY;
   output DRDY;
   output LOCKED;
   output SCANOUT;
   output TMUXOUT;
   output [15:0] DO;
   output [36:0] TESTOUT;
   input CLKFBIN;
   input CLKIN;
   input CLKOUTPHYEN;
   input DCLK;
   input DEN;
   input DWE;
   input PWRDWN;
   input RST;
   input SCANCLK;
   input SCANENB;
   input SCANIN;
   input SCANMODEB;
   input [15:0] DI;
   input [31:0] TESTIN;
   input [6:0] DADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLLE3_TEST2 (
  CLKFBOUT,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUTPHY,
  DO,
  DRDY,
  LOCKED,
  SCANOUT,
  TESTOUT,
  TMUXOUT,
  CLKFBIN,
  CLKIN,
  CLKOUTPHYEN,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PWRDWN,
  RST,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  TESTIN
);
  parameter [3:0] ANALOG_MISC = 4'b0000;
  parameter [2:0] AVDD_COMP_SET = 3'b011;
  parameter [2:0] AVDD_VBG_PD = 3'b011;
  parameter [3:0] AVDD_VBG_SEL = 4'b1001;
  parameter BANDWIDTH = "OPTIMIZED";
  parameter integer CLKBURST_CNT = 2;
  parameter CLKBURST_ENABLE = "FALSE";
  parameter CLKFBIN_EDGE = "FALSE";
  parameter integer CLKFBIN_HT = 1;
  parameter integer CLKFBIN_LT = 1;
  parameter integer CLKFBIN_MULT = 1;
  parameter CLKFBIN_NOCOUNT = "TRUE";
  parameter integer CLKFBOUT_DT = 0;
  parameter CLKFBOUT_EDGE = "TRUE";
  parameter CLKFBOUT_EN = "TRUE";
  parameter integer CLKFBOUT_HT = 2;
  parameter integer CLKFBOUT_LT = 3;
  parameter integer CLKFBOUT_MULT = 5;
  parameter [1:0] CLKFBOUT_MX = 2'b00;
  parameter CLKFBOUT_NOCOUNT = "FALSE";
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN_PERIOD = 0.000;
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter integer CLKOUT0_DT = 0;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter CLKOUT0_EDGE = "FALSE";
  parameter integer CLKOUT0_HT = 1;
  parameter integer CLKOUT0_LT = 1;
  parameter [1:0] CLKOUT0_MX = 2'b00;
  parameter CLKOUT0_NOCOUNT = "TRUE";
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter integer CLKOUT1_DT = 0;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter CLKOUT1_EDGE = "FALSE";
  parameter integer CLKOUT1_HT = 1;
  parameter integer CLKOUT1_LT = 1;
  parameter [1:0] CLKOUT1_MX = 2'b00;
  parameter CLKOUT1_NOCOUNT = "TRUE";
  parameter real CLKOUT1_PHASE = 0.000;
  parameter CLKOUTPHY_MODE = "VCO_2X";
  parameter COMPENSATION = "AUTO";
  parameter [15:0] CONTROL_0 = 16'b1111001101111100;
  parameter [15:0] CONTROL_1 = 16'b0111110000001101;
  parameter [15:0] CONTROL_2 = 16'b1101000001000010;
  parameter [15:0] CONTROL_3 = 16'b1110101111011000;
  parameter [15:0] CONTROL_4 = 16'b1110110001011111;
  parameter [15:0] CONTROL_5 = 16'b1110110111111011;
  parameter [15:0] CONTROL_6 = 16'b1010001011001101;
  parameter [15:0] CONTROL_7 = 16'b0100010000101000;
  parameter [3:0] CP = 4'b0010;
  parameter [0:0] CP_BIAS_TRIP_SET = 1'b0;
  parameter [1:0] CP_RES = 2'b01;
  parameter DIRECT_PATH_CNTRL = "FALSE";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter DIVCLK_EDGE = "FALSE";
  parameter integer DIVCLK_HT = 1;
  parameter integer DIVCLK_LT = 1;
  parameter DIVCLK_NOCOUNT = "TRUE";
  parameter [2:0] DVDD_COMP_SET = 3'b011;
  parameter [2:0] DVDD_VBG_PD = 3'b010;
  parameter [3:0] DVDD_VBG_SEL = 4'b0101;
  parameter EN_SYNC_CK_TEST = "FALSE";
  parameter EN_TESTIN = "TRUE";
  parameter EN_VCO_DIV1 = "FALSE";
  parameter EN_VCO_DIV6 = "FALSE";
  parameter FORCE_SENSE_SHORT = "FALSE";
  parameter [2:0] FREQ_COMP = 3'b010;
  parameter GTS_WAIT = "FALSE";
  parameter integer HVLF_CNT_TEST = 0;
  parameter HVLF_CNT_TEST_EN = "FALSE";
  parameter IN_DLY_EN = "FALSE";
  parameter [1:0] IN_DLY_MX_CVDD = 2'b10;
  parameter [5:0] IN_DLY_MX_DVDD = 6'b101110;
  parameter integer IN_DLY_SET = 38;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter [1:0] LFHF = 2'b11;
  parameter LF_LOW_SEL = "FALSE";
  parameter [1:0] LF_NEN = 2'b10;
  parameter [1:0] LF_PEN = 2'b10;
  parameter integer LOCK_CNT = 1000;
  parameter integer LOCK_FB_DLY = 14;
  parameter integer LOCK_REF_DLY = 14;
  parameter integer LOCK_SAT_HIGH = 1001;
  parameter [2:0] MAN_LF = 3'b000;
  parameter [1:0] MVDD_SEL = 2'b11;
  parameter PD_START_DISABLE = "FALSE";
  parameter [6:0] PFD = 7'b0100001;
  parameter PFD_STARTUP = "FALSE";
  parameter [1:0] PHY_MODE = 2'b00;
  parameter PLL_EN = "TRUE";
  parameter real REF_JITTER = 0.010;
  parameter [3:0] RES = 4'b0110;
  parameter SCAN_MODE = "FALSE";
  parameter SEL_DCDC = "FALSE";
  parameter SEL_SLIPD = "FALSE";
  parameter SENSE_TEST_EN = "FALSE";
  parameter [4:0] SPARE_ANALOG = 5'b00000;
  parameter [4:0] SPARE_DIGITAL = 5'b00000;
  parameter STARTUP_WAIT = "FALSE";
  parameter START_DISABLE = "FALSE";
  parameter START_EXTRA = "FALSE";
  parameter START_HYST_DISABLE = "FALSE";
  parameter SUP_SEL_AREG = "FALSE";
  parameter SUP_SEL_DREG = "FALSE";
  parameter SUP_SEL_MVDD = "FALSE";
  parameter [1:0] SYNTH_CLK_DIV = 2'b11;
  parameter [5:0] TESTOUT0_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT1_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT2_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT3_MUX_SEL = 6'b000000;
  parameter [1:0] TMUX_MUX_SEL = 2'b00;
  parameter integer UNLOCK_CNT = 1;
  parameter VCO_BYPASS = "FALSE";
  parameter VCO_GATE_CCI_B = "TRUE";
  parameter VLF_HIGH_DIS_B = "TRUE";
  parameter VLF_HIGH_PWDN_B = "TRUE";
  parameter VLF_HIGH_REF_SEL = "FALSE";
  parameter [1:0] VLF_HIGH_SEL = 2'b00;
  parameter VLF_VALID_PWDN = "FALSE";
  parameter [2:0] VLF_VALID_SEL = 3'b100;
   output CLKFBOUT;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUTPHY;
   output DRDY;
   output LOCKED;
   output SCANOUT;
   output TMUXOUT;
   output [15:0] DO;
   output [15:0] TESTOUT;
   input CLKFBIN;
   input CLKIN;
   input CLKOUTPHYEN;
   input DCLK;
   input DEN;
   input DWE;
   input PWRDWN;
   input RST;
   input SCANCLK;
   input SCANENB;
   input SCANIN;
   input SCANMODEB;
   input [15:0] DI;
   input [31:0] TESTIN;
   input [6:0] DADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLLE4_TEST (
  CLKFBOUT,
  CLKOUT0,
  CLKOUT0B,
  CLKOUT1,
  CLKOUT1B,
  CLKOUTPHY,
  DO,
  DRDY,
  LOCKED,
  SCANOUT,
  TESTOUT,
  TMUXOUT,
  CLKFBIN,
  CLKIN,
  CLKOUTPHYEN,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  PWRDWN,
  RST,
  SCANCLK,
  SCANENB,
  SCANIN,
  SCANMODEB,
  TESTIN
);
  parameter [3:0] ANALOG_MISC = 4'b0000;
  parameter [2:0] AVDD_COMP_SET = 3'b011;
  parameter [2:0] AVDD_VBG_PD = 3'b011;
  parameter [3:0] AVDD_VBG_SEL = 4'b1001;
  parameter BANDWIDTH = "OPTIMIZED";
  parameter integer CLKBURST_CNT = 2;
  parameter CLKBURST_ENABLE = "FALSE";
  parameter CLKFBIN_EDGE = "FALSE";
  parameter integer CLKFBIN_HT = 1;
  parameter integer CLKFBIN_LT = 1;
  parameter integer CLKFBIN_MULT = 1;
  parameter CLKFBIN_NOCOUNT = "TRUE";
  parameter integer CLKFBOUT_DT = 0;
  parameter CLKFBOUT_EDGE = "TRUE";
  parameter CLKFBOUT_EN = "TRUE";
  parameter integer CLKFBOUT_HT = 2;
  parameter integer CLKFBOUT_LT = 3;
  parameter integer CLKFBOUT_MULT = 5;
  parameter [1:0] CLKFBOUT_MX = 2'b00;
  parameter CLKFBOUT_NOCOUNT = "FALSE";
  parameter real CLKFBOUT_PHASE = 0.000;
  parameter real CLKIN_PERIOD = 0.000;
  parameter integer CLKOUT0_DIVIDE = 1;
  parameter integer CLKOUT0_DT = 0;
  parameter real CLKOUT0_DUTY_CYCLE = 0.500;
  parameter CLKOUT0_EDGE = "FALSE";
  parameter integer CLKOUT0_HT = 1;
  parameter integer CLKOUT0_LT = 1;
  parameter [1:0] CLKOUT0_MX = 2'b00;
  parameter CLKOUT0_NOCOUNT = "TRUE";
  parameter real CLKOUT0_PHASE = 0.000;
  parameter integer CLKOUT1_DIVIDE = 1;
  parameter integer CLKOUT1_DT = 0;
  parameter real CLKOUT1_DUTY_CYCLE = 0.500;
  parameter CLKOUT1_EDGE = "FALSE";
  parameter integer CLKOUT1_HT = 1;
  parameter integer CLKOUT1_LT = 1;
  parameter [1:0] CLKOUT1_MX = 2'b00;
  parameter CLKOUT1_NOCOUNT = "TRUE";
  parameter real CLKOUT1_PHASE = 0.000;
  parameter CLKOUTPHY_MODE = "VCO_2X";
  parameter COMPENSATION = "AUTO";
  parameter [15:0] CONTROL_0 = 16'b1111001101111100;
  parameter [15:0] CONTROL_1 = 16'b0111110001001101;
  parameter [15:0] CONTROL_2 = 16'b1101000001000010;
  parameter [15:0] CONTROL_3 = 16'b1110101111011000;
  parameter [15:0] CONTROL_4 = 16'b1110110001011111;
  parameter [15:0] CONTROL_5 = 16'b1110110111111011;
  parameter [15:0] CONTROL_6 = 16'b1010001011001101;
  parameter [15:0] CONTROL_7 = 16'b0100010000101000;
  parameter [3:0] CP = 4'b0011;
  parameter [0:0] CP_BIAS_TRIP_SET = 1'b0;
  parameter [1:0] CP_RES = 2'b01;
  parameter DIRECT_PATH_CNTRL = "FALSE";
  parameter integer DIVCLK_DIVIDE = 1;
  parameter DIVCLK_EDGE = "FALSE";
  parameter integer DIVCLK_HT = 1;
  parameter integer DIVCLK_LT = 1;
  parameter DIVCLK_NOCOUNT = "TRUE";
  parameter [2:0] DVDD_COMP_SET = 3'b011;
  parameter [2:0] DVDD_VBG_PD = 3'b010;
  parameter [3:0] DVDD_VBG_SEL = 4'b0101;
  parameter EN_SYNC_CK_TEST = "FALSE";
  parameter EN_TESTIN = "TRUE";
  parameter EN_VCO_DIV1 = "FALSE";
  parameter EN_VCO_DIV6 = "FALSE";
  parameter FORCE_SENSE_SHORT = "FALSE";
  parameter [2:0] FREQ_COMP = 3'b010;
  parameter GTS_WAIT = "FALSE";
  parameter integer HVLF_CNT_TEST = 0;
  parameter HVLF_CNT_TEST_EN = "FALSE";
  parameter IN_DLY_EN = "FALSE";
  parameter [1:0] IN_DLY_MX_CVDD = 2'b10;
  parameter [5:0] IN_DLY_MX_DVDD = 6'b101110;
  parameter integer IN_DLY_SET = 38;
  parameter [0:0] IS_CLKFBIN_INVERTED = 1'b0;
  parameter [0:0] IS_CLKIN_INVERTED = 1'b0;
  parameter [0:0] IS_PWRDWN_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter [1:0] LFHF = 2'b11;
  parameter LF_LOW_SEL = "FALSE";
  parameter [1:0] LF_NEN = 2'b10;
  parameter [1:0] LF_PEN = 2'b10;
  parameter integer LOCK_CNT = 1000;
  parameter integer LOCK_FB_DLY = 14;
  parameter integer LOCK_REF_DLY = 14;
  parameter integer LOCK_SAT_HIGH = 1001;
  parameter [2:0] MAN_LF = 3'b000;
  parameter [1:0] MVDD_SEL = 2'b11;
  parameter PD_START_DISABLE = "FALSE";
  parameter [6:0] PFD = 7'b0100001;
  parameter PFD_STARTUP = "TRUE";
  parameter [1:0] PHY_MODE = 2'b00;
  parameter PLL_EN = "TRUE";
  parameter real REF_JITTER = 0.010;
  parameter [3:0] RES = 4'b0001;
  parameter SCAN_MODE = "FALSE";
  parameter SEL_DCDC = "FALSE";
  parameter SEL_SLIPD = "FALSE";
  parameter SENSE_TEST_EN = "FALSE";
  parameter [4:0] SPARE_ANALOG = 5'b00000;
  parameter [4:0] SPARE_DIGITAL = 5'b00000;
  parameter STARTUP_WAIT = "FALSE";
  parameter START_DISABLE = "FALSE";
  parameter START_EXTRA = "FALSE";
  parameter START_HYST_DISABLE = "FALSE";
  parameter SUP_SEL_AREG = "FALSE";
  parameter SUP_SEL_DREG = "FALSE";
  parameter SUP_SEL_MVDD = "FALSE";
  parameter [1:0] SYNTH_CLK_DIV = 2'b11;
  parameter [5:0] TESTOUT0_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT1_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT2_MUX_SEL = 6'b000000;
  parameter [5:0] TESTOUT3_MUX_SEL = 6'b000000;
  parameter [1:0] TMUX_MUX_SEL = 2'b00;
  parameter integer UNLOCK_CNT = 1;
  parameter VCO_BYPASS = "FALSE";
  parameter VCO_GATE_CCI_B = "TRUE";
  parameter VLF_HIGH_DIS_B = "TRUE";
  parameter VLF_HIGH_PWDN_B = "TRUE";
  parameter VLF_HIGH_REF_SEL = "FALSE";
  parameter [1:0] VLF_HIGH_SEL = 2'b10;
  parameter VLF_VALID_PWDN = "FALSE";
  parameter [2:0] VLF_VALID_SEL = 3'b010;
   output CLKFBOUT;
   output CLKOUT0;
   output CLKOUT0B;
   output CLKOUT1;
   output CLKOUT1B;
   output CLKOUTPHY;
   output DRDY;
   output LOCKED;
   output SCANOUT;
   output TMUXOUT;
   output [15:0] DO;
   output [15:0] TESTOUT;
   input CLKFBIN;
   input CLKIN;
   input CLKOUTPHYEN;
   input DCLK;
   input DEN;
   input DWE;
   input PWRDWN;
   input RST;
   input SCANCLK;
   input SCANENB;
   input SCANIN;
   input SCANMODEB;
   input [15:0] DI;
   input [31:0] TESTIN;
   input [6:0] DADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PLL_SELECT_TEST (
  CLOCK_OUT,
  PLL0,
  PLL1,
  PLL_CLK_EN,
  REFCLK_DFD
);
  parameter CLK_SELECT = "PLL0";
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
   output CLOCK_OUT;
   input PLL0;
   input PLL1;
   input PLL_CLK_EN;
   input REFCLK_DFD;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PMV2_SVT_TEST (
  O,
  ODIV2,
  ODIV4,
  A,
  EN
);
   output O;
   output ODIV2;
   output ODIV4;
   input EN;
   input [2:0] A;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PMV2_TEST (
  O,
  ODIV2,
  ODIV4,
  A,
  EN
);
   output O;
   output ODIV2;
   output ODIV4;
   input EN;
   input [2:0] A;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PMVBRAM_TEST (
  O,
  ODIV2,
  ODIV4,
  SELECT
);
   output O;
   output ODIV2;
   output ODIV4;
   input [4:1] SELECT;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PMVIOB2_TEST (
  O,
  ODIV2,
  ODIV4,
  A,
  EN
);
  parameter NSLEW4_IN = "TRUE";
  parameter PSLEW4_IN = "TRUE";
   output O;
   output ODIV2;
   output ODIV4;
   input EN;
   input [1:0] A;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PMVIOBE2_TEST (
  O,
  ODIV2,
  ODIV4,
  A,
  EN
);
  parameter NSLEW0_IN = "TRUE";
  parameter PSLEW0_IN = "TRUE";
   output O;
   output ODIV2;
   output ODIV4;
   input EN;
   input [1:0] A;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PMVIOB_TEST (
  O,
  ODIV2,
  ODIV4,
  A,
  EN
);
  parameter HSLEW4_IN = "TRUE";
  parameter HYS_IN = "TRUE";
  parameter PSLEW4_IN = "TRUE";
   output O;
   output ODIV2;
   output ODIV4;
   input EN;
   input [1:0] A;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PMV_FPGA_TEST (
  O1,
  O2,
  O3,
  O4,
  A,
  EN
);
   output O1;
   output O2;
   output O3;
   output O4;
   input EN;
   input [5:0] A;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PMV_TEST (
  O,
  ODIV2,
  ODIV4,
  A,
  EN
);
   output O;
   output ODIV2;
   output ODIV4;
   input EN;
   input [5:0] A;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PPR_FRAME (
  CLK,
  CTLB,
  DA,
  DB,
  DH,
  ENB,
  SHIFTB,
  UPDATEB
);
   input CLK;
   input CTLB;
   input ENB;
   input SHIFTB;
   input UPDATEB;
   input [1:0] DH;
   input [79:0] DA;
   input [79:0] DB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PS7_TEST (
  DEBUGDATA,
  DMA0DATYPE,
  DMA0DAVALID,
  DMA0DRREADY,
  DMA0RSTN,
  DMA1DATYPE,
  DMA1DAVALID,
  DMA1DRREADY,
  DMA1RSTN,
  DMA2DATYPE,
  DMA2DAVALID,
  DMA2DRREADY,
  DMA2RSTN,
  DMA3DATYPE,
  DMA3DAVALID,
  DMA3DRREADY,
  DMA3RSTN,
  EMIOCAN0PHYTX,
  EMIOCAN1PHYTX,
  EMIOENET0GMIITXD,
  EMIOENET0GMIITXEN,
  EMIOENET0GMIITXER,
  EMIOENET0MDIOMDC,
  EMIOENET0MDIOO,
  EMIOENET0MDIOTN,
  EMIOENET0PTPDELAYREQRX,
  EMIOENET0PTPDELAYREQTX,
  EMIOENET0PTPPDELAYREQRX,
  EMIOENET0PTPPDELAYREQTX,
  EMIOENET0PTPPDELAYRESPRX,
  EMIOENET0PTPPDELAYRESPTX,
  EMIOENET0PTPSYNCFRAMERX,
  EMIOENET0PTPSYNCFRAMETX,
  EMIOENET0SOFRX,
  EMIOENET0SOFTX,
  EMIOENET1GMIITXD,
  EMIOENET1GMIITXEN,
  EMIOENET1GMIITXER,
  EMIOENET1MDIOMDC,
  EMIOENET1MDIOO,
  EMIOENET1MDIOTN,
  EMIOENET1PTPDELAYREQRX,
  EMIOENET1PTPDELAYREQTX,
  EMIOENET1PTPPDELAYREQRX,
  EMIOENET1PTPPDELAYREQTX,
  EMIOENET1PTPPDELAYRESPRX,
  EMIOENET1PTPPDELAYRESPTX,
  EMIOENET1PTPSYNCFRAMERX,
  EMIOENET1PTPSYNCFRAMETX,
  EMIOENET1SOFRX,
  EMIOENET1SOFTX,
  EMIOGPIOO,
  EMIOGPIOTN,
  EMIOI2C0SCLO,
  EMIOI2C0SCLTN,
  EMIOI2C0SDAO,
  EMIOI2C0SDATN,
  EMIOI2C1SCLO,
  EMIOI2C1SCLTN,
  EMIOI2C1SDAO,
  EMIOI2C1SDATN,
  EMIOPJTAGTDO,
  EMIOPJTAGTDTN,
  EMIOSDIO0BUSPOW,
  EMIOSDIO0BUSVOLT,
  EMIOSDIO0CLK,
  EMIOSDIO0CMDO,
  EMIOSDIO0CMDTN,
  EMIOSDIO0DATAO,
  EMIOSDIO0DATATN,
  EMIOSDIO0LED,
  EMIOSDIO1BUSPOW,
  EMIOSDIO1BUSVOLT,
  EMIOSDIO1CLK,
  EMIOSDIO1CMDO,
  EMIOSDIO1CMDTN,
  EMIOSDIO1DATAO,
  EMIOSDIO1DATATN,
  EMIOSDIO1LED,
  EMIOSPI0MO,
  EMIOSPI0MOTN,
  EMIOSPI0SCLKO,
  EMIOSPI0SCLKTN,
  EMIOSPI0SO,
  EMIOSPI0SSNTN,
  EMIOSPI0SSON,
  EMIOSPI0STN,
  EMIOSPI1MO,
  EMIOSPI1MOTN,
  EMIOSPI1SCLKO,
  EMIOSPI1SCLKTN,
  EMIOSPI1SO,
  EMIOSPI1SSNTN,
  EMIOSPI1SSON,
  EMIOSPI1STN,
  EMIOTRACECTL,
  EMIOTRACEDATA,
  EMIOTTC0WAVEO,
  EMIOTTC1WAVEO,
  EMIOUART0DTRN,
  EMIOUART0RTSN,
  EMIOUART0TX,
  EMIOUART1DTRN,
  EMIOUART1RTSN,
  EMIOUART1TX,
  EMIOUSB0PORTINDCTL,
  EMIOUSB0VBUSPWRSELECT,
  EMIOUSB1PORTINDCTL,
  EMIOUSB1VBUSPWRSELECT,
  EMIOWDTRSTO,
  EVENTEVENTO,
  EVENTSTANDBYWFE,
  EVENTSTANDBYWFI,
  FCLKCLK,
  FCLKRESETN,
  FTMTF2PTRIGACK,
  FTMTP2FDEBUG,
  FTMTP2FTRIG,
  IRQP2F,
  MAXIGP0ARADDR,
  MAXIGP0ARBURST,
  MAXIGP0ARCACHE,
  MAXIGP0ARESETN,
  MAXIGP0ARID,
  MAXIGP0ARLEN,
  MAXIGP0ARLOCK,
  MAXIGP0ARPROT,
  MAXIGP0ARQOS,
  MAXIGP0ARSIZE,
  MAXIGP0ARVALID,
  MAXIGP0AWADDR,
  MAXIGP0AWBURST,
  MAXIGP0AWCACHE,
  MAXIGP0AWID,
  MAXIGP0AWLEN,
  MAXIGP0AWLOCK,
  MAXIGP0AWPROT,
  MAXIGP0AWQOS,
  MAXIGP0AWSIZE,
  MAXIGP0AWVALID,
  MAXIGP0BREADY,
  MAXIGP0RREADY,
  MAXIGP0WDATA,
  MAXIGP0WID,
  MAXIGP0WLAST,
  MAXIGP0WSTRB,
  MAXIGP0WVALID,
  MAXIGP1ARADDR,
  MAXIGP1ARBURST,
  MAXIGP1ARCACHE,
  MAXIGP1ARESETN,
  MAXIGP1ARID,
  MAXIGP1ARLEN,
  MAXIGP1ARLOCK,
  MAXIGP1ARPROT,
  MAXIGP1ARQOS,
  MAXIGP1ARSIZE,
  MAXIGP1ARVALID,
  MAXIGP1AWADDR,
  MAXIGP1AWBURST,
  MAXIGP1AWCACHE,
  MAXIGP1AWID,
  MAXIGP1AWLEN,
  MAXIGP1AWLOCK,
  MAXIGP1AWPROT,
  MAXIGP1AWQOS,
  MAXIGP1AWSIZE,
  MAXIGP1AWVALID,
  MAXIGP1BREADY,
  MAXIGP1RREADY,
  MAXIGP1WDATA,
  MAXIGP1WID,
  MAXIGP1WLAST,
  MAXIGP1WSTRB,
  MAXIGP1WVALID,
  SAXIACPARESETN,
  SAXIACPARREADY,
  SAXIACPAWREADY,
  SAXIACPBID,
  SAXIACPBRESP,
  SAXIACPBVALID,
  SAXIACPRDATA,
  SAXIACPRID,
  SAXIACPRLAST,
  SAXIACPRRESP,
  SAXIACPRVALID,
  SAXIACPWREADY,
  SAXIGP0ARESETN,
  SAXIGP0ARREADY,
  SAXIGP0AWREADY,
  SAXIGP0BID,
  SAXIGP0BRESP,
  SAXIGP0BVALID,
  SAXIGP0RDATA,
  SAXIGP0RID,
  SAXIGP0RLAST,
  SAXIGP0RRESP,
  SAXIGP0RVALID,
  SAXIGP0WREADY,
  SAXIGP1ARESETN,
  SAXIGP1ARREADY,
  SAXIGP1AWREADY,
  SAXIGP1BID,
  SAXIGP1BRESP,
  SAXIGP1BVALID,
  SAXIGP1RDATA,
  SAXIGP1RID,
  SAXIGP1RLAST,
  SAXIGP1RRESP,
  SAXIGP1RVALID,
  SAXIGP1WREADY,
  SAXIHP0ARESETN,
  SAXIHP0ARREADY,
  SAXIHP0AWREADY,
  SAXIHP0BID,
  SAXIHP0BRESP,
  SAXIHP0BVALID,
  SAXIHP0RACOUNT,
  SAXIHP0RCOUNT,
  SAXIHP0RDATA,
  SAXIHP0RID,
  SAXIHP0RLAST,
  SAXIHP0RRESP,
  SAXIHP0RVALID,
  SAXIHP0WACOUNT,
  SAXIHP0WCOUNT,
  SAXIHP0WREADY,
  SAXIHP1ARESETN,
  SAXIHP1ARREADY,
  SAXIHP1AWREADY,
  SAXIHP1BID,
  SAXIHP1BRESP,
  SAXIHP1BVALID,
  SAXIHP1RACOUNT,
  SAXIHP1RCOUNT,
  SAXIHP1RDATA,
  SAXIHP1RID,
  SAXIHP1RLAST,
  SAXIHP1RRESP,
  SAXIHP1RVALID,
  SAXIHP1WACOUNT,
  SAXIHP1WCOUNT,
  SAXIHP1WREADY,
  SAXIHP2ARESETN,
  SAXIHP2ARREADY,
  SAXIHP2AWREADY,
  SAXIHP2BID,
  SAXIHP2BRESP,
  SAXIHP2BVALID,
  SAXIHP2RACOUNT,
  SAXIHP2RCOUNT,
  SAXIHP2RDATA,
  SAXIHP2RID,
  SAXIHP2RLAST,
  SAXIHP2RRESP,
  SAXIHP2RVALID,
  SAXIHP2WACOUNT,
  SAXIHP2WCOUNT,
  SAXIHP2WREADY,
  SAXIHP3ARESETN,
  SAXIHP3ARREADY,
  SAXIHP3AWREADY,
  SAXIHP3BID,
  SAXIHP3BRESP,
  SAXIHP3BVALID,
  SAXIHP3RACOUNT,
  SAXIHP3RCOUNT,
  SAXIHP3RDATA,
  SAXIHP3RID,
  SAXIHP3RLAST,
  SAXIHP3RRESP,
  SAXIHP3RVALID,
  SAXIHP3WACOUNT,
  SAXIHP3WCOUNT,
  SAXIHP3WREADY,
  TESTA9MBISTRESULT,
  TESTDIVCLKOUT,
  TESTEDTCHANNELSOUT,
  TESTMBISTCOMPSTAT,
  TESTMBISTTAPTDO,
  TESTMBISTTAPTDOENABLE,
  TESTPLLCLKOUT,
  TESTPLLCONFIGREADY,
  TESTPLLFEEDBACKDIV,
  TESTPLLLOCK,
  TESTPLLNEWCLK,
  TESTPSSTDO,
  TESTSLCRCONFIGOUT,
  TESTSPAREOUT,
  DDRA,
  DDRBA,
  DDRCASB,
  DDRCKE,
  DDRCKN,
  DDRCKP,
  DDRCSB,
  DDRDM,
  DDRDQ,
  DDRDQSN,
  DDRDQSP,
  DDRDRSTB,
  DDRODT,
  DDRRASB,
  DDRVRN,
  DDRVRP,
  DDRWEB,
  MIO,
  PSCLK,
  PSPORB,
  PSSRSTB,
  DDRARB,
  DEBUGSELECT,
  DMA0ACLK,
  DMA0DAREADY,
  DMA0DRLAST,
  DMA0DRTYPE,
  DMA0DRVALID,
  DMA1ACLK,
  DMA1DAREADY,
  DMA1DRLAST,
  DMA1DRTYPE,
  DMA1DRVALID,
  DMA2ACLK,
  DMA2DAREADY,
  DMA2DRLAST,
  DMA2DRTYPE,
  DMA2DRVALID,
  DMA3ACLK,
  DMA3DAREADY,
  DMA3DRLAST,
  DMA3DRTYPE,
  DMA3DRVALID,
  EMIOCAN0PHYRX,
  EMIOCAN1PHYRX,
  EMIOENET0EXTINTIN,
  EMIOENET0GMIICOL,
  EMIOENET0GMIICRS,
  EMIOENET0GMIIRXCLK,
  EMIOENET0GMIIRXD,
  EMIOENET0GMIIRXDV,
  EMIOENET0GMIIRXER,
  EMIOENET0GMIITXCLK,
  EMIOENET0MDIOI,
  EMIOENET1EXTINTIN,
  EMIOENET1GMIICOL,
  EMIOENET1GMIICRS,
  EMIOENET1GMIIRXCLK,
  EMIOENET1GMIIRXD,
  EMIOENET1GMIIRXDV,
  EMIOENET1GMIIRXER,
  EMIOENET1GMIITXCLK,
  EMIOENET1MDIOI,
  EMIOGPIOI,
  EMIOI2C0SCLI,
  EMIOI2C0SDAI,
  EMIOI2C1SCLI,
  EMIOI2C1SDAI,
  EMIOPJTAGTCK,
  EMIOPJTAGTDI,
  EMIOPJTAGTMS,
  EMIOSDIO0CDN,
  EMIOSDIO0CLKFB,
  EMIOSDIO0CMDI,
  EMIOSDIO0DATAI,
  EMIOSDIO0WP,
  EMIOSDIO1CDN,
  EMIOSDIO1CLKFB,
  EMIOSDIO1CMDI,
  EMIOSDIO1DATAI,
  EMIOSDIO1WP,
  EMIOSPI0MI,
  EMIOSPI0SCLKI,
  EMIOSPI0SI,
  EMIOSPI0SSIN,
  EMIOSPI1MI,
  EMIOSPI1SCLKI,
  EMIOSPI1SI,
  EMIOSPI1SSIN,
  EMIOSRAMINTIN,
  EMIOTRACECLK,
  EMIOTTC0CLKI,
  EMIOTTC1CLKI,
  EMIOUART0CTSN,
  EMIOUART0DCDN,
  EMIOUART0DSRN,
  EMIOUART0RIN,
  EMIOUART0RX,
  EMIOUART1CTSN,
  EMIOUART1DCDN,
  EMIOUART1DSRN,
  EMIOUART1RIN,
  EMIOUART1RX,
  EMIOUSB0VBUSPWRFAULT,
  EMIOUSB1VBUSPWRFAULT,
  EMIOWDTCLKI,
  EVENTEVENTI,
  FCLKCLKTRIGN,
  FPGAIDLEN,
  FTMDTRACEINATID,
  FTMDTRACEINCLOCK,
  FTMDTRACEINDATA,
  FTMDTRACEINVALID,
  FTMTF2PDEBUG,
  FTMTF2PTRIG,
  FTMTP2FTRIGACK,
  IRQF2P,
  MAXIGP0ACLK,
  MAXIGP0ARREADY,
  MAXIGP0AWREADY,
  MAXIGP0BID,
  MAXIGP0BRESP,
  MAXIGP0BVALID,
  MAXIGP0RDATA,
  MAXIGP0RID,
  MAXIGP0RLAST,
  MAXIGP0RRESP,
  MAXIGP0RVALID,
  MAXIGP0WREADY,
  MAXIGP1ACLK,
  MAXIGP1ARREADY,
  MAXIGP1AWREADY,
  MAXIGP1BID,
  MAXIGP1BRESP,
  MAXIGP1BVALID,
  MAXIGP1RDATA,
  MAXIGP1RID,
  MAXIGP1RLAST,
  MAXIGP1RRESP,
  MAXIGP1RVALID,
  MAXIGP1WREADY,
  SAXIACPACLK,
  SAXIACPARADDR,
  SAXIACPARBURST,
  SAXIACPARCACHE,
  SAXIACPARID,
  SAXIACPARLEN,
  SAXIACPARLOCK,
  SAXIACPARPROT,
  SAXIACPARQOS,
  SAXIACPARSIZE,
  SAXIACPARUSER,
  SAXIACPARVALID,
  SAXIACPAWADDR,
  SAXIACPAWBURST,
  SAXIACPAWCACHE,
  SAXIACPAWID,
  SAXIACPAWLEN,
  SAXIACPAWLOCK,
  SAXIACPAWPROT,
  SAXIACPAWQOS,
  SAXIACPAWSIZE,
  SAXIACPAWUSER,
  SAXIACPAWVALID,
  SAXIACPBREADY,
  SAXIACPRREADY,
  SAXIACPWDATA,
  SAXIACPWID,
  SAXIACPWLAST,
  SAXIACPWSTRB,
  SAXIACPWVALID,
  SAXIGP0ACLK,
  SAXIGP0ARADDR,
  SAXIGP0ARBURST,
  SAXIGP0ARCACHE,
  SAXIGP0ARID,
  SAXIGP0ARLEN,
  SAXIGP0ARLOCK,
  SAXIGP0ARPROT,
  SAXIGP0ARQOS,
  SAXIGP0ARSIZE,
  SAXIGP0ARVALID,
  SAXIGP0AWADDR,
  SAXIGP0AWBURST,
  SAXIGP0AWCACHE,
  SAXIGP0AWID,
  SAXIGP0AWLEN,
  SAXIGP0AWLOCK,
  SAXIGP0AWPROT,
  SAXIGP0AWQOS,
  SAXIGP0AWSIZE,
  SAXIGP0AWVALID,
  SAXIGP0BREADY,
  SAXIGP0RREADY,
  SAXIGP0WDATA,
  SAXIGP0WID,
  SAXIGP0WLAST,
  SAXIGP0WSTRB,
  SAXIGP0WVALID,
  SAXIGP1ACLK,
  SAXIGP1ARADDR,
  SAXIGP1ARBURST,
  SAXIGP1ARCACHE,
  SAXIGP1ARID,
  SAXIGP1ARLEN,
  SAXIGP1ARLOCK,
  SAXIGP1ARPROT,
  SAXIGP1ARQOS,
  SAXIGP1ARSIZE,
  SAXIGP1ARVALID,
  SAXIGP1AWADDR,
  SAXIGP1AWBURST,
  SAXIGP1AWCACHE,
  SAXIGP1AWID,
  SAXIGP1AWLEN,
  SAXIGP1AWLOCK,
  SAXIGP1AWPROT,
  SAXIGP1AWQOS,
  SAXIGP1AWSIZE,
  SAXIGP1AWVALID,
  SAXIGP1BREADY,
  SAXIGP1RREADY,
  SAXIGP1WDATA,
  SAXIGP1WID,
  SAXIGP1WLAST,
  SAXIGP1WSTRB,
  SAXIGP1WVALID,
  SAXIHP0ACLK,
  SAXIHP0ARADDR,
  SAXIHP0ARBURST,
  SAXIHP0ARCACHE,
  SAXIHP0ARID,
  SAXIHP0ARLEN,
  SAXIHP0ARLOCK,
  SAXIHP0ARPROT,
  SAXIHP0ARQOS,
  SAXIHP0ARSIZE,
  SAXIHP0ARVALID,
  SAXIHP0AWADDR,
  SAXIHP0AWBURST,
  SAXIHP0AWCACHE,
  SAXIHP0AWID,
  SAXIHP0AWLEN,
  SAXIHP0AWLOCK,
  SAXIHP0AWPROT,
  SAXIHP0AWQOS,
  SAXIHP0AWSIZE,
  SAXIHP0AWVALID,
  SAXIHP0BREADY,
  SAXIHP0RDISSUECAP1EN,
  SAXIHP0RREADY,
  SAXIHP0WDATA,
  SAXIHP0WID,
  SAXIHP0WLAST,
  SAXIHP0WRISSUECAP1EN,
  SAXIHP0WSTRB,
  SAXIHP0WVALID,
  SAXIHP1ACLK,
  SAXIHP1ARADDR,
  SAXIHP1ARBURST,
  SAXIHP1ARCACHE,
  SAXIHP1ARID,
  SAXIHP1ARLEN,
  SAXIHP1ARLOCK,
  SAXIHP1ARPROT,
  SAXIHP1ARQOS,
  SAXIHP1ARSIZE,
  SAXIHP1ARVALID,
  SAXIHP1AWADDR,
  SAXIHP1AWBURST,
  SAXIHP1AWCACHE,
  SAXIHP1AWID,
  SAXIHP1AWLEN,
  SAXIHP1AWLOCK,
  SAXIHP1AWPROT,
  SAXIHP1AWQOS,
  SAXIHP1AWSIZE,
  SAXIHP1AWVALID,
  SAXIHP1BREADY,
  SAXIHP1RDISSUECAP1EN,
  SAXIHP1RREADY,
  SAXIHP1WDATA,
  SAXIHP1WID,
  SAXIHP1WLAST,
  SAXIHP1WRISSUECAP1EN,
  SAXIHP1WSTRB,
  SAXIHP1WVALID,
  SAXIHP2ACLK,
  SAXIHP2ARADDR,
  SAXIHP2ARBURST,
  SAXIHP2ARCACHE,
  SAXIHP2ARID,
  SAXIHP2ARLEN,
  SAXIHP2ARLOCK,
  SAXIHP2ARPROT,
  SAXIHP2ARQOS,
  SAXIHP2ARSIZE,
  SAXIHP2ARVALID,
  SAXIHP2AWADDR,
  SAXIHP2AWBURST,
  SAXIHP2AWCACHE,
  SAXIHP2AWID,
  SAXIHP2AWLEN,
  SAXIHP2AWLOCK,
  SAXIHP2AWPROT,
  SAXIHP2AWQOS,
  SAXIHP2AWSIZE,
  SAXIHP2AWVALID,
  SAXIHP2BREADY,
  SAXIHP2RDISSUECAP1EN,
  SAXIHP2RREADY,
  SAXIHP2WDATA,
  SAXIHP2WID,
  SAXIHP2WLAST,
  SAXIHP2WRISSUECAP1EN,
  SAXIHP2WSTRB,
  SAXIHP2WVALID,
  SAXIHP3ACLK,
  SAXIHP3ARADDR,
  SAXIHP3ARBURST,
  SAXIHP3ARCACHE,
  SAXIHP3ARID,
  SAXIHP3ARLEN,
  SAXIHP3ARLOCK,
  SAXIHP3ARPROT,
  SAXIHP3ARQOS,
  SAXIHP3ARSIZE,
  SAXIHP3ARVALID,
  SAXIHP3AWADDR,
  SAXIHP3AWBURST,
  SAXIHP3AWCACHE,
  SAXIHP3AWID,
  SAXIHP3AWLEN,
  SAXIHP3AWLOCK,
  SAXIHP3AWPROT,
  SAXIHP3AWQOS,
  SAXIHP3AWSIZE,
  SAXIHP3AWVALID,
  SAXIHP3BREADY,
  SAXIHP3RDISSUECAP1EN,
  SAXIHP3RREADY,
  SAXIHP3WDATA,
  SAXIHP3WID,
  SAXIHP3WLAST,
  SAXIHP3WRISSUECAP1EN,
  SAXIHP3WSTRB,
  SAXIHP3WVALID,
  TESTA9MBISTDATAIN,
  TESTA9MBISTDSHIFT,
  TESTA9MBISTENABLEN,
  TESTA9MBISTRESET,
  TESTA9MBISTRUN,
  TESTA9MBISTSHIFT,
  TESTAMUXENABLEB,
  TESTBGAMUXSEL,
  TESTBGPOWERDOWN,
  TESTBSCENN,
  TESTDFTRAMBYPN,
  TESTDIVCLKOUTPREOPCGENABLEN,
  TESTDIVIDERRESETN,
  TESTDIVIDERUPDATETOG,
  TESTEDTBYPASS,
  TESTEDTCHANNELSIN,
  TESTEDTCLOCK,
  TESTEDTUPDATE,
  TESTMBISTMODEN,
  TESTMBISTTAPTCK,
  TESTMBISTTAPTDI,
  TESTMBISTTAPTMS,
  TESTMBISTTAPTRST,
  TESTPLLCONFIGUPDATE,
  TESTPLLFBTESTN,
  TESTPLLPOWERDOWNN,
  TESTPLLREFCLKCPU,
  TESTPLLREFCLKDDR,
  TESTPLLREFCLKENN,
  TESTPLLREFCLKIOU,
  TESTPLLRESET,
  TESTPSSCLOCKDR,
  TESTPSSEXTEST,
  TESTPSSEXTESTSMPL,
  TESTPSSINTEST,
  TESTPSSRESETTAPB,
  TESTPSSSHIFTDR,
  TESTPSSTDI,
  TESTPSSUPDATEDR,
  TESTRESETMUXN,
  TESTSCANCLOCKCLOCKGEN,
  TESTSCANCLOCKOPCG,
  TESTSCANCLOCKPAD,
  TESTSCANENABLEATSPEEDNONSCANFLOPSN,
  TESTSCANENABLEN,
  TESTSCANMODEATSPEEDN,
  TESTSCANMODEATSPEEDOPCGN,
  TESTSCANMODEN,
  TESTSCANRESETN,
  TESTSLCRCONFIGCLOCK,
  TESTSLCRCONFIGIN,
  TESTSLCRCONFIGRESETN,
  TESTSPAREIN,
  TESTTRIGGEROPCGN
);
   output DMA0DAVALID;
   output DMA0DRREADY;
   output DMA0RSTN;
   output DMA1DAVALID;
   output DMA1DRREADY;
   output DMA1RSTN;
   output DMA2DAVALID;
   output DMA2DRREADY;
   output DMA2RSTN;
   output DMA3DAVALID;
   output DMA3DRREADY;
   output DMA3RSTN;
   output EMIOCAN0PHYTX;
   output EMIOCAN1PHYTX;
   output EMIOENET0GMIITXEN;
   output EMIOENET0GMIITXER;
   output EMIOENET0MDIOMDC;
   output EMIOENET0MDIOO;
   output EMIOENET0MDIOTN;
   output EMIOENET0PTPDELAYREQRX;
   output EMIOENET0PTPDELAYREQTX;
   output EMIOENET0PTPPDELAYREQRX;
   output EMIOENET0PTPPDELAYREQTX;
   output EMIOENET0PTPPDELAYRESPRX;
   output EMIOENET0PTPPDELAYRESPTX;
   output EMIOENET0PTPSYNCFRAMERX;
   output EMIOENET0PTPSYNCFRAMETX;
   output EMIOENET0SOFRX;
   output EMIOENET0SOFTX;
   output EMIOENET1GMIITXEN;
   output EMIOENET1GMIITXER;
   output EMIOENET1MDIOMDC;
   output EMIOENET1MDIOO;
   output EMIOENET1MDIOTN;
   output EMIOENET1PTPDELAYREQRX;
   output EMIOENET1PTPDELAYREQTX;
   output EMIOENET1PTPPDELAYREQRX;
   output EMIOENET1PTPPDELAYREQTX;
   output EMIOENET1PTPPDELAYRESPRX;
   output EMIOENET1PTPPDELAYRESPTX;
   output EMIOENET1PTPSYNCFRAMERX;
   output EMIOENET1PTPSYNCFRAMETX;
   output EMIOENET1SOFRX;
   output EMIOENET1SOFTX;
   output EMIOI2C0SCLO;
   output EMIOI2C0SCLTN;
   output EMIOI2C0SDAO;
   output EMIOI2C0SDATN;
   output EMIOI2C1SCLO;
   output EMIOI2C1SCLTN;
   output EMIOI2C1SDAO;
   output EMIOI2C1SDATN;
   output EMIOPJTAGTDO;
   output EMIOPJTAGTDTN;
   output EMIOSDIO0BUSPOW;
   output EMIOSDIO0CLK;
   output EMIOSDIO0CMDO;
   output EMIOSDIO0CMDTN;
   output EMIOSDIO0LED;
   output EMIOSDIO1BUSPOW;
   output EMIOSDIO1CLK;
   output EMIOSDIO1CMDO;
   output EMIOSDIO1CMDTN;
   output EMIOSDIO1LED;
   output EMIOSPI0MO;
   output EMIOSPI0MOTN;
   output EMIOSPI0SCLKO;
   output EMIOSPI0SCLKTN;
   output EMIOSPI0SO;
   output EMIOSPI0SSNTN;
   output EMIOSPI0STN;
   output EMIOSPI1MO;
   output EMIOSPI1MOTN;
   output EMIOSPI1SCLKO;
   output EMIOSPI1SCLKTN;
   output EMIOSPI1SO;
   output EMIOSPI1SSNTN;
   output EMIOSPI1STN;
   output EMIOTRACECTL;
   output EMIOUART0DTRN;
   output EMIOUART0RTSN;
   output EMIOUART0TX;
   output EMIOUART1DTRN;
   output EMIOUART1RTSN;
   output EMIOUART1TX;
   output EMIOUSB0VBUSPWRSELECT;
   output EMIOUSB1VBUSPWRSELECT;
   output EMIOWDTRSTO;
   output EVENTEVENTO;
   output MAXIGP0ARESETN;
   output MAXIGP0ARVALID;
   output MAXIGP0AWVALID;
   output MAXIGP0BREADY;
   output MAXIGP0RREADY;
   output MAXIGP0WLAST;
   output MAXIGP0WVALID;
   output MAXIGP1ARESETN;
   output MAXIGP1ARVALID;
   output MAXIGP1AWVALID;
   output MAXIGP1BREADY;
   output MAXIGP1RREADY;
   output MAXIGP1WLAST;
   output MAXIGP1WVALID;
   output SAXIACPARESETN;
   output SAXIACPARREADY;
   output SAXIACPAWREADY;
   output SAXIACPBVALID;
   output SAXIACPRLAST;
   output SAXIACPRVALID;
   output SAXIACPWREADY;
   output SAXIGP0ARESETN;
   output SAXIGP0ARREADY;
   output SAXIGP0AWREADY;
   output SAXIGP0BVALID;
   output SAXIGP0RLAST;
   output SAXIGP0RVALID;
   output SAXIGP0WREADY;
   output SAXIGP1ARESETN;
   output SAXIGP1ARREADY;
   output SAXIGP1AWREADY;
   output SAXIGP1BVALID;
   output SAXIGP1RLAST;
   output SAXIGP1RVALID;
   output SAXIGP1WREADY;
   output SAXIHP0ARESETN;
   output SAXIHP0ARREADY;
   output SAXIHP0AWREADY;
   output SAXIHP0BVALID;
   output SAXIHP0RLAST;
   output SAXIHP0RVALID;
   output SAXIHP0WREADY;
   output SAXIHP1ARESETN;
   output SAXIHP1ARREADY;
   output SAXIHP1AWREADY;
   output SAXIHP1BVALID;
   output SAXIHP1RLAST;
   output SAXIHP1RVALID;
   output SAXIHP1WREADY;
   output SAXIHP2ARESETN;
   output SAXIHP2ARREADY;
   output SAXIHP2AWREADY;
   output SAXIHP2BVALID;
   output SAXIHP2RLAST;
   output SAXIHP2RVALID;
   output SAXIHP2WREADY;
   output SAXIHP3ARESETN;
   output SAXIHP3ARREADY;
   output SAXIHP3AWREADY;
   output SAXIHP3BVALID;
   output SAXIHP3RLAST;
   output SAXIHP3RVALID;
   output SAXIHP3WREADY;
   output TESTMBISTCOMPSTAT;
   output TESTMBISTTAPTDO;
   output TESTMBISTTAPTDOENABLE;
   output TESTPSSTDO;
   output TESTSLCRCONFIGOUT;
   output [11:0] MAXIGP0ARID;
   output [11:0] MAXIGP0AWID;
   output [11:0] MAXIGP0WID;
   output [11:0] MAXIGP1ARID;
   output [11:0] MAXIGP1AWID;
   output [11:0] MAXIGP1WID;
   output [199:0] DEBUGDATA;
   output [1:0] DMA0DATYPE;
   output [1:0] DMA1DATYPE;
   output [1:0] DMA2DATYPE;
   output [1:0] DMA3DATYPE;
   output [1:0] EMIOUSB0PORTINDCTL;
   output [1:0] EMIOUSB1PORTINDCTL;
   output [1:0] EVENTSTANDBYWFE;
   output [1:0] EVENTSTANDBYWFI;
   output [1:0] MAXIGP0ARBURST;
   output [1:0] MAXIGP0ARLOCK;
   output [1:0] MAXIGP0ARSIZE;
   output [1:0] MAXIGP0AWBURST;
   output [1:0] MAXIGP0AWLOCK;
   output [1:0] MAXIGP0AWSIZE;
   output [1:0] MAXIGP1ARBURST;
   output [1:0] MAXIGP1ARLOCK;
   output [1:0] MAXIGP1ARSIZE;
   output [1:0] MAXIGP1AWBURST;
   output [1:0] MAXIGP1AWLOCK;
   output [1:0] MAXIGP1AWSIZE;
   output [1:0] SAXIACPBRESP;
   output [1:0] SAXIACPRRESP;
   output [1:0] SAXIGP0BRESP;
   output [1:0] SAXIGP0RRESP;
   output [1:0] SAXIGP1BRESP;
   output [1:0] SAXIGP1RRESP;
   output [1:0] SAXIHP0BRESP;
   output [1:0] SAXIHP0RRESP;
   output [1:0] SAXIHP1BRESP;
   output [1:0] SAXIHP1RRESP;
   output [1:0] SAXIHP2BRESP;
   output [1:0] SAXIHP2RRESP;
   output [1:0] SAXIHP3BRESP;
   output [1:0] SAXIHP3RRESP;
   output [20:0] TESTDIVCLKOUT;
   output [28:0] IRQP2F;
   output [2:0] EMIOSDIO0BUSVOLT;
   output [2:0] EMIOSDIO1BUSVOLT;
   output [2:0] EMIOSPI0SSON;
   output [2:0] EMIOSPI1SSON;
   output [2:0] EMIOTTC0WAVEO;
   output [2:0] EMIOTTC1WAVEO;
   output [2:0] MAXIGP0ARPROT;
   output [2:0] MAXIGP0AWPROT;
   output [2:0] MAXIGP1ARPROT;
   output [2:0] MAXIGP1AWPROT;
   output [2:0] SAXIACPBID;
   output [2:0] SAXIACPRID;
   output [2:0] SAXIHP0RACOUNT;
   output [2:0] SAXIHP1RACOUNT;
   output [2:0] SAXIHP2RACOUNT;
   output [2:0] SAXIHP3RACOUNT;
   output [2:0] TESTPLLCLKOUT;
   output [2:0] TESTPLLCONFIGREADY;
   output [2:0] TESTPLLFEEDBACKDIV;
   output [2:0] TESTPLLLOCK;
   output [2:0] TESTPLLNEWCLK;
   output [31:0] EMIOTRACEDATA;
   output [31:0] FTMTP2FDEBUG;
   output [31:0] MAXIGP0ARADDR;
   output [31:0] MAXIGP0AWADDR;
   output [31:0] MAXIGP0WDATA;
   output [31:0] MAXIGP1ARADDR;
   output [31:0] MAXIGP1AWADDR;
   output [31:0] MAXIGP1WDATA;
   output [31:0] SAXIGP0RDATA;
   output [31:0] SAXIGP1RDATA;
   output [3:0] EMIOSDIO0DATAO;
   output [3:0] EMIOSDIO0DATATN;
   output [3:0] EMIOSDIO1DATAO;
   output [3:0] EMIOSDIO1DATATN;
   output [3:0] FCLKCLK;
   output [3:0] FCLKRESETN;
   output [3:0] FTMTF2PTRIGACK;
   output [3:0] FTMTP2FTRIG;
   output [3:0] MAXIGP0ARCACHE;
   output [3:0] MAXIGP0ARLEN;
   output [3:0] MAXIGP0ARQOS;
   output [3:0] MAXIGP0AWCACHE;
   output [3:0] MAXIGP0AWLEN;
   output [3:0] MAXIGP0AWQOS;
   output [3:0] MAXIGP0WSTRB;
   output [3:0] MAXIGP1ARCACHE;
   output [3:0] MAXIGP1ARLEN;
   output [3:0] MAXIGP1ARQOS;
   output [3:0] MAXIGP1AWCACHE;
   output [3:0] MAXIGP1AWLEN;
   output [3:0] MAXIGP1AWQOS;
   output [3:0] MAXIGP1WSTRB;
   output [5:0] SAXIGP0BID;
   output [5:0] SAXIGP0RID;
   output [5:0] SAXIGP1BID;
   output [5:0] SAXIGP1RID;
   output [5:0] SAXIHP0BID;
   output [5:0] SAXIHP0RID;
   output [5:0] SAXIHP0WACOUNT;
   output [5:0] SAXIHP1BID;
   output [5:0] SAXIHP1RID;
   output [5:0] SAXIHP1WACOUNT;
   output [5:0] SAXIHP2BID;
   output [5:0] SAXIHP2RID;
   output [5:0] SAXIHP2WACOUNT;
   output [5:0] SAXIHP3BID;
   output [5:0] SAXIHP3RID;
   output [5:0] SAXIHP3WACOUNT;
   output [5:0] TESTA9MBISTRESULT;
   output [63:0] EMIOGPIOO;
   output [63:0] EMIOGPIOTN;
   output [63:0] SAXIACPRDATA;
   output [63:0] SAXIHP0RDATA;
   output [63:0] SAXIHP1RDATA;
   output [63:0] SAXIHP2RDATA;
   output [63:0] SAXIHP3RDATA;
   output [6:0] TESTEDTCHANNELSOUT;
   output [6:0] TESTSPAREOUT;
   output [7:0] EMIOENET0GMIITXD;
   output [7:0] EMIOENET1GMIITXD;
   output [7:0] SAXIHP0RCOUNT;
   output [7:0] SAXIHP0WCOUNT;
   output [7:0] SAXIHP1RCOUNT;
   output [7:0] SAXIHP1WCOUNT;
   output [7:0] SAXIHP2RCOUNT;
   output [7:0] SAXIHP2WCOUNT;
   output [7:0] SAXIHP3RCOUNT;
   output [7:0] SAXIHP3WCOUNT;
   inout DDRCASB;
   inout DDRCKE;
   inout DDRCKN;
   inout DDRCKP;
   inout DDRCSB;
   inout DDRDRSTB;
   inout DDRODT;
   inout DDRRASB;
   inout DDRVRN;
   inout DDRVRP;
   inout DDRWEB;
   inout PSCLK;
   inout PSPORB;
   inout PSSRSTB;
   inout [14:0] DDRA;
   inout [2:0] DDRBA;
   inout [31:0] DDRDQ;
   inout [3:0] DDRDM;
   inout [3:0] DDRDQSN;
   inout [3:0] DDRDQSP;
   inout [53:0] MIO;
   input DMA0ACLK;
   input DMA0DAREADY;
   input DMA0DRLAST;
   input DMA0DRVALID;
   input DMA1ACLK;
   input DMA1DAREADY;
   input DMA1DRLAST;
   input DMA1DRVALID;
   input DMA2ACLK;
   input DMA2DAREADY;
   input DMA2DRLAST;
   input DMA2DRVALID;
   input DMA3ACLK;
   input DMA3DAREADY;
   input DMA3DRLAST;
   input DMA3DRVALID;
   input EMIOCAN0PHYRX;
   input EMIOCAN1PHYRX;
   input EMIOENET0EXTINTIN;
   input EMIOENET0GMIICOL;
   input EMIOENET0GMIICRS;
   input EMIOENET0GMIIRXCLK;
   input EMIOENET0GMIIRXDV;
   input EMIOENET0GMIIRXER;
   input EMIOENET0GMIITXCLK;
   input EMIOENET0MDIOI;
   input EMIOENET1EXTINTIN;
   input EMIOENET1GMIICOL;
   input EMIOENET1GMIICRS;
   input EMIOENET1GMIIRXCLK;
   input EMIOENET1GMIIRXDV;
   input EMIOENET1GMIIRXER;
   input EMIOENET1GMIITXCLK;
   input EMIOENET1MDIOI;
   input EMIOI2C0SCLI;
   input EMIOI2C0SDAI;
   input EMIOI2C1SCLI;
   input EMIOI2C1SDAI;
   input EMIOPJTAGTCK;
   input EMIOPJTAGTDI;
   input EMIOPJTAGTMS;
   input EMIOSDIO0CDN;
   input EMIOSDIO0CLKFB;
   input EMIOSDIO0CMDI;
   input EMIOSDIO0WP;
   input EMIOSDIO1CDN;
   input EMIOSDIO1CLKFB;
   input EMIOSDIO1CMDI;
   input EMIOSDIO1WP;
   input EMIOSPI0MI;
   input EMIOSPI0SCLKI;
   input EMIOSPI0SI;
   input EMIOSPI0SSIN;
   input EMIOSPI1MI;
   input EMIOSPI1SCLKI;
   input EMIOSPI1SI;
   input EMIOSPI1SSIN;
   input EMIOSRAMINTIN;
   input EMIOTRACECLK;
   input EMIOUART0CTSN;
   input EMIOUART0DCDN;
   input EMIOUART0DSRN;
   input EMIOUART0RIN;
   input EMIOUART0RX;
   input EMIOUART1CTSN;
   input EMIOUART1DCDN;
   input EMIOUART1DSRN;
   input EMIOUART1RIN;
   input EMIOUART1RX;
   input EMIOUSB0VBUSPWRFAULT;
   input EMIOUSB1VBUSPWRFAULT;
   input EMIOWDTCLKI;
   input EVENTEVENTI;
   input FPGAIDLEN;
   input FTMDTRACEINCLOCK;
   input FTMDTRACEINVALID;
   input MAXIGP0ACLK;
   input MAXIGP0ARREADY;
   input MAXIGP0AWREADY;
   input MAXIGP0BVALID;
   input MAXIGP0RLAST;
   input MAXIGP0RVALID;
   input MAXIGP0WREADY;
   input MAXIGP1ACLK;
   input MAXIGP1ARREADY;
   input MAXIGP1AWREADY;
   input MAXIGP1BVALID;
   input MAXIGP1RLAST;
   input MAXIGP1RVALID;
   input MAXIGP1WREADY;
   input SAXIACPACLK;
   input SAXIACPARVALID;
   input SAXIACPAWVALID;
   input SAXIACPBREADY;
   input SAXIACPRREADY;
   input SAXIACPWLAST;
   input SAXIACPWVALID;
   input SAXIGP0ACLK;
   input SAXIGP0ARVALID;
   input SAXIGP0AWVALID;
   input SAXIGP0BREADY;
   input SAXIGP0RREADY;
   input SAXIGP0WLAST;
   input SAXIGP0WVALID;
   input SAXIGP1ACLK;
   input SAXIGP1ARVALID;
   input SAXIGP1AWVALID;
   input SAXIGP1BREADY;
   input SAXIGP1RREADY;
   input SAXIGP1WLAST;
   input SAXIGP1WVALID;
   input SAXIHP0ACLK;
   input SAXIHP0ARVALID;
   input SAXIHP0AWVALID;
   input SAXIHP0BREADY;
   input SAXIHP0RDISSUECAP1EN;
   input SAXIHP0RREADY;
   input SAXIHP0WLAST;
   input SAXIHP0WRISSUECAP1EN;
   input SAXIHP0WVALID;
   input SAXIHP1ACLK;
   input SAXIHP1ARVALID;
   input SAXIHP1AWVALID;
   input SAXIHP1BREADY;
   input SAXIHP1RDISSUECAP1EN;
   input SAXIHP1RREADY;
   input SAXIHP1WLAST;
   input SAXIHP1WRISSUECAP1EN;
   input SAXIHP1WVALID;
   input SAXIHP2ACLK;
   input SAXIHP2ARVALID;
   input SAXIHP2AWVALID;
   input SAXIHP2BREADY;
   input SAXIHP2RDISSUECAP1EN;
   input SAXIHP2RREADY;
   input SAXIHP2WLAST;
   input SAXIHP2WRISSUECAP1EN;
   input SAXIHP2WVALID;
   input SAXIHP3ACLK;
   input SAXIHP3ARVALID;
   input SAXIHP3AWVALID;
   input SAXIHP3BREADY;
   input SAXIHP3RDISSUECAP1EN;
   input SAXIHP3RREADY;
   input SAXIHP3WLAST;
   input SAXIHP3WRISSUECAP1EN;
   input SAXIHP3WVALID;
   input TESTA9MBISTDATAIN;
   input TESTA9MBISTDSHIFT;
   input TESTA9MBISTENABLEN;
   input TESTA9MBISTRESET;
   input TESTA9MBISTRUN;
   input TESTA9MBISTSHIFT;
   input TESTAMUXENABLEB;
   input TESTBGPOWERDOWN;
   input TESTBSCENN;
   input TESTDFTRAMBYPN;
   input TESTDIVCLKOUTPREOPCGENABLEN;
   input TESTDIVIDERRESETN;
   input TESTDIVIDERUPDATETOG;
   input TESTEDTBYPASS;
   input TESTEDTCLOCK;
   input TESTEDTUPDATE;
   input TESTMBISTMODEN;
   input TESTMBISTTAPTCK;
   input TESTMBISTTAPTDI;
   input TESTMBISTTAPTMS;
   input TESTMBISTTAPTRST;
   input TESTPLLPOWERDOWNN;
   input TESTPLLREFCLKCPU;
   input TESTPLLREFCLKDDR;
   input TESTPLLREFCLKIOU;
   input TESTPLLRESET;
   input TESTPSSCLOCKDR;
   input TESTPSSEXTEST;
   input TESTPSSEXTESTSMPL;
   input TESTPSSINTEST;
   input TESTPSSRESETTAPB;
   input TESTPSSSHIFTDR;
   input TESTPSSTDI;
   input TESTPSSUPDATEDR;
   input TESTRESETMUXN;
   input TESTSCANCLOCKCLOCKGEN;
   input TESTSCANENABLEATSPEEDNONSCANFLOPSN;
   input TESTSCANENABLEN;
   input TESTSCANMODEATSPEEDN;
   input TESTSCANMODEN;
   input TESTSCANRESETN;
   input TESTSLCRCONFIGCLOCK;
   input TESTSLCRCONFIGIN;
   input TESTSLCRCONFIGRESETN;
   input TESTTRIGGEROPCGN;
   input [11:0] MAXIGP0BID;
   input [11:0] MAXIGP0RID;
   input [11:0] MAXIGP1BID;
   input [11:0] MAXIGP1RID;
   input [15:0] DEBUGSELECT;
   input [19:0] IRQF2P;
   input [1:0] DMA0DRTYPE;
   input [1:0] DMA1DRTYPE;
   input [1:0] DMA2DRTYPE;
   input [1:0] DMA3DRTYPE;
   input [1:0] MAXIGP0BRESP;
   input [1:0] MAXIGP0RRESP;
   input [1:0] MAXIGP1BRESP;
   input [1:0] MAXIGP1RRESP;
   input [1:0] SAXIACPARBURST;
   input [1:0] SAXIACPARLOCK;
   input [1:0] SAXIACPARSIZE;
   input [1:0] SAXIACPAWBURST;
   input [1:0] SAXIACPAWLOCK;
   input [1:0] SAXIACPAWSIZE;
   input [1:0] SAXIGP0ARBURST;
   input [1:0] SAXIGP0ARLOCK;
   input [1:0] SAXIGP0ARSIZE;
   input [1:0] SAXIGP0AWBURST;
   input [1:0] SAXIGP0AWLOCK;
   input [1:0] SAXIGP0AWSIZE;
   input [1:0] SAXIGP1ARBURST;
   input [1:0] SAXIGP1ARLOCK;
   input [1:0] SAXIGP1ARSIZE;
   input [1:0] SAXIGP1AWBURST;
   input [1:0] SAXIGP1AWLOCK;
   input [1:0] SAXIGP1AWSIZE;
   input [1:0] SAXIHP0ARBURST;
   input [1:0] SAXIHP0ARLOCK;
   input [1:0] SAXIHP0ARSIZE;
   input [1:0] SAXIHP0AWBURST;
   input [1:0] SAXIHP0AWLOCK;
   input [1:0] SAXIHP0AWSIZE;
   input [1:0] SAXIHP1ARBURST;
   input [1:0] SAXIHP1ARLOCK;
   input [1:0] SAXIHP1ARSIZE;
   input [1:0] SAXIHP1AWBURST;
   input [1:0] SAXIHP1AWLOCK;
   input [1:0] SAXIHP1AWSIZE;
   input [1:0] SAXIHP2ARBURST;
   input [1:0] SAXIHP2ARLOCK;
   input [1:0] SAXIHP2ARSIZE;
   input [1:0] SAXIHP2AWBURST;
   input [1:0] SAXIHP2AWLOCK;
   input [1:0] SAXIHP2AWSIZE;
   input [1:0] SAXIHP3ARBURST;
   input [1:0] SAXIHP3ARLOCK;
   input [1:0] SAXIHP3ARSIZE;
   input [1:0] SAXIHP3AWBURST;
   input [1:0] SAXIHP3AWLOCK;
   input [1:0] SAXIHP3AWSIZE;
   input [23:0] TESTSCANCLOCKOPCG;
   input [23:0] TESTSCANMODEATSPEEDOPCGN;
   input [2:0] EMIOTTC0CLKI;
   input [2:0] EMIOTTC1CLKI;
   input [2:0] SAXIACPARID;
   input [2:0] SAXIACPARPROT;
   input [2:0] SAXIACPAWID;
   input [2:0] SAXIACPAWPROT;
   input [2:0] SAXIACPWID;
   input [2:0] SAXIGP0ARPROT;
   input [2:0] SAXIGP0AWPROT;
   input [2:0] SAXIGP1ARPROT;
   input [2:0] SAXIGP1AWPROT;
   input [2:0] SAXIHP0ARPROT;
   input [2:0] SAXIHP0AWPROT;
   input [2:0] SAXIHP1ARPROT;
   input [2:0] SAXIHP1AWPROT;
   input [2:0] SAXIHP2ARPROT;
   input [2:0] SAXIHP2AWPROT;
   input [2:0] SAXIHP3ARPROT;
   input [2:0] SAXIHP3AWPROT;
   input [2:0] TESTPLLCONFIGUPDATE;
   input [2:0] TESTPLLFBTESTN;
   input [2:0] TESTPLLREFCLKENN;
   input [31:0] FTMDTRACEINDATA;
   input [31:0] FTMTF2PDEBUG;
   input [31:0] MAXIGP0RDATA;
   input [31:0] MAXIGP1RDATA;
   input [31:0] SAXIACPARADDR;
   input [31:0] SAXIACPAWADDR;
   input [31:0] SAXIGP0ARADDR;
   input [31:0] SAXIGP0AWADDR;
   input [31:0] SAXIGP0WDATA;
   input [31:0] SAXIGP1ARADDR;
   input [31:0] SAXIGP1AWADDR;
   input [31:0] SAXIGP1WDATA;
   input [31:0] SAXIHP0ARADDR;
   input [31:0] SAXIHP0AWADDR;
   input [31:0] SAXIHP1ARADDR;
   input [31:0] SAXIHP1AWADDR;
   input [31:0] SAXIHP2ARADDR;
   input [31:0] SAXIHP2AWADDR;
   input [31:0] SAXIHP3ARADDR;
   input [31:0] SAXIHP3AWADDR;
   input [3:0] DDRARB;
   input [3:0] EMIOSDIO0DATAI;
   input [3:0] EMIOSDIO1DATAI;
   input [3:0] FCLKCLKTRIGN;
   input [3:0] FTMDTRACEINATID;
   input [3:0] FTMTF2PTRIG;
   input [3:0] FTMTP2FTRIGACK;
   input [3:0] SAXIACPARCACHE;
   input [3:0] SAXIACPARLEN;
   input [3:0] SAXIACPARQOS;
   input [3:0] SAXIACPAWCACHE;
   input [3:0] SAXIACPAWLEN;
   input [3:0] SAXIACPAWQOS;
   input [3:0] SAXIGP0ARCACHE;
   input [3:0] SAXIGP0ARLEN;
   input [3:0] SAXIGP0ARQOS;
   input [3:0] SAXIGP0AWCACHE;
   input [3:0] SAXIGP0AWLEN;
   input [3:0] SAXIGP0AWQOS;
   input [3:0] SAXIGP0WSTRB;
   input [3:0] SAXIGP1ARCACHE;
   input [3:0] SAXIGP1ARLEN;
   input [3:0] SAXIGP1ARQOS;
   input [3:0] SAXIGP1AWCACHE;
   input [3:0] SAXIGP1AWLEN;
   input [3:0] SAXIGP1AWQOS;
   input [3:0] SAXIGP1WSTRB;
   input [3:0] SAXIHP0ARCACHE;
   input [3:0] SAXIHP0ARLEN;
   input [3:0] SAXIHP0ARQOS;
   input [3:0] SAXIHP0AWCACHE;
   input [3:0] SAXIHP0AWLEN;
   input [3:0] SAXIHP0AWQOS;
   input [3:0] SAXIHP1ARCACHE;
   input [3:0] SAXIHP1ARLEN;
   input [3:0] SAXIHP1ARQOS;
   input [3:0] SAXIHP1AWCACHE;
   input [3:0] SAXIHP1AWLEN;
   input [3:0] SAXIHP1AWQOS;
   input [3:0] SAXIHP2ARCACHE;
   input [3:0] SAXIHP2ARLEN;
   input [3:0] SAXIHP2ARQOS;
   input [3:0] SAXIHP2AWCACHE;
   input [3:0] SAXIHP2AWLEN;
   input [3:0] SAXIHP2AWQOS;
   input [3:0] SAXIHP3ARCACHE;
   input [3:0] SAXIHP3ARLEN;
   input [3:0] SAXIHP3ARQOS;
   input [3:0] SAXIHP3AWCACHE;
   input [3:0] SAXIHP3AWLEN;
   input [3:0] SAXIHP3AWQOS;
   input [4:0] SAXIACPARUSER;
   input [4:0] SAXIACPAWUSER;
   input [4:0] TESTBGAMUXSEL;
   input [4:0] TESTSCANCLOCKPAD;
   input [5:0] SAXIGP0ARID;
   input [5:0] SAXIGP0AWID;
   input [5:0] SAXIGP0WID;
   input [5:0] SAXIGP1ARID;
   input [5:0] SAXIGP1AWID;
   input [5:0] SAXIGP1WID;
   input [5:0] SAXIHP0ARID;
   input [5:0] SAXIHP0AWID;
   input [5:0] SAXIHP0WID;
   input [5:0] SAXIHP1ARID;
   input [5:0] SAXIHP1AWID;
   input [5:0] SAXIHP1WID;
   input [5:0] SAXIHP2ARID;
   input [5:0] SAXIHP2AWID;
   input [5:0] SAXIHP2WID;
   input [5:0] SAXIHP3ARID;
   input [5:0] SAXIHP3AWID;
   input [5:0] SAXIHP3WID;
   input [63:0] EMIOGPIOI;
   input [63:0] SAXIACPWDATA;
   input [63:0] SAXIHP0WDATA;
   input [63:0] SAXIHP1WDATA;
   input [63:0] SAXIHP2WDATA;
   input [63:0] SAXIHP3WDATA;
   input [6:0] TESTEDTCHANNELSIN;
   input [6:0] TESTSPAREIN;
   input [7:0] EMIOENET0GMIIRXD;
   input [7:0] EMIOENET1GMIIRXD;
   input [7:0] SAXIACPWSTRB;
   input [7:0] SAXIHP0WSTRB;
   input [7:0] SAXIHP1WSTRB;
   input [7:0] SAXIHP2WSTRB;
   input [7:0] SAXIHP3WSTRB;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PS8_TEST (
  ADMA2PLCACK,
  ADMA2PLTVLD,
  APLLTESTCLKOUT,
  DBGPATHFIFOBYPASS,
  DDRDTO,
  DPAUDIOREFCLK,
  DPAUXDATAOEN,
  DPAUXDATAOUT,
  DPLIVEVIDEODEOUT,
  DPLLTESTCLKOUT,
  DPMAXISMIXEDAUDIOTDATA,
  DPMAXISMIXEDAUDIOTID,
  DPMAXISMIXEDAUDIOTVALID,
  DPSAXISAUDIOTREADY,
  DPVIDEOOUTHSYNC,
  DPVIDEOOUTPIXEL1,
  DPVIDEOOUTVSYNC,
  DPVIDEOREFCLK,
  EMIOCAN0PHYTX,
  EMIOCAN1PHYTX,
  EMIOENET0DMABUSWIDTH,
  EMIOENET0DMATXENDTOG,
  EMIOENET0GEMTSUTIMERCNT,
  EMIOENET0GMIITXD,
  EMIOENET0GMIITXEN,
  EMIOENET0GMIITXER,
  EMIOENET0MDIOMDC,
  EMIOENET0MDIOO,
  EMIOENET0MDIOTN,
  EMIOENET0RXWDATA,
  EMIOENET0RXWEOP,
  EMIOENET0RXWERR,
  EMIOENET0RXWFLUSH,
  EMIOENET0RXWSOP,
  EMIOENET0RXWSTATUS,
  EMIOENET0RXWWR,
  EMIOENET0SPEEDMODE,
  EMIOENET0TXRRD,
  EMIOENET0TXRSTATUS,
  EMIOENET1DMABUSWIDTH,
  EMIOENET1DMATXENDTOG,
  EMIOENET1GMIITXD,
  EMIOENET1GMIITXEN,
  EMIOENET1GMIITXER,
  EMIOENET1MDIOMDC,
  EMIOENET1MDIOO,
  EMIOENET1MDIOTN,
  EMIOENET1RXWDATA,
  EMIOENET1RXWEOP,
  EMIOENET1RXWERR,
  EMIOENET1RXWFLUSH,
  EMIOENET1RXWSOP,
  EMIOENET1RXWSTATUS,
  EMIOENET1RXWWR,
  EMIOENET1SPEEDMODE,
  EMIOENET1TXRRD,
  EMIOENET1TXRSTATUS,
  EMIOENET2DMABUSWIDTH,
  EMIOENET2DMATXENDTOG,
  EMIOENET2GMIITXD,
  EMIOENET2GMIITXEN,
  EMIOENET2GMIITXER,
  EMIOENET2MDIOMDC,
  EMIOENET2MDIOO,
  EMIOENET2MDIOTN,
  EMIOENET2RXWDATA,
  EMIOENET2RXWEOP,
  EMIOENET2RXWERR,
  EMIOENET2RXWFLUSH,
  EMIOENET2RXWSOP,
  EMIOENET2RXWSTATUS,
  EMIOENET2RXWWR,
  EMIOENET2SPEEDMODE,
  EMIOENET2TXRRD,
  EMIOENET2TXRSTATUS,
  EMIOENET3DMABUSWIDTH,
  EMIOENET3DMATXENDTOG,
  EMIOENET3GMIITXD,
  EMIOENET3GMIITXEN,
  EMIOENET3GMIITXER,
  EMIOENET3MDIOMDC,
  EMIOENET3MDIOO,
  EMIOENET3MDIOTN,
  EMIOENET3RXWDATA,
  EMIOENET3RXWEOP,
  EMIOENET3RXWERR,
  EMIOENET3RXWFLUSH,
  EMIOENET3RXWSOP,
  EMIOENET3RXWSTATUS,
  EMIOENET3RXWWR,
  EMIOENET3SPEEDMODE,
  EMIOENET3TXRRD,
  EMIOENET3TXRSTATUS,
  EMIOGEM0DELAYREQRX,
  EMIOGEM0DELAYREQTX,
  EMIOGEM0PDELAYREQRX,
  EMIOGEM0PDELAYREQTX,
  EMIOGEM0PDELAYRESPRX,
  EMIOGEM0PDELAYRESPTX,
  EMIOGEM0RXSOF,
  EMIOGEM0SYNCFRAMERX,
  EMIOGEM0SYNCFRAMETX,
  EMIOGEM0TSUTIMERCMPVAL,
  EMIOGEM0TXRFIXEDLAT,
  EMIOGEM0TXSOF,
  EMIOGEM1DELAYREQRX,
  EMIOGEM1DELAYREQTX,
  EMIOGEM1PDELAYREQRX,
  EMIOGEM1PDELAYREQTX,
  EMIOGEM1PDELAYRESPRX,
  EMIOGEM1PDELAYRESPTX,
  EMIOGEM1RXSOF,
  EMIOGEM1SYNCFRAMERX,
  EMIOGEM1SYNCFRAMETX,
  EMIOGEM1TSUTIMERCMPVAL,
  EMIOGEM1TXRFIXEDLAT,
  EMIOGEM1TXSOF,
  EMIOGEM2DELAYREQRX,
  EMIOGEM2DELAYREQTX,
  EMIOGEM2PDELAYREQRX,
  EMIOGEM2PDELAYREQTX,
  EMIOGEM2PDELAYRESPRX,
  EMIOGEM2PDELAYRESPTX,
  EMIOGEM2RXSOF,
  EMIOGEM2SYNCFRAMERX,
  EMIOGEM2SYNCFRAMETX,
  EMIOGEM2TSUTIMERCMPVAL,
  EMIOGEM2TXRFIXEDLAT,
  EMIOGEM2TXSOF,
  EMIOGEM3DELAYREQRX,
  EMIOGEM3DELAYREQTX,
  EMIOGEM3PDELAYREQRX,
  EMIOGEM3PDELAYREQTX,
  EMIOGEM3PDELAYRESPRX,
  EMIOGEM3PDELAYRESPTX,
  EMIOGEM3RXSOF,
  EMIOGEM3SYNCFRAMERX,
  EMIOGEM3SYNCFRAMETX,
  EMIOGEM3TSUTIMERCMPVAL,
  EMIOGEM3TXRFIXEDLAT,
  EMIOGEM3TXSOF,
  EMIOGPIOO,
  EMIOGPIOTN,
  EMIOI2C0SCLO,
  EMIOI2C0SCLTN,
  EMIOI2C0SDAO,
  EMIOI2C0SDATN,
  EMIOI2C1SCLO,
  EMIOI2C1SCLTN,
  EMIOI2C1SDAO,
  EMIOI2C1SDATN,
  EMIOSDIO0BUSPOWER,
  EMIOSDIO0BUSVOLT,
  EMIOSDIO0CLKOUT,
  EMIOSDIO0CMDENA,
  EMIOSDIO0CMDOUT,
  EMIOSDIO0DATAENA,
  EMIOSDIO0DATAOUT,
  EMIOSDIO0LEDCONTROL,
  EMIOSDIO1BUSPOWER,
  EMIOSDIO1BUSVOLT,
  EMIOSDIO1CLKOUT,
  EMIOSDIO1CMDENA,
  EMIOSDIO1CMDOUT,
  EMIOSDIO1DATAENA,
  EMIOSDIO1DATAOUT,
  EMIOSDIO1LEDCONTROL,
  EMIOSPI0MO,
  EMIOSPI0MOTN,
  EMIOSPI0SCLKO,
  EMIOSPI0SCLKTN,
  EMIOSPI0SO,
  EMIOSPI0SSNTN,
  EMIOSPI0SSON,
  EMIOSPI0STN,
  EMIOSPI1MO,
  EMIOSPI1MOTN,
  EMIOSPI1SCLKO,
  EMIOSPI1SCLKTN,
  EMIOSPI1SO,
  EMIOSPI1SSNTN,
  EMIOSPI1SSON,
  EMIOSPI1STN,
  EMIOTTC0WAVEO,
  EMIOTTC1WAVEO,
  EMIOTTC2WAVEO,
  EMIOTTC3WAVEO,
  EMIOU2DSPORTVBUSCTRLUSB30,
  EMIOU2DSPORTVBUSCTRLUSB31,
  EMIOU3DSPORTVBUSCTRLUSB30,
  EMIOU3DSPORTVBUSCTRLUSB31,
  EMIOUART0DTRN,
  EMIOUART0RTSN,
  EMIOUART0TX,
  EMIOUART1DTRN,
  EMIOUART1RTSN,
  EMIOUART1TX,
  EMIOWDT0RSTO,
  EMIOWDT1RSTO,
  FMIOCHARAFIFSFPDTESTOUTPUT,
  FMIOCHARAFIFSLPDTESTOUTPUT,
  FMIOCHARGEMTESTOUTPUT,
  FMIOGEM0FIFORXCLKTOPLBUFG,
  FMIOGEM0FIFOTXCLKTOPLBUFG,
  FMIOGEM1FIFORXCLKTOPLBUFG,
  FMIOGEM1FIFOTXCLKTOPLBUFG,
  FMIOGEM2FIFORXCLKTOPLBUFG,
  FMIOGEM2FIFOTXCLKTOPLBUFG,
  FMIOGEM3FIFORXCLKTOPLBUFG,
  FMIOGEM3FIFOTXCLKTOPLBUFG,
  FMIOGEMTSUCLKTOPLBUFG,
  FMIOSD0DLLTESTOUT,
  FMIOSD1DLLTESTOUT,
  FMIOTESTIOCHARSCANOUT,
  FPDPLLTESTOUT,
  FPDPLSPARE0OUT,
  FPDPLSPARE1OUT,
  FPDPLSPARE2OUT,
  FPDPLSPARE3OUT,
  FPDPLSPARE4OUT,
  FTMGPO,
  GDMA2PLCACK,
  GDMA2PLTVLD,
  IOCHARAUDIOOUTTESTDATA,
  IOCHARVIDEOOUTTESTDATA,
  IOPLLTESTCLKOUT,
  LPDPLLTESTOUT,
  LPDPLSPARE0OUT,
  LPDPLSPARE1OUT,
  LPDPLSPARE2OUT,
  LPDPLSPARE3OUT,
  LPDPLSPARE4OUT,
  MAXIGP0ARADDR,
  MAXIGP0ARBURST,
  MAXIGP0ARCACHE,
  MAXIGP0ARID,
  MAXIGP0ARLEN,
  MAXIGP0ARLOCK,
  MAXIGP0ARPROT,
  MAXIGP0ARQOS,
  MAXIGP0ARSIZE,
  MAXIGP0ARUSER,
  MAXIGP0ARVALID,
  MAXIGP0AWADDR,
  MAXIGP0AWBURST,
  MAXIGP0AWCACHE,
  MAXIGP0AWID,
  MAXIGP0AWLEN,
  MAXIGP0AWLOCK,
  MAXIGP0AWPROT,
  MAXIGP0AWQOS,
  MAXIGP0AWSIZE,
  MAXIGP0AWUSER,
  MAXIGP0AWVALID,
  MAXIGP0BREADY,
  MAXIGP0RREADY,
  MAXIGP0WDATA,
  MAXIGP0WLAST,
  MAXIGP0WSTRB,
  MAXIGP0WVALID,
  MAXIGP1ARADDR,
  MAXIGP1ARBURST,
  MAXIGP1ARCACHE,
  MAXIGP1ARID,
  MAXIGP1ARLEN,
  MAXIGP1ARLOCK,
  MAXIGP1ARPROT,
  MAXIGP1ARQOS,
  MAXIGP1ARSIZE,
  MAXIGP1ARUSER,
  MAXIGP1ARVALID,
  MAXIGP1AWADDR,
  MAXIGP1AWBURST,
  MAXIGP1AWCACHE,
  MAXIGP1AWID,
  MAXIGP1AWLEN,
  MAXIGP1AWLOCK,
  MAXIGP1AWPROT,
  MAXIGP1AWQOS,
  MAXIGP1AWSIZE,
  MAXIGP1AWUSER,
  MAXIGP1AWVALID,
  MAXIGP1BREADY,
  MAXIGP1RREADY,
  MAXIGP1WDATA,
  MAXIGP1WLAST,
  MAXIGP1WSTRB,
  MAXIGP1WVALID,
  MAXIGP2ARADDR,
  MAXIGP2ARBURST,
  MAXIGP2ARCACHE,
  MAXIGP2ARID,
  MAXIGP2ARLEN,
  MAXIGP2ARLOCK,
  MAXIGP2ARPROT,
  MAXIGP2ARQOS,
  MAXIGP2ARSIZE,
  MAXIGP2ARUSER,
  MAXIGP2ARVALID,
  MAXIGP2AWADDR,
  MAXIGP2AWBURST,
  MAXIGP2AWCACHE,
  MAXIGP2AWID,
  MAXIGP2AWLEN,
  MAXIGP2AWLOCK,
  MAXIGP2AWPROT,
  MAXIGP2AWQOS,
  MAXIGP2AWSIZE,
  MAXIGP2AWUSER,
  MAXIGP2AWVALID,
  MAXIGP2BREADY,
  MAXIGP2RREADY,
  MAXIGP2WDATA,
  MAXIGP2WLAST,
  MAXIGP2WSTRB,
  MAXIGP2WVALID,
  OAFECMNCALIBCOMPOUT,
  OAFEPGAVDDCR,
  OAFEPGAVDDIO,
  OAFEPGDVDDCR,
  OAFEPGSTATICAVDDCR,
  OAFEPGSTATICAVDDIO,
  OAFEPLLCLKSYMHS,
  OAFEPLLDCOCOUNT,
  OAFEPLLFBCLKFRAC,
  OAFERXHSRXCLOCKSTOPACK,
  OAFERXPIPELFPSBCNRXELECIDLE,
  OAFERXPIPESIGDET,
  OAFERXSYMBOL,
  OAFERXSYMBOLCLKBY2,
  OAFERXUPHYRXCALIBDONE,
  OAFERXUPHYSAVECALCODE,
  OAFERXUPHYSAVECALCODEDATA,
  OAFERXUPHYSTARTLOOPBUF,
  OAFETXDIGRESETRELACK,
  OAFETXPIPETXDNRXDET,
  OAFETXPIPETXDPRXDET,
  ODBGL0PHYSTATUS,
  ODBGL0POWERDOWN,
  ODBGL0RATE,
  ODBGL0RSTB,
  ODBGL0RXCLK,
  ODBGL0RXDATA,
  ODBGL0RXDATAK,
  ODBGL0RXELECIDLE,
  ODBGL0RXPOLARITY,
  ODBGL0RXSGMIIENCDET,
  ODBGL0RXSTATUS,
  ODBGL0RXVALID,
  ODBGL0SATACORECLOCKREADY,
  ODBGL0SATACOREREADY,
  ODBGL0SATACORERXDATA,
  ODBGL0SATACORERXDATAVALID,
  ODBGL0SATACORERXSIGNALDET,
  ODBGL0SATAPHYCTRLPARTIAL,
  ODBGL0SATAPHYCTRLRESET,
  ODBGL0SATAPHYCTRLRXRATE,
  ODBGL0SATAPHYCTRLRXRST,
  ODBGL0SATAPHYCTRLSLUMBER,
  ODBGL0SATAPHYCTRLTXDATA,
  ODBGL0SATAPHYCTRLTXIDLE,
  ODBGL0SATAPHYCTRLTXRATE,
  ODBGL0SATAPHYCTRLTXRST,
  ODBGL0TXCLK,
  ODBGL0TXDATA,
  ODBGL0TXDATAK,
  ODBGL0TXDETRXLPBACK,
  ODBGL0TXELECIDLE,
  ODBGL0TXSGMIIEWRAP,
  ODBGL1PHYSTATUS,
  ODBGL1POWERDOWN,
  ODBGL1RATE,
  ODBGL1RSTB,
  ODBGL1RXCLK,
  ODBGL1RXDATA,
  ODBGL1RXDATAK,
  ODBGL1RXELECIDLE,
  ODBGL1RXPOLARITY,
  ODBGL1RXSGMIIENCDET,
  ODBGL1RXSTATUS,
  ODBGL1RXVALID,
  ODBGL1SATACORECLOCKREADY,
  ODBGL1SATACOREREADY,
  ODBGL1SATACORERXDATA,
  ODBGL1SATACORERXDATAVALID,
  ODBGL1SATACORERXSIGNALDET,
  ODBGL1SATAPHYCTRLPARTIAL,
  ODBGL1SATAPHYCTRLRESET,
  ODBGL1SATAPHYCTRLRXRATE,
  ODBGL1SATAPHYCTRLRXRST,
  ODBGL1SATAPHYCTRLSLUMBER,
  ODBGL1SATAPHYCTRLTXDATA,
  ODBGL1SATAPHYCTRLTXIDLE,
  ODBGL1SATAPHYCTRLTXRATE,
  ODBGL1SATAPHYCTRLTXRST,
  ODBGL1TXCLK,
  ODBGL1TXDATA,
  ODBGL1TXDATAK,
  ODBGL1TXDETRXLPBACK,
  ODBGL1TXELECIDLE,
  ODBGL1TXSGMIIEWRAP,
  ODBGL2PHYSTATUS,
  ODBGL2POWERDOWN,
  ODBGL2RATE,
  ODBGL2RSTB,
  ODBGL2RXCLK,
  ODBGL2RXDATA,
  ODBGL2RXDATAK,
  ODBGL2RXELECIDLE,
  ODBGL2RXPOLARITY,
  ODBGL2RXSGMIIENCDET,
  ODBGL2RXSTATUS,
  ODBGL2RXVALID,
  ODBGL2SATACORECLOCKREADY,
  ODBGL2SATACOREREADY,
  ODBGL2SATACORERXDATA,
  ODBGL2SATACORERXDATAVALID,
  ODBGL2SATACORERXSIGNALDET,
  ODBGL2SATAPHYCTRLPARTIAL,
  ODBGL2SATAPHYCTRLRESET,
  ODBGL2SATAPHYCTRLRXRATE,
  ODBGL2SATAPHYCTRLRXRST,
  ODBGL2SATAPHYCTRLSLUMBER,
  ODBGL2SATAPHYCTRLTXDATA,
  ODBGL2SATAPHYCTRLTXIDLE,
  ODBGL2SATAPHYCTRLTXRATE,
  ODBGL2SATAPHYCTRLTXRST,
  ODBGL2TXCLK,
  ODBGL2TXDATA,
  ODBGL2TXDATAK,
  ODBGL2TXDETRXLPBACK,
  ODBGL2TXELECIDLE,
  ODBGL2TXSGMIIEWRAP,
  ODBGL3PHYSTATUS,
  ODBGL3POWERDOWN,
  ODBGL3RATE,
  ODBGL3RSTB,
  ODBGL3RXCLK,
  ODBGL3RXDATA,
  ODBGL3RXDATAK,
  ODBGL3RXELECIDLE,
  ODBGL3RXPOLARITY,
  ODBGL3RXSGMIIENCDET,
  ODBGL3RXSTATUS,
  ODBGL3RXVALID,
  ODBGL3SATACORECLOCKREADY,
  ODBGL3SATACOREREADY,
  ODBGL3SATACORERXDATA,
  ODBGL3SATACORERXDATAVALID,
  ODBGL3SATACORERXSIGNALDET,
  ODBGL3SATAPHYCTRLPARTIAL,
  ODBGL3SATAPHYCTRLRESET,
  ODBGL3SATAPHYCTRLRXRATE,
  ODBGL3SATAPHYCTRLRXRST,
  ODBGL3SATAPHYCTRLSLUMBER,
  ODBGL3SATAPHYCTRLTXDATA,
  ODBGL3SATAPHYCTRLTXIDLE,
  ODBGL3SATAPHYCTRLTXRATE,
  ODBGL3SATAPHYCTRLTXRST,
  ODBGL3TXCLK,
  ODBGL3TXDATA,
  ODBGL3TXDATAK,
  ODBGL3TXDETRXLPBACK,
  ODBGL3TXELECIDLE,
  ODBGL3TXSGMIIEWRAP,
  OSCRTCCLK,
  PLCLK,
  PMUAIBAFIFMFPDREQ,
  PMUAIBAFIFMLPDREQ,
  PMUERRORTOPL,
  PMUPLGPO,
  PSPLEVENTO,
  PSPLIRQFPD,
  PSPLIRQLPD,
  PSPLSTANDBYWFE,
  PSPLSTANDBYWFI,
  PSPLSYSOSCCLK,
  PSPLTRACECTL,
  PSPLTRACEDATA,
  PSPLTRIGACK,
  PSPLTRIGGER,
  PSS_ALTO_CORE_PAD_MGTTXN0OUT,
  PSS_ALTO_CORE_PAD_MGTTXN1OUT,
  PSS_ALTO_CORE_PAD_MGTTXN2OUT,
  PSS_ALTO_CORE_PAD_MGTTXN3OUT,
  PSS_ALTO_CORE_PAD_MGTTXP0OUT,
  PSS_ALTO_CORE_PAD_MGTTXP1OUT,
  PSS_ALTO_CORE_PAD_MGTTXP2OUT,
  PSS_ALTO_CORE_PAD_MGTTXP3OUT,
  PSS_ALTO_CORE_PAD_PADO,
  PSTPPLOUT,
  RPLLTESTCLKOUT,
  RPUEVENTO0,
  RPUEVENTO1,
  SACEFPDACADDR,
  SACEFPDACPROT,
  SACEFPDACSNOOP,
  SACEFPDACVALID,
  SACEFPDARREADY,
  SACEFPDAWREADY,
  SACEFPDBID,
  SACEFPDBRESP,
  SACEFPDBUSER,
  SACEFPDBVALID,
  SACEFPDCDREADY,
  SACEFPDCRREADY,
  SACEFPDRDATA,
  SACEFPDRID,
  SACEFPDRLAST,
  SACEFPDRRESP,
  SACEFPDRUSER,
  SACEFPDRVALID,
  SACEFPDWREADY,
  SAXIACPARREADY,
  SAXIACPAWREADY,
  SAXIACPBID,
  SAXIACPBRESP,
  SAXIACPBVALID,
  SAXIACPRDATA,
  SAXIACPRID,
  SAXIACPRLAST,
  SAXIACPRRESP,
  SAXIACPRVALID,
  SAXIACPWREADY,
  SAXIGP0ARREADY,
  SAXIGP0AWREADY,
  SAXIGP0BID,
  SAXIGP0BRESP,
  SAXIGP0BVALID,
  SAXIGP0RACOUNT,
  SAXIGP0RCOUNT,
  SAXIGP0RDATA,
  SAXIGP0RID,
  SAXIGP0RLAST,
  SAXIGP0RRESP,
  SAXIGP0RVALID,
  SAXIGP0WACOUNT,
  SAXIGP0WCOUNT,
  SAXIGP0WREADY,
  SAXIGP1ARREADY,
  SAXIGP1AWREADY,
  SAXIGP1BID,
  SAXIGP1BRESP,
  SAXIGP1BVALID,
  SAXIGP1RACOUNT,
  SAXIGP1RCOUNT,
  SAXIGP1RDATA,
  SAXIGP1RID,
  SAXIGP1RLAST,
  SAXIGP1RRESP,
  SAXIGP1RVALID,
  SAXIGP1WACOUNT,
  SAXIGP1WCOUNT,
  SAXIGP1WREADY,
  SAXIGP2ARREADY,
  SAXIGP2AWREADY,
  SAXIGP2BID,
  SAXIGP2BRESP,
  SAXIGP2BVALID,
  SAXIGP2RACOUNT,
  SAXIGP2RCOUNT,
  SAXIGP2RDATA,
  SAXIGP2RID,
  SAXIGP2RLAST,
  SAXIGP2RRESP,
  SAXIGP2RVALID,
  SAXIGP2WACOUNT,
  SAXIGP2WCOUNT,
  SAXIGP2WREADY,
  SAXIGP3ARREADY,
  SAXIGP3AWREADY,
  SAXIGP3BID,
  SAXIGP3BRESP,
  SAXIGP3BVALID,
  SAXIGP3RACOUNT,
  SAXIGP3RCOUNT,
  SAXIGP3RDATA,
  SAXIGP3RID,
  SAXIGP3RLAST,
  SAXIGP3RRESP,
  SAXIGP3RVALID,
  SAXIGP3WACOUNT,
  SAXIGP3WCOUNT,
  SAXIGP3WREADY,
  SAXIGP4ARREADY,
  SAXIGP4AWREADY,
  SAXIGP4BID,
  SAXIGP4BRESP,
  SAXIGP4BVALID,
  SAXIGP4RACOUNT,
  SAXIGP4RCOUNT,
  SAXIGP4RDATA,
  SAXIGP4RID,
  SAXIGP4RLAST,
  SAXIGP4RRESP,
  SAXIGP4RVALID,
  SAXIGP4WACOUNT,
  SAXIGP4WCOUNT,
  SAXIGP4WREADY,
  SAXIGP5ARREADY,
  SAXIGP5AWREADY,
  SAXIGP5BID,
  SAXIGP5BRESP,
  SAXIGP5BVALID,
  SAXIGP5RACOUNT,
  SAXIGP5RCOUNT,
  SAXIGP5RDATA,
  SAXIGP5RID,
  SAXIGP5RLAST,
  SAXIGP5RRESP,
  SAXIGP5RVALID,
  SAXIGP5WACOUNT,
  SAXIGP5WCOUNT,
  SAXIGP5WREADY,
  SAXIGP6ARREADY,
  SAXIGP6AWREADY,
  SAXIGP6BID,
  SAXIGP6BRESP,
  SAXIGP6BVALID,
  SAXIGP6RACOUNT,
  SAXIGP6RCOUNT,
  SAXIGP6RDATA,
  SAXIGP6RID,
  SAXIGP6RLAST,
  SAXIGP6RRESP,
  SAXIGP6RVALID,
  SAXIGP6WACOUNT,
  SAXIGP6WCOUNT,
  SAXIGP6WREADY,
  TESTADCOUT,
  TESTAMSOSC,
  TESTBSCANTDO,
  TESTDB,
  TESTDDR2PLDCDSKEWOUT,
  TESTDO,
  TESTDRDY,
  TESTMONDATA,
  TESTPLPLLLOCKOUT,
  TESTPLSCANCHOPPERSO,
  TESTPLSCANEDTOUTAPU,
  TESTPLSCANEDTOUTCPU0,
  TESTPLSCANEDTOUTCPU1,
  TESTPLSCANEDTOUTCPU2,
  TESTPLSCANEDTOUTCPU3,
  TESTPLSCANEDTOUTDDR,
  TESTPLSCANEDTOUTFP,
  TESTPLSCANEDTOUTGPU,
  TESTPLSCANEDTOUTLP,
  TESTPLSCANEDTOUTUSB3,
  TESTPLSCANSLCRCONFIGSO,
  TESTPLSCANSPAREOUT0,
  TESTPLSCANSPAREOUT1,
  TSTRTCCALIBREGOUT,
  TSTRTCOSCCLKOUT,
  TSTRTCOSCCNTRLOUT,
  TSTRTCSECCOUNTEROUT,
  TSTRTCSECONDSRAWINT,
  TSTRTCTICKCOUNTEROUT,
  TSTRTCTIMESETREGOUT,
  VPLLTESTCLKOUT,
  PSS_ALTO_CORE_PAD_BOOTMODE,
  PSS_ALTO_CORE_PAD_CLK,
  PSS_ALTO_CORE_PAD_DONEB,
  PSS_ALTO_CORE_PAD_DRAMA,
  PSS_ALTO_CORE_PAD_DRAMACTN,
  PSS_ALTO_CORE_PAD_DRAMALERTN,
  PSS_ALTO_CORE_PAD_DRAMBA,
  PSS_ALTO_CORE_PAD_DRAMBG,
  PSS_ALTO_CORE_PAD_DRAMCK,
  PSS_ALTO_CORE_PAD_DRAMCKE,
  PSS_ALTO_CORE_PAD_DRAMCKN,
  PSS_ALTO_CORE_PAD_DRAMCSN,
  PSS_ALTO_CORE_PAD_DRAMDM,
  PSS_ALTO_CORE_PAD_DRAMDQ,
  PSS_ALTO_CORE_PAD_DRAMDQS,
  PSS_ALTO_CORE_PAD_DRAMDQSN,
  PSS_ALTO_CORE_PAD_DRAMODT,
  PSS_ALTO_CORE_PAD_DRAMPARITY,
  PSS_ALTO_CORE_PAD_DRAMRAMRSTN,
  PSS_ALTO_CORE_PAD_ERROROUT,
  PSS_ALTO_CORE_PAD_ERRORSTATUS,
  PSS_ALTO_CORE_PAD_INITB,
  PSS_ALTO_CORE_PAD_JTAGTCK,
  PSS_ALTO_CORE_PAD_JTAGTDI,
  PSS_ALTO_CORE_PAD_JTAGTDO,
  PSS_ALTO_CORE_PAD_JTAGTMS,
  PSS_ALTO_CORE_PAD_MIO,
  PSS_ALTO_CORE_PAD_PORB,
  PSS_ALTO_CORE_PAD_PROGB,
  PSS_ALTO_CORE_PAD_RCALIBINOUT,
  PSS_ALTO_CORE_PAD_SRSTB,
  PSS_ALTO_CORE_PAD_ZQ,
  ADMAFCICLK,
  AIBPMUAFIFMFPDACK,
  AIBPMUAFIFMLPDACK,
  BSCANACMODE,
  BSCANACTEST,
  BSCANCLOCKDR,
  BSCANEXTEST,
  BSCANINITMEMORY,
  BSCANINTEST,
  BSCANMISRJTAGLOAD,
  BSCANRESETTAPB,
  BSCANSHIFTDR,
  BSCANUPDATEDR,
  DDRCEXTREFRESHRANK0REQ,
  DDRCEXTREFRESHRANK1REQ,
  DDRCREFRESHPLCLK,
  DPAUXDATAIN,
  DPEXTERNALCUSTOMEVENT1,
  DPEXTERNALCUSTOMEVENT2,
  DPEXTERNALVSYNCEVENT,
  DPHOTPLUGDETECT,
  DPLIVEGFXALPHAIN,
  DPLIVEGFXPIXEL1IN,
  DPLIVEVIDEOINDE,
  DPLIVEVIDEOINHSYNC,
  DPLIVEVIDEOINPIXEL1,
  DPLIVEVIDEOINVSYNC,
  DPMAXISMIXEDAUDIOTREADY,
  DPSAXISAUDIOCLK,
  DPSAXISAUDIOTDATA,
  DPSAXISAUDIOTID,
  DPSAXISAUDIOTVALID,
  DPVIDEOINCLK,
  EMIOCAN0PHYRX,
  EMIOCAN1PHYRX,
  EMIOENET0DMATXSTATUSTOG,
  EMIOENET0EXTINTIN,
  EMIOENET0GMIICOL,
  EMIOENET0GMIICRS,
  EMIOENET0GMIIRXCLK,
  EMIOENET0GMIIRXD,
  EMIOENET0GMIIRXDV,
  EMIOENET0GMIIRXER,
  EMIOENET0GMIITXCLK,
  EMIOENET0MDIOI,
  EMIOENET0RXWOVERFLOW,
  EMIOENET0TXRCONTROL,
  EMIOENET0TXRDATA,
  EMIOENET0TXRDATARDY,
  EMIOENET0TXREOP,
  EMIOENET0TXRERR,
  EMIOENET0TXRFLUSHED,
  EMIOENET0TXRSOP,
  EMIOENET0TXRUNDERFLOW,
  EMIOENET0TXRVALID,
  EMIOENET1DMATXSTATUSTOG,
  EMIOENET1EXTINTIN,
  EMIOENET1GMIICOL,
  EMIOENET1GMIICRS,
  EMIOENET1GMIIRXCLK,
  EMIOENET1GMIIRXD,
  EMIOENET1GMIIRXDV,
  EMIOENET1GMIIRXER,
  EMIOENET1GMIITXCLK,
  EMIOENET1MDIOI,
  EMIOENET1RXWOVERFLOW,
  EMIOENET1TXRCONTROL,
  EMIOENET1TXRDATA,
  EMIOENET1TXRDATARDY,
  EMIOENET1TXREOP,
  EMIOENET1TXRERR,
  EMIOENET1TXRFLUSHED,
  EMIOENET1TXRSOP,
  EMIOENET1TXRUNDERFLOW,
  EMIOENET1TXRVALID,
  EMIOENET2DMATXSTATUSTOG,
  EMIOENET2EXTINTIN,
  EMIOENET2GMIICOL,
  EMIOENET2GMIICRS,
  EMIOENET2GMIIRXCLK,
  EMIOENET2GMIIRXD,
  EMIOENET2GMIIRXDV,
  EMIOENET2GMIIRXER,
  EMIOENET2GMIITXCLK,
  EMIOENET2MDIOI,
  EMIOENET2RXWOVERFLOW,
  EMIOENET2TXRCONTROL,
  EMIOENET2TXRDATA,
  EMIOENET2TXRDATARDY,
  EMIOENET2TXREOP,
  EMIOENET2TXRERR,
  EMIOENET2TXRFLUSHED,
  EMIOENET2TXRSOP,
  EMIOENET2TXRUNDERFLOW,
  EMIOENET2TXRVALID,
  EMIOENET3DMATXSTATUSTOG,
  EMIOENET3EXTINTIN,
  EMIOENET3GMIICOL,
  EMIOENET3GMIICRS,
  EMIOENET3GMIIRXCLK,
  EMIOENET3GMIIRXD,
  EMIOENET3GMIIRXDV,
  EMIOENET3GMIIRXER,
  EMIOENET3GMIITXCLK,
  EMIOENET3MDIOI,
  EMIOENET3RXWOVERFLOW,
  EMIOENET3TXRCONTROL,
  EMIOENET3TXRDATA,
  EMIOENET3TXRDATARDY,
  EMIOENET3TXREOP,
  EMIOENET3TXRERR,
  EMIOENET3TXRFLUSHED,
  EMIOENET3TXRSOP,
  EMIOENET3TXRUNDERFLOW,
  EMIOENET3TXRVALID,
  EMIOENETTSUCLK,
  EMIOGEM0TSUINCCTRL,
  EMIOGEM1TSUINCCTRL,
  EMIOGEM2TSUINCCTRL,
  EMIOGEM3TSUINCCTRL,
  EMIOGPIOI,
  EMIOHUBPORTOVERCRNTUSB20,
  EMIOHUBPORTOVERCRNTUSB21,
  EMIOHUBPORTOVERCRNTUSB30,
  EMIOHUBPORTOVERCRNTUSB31,
  EMIOI2C0SCLI,
  EMIOI2C0SDAI,
  EMIOI2C1SCLI,
  EMIOI2C1SDAI,
  EMIOSDIO0CDN,
  EMIOSDIO0CMDIN,
  EMIOSDIO0DATAIN,
  EMIOSDIO0FBCLKIN,
  EMIOSDIO0WP,
  EMIOSDIO1CDN,
  EMIOSDIO1CMDIN,
  EMIOSDIO1DATAIN,
  EMIOSDIO1FBCLKIN,
  EMIOSDIO1WP,
  EMIOSPI0MI,
  EMIOSPI0SCLKI,
  EMIOSPI0SI,
  EMIOSPI0SSIN,
  EMIOSPI1MI,
  EMIOSPI1SCLKI,
  EMIOSPI1SI,
  EMIOSPI1SSIN,
  EMIOTTC0CLKI,
  EMIOTTC1CLKI,
  EMIOTTC2CLKI,
  EMIOTTC3CLKI,
  EMIOUART0CTSN,
  EMIOUART0DCDN,
  EMIOUART0DSRN,
  EMIOUART0RIN,
  EMIOUART0RX,
  EMIOUART1CTSN,
  EMIOUART1DCDN,
  EMIOUART1DSRN,
  EMIOUART1RIN,
  EMIOUART1RX,
  EMIOWDT0CLKI,
  EMIOWDT1CLKI,
  FMIOCHARAFIFSFPDTESTINPUT,
  FMIOCHARAFIFSFPDTESTSELECTN,
  FMIOCHARAFIFSLPDTESTINPUT,
  FMIOCHARAFIFSLPDTESTSELECTN,
  FMIOCHARGEMSELECTION,
  FMIOCHARGEMTESTINPUT,
  FMIOCHARGEMTESTSELECTN,
  FMIOGEM0FIFORXCLKFROMPL,
  FMIOGEM0FIFOTXCLKFROMPL,
  FMIOGEM0SIGNALDETECT,
  FMIOGEM1FIFORXCLKFROMPL,
  FMIOGEM1FIFOTXCLKFROMPL,
  FMIOGEM1SIGNALDETECT,
  FMIOGEM2FIFORXCLKFROMPL,
  FMIOGEM2FIFOTXCLKFROMPL,
  FMIOGEM2SIGNALDETECT,
  FMIOGEM3FIFORXCLKFROMPL,
  FMIOGEM3FIFOTXCLKFROMPL,
  FMIOGEM3SIGNALDETECT,
  FMIOGEMTSUCLKFROMPL,
  FMIOSD0DLLTESTINN,
  FMIOSD1DLLTESTINN,
  FMIOTESTGEMSCANMUX1,
  FMIOTESTGEMSCANMUX2,
  FMIOTESTIOCHARSCANCLOCK,
  FMIOTESTIOCHARSCANENABLE,
  FMIOTESTIOCHARSCANIN,
  FMIOTESTIOCHARSCANRESETN,
  FMIOTESTQSPISCANMUX1N,
  FMIOTESTSDIOSCANMUX1,
  FMIOTESTSDIOSCANMUX2,
  FTMGPI,
  GDMAFCICLK,
  IAFECMNBGENABLELOWLEAKAGE,
  IAFECMNBGISOCTRLBAR,
  IAFECMNBGPD,
  IAFECMNBGPDBGOK,
  IAFECMNBGPDPTAT,
  IAFECMNCALIBENABLELOWLEAKAGE,
  IAFECMNCALIBENICONST,
  IAFECMNCALIBISOCTRLBAR,
  IAFEMODE,
  IAFEPLLCOARSECODE,
  IAFEPLLENCLOCKHSDIV2,
  IAFEPLLFBDIV,
  IAFEPLLLOADFBDIV,
  IAFEPLLPD,
  IAFEPLLPDHSCLOCKR,
  IAFEPLLPDPFD,
  IAFEPLLRSTFDBKDIV,
  IAFEPLLSTARTLOOP,
  IAFEPLLV2ICODE,
  IAFEPLLV2IPROG,
  IAFEPLLVCOCNTWINDOW,
  IAFERXHSRXCLOCKSTOPREQ,
  IAFERXISOHSRXCTRLBAR,
  IAFERXISOLFPSCTRLBAR,
  IAFERXISOSIGDETCTRLBAR,
  IAFERXMPHYGATESYMBOLCLK,
  IAFERXMPHYMUXHSBLS,
  IAFERXPIPERXEQTRAINING,
  IAFERXPIPERXTERMENABLE,
  IAFERXRXPMAREFCLKDIG,
  IAFERXRXPMARSTB,
  IAFERXSYMBOLCLKBY2PL,
  IAFERXUPHYBIASGENICONSTCOREMIRRORENABLE,
  IAFERXUPHYBIASGENICONSTIOMIRRORENABLE,
  IAFERXUPHYBIASGENIRCONSTCOREMIRRORENABLE,
  IAFERXUPHYENABLECDR,
  IAFERXUPHYENABLELOWLEAKAGE,
  IAFERXUPHYHSCLKDIVISIONFACTOR,
  IAFERXUPHYHSRXRSTB,
  IAFERXUPHYPDNHSDES,
  IAFERXUPHYPDSAMPC2C,
  IAFERXUPHYPDSAMPC2CECLK,
  IAFERXUPHYPSOCLKLANE,
  IAFERXUPHYPSOEQ,
  IAFERXUPHYPSOHSRXDIG,
  IAFERXUPHYPSOIQPI,
  IAFERXUPHYPSOLFPSBCN,
  IAFERXUPHYPSOSAMPFLOPS,
  IAFERXUPHYPSOSIGDET,
  IAFERXUPHYRESTORECALCODE,
  IAFERXUPHYRESTORECALCODEDATA,
  IAFERXUPHYRUNCALIB,
  IAFERXUPHYRXLANEPOLARITYSWAP,
  IAFERXUPHYRXPMAOPMODE,
  IAFERXUPHYSTARTLOOPPLL,
  IAFETXANAIFRATE,
  IAFETXENABLEHSCLKDIVISION,
  IAFETXENABLELDO,
  IAFETXENABLEREF,
  IAFETXENABLESUPPLYHSCLK,
  IAFETXENABLESUPPLYPIPE,
  IAFETXENABLESUPPLYSERIALIZER,
  IAFETXENABLESUPPLYUPHY,
  IAFETXENDIGSUBLPMODE,
  IAFETXHSSERRSTB,
  IAFETXHSSYMBOL,
  IAFETXISOCTRLBAR,
  IAFETXLFPSCLK,
  IAFETXLPBKSEL,
  IAFETXMPHYTXLSDATA,
  IAFETXPIPETXENABLEIDLEMODE,
  IAFETXPIPETXENABLELFPS,
  IAFETXPIPETXENABLERXDET,
  IAFETXPIPETXFASTESTCOMMONMODE,
  IAFETXPLLSYMBCLK2,
  IAFETXPMADIGDIGITALRESETN,
  IAFETXSERIALIZERRSTB,
  IAFETXSERIALIZERRSTREL,
  IAFETXSERISOCTRLBAR,
  IAFETXUPHYTXPMAOPMODE,
  IBGCALAFEMODE,
  IDBGL0RXCLK,
  IDBGL0TXCLK,
  IDBGL1RXCLK,
  IDBGL1TXCLK,
  IDBGL2RXCLK,
  IDBGL2TXCLK,
  IDBGL3RXCLK,
  IDBGL3TXCLK,
  IDCODE15,
  IDCODE16,
  IDCODE17,
  IDCODE18,
  IDCODE20,
  IDCODE21,
  IDCODE28,
  IDCODE29,
  IDCODE30,
  IDCODE31,
  IOCHARAUDIOINTESTDATA,
  IOCHARAUDIOMUXSELN,
  IOCHARVIDEOINTESTDATA,
  IOCHARVIDEOMUXSELN,
  IPLLAFEMODE,
  MAXIGP0ACLK,
  MAXIGP0ARREADY,
  MAXIGP0AWREADY,
  MAXIGP0BID,
  MAXIGP0BRESP,
  MAXIGP0BVALID,
  MAXIGP0RDATA,
  MAXIGP0RID,
  MAXIGP0RLAST,
  MAXIGP0RRESP,
  MAXIGP0RVALID,
  MAXIGP0WREADY,
  MAXIGP1ACLK,
  MAXIGP1ARREADY,
  MAXIGP1AWREADY,
  MAXIGP1BID,
  MAXIGP1BRESP,
  MAXIGP1BVALID,
  MAXIGP1RDATA,
  MAXIGP1RID,
  MAXIGP1RLAST,
  MAXIGP1RRESP,
  MAXIGP1RVALID,
  MAXIGP1WREADY,
  MAXIGP2ACLK,
  MAXIGP2ARREADY,
  MAXIGP2AWREADY,
  MAXIGP2BID,
  MAXIGP2BRESP,
  MAXIGP2BVALID,
  MAXIGP2RDATA,
  MAXIGP2RID,
  MAXIGP2RLAST,
  MAXIGP2RRESP,
  MAXIGP2RVALID,
  MAXIGP2WREADY,
  NFIQ0LPDRPU,
  NFIQ1LPDRPU,
  NIRQ0LPDRPU,
  NIRQ1LPDRPU,
  PCFGPORB,
  PL2ADMACVLD,
  PL2ADMATACK,
  PL2GDMACVLD,
  PL2GDMATACK,
  PLACECLK,
  PLACPINACT,
  PLFPDPLLTESTCKSELN,
  PLFPDPLLTESTFRACTCLKSELN,
  PLFPDPLLTESTFRACTENN,
  PLFPDPLLTESTMUXSEL,
  PLFPDPLLTESTSEL,
  PLFPDSPARE0IN,
  PLFPDSPARE1IN,
  PLFPDSPARE2IN,
  PLFPDSPARE3IN,
  PLFPDSPARE4IN,
  PLFPGASTOP,
  PLLAUXREFCLKFPD,
  PLLAUXREFCLKLPD,
  PLLPDPLLTESTCKSELN,
  PLLPDPLLTESTFRACTCLKSELN,
  PLLPDPLLTESTFRACTENN,
  PLLPDPLLTESTMUXSEL,
  PLLPDPLLTESTSEL,
  PLLPDSPARE0IN,
  PLLPDSPARE1IN,
  PLLPDSPARE2IN,
  PLLPDSPARE3IN,
  PLLPDSPARE4IN,
  PLPMUGPI,
  PLPSAPUGICFIQ,
  PLPSAPUGICIRQ,
  PLPSEVENTI,
  PLPSIRQ0,
  PLPSIRQ1,
  PLPSTRACECLK,
  PLPSTRIGACK,
  PLPSTRIGGER,
  PMUERRORFROMPL,
  PSSCFGRESETB,
  PSSFSTCFGB,
  PSSGHIGHB,
  PSSGPWRDWNB,
  PSSGTSCFGB,
  PSSGTSUSRB,
  PSS_ALTO_CORE_PAD_MGTRXN0IN,
  PSS_ALTO_CORE_PAD_MGTRXN1IN,
  PSS_ALTO_CORE_PAD_MGTRXN2IN,
  PSS_ALTO_CORE_PAD_MGTRXN3IN,
  PSS_ALTO_CORE_PAD_MGTRXP0IN,
  PSS_ALTO_CORE_PAD_MGTRXP1IN,
  PSS_ALTO_CORE_PAD_MGTRXP2IN,
  PSS_ALTO_CORE_PAD_MGTRXP3IN,
  PSS_ALTO_CORE_PAD_PADI,
  PSS_ALTO_CORE_PAD_REFN0IN,
  PSS_ALTO_CORE_PAD_REFN1IN,
  PSS_ALTO_CORE_PAD_REFN2IN,
  PSS_ALTO_CORE_PAD_REFN3IN,
  PSS_ALTO_CORE_PAD_REFP0IN,
  PSS_ALTO_CORE_PAD_REFP1IN,
  PSS_ALTO_CORE_PAD_REFP2IN,
  PSS_ALTO_CORE_PAD_REFP3IN,
  PSTPPLCLK,
  PSTPPLIN,
  PSTPPLTS,
  PSVERSION0,
  PSVERSION1,
  PSVERSION2,
  PSVERSION3,
  RPUEVENTI0,
  RPUEVENTI1,
  SACEFPDACREADY,
  SACEFPDARADDR,
  SACEFPDARBAR,
  SACEFPDARBURST,
  SACEFPDARCACHE,
  SACEFPDARDOMAIN,
  SACEFPDARID,
  SACEFPDARLEN,
  SACEFPDARLOCK,
  SACEFPDARPROT,
  SACEFPDARQOS,
  SACEFPDARREGION,
  SACEFPDARSIZE,
  SACEFPDARSNOOP,
  SACEFPDARUSER,
  SACEFPDARVALID,
  SACEFPDAWADDR,
  SACEFPDAWBAR,
  SACEFPDAWBURST,
  SACEFPDAWCACHE,
  SACEFPDAWDOMAIN,
  SACEFPDAWID,
  SACEFPDAWLEN,
  SACEFPDAWLOCK,
  SACEFPDAWPROT,
  SACEFPDAWQOS,
  SACEFPDAWREGION,
  SACEFPDAWSIZE,
  SACEFPDAWSNOOP,
  SACEFPDAWUSER,
  SACEFPDAWVALID,
  SACEFPDBREADY,
  SACEFPDCDDATA,
  SACEFPDCDLAST,
  SACEFPDCDVALID,
  SACEFPDCRRESP,
  SACEFPDCRVALID,
  SACEFPDRACK,
  SACEFPDRREADY,
  SACEFPDWACK,
  SACEFPDWDATA,
  SACEFPDWLAST,
  SACEFPDWSTRB,
  SACEFPDWUSER,
  SACEFPDWVALID,
  SAXIACPACLK,
  SAXIACPARADDR,
  SAXIACPARBURST,
  SAXIACPARCACHE,
  SAXIACPARID,
  SAXIACPARLEN,
  SAXIACPARLOCK,
  SAXIACPARPROT,
  SAXIACPARQOS,
  SAXIACPARSIZE,
  SAXIACPARUSER,
  SAXIACPARVALID,
  SAXIACPAWADDR,
  SAXIACPAWBURST,
  SAXIACPAWCACHE,
  SAXIACPAWID,
  SAXIACPAWLEN,
  SAXIACPAWLOCK,
  SAXIACPAWPROT,
  SAXIACPAWQOS,
  SAXIACPAWSIZE,
  SAXIACPAWUSER,
  SAXIACPAWVALID,
  SAXIACPBREADY,
  SAXIACPRREADY,
  SAXIACPWDATA,
  SAXIACPWLAST,
  SAXIACPWSTRB,
  SAXIACPWVALID,
  SAXIGP0ARADDR,
  SAXIGP0ARBURST,
  SAXIGP0ARCACHE,
  SAXIGP0ARID,
  SAXIGP0ARLEN,
  SAXIGP0ARLOCK,
  SAXIGP0ARPROT,
  SAXIGP0ARQOS,
  SAXIGP0ARSIZE,
  SAXIGP0ARUSER,
  SAXIGP0ARVALID,
  SAXIGP0AWADDR,
  SAXIGP0AWBURST,
  SAXIGP0AWCACHE,
  SAXIGP0AWID,
  SAXIGP0AWLEN,
  SAXIGP0AWLOCK,
  SAXIGP0AWPROT,
  SAXIGP0AWQOS,
  SAXIGP0AWSIZE,
  SAXIGP0AWUSER,
  SAXIGP0AWVALID,
  SAXIGP0BREADY,
  SAXIGP0RCLK,
  SAXIGP0RREADY,
  SAXIGP0WCLK,
  SAXIGP0WDATA,
  SAXIGP0WLAST,
  SAXIGP0WSTRB,
  SAXIGP0WVALID,
  SAXIGP1ARADDR,
  SAXIGP1ARBURST,
  SAXIGP1ARCACHE,
  SAXIGP1ARID,
  SAXIGP1ARLEN,
  SAXIGP1ARLOCK,
  SAXIGP1ARPROT,
  SAXIGP1ARQOS,
  SAXIGP1ARSIZE,
  SAXIGP1ARUSER,
  SAXIGP1ARVALID,
  SAXIGP1AWADDR,
  SAXIGP1AWBURST,
  SAXIGP1AWCACHE,
  SAXIGP1AWID,
  SAXIGP1AWLEN,
  SAXIGP1AWLOCK,
  SAXIGP1AWPROT,
  SAXIGP1AWQOS,
  SAXIGP1AWSIZE,
  SAXIGP1AWUSER,
  SAXIGP1AWVALID,
  SAXIGP1BREADY,
  SAXIGP1RCLK,
  SAXIGP1RREADY,
  SAXIGP1WCLK,
  SAXIGP1WDATA,
  SAXIGP1WLAST,
  SAXIGP1WSTRB,
  SAXIGP1WVALID,
  SAXIGP2ARADDR,
  SAXIGP2ARBURST,
  SAXIGP2ARCACHE,
  SAXIGP2ARID,
  SAXIGP2ARLEN,
  SAXIGP2ARLOCK,
  SAXIGP2ARPROT,
  SAXIGP2ARQOS,
  SAXIGP2ARSIZE,
  SAXIGP2ARUSER,
  SAXIGP2ARVALID,
  SAXIGP2AWADDR,
  SAXIGP2AWBURST,
  SAXIGP2AWCACHE,
  SAXIGP2AWID,
  SAXIGP2AWLEN,
  SAXIGP2AWLOCK,
  SAXIGP2AWPROT,
  SAXIGP2AWQOS,
  SAXIGP2AWSIZE,
  SAXIGP2AWUSER,
  SAXIGP2AWVALID,
  SAXIGP2BREADY,
  SAXIGP2RCLK,
  SAXIGP2RREADY,
  SAXIGP2WCLK,
  SAXIGP2WDATA,
  SAXIGP2WLAST,
  SAXIGP2WSTRB,
  SAXIGP2WVALID,
  SAXIGP3ARADDR,
  SAXIGP3ARBURST,
  SAXIGP3ARCACHE,
  SAXIGP3ARID,
  SAXIGP3ARLEN,
  SAXIGP3ARLOCK,
  SAXIGP3ARPROT,
  SAXIGP3ARQOS,
  SAXIGP3ARSIZE,
  SAXIGP3ARUSER,
  SAXIGP3ARVALID,
  SAXIGP3AWADDR,
  SAXIGP3AWBURST,
  SAXIGP3AWCACHE,
  SAXIGP3AWID,
  SAXIGP3AWLEN,
  SAXIGP3AWLOCK,
  SAXIGP3AWPROT,
  SAXIGP3AWQOS,
  SAXIGP3AWSIZE,
  SAXIGP3AWUSER,
  SAXIGP3AWVALID,
  SAXIGP3BREADY,
  SAXIGP3RCLK,
  SAXIGP3RREADY,
  SAXIGP3WCLK,
  SAXIGP3WDATA,
  SAXIGP3WLAST,
  SAXIGP3WSTRB,
  SAXIGP3WVALID,
  SAXIGP4ARADDR,
  SAXIGP4ARBURST,
  SAXIGP4ARCACHE,
  SAXIGP4ARID,
  SAXIGP4ARLEN,
  SAXIGP4ARLOCK,
  SAXIGP4ARPROT,
  SAXIGP4ARQOS,
  SAXIGP4ARSIZE,
  SAXIGP4ARUSER,
  SAXIGP4ARVALID,
  SAXIGP4AWADDR,
  SAXIGP4AWBURST,
  SAXIGP4AWCACHE,
  SAXIGP4AWID,
  SAXIGP4AWLEN,
  SAXIGP4AWLOCK,
  SAXIGP4AWPROT,
  SAXIGP4AWQOS,
  SAXIGP4AWSIZE,
  SAXIGP4AWUSER,
  SAXIGP4AWVALID,
  SAXIGP4BREADY,
  SAXIGP4RCLK,
  SAXIGP4RREADY,
  SAXIGP4WCLK,
  SAXIGP4WDATA,
  SAXIGP4WLAST,
  SAXIGP4WSTRB,
  SAXIGP4WVALID,
  SAXIGP5ARADDR,
  SAXIGP5ARBURST,
  SAXIGP5ARCACHE,
  SAXIGP5ARID,
  SAXIGP5ARLEN,
  SAXIGP5ARLOCK,
  SAXIGP5ARPROT,
  SAXIGP5ARQOS,
  SAXIGP5ARSIZE,
  SAXIGP5ARUSER,
  SAXIGP5ARVALID,
  SAXIGP5AWADDR,
  SAXIGP5AWBURST,
  SAXIGP5AWCACHE,
  SAXIGP5AWID,
  SAXIGP5AWLEN,
  SAXIGP5AWLOCK,
  SAXIGP5AWPROT,
  SAXIGP5AWQOS,
  SAXIGP5AWSIZE,
  SAXIGP5AWUSER,
  SAXIGP5AWVALID,
  SAXIGP5BREADY,
  SAXIGP5RCLK,
  SAXIGP5RREADY,
  SAXIGP5WCLK,
  SAXIGP5WDATA,
  SAXIGP5WLAST,
  SAXIGP5WSTRB,
  SAXIGP5WVALID,
  SAXIGP6ARADDR,
  SAXIGP6ARBURST,
  SAXIGP6ARCACHE,
  SAXIGP6ARID,
  SAXIGP6ARLEN,
  SAXIGP6ARLOCK,
  SAXIGP6ARPROT,
  SAXIGP6ARQOS,
  SAXIGP6ARSIZE,
  SAXIGP6ARUSER,
  SAXIGP6ARVALID,
  SAXIGP6AWADDR,
  SAXIGP6AWBURST,
  SAXIGP6AWCACHE,
  SAXIGP6AWID,
  SAXIGP6AWLEN,
  SAXIGP6AWLOCK,
  SAXIGP6AWPROT,
  SAXIGP6AWQOS,
  SAXIGP6AWSIZE,
  SAXIGP6AWUSER,
  SAXIGP6AWVALID,
  SAXIGP6BREADY,
  SAXIGP6RCLK,
  SAXIGP6RREADY,
  SAXIGP6WCLK,
  SAXIGP6WDATA,
  SAXIGP6WLAST,
  SAXIGP6WSTRB,
  SAXIGP6WVALID,
  STMEVENT,
  TESTADC2IN,
  TESTADCCLK,
  TESTADCIN,
  TESTBSCANACMODE,
  TESTBSCANACTEST,
  TESTBSCANCLOCKDR,
  TESTBSCANENN,
  TESTBSCANEXTEST,
  TESTBSCANINITMEMORY,
  TESTBSCANINTEST,
  TESTBSCANMISRJTAGLOAD,
  TESTBSCANMODEC,
  TESTBSCANRESETTAPB,
  TESTBSCANSHIFTDR,
  TESTBSCANTDI,
  TESTBSCANUPDATEDR,
  TESTCHARMODEFPDN,
  TESTCHARMODELPDN,
  TESTCONVST,
  TESTDADDR,
  TESTDCLK,
  TESTDEN,
  TESTDI,
  TESTDWE,
  TESTPL2DDRDCDSAMPLEPULSE,
  TESTPLSCANCHOPPERSI,
  TESTPLSCANCHOPPERTRIG,
  TESTPLSCANCLK0,
  TESTPLSCANCLK1,
  TESTPLSCANEDTCLK,
  TESTPLSCANEDTINAPU,
  TESTPLSCANEDTINCPU,
  TESTPLSCANEDTINDDR,
  TESTPLSCANEDTINFP,
  TESTPLSCANEDTINGPU,
  TESTPLSCANEDTINLP,
  TESTPLSCANEDTINUSB3,
  TESTPLSCANEDTUPDATE,
  TESTPLSCANENABLE,
  TESTPLSCANENABLESLCREN,
  TESTPLSCANPLLRESET,
  TESTPLSCANRESETN,
  TESTPLSCANSLCRCONFIGCLK,
  TESTPLSCANSLCRCONFIGRSTN,
  TESTPLSCANSLCRCONFIGSI,
  TESTPLSCANSPAREIN0,
  TESTPLSCANSPAREIN1,
  TESTPLSCANSPAREIN2,
  TESTPLSCANWRAPCLK,
  TESTPLSCANWRAPISHIFT,
  TESTPLSCANWRAPOSHIFT,
  TESTUSB0FUNCMUX0N,
  TESTUSB0SCANMUX0N,
  TESTUSB1FUNCMUX0N,
  TESTUSB1SCANMUX0N,
  TSTRTCCALIBREGIN,
  TSTRTCCALIBREGWE,
  TSTRTCCLK,
  TSTRTCDISABLEBATOP,
  TSTRTCOSCCNTRLIN,
  TSTRTCOSCCNTRLWE,
  TSTRTCSECRELOAD,
  TSTRTCTESTCLOCKSELECTN,
  TSTRTCTESTMODEN,
  TSTRTCTIMESETREGIN,
  TSTRTCTIMESETREGWE
);
   output DBGPATHFIFOBYPASS;
   output DPAUDIOREFCLK;
   output DPAUXDATAOEN;
   output DPAUXDATAOUT;
   output DPLIVEVIDEODEOUT;
   output DPMAXISMIXEDAUDIOTID;
   output DPMAXISMIXEDAUDIOTVALID;
   output DPSAXISAUDIOTREADY;
   output DPVIDEOOUTHSYNC;
   output DPVIDEOOUTVSYNC;
   output DPVIDEOREFCLK;
   output EMIOCAN0PHYTX;
   output EMIOCAN1PHYTX;
   output EMIOENET0DMATXENDTOG;
   output EMIOENET0GMIITXEN;
   output EMIOENET0GMIITXER;
   output EMIOENET0MDIOMDC;
   output EMIOENET0MDIOO;
   output EMIOENET0MDIOTN;
   output EMIOENET0RXWEOP;
   output EMIOENET0RXWERR;
   output EMIOENET0RXWFLUSH;
   output EMIOENET0RXWSOP;
   output EMIOENET0RXWWR;
   output EMIOENET0TXRRD;
   output EMIOENET1DMATXENDTOG;
   output EMIOENET1GMIITXEN;
   output EMIOENET1GMIITXER;
   output EMIOENET1MDIOMDC;
   output EMIOENET1MDIOO;
   output EMIOENET1MDIOTN;
   output EMIOENET1RXWEOP;
   output EMIOENET1RXWERR;
   output EMIOENET1RXWFLUSH;
   output EMIOENET1RXWSOP;
   output EMIOENET1RXWWR;
   output EMIOENET1TXRRD;
   output EMIOENET2DMATXENDTOG;
   output EMIOENET2GMIITXEN;
   output EMIOENET2GMIITXER;
   output EMIOENET2MDIOMDC;
   output EMIOENET2MDIOO;
   output EMIOENET2MDIOTN;
   output EMIOENET2RXWEOP;
   output EMIOENET2RXWERR;
   output EMIOENET2RXWFLUSH;
   output EMIOENET2RXWSOP;
   output EMIOENET2RXWWR;
   output EMIOENET2TXRRD;
   output EMIOENET3DMATXENDTOG;
   output EMIOENET3GMIITXEN;
   output EMIOENET3GMIITXER;
   output EMIOENET3MDIOMDC;
   output EMIOENET3MDIOO;
   output EMIOENET3MDIOTN;
   output EMIOENET3RXWEOP;
   output EMIOENET3RXWERR;
   output EMIOENET3RXWFLUSH;
   output EMIOENET3RXWSOP;
   output EMIOENET3RXWWR;
   output EMIOENET3TXRRD;
   output EMIOGEM0DELAYREQRX;
   output EMIOGEM0DELAYREQTX;
   output EMIOGEM0PDELAYREQRX;
   output EMIOGEM0PDELAYREQTX;
   output EMIOGEM0PDELAYRESPRX;
   output EMIOGEM0PDELAYRESPTX;
   output EMIOGEM0RXSOF;
   output EMIOGEM0SYNCFRAMERX;
   output EMIOGEM0SYNCFRAMETX;
   output EMIOGEM0TSUTIMERCMPVAL;
   output EMIOGEM0TXRFIXEDLAT;
   output EMIOGEM0TXSOF;
   output EMIOGEM1DELAYREQRX;
   output EMIOGEM1DELAYREQTX;
   output EMIOGEM1PDELAYREQRX;
   output EMIOGEM1PDELAYREQTX;
   output EMIOGEM1PDELAYRESPRX;
   output EMIOGEM1PDELAYRESPTX;
   output EMIOGEM1RXSOF;
   output EMIOGEM1SYNCFRAMERX;
   output EMIOGEM1SYNCFRAMETX;
   output EMIOGEM1TSUTIMERCMPVAL;
   output EMIOGEM1TXRFIXEDLAT;
   output EMIOGEM1TXSOF;
   output EMIOGEM2DELAYREQRX;
   output EMIOGEM2DELAYREQTX;
   output EMIOGEM2PDELAYREQRX;
   output EMIOGEM2PDELAYREQTX;
   output EMIOGEM2PDELAYRESPRX;
   output EMIOGEM2PDELAYRESPTX;
   output EMIOGEM2RXSOF;
   output EMIOGEM2SYNCFRAMERX;
   output EMIOGEM2SYNCFRAMETX;
   output EMIOGEM2TSUTIMERCMPVAL;
   output EMIOGEM2TXRFIXEDLAT;
   output EMIOGEM2TXSOF;
   output EMIOGEM3DELAYREQRX;
   output EMIOGEM3DELAYREQTX;
   output EMIOGEM3PDELAYREQRX;
   output EMIOGEM3PDELAYREQTX;
   output EMIOGEM3PDELAYRESPRX;
   output EMIOGEM3PDELAYRESPTX;
   output EMIOGEM3RXSOF;
   output EMIOGEM3SYNCFRAMERX;
   output EMIOGEM3SYNCFRAMETX;
   output EMIOGEM3TSUTIMERCMPVAL;
   output EMIOGEM3TXRFIXEDLAT;
   output EMIOGEM3TXSOF;
   output EMIOI2C0SCLO;
   output EMIOI2C0SCLTN;
   output EMIOI2C0SDAO;
   output EMIOI2C0SDATN;
   output EMIOI2C1SCLO;
   output EMIOI2C1SCLTN;
   output EMIOI2C1SDAO;
   output EMIOI2C1SDATN;
   output EMIOSDIO0BUSPOWER;
   output EMIOSDIO0CLKOUT;
   output EMIOSDIO0CMDENA;
   output EMIOSDIO0CMDOUT;
   output EMIOSDIO0LEDCONTROL;
   output EMIOSDIO1BUSPOWER;
   output EMIOSDIO1CLKOUT;
   output EMIOSDIO1CMDENA;
   output EMIOSDIO1CMDOUT;
   output EMIOSDIO1LEDCONTROL;
   output EMIOSPI0MO;
   output EMIOSPI0MOTN;
   output EMIOSPI0SCLKO;
   output EMIOSPI0SCLKTN;
   output EMIOSPI0SO;
   output EMIOSPI0SSNTN;
   output EMIOSPI0STN;
   output EMIOSPI1MO;
   output EMIOSPI1MOTN;
   output EMIOSPI1SCLKO;
   output EMIOSPI1SCLKTN;
   output EMIOSPI1SO;
   output EMIOSPI1SSNTN;
   output EMIOSPI1STN;
   output EMIOU2DSPORTVBUSCTRLUSB30;
   output EMIOU2DSPORTVBUSCTRLUSB31;
   output EMIOU3DSPORTVBUSCTRLUSB30;
   output EMIOU3DSPORTVBUSCTRLUSB31;
   output EMIOUART0DTRN;
   output EMIOUART0RTSN;
   output EMIOUART0TX;
   output EMIOUART1DTRN;
   output EMIOUART1RTSN;
   output EMIOUART1TX;
   output EMIOWDT0RSTO;
   output EMIOWDT1RSTO;
   output FMIOCHARAFIFSFPDTESTOUTPUT;
   output FMIOCHARAFIFSLPDTESTOUTPUT;
   output FMIOCHARGEMTESTOUTPUT;
   output FMIOGEM0FIFORXCLKTOPLBUFG;
   output FMIOGEM0FIFOTXCLKTOPLBUFG;
   output FMIOGEM1FIFORXCLKTOPLBUFG;
   output FMIOGEM1FIFOTXCLKTOPLBUFG;
   output FMIOGEM2FIFORXCLKTOPLBUFG;
   output FMIOGEM2FIFOTXCLKTOPLBUFG;
   output FMIOGEM3FIFORXCLKTOPLBUFG;
   output FMIOGEM3FIFOTXCLKTOPLBUFG;
   output FMIOGEMTSUCLKTOPLBUFG;
   output FMIOTESTIOCHARSCANOUT;
   output FPDPLSPARE0OUT;
   output FPDPLSPARE1OUT;
   output FPDPLSPARE2OUT;
   output FPDPLSPARE3OUT;
   output FPDPLSPARE4OUT;
   output IOCHARAUDIOOUTTESTDATA;
   output IOCHARVIDEOOUTTESTDATA;
   output LPDPLSPARE0OUT;
   output LPDPLSPARE1OUT;
   output LPDPLSPARE2OUT;
   output LPDPLSPARE3OUT;
   output LPDPLSPARE4OUT;
   output MAXIGP0ARLOCK;
   output MAXIGP0ARVALID;
   output MAXIGP0AWLOCK;
   output MAXIGP0AWVALID;
   output MAXIGP0BREADY;
   output MAXIGP0RREADY;
   output MAXIGP0WLAST;
   output MAXIGP0WVALID;
   output MAXIGP1ARLOCK;
   output MAXIGP1ARVALID;
   output MAXIGP1AWLOCK;
   output MAXIGP1AWVALID;
   output MAXIGP1BREADY;
   output MAXIGP1RREADY;
   output MAXIGP1WLAST;
   output MAXIGP1WVALID;
   output MAXIGP2ARLOCK;
   output MAXIGP2ARVALID;
   output MAXIGP2AWLOCK;
   output MAXIGP2AWVALID;
   output MAXIGP2BREADY;
   output MAXIGP2RREADY;
   output MAXIGP2WLAST;
   output MAXIGP2WVALID;
   output OAFECMNCALIBCOMPOUT;
   output OAFEPGAVDDCR;
   output OAFEPGAVDDIO;
   output OAFEPGDVDDCR;
   output OAFEPGSTATICAVDDCR;
   output OAFEPGSTATICAVDDIO;
   output OAFEPLLCLKSYMHS;
   output OAFEPLLFBCLKFRAC;
   output OAFERXHSRXCLOCKSTOPACK;
   output OAFERXPIPELFPSBCNRXELECIDLE;
   output OAFERXPIPESIGDET;
   output OAFERXSYMBOLCLKBY2;
   output OAFERXUPHYRXCALIBDONE;
   output OAFERXUPHYSAVECALCODE;
   output OAFERXUPHYSTARTLOOPBUF;
   output OAFETXDIGRESETRELACK;
   output OAFETXPIPETXDNRXDET;
   output OAFETXPIPETXDPRXDET;
   output ODBGL0PHYSTATUS;
   output ODBGL0RSTB;
   output ODBGL0RXCLK;
   output ODBGL0RXELECIDLE;
   output ODBGL0RXPOLARITY;
   output ODBGL0RXSGMIIENCDET;
   output ODBGL0RXVALID;
   output ODBGL0SATACORECLOCKREADY;
   output ODBGL0SATACOREREADY;
   output ODBGL0SATACORERXSIGNALDET;
   output ODBGL0SATAPHYCTRLPARTIAL;
   output ODBGL0SATAPHYCTRLRESET;
   output ODBGL0SATAPHYCTRLRXRST;
   output ODBGL0SATAPHYCTRLSLUMBER;
   output ODBGL0SATAPHYCTRLTXIDLE;
   output ODBGL0SATAPHYCTRLTXRST;
   output ODBGL0TXCLK;
   output ODBGL0TXDETRXLPBACK;
   output ODBGL0TXELECIDLE;
   output ODBGL0TXSGMIIEWRAP;
   output ODBGL1PHYSTATUS;
   output ODBGL1RSTB;
   output ODBGL1RXCLK;
   output ODBGL1RXELECIDLE;
   output ODBGL1RXPOLARITY;
   output ODBGL1RXSGMIIENCDET;
   output ODBGL1RXVALID;
   output ODBGL1SATACORECLOCKREADY;
   output ODBGL1SATACOREREADY;
   output ODBGL1SATACORERXSIGNALDET;
   output ODBGL1SATAPHYCTRLPARTIAL;
   output ODBGL1SATAPHYCTRLRESET;
   output ODBGL1SATAPHYCTRLRXRST;
   output ODBGL1SATAPHYCTRLSLUMBER;
   output ODBGL1SATAPHYCTRLTXIDLE;
   output ODBGL1SATAPHYCTRLTXRST;
   output ODBGL1TXCLK;
   output ODBGL1TXDETRXLPBACK;
   output ODBGL1TXELECIDLE;
   output ODBGL1TXSGMIIEWRAP;
   output ODBGL2PHYSTATUS;
   output ODBGL2RSTB;
   output ODBGL2RXCLK;
   output ODBGL2RXELECIDLE;
   output ODBGL2RXPOLARITY;
   output ODBGL2RXSGMIIENCDET;
   output ODBGL2RXVALID;
   output ODBGL2SATACORECLOCKREADY;
   output ODBGL2SATACOREREADY;
   output ODBGL2SATACORERXSIGNALDET;
   output ODBGL2SATAPHYCTRLPARTIAL;
   output ODBGL2SATAPHYCTRLRESET;
   output ODBGL2SATAPHYCTRLRXRST;
   output ODBGL2SATAPHYCTRLSLUMBER;
   output ODBGL2SATAPHYCTRLTXIDLE;
   output ODBGL2SATAPHYCTRLTXRST;
   output ODBGL2TXCLK;
   output ODBGL2TXDETRXLPBACK;
   output ODBGL2TXELECIDLE;
   output ODBGL2TXSGMIIEWRAP;
   output ODBGL3PHYSTATUS;
   output ODBGL3RSTB;
   output ODBGL3RXCLK;
   output ODBGL3RXELECIDLE;
   output ODBGL3RXPOLARITY;
   output ODBGL3RXSGMIIENCDET;
   output ODBGL3RXVALID;
   output ODBGL3SATACORECLOCKREADY;
   output ODBGL3SATACOREREADY;
   output ODBGL3SATACORERXSIGNALDET;
   output ODBGL3SATAPHYCTRLPARTIAL;
   output ODBGL3SATAPHYCTRLRESET;
   output ODBGL3SATAPHYCTRLRXRST;
   output ODBGL3SATAPHYCTRLSLUMBER;
   output ODBGL3SATAPHYCTRLTXIDLE;
   output ODBGL3SATAPHYCTRLTXRST;
   output ODBGL3TXCLK;
   output ODBGL3TXDETRXLPBACK;
   output ODBGL3TXELECIDLE;
   output ODBGL3TXSGMIIEWRAP;
   output OSCRTCCLK;
   output PMUAIBAFIFMFPDREQ;
   output PMUAIBAFIFMLPDREQ;
   output PSPLEVENTO;
   output PSPLSYSOSCCLK;
   output PSPLTRACECTL;
   output PSS_ALTO_CORE_PAD_MGTTXN0OUT;
   output PSS_ALTO_CORE_PAD_MGTTXN1OUT;
   output PSS_ALTO_CORE_PAD_MGTTXN2OUT;
   output PSS_ALTO_CORE_PAD_MGTTXN3OUT;
   output PSS_ALTO_CORE_PAD_MGTTXP0OUT;
   output PSS_ALTO_CORE_PAD_MGTTXP1OUT;
   output PSS_ALTO_CORE_PAD_MGTTXP2OUT;
   output PSS_ALTO_CORE_PAD_MGTTXP3OUT;
   output PSS_ALTO_CORE_PAD_PADO;
   output RPUEVENTO0;
   output RPUEVENTO1;
   output SACEFPDACVALID;
   output SACEFPDARREADY;
   output SACEFPDAWREADY;
   output SACEFPDBUSER;
   output SACEFPDBVALID;
   output SACEFPDCDREADY;
   output SACEFPDCRREADY;
   output SACEFPDRLAST;
   output SACEFPDRUSER;
   output SACEFPDRVALID;
   output SACEFPDWREADY;
   output SAXIACPARREADY;
   output SAXIACPAWREADY;
   output SAXIACPBVALID;
   output SAXIACPRLAST;
   output SAXIACPRVALID;
   output SAXIACPWREADY;
   output SAXIGP0ARREADY;
   output SAXIGP0AWREADY;
   output SAXIGP0BVALID;
   output SAXIGP0RLAST;
   output SAXIGP0RVALID;
   output SAXIGP0WREADY;
   output SAXIGP1ARREADY;
   output SAXIGP1AWREADY;
   output SAXIGP1BVALID;
   output SAXIGP1RLAST;
   output SAXIGP1RVALID;
   output SAXIGP1WREADY;
   output SAXIGP2ARREADY;
   output SAXIGP2AWREADY;
   output SAXIGP2BVALID;
   output SAXIGP2RLAST;
   output SAXIGP2RVALID;
   output SAXIGP2WREADY;
   output SAXIGP3ARREADY;
   output SAXIGP3AWREADY;
   output SAXIGP3BVALID;
   output SAXIGP3RLAST;
   output SAXIGP3RVALID;
   output SAXIGP3WREADY;
   output SAXIGP4ARREADY;
   output SAXIGP4AWREADY;
   output SAXIGP4BVALID;
   output SAXIGP4RLAST;
   output SAXIGP4RVALID;
   output SAXIGP4WREADY;
   output SAXIGP5ARREADY;
   output SAXIGP5AWREADY;
   output SAXIGP5BVALID;
   output SAXIGP5RLAST;
   output SAXIGP5RVALID;
   output SAXIGP5WREADY;
   output SAXIGP6ARREADY;
   output SAXIGP6AWREADY;
   output SAXIGP6BVALID;
   output SAXIGP6RLAST;
   output SAXIGP6RVALID;
   output SAXIGP6WREADY;
   output TESTBSCANTDO;
   output TESTDDR2PLDCDSKEWOUT;
   output TESTDRDY;
   output TESTPLSCANCHOPPERSO;
   output TESTPLSCANEDTOUTAPU;
   output TESTPLSCANEDTOUTCPU0;
   output TESTPLSCANEDTOUTCPU1;
   output TESTPLSCANEDTOUTCPU2;
   output TESTPLSCANEDTOUTCPU3;
   output TESTPLSCANSLCRCONFIGSO;
   output TESTPLSCANSPAREOUT0;
   output TESTPLSCANSPAREOUT1;
   output TSTRTCOSCCLKOUT;
   output TSTRTCSECONDSRAWINT;
   output [127:0] MAXIGP0WDATA;
   output [127:0] MAXIGP1WDATA;
   output [127:0] MAXIGP2WDATA;
   output [127:0] SACEFPDRDATA;
   output [127:0] SAXIACPRDATA;
   output [127:0] SAXIGP0RDATA;
   output [127:0] SAXIGP1RDATA;
   output [127:0] SAXIGP2RDATA;
   output [127:0] SAXIGP3RDATA;
   output [127:0] SAXIGP4RDATA;
   output [127:0] SAXIGP5RDATA;
   output [127:0] SAXIGP6RDATA;
   output [12:0] OAFEPLLDCOCOUNT;
   output [15:0] MAXIGP0ARID;
   output [15:0] MAXIGP0ARUSER;
   output [15:0] MAXIGP0AWID;
   output [15:0] MAXIGP0AWUSER;
   output [15:0] MAXIGP0WSTRB;
   output [15:0] MAXIGP1ARID;
   output [15:0] MAXIGP1ARUSER;
   output [15:0] MAXIGP1AWID;
   output [15:0] MAXIGP1AWUSER;
   output [15:0] MAXIGP1WSTRB;
   output [15:0] MAXIGP2ARID;
   output [15:0] MAXIGP2ARUSER;
   output [15:0] MAXIGP2AWID;
   output [15:0] MAXIGP2AWUSER;
   output [15:0] MAXIGP2WSTRB;
   output [15:0] TESTDB;
   output [15:0] TESTDO;
   output [15:0] TESTMONDATA;
   output [15:0] TSTRTCTICKCOUNTEROUT;
   output [19:0] OAFERXSYMBOL;
   output [19:0] ODBGL0RXDATA;
   output [19:0] ODBGL0SATACORERXDATA;
   output [19:0] ODBGL0SATAPHYCTRLTXDATA;
   output [19:0] ODBGL0TXDATA;
   output [19:0] ODBGL1RXDATA;
   output [19:0] ODBGL1SATACORERXDATA;
   output [19:0] ODBGL1SATAPHYCTRLTXDATA;
   output [19:0] ODBGL1TXDATA;
   output [19:0] ODBGL2RXDATA;
   output [19:0] ODBGL2SATACORERXDATA;
   output [19:0] ODBGL2SATAPHYCTRLTXDATA;
   output [19:0] ODBGL2TXDATA;
   output [19:0] ODBGL3RXDATA;
   output [19:0] ODBGL3SATACORERXDATA;
   output [19:0] ODBGL3SATAPHYCTRLTXDATA;
   output [19:0] ODBGL3TXDATA;
   output [19:0] TESTADCOUT;
   output [1:0] APLLTESTCLKOUT;
   output [1:0] DDRDTO;
   output [1:0] DPLLTESTCLKOUT;
   output [1:0] EMIOENET0DMABUSWIDTH;
   output [1:0] EMIOENET1DMABUSWIDTH;
   output [1:0] EMIOENET2DMABUSWIDTH;
   output [1:0] EMIOENET3DMABUSWIDTH;
   output [1:0] IOPLLTESTCLKOUT;
   output [1:0] MAXIGP0ARBURST;
   output [1:0] MAXIGP0AWBURST;
   output [1:0] MAXIGP1ARBURST;
   output [1:0] MAXIGP1AWBURST;
   output [1:0] MAXIGP2ARBURST;
   output [1:0] MAXIGP2AWBURST;
   output [1:0] ODBGL0POWERDOWN;
   output [1:0] ODBGL0RATE;
   output [1:0] ODBGL0RXDATAK;
   output [1:0] ODBGL0SATACORERXDATAVALID;
   output [1:0] ODBGL0SATAPHYCTRLRXRATE;
   output [1:0] ODBGL0SATAPHYCTRLTXRATE;
   output [1:0] ODBGL0TXDATAK;
   output [1:0] ODBGL1POWERDOWN;
   output [1:0] ODBGL1RATE;
   output [1:0] ODBGL1RXDATAK;
   output [1:0] ODBGL1SATACORERXDATAVALID;
   output [1:0] ODBGL1SATAPHYCTRLRXRATE;
   output [1:0] ODBGL1SATAPHYCTRLTXRATE;
   output [1:0] ODBGL1TXDATAK;
   output [1:0] ODBGL2POWERDOWN;
   output [1:0] ODBGL2RATE;
   output [1:0] ODBGL2RXDATAK;
   output [1:0] ODBGL2SATACORERXDATAVALID;
   output [1:0] ODBGL2SATAPHYCTRLRXRATE;
   output [1:0] ODBGL2SATAPHYCTRLTXRATE;
   output [1:0] ODBGL2TXDATAK;
   output [1:0] ODBGL3POWERDOWN;
   output [1:0] ODBGL3RATE;
   output [1:0] ODBGL3RXDATAK;
   output [1:0] ODBGL3SATACORERXDATAVALID;
   output [1:0] ODBGL3SATAPHYCTRLRXRATE;
   output [1:0] ODBGL3SATAPHYCTRLTXRATE;
   output [1:0] ODBGL3TXDATAK;
   output [1:0] RPLLTESTCLKOUT;
   output [1:0] SACEFPDBRESP;
   output [1:0] SAXIACPBRESP;
   output [1:0] SAXIACPRRESP;
   output [1:0] SAXIGP0BRESP;
   output [1:0] SAXIGP0RRESP;
   output [1:0] SAXIGP1BRESP;
   output [1:0] SAXIGP1RRESP;
   output [1:0] SAXIGP2BRESP;
   output [1:0] SAXIGP2RRESP;
   output [1:0] SAXIGP3BRESP;
   output [1:0] SAXIGP3RRESP;
   output [1:0] SAXIGP4BRESP;
   output [1:0] SAXIGP4RRESP;
   output [1:0] SAXIGP5BRESP;
   output [1:0] SAXIGP5RRESP;
   output [1:0] SAXIGP6BRESP;
   output [1:0] SAXIGP6RRESP;
   output [1:0] TESTPLSCANEDTOUTUSB3;
   output [1:0] VPLLTESTCLKOUT;
   output [20:0] TSTRTCCALIBREGOUT;
   output [2:0] EMIOENET0SPEEDMODE;
   output [2:0] EMIOENET1SPEEDMODE;
   output [2:0] EMIOENET2SPEEDMODE;
   output [2:0] EMIOENET3SPEEDMODE;
   output [2:0] EMIOSDIO0BUSVOLT;
   output [2:0] EMIOSDIO1BUSVOLT;
   output [2:0] EMIOSPI0SSON;
   output [2:0] EMIOSPI1SSON;
   output [2:0] EMIOTTC0WAVEO;
   output [2:0] EMIOTTC1WAVEO;
   output [2:0] EMIOTTC2WAVEO;
   output [2:0] EMIOTTC3WAVEO;
   output [2:0] MAXIGP0ARPROT;
   output [2:0] MAXIGP0ARSIZE;
   output [2:0] MAXIGP0AWPROT;
   output [2:0] MAXIGP0AWSIZE;
   output [2:0] MAXIGP1ARPROT;
   output [2:0] MAXIGP1ARSIZE;
   output [2:0] MAXIGP1AWPROT;
   output [2:0] MAXIGP1AWSIZE;
   output [2:0] MAXIGP2ARPROT;
   output [2:0] MAXIGP2ARSIZE;
   output [2:0] MAXIGP2AWPROT;
   output [2:0] MAXIGP2AWSIZE;
   output [2:0] ODBGL0RXSTATUS;
   output [2:0] ODBGL1RXSTATUS;
   output [2:0] ODBGL2RXSTATUS;
   output [2:0] ODBGL3RXSTATUS;
   output [2:0] SACEFPDACPROT;
   output [31:0] DPMAXISMIXEDAUDIOTDATA;
   output [31:0] FPDPLLTESTOUT;
   output [31:0] FTMGPO;
   output [31:0] LPDPLLTESTOUT;
   output [31:0] PMUPLGPO;
   output [31:0] PSPLTRACEDATA;
   output [31:0] PSTPPLOUT;
   output [31:0] TSTRTCSECCOUNTEROUT;
   output [31:0] TSTRTCTIMESETREGOUT;
   output [35:0] DPVIDEOOUTPIXEL1;
   output [39:0] MAXIGP0ARADDR;
   output [39:0] MAXIGP0AWADDR;
   output [39:0] MAXIGP1ARADDR;
   output [39:0] MAXIGP1AWADDR;
   output [39:0] MAXIGP2ARADDR;
   output [39:0] MAXIGP2AWADDR;
   output [3:0] EMIOENET0TXRSTATUS;
   output [3:0] EMIOENET1TXRSTATUS;
   output [3:0] EMIOENET2TXRSTATUS;
   output [3:0] EMIOENET3TXRSTATUS;
   output [3:0] MAXIGP0ARCACHE;
   output [3:0] MAXIGP0ARQOS;
   output [3:0] MAXIGP0AWCACHE;
   output [3:0] MAXIGP0AWQOS;
   output [3:0] MAXIGP1ARCACHE;
   output [3:0] MAXIGP1ARQOS;
   output [3:0] MAXIGP1AWCACHE;
   output [3:0] MAXIGP1AWQOS;
   output [3:0] MAXIGP2ARCACHE;
   output [3:0] MAXIGP2ARQOS;
   output [3:0] MAXIGP2AWCACHE;
   output [3:0] MAXIGP2AWQOS;
   output [3:0] PLCLK;
   output [3:0] PSPLSTANDBYWFE;
   output [3:0] PSPLSTANDBYWFI;
   output [3:0] PSPLTRIGACK;
   output [3:0] PSPLTRIGGER;
   output [3:0] SACEFPDACSNOOP;
   output [3:0] SACEFPDRRESP;
   output [3:0] SAXIGP0RACOUNT;
   output [3:0] SAXIGP0WACOUNT;
   output [3:0] SAXIGP1RACOUNT;
   output [3:0] SAXIGP1WACOUNT;
   output [3:0] SAXIGP2RACOUNT;
   output [3:0] SAXIGP2WACOUNT;
   output [3:0] SAXIGP3RACOUNT;
   output [3:0] SAXIGP3WACOUNT;
   output [3:0] SAXIGP4RACOUNT;
   output [3:0] SAXIGP4WACOUNT;
   output [3:0] SAXIGP5RACOUNT;
   output [3:0] SAXIGP5WACOUNT;
   output [3:0] SAXIGP6RACOUNT;
   output [3:0] SAXIGP6WACOUNT;
   output [3:0] TESTPLSCANEDTOUTDDR;
   output [3:0] TESTPLSCANEDTOUTGPU;
   output [3:0] TSTRTCOSCCNTRLOUT;
   output [43:0] SACEFPDACADDR;
   output [44:0] EMIOENET0RXWSTATUS;
   output [44:0] EMIOENET1RXWSTATUS;
   output [44:0] EMIOENET2RXWSTATUS;
   output [44:0] EMIOENET3RXWSTATUS;
   output [46:0] PMUERRORTOPL;
   output [4:0] SAXIACPBID;
   output [4:0] SAXIACPRID;
   output [4:0] TESTPLPLLLOCKOUT;
   output [5:0] SACEFPDBID;
   output [5:0] SACEFPDRID;
   output [5:0] SAXIGP0BID;
   output [5:0] SAXIGP0RID;
   output [5:0] SAXIGP1BID;
   output [5:0] SAXIGP1RID;
   output [5:0] SAXIGP2BID;
   output [5:0] SAXIGP2RID;
   output [5:0] SAXIGP3BID;
   output [5:0] SAXIGP3RID;
   output [5:0] SAXIGP4BID;
   output [5:0] SAXIGP4RID;
   output [5:0] SAXIGP5BID;
   output [5:0] SAXIGP5RID;
   output [5:0] SAXIGP6BID;
   output [5:0] SAXIGP6RID;
   output [63:0] PSPLIRQFPD;
   output [7:0] ADMA2PLCACK;
   output [7:0] ADMA2PLTVLD;
   output [7:0] EMIOENET0GMIITXD;
   output [7:0] EMIOENET0RXWDATA;
   output [7:0] EMIOENET1GMIITXD;
   output [7:0] EMIOENET1RXWDATA;
   output [7:0] EMIOENET2GMIITXD;
   output [7:0] EMIOENET2RXWDATA;
   output [7:0] EMIOENET3GMIITXD;
   output [7:0] EMIOENET3RXWDATA;
   output [7:0] EMIOSDIO0DATAENA;
   output [7:0] EMIOSDIO0DATAOUT;
   output [7:0] EMIOSDIO1DATAENA;
   output [7:0] EMIOSDIO1DATAOUT;
   output [7:0] FMIOSD0DLLTESTOUT;
   output [7:0] FMIOSD1DLLTESTOUT;
   output [7:0] GDMA2PLCACK;
   output [7:0] GDMA2PLTVLD;
   output [7:0] MAXIGP0ARLEN;
   output [7:0] MAXIGP0AWLEN;
   output [7:0] MAXIGP1ARLEN;
   output [7:0] MAXIGP1AWLEN;
   output [7:0] MAXIGP2ARLEN;
   output [7:0] MAXIGP2AWLEN;
   output [7:0] OAFERXUPHYSAVECALCODEDATA;
   output [7:0] SAXIGP0RCOUNT;
   output [7:0] SAXIGP0WCOUNT;
   output [7:0] SAXIGP1RCOUNT;
   output [7:0] SAXIGP1WCOUNT;
   output [7:0] SAXIGP2RCOUNT;
   output [7:0] SAXIGP2WCOUNT;
   output [7:0] SAXIGP3RCOUNT;
   output [7:0] SAXIGP3WCOUNT;
   output [7:0] SAXIGP4RCOUNT;
   output [7:0] SAXIGP4WCOUNT;
   output [7:0] SAXIGP5RCOUNT;
   output [7:0] SAXIGP5WCOUNT;
   output [7:0] SAXIGP6RCOUNT;
   output [7:0] SAXIGP6WCOUNT;
   output [7:0] TESTAMSOSC;
   output [8:0] TESTPLSCANEDTOUTLP;
   output [93:0] EMIOENET0GEMTSUTIMERCNT;
   output [95:0] EMIOGPIOO;
   output [95:0] EMIOGPIOTN;
   output [99:0] PSPLIRQLPD;
   output [9:0] TESTPLSCANEDTOUTFP;
   inout PSS_ALTO_CORE_PAD_CLK;
   inout PSS_ALTO_CORE_PAD_DONEB;
   inout PSS_ALTO_CORE_PAD_DRAMACTN;
   inout PSS_ALTO_CORE_PAD_DRAMALERTN;
   inout PSS_ALTO_CORE_PAD_DRAMPARITY;
   inout PSS_ALTO_CORE_PAD_DRAMRAMRSTN;
   inout PSS_ALTO_CORE_PAD_ERROROUT;
   inout PSS_ALTO_CORE_PAD_ERRORSTATUS;
   inout PSS_ALTO_CORE_PAD_INITB;
   inout PSS_ALTO_CORE_PAD_JTAGTCK;
   inout PSS_ALTO_CORE_PAD_JTAGTDI;
   inout PSS_ALTO_CORE_PAD_JTAGTDO;
   inout PSS_ALTO_CORE_PAD_JTAGTMS;
   inout PSS_ALTO_CORE_PAD_PORB;
   inout PSS_ALTO_CORE_PAD_PROGB;
   inout PSS_ALTO_CORE_PAD_RCALIBINOUT;
   inout PSS_ALTO_CORE_PAD_SRSTB;
   inout PSS_ALTO_CORE_PAD_ZQ;
   inout [17:0] PSS_ALTO_CORE_PAD_DRAMA;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMBA;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMBG;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMCK;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMCKE;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMCKN;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMCSN;
   inout [1:0] PSS_ALTO_CORE_PAD_DRAMODT;
   inout [3:0] PSS_ALTO_CORE_PAD_BOOTMODE;
   inout [71:0] PSS_ALTO_CORE_PAD_DRAMDQ;
   inout [77:0] PSS_ALTO_CORE_PAD_MIO;
   inout [8:0] PSS_ALTO_CORE_PAD_DRAMDM;
   inout [8:0] PSS_ALTO_CORE_PAD_DRAMDQS;
   inout [8:0] PSS_ALTO_CORE_PAD_DRAMDQSN;
   input AIBPMUAFIFMFPDACK;
   input AIBPMUAFIFMLPDACK;
   input BSCANACMODE;
   input BSCANACTEST;
   input BSCANCLOCKDR;
   input BSCANEXTEST;
   input BSCANINITMEMORY;
   input BSCANINTEST;
   input BSCANMISRJTAGLOAD;
   input BSCANRESETTAPB;
   input BSCANSHIFTDR;
   input BSCANUPDATEDR;
   input DDRCEXTREFRESHRANK0REQ;
   input DDRCEXTREFRESHRANK1REQ;
   input DDRCREFRESHPLCLK;
   input DPAUXDATAIN;
   input DPEXTERNALCUSTOMEVENT1;
   input DPEXTERNALCUSTOMEVENT2;
   input DPEXTERNALVSYNCEVENT;
   input DPHOTPLUGDETECT;
   input DPLIVEVIDEOINDE;
   input DPLIVEVIDEOINHSYNC;
   input DPLIVEVIDEOINVSYNC;
   input DPMAXISMIXEDAUDIOTREADY;
   input DPSAXISAUDIOCLK;
   input DPSAXISAUDIOTID;
   input DPSAXISAUDIOTVALID;
   input DPVIDEOINCLK;
   input EMIOCAN0PHYRX;
   input EMIOCAN1PHYRX;
   input EMIOENET0DMATXSTATUSTOG;
   input EMIOENET0EXTINTIN;
   input EMIOENET0GMIICOL;
   input EMIOENET0GMIICRS;
   input EMIOENET0GMIIRXCLK;
   input EMIOENET0GMIIRXDV;
   input EMIOENET0GMIIRXER;
   input EMIOENET0GMIITXCLK;
   input EMIOENET0MDIOI;
   input EMIOENET0RXWOVERFLOW;
   input EMIOENET0TXRCONTROL;
   input EMIOENET0TXRDATARDY;
   input EMIOENET0TXREOP;
   input EMIOENET0TXRERR;
   input EMIOENET0TXRFLUSHED;
   input EMIOENET0TXRSOP;
   input EMIOENET0TXRUNDERFLOW;
   input EMIOENET0TXRVALID;
   input EMIOENET1DMATXSTATUSTOG;
   input EMIOENET1EXTINTIN;
   input EMIOENET1GMIICOL;
   input EMIOENET1GMIICRS;
   input EMIOENET1GMIIRXCLK;
   input EMIOENET1GMIIRXDV;
   input EMIOENET1GMIIRXER;
   input EMIOENET1GMIITXCLK;
   input EMIOENET1MDIOI;
   input EMIOENET1RXWOVERFLOW;
   input EMIOENET1TXRCONTROL;
   input EMIOENET1TXRDATARDY;
   input EMIOENET1TXREOP;
   input EMIOENET1TXRERR;
   input EMIOENET1TXRFLUSHED;
   input EMIOENET1TXRSOP;
   input EMIOENET1TXRUNDERFLOW;
   input EMIOENET1TXRVALID;
   input EMIOENET2DMATXSTATUSTOG;
   input EMIOENET2EXTINTIN;
   input EMIOENET2GMIICOL;
   input EMIOENET2GMIICRS;
   input EMIOENET2GMIIRXCLK;
   input EMIOENET2GMIIRXDV;
   input EMIOENET2GMIIRXER;
   input EMIOENET2GMIITXCLK;
   input EMIOENET2MDIOI;
   input EMIOENET2RXWOVERFLOW;
   input EMIOENET2TXRCONTROL;
   input EMIOENET2TXRDATARDY;
   input EMIOENET2TXREOP;
   input EMIOENET2TXRERR;
   input EMIOENET2TXRFLUSHED;
   input EMIOENET2TXRSOP;
   input EMIOENET2TXRUNDERFLOW;
   input EMIOENET2TXRVALID;
   input EMIOENET3DMATXSTATUSTOG;
   input EMIOENET3EXTINTIN;
   input EMIOENET3GMIICOL;
   input EMIOENET3GMIICRS;
   input EMIOENET3GMIIRXCLK;
   input EMIOENET3GMIIRXDV;
   input EMIOENET3GMIIRXER;
   input EMIOENET3GMIITXCLK;
   input EMIOENET3MDIOI;
   input EMIOENET3RXWOVERFLOW;
   input EMIOENET3TXRCONTROL;
   input EMIOENET3TXRDATARDY;
   input EMIOENET3TXREOP;
   input EMIOENET3TXRERR;
   input EMIOENET3TXRFLUSHED;
   input EMIOENET3TXRSOP;
   input EMIOENET3TXRUNDERFLOW;
   input EMIOENET3TXRVALID;
   input EMIOENETTSUCLK;
   input EMIOHUBPORTOVERCRNTUSB20;
   input EMIOHUBPORTOVERCRNTUSB21;
   input EMIOHUBPORTOVERCRNTUSB30;
   input EMIOHUBPORTOVERCRNTUSB31;
   input EMIOI2C0SCLI;
   input EMIOI2C0SDAI;
   input EMIOI2C1SCLI;
   input EMIOI2C1SDAI;
   input EMIOSDIO0CDN;
   input EMIOSDIO0CMDIN;
   input EMIOSDIO0FBCLKIN;
   input EMIOSDIO0WP;
   input EMIOSDIO1CDN;
   input EMIOSDIO1CMDIN;
   input EMIOSDIO1FBCLKIN;
   input EMIOSDIO1WP;
   input EMIOSPI0MI;
   input EMIOSPI0SCLKI;
   input EMIOSPI0SI;
   input EMIOSPI0SSIN;
   input EMIOSPI1MI;
   input EMIOSPI1SCLKI;
   input EMIOSPI1SI;
   input EMIOSPI1SSIN;
   input EMIOUART0CTSN;
   input EMIOUART0DCDN;
   input EMIOUART0DSRN;
   input EMIOUART0RIN;
   input EMIOUART0RX;
   input EMIOUART1CTSN;
   input EMIOUART1DCDN;
   input EMIOUART1DSRN;
   input EMIOUART1RIN;
   input EMIOUART1RX;
   input EMIOWDT0CLKI;
   input EMIOWDT1CLKI;
   input FMIOCHARAFIFSFPDTESTINPUT;
   input FMIOCHARAFIFSFPDTESTSELECTN;
   input FMIOCHARAFIFSLPDTESTINPUT;
   input FMIOCHARAFIFSLPDTESTSELECTN;
   input FMIOCHARGEMTESTINPUT;
   input FMIOCHARGEMTESTSELECTN;
   input FMIOGEM0FIFORXCLKFROMPL;
   input FMIOGEM0FIFOTXCLKFROMPL;
   input FMIOGEM0SIGNALDETECT;
   input FMIOGEM1FIFORXCLKFROMPL;
   input FMIOGEM1FIFOTXCLKFROMPL;
   input FMIOGEM1SIGNALDETECT;
   input FMIOGEM2FIFORXCLKFROMPL;
   input FMIOGEM2FIFOTXCLKFROMPL;
   input FMIOGEM2SIGNALDETECT;
   input FMIOGEM3FIFORXCLKFROMPL;
   input FMIOGEM3FIFOTXCLKFROMPL;
   input FMIOGEM3SIGNALDETECT;
   input FMIOGEMTSUCLKFROMPL;
   input FMIOTESTGEMSCANMUX1;
   input FMIOTESTGEMSCANMUX2;
   input FMIOTESTIOCHARSCANCLOCK;
   input FMIOTESTIOCHARSCANENABLE;
   input FMIOTESTIOCHARSCANIN;
   input FMIOTESTIOCHARSCANRESETN;
   input FMIOTESTQSPISCANMUX1N;
   input FMIOTESTSDIOSCANMUX1;
   input FMIOTESTSDIOSCANMUX2;
   input IAFECMNBGENABLELOWLEAKAGE;
   input IAFECMNBGISOCTRLBAR;
   input IAFECMNBGPD;
   input IAFECMNBGPDBGOK;
   input IAFECMNBGPDPTAT;
   input IAFECMNCALIBENABLELOWLEAKAGE;
   input IAFECMNCALIBENICONST;
   input IAFECMNCALIBISOCTRLBAR;
   input IAFEMODE;
   input IAFEPLLENCLOCKHSDIV2;
   input IAFEPLLLOADFBDIV;
   input IAFEPLLPD;
   input IAFEPLLPDHSCLOCKR;
   input IAFEPLLPDPFD;
   input IAFEPLLRSTFDBKDIV;
   input IAFEPLLSTARTLOOP;
   input IAFEPLLVCOCNTWINDOW;
   input IAFERXHSRXCLOCKSTOPREQ;
   input IAFERXISOHSRXCTRLBAR;
   input IAFERXISOLFPSCTRLBAR;
   input IAFERXISOSIGDETCTRLBAR;
   input IAFERXMPHYGATESYMBOLCLK;
   input IAFERXMPHYMUXHSBLS;
   input IAFERXPIPERXEQTRAINING;
   input IAFERXPIPERXTERMENABLE;
   input IAFERXRXPMAREFCLKDIG;
   input IAFERXRXPMARSTB;
   input IAFERXSYMBOLCLKBY2PL;
   input IAFERXUPHYBIASGENICONSTCOREMIRRORENABLE;
   input IAFERXUPHYBIASGENICONSTIOMIRRORENABLE;
   input IAFERXUPHYBIASGENIRCONSTCOREMIRRORENABLE;
   input IAFERXUPHYENABLECDR;
   input IAFERXUPHYENABLELOWLEAKAGE;
   input IAFERXUPHYHSRXRSTB;
   input IAFERXUPHYPDNHSDES;
   input IAFERXUPHYPDSAMPC2C;
   input IAFERXUPHYPDSAMPC2CECLK;
   input IAFERXUPHYPSOCLKLANE;
   input IAFERXUPHYPSOEQ;
   input IAFERXUPHYPSOHSRXDIG;
   input IAFERXUPHYPSOIQPI;
   input IAFERXUPHYPSOLFPSBCN;
   input IAFERXUPHYPSOSAMPFLOPS;
   input IAFERXUPHYPSOSIGDET;
   input IAFERXUPHYRESTORECALCODE;
   input IAFERXUPHYRUNCALIB;
   input IAFERXUPHYRXLANEPOLARITYSWAP;
   input IAFERXUPHYSTARTLOOPPLL;
   input IAFETXENABLELDO;
   input IAFETXENABLEREF;
   input IAFETXENABLESUPPLYHSCLK;
   input IAFETXENABLESUPPLYPIPE;
   input IAFETXENABLESUPPLYSERIALIZER;
   input IAFETXENABLESUPPLYUPHY;
   input IAFETXENDIGSUBLPMODE;
   input IAFETXHSSERRSTB;
   input IAFETXISOCTRLBAR;
   input IAFETXLFPSCLK;
   input IAFETXMPHYTXLSDATA;
   input IAFETXPIPETXENABLERXDET;
   input IAFETXPIPETXFASTESTCOMMONMODE;
   input IAFETXPLLSYMBCLK2;
   input IAFETXPMADIGDIGITALRESETN;
   input IAFETXSERIALIZERRSTB;
   input IAFETXSERIALIZERRSTREL;
   input IAFETXSERISOCTRLBAR;
   input IBGCALAFEMODE;
   input IDBGL0RXCLK;
   input IDBGL0TXCLK;
   input IDBGL1RXCLK;
   input IDBGL1TXCLK;
   input IDBGL2RXCLK;
   input IDBGL2TXCLK;
   input IDBGL3RXCLK;
   input IDBGL3TXCLK;
   input IDCODE15;
   input IDCODE16;
   input IDCODE17;
   input IDCODE18;
   input IDCODE20;
   input IDCODE21;
   input IDCODE28;
   input IDCODE29;
   input IDCODE30;
   input IDCODE31;
   input IOCHARAUDIOINTESTDATA;
   input IOCHARAUDIOMUXSELN;
   input IOCHARVIDEOINTESTDATA;
   input IOCHARVIDEOMUXSELN;
   input IPLLAFEMODE;
   input MAXIGP0ACLK;
   input MAXIGP0ARREADY;
   input MAXIGP0AWREADY;
   input MAXIGP0BVALID;
   input MAXIGP0RLAST;
   input MAXIGP0RVALID;
   input MAXIGP0WREADY;
   input MAXIGP1ACLK;
   input MAXIGP1ARREADY;
   input MAXIGP1AWREADY;
   input MAXIGP1BVALID;
   input MAXIGP1RLAST;
   input MAXIGP1RVALID;
   input MAXIGP1WREADY;
   input MAXIGP2ACLK;
   input MAXIGP2ARREADY;
   input MAXIGP2AWREADY;
   input MAXIGP2BVALID;
   input MAXIGP2RLAST;
   input MAXIGP2RVALID;
   input MAXIGP2WREADY;
   input NFIQ0LPDRPU;
   input NFIQ1LPDRPU;
   input NIRQ0LPDRPU;
   input NIRQ1LPDRPU;
   input PCFGPORB;
   input PLACECLK;
   input PLACPINACT;
   input PLFPDPLLTESTFRACTCLKSELN;
   input PLFPDPLLTESTFRACTENN;
   input PLFPDSPARE0IN;
   input PLFPDSPARE1IN;
   input PLFPDSPARE2IN;
   input PLFPDSPARE3IN;
   input PLFPDSPARE4IN;
   input PLLPDPLLTESTFRACTCLKSELN;
   input PLLPDPLLTESTFRACTENN;
   input PLLPDPLLTESTMUXSEL;
   input PLLPDSPARE0IN;
   input PLLPDSPARE1IN;
   input PLLPDSPARE2IN;
   input PLLPDSPARE3IN;
   input PLLPDSPARE4IN;
   input PLPSEVENTI;
   input PLPSTRACECLK;
   input PSSCFGRESETB;
   input PSSFSTCFGB;
   input PSSGHIGHB;
   input PSSGPWRDWNB;
   input PSSGTSCFGB;
   input PSSGTSUSRB;
   input PSS_ALTO_CORE_PAD_MGTRXN0IN;
   input PSS_ALTO_CORE_PAD_MGTRXN1IN;
   input PSS_ALTO_CORE_PAD_MGTRXN2IN;
   input PSS_ALTO_CORE_PAD_MGTRXN3IN;
   input PSS_ALTO_CORE_PAD_MGTRXP0IN;
   input PSS_ALTO_CORE_PAD_MGTRXP1IN;
   input PSS_ALTO_CORE_PAD_MGTRXP2IN;
   input PSS_ALTO_CORE_PAD_MGTRXP3IN;
   input PSS_ALTO_CORE_PAD_PADI;
   input PSS_ALTO_CORE_PAD_REFN0IN;
   input PSS_ALTO_CORE_PAD_REFN1IN;
   input PSS_ALTO_CORE_PAD_REFN2IN;
   input PSS_ALTO_CORE_PAD_REFN3IN;
   input PSS_ALTO_CORE_PAD_REFP0IN;
   input PSS_ALTO_CORE_PAD_REFP1IN;
   input PSS_ALTO_CORE_PAD_REFP2IN;
   input PSS_ALTO_CORE_PAD_REFP3IN;
   input PSVERSION0;
   input PSVERSION1;
   input PSVERSION2;
   input PSVERSION3;
   input RPUEVENTI0;
   input RPUEVENTI1;
   input SACEFPDACREADY;
   input SACEFPDARLOCK;
   input SACEFPDARVALID;
   input SACEFPDAWLOCK;
   input SACEFPDAWVALID;
   input SACEFPDBREADY;
   input SACEFPDCDLAST;
   input SACEFPDCDVALID;
   input SACEFPDCRVALID;
   input SACEFPDRACK;
   input SACEFPDRREADY;
   input SACEFPDWACK;
   input SACEFPDWLAST;
   input SACEFPDWUSER;
   input SACEFPDWVALID;
   input SAXIACPACLK;
   input SAXIACPARLOCK;
   input SAXIACPARVALID;
   input SAXIACPAWLOCK;
   input SAXIACPAWVALID;
   input SAXIACPBREADY;
   input SAXIACPRREADY;
   input SAXIACPWLAST;
   input SAXIACPWVALID;
   input SAXIGP0ARLOCK;
   input SAXIGP0ARUSER;
   input SAXIGP0ARVALID;
   input SAXIGP0AWLOCK;
   input SAXIGP0AWUSER;
   input SAXIGP0AWVALID;
   input SAXIGP0BREADY;
   input SAXIGP0RCLK;
   input SAXIGP0RREADY;
   input SAXIGP0WCLK;
   input SAXIGP0WLAST;
   input SAXIGP0WVALID;
   input SAXIGP1ARLOCK;
   input SAXIGP1ARUSER;
   input SAXIGP1ARVALID;
   input SAXIGP1AWLOCK;
   input SAXIGP1AWUSER;
   input SAXIGP1AWVALID;
   input SAXIGP1BREADY;
   input SAXIGP1RCLK;
   input SAXIGP1RREADY;
   input SAXIGP1WCLK;
   input SAXIGP1WLAST;
   input SAXIGP1WVALID;
   input SAXIGP2ARLOCK;
   input SAXIGP2ARUSER;
   input SAXIGP2ARVALID;
   input SAXIGP2AWLOCK;
   input SAXIGP2AWUSER;
   input SAXIGP2AWVALID;
   input SAXIGP2BREADY;
   input SAXIGP2RCLK;
   input SAXIGP2RREADY;
   input SAXIGP2WCLK;
   input SAXIGP2WLAST;
   input SAXIGP2WVALID;
   input SAXIGP3ARLOCK;
   input SAXIGP3ARUSER;
   input SAXIGP3ARVALID;
   input SAXIGP3AWLOCK;
   input SAXIGP3AWUSER;
   input SAXIGP3AWVALID;
   input SAXIGP3BREADY;
   input SAXIGP3RCLK;
   input SAXIGP3RREADY;
   input SAXIGP3WCLK;
   input SAXIGP3WLAST;
   input SAXIGP3WVALID;
   input SAXIGP4ARLOCK;
   input SAXIGP4ARUSER;
   input SAXIGP4ARVALID;
   input SAXIGP4AWLOCK;
   input SAXIGP4AWUSER;
   input SAXIGP4AWVALID;
   input SAXIGP4BREADY;
   input SAXIGP4RCLK;
   input SAXIGP4RREADY;
   input SAXIGP4WCLK;
   input SAXIGP4WLAST;
   input SAXIGP4WVALID;
   input SAXIGP5ARLOCK;
   input SAXIGP5ARUSER;
   input SAXIGP5ARVALID;
   input SAXIGP5AWLOCK;
   input SAXIGP5AWUSER;
   input SAXIGP5AWVALID;
   input SAXIGP5BREADY;
   input SAXIGP5RCLK;
   input SAXIGP5RREADY;
   input SAXIGP5WCLK;
   input SAXIGP5WLAST;
   input SAXIGP5WVALID;
   input SAXIGP6ARLOCK;
   input SAXIGP6ARUSER;
   input SAXIGP6ARVALID;
   input SAXIGP6AWLOCK;
   input SAXIGP6AWUSER;
   input SAXIGP6AWVALID;
   input SAXIGP6BREADY;
   input SAXIGP6RCLK;
   input SAXIGP6RREADY;
   input SAXIGP6WCLK;
   input SAXIGP6WLAST;
   input SAXIGP6WVALID;
   input TESTBSCANACMODE;
   input TESTBSCANACTEST;
   input TESTBSCANCLOCKDR;
   input TESTBSCANENN;
   input TESTBSCANEXTEST;
   input TESTBSCANINITMEMORY;
   input TESTBSCANINTEST;
   input TESTBSCANMISRJTAGLOAD;
   input TESTBSCANMODEC;
   input TESTBSCANRESETTAPB;
   input TESTBSCANSHIFTDR;
   input TESTBSCANTDI;
   input TESTBSCANUPDATEDR;
   input TESTCHARMODEFPDN;
   input TESTCHARMODELPDN;
   input TESTCONVST;
   input TESTDCLK;
   input TESTDEN;
   input TESTDWE;
   input TESTPL2DDRDCDSAMPLEPULSE;
   input TESTPLSCANCHOPPERSI;
   input TESTPLSCANCHOPPERTRIG;
   input TESTPLSCANCLK0;
   input TESTPLSCANCLK1;
   input TESTPLSCANEDTCLK;
   input TESTPLSCANEDTINAPU;
   input TESTPLSCANEDTINCPU;
   input TESTPLSCANEDTUPDATE;
   input TESTPLSCANENABLE;
   input TESTPLSCANENABLESLCREN;
   input TESTPLSCANPLLRESET;
   input TESTPLSCANRESETN;
   input TESTPLSCANSLCRCONFIGCLK;
   input TESTPLSCANSLCRCONFIGRSTN;
   input TESTPLSCANSLCRCONFIGSI;
   input TESTPLSCANSPAREIN0;
   input TESTPLSCANSPAREIN1;
   input TESTPLSCANSPAREIN2;
   input TESTPLSCANWRAPCLK;
   input TESTPLSCANWRAPISHIFT;
   input TESTPLSCANWRAPOSHIFT;
   input TESTUSB0FUNCMUX0N;
   input TESTUSB0SCANMUX0N;
   input TESTUSB1FUNCMUX0N;
   input TESTUSB1SCANMUX0N;
   input TSTRTCCALIBREGWE;
   input TSTRTCCLK;
   input TSTRTCDISABLEBATOP;
   input TSTRTCOSCCNTRLWE;
   input TSTRTCSECRELOAD;
   input TSTRTCTESTCLOCKSELECTN;
   input TSTRTCTESTMODEN;
   input TSTRTCTIMESETREGWE;
   input [10:0] IAFEPLLCOARSECODE;
   input [127:0] MAXIGP0RDATA;
   input [127:0] MAXIGP1RDATA;
   input [127:0] MAXIGP2RDATA;
   input [127:0] SACEFPDCDDATA;
   input [127:0] SACEFPDWDATA;
   input [127:0] SAXIACPWDATA;
   input [127:0] SAXIGP0WDATA;
   input [127:0] SAXIGP1WDATA;
   input [127:0] SAXIGP2WDATA;
   input [127:0] SAXIGP3WDATA;
   input [127:0] SAXIGP4WDATA;
   input [127:0] SAXIGP5WDATA;
   input [127:0] SAXIGP6WDATA;
   input [15:0] IAFEPLLFBDIV;
   input [15:0] MAXIGP0BID;
   input [15:0] MAXIGP0RID;
   input [15:0] MAXIGP1BID;
   input [15:0] MAXIGP1RID;
   input [15:0] MAXIGP2BID;
   input [15:0] MAXIGP2RID;
   input [15:0] SACEFPDARUSER;
   input [15:0] SACEFPDAWUSER;
   input [15:0] SACEFPDWSTRB;
   input [15:0] SAXIACPWSTRB;
   input [15:0] SAXIGP0WSTRB;
   input [15:0] SAXIGP1WSTRB;
   input [15:0] SAXIGP2WSTRB;
   input [15:0] SAXIGP3WSTRB;
   input [15:0] SAXIGP4WSTRB;
   input [15:0] SAXIGP5WSTRB;
   input [15:0] SAXIGP6WSTRB;
   input [15:0] TESTDI;
   input [19:0] IAFETXHSSYMBOL;
   input [1:0] EMIOGEM0TSUINCCTRL;
   input [1:0] EMIOGEM1TSUINCCTRL;
   input [1:0] EMIOGEM2TSUINCCTRL;
   input [1:0] EMIOGEM3TSUINCCTRL;
   input [1:0] FMIOCHARGEMSELECTION;
   input [1:0] IAFERXUPHYHSCLKDIVISIONFACTOR;
   input [1:0] IAFETXANAIFRATE;
   input [1:0] IAFETXENABLEHSCLKDIVISION;
   input [1:0] IAFETXPIPETXENABLEIDLEMODE;
   input [1:0] IAFETXPIPETXENABLELFPS;
   input [1:0] MAXIGP0BRESP;
   input [1:0] MAXIGP0RRESP;
   input [1:0] MAXIGP1BRESP;
   input [1:0] MAXIGP1RRESP;
   input [1:0] MAXIGP2BRESP;
   input [1:0] MAXIGP2RRESP;
   input [1:0] PLFPDPLLTESTMUXSEL;
   input [1:0] PLLAUXREFCLKLPD;
   input [1:0] SACEFPDARBAR;
   input [1:0] SACEFPDARBURST;
   input [1:0] SACEFPDARDOMAIN;
   input [1:0] SACEFPDAWBAR;
   input [1:0] SACEFPDAWBURST;
   input [1:0] SACEFPDAWDOMAIN;
   input [1:0] SAXIACPARBURST;
   input [1:0] SAXIACPARUSER;
   input [1:0] SAXIACPAWBURST;
   input [1:0] SAXIACPAWUSER;
   input [1:0] SAXIGP0ARBURST;
   input [1:0] SAXIGP0AWBURST;
   input [1:0] SAXIGP1ARBURST;
   input [1:0] SAXIGP1AWBURST;
   input [1:0] SAXIGP2ARBURST;
   input [1:0] SAXIGP2AWBURST;
   input [1:0] SAXIGP3ARBURST;
   input [1:0] SAXIGP3AWBURST;
   input [1:0] SAXIGP4ARBURST;
   input [1:0] SAXIGP4AWBURST;
   input [1:0] SAXIGP5ARBURST;
   input [1:0] SAXIGP5AWBURST;
   input [1:0] SAXIGP6ARBURST;
   input [1:0] SAXIGP6AWBURST;
   input [1:0] TESTPLSCANEDTINUSB3;
   input [20:0] TSTRTCCALIBREGIN;
   input [2:0] EMIOTTC0CLKI;
   input [2:0] EMIOTTC1CLKI;
   input [2:0] EMIOTTC2CLKI;
   input [2:0] EMIOTTC3CLKI;
   input [2:0] IAFETXLPBKSEL;
   input [2:0] PLFPDPLLTESTCKSELN;
   input [2:0] PLLAUXREFCLKFPD;
   input [2:0] PLLPDPLLTESTCKSELN;
   input [2:0] SACEFPDARPROT;
   input [2:0] SACEFPDARSIZE;
   input [2:0] SACEFPDAWPROT;
   input [2:0] SACEFPDAWSIZE;
   input [2:0] SACEFPDAWSNOOP;
   input [2:0] SAXIACPARPROT;
   input [2:0] SAXIACPARSIZE;
   input [2:0] SAXIACPAWPROT;
   input [2:0] SAXIACPAWSIZE;
   input [2:0] SAXIGP0ARPROT;
   input [2:0] SAXIGP0ARSIZE;
   input [2:0] SAXIGP0AWPROT;
   input [2:0] SAXIGP0AWSIZE;
   input [2:0] SAXIGP1ARPROT;
   input [2:0] SAXIGP1ARSIZE;
   input [2:0] SAXIGP1AWPROT;
   input [2:0] SAXIGP1AWSIZE;
   input [2:0] SAXIGP2ARPROT;
   input [2:0] SAXIGP2ARSIZE;
   input [2:0] SAXIGP2AWPROT;
   input [2:0] SAXIGP2AWSIZE;
   input [2:0] SAXIGP3ARPROT;
   input [2:0] SAXIGP3ARSIZE;
   input [2:0] SAXIGP3AWPROT;
   input [2:0] SAXIGP3AWSIZE;
   input [2:0] SAXIGP4ARPROT;
   input [2:0] SAXIGP4ARSIZE;
   input [2:0] SAXIGP4AWPROT;
   input [2:0] SAXIGP4AWSIZE;
   input [2:0] SAXIGP5ARPROT;
   input [2:0] SAXIGP5ARSIZE;
   input [2:0] SAXIGP5AWPROT;
   input [2:0] SAXIGP5AWSIZE;
   input [2:0] SAXIGP6ARPROT;
   input [2:0] SAXIGP6ARSIZE;
   input [2:0] SAXIGP6AWPROT;
   input [2:0] SAXIGP6AWSIZE;
   input [31:0] DPSAXISAUDIOTDATA;
   input [31:0] FTMGPI;
   input [31:0] PLPMUGPI;
   input [31:0] PSTPPLIN;
   input [31:0] PSTPPLTS;
   input [31:0] TESTADC2IN;
   input [31:0] TESTADCIN;
   input [31:0] TSTRTCTIMESETREGIN;
   input [35:0] DPLIVEGFXPIXEL1IN;
   input [35:0] DPLIVEVIDEOINPIXEL1;
   input [39:0] SAXIACPARADDR;
   input [39:0] SAXIACPAWADDR;
   input [3:0] FMIOSD0DLLTESTINN;
   input [3:0] FMIOSD1DLLTESTINN;
   input [3:0] PLFPDPLLTESTSEL;
   input [3:0] PLFPGASTOP;
   input [3:0] PLLPDPLLTESTSEL;
   input [3:0] PLPSAPUGICFIQ;
   input [3:0] PLPSAPUGICIRQ;
   input [3:0] PLPSTRIGACK;
   input [3:0] PLPSTRIGGER;
   input [3:0] PMUERRORFROMPL;
   input [3:0] PSTPPLCLK;
   input [3:0] SACEFPDARCACHE;
   input [3:0] SACEFPDARQOS;
   input [3:0] SACEFPDARREGION;
   input [3:0] SACEFPDARSNOOP;
   input [3:0] SACEFPDAWCACHE;
   input [3:0] SACEFPDAWQOS;
   input [3:0] SACEFPDAWREGION;
   input [3:0] SAXIACPARCACHE;
   input [3:0] SAXIACPARQOS;
   input [3:0] SAXIACPAWCACHE;
   input [3:0] SAXIACPAWQOS;
   input [3:0] SAXIGP0ARCACHE;
   input [3:0] SAXIGP0ARQOS;
   input [3:0] SAXIGP0AWCACHE;
   input [3:0] SAXIGP0AWQOS;
   input [3:0] SAXIGP1ARCACHE;
   input [3:0] SAXIGP1ARQOS;
   input [3:0] SAXIGP1AWCACHE;
   input [3:0] SAXIGP1AWQOS;
   input [3:0] SAXIGP2ARCACHE;
   input [3:0] SAXIGP2ARQOS;
   input [3:0] SAXIGP2AWCACHE;
   input [3:0] SAXIGP2AWQOS;
   input [3:0] SAXIGP3ARCACHE;
   input [3:0] SAXIGP3ARQOS;
   input [3:0] SAXIGP3AWCACHE;
   input [3:0] SAXIGP3AWQOS;
   input [3:0] SAXIGP4ARCACHE;
   input [3:0] SAXIGP4ARQOS;
   input [3:0] SAXIGP4AWCACHE;
   input [3:0] SAXIGP4AWQOS;
   input [3:0] SAXIGP5ARCACHE;
   input [3:0] SAXIGP5ARQOS;
   input [3:0] SAXIGP5AWCACHE;
   input [3:0] SAXIGP5AWQOS;
   input [3:0] SAXIGP6ARCACHE;
   input [3:0] SAXIGP6ARQOS;
   input [3:0] SAXIGP6AWCACHE;
   input [3:0] SAXIGP6AWQOS;
   input [3:0] TESTADCCLK;
   input [3:0] TESTPLSCANEDTINDDR;
   input [3:0] TESTPLSCANEDTINGPU;
   input [3:0] TSTRTCOSCCNTRLIN;
   input [43:0] SACEFPDARADDR;
   input [43:0] SACEFPDAWADDR;
   input [48:0] SAXIGP0ARADDR;
   input [48:0] SAXIGP0AWADDR;
   input [48:0] SAXIGP1ARADDR;
   input [48:0] SAXIGP1AWADDR;
   input [48:0] SAXIGP2ARADDR;
   input [48:0] SAXIGP2AWADDR;
   input [48:0] SAXIGP3ARADDR;
   input [48:0] SAXIGP3AWADDR;
   input [48:0] SAXIGP4ARADDR;
   input [48:0] SAXIGP4AWADDR;
   input [48:0] SAXIGP5ARADDR;
   input [48:0] SAXIGP5AWADDR;
   input [48:0] SAXIGP6ARADDR;
   input [48:0] SAXIGP6AWADDR;
   input [4:0] IAFEPLLV2IPROG;
   input [4:0] SACEFPDCRRESP;
   input [4:0] SAXIACPARID;
   input [4:0] SAXIACPAWID;
   input [59:0] STMEVENT;
   input [5:0] IAFEPLLV2ICODE;
   input [5:0] SACEFPDARID;
   input [5:0] SACEFPDAWID;
   input [5:0] SAXIGP0ARID;
   input [5:0] SAXIGP0AWID;
   input [5:0] SAXIGP1ARID;
   input [5:0] SAXIGP1AWID;
   input [5:0] SAXIGP2ARID;
   input [5:0] SAXIGP2AWID;
   input [5:0] SAXIGP3ARID;
   input [5:0] SAXIGP3AWID;
   input [5:0] SAXIGP4ARID;
   input [5:0] SAXIGP4AWID;
   input [5:0] SAXIGP5ARID;
   input [5:0] SAXIGP5AWID;
   input [5:0] SAXIGP6ARID;
   input [5:0] SAXIGP6AWID;
   input [7:0] ADMAFCICLK;
   input [7:0] DPLIVEGFXALPHAIN;
   input [7:0] EMIOENET0GMIIRXD;
   input [7:0] EMIOENET0TXRDATA;
   input [7:0] EMIOENET1GMIIRXD;
   input [7:0] EMIOENET1TXRDATA;
   input [7:0] EMIOENET2GMIIRXD;
   input [7:0] EMIOENET2TXRDATA;
   input [7:0] EMIOENET3GMIIRXD;
   input [7:0] EMIOENET3TXRDATA;
   input [7:0] EMIOSDIO0DATAIN;
   input [7:0] EMIOSDIO1DATAIN;
   input [7:0] GDMAFCICLK;
   input [7:0] IAFERXUPHYRESTORECALCODEDATA;
   input [7:0] IAFERXUPHYRXPMAOPMODE;
   input [7:0] IAFETXUPHYTXPMAOPMODE;
   input [7:0] PL2ADMACVLD;
   input [7:0] PL2ADMATACK;
   input [7:0] PL2GDMACVLD;
   input [7:0] PL2GDMATACK;
   input [7:0] PLPSIRQ0;
   input [7:0] PLPSIRQ1;
   input [7:0] SACEFPDARLEN;
   input [7:0] SACEFPDAWLEN;
   input [7:0] SAXIACPARLEN;
   input [7:0] SAXIACPAWLEN;
   input [7:0] SAXIGP0ARLEN;
   input [7:0] SAXIGP0AWLEN;
   input [7:0] SAXIGP1ARLEN;
   input [7:0] SAXIGP1AWLEN;
   input [7:0] SAXIGP2ARLEN;
   input [7:0] SAXIGP2AWLEN;
   input [7:0] SAXIGP3ARLEN;
   input [7:0] SAXIGP3AWLEN;
   input [7:0] SAXIGP4ARLEN;
   input [7:0] SAXIGP4AWLEN;
   input [7:0] SAXIGP5ARLEN;
   input [7:0] SAXIGP5AWLEN;
   input [7:0] SAXIGP6ARLEN;
   input [7:0] SAXIGP6AWLEN;
   input [7:0] TESTDADDR;
   input [8:0] TESTPLSCANEDTINLP;
   input [95:0] EMIOGPIOI;
   input [9:0] TESTPLSCANEDTINFP;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module PULL_TEST (
  O,
  KEEPER_INT_EN,
  PD_INT_EN,
  PU_INT_EN
);
  parameter TERM_OVERRIDE = "OFF_OVERRIDE";
   output O;
   input KEEPER_INT_EN;
   input PD_INT_EN;
   input PU_INT_EN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB36E2_TEST (
  CASDOUTA,
  CASDOUTB,
  CASDOUTPA,
  CASDOUTPB,
  CASMBIST12OUT,
  CASOUTDBITERR,
  CASOUTSBITERR,
  DBITERR,
  DOUTADOUT,
  DOUTBDOUT,
  DOUTPADOUTP,
  DOUTPBDOUTP,
  ECCPARITY,
  RDADDRECC,
  SBITERR,
  START_RSR_NEXT,
  TSTQUIETENAL,
  TSTQUIETENAU,
  TSTQUIETENBL,
  TSTQUIETENBU,
  TSTRINGOUTDIV4,
  ADDRARDADDR,
  ADDRBWRADDR,
  ADDRENA,
  ADDRENB,
  CASDIMUXA,
  CASDIMUXB,
  CASDINA,
  CASDINB,
  CASDINPA,
  CASDINPB,
  CASDOMUXA,
  CASDOMUXB,
  CASDOMUXEN_A,
  CASDOMUXEN_B,
  CASINDBITERR,
  CASINSBITERR,
  CASOREGIMUXA,
  CASOREGIMUXB,
  CASOREGIMUXEN_A,
  CASOREGIMUXEN_B,
  CLKARDCLK,
  CLKBWRCLK,
  DINADIN,
  DINBDIN,
  DINPADINP,
  DINPBDINP,
  ECCPIPECE,
  ENABLE_BIST,
  ENARDEN,
  ENBWREN,
  INJECTDBITERR,
  INJECTSBITERR,
  REGCEAREGCE,
  REGCEB,
  RSTRAMARSTRAM,
  RSTRAMB,
  RSTREGARSTREG,
  RSTREGB,
  SLEEP,
  TSTBRAMRST,
  TSTRINGEN,
  TSTRINGSTART,
  WEA,
  WEBWE
);
  parameter BYPASS_RSR = "FALSE";
  parameter CASCADE_ORDER_A = "NONE";
  parameter CASCADE_ORDER_B = "NONE";
  parameter CAS_MBIST12 = "FALSE";
  parameter CLOCK_DOMAINS = "INDEPENDENT";
  parameter DIS_TSTBLCLAMP = "FALSE";
  parameter DIS_TST_BIST_CTL = "FALSE";
  parameter integer DOA_REG = 1;
  parameter integer DOB_REG = 1;
  parameter ECCPARITY_ONLY = "FALSE";
  parameter ENADDRENA = "FALSE";
  parameter ENADDRENB = "FALSE";
  parameter EN_CAS_HOLD_DLY = "FALSE";
  parameter EN_ECC_PIPE = "FALSE";
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter EN_PWRGATE_L = "NONE";
  parameter EN_PWRGATE_U = "NONE";
  parameter EN_TSTBLCLMP_WW = "FALSE";
  parameter [1:0] EN_TSTBLPC_DLY = 2'b00;
  parameter EN_TSTBRAMRST = "FALSE";
  parameter EN_TSTEXTCLK = "FALSE";
  parameter [1:0] EN_TSTPULSEPU_DLY = 2'b00;
  parameter [1:0] EN_TSTRFMODE_DLY = 2'b00;
  parameter EN_TST_PULSEPU_SFT = "FALSE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [35:0] INIT_A = 36'h000000000;
  parameter [35:0] INIT_B = 36'h000000000;
  parameter INIT_FILE = "NONE";
  parameter [0:0] IS_CLKARDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_CLKBWRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_ENARDEN_INVERTED = 1'b0;
  parameter [0:0] IS_ENBWREN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMARSTRAM_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMB_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGARSTREG_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGB_INVERTED = 1'b0;
  parameter OVERRIDE_PWRGATE_L = "NO_OVERRIDE";
  parameter OVERRIDE_PWRGATE_U = "NO_OVERRIDE";
  parameter RDADDRCHANGEA = "FALSE";
  parameter RDADDRCHANGEB = "FALSE";
  parameter RDADDRECC_DIS = "FALSE";
  parameter integer READ_WIDTH_A = 0;
  parameter integer READ_WIDTH_B = 0;
  parameter [15:0] RSRB = 16'h0000;
  parameter [1:0] RSRBP = 2'h0;
  parameter [15:0] RSRT = 16'h0000;
  parameter [1:0] RSRTP = 2'h0;
  parameter RSTREG_PRIORITY_A = "RSTREG";
  parameter RSTREG_PRIORITY_B = "RSTREG";
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SLEEP_ASYNC = "FALSE";
  parameter [35:0] SRVAL_A = 36'h000000000;
  parameter [35:0] SRVAL_B = 36'h000000000;
  parameter SWAP_CFGPORT = "FALSE";
  parameter [7:0] TEST_ATTR_SRAM = 8'b00000000;
  parameter [2:0] TRD_DLY_L = 3'b000;
  parameter [2:0] TRD_DLY_U = 3'b000;
  parameter [1:0] TSTREFBL_CTRL = 2'b00;
  parameter [2:0] TST_DPG_CTRL = 3'b000;
  parameter TST_RNG_OSC = "FALSE";
  parameter [1:0] TST_SKEW_VBRAM_DLY = 2'b00;
  parameter [2:0] TST_WW_DRIVE = 3'b000;
  parameter [3:0] TWR_DLY_A_L = 4'b0000;
  parameter [3:0] TWR_DLY_A_U = 4'b0000;
  parameter [3:0] TWR_DLY_B_L = 4'b0000;
  parameter [3:0] TWR_DLY_B_U = 4'b0000;
  parameter WEAK_WRITE = "NO_WW";
  parameter WRITE_MODE_A = "NO_CHANGE";
  parameter WRITE_MODE_B = "NO_CHANGE";
  parameter integer WRITE_WIDTH_A = 0;
  parameter integer WRITE_WIDTH_B = 0;
   output CASMBIST12OUT;
   output CASOUTDBITERR;
   output CASOUTSBITERR;
   output DBITERR;
   output SBITERR;
   output START_RSR_NEXT;
   output TSTQUIETENAL;
   output TSTQUIETENAU;
   output TSTQUIETENBL;
   output TSTQUIETENBU;
   output TSTRINGOUTDIV4;
   output [31:0] CASDOUTA;
   output [31:0] CASDOUTB;
   output [31:0] DOUTADOUT;
   output [31:0] DOUTBDOUT;
   output [3:0] CASDOUTPA;
   output [3:0] CASDOUTPB;
   output [3:0] DOUTPADOUTP;
   output [3:0] DOUTPBDOUTP;
   output [7:0] ECCPARITY;
   output [8:0] RDADDRECC;
   input ADDRENA;
   input ADDRENB;
   input CASDIMUXA;
   input CASDIMUXB;
   input CASDOMUXA;
   input CASDOMUXB;
   input CASDOMUXEN_A;
   input CASDOMUXEN_B;
   input CASINDBITERR;
   input CASINSBITERR;
   input CASOREGIMUXA;
   input CASOREGIMUXB;
   input CASOREGIMUXEN_A;
   input CASOREGIMUXEN_B;
   input CLKARDCLK;
   input CLKBWRCLK;
   input ECCPIPECE;
   input ENABLE_BIST;
   input ENARDEN;
   input ENBWREN;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input REGCEAREGCE;
   input REGCEB;
   input RSTRAMARSTRAM;
   input RSTRAMB;
   input RSTREGARSTREG;
   input RSTREGB;
   input SLEEP;
   input TSTBRAMRST;
   input TSTRINGEN;
   input TSTRINGSTART;
   input [14:0] ADDRARDADDR;
   input [14:0] ADDRBWRADDR;
   input [31:0] CASDINA;
   input [31:0] CASDINB;
   input [31:0] DINADIN;
   input [31:0] DINBDIN;
   input [3:0] CASDINPA;
   input [3:0] CASDINPB;
   input [3:0] DINPADINP;
   input [3:0] DINPBDINP;
   input [3:0] WEA;
   input [7:0] WEBWE;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMB36E2_TEST2 (
  CASDOUTA,
  CASDOUTB,
  CASDOUTPA,
  CASDOUTPB,
  CASMBIST12OUT,
  CASOUTDBITERR,
  CASOUTSBITERR,
  DBITERR,
  DOUTADOUT,
  DOUTBDOUT,
  DOUTPADOUTP,
  DOUTPBDOUTP,
  ECCPARITY,
  RDADDRECC,
  SBITERR,
  START_RSR_NEXT,
  TSTQUIETENAL,
  TSTQUIETENAU,
  TSTQUIETENBL,
  TSTQUIETENBU,
  TSTRINGOUTDIV4,
  TST_SLEEP_CNTL,
  ADDRARDADDR,
  ADDRBWRADDR,
  ADDRENA,
  ADDRENB,
  CASDIMUXA,
  CASDIMUXB,
  CASDINA,
  CASDINB,
  CASDINPA,
  CASDINPB,
  CASDOMUXA,
  CASDOMUXB,
  CASDOMUXEN_A,
  CASDOMUXEN_B,
  CASINDBITERR,
  CASINSBITERR,
  CASOREGIMUXA,
  CASOREGIMUXB,
  CASOREGIMUXEN_A,
  CASOREGIMUXEN_B,
  CLKARDCLK,
  CLKBWRCLK,
  DINADIN,
  DINBDIN,
  DINPADINP,
  DINPBDINP,
  ECCPIPECE,
  ENABLE_BIST,
  ENARDEN,
  ENBWREN,
  INJECTDBITERR,
  INJECTSBITERR,
  REGCEAREGCE,
  REGCEB,
  RSTRAMARSTRAM,
  RSTRAMB,
  RSTREGARSTREG,
  RSTREGB,
  SLEEP,
  TSTBRAMRST,
  TSTRINGEN,
  TSTRINGSTART,
  WEA,
  WEBWE
);
  parameter BYPASS_RSR = "FALSE";
  parameter CASCADE_ORDER_A = "NONE";
  parameter CASCADE_ORDER_B = "NONE";
  parameter CAS_MBIST12 = "FALSE";
  parameter CLOCK_DOMAINS = "INDEPENDENT";
  parameter DIS_TST_BIST_CTL = "FALSE";
  parameter integer DOA_REG = 1;
  parameter integer DOB_REG = 1;
  parameter ECCPARITY_ONLY = "FALSE";
  parameter ENADDRENA = "FALSE";
  parameter ENADDRENB = "FALSE";
  parameter EN_CAS_HOLD_DLY = "FALSE";
  parameter EN_ECC_PIPE = "FALSE";
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter EN_PWRGATE_L = "NONE";
  parameter EN_PWRGATE_U = "NONE";
  parameter EN_TSTBRAMRST = "FALSE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [35:0] INIT_A = 36'h000000000;
  parameter [35:0] INIT_B = 36'h000000000;
  parameter INIT_FILE = "NONE";
  parameter [0:0] IS_CLKARDCLK_INVERTED = 1'b0;
  parameter [0:0] IS_CLKBWRCLK_INVERTED = 1'b0;
  parameter [0:0] IS_ENARDEN_INVERTED = 1'b0;
  parameter [0:0] IS_ENBWREN_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMARSTRAM_INVERTED = 1'b0;
  parameter [0:0] IS_RSTRAMB_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGARSTREG_INVERTED = 1'b0;
  parameter [0:0] IS_RSTREGB_INVERTED = 1'b0;
  parameter OVERRIDE_PWRGATE_L = "NO_OVERRIDE";
  parameter OVERRIDE_PWRGATE_U = "NO_OVERRIDE";
  parameter RDADDRCHANGEA = "FALSE";
  parameter RDADDRCHANGEB = "FALSE";
  parameter RDADDRECC_DIS = "FALSE";
  parameter integer READ_WIDTH_A = 0;
  parameter integer READ_WIDTH_B = 0;
  parameter [15:0] RSRB = 16'h0000;
  parameter [1:0] RSRBP = 2'h0;
  parameter [15:0] RSRT = 16'h0000;
  parameter [1:0] RSRTP = 2'h0;
  parameter RSTREG_PRIORITY_A = "RSTREG";
  parameter RSTREG_PRIORITY_B = "RSTREG";
  parameter SIM_COLLISION_CHECK = "ALL";
  parameter SLEEP_ASYNC = "FALSE";
  parameter [35:0] SRVAL_A = 36'h000000000;
  parameter [35:0] SRVAL_B = 36'h000000000;
  parameter SWAP_CFGPORT = "FALSE";
  parameter [7:0] TEST_ATTR_SRAM = 8'b00000000;
  parameter [3:0] TSTRWCTL = 4'b0000;
  parameter [1:0] TST_RNG_OSC = 2'b00;
  parameter [1:0] TST_SLEEP_SEL = 2'b00;
  parameter TST_TM_BLCMP = "TRUE";
  parameter TST_TM_BLPN = "TRUE";
  parameter [1:0] TST_TM_TCC = 2'b00;
  parameter TST_TM_WA = "FALSE";
  parameter WRITE_MODE_A = "NO_CHANGE";
  parameter WRITE_MODE_B = "NO_CHANGE";
  parameter integer WRITE_WIDTH_A = 0;
  parameter integer WRITE_WIDTH_B = 0;
   output CASMBIST12OUT;
   output CASOUTDBITERR;
   output CASOUTSBITERR;
   output DBITERR;
   output SBITERR;
   output START_RSR_NEXT;
   output TSTQUIETENAL;
   output TSTQUIETENAU;
   output TSTQUIETENBL;
   output TSTQUIETENBU;
   output TSTRINGOUTDIV4;
   output TST_SLEEP_CNTL;
   output [31:0] CASDOUTA;
   output [31:0] CASDOUTB;
   output [31:0] DOUTADOUT;
   output [31:0] DOUTBDOUT;
   output [3:0] CASDOUTPA;
   output [3:0] CASDOUTPB;
   output [3:0] DOUTPADOUTP;
   output [3:0] DOUTPBDOUTP;
   output [7:0] ECCPARITY;
   output [8:0] RDADDRECC;
   input ADDRENA;
   input ADDRENB;
   input CASDIMUXA;
   input CASDIMUXB;
   input CASDOMUXA;
   input CASDOMUXB;
   input CASDOMUXEN_A;
   input CASDOMUXEN_B;
   input CASINDBITERR;
   input CASINSBITERR;
   input CASOREGIMUXA;
   input CASOREGIMUXB;
   input CASOREGIMUXEN_A;
   input CASOREGIMUXEN_B;
   input CLKARDCLK;
   input CLKBWRCLK;
   input ECCPIPECE;
   input ENABLE_BIST;
   input ENARDEN;
   input ENBWREN;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input REGCEAREGCE;
   input REGCEB;
   input RSTRAMARSTRAM;
   input RSTRAMB;
   input RSTREGARSTREG;
   input RSTREGB;
   input SLEEP;
   input TSTBRAMRST;
   input TSTRINGEN;
   input TSTRINGSTART;
   input [14:0] ADDRARDADDR;
   input [14:0] ADDRBWRADDR;
   input [31:0] CASDINA;
   input [31:0] CASDINB;
   input [31:0] DINADIN;
   input [31:0] DINBDIN;
   input [3:0] CASDINPA;
   input [3:0] CASDINPB;
   input [3:0] DINPADINP;
   input [3:0] DINPBDINP;
   input [3:0] WEA;
   input [7:0] WEBWE;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RAMBFIFO36E1_TEST (
  ALMOSTEMPTY,
  ALMOSTFULL,
  CASCADEOUTA,
  CASCADEOUTB,
  DBITERR,
  DOADO,
  DOBDO,
  DOPADOP,
  DOPBDOP,
  ECCPARITY,
  EMPTY,
  FULL,
  RDCOUNT,
  RDERR,
  SBITERR,
  TSTOUT0,
  TSTOUT1,
  TSTOUT2,
  TSTOUT3,
  TSTOUT4,
  WRCOUNT,
  WRERR,
  ADDRARDADDRL,
  ADDRARDADDRU,
  ADDRBWRADDRL,
  ADDRBWRADDRU,
  CASCADEINA,
  CASCADEINB,
  CLKARDCLKL,
  CLKARDCLKU,
  CLKBWRCLKL,
  CLKBWRCLKU,
  DIADI,
  DIBDI,
  DIPADIP,
  DIPBDIP,
  ENARDENL,
  ENARDENU,
  ENBWRENL,
  ENBWRENU,
  INJECTDBITERR,
  INJECTSBITERR,
  REGCEAREGCEL,
  REGCEAREGCEU,
  REGCEBL,
  REGCEBU,
  REGCLKARDRCLKL,
  REGCLKARDRCLKU,
  REGCLKBL,
  REGCLKBU,
  RSTRAMARSTRAMLRST,
  RSTRAMARSTRAMU,
  RSTRAMBL,
  RSTRAMBU,
  RSTREGARSTREGL,
  RSTREGARSTREGU,
  RSTREGBL,
  RSTREGBU,
  TSTBRAMRST,
  TSTCNT,
  TSTFLAGIN,
  TSTIN0,
  TSTIN1,
  TSTIN2,
  TSTIN3,
  TSTIN4,
  TSTOFF,
  TSTRDCNTOFF,
  TSTRDOS,
  TSTWRCNTOFF,
  TSTWROS,
  WEAL,
  WEAU,
  WEBWEL,
  WEBWEU
);
  parameter [12:0] ALMOST_EMPTY_OFFSET = 13'h0080;
  parameter [12:0] ALMOST_FULL_OFFSET = 13'h0080;
  parameter integer DOA_REG = 0;
  parameter integer DOB_REG = 0;
  parameter EN_ECC_READ = "FALSE";
  parameter EN_ECC_WRITE = "FALSE";
  parameter EN_PWRGATE = "NONE";
  parameter EN_SDBITERR_INIT_V6 = "FALSE";
  parameter EN_SYN = "FALSE";
  parameter integer FIFO_WIDTH = 4;
  parameter FIRST_WORD_FALL_THROUGH = "FALSE";
  parameter [255:0] INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INITP_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_40 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_41 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_42 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_43 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_44 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_45 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_46 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_47 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_48 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_49 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_4F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_50 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_51 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_52 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_53 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_54 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_55 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_56 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_57 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_58 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_59 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_5F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_60 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_61 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_62 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_63 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_64 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_65 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_66 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_67 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_68 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_69 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_6F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_70 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_71 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_72 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_73 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_74 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_75 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_76 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_77 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_78 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_79 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [255:0] INIT_7F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  parameter [35:0] INIT_A = 36'h000000000;
  parameter [35:0] INIT_B = 36'h000000000;
  parameter RAM_EXTENSION_A = "NONE";
  parameter RAM_EXTENSION_B = "NONE";
  parameter RAM_MODE = "TDP";
  parameter RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE";
  parameter integer READ_WIDTH_A = 0;
  parameter integer READ_WIDTH_B = 0;
  parameter RSTREG_PRIORITY_A = "RSTREG";
  parameter RSTREG_PRIORITY_B = "RSTREG";
  parameter [35:0] SRVAL_A = 36'h000000000;
  parameter [35:0] SRVAL_B = 36'h000000000;
  parameter WRITE_MODE_A = "WRITE_FIRST";
  parameter WRITE_MODE_B = "WRITE_FIRST";
  parameter integer WRITE_WIDTH_A = 0;
  parameter integer WRITE_WIDTH_B = 0;
   output ALMOSTEMPTY;
   output ALMOSTFULL;
   output CASCADEOUTA;
   output CASCADEOUTB;
   output DBITERR;
   output EMPTY;
   output FULL;
   output RDERR;
   output SBITERR;
   output TSTOUT0;
   output TSTOUT1;
   output TSTOUT2;
   output TSTOUT3;
   output TSTOUT4;
   output WRERR;
   output [12:0] RDCOUNT;
   output [12:0] WRCOUNT;
   output [31:0] DOADO;
   output [31:0] DOBDO;
   output [3:0] DOPADOP;
   output [3:0] DOPBDOP;
   output [7:0] ECCPARITY;
   input CASCADEINA;
   input CASCADEINB;
   input CLKARDCLKL;
   input CLKARDCLKU;
   input CLKBWRCLKL;
   input CLKBWRCLKU;
   input ENARDENL;
   input ENARDENU;
   input ENBWRENL;
   input ENBWRENU;
   input INJECTDBITERR;
   input INJECTSBITERR;
   input REGCEAREGCEL;
   input REGCEAREGCEU;
   input REGCEBL;
   input REGCEBU;
   input REGCLKARDRCLKL;
   input REGCLKARDRCLKU;
   input REGCLKBL;
   input REGCLKBU;
   input RSTRAMARSTRAMLRST;
   input RSTRAMARSTRAMU;
   input RSTRAMBL;
   input RSTRAMBU;
   input RSTREGARSTREGL;
   input RSTREGARSTREGU;
   input RSTREGBL;
   input RSTREGBU;
   input TSTBRAMRST;
   input TSTFLAGIN;
   input TSTIN0;
   input TSTIN1;
   input TSTIN2;
   input TSTIN3;
   input TSTIN4;
   input TSTOFF;
   input TSTRDCNTOFF;
   input TSTWRCNTOFF;
   input [12:0] TSTCNT;
   input [12:0] TSTRDOS;
   input [12:0] TSTWROS;
   input [14:0] ADDRARDADDRU;
   input [14:0] ADDRBWRADDRU;
   input [15:0] ADDRARDADDRL;
   input [15:0] ADDRBWRADDRL;
   input [31:0] DIADI;
   input [31:0] DIBDI;
   input [3:0] DIPADIP;
   input [3:0] DIPBDIP;
   input [3:0] WEAL;
   input [3:0] WEAU;
   input [7:0] WEBWEL;
   input [7:0] WEBWEU;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RIU_OR_TEST (
  RIU_RD_DATA,
  RIU_RD_VALID,
  RIU_RD_DATA_LOW,
  RIU_RD_DATA_UPP,
  RIU_RD_VALID_LOW,
  RIU_RD_VALID_UPP
);
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
   output RIU_RD_VALID;
   output [15:0] RIU_RD_DATA;
   input RIU_RD_VALID_LOW;
   input RIU_RD_VALID_UPP;
   input [15:0] RIU_RD_DATA_LOW;
   input [15:0] RIU_RD_DATA_UPP;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RXTX_BITSLICE_TEST (
  FIFO_EMPTY,
  FIFO_WRCLK_OUT,
  O,
  Q,
  RX_BIT_CTRL_OUT,
  RX_CNTVALUEOUT,
  TX2RX_CASC_OUT,
  TX_BIT_CTRL_OUT,
  TX_CNTVALUEOUT,
  T_OUT,
  D,
  DATAIN,
  FIFO_RD_CLK,
  FIFO_RD_EN,
  IFD_CE,
  OFD_CE,
  RX2TX_CASC_RETURN_IN,
  RX_BIT_CTRL_IN,
  RX_CE,
  RX_CLK,
  RX_CLKDIV,
  RX_CLK_C,
  RX_CLK_C_B,
  RX_CNTVALUEIN,
  RX_DATAIN1,
  RX_EN_VTC,
  RX_INC,
  RX_LOAD,
  RX_RST,
  RX_RST_DLY,
  T,
  TBYTE_IN,
  TX2RX_CASC_IN,
  TX_BIT_CTRL_IN,
  TX_CE,
  TX_CLK,
  TX_CNTVALUEIN,
  TX_EN_VTC,
  TX_INC,
  TX_LOAD,
  TX_OCLK,
  TX_OCLKDIV,
  TX_RST,
  TX_RST_DLY
);
  parameter DDR_DIS_DQS = "TRUE";
  parameter ENABLE_PRE_EMPHASIS = "FALSE";
  parameter FIFO_SYNC_MODE = "FALSE";
  parameter [0:0] INIT = 1'b1;
  parameter [0:0] IS_RX_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RX_RST_DLY_INVERTED = 1'b0;
  parameter [0:0] IS_RX_RST_INVERTED = 1'b0;
  parameter [0:0] IS_TX_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_TX_RST_DLY_INVERTED = 1'b0;
  parameter [0:0] IS_TX_RST_INVERTED = 1'b0;
  parameter LOOPBACK = "FALSE";
  parameter NATIVE_ODELAY_BYPASS = "FALSE";
  parameter RX_DATA_TYPE = "DATA";
  parameter integer RX_DATA_WIDTH = 8;
  parameter [0:0] RX_DC_ADJ_EN = 1'b0;
  parameter RX_DELAY_FORMAT = "TIME";
  parameter RX_DELAY_TYPE = "FIXED";
  parameter integer RX_DELAY_VALUE = 0;
  parameter [2:0] RX_FDLY = 3'b010;
  parameter RX_Q4_ROUTETHRU = "FALSE";
  parameter RX_Q5_ROUTETHRU = "FALSE";
  parameter real RX_REFCLK_FREQUENCY = 300.0;
  parameter RX_UPDATE_MODE = "ASYNC";
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter TBYTE_CTL = "TBYTE_IN";
  parameter TXRX_LOOPBACK = "FALSE";
  parameter integer TX_DATA_WIDTH = 8;
  parameter [0:0] TX_DC_ADJ_EN = 1'b0;
  parameter TX_DELAY_FORMAT = "TIME";
  parameter TX_DELAY_TYPE = "FIXED";
  parameter integer TX_DELAY_VALUE = 0;
  parameter [2:0] TX_FDLY = 3'b010;
  parameter TX_OUTPUT_PHASE_90 = "FALSE";
  parameter TX_Q_ROUTETHRU = "FALSE";
  parameter real TX_REFCLK_FREQUENCY = 300.0;
  parameter TX_T_OUT_ROUTETHRU = "FALSE";
  parameter TX_UPDATE_MODE = "ASYNC";
   output FIFO_EMPTY;
   output FIFO_WRCLK_OUT;
   output O;
   output TX2RX_CASC_OUT;
   output T_OUT;
   output [39:0] RX_BIT_CTRL_OUT;
   output [39:0] TX_BIT_CTRL_OUT;
   output [7:0] Q;
   output [8:0] RX_CNTVALUEOUT;
   output [8:0] TX_CNTVALUEOUT;
   input DATAIN;
   input FIFO_RD_CLK;
   input FIFO_RD_EN;
   input IFD_CE;
   input OFD_CE;
   input RX2TX_CASC_RETURN_IN;
   input RX_CE;
   input RX_CLK;
   input RX_CLKDIV;
   input RX_CLK_C;
   input RX_CLK_C_B;
   input RX_DATAIN1;
   input RX_EN_VTC;
   input RX_INC;
   input RX_LOAD;
   input RX_RST;
   input RX_RST_DLY;
   input T;
   input TBYTE_IN;
   input TX2RX_CASC_IN;
   input TX_CE;
   input TX_CLK;
   input TX_EN_VTC;
   input TX_INC;
   input TX_LOAD;
   input TX_OCLK;
   input TX_OCLKDIV;
   input TX_RST;
   input TX_RST_DLY;
   input [39:0] RX_BIT_CTRL_IN;
   input [39:0] TX_BIT_CTRL_IN;
   input [7:0] D;
   input [8:0] RX_CNTVALUEIN;
   input [8:0] TX_CNTVALUEIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module RX_BITSLICE_TEST (
  CNTVALUEOUT,
  CNTVALUEOUT_EXT,
  FIFO_EMPTY,
  FIFO_WRCLK_OUT,
  Q,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  CE,
  CE_EXT,
  CLK,
  CLK_EXT,
  CNTVALUEIN,
  CNTVALUEIN_EXT,
  DATAIN,
  EN_VTC,
  EN_VTC_EXT,
  FIFO_RD_CLK,
  FIFO_RD_EN,
  IFD_CE,
  INC,
  INC_EXT,
  LOAD,
  LOAD_EXT,
  OFD_CE,
  RST,
  RST_DLY,
  RST_DLY_EXT,
  RX_BIT_CTRL_IN,
  RX_DATAIN1,
  T,
  TX_BIT_CTRL_IN,
  TX_D,
  TX_RST
);
  parameter CASCADE = "FALSE";
  parameter DATA_TYPE = "DATA";
  parameter integer DATA_WIDTH = 8;
  parameter [0:0] DC_ADJ_EN = 1'b0;
  parameter [0:0] DC_ADJ_EN_EXT = 1'b0;
  parameter DDR_DIS_DQS = "TRUE";
  parameter DELAY_FORMAT = "TIME";
  parameter DELAY_TYPE = "FIXED";
  parameter integer DELAY_VALUE = 0;
  parameter integer DELAY_VALUE_EXT = 0;
  parameter [2:0] FDLY = 3'b010;
  parameter [2:0] FDLY_EXT = 3'b010;
  parameter FIFO_SYNC_MODE = "FALSE";
  parameter [0:0] IS_CLK_EXT_INVERTED = 1'b0;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_DLY_EXT_INVERTED = 1'b0;
  parameter [0:0] IS_RST_DLY_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter real REFCLK_FREQUENCY = 300.0;
  parameter RX_Q4_ROUTETHRU = "FALSE";
  parameter RX_Q5_ROUTETHRU = "FALSE";
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter TBYTE_CTL = "T";
  parameter TX_Q_ROUTETHRU = "FALSE";
  parameter TX_T_OUT_ROUTETHRU = "FALSE";
  parameter UPDATE_MODE = "ASYNC";
  parameter UPDATE_MODE_EXT = "ASYNC";
   output FIFO_EMPTY;
   output FIFO_WRCLK_OUT;
   output [39:0] RX_BIT_CTRL_OUT;
   output [39:0] TX_BIT_CTRL_OUT;
   output [7:0] Q;
   output [8:0] CNTVALUEOUT;
   output [8:0] CNTVALUEOUT_EXT;
   input CE;
   input CE_EXT;
   input CLK;
   input CLK_EXT;
   input DATAIN;
   input EN_VTC;
   input EN_VTC_EXT;
   input FIFO_RD_CLK;
   input FIFO_RD_EN;
   input IFD_CE;
   input INC;
   input INC_EXT;
   input LOAD;
   input LOAD_EXT;
   input OFD_CE;
   input RST;
   input RST_DLY;
   input RST_DLY_EXT;
   input RX_DATAIN1;
   input T;
   input TX_RST;
   input [39:0] RX_BIT_CTRL_IN;
   input [39:0] TX_BIT_CTRL_IN;
   input [7:0] TX_D;
   input [8:0] CNTVALUEIN;
   input [8:0] CNTVALUEIN_EXT;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SCAN_BIAS_TEST (
);
  parameter FBRC_LVHV_EN = "FALSE";
  parameter FBRC_TDI_EN = "FALSE";
  parameter [31:0] HDIO_BIAS_CTRL = 32'b00000000000000000000000000000000;
  parameter ISTANDARD = "UNUSED";
  parameter LOGIC_CSSD_EN = "FALSE";
  parameter LOGIC_SCAN_EN = "FALSE";
  parameter OSTANDARD = "UNUSED";
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SCAN_TEST (
  LOGIC_SCAN_OUT,
  BSCAN_DATA,
  LOGIC_BSCAN_MODE,
  LOGIC_SCAN_CLK,
  LOGIC_SCAN_EN,
  LOGIC_SCAN_IN,
  LOGIC_SCAN_RST,
  LOGIC_SCAN_SET
);
   output LOGIC_SCAN_OUT;
   input BSCAN_DATA;
   input LOGIC_BSCAN_MODE;
   input LOGIC_SCAN_CLK;
   input LOGIC_SCAN_EN;
   input LOGIC_SCAN_IN;
   input LOGIC_SCAN_RST;
   input LOGIC_SCAN_SET;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SCAN_VREF_TEST (
);
  parameter FBRC_LVHV_EN = "FALSE";
  parameter FBRC_TDI_EN = "FALSE";
  parameter ISTANDARD = "UNUSED";
  parameter LOGIC_CSSD_EN = "FALSE";
  parameter LOGIC_SCAN_EN = "FALSE";
  parameter VREF_TESTMODE = "FALSE";
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SLAVE_SPI (
  CMPACTIVEB,
  CMPCLK,
  CMPCSB,
  CMPMOSI,
  CMPMISO
);
   output CMPACTIVEB;
   output CMPCLK;
   output CMPCSB;
   output CMPMOSI;
   input CMPMISO;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SYSMONE1_TEST (
  ALM,
  BUSY,
  CHANNEL,
  DO,
  DRDY,
  EOC,
  EOS,
  I2C_SCLK_TS,
  I2C_SDA_TS,
  JTAGBUSY,
  JTAGLOCKED,
  JTAGMODIFIED,
  MUXADDR,
  OT,
  TESTADCOUT,
  TESTDB,
  TESTSO,
  TESTTDO,
  CONVST,
  CONVSTCLK,
  DADDR,
  DATAREADYADC1F,
  DATAREADYADC2F,
  DCLK,
  DECOUTADC1F,
  DECOUTADC2F,
  DEN,
  DI,
  DWE,
  I2C_SCLK,
  I2C_SDA,
  RESET,
  TESTADCCLK,
  TESTADCIN,
  TESTADCIN2,
  TESTCAPTURE,
  TESTDRCK,
  TESTENJTAG,
  TESTRST,
  TESTSCANCLK,
  TESTSCANMODE,
  TESTSCANRESET,
  TESTSE,
  TESTSEL,
  TESTSHIFT,
  TESTSI,
  TESTTDI,
  TESTUPDATE,
  VAUXN,
  VAUXP,
  VN,
  VP
);
  parameter [15:0] INIT_40 = 16'h0000;
  parameter [15:0] INIT_41 = 16'h0000;
  parameter [15:0] INIT_42 = 16'h0000;
  parameter [15:0] INIT_43 = 16'h0000;
  parameter [15:0] INIT_44 = 16'h0000;
  parameter [15:0] INIT_45 = 16'h0000;
  parameter [15:0] INIT_46 = 16'h0000;
  parameter [15:0] INIT_47 = 16'h0000;
  parameter [15:0] INIT_48 = 16'h0000;
  parameter [15:0] INIT_49 = 16'h0000;
  parameter [15:0] INIT_4A = 16'h0000;
  parameter [15:0] INIT_4B = 16'h0000;
  parameter [15:0] INIT_4C = 16'h0000;
  parameter [15:0] INIT_4D = 16'h0000;
  parameter [15:0] INIT_4E = 16'h0000;
  parameter [15:0] INIT_4F = 16'h0000;
  parameter [15:0] INIT_50 = 16'h0000;
  parameter [15:0] INIT_51 = 16'h0000;
  parameter [15:0] INIT_52 = 16'h0000;
  parameter [15:0] INIT_53 = 16'h0000;
  parameter [15:0] INIT_54 = 16'h0000;
  parameter [15:0] INIT_55 = 16'h0000;
  parameter [15:0] INIT_56 = 16'h0000;
  parameter [15:0] INIT_57 = 16'h0000;
  parameter [15:0] INIT_58 = 16'h0000;
  parameter [15:0] INIT_59 = 16'h0000;
  parameter [15:0] INIT_5A = 16'h0000;
  parameter [15:0] INIT_5B = 16'h0000;
  parameter [15:0] INIT_5C = 16'h0000;
  parameter [15:0] INIT_5D = 16'h0000;
  parameter [15:0] INIT_5E = 16'h0000;
  parameter [15:0] INIT_5F = 16'h0000;
  parameter [15:0] INIT_60 = 16'h0000;
  parameter [15:0] INIT_61 = 16'h0000;
  parameter [15:0] INIT_62 = 16'h0000;
  parameter [15:0] INIT_63 = 16'h0000;
  parameter [15:0] INIT_64 = 16'h0000;
  parameter [15:0] INIT_65 = 16'h0000;
  parameter [15:0] INIT_66 = 16'h0000;
  parameter [15:0] INIT_67 = 16'h0000;
  parameter [15:0] INIT_68 = 16'h0000;
  parameter [15:0] INIT_69 = 16'h0000;
  parameter [15:0] INIT_6A = 16'h0000;
  parameter [15:0] INIT_6B = 16'h0000;
  parameter [15:0] INIT_6C = 16'h0000;
  parameter [15:0] INIT_6D = 16'h0000;
  parameter [15:0] INIT_6E = 16'h0000;
  parameter [15:0] INIT_6F = 16'h0000;
  parameter [15:0] INIT_70 = 16'h0000;
  parameter [15:0] INIT_71 = 16'h0000;
  parameter [15:0] INIT_72 = 16'h0000;
  parameter [15:0] INIT_73 = 16'h0000;
  parameter [15:0] INIT_74 = 16'h0000;
  parameter [15:0] INIT_75 = 16'h0000;
  parameter [15:0] INIT_76 = 16'h0000;
  parameter [15:0] INIT_77 = 16'h0000;
  parameter [15:0] INIT_78 = 16'h0000;
  parameter [15:0] INIT_79 = 16'h0000;
  parameter [15:0] INIT_7A = 16'h0000;
  parameter [15:0] INIT_7B = 16'h0000;
  parameter [15:0] INIT_7C = 16'h0000;
  parameter [15:0] INIT_7D = 16'h0000;
  parameter [15:0] INIT_7E = 16'h0000;
  parameter [15:0] INIT_7F = 16'h0000;
  parameter [0:0] IS_CONVSTCLK_INVERTED = 1'b0;
  parameter [0:0] IS_DCLK_INVERTED = 1'b0;
  parameter SIM_MONITOR_FILE = "design.txt";
  parameter [15:0] SYSMON_TEST_A = 16'h0001;
  parameter [15:0] SYSMON_TEST_B = 16'h0000;
  parameter [15:0] SYSMON_TEST_C = 16'h0000;
  parameter [15:0] SYSMON_TEST_D = 16'h0000;
  parameter [15:0] SYSMON_TEST_E = 16'h0000;
  parameter [15:0] SYSMON_TEST_F = 16'h0000;
  parameter [15:0] SYSMON_TEST_G = 16'h0000;
   output BUSY;
   output DRDY;
   output EOC;
   output EOS;
   output I2C_SCLK_TS;
   output I2C_SDA_TS;
   output JTAGBUSY;
   output JTAGLOCKED;
   output JTAGMODIFIED;
   output OT;
   output TESTTDO;
   output [15:0] ALM;
   output [15:0] DO;
   output [15:0] TESTDB;
   output [19:0] TESTADCOUT;
   output [4:0] MUXADDR;
   output [4:0] TESTSO;
   output [5:0] CHANNEL;
   input CONVST;
   input CONVSTCLK;
   input DATAREADYADC1F;
   input DATAREADYADC2F;
   input DCLK;
   input DEN;
   input DWE;
   input I2C_SCLK;
   input I2C_SDA;
   input RESET;
   input TESTCAPTURE;
   input TESTDRCK;
   input TESTENJTAG;
   input TESTRST;
   input TESTSCANRESET;
   input TESTSEL;
   input TESTSHIFT;
   input TESTTDI;
   input TESTUPDATE;
   input VN;
   input VP;
   input [15:0] DECOUTADC1F;
   input [15:0] DECOUTADC2F;
   input [15:0] DI;
   input [15:0] VAUXN;
   input [15:0] VAUXP;
   input [19:0] TESTADCIN;
   input [19:0] TESTADCIN2;
   input [3:0] TESTADCCLK;
   input [4:0] TESTSCANCLK;
   input [4:0] TESTSCANMODE;
   input [4:0] TESTSE;
   input [4:0] TESTSI;
   input [7:0] DADDR;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module SYSMONE4_TEST (
  ADC_DATA,
  ALM,
  BUSY,
  CHANNEL,
  DO,
  DRDY,
  EOC,
  EOS,
  I2C_SCLK_TS,
  I2C_SDA_TS,
  JTAGBUSY,
  JTAGLOCKED,
  JTAGMODIFIED,
  MUXADDR,
  OT,
  SMBALERT_TS,
  TESTADCOUT,
  TESTDB,
  TESTSO,
  TESTTDO,
  CONVST,
  CONVSTCLK,
  DADDR,
  DATAREADYADCF,
  DCLK,
  DECOUTADCF,
  DEN,
  DI,
  DWE,
  I2C_SCLK,
  I2C_SDA,
  RESET,
  TESTADCCLK,
  TESTADCIN,
  TESTADCIN_2,
  TESTCAPTURE,
  TESTDRCK,
  TESTENJTAG,
  TESTRST,
  TESTSCANCLK,
  TESTSCANMODE,
  TESTSCANRESET,
  TESTSE,
  TESTSEL,
  TESTSHIFT,
  TESTSI,
  TESTTDI,
  TESTUPDATE,
  VAUXN,
  VAUXP,
  VN,
  VP
);
  parameter [15:0] COMMON_N_DESTS = 16'h0000;
  parameter [15:0] COMMON_N_SOURCE = 16'hFFFF;
  parameter [15:0] CSSD_0_TEST = 16'h0000;
  parameter [15:0] CSSD_1_TEST = 16'h0000;
  parameter [15:0] CSSD_2_TEST = 16'h0000;
  parameter [15:0] CSSD_3_TEST = 16'h0000;
  parameter [15:0] CSSD_4_TEST = 16'h0000;
  parameter [15:0] CSSD_5_TEST = 16'h0000;
  parameter [15:0] CSSD_6_TEST = 16'h0000;
  parameter [15:0] CSSD_7_TEST = 16'h0000;
  parameter [15:0] INIT_40 = 16'h0000;
  parameter [15:0] INIT_41 = 16'h0000;
  parameter [15:0] INIT_42 = 16'h0000;
  parameter [15:0] INIT_43 = 16'h0000;
  parameter [15:0] INIT_44 = 16'h0000;
  parameter [15:0] INIT_45 = 16'h0000;
  parameter [15:0] INIT_46 = 16'h0000;
  parameter [15:0] INIT_47 = 16'h0000;
  parameter [15:0] INIT_48 = 16'h0000;
  parameter [15:0] INIT_49 = 16'h0000;
  parameter [15:0] INIT_4A = 16'h0000;
  parameter [15:0] INIT_4B = 16'h0000;
  parameter [15:0] INIT_4C = 16'h0000;
  parameter [15:0] INIT_4D = 16'h0000;
  parameter [15:0] INIT_4E = 16'h0000;
  parameter [15:0] INIT_4F = 16'h0000;
  parameter [15:0] INIT_50 = 16'h0000;
  parameter [15:0] INIT_51 = 16'h0000;
  parameter [15:0] INIT_52 = 16'h0000;
  parameter [15:0] INIT_53 = 16'h0000;
  parameter [15:0] INIT_54 = 16'h0000;
  parameter [15:0] INIT_55 = 16'h0000;
  parameter [15:0] INIT_56 = 16'h0000;
  parameter [15:0] INIT_57 = 16'h0000;
  parameter [15:0] INIT_58 = 16'h0000;
  parameter [15:0] INIT_59 = 16'h0000;
  parameter [15:0] INIT_5A = 16'h0000;
  parameter [15:0] INIT_5B = 16'h0000;
  parameter [15:0] INIT_5C = 16'h0000;
  parameter [15:0] INIT_5D = 16'h0000;
  parameter [15:0] INIT_5E = 16'h0000;
  parameter [15:0] INIT_5F = 16'h0000;
  parameter [15:0] INIT_60 = 16'h0000;
  parameter [15:0] INIT_61 = 16'h0000;
  parameter [15:0] INIT_62 = 16'h0000;
  parameter [15:0] INIT_63 = 16'h0000;
  parameter [15:0] INIT_64 = 16'h0000;
  parameter [15:0] INIT_65 = 16'h0000;
  parameter [15:0] INIT_66 = 16'h0000;
  parameter [15:0] INIT_67 = 16'h0000;
  parameter [15:0] INIT_68 = 16'h0000;
  parameter [15:0] INIT_69 = 16'h0000;
  parameter [15:0] INIT_6A = 16'h0000;
  parameter [15:0] INIT_6B = 16'h0000;
  parameter [15:0] INIT_6C = 16'h0000;
  parameter [15:0] INIT_6D = 16'h0000;
  parameter [15:0] INIT_6E = 16'h0000;
  parameter [15:0] INIT_6F = 16'h0000;
  parameter [15:0] INIT_70 = 16'h0000;
  parameter [15:0] INIT_71 = 16'h0000;
  parameter [15:0] INIT_72 = 16'h0000;
  parameter [15:0] INIT_73 = 16'h0000;
  parameter [15:0] INIT_74 = 16'h0000;
  parameter [15:0] INIT_75 = 16'h0000;
  parameter [15:0] INIT_76 = 16'h0000;
  parameter [15:0] INIT_77 = 16'h0000;
  parameter [15:0] INIT_78 = 16'h0000;
  parameter [15:0] INIT_79 = 16'h0000;
  parameter [15:0] INIT_7A = 16'h0000;
  parameter [15:0] INIT_7B = 16'h0000;
  parameter [15:0] INIT_7C = 16'h0000;
  parameter [15:0] INIT_7D = 16'h0000;
  parameter [15:0] INIT_7E = 16'h0000;
  parameter [15:0] INIT_7F = 16'h0000;
  parameter [0:0] IS_CONVSTCLK_INVERTED = 1'b0;
  parameter [0:0] IS_DCLK_INVERTED = 1'b0;
  parameter SIM_MONITOR_FILE = "design.txt";
  parameter [15:0] SYSMON_TEST_A = 16'h0001;
  parameter [15:0] SYSMON_TEST_B = 16'h0000;
  parameter [15:0] SYSMON_TEST_C = 16'h0000;
  parameter [15:0] SYSMON_TEST_D = 16'h0000;
  parameter [15:0] SYSMON_TEST_E = 16'h0000;
  parameter [15:0] SYSMON_TEST_F = 16'h0000;
  parameter [15:0] SYSMON_TEST_G = 16'h0000;
   output BUSY;
   output DRDY;
   output EOC;
   output EOS;
   output I2C_SCLK_TS;
   output I2C_SDA_TS;
   output JTAGBUSY;
   output JTAGLOCKED;
   output JTAGMODIFIED;
   output OT;
   output SMBALERT_TS;
   output TESTTDO;
   output [15:0] ADC_DATA;
   output [15:0] ALM;
   output [15:0] DO;
   output [15:0] TESTDB;
   output [19:0] TESTADCOUT;
   output [4:0] MUXADDR;
   output [5:0] CHANNEL;
   output [9:0] TESTSO;
   input CONVST;
   input CONVSTCLK;
   input DATAREADYADCF;
   input DCLK;
   input DEN;
   input DWE;
   input I2C_SCLK;
   input I2C_SDA;
   input RESET;
   input TESTCAPTURE;
   input TESTDRCK;
   input TESTENJTAG;
   input TESTRST;
   input TESTSCANRESET;
   input TESTSEL;
   input TESTSHIFT;
   input TESTTDI;
   input TESTUPDATE;
   input VN;
   input VP;
   input [15:0] DECOUTADCF;
   input [15:0] DI;
   input [15:0] VAUXN;
   input [15:0] VAUXP;
   input [31:0] TESTADCIN;
   input [31:0] TESTADCIN_2;
   input [3:0] TESTADCCLK;
   input [4:0] TESTSCANCLK;
   input [4:0] TESTSCANMODE;
   input [4:0] TESTSE;
   input [7:0] DADDR;
   input [9:0] TESTSI;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module TX_BITSLICE_TEST (
  CNTVALUEOUT,
  O,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  T_OUT,
  CE,
  CLK,
  CNTVALUEIN,
  D,
  EN_VTC,
  FIFO_RD_CLK,
  FIFO_RD_EN,
  IFD_CE,
  INC,
  LOAD,
  OFD_CE,
  RST,
  RST_DLY,
  RX_BIT_CTRL_IN,
  RX_CE,
  RX_CLK,
  RX_CNTVALUEIN,
  RX_DATAIN1,
  RX_EN_VTC,
  RX_INC,
  RX_LOAD,
  RX_RESET,
  RX_RST,
  T,
  TBYTE_IN,
  TX_BIT_CTRL_IN
);
  parameter integer DATA_WIDTH = 8;
  parameter [0:0] DC_ADJ_EN = 1'b0;
  parameter DELAY_FORMAT = "TIME";
  parameter DELAY_TYPE = "FIXED";
  parameter integer DELAY_VALUE = 0;
  parameter ENABLE_PRE_EMPHASIS = "FALSE";
  parameter [2:0] FDLY = 3'b010;
  parameter [0:0] INIT = 1'b1;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_DLY_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter NATIVE_ODELAY_BYPASS = "FALSE";
  parameter OUTPUT_PHASE_90 = "FALSE";
  parameter real REFCLK_FREQUENCY = 300.0;
  parameter RX_Q4_ROUTETHRU = "FALSE";
  parameter RX_Q5_ROUTETHRU = "FALSE";
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter TBYTE_CTL = "TBYTE_IN";
  parameter TX_Q_ROUTETHRU = "FALSE";
  parameter TX_T_OUT_ROUTETHRU = "FALSE";
  parameter UPDATE_MODE = "ASYNC";
   output O;
   output T_OUT;
   output [39:0] RX_BIT_CTRL_OUT;
   output [39:0] TX_BIT_CTRL_OUT;
   output [8:0] CNTVALUEOUT;
   input CE;
   input CLK;
   input EN_VTC;
   input FIFO_RD_CLK;
   input FIFO_RD_EN;
   input IFD_CE;
   input INC;
   input LOAD;
   input OFD_CE;
   input RST;
   input RST_DLY;
   input RX_CE;
   input RX_CLK;
   input RX_DATAIN1;
   input RX_EN_VTC;
   input RX_INC;
   input RX_LOAD;
   input RX_RESET;
   input RX_RST;
   input T;
   input TBYTE_IN;
   input [39:0] RX_BIT_CTRL_IN;
   input [39:0] TX_BIT_CTRL_IN;
   input [7:0] D;
   input [8:0] CNTVALUEIN;
   input [8:0] RX_CNTVALUEIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module TX_BITSLICE_TRI_TEST (
  BIT_CTRL_OUT,
  CDATAOUT,
  CNTVALUEOUT,
  TRI_OUT,
  BIT_CTRL_IN,
  CDATAIN0,
  CDATAIN1,
  CE,
  CLK,
  CNTVALUEIN,
  EN_VTC,
  INC,
  LOAD,
  OFD_CE,
  RST,
  RST_DLY
);
  parameter integer DATA_WIDTH = 8;
  parameter [0:0] DC_ADJ_EN = 1'b0;
  parameter DELAY_FORMAT = "TIME";
  parameter DELAY_TYPE = "FIXED";
  parameter integer DELAY_VALUE = 0;
  parameter [2:0] FDLY = 3'b010;
  parameter [0:0] INIT = 1'b1;
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_RST_DLY_INVERTED = 1'b0;
  parameter [0:0] IS_RST_INVERTED = 1'b0;
  parameter NATIVE_ODELAY_BYPASS = "FALSE";
  parameter OUTPUT_PHASE_90 = "FALSE";
  parameter real REFCLK_FREQUENCY = 300.0;
  parameter SIM_DEVICE = "ULTRASCALE";
  parameter real SIM_VERSION = 2.0;
  parameter UPDATE_MODE = "ASYNC";
   output CDATAOUT;
   output TRI_OUT;
   output [39:0] BIT_CTRL_OUT;
   output [8:0] CNTVALUEOUT;
   input CDATAIN0;
   input CDATAIN1;
   input CE;
   input CLK;
   input EN_VTC;
   input INC;
   input LOAD;
   input OFD_CE;
   input RST;
   input RST_DLY;
   input [39:0] BIT_CTRL_IN;
   input [8:0] CNTVALUEIN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module URAM288_TEST (
  CAS_OUT_ADDR_A,
  CAS_OUT_ADDR_B,
  CAS_OUT_BWE_A,
  CAS_OUT_BWE_B,
  CAS_OUT_DBITERR_A,
  CAS_OUT_DBITERR_B,
  CAS_OUT_DIN_A,
  CAS_OUT_DIN_B,
  CAS_OUT_DOUT_A,
  CAS_OUT_DOUT_B,
  CAS_OUT_EN_A,
  CAS_OUT_EN_B,
  CAS_OUT_RDACCESS_A,
  CAS_OUT_RDACCESS_B,
  CAS_OUT_RDB_WR_A,
  CAS_OUT_RDB_WR_B,
  CAS_OUT_SBITERR_A,
  CAS_OUT_SBITERR_B,
  DBITERR_A,
  DBITERR_B,
  DOUT_A,
  DOUT_B,
  RDACCESS_A,
  RDACCESS_B,
  SBITERR_A,
  SBITERR_B,
  TST_DEEPSLEEP_OUT,
  TST_RING_OUT,
  TST_SHUTDOWN_OUT,
  TST_SLEEP_OUT,
  ADDR_A,
  ADDR_B,
  BWE_A,
  BWE_B,
  CAS_IN_ADDR_A,
  CAS_IN_ADDR_B,
  CAS_IN_BWE_A,
  CAS_IN_BWE_B,
  CAS_IN_DBITERR_A,
  CAS_IN_DBITERR_B,
  CAS_IN_DIN_A,
  CAS_IN_DIN_B,
  CAS_IN_DOUT_A,
  CAS_IN_DOUT_B,
  CAS_IN_EN_A,
  CAS_IN_EN_B,
  CAS_IN_RDACCESS_A,
  CAS_IN_RDACCESS_B,
  CAS_IN_RDB_WR_A,
  CAS_IN_RDB_WR_B,
  CAS_IN_SBITERR_A,
  CAS_IN_SBITERR_B,
  CLK,
  DEEPSLEEP,
  DIN_A,
  DIN_B,
  EN_A,
  EN_B,
  INJECT_DBITERR_A,
  INJECT_DBITERR_B,
  INJECT_SBITERR_A,
  INJECT_SBITERR_B,
  OREG_CAS_CE_A,
  OREG_CAS_CE_B,
  OREG_CE_A,
  OREG_CE_B,
  OREG_ECC_CE_A,
  OREG_ECC_CE_B,
  RDB_WR_A,
  RDB_WR_B,
  RST_A,
  RST_B,
  SHUTDOWN,
  SLEEP,
  TST_RING_ENB,
  TST_RING_STARTB
);
  parameter integer AUTO_SLEEP_LATENCY = 8;
  parameter integer AVG_CONS_INACTIVE_CYCLES = 10;
  parameter BWE_MODE_A = "PARITY_INTERLEAVED";
  parameter BWE_MODE_B = "PARITY_INTERLEAVED";
  parameter CASCADE_ORDER_A = "NONE";
  parameter CASCADE_ORDER_B = "NONE";
  parameter CAS_CLEAR16 = "FALSE";
  parameter EN_AUTO_SLEEP_MODE = "FALSE";
  parameter EN_ECC_RD_A = "FALSE";
  parameter EN_ECC_RD_B = "FALSE";
  parameter EN_ECC_WR_A = "FALSE";
  parameter EN_ECC_WR_B = "FALSE";
  parameter EN_PWRGATE = "NO";
  parameter IREG_PRE_A = "FALSE";
  parameter IREG_PRE_B = "FALSE";
  parameter [0:0] IS_CLK_INVERTED = 1'b0;
  parameter [0:0] IS_EN_A_INVERTED = 1'b0;
  parameter [0:0] IS_EN_B_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_A_INVERTED = 1'b0;
  parameter [0:0] IS_RDB_WR_B_INVERTED = 1'b0;
  parameter [0:0] IS_RST_A_INVERTED = 1'b0;
  parameter [0:0] IS_RST_B_INVERTED = 1'b0;
  parameter MATRIX_ID = "NONE";
  parameter integer NUM_UNIQUE_SELF_ADDR_A = 1;
  parameter integer NUM_UNIQUE_SELF_ADDR_B = 1;
  parameter integer NUM_URAM_IN_MATRIX = 1;
  parameter OREG_A = "FALSE";
  parameter OREG_B = "FALSE";
  parameter OREG_ECC_A = "FALSE";
  parameter OREG_ECC_B = "FALSE";
  parameter REG_CAS_A = "FALSE";
  parameter REG_CAS_B = "FALSE";
  parameter RST_MODE_A = "SYNC";
  parameter RST_MODE_B = "SYNC";
  parameter [10:0] SELF_ADDR_A = 11'h000;
  parameter [10:0] SELF_ADDR_B = 11'h000;
  parameter [10:0] SELF_MASK_A = 11'h7FF;
  parameter [10:0] SELF_MASK_B = 11'h7FF;
  parameter TRM_CAS_CLEAR16 = "FALSE";
  parameter [2:0] TRM_TST_CKP2HSEL = 3'b000;
  parameter [1:0] TRM_TST_CKP2SEL = 2'b00;
  parameter TRM_TST_DIS_CLEAR = "FALSE";
  parameter [3:0] TRM_TST_DSLPSEL = 4'b0000;
  parameter [5:0] TRM_TST_FADIOL = 6'b000000;
  parameter [5:0] TRM_TST_FADIOR = 6'b000000;
  parameter TRM_TST_REDENIOL = "FALSE";
  parameter TRM_TST_REDENIOR = "FALSE";
  parameter [2:0] TRM_TST_RTSEL = 3'b000;
  parameter [1:0] TRM_TST_SAPW_OPT = 2'b00;
  parameter TRM_TST_TM = "DPSRAM";
  parameter [2:0] TRM_TST_WTSEL = 3'b000;
  parameter [2:0] TST_CKP2HSEL = 3'b101;
  parameter [2:0] TST_CKP2SEL = 3'b000;
  parameter TST_DIS_CLEAR = "FALSE";
  parameter [3:0] TST_DSLPSEL = 4'b0000;
  parameter TST_RING_EN = "FALSE";
  parameter [2:0] TST_RTSEL = 3'b000;
  parameter [1:0] TST_SAPW_OPT = 2'b00;
  parameter TST_TM = "DPSRAM";
  parameter [2:0] TST_WTSEL = 3'b000;
  parameter USE_EXT_CE_A = "FALSE";
  parameter USE_EXT_CE_B = "FALSE";
   output CAS_OUT_DBITERR_A;
   output CAS_OUT_DBITERR_B;
   output CAS_OUT_EN_A;
   output CAS_OUT_EN_B;
   output CAS_OUT_RDACCESS_A;
   output CAS_OUT_RDACCESS_B;
   output CAS_OUT_RDB_WR_A;
   output CAS_OUT_RDB_WR_B;
   output CAS_OUT_SBITERR_A;
   output CAS_OUT_SBITERR_B;
   output DBITERR_A;
   output DBITERR_B;
   output RDACCESS_A;
   output RDACCESS_B;
   output SBITERR_A;
   output SBITERR_B;
   output TST_DEEPSLEEP_OUT;
   output TST_RING_OUT;
   output TST_SHUTDOWN_OUT;
   output TST_SLEEP_OUT;
   output [22:0] CAS_OUT_ADDR_A;
   output [22:0] CAS_OUT_ADDR_B;
   output [71:0] CAS_OUT_DIN_A;
   output [71:0] CAS_OUT_DIN_B;
   output [71:0] CAS_OUT_DOUT_A;
   output [71:0] CAS_OUT_DOUT_B;
   output [71:0] DOUT_A;
   output [71:0] DOUT_B;
   output [8:0] CAS_OUT_BWE_A;
   output [8:0] CAS_OUT_BWE_B;
   input CAS_IN_DBITERR_A;
   input CAS_IN_DBITERR_B;
   input CAS_IN_EN_A;
   input CAS_IN_EN_B;
   input CAS_IN_RDACCESS_A;
   input CAS_IN_RDACCESS_B;
   input CAS_IN_RDB_WR_A;
   input CAS_IN_RDB_WR_B;
   input CAS_IN_SBITERR_A;
   input CAS_IN_SBITERR_B;
   input CLK;
   input DEEPSLEEP;
   input EN_A;
   input EN_B;
   input INJECT_DBITERR_A;
   input INJECT_DBITERR_B;
   input INJECT_SBITERR_A;
   input INJECT_SBITERR_B;
   input OREG_CAS_CE_A;
   input OREG_CAS_CE_B;
   input OREG_CE_A;
   input OREG_CE_B;
   input OREG_ECC_CE_A;
   input OREG_ECC_CE_B;
   input RDB_WR_A;
   input RDB_WR_B;
   input RST_A;
   input RST_B;
   input SHUTDOWN;
   input SLEEP;
   input TST_RING_ENB;
   input TST_RING_STARTB;
   input [22:0] ADDR_A;
   input [22:0] ADDR_B;
   input [22:0] CAS_IN_ADDR_A;
   input [22:0] CAS_IN_ADDR_B;
   input [71:0] CAS_IN_DIN_A;
   input [71:0] CAS_IN_DIN_B;
   input [71:0] CAS_IN_DOUT_A;
   input [71:0] CAS_IN_DOUT_B;
   input [71:0] DIN_A;
   input [71:0] DIN_B;
   input [8:0] BWE_A;
   input [8:0] BWE_B;
   input [8:0] CAS_IN_BWE_A;
   input [8:0] CAS_IN_BWE_B;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module VBUS_SWITCH_TEST (
  TEST_VBUS_SEL_B
);
  parameter MONITOR = "FALSE";
  parameter TESTMODE = "FALSE";
   input TEST_VBUS_SEL_B;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module VCU_TEST (
  VCUPLARREADYAXILITEAPB,
  VCUPLAWREADYAXILITEAPB,
  VCUPLBRESPAXILITEAPB,
  VCUPLBVALIDAXILITEAPB,
  VCUPLCORESTATUSCLKPLL,
  VCUPLDECARADDR0,
  VCUPLDECARADDR1,
  VCUPLDECARBURST0,
  VCUPLDECARBURST1,
  VCUPLDECARCACHE0,
  VCUPLDECARCACHE1,
  VCUPLDECARID0,
  VCUPLDECARID1,
  VCUPLDECARLEN0,
  VCUPLDECARLEN1,
  VCUPLDECARPROT0,
  VCUPLDECARPROT1,
  VCUPLDECARQOS0,
  VCUPLDECARQOS1,
  VCUPLDECARSIZE0,
  VCUPLDECARSIZE1,
  VCUPLDECARVALID0,
  VCUPLDECARVALID1,
  VCUPLDECAWADDR0,
  VCUPLDECAWADDR1,
  VCUPLDECAWBURST0,
  VCUPLDECAWBURST1,
  VCUPLDECAWCACHE0,
  VCUPLDECAWCACHE1,
  VCUPLDECAWID0,
  VCUPLDECAWID1,
  VCUPLDECAWLEN0,
  VCUPLDECAWLEN1,
  VCUPLDECAWPROT0,
  VCUPLDECAWPROT1,
  VCUPLDECAWQOS0,
  VCUPLDECAWQOS1,
  VCUPLDECAWSIZE0,
  VCUPLDECAWSIZE1,
  VCUPLDECAWVALID0,
  VCUPLDECAWVALID1,
  VCUPLDECBREADY0,
  VCUPLDECBREADY1,
  VCUPLDECRREADY0,
  VCUPLDECRREADY1,
  VCUPLDECWDATA0,
  VCUPLDECWDATA1,
  VCUPLDECWLAST0,
  VCUPLDECWLAST1,
  VCUPLDECWVALID0,
  VCUPLDECWVALID1,
  VCUPLENCALL2CADDR,
  VCUPLENCALL2CRVALID,
  VCUPLENCALL2CWDATA,
  VCUPLENCALL2CWVALID,
  VCUPLENCARADDR0,
  VCUPLENCARADDR1,
  VCUPLENCARBURST0,
  VCUPLENCARBURST1,
  VCUPLENCARCACHE0,
  VCUPLENCARCACHE1,
  VCUPLENCARID0,
  VCUPLENCARID1,
  VCUPLENCARLEN0,
  VCUPLENCARLEN1,
  VCUPLENCARPROT0,
  VCUPLENCARPROT1,
  VCUPLENCARQOS0,
  VCUPLENCARQOS1,
  VCUPLENCARSIZE0,
  VCUPLENCARSIZE1,
  VCUPLENCARVALID0,
  VCUPLENCARVALID1,
  VCUPLENCAWADDR0,
  VCUPLENCAWADDR1,
  VCUPLENCAWBURST0,
  VCUPLENCAWBURST1,
  VCUPLENCAWCACHE0,
  VCUPLENCAWCACHE1,
  VCUPLENCAWID0,
  VCUPLENCAWID1,
  VCUPLENCAWLEN0,
  VCUPLENCAWLEN1,
  VCUPLENCAWPROT0,
  VCUPLENCAWPROT1,
  VCUPLENCAWQOS0,
  VCUPLENCAWQOS1,
  VCUPLENCAWSIZE0,
  VCUPLENCAWSIZE1,
  VCUPLENCAWVALID0,
  VCUPLENCAWVALID1,
  VCUPLENCBREADY0,
  VCUPLENCBREADY1,
  VCUPLENCRREADY0,
  VCUPLENCRREADY1,
  VCUPLENCWDATA0,
  VCUPLENCWDATA1,
  VCUPLENCWLAST0,
  VCUPLENCWLAST1,
  VCUPLENCWVALID0,
  VCUPLENCWVALID1,
  VCUPLIOCHARDECAXI0DATAOUT,
  VCUPLIOCHARDECAXI1DATAOUT,
  VCUPLIOCHARENCAXI0DATAOUT,
  VCUPLIOCHARENCAXI1DATAOUT,
  VCUPLIOCHARENCCACHEDATAOUT,
  VCUPLIOCHARMCUAXIDATAOUT,
  VCUPLLTESTCLKOUT,
  VCUPLLTESTOUT,
  VCUPLMBISTCOMPARATORVALUE,
  VCUPLMBISTJTAPTDO,
  VCUPLMBISTSPAREOUT,
  VCUPLMCUMAXIICDCARADDR,
  VCUPLMCUMAXIICDCARBURST,
  VCUPLMCUMAXIICDCARCACHE,
  VCUPLMCUMAXIICDCARID,
  VCUPLMCUMAXIICDCARLEN,
  VCUPLMCUMAXIICDCARLOCK,
  VCUPLMCUMAXIICDCARPROT,
  VCUPLMCUMAXIICDCARQOS,
  VCUPLMCUMAXIICDCARSIZE,
  VCUPLMCUMAXIICDCARVALID,
  VCUPLMCUMAXIICDCAWADDR,
  VCUPLMCUMAXIICDCAWBURST,
  VCUPLMCUMAXIICDCAWCACHE,
  VCUPLMCUMAXIICDCAWID,
  VCUPLMCUMAXIICDCAWLEN,
  VCUPLMCUMAXIICDCAWLOCK,
  VCUPLMCUMAXIICDCAWPROT,
  VCUPLMCUMAXIICDCAWQOS,
  VCUPLMCUMAXIICDCAWSIZE,
  VCUPLMCUMAXIICDCAWVALID,
  VCUPLMCUMAXIICDCBREADY,
  VCUPLMCUMAXIICDCRREADY,
  VCUPLMCUMAXIICDCWDATA,
  VCUPLMCUMAXIICDCWLAST,
  VCUPLMCUMAXIICDCWSTRB,
  VCUPLMCUMAXIICDCWVALID,
  VCUPLMCUSTATUSCLKPLL,
  VCUPLMCUVDECDEBUGTDO,
  VCUPLMCUVENCDEBUGTDO,
  VCUPLPINTREQ,
  VCUPLPLLSTATUSPLLLOCK,
  VCUPLPWRSUPPLYSTATUSVCCAUX,
  VCUPLPWRSUPPLYSTATUSVCUINT,
  VCUPLRDATAAXILITEAPB,
  VCUPLRRESPAXILITEAPB,
  VCUPLRVALIDAXILITEAPB,
  VCUPLSCANOUTCLKCTRL,
  VCUPLSCANOUTDEC0,
  VCUPLSCANOUTDEC1,
  VCUPLSCANOUTENC0,
  VCUPLSCANOUTENC1,
  VCUPLSCANOUTENC2,
  VCUPLSCANOUTENC3,
  VCUPLSCANOUTTOP,
  VCUPLSCANSPAREOUT,
  VCUPLSPAREPORTOUT1,
  VCUPLSPAREPORTOUT10,
  VCUPLSPAREPORTOUT11,
  VCUPLSPAREPORTOUT12,
  VCUPLSPAREPORTOUT13,
  VCUPLSPAREPORTOUT2,
  VCUPLSPAREPORTOUT3,
  VCUPLSPAREPORTOUT4,
  VCUPLSPAREPORTOUT5,
  VCUPLSPAREPORTOUT6,
  VCUPLSPAREPORTOUT7,
  VCUPLSPAREPORTOUT8,
  VCUPLSPAREPORTOUT9,
  VCUPLWREADYAXILITEAPB,
  VCURSTESTPLLLOCK,
  VCUTESTOUT,
  INITPLVCUGASKETCLAMPCONTROLLVLSHVCCINTD,
  PLVCUARADDRAXILITEAPB,
  PLVCUARPROTAXILITEAPB,
  PLVCUARVALIDAXILITEAPB,
  PLVCUAWADDRAXILITEAPB,
  PLVCUAWPROTAXILITEAPB,
  PLVCUAWVALIDAXILITEAPB,
  PLVCUAXIDECCLK,
  PLVCUAXIENCCLK,
  PLVCUAXILITECLK,
  PLVCUAXIMCUCLK,
  PLVCUBREADYAXILITEAPB,
  PLVCUCORECLK,
  PLVCUDECARREADY0,
  PLVCUDECARREADY1,
  PLVCUDECAWREADY0,
  PLVCUDECAWREADY1,
  PLVCUDECBID0,
  PLVCUDECBID1,
  PLVCUDECBRESP0,
  PLVCUDECBRESP1,
  PLVCUDECBVALID0,
  PLVCUDECBVALID1,
  PLVCUDECRDATA0,
  PLVCUDECRDATA1,
  PLVCUDECRID0,
  PLVCUDECRID1,
  PLVCUDECRLAST0,
  PLVCUDECRLAST1,
  PLVCUDECRRESP0,
  PLVCUDECRRESP1,
  PLVCUDECRVALID0,
  PLVCUDECRVALID1,
  PLVCUDECWREADY0,
  PLVCUDECWREADY1,
  PLVCUENCALL2CRDATA,
  PLVCUENCALL2CRREADY,
  PLVCUENCARREADY0,
  PLVCUENCARREADY1,
  PLVCUENCAWREADY0,
  PLVCUENCAWREADY1,
  PLVCUENCBID0,
  PLVCUENCBID1,
  PLVCUENCBRESP0,
  PLVCUENCBRESP1,
  PLVCUENCBVALID0,
  PLVCUENCBVALID1,
  PLVCUENCL2CCLK,
  PLVCUENCRDATA0,
  PLVCUENCRDATA1,
  PLVCUENCRID0,
  PLVCUENCRID1,
  PLVCUENCRLAST0,
  PLVCUENCRLAST1,
  PLVCUENCRRESP0,
  PLVCUENCRRESP1,
  PLVCUENCRVALID0,
  PLVCUENCRVALID1,
  PLVCUENCWREADY0,
  PLVCUENCWREADY1,
  PLVCUGLOBALCFGRESET,
  PLVCUIOCHARDATAINSELN,
  PLVCUIOCHARDECAXI0DATAIN,
  PLVCUIOCHARDECAXI1DATAIN,
  PLVCUIOCHARENCAXI0DATAIN,
  PLVCUIOCHARENCAXI1DATAIN,
  PLVCUIOCHARENCCACHEDATAIN,
  PLVCUIOCHARMCUAXIDATAIN,
  PLVCUMBISTENABLEN,
  PLVCUMBISTJTAPTCK,
  PLVCUMBISTJTAPTDI,
  PLVCUMBISTJTAPTMS,
  PLVCUMBISTJTAPTRST,
  PLVCUMBISTSPAREIN,
  PLVCUMCUCLK,
  PLVCUMCUMAXIICDCARREADY,
  PLVCUMCUMAXIICDCAWREADY,
  PLVCUMCUMAXIICDCBID,
  PLVCUMCUMAXIICDCBRESP,
  PLVCUMCUMAXIICDCBVALID,
  PLVCUMCUMAXIICDCRDATA,
  PLVCUMCUMAXIICDCRID,
  PLVCUMCUMAXIICDCRLAST,
  PLVCUMCUMAXIICDCRRESP,
  PLVCUMCUMAXIICDCRVALID,
  PLVCUMCUMAXIICDCWREADY,
  PLVCUMCUVDECDEBUGCAPTURE,
  PLVCUMCUVDECDEBUGCLK,
  PLVCUMCUVDECDEBUGREGEN,
  PLVCUMCUVDECDEBUGRST,
  PLVCUMCUVDECDEBUGSHIFT,
  PLVCUMCUVDECDEBUGSYSRST,
  PLVCUMCUVDECDEBUGTDI,
  PLVCUMCUVDECDEBUGUPDATE,
  PLVCUMCUVENCDEBUGCAPTURE,
  PLVCUMCUVENCDEBUGCLK,
  PLVCUMCUVENCDEBUGREGEN,
  PLVCUMCUVENCDEBUGRST,
  PLVCUMCUVENCDEBUGSHIFT,
  PLVCUMCUVENCDEBUGSYSRST,
  PLVCUMCUVENCDEBUGTDI,
  PLVCUMCUVENCDEBUGUPDATE,
  PLVCUPLLREFCLKPL,
  PLVCURAWRSTN,
  PLVCURREADYAXILITEAPB,
  PLVCUSCANCHOPPTRIGGERN,
  PLVCUSCANCLK,
  PLVCUSCANEDTBYPASSN,
  PLVCUSCANEDTCLK,
  PLVCUSCANEDTLOWPENN,
  PLVCUSCANEDTUPDATEN,
  PLVCUSCANENABLECLKCTRLN,
  PLVCUSCANENN,
  PLVCUSCANINCLKCTRL,
  PLVCUSCANINDEC,
  PLVCUSCANINENC,
  PLVCUSCANINTOP,
  PLVCUSCANMODEN,
  PLVCUSCANPARTCTRLN,
  PLVCUSCANRAMBYPASSN,
  PLVCUSCANRESETN,
  PLVCUSCANSPAREIN,
  PLVCUSCANTESTTYPEN,
  PLVCUSCANWRAPCLK,
  PLVCUSCANWRAPCTRLN,
  PLVCUSPAREPORTIN1,
  PLVCUSPAREPORTIN10,
  PLVCUSPAREPORTIN11,
  PLVCUSPAREPORTIN12,
  PLVCUSPAREPORTIN13,
  PLVCUSPAREPORTIN2,
  PLVCUSPAREPORTIN3,
  PLVCUSPAREPORTIN4,
  PLVCUSPAREPORTIN5,
  PLVCUSPAREPORTIN6,
  PLVCUSPAREPORTIN7,
  PLVCUSPAREPORTIN8,
  PLVCUSPAREPORTIN9,
  PLVCUWDATAAXILITEAPB,
  PLVCUWSTRBAXILITEAPB,
  PLVCUWVALIDAXILITEAPB,
  VCUPLLTESTCKSEL,
  VCUPLLTESTFRACTCLKSEL,
  VCUPLLTESTFRACTEN,
  VCUPLLTESTSEL,
  VCUTESTIN
);
   output VCUPLARREADYAXILITEAPB;
   output VCUPLAWREADYAXILITEAPB;
   output VCUPLBVALIDAXILITEAPB;
   output VCUPLCORESTATUSCLKPLL;
   output VCUPLDECARPROT0;
   output VCUPLDECARPROT1;
   output VCUPLDECARVALID0;
   output VCUPLDECARVALID1;
   output VCUPLDECAWPROT0;
   output VCUPLDECAWPROT1;
   output VCUPLDECAWVALID0;
   output VCUPLDECAWVALID1;
   output VCUPLDECBREADY0;
   output VCUPLDECBREADY1;
   output VCUPLDECRREADY0;
   output VCUPLDECRREADY1;
   output VCUPLDECWLAST0;
   output VCUPLDECWLAST1;
   output VCUPLDECWVALID0;
   output VCUPLDECWVALID1;
   output VCUPLENCALL2CRVALID;
   output VCUPLENCALL2CWVALID;
   output VCUPLENCARPROT0;
   output VCUPLENCARPROT1;
   output VCUPLENCARVALID0;
   output VCUPLENCARVALID1;
   output VCUPLENCAWPROT0;
   output VCUPLENCAWPROT1;
   output VCUPLENCAWVALID0;
   output VCUPLENCAWVALID1;
   output VCUPLENCBREADY0;
   output VCUPLENCBREADY1;
   output VCUPLENCRREADY0;
   output VCUPLENCRREADY1;
   output VCUPLENCWLAST0;
   output VCUPLENCWLAST1;
   output VCUPLENCWVALID0;
   output VCUPLENCWVALID1;
   output VCUPLIOCHARDECAXI0DATAOUT;
   output VCUPLIOCHARDECAXI1DATAOUT;
   output VCUPLIOCHARENCAXI0DATAOUT;
   output VCUPLIOCHARENCAXI1DATAOUT;
   output VCUPLIOCHARENCCACHEDATAOUT;
   output VCUPLIOCHARMCUAXIDATAOUT;
   output VCUPLMBISTCOMPARATORVALUE;
   output VCUPLMBISTJTAPTDO;
   output VCUPLMCUMAXIICDCARLOCK;
   output VCUPLMCUMAXIICDCARVALID;
   output VCUPLMCUMAXIICDCAWLOCK;
   output VCUPLMCUMAXIICDCAWVALID;
   output VCUPLMCUMAXIICDCBREADY;
   output VCUPLMCUMAXIICDCRREADY;
   output VCUPLMCUMAXIICDCWLAST;
   output VCUPLMCUMAXIICDCWVALID;
   output VCUPLMCUSTATUSCLKPLL;
   output VCUPLMCUVDECDEBUGTDO;
   output VCUPLMCUVENCDEBUGTDO;
   output VCUPLPINTREQ;
   output VCUPLPLLSTATUSPLLLOCK;
   output VCUPLPWRSUPPLYSTATUSVCCAUX;
   output VCUPLPWRSUPPLYSTATUSVCUINT;
   output VCUPLRVALIDAXILITEAPB;
   output VCUPLSCANOUTCLKCTRL;
   output VCUPLWREADYAXILITEAPB;
   output VCURSTESTPLLLOCK;
   output [127:0] VCUPLDECWDATA0;
   output [127:0] VCUPLDECWDATA1;
   output [127:0] VCUPLENCWDATA0;
   output [127:0] VCUPLENCWDATA1;
   output [16:0] VCUPLENCALL2CADDR;
   output [1:0] VCUPLBRESPAXILITEAPB;
   output [1:0] VCUPLDECARBURST0;
   output [1:0] VCUPLDECARBURST1;
   output [1:0] VCUPLDECAWBURST0;
   output [1:0] VCUPLDECAWBURST1;
   output [1:0] VCUPLENCARBURST0;
   output [1:0] VCUPLENCARBURST1;
   output [1:0] VCUPLENCAWBURST0;
   output [1:0] VCUPLENCAWBURST1;
   output [1:0] VCUPLLTESTCLKOUT;
   output [1:0] VCUPLMBISTSPAREOUT;
   output [1:0] VCUPLMCUMAXIICDCARBURST;
   output [1:0] VCUPLMCUMAXIICDCAWBURST;
   output [1:0] VCUPLRRESPAXILITEAPB;
   output [1:0] VCUPLSPAREPORTOUT1;
   output [1:0] VCUPLSPAREPORTOUT2;
   output [1:0] VCUPLSPAREPORTOUT3;
   output [1:0] VCUPLSPAREPORTOUT4;
   output [1:0] VCUPLSPAREPORTOUT5;
   output [1:0] VCUPLSPAREPORTOUT6;
   output [1:0] VCUPLSPAREPORTOUT7;
   output [1:0] VCUPLSPAREPORTOUT8;
   output [2:0] VCUPLDECARSIZE0;
   output [2:0] VCUPLDECARSIZE1;
   output [2:0] VCUPLDECAWSIZE0;
   output [2:0] VCUPLDECAWSIZE1;
   output [2:0] VCUPLENCARSIZE0;
   output [2:0] VCUPLENCARSIZE1;
   output [2:0] VCUPLENCAWSIZE0;
   output [2:0] VCUPLENCAWSIZE1;
   output [2:0] VCUPLMCUMAXIICDCARID;
   output [2:0] VCUPLMCUMAXIICDCARPROT;
   output [2:0] VCUPLMCUMAXIICDCARSIZE;
   output [2:0] VCUPLMCUMAXIICDCAWID;
   output [2:0] VCUPLMCUMAXIICDCAWPROT;
   output [2:0] VCUPLMCUMAXIICDCAWSIZE;
   output [2:0] VCUPLSCANOUTDEC0;
   output [2:0] VCUPLSCANOUTDEC1;
   output [2:0] VCUPLSCANOUTENC0;
   output [2:0] VCUPLSCANOUTENC1;
   output [2:0] VCUPLSCANOUTENC2;
   output [2:0] VCUPLSCANOUTENC3;
   output [2:0] VCUPLSCANOUTTOP;
   output [319:0] VCUPLENCALL2CWDATA;
   output [31:0] VCUPLLTESTOUT;
   output [31:0] VCUPLMCUMAXIICDCWDATA;
   output [31:0] VCUPLRDATAAXILITEAPB;
   output [3:0] VCUPLDECARCACHE0;
   output [3:0] VCUPLDECARCACHE1;
   output [3:0] VCUPLDECARID0;
   output [3:0] VCUPLDECARID1;
   output [3:0] VCUPLDECARQOS0;
   output [3:0] VCUPLDECARQOS1;
   output [3:0] VCUPLDECAWCACHE0;
   output [3:0] VCUPLDECAWCACHE1;
   output [3:0] VCUPLDECAWID0;
   output [3:0] VCUPLDECAWID1;
   output [3:0] VCUPLDECAWQOS0;
   output [3:0] VCUPLDECAWQOS1;
   output [3:0] VCUPLENCARCACHE0;
   output [3:0] VCUPLENCARCACHE1;
   output [3:0] VCUPLENCARID0;
   output [3:0] VCUPLENCARID1;
   output [3:0] VCUPLENCARQOS0;
   output [3:0] VCUPLENCARQOS1;
   output [3:0] VCUPLENCAWCACHE0;
   output [3:0] VCUPLENCAWCACHE1;
   output [3:0] VCUPLENCAWID0;
   output [3:0] VCUPLENCAWID1;
   output [3:0] VCUPLENCAWQOS0;
   output [3:0] VCUPLENCAWQOS1;
   output [3:0] VCUPLMCUMAXIICDCARCACHE;
   output [3:0] VCUPLMCUMAXIICDCARQOS;
   output [3:0] VCUPLMCUMAXIICDCAWCACHE;
   output [3:0] VCUPLMCUMAXIICDCAWQOS;
   output [3:0] VCUPLMCUMAXIICDCWSTRB;
   output [43:0] VCUPLDECARADDR0;
   output [43:0] VCUPLDECARADDR1;
   output [43:0] VCUPLDECAWADDR0;
   output [43:0] VCUPLDECAWADDR1;
   output [43:0] VCUPLENCARADDR0;
   output [43:0] VCUPLENCARADDR1;
   output [43:0] VCUPLENCAWADDR0;
   output [43:0] VCUPLENCAWADDR1;
   output [43:0] VCUPLMCUMAXIICDCARADDR;
   output [43:0] VCUPLMCUMAXIICDCAWADDR;
   output [53:0] VCUTESTOUT;
   output [5:0] VCUPLSCANSPAREOUT;
   output [5:0] VCUPLSPAREPORTOUT10;
   output [5:0] VCUPLSPAREPORTOUT11;
   output [5:0] VCUPLSPAREPORTOUT12;
   output [5:0] VCUPLSPAREPORTOUT13;
   output [5:0] VCUPLSPAREPORTOUT9;
   output [7:0] VCUPLDECARLEN0;
   output [7:0] VCUPLDECARLEN1;
   output [7:0] VCUPLDECAWLEN0;
   output [7:0] VCUPLDECAWLEN1;
   output [7:0] VCUPLENCARLEN0;
   output [7:0] VCUPLENCARLEN1;
   output [7:0] VCUPLENCAWLEN0;
   output [7:0] VCUPLENCAWLEN1;
   output [7:0] VCUPLMCUMAXIICDCARLEN;
   output [7:0] VCUPLMCUMAXIICDCAWLEN;
   input INITPLVCUGASKETCLAMPCONTROLLVLSHVCCINTD;
   input PLVCUARVALIDAXILITEAPB;
   input PLVCUAWVALIDAXILITEAPB;
   input PLVCUAXIDECCLK;
   input PLVCUAXIENCCLK;
   input PLVCUAXILITECLK;
   input PLVCUAXIMCUCLK;
   input PLVCUBREADYAXILITEAPB;
   input PLVCUCORECLK;
   input PLVCUDECARREADY0;
   input PLVCUDECARREADY1;
   input PLVCUDECAWREADY0;
   input PLVCUDECAWREADY1;
   input PLVCUDECBVALID0;
   input PLVCUDECBVALID1;
   input PLVCUDECRLAST0;
   input PLVCUDECRLAST1;
   input PLVCUDECRVALID0;
   input PLVCUDECRVALID1;
   input PLVCUDECWREADY0;
   input PLVCUDECWREADY1;
   input PLVCUENCALL2CRREADY;
   input PLVCUENCARREADY0;
   input PLVCUENCARREADY1;
   input PLVCUENCAWREADY0;
   input PLVCUENCAWREADY1;
   input PLVCUENCBVALID0;
   input PLVCUENCBVALID1;
   input PLVCUENCL2CCLK;
   input PLVCUENCRLAST0;
   input PLVCUENCRLAST1;
   input PLVCUENCRVALID0;
   input PLVCUENCRVALID1;
   input PLVCUENCWREADY0;
   input PLVCUENCWREADY1;
   input PLVCUGLOBALCFGRESET;
   input PLVCUIOCHARDATAINSELN;
   input PLVCUIOCHARDECAXI0DATAIN;
   input PLVCUIOCHARDECAXI1DATAIN;
   input PLVCUIOCHARENCAXI0DATAIN;
   input PLVCUIOCHARENCAXI1DATAIN;
   input PLVCUIOCHARENCCACHEDATAIN;
   input PLVCUIOCHARMCUAXIDATAIN;
   input PLVCUMBISTENABLEN;
   input PLVCUMBISTJTAPTCK;
   input PLVCUMBISTJTAPTDI;
   input PLVCUMBISTJTAPTMS;
   input PLVCUMBISTJTAPTRST;
   input PLVCUMCUCLK;
   input PLVCUMCUMAXIICDCARREADY;
   input PLVCUMCUMAXIICDCAWREADY;
   input PLVCUMCUMAXIICDCBVALID;
   input PLVCUMCUMAXIICDCRLAST;
   input PLVCUMCUMAXIICDCRVALID;
   input PLVCUMCUMAXIICDCWREADY;
   input PLVCUMCUVDECDEBUGCAPTURE;
   input PLVCUMCUVDECDEBUGCLK;
   input PLVCUMCUVDECDEBUGRST;
   input PLVCUMCUVDECDEBUGSHIFT;
   input PLVCUMCUVDECDEBUGSYSRST;
   input PLVCUMCUVDECDEBUGTDI;
   input PLVCUMCUVDECDEBUGUPDATE;
   input PLVCUMCUVENCDEBUGCAPTURE;
   input PLVCUMCUVENCDEBUGCLK;
   input PLVCUMCUVENCDEBUGRST;
   input PLVCUMCUVENCDEBUGSHIFT;
   input PLVCUMCUVENCDEBUGSYSRST;
   input PLVCUMCUVENCDEBUGTDI;
   input PLVCUMCUVENCDEBUGUPDATE;
   input PLVCUPLLREFCLKPL;
   input PLVCURAWRSTN;
   input PLVCURREADYAXILITEAPB;
   input PLVCUSCANCHOPPTRIGGERN;
   input PLVCUSCANCLK;
   input PLVCUSCANEDTBYPASSN;
   input PLVCUSCANEDTCLK;
   input PLVCUSCANEDTLOWPENN;
   input PLVCUSCANEDTUPDATEN;
   input PLVCUSCANENABLECLKCTRLN;
   input PLVCUSCANENN;
   input PLVCUSCANINCLKCTRL;
   input PLVCUSCANMODEN;
   input PLVCUSCANRAMBYPASSN;
   input PLVCUSCANRESETN;
   input PLVCUSCANTESTTYPEN;
   input PLVCUSCANWRAPCLK;
   input PLVCUWVALIDAXILITEAPB;
   input VCUPLLTESTFRACTCLKSEL;
   input VCUPLLTESTFRACTEN;
   input [127:0] PLVCUDECRDATA0;
   input [127:0] PLVCUDECRDATA1;
   input [127:0] PLVCUENCRDATA0;
   input [127:0] PLVCUENCRDATA1;
   input [19:0] PLVCUARADDRAXILITEAPB;
   input [19:0] PLVCUAWADDRAXILITEAPB;
   input [1:0] PLVCUDECBRESP0;
   input [1:0] PLVCUDECBRESP1;
   input [1:0] PLVCUDECRRESP0;
   input [1:0] PLVCUDECRRESP1;
   input [1:0] PLVCUENCBRESP0;
   input [1:0] PLVCUENCBRESP1;
   input [1:0] PLVCUENCRRESP0;
   input [1:0] PLVCUENCRRESP1;
   input [1:0] PLVCUMBISTSPAREIN;
   input [1:0] PLVCUMCUMAXIICDCBRESP;
   input [1:0] PLVCUMCUMAXIICDCRRESP;
   input [1:0] PLVCUSCANWRAPCTRLN;
   input [2:0] PLVCUARPROTAXILITEAPB;
   input [2:0] PLVCUAWPROTAXILITEAPB;
   input [2:0] PLVCUMCUMAXIICDCBID;
   input [2:0] PLVCUMCUMAXIICDCRID;
   input [2:0] PLVCUSCANINDEC;
   input [2:0] PLVCUSCANINENC;
   input [2:0] PLVCUSCANINTOP;
   input [2:0] VCUPLLTESTCKSEL;
   input [319:0] PLVCUENCALL2CRDATA;
   input [31:0] PLVCUMCUMAXIICDCRDATA;
   input [31:0] PLVCUWDATAAXILITEAPB;
   input [3:0] PLVCUDECBID0;
   input [3:0] PLVCUDECBID1;
   input [3:0] PLVCUDECRID0;
   input [3:0] PLVCUDECRID1;
   input [3:0] PLVCUENCBID0;
   input [3:0] PLVCUENCBID1;
   input [3:0] PLVCUENCRID0;
   input [3:0] PLVCUENCRID1;
   input [3:0] PLVCUWSTRBAXILITEAPB;
   input [3:0] VCUPLLTESTSEL;
   input [53:0] VCUTESTIN;
   input [5:0] PLVCUSCANSPAREIN;
   input [5:0] PLVCUSPAREPORTIN1;
   input [5:0] PLVCUSPAREPORTIN10;
   input [5:0] PLVCUSPAREPORTIN11;
   input [5:0] PLVCUSPAREPORTIN12;
   input [5:0] PLVCUSPAREPORTIN13;
   input [5:0] PLVCUSPAREPORTIN2;
   input [5:0] PLVCUSPAREPORTIN3;
   input [5:0] PLVCUSPAREPORTIN4;
   input [5:0] PLVCUSPAREPORTIN5;
   input [5:0] PLVCUSPAREPORTIN6;
   input [5:0] PLVCUSPAREPORTIN7;
   input [5:0] PLVCUSPAREPORTIN8;
   input [5:0] PLVCUSPAREPORTIN9;
   input [6:0] PLVCUSCANPARTCTRLN;
   input [7:0] PLVCUMCUVDECDEBUGREGEN;
   input [7:0] PLVCUMCUVENCDEBUGREGEN;
endmodule

(* BOX_TYPE="PRIMITIVE" *) // Verilog-2001
module XADC_TEST (
  ALM,
  BUSY,
  CHANNEL,
  DO,
  DRDY,
  EOC,
  EOS,
  JTAGBUSY,
  JTAGLOCKED,
  JTAGMODIFIED,
  MUXADDR,
  OT,
  TESTADCOUT,
  TESTDB,
  TESTSO,
  TESTTDO,
  CONVST,
  CONVSTCLK,
  DADDR,
  DCLK,
  DEN,
  DI,
  DWE,
  RESET,
  TESTADCCLK,
  TESTADCIN,
  TESTADCIN2,
  TESTCAPTURE,
  TESTDRCK,
  TESTENJTAG,
  TESTRST,
  TESTSCANCLK,
  TESTSCANMODE,
  TESTSCANRESET,
  TESTSE,
  TESTSEL,
  TESTSHIFT,
  TESTSI,
  TESTTDI,
  TESTUPDATE,
  VAUXN,
  VAUXP,
  VN,
  VP
);
  parameter [15:0] INIT_40 = 16'h0000;
  parameter [15:0] INIT_41 = 16'h0000;
  parameter [15:0] INIT_42 = 16'h0800;
  parameter [15:0] INIT_43 = 16'h0000;
  parameter [15:0] INIT_44 = 16'h0000;
  parameter [15:0] INIT_45 = 16'h0000;
  parameter [15:0] INIT_46 = 16'h0000;
  parameter [15:0] INIT_47 = 16'h0000;
  parameter [15:0] INIT_48 = 16'h0000;
  parameter [15:0] INIT_49 = 16'h0000;
  parameter [15:0] INIT_4A = 16'h0000;
  parameter [15:0] INIT_4B = 16'h0000;
  parameter [15:0] INIT_4C = 16'h0000;
  parameter [15:0] INIT_4D = 16'h0000;
  parameter [15:0] INIT_4E = 16'h0000;
  parameter [15:0] INIT_4F = 16'h0000;
  parameter [15:0] INIT_50 = 16'h0000;
  parameter [15:0] INIT_51 = 16'h0000;
  parameter [15:0] INIT_52 = 16'h0000;
  parameter [15:0] INIT_53 = 16'h0000;
  parameter [15:0] INIT_54 = 16'h0000;
  parameter [15:0] INIT_55 = 16'h0000;
  parameter [15:0] INIT_56 = 16'h0000;
  parameter [15:0] INIT_57 = 16'h0000;
  parameter [15:0] INIT_58 = 16'h0000;
  parameter [15:0] INIT_59 = 16'h0000;
  parameter [15:0] INIT_5A = 16'h0000;
  parameter [15:0] INIT_5B = 16'h0000;
  parameter [15:0] INIT_5C = 16'h0000;
  parameter [15:0] INIT_5D = 16'h0000;
  parameter [15:0] INIT_5E = 16'h0000;
  parameter [15:0] INIT_5F = 16'h0000;
  parameter [15:0] SYSMON_TEST_A = 16'h0007;
  parameter [15:0] SYSMON_TEST_B = 16'h0000;
  parameter [15:0] SYSMON_TEST_C = 16'h0000;
  parameter [15:0] SYSMON_TEST_D = 16'h0000;
  parameter [15:0] SYSMON_TEST_E = 16'h0000;
   output BUSY;
   output DRDY;
   output EOC;
   output EOS;
   output JTAGBUSY;
   output JTAGLOCKED;
   output JTAGMODIFIED;
   output OT;
   output TESTTDO;
   output [15:0] DO;
   output [15:0] TESTDB;
   output [19:0] TESTADCOUT;
   output [4:0] CHANNEL;
   output [4:0] MUXADDR;
   output [4:0] TESTSO;
   output [7:0] ALM;
   input CONVST;
   input CONVSTCLK;
   input DCLK;
   input DEN;
   input DWE;
   input RESET;
   input TESTCAPTURE;
   input TESTDRCK;
   input TESTENJTAG;
   input TESTRST;
   input TESTSCANRESET;
   input TESTSEL;
   input TESTSHIFT;
   input TESTTDI;
   input TESTUPDATE;
   input VN;
   input VP;
   input [15:0] DI;
   input [15:0] VAUXN;
   input [15:0] VAUXP;
   input [19:0] TESTADCIN;
   input [19:0] TESTADCIN2;
   input [3:0] TESTADCCLK;
   input [4:0] TESTSCANCLK;
   input [4:0] TESTSCANMODE;
   input [4:0] TESTSE;
   input [4:0] TESTSI;
   input [6:0] DADDR;
endmodule

// END COMPONENTS
