Classic Timing Analyzer report for change
Sun Mar 10 20:09:51 2019
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'alarm_clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+---------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                        ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+---------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 10.628 ns                        ; clk                       ; hr_low_setting_o[3]~reg0  ; --         ; alarm_clk ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.772 ns                        ; hr_low_setting_o[0]~reg0  ; hr_low_setting_o[0]       ; alarm_clk  ; --        ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 14.525 ns                        ; mode                      ; LED_hr                    ; --         ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.837 ns                        ; change                    ; change_t                  ; --         ; alarm_clk ; 0            ;
; Clock Setup: 'alarm_clk'     ; N/A   ; None          ; 202.14 MHz ( period = 4.947 ns ) ; min_low_setting_o[1]~reg0 ; min_low_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                           ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+---------------------------+------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; alarm_clk       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'alarm_clk'                                                                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 202.14 MHz ( period = 4.947 ns )               ; min_low_setting_o[1]~reg0  ; min_low_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.686 ns                ;
; N/A   ; 203.17 MHz ( period = 4.922 ns )               ; hr_low_setting_o[0]~reg0   ; hr_low_setting_o[1]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.661 ns                ;
; N/A   ; 203.54 MHz ( period = 4.913 ns )               ; hr_low_setting_o[1]~reg0   ; hr_high_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.652 ns                ;
; N/A   ; 204.25 MHz ( period = 4.896 ns )               ; hr_low_setting_o[0]~reg0   ; hr_low_setting_o[2]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.635 ns                ;
; N/A   ; 204.58 MHz ( period = 4.888 ns )               ; hr_low_setting_o[1]~reg0   ; hr_high_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.627 ns                ;
; N/A   ; 207.51 MHz ( period = 4.819 ns )               ; hr_low_setting_o[3]~reg0   ; hr_low_setting_o[3]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.558 ns                ;
; N/A   ; 210.30 MHz ( period = 4.755 ns )               ; hr_low_setting_o[0]~reg0   ; hr_high_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.494 ns                ;
; N/A   ; 210.79 MHz ( period = 4.744 ns )               ; hr_low_setting_o[1]~reg0   ; hr_high_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.483 ns                ;
; N/A   ; 211.42 MHz ( period = 4.730 ns )               ; hr_low_setting_o[0]~reg0   ; hr_high_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.469 ns                ;
; N/A   ; 212.27 MHz ( period = 4.711 ns )               ; mode_t                     ; hr_low_setting_o[1]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.450 ns                ;
; N/A   ; 212.31 MHz ( period = 4.710 ns )               ; hr_low_setting_o[3]~reg0   ; hr_low_setting_o[2]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.449 ns                ;
; N/A   ; 212.36 MHz ( period = 4.709 ns )               ; min_low_setting_o[0]~reg0  ; min_low_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.448 ns                ;
; N/A   ; 212.36 MHz ( period = 4.709 ns )               ; min_low_setting_o[0]~reg0  ; min_high_setting_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.448 ns                ;
; N/A   ; 213.27 MHz ( period = 4.689 ns )               ; hr_low_setting_o[3]~reg0   ; hr_high_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.428 ns                ;
; N/A   ; 213.63 MHz ( period = 4.681 ns )               ; hr_low_setting_o[1]~reg0   ; hr_low_setting_o[2]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.420 ns                ;
; N/A   ; 214.41 MHz ( period = 4.664 ns )               ; hr_low_setting_o[3]~reg0   ; hr_high_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.403 ns                ;
; N/A   ; 215.66 MHz ( period = 4.637 ns )               ; hr_low_setting_o[0]~reg0   ; hr_low_setting_o[3]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.376 ns                ;
; N/A   ; 216.22 MHz ( period = 4.625 ns )               ; change_t                   ; hr_low_setting_o[3]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.364 ns                ;
; N/A   ; 216.22 MHz ( period = 4.625 ns )               ; hr_low_setting_o[2]~reg0   ; hr_high_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.364 ns                ;
; N/A   ; 217.01 MHz ( period = 4.608 ns )               ; change_t                   ; hr_low_setting_o[1]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.347 ns                ;
; N/A   ; 217.39 MHz ( period = 4.600 ns )               ; hr_low_setting_o[2]~reg0   ; hr_high_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.339 ns                ;
; N/A   ; 218.05 MHz ( period = 4.586 ns )               ; hr_low_setting_o[0]~reg0   ; hr_high_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.325 ns                ;
; N/A   ; 218.15 MHz ( period = 4.584 ns )               ; change_t                   ; min_high_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.323 ns                ;
; N/A   ; 218.15 MHz ( period = 4.584 ns )               ; change_t                   ; min_high_setting_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.323 ns                ;
; N/A   ; 218.77 MHz ( period = 4.571 ns )               ; hr_low_setting_o[0]~reg0   ; hr_high_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.310 ns                ;
; N/A   ; 218.77 MHz ( period = 4.571 ns )               ; min_low_setting_o[2]~reg0  ; min_low_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.310 ns                ;
; N/A   ; 218.77 MHz ( period = 4.571 ns )               ; min_low_setting_o[2]~reg0  ; min_high_setting_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.310 ns                ;
; N/A   ; 219.68 MHz ( period = 4.552 ns )               ; hr_low_setting_o[1]~reg0   ; hr_low_setting_o[1]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.291 ns                ;
; N/A   ; 220.26 MHz ( period = 4.540 ns )               ; hr_low_setting_o[1]~reg0   ; hr_low_setting_o[3]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.279 ns                ;
; N/A   ; 221.24 MHz ( period = 4.520 ns )               ; hr_low_setting_o[3]~reg0   ; hr_high_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.259 ns                ;
; N/A   ; 221.63 MHz ( period = 4.512 ns )               ; hr_low_setting_o[2]~reg0   ; hr_low_setting_o[2]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.251 ns                ;
; N/A   ; 222.07 MHz ( period = 4.503 ns )               ; change_t                   ; min_low_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.242 ns                ;
; N/A   ; 224.42 MHz ( period = 4.456 ns )               ; hr_low_setting_o[2]~reg0   ; hr_high_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.195 ns                ;
; N/A   ; 225.07 MHz ( period = 4.443 ns )               ; min_high_setting_o[1]~reg0 ; min_high_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.182 ns                ;
; N/A   ; 225.78 MHz ( period = 4.429 ns )               ; min_low_setting_o[0]~reg0  ; min_high_setting_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.168 ns                ;
; N/A   ; 225.84 MHz ( period = 4.428 ns )               ; min_low_setting_o[0]~reg0  ; min_high_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.167 ns                ;
; N/A   ; 226.71 MHz ( period = 4.411 ns )               ; mode_t                     ; min_low_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.150 ns                ;
; N/A   ; 227.43 MHz ( period = 4.397 ns )               ; min_low_setting_o[1]~reg0  ; min_high_setting_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.136 ns                ;
; N/A   ; 228.05 MHz ( period = 4.385 ns )               ; hr_low_setting_o[3]~reg0   ; hr_high_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.124 ns                ;
; N/A   ; 228.41 MHz ( period = 4.378 ns )               ; mode_t                     ; min_low_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.117 ns                ;
; N/A   ; 229.57 MHz ( period = 4.356 ns )               ; hr_low_setting_o[1]~reg0   ; hr_high_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.095 ns                ;
; N/A   ; 229.67 MHz ( period = 4.354 ns )               ; change_t                   ; hr_high_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.093 ns                ;
; N/A   ; 229.67 MHz ( period = 4.354 ns )               ; change_t                   ; hr_high_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.093 ns                ;
; N/A   ; 229.67 MHz ( period = 4.354 ns )               ; change_t                   ; hr_high_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.093 ns                ;
; N/A   ; 229.67 MHz ( period = 4.354 ns )               ; change_t                   ; hr_high_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.093 ns                ;
; N/A   ; 230.15 MHz ( period = 4.345 ns )               ; change_t                   ; min_low_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.084 ns                ;
; N/A   ; 230.41 MHz ( period = 4.340 ns )               ; hr_low_setting_o[2]~reg0   ; hr_low_setting_o[3]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.079 ns                ;
; N/A   ; 231.05 MHz ( period = 4.328 ns )               ; hr_low_setting_o[3]~reg0   ; hr_low_setting_o[1]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.067 ns                ;
; N/A   ; 231.75 MHz ( period = 4.315 ns )               ; min_high_setting_o[1]~reg0 ; min_high_setting_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.054 ns                ;
; N/A   ; 232.99 MHz ( period = 4.292 ns )               ; min_high_setting_o[1]~reg0 ; min_high_setting_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.031 ns                ;
; N/A   ; 233.05 MHz ( period = 4.291 ns )               ; min_low_setting_o[2]~reg0  ; min_high_setting_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.030 ns                ;
; N/A   ; 233.10 MHz ( period = 4.290 ns )               ; min_low_setting_o[2]~reg0  ; min_high_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.029 ns                ;
; N/A   ; 233.26 MHz ( period = 4.287 ns )               ; min_low_setting_o[3]~reg0  ; min_low_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.026 ns                ;
; N/A   ; 233.26 MHz ( period = 4.287 ns )               ; min_low_setting_o[3]~reg0  ; min_high_setting_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.026 ns                ;
; N/A   ; 234.52 MHz ( period = 4.264 ns )               ; hr_low_setting_o[2]~reg0   ; hr_low_setting_o[1]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.003 ns                ;
; N/A   ; 238.83 MHz ( period = 4.187 ns )               ; hr_low_setting_o[2]~reg0   ; hr_high_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.926 ns                ;
; N/A   ; 239.92 MHz ( period = 4.168 ns )               ; hr_high_setting_o[2]~reg0  ; hr_low_setting_o[2]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.907 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns )               ; mode_t                     ; hr_high_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.876 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns )               ; mode_t                     ; hr_high_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.876 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns )               ; mode_t                     ; hr_high_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.876 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns )               ; mode_t                     ; hr_high_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.876 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; mode_t                     ; hr_low_setting_o[3]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.856 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; min_low_setting_o[1]~reg0  ; min_high_setting_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.856 ns                ;
; N/A   ; 242.95 MHz ( period = 4.116 ns )               ; min_low_setting_o[1]~reg0  ; min_high_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.855 ns                ;
; N/A   ; 243.90 MHz ( period = 4.100 ns )               ; mode_t                     ; hr_low_setting_o[2]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.839 ns                ;
; N/A   ; 244.38 MHz ( period = 4.092 ns )               ; min_high_setting_o[0]~reg0 ; min_high_setting_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.831 ns                ;
; N/A   ; 244.44 MHz ( period = 4.091 ns )               ; clk_t                      ; hr_low_setting_o[3]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.830 ns                ;
; N/A   ; 244.44 MHz ( period = 4.091 ns )               ; min_low_setting_o[0]~reg0  ; min_high_setting_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.830 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; clk_t                      ; hr_low_setting_o[1]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.813 ns                ;
; N/A   ; 246.91 MHz ( period = 4.050 ns )               ; clk_t                      ; min_high_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.789 ns                ;
; N/A   ; 246.91 MHz ( period = 4.050 ns )               ; clk_t                      ; min_high_setting_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.789 ns                ;
; N/A   ; 248.94 MHz ( period = 4.017 ns )               ; change_t                   ; min_low_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.756 ns                ;
; N/A   ; 249.07 MHz ( period = 4.015 ns )               ; change_t                   ; min_low_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.754 ns                ;
; N/A   ; 249.56 MHz ( period = 4.007 ns )               ; min_low_setting_o[3]~reg0  ; min_high_setting_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.746 ns                ;
; N/A   ; 249.63 MHz ( period = 4.006 ns )               ; min_low_setting_o[3]~reg0  ; min_high_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.745 ns                ;
; N/A   ; 249.69 MHz ( period = 4.005 ns )               ; mode_t                     ; min_high_setting_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.744 ns                ;
; N/A   ; 249.81 MHz ( period = 4.003 ns )               ; mode_t                     ; min_high_setting_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.742 ns                ;
; N/A   ; 251.95 MHz ( period = 3.969 ns )               ; clk_t                      ; min_low_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.708 ns                ;
; N/A   ; 252.97 MHz ( period = 3.953 ns )               ; min_low_setting_o[2]~reg0  ; min_high_setting_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.692 ns                ;
; N/A   ; 253.81 MHz ( period = 3.940 ns )               ; mode_t                     ; min_high_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.679 ns                ;
; N/A   ; 253.81 MHz ( period = 3.940 ns )               ; mode_t                     ; min_high_setting_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.679 ns                ;
; N/A   ; 257.93 MHz ( period = 3.877 ns )               ; change_t                   ; hr_low_setting_o[0]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; mode_t                     ; min_low_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.602 ns                ;
; N/A   ; 259.81 MHz ( period = 3.849 ns )               ; hr_high_setting_o[2]~reg0  ; hr_high_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.588 ns                ;
; N/A   ; 260.08 MHz ( period = 3.845 ns )               ; hr_high_setting_o[2]~reg0  ; hr_high_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 260.21 MHz ( period = 3.843 ns )               ; hr_high_setting_o[2]~reg0  ; hr_high_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.582 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; clk_t                      ; hr_high_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.559 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; clk_t                      ; hr_high_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.559 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; clk_t                      ; hr_high_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.559 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; clk_t                      ; hr_high_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.559 ns                ;
; N/A   ; 262.40 MHz ( period = 3.811 ns )               ; clk_t                      ; min_low_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.550 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns )               ; change_t                   ; min_high_setting_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.543 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns )               ; change_t                   ; min_high_setting_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.543 ns                ;
; N/A   ; 264.62 MHz ( period = 3.779 ns )               ; min_low_setting_o[1]~reg0  ; min_high_setting_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.518 ns                ;
; N/A   ; 269.76 MHz ( period = 3.707 ns )               ; min_high_setting_o[0]~reg0 ; min_high_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.446 ns                ;
; N/A   ; 269.91 MHz ( period = 3.705 ns )               ; mode_t                     ; min_low_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.444 ns                ;
; N/A   ; 270.86 MHz ( period = 3.692 ns )               ; min_high_setting_o[3]~reg0 ; min_high_setting_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.431 ns                ;
; N/A   ; 270.93 MHz ( period = 3.691 ns )               ; min_high_setting_o[3]~reg0 ; min_high_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.430 ns                ;
; N/A   ; 271.59 MHz ( period = 3.682 ns )               ; hr_high_setting_o[3]~reg0  ; hr_low_setting_o[2]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns )               ; min_low_setting_o[3]~reg0  ; min_high_setting_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.408 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_high_setting_o[0]~reg0 ; min_high_setting_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.295 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_high_setting_o[2]~reg0 ; min_high_setting_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.248 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_high_setting_o[2]~reg0 ; min_high_setting_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clk_t                      ; min_low_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.222 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clk_t                      ; min_low_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_high_setting_o[0]~reg0 ; min_high_setting_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.208 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; mode_t                     ; hr_low_setting_o[0]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.178 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[3]~reg0  ; hr_high_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.102 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[3]~reg0  ; hr_high_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.098 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[3]~reg0  ; hr_high_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.096 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clk_t                      ; hr_low_setting_o[0]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.082 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_low_setting_o[1]~reg0  ; min_low_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clk_t                      ; min_high_setting_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clk_t                      ; min_high_setting_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_low_setting_o[2]~reg0  ; min_low_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; change_t                   ; hr_low_setting_o[2]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[2]~reg0  ; hr_high_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.879 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[0]~reg0  ; hr_low_setting_o[2]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_high_setting_o[3]~reg0 ; min_high_setting_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.822 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_high_setting_o[3]~reg0 ; min_high_setting_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.820 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_high_setting_o[1]~reg0 ; min_high_setting_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.815 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[0]~reg0  ; hr_high_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.672 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[0]~reg0  ; hr_high_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.647 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_high_setting_o[2]~reg0 ; min_high_setting_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.639 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_high_setting_o[2]~reg0 ; min_high_setting_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[1]~reg0  ; hr_high_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.592 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[1]~reg0  ; hr_high_setting_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[0]~reg0  ; hr_high_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[0]~reg0  ; hr_high_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.550 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[1]~reg0  ; hr_low_setting_o[2]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.491 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; clk_t                      ; hr_low_setting_o[2]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[3]~reg0  ; hr_high_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.393 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_low_setting_o[0]~reg0  ; min_low_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.204 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[1]~reg0  ; hr_high_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.172 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_setting_o[1]~reg0  ; hr_high_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.166 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_low_setting_o[2]~reg0  ; min_low_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_low_setting_o[0]~reg0  ; min_low_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 1.949 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_low_setting_o[3]~reg0  ; min_low_setting_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_low_setting_o[1]~reg0  ; min_low_setting_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; min_low_setting_o[0]~reg0  ; min_low_setting_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_low_setting_o[0]~reg0   ; hr_low_setting_o[0]~reg0   ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 1.150 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------+
; tsu                                                                                                ;
+-------+--------------+------------+-----------------------+----------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From                  ; To                         ; To Clock  ;
+-------+--------------+------------+-----------------------+----------------------------+-----------+
; N/A   ; None         ; 10.628 ns  ; clk                   ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A   ; None         ; 10.611 ns  ; clk                   ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
; N/A   ; None         ; 10.587 ns  ; clk                   ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A   ; None         ; 10.587 ns  ; clk                   ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A   ; None         ; 10.506 ns  ; clk                   ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 10.357 ns  ; clk                   ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 10.357 ns  ; clk                   ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 10.357 ns  ; clk                   ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 10.357 ns  ; clk                   ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 10.348 ns  ; clk                   ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 10.020 ns  ; clk                   ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 10.018 ns  ; clk                   ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 9.880 ns   ; clk                   ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A   ; None         ; 9.807 ns   ; clk                   ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A   ; None         ; 9.807 ns   ; clk                   ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A   ; None         ; 9.195 ns   ; clk                   ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A   ; None         ; 9.142 ns   ; min_low_setting_i[1]  ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.605 ns   ; choose                ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A   ; None         ; 8.588 ns   ; choose                ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
; N/A   ; None         ; 8.564 ns   ; choose                ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A   ; None         ; 8.564 ns   ; choose                ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A   ; None         ; 8.506 ns   ; turn                  ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
; N/A   ; None         ; 8.483 ns   ; choose                ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.334 ns   ; choose                ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.334 ns   ; choose                ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.334 ns   ; choose                ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.334 ns   ; choose                ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.325 ns   ; choose                ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.202 ns   ; change                ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A   ; None         ; 8.185 ns   ; change                ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
; N/A   ; None         ; 8.161 ns   ; change                ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A   ; None         ; 8.161 ns   ; change                ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A   ; None         ; 8.080 ns   ; change                ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.032 ns   ; turn                  ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A   ; None         ; 7.997 ns   ; choose                ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.995 ns   ; choose                ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.988 ns   ; turn                  ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A   ; None         ; 7.988 ns   ; turn                  ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A   ; None         ; 7.931 ns   ; change                ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.931 ns   ; change                ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.931 ns   ; change                ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.931 ns   ; change                ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.922 ns   ; change                ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.911 ns   ; turn                  ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.857 ns   ; choose                ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A   ; None         ; 7.784 ns   ; choose                ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A   ; None         ; 7.784 ns   ; choose                ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A   ; None         ; 7.753 ns   ; turn                  ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.655 ns   ; mode                  ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
; N/A   ; None         ; 7.594 ns   ; change                ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.592 ns   ; change                ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.454 ns   ; change                ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A   ; None         ; 7.425 ns   ; turn                  ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.423 ns   ; turn                  ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.381 ns   ; change                ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A   ; None         ; 7.381 ns   ; change                ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A   ; None         ; 7.284 ns   ; turn                  ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A   ; None         ; 7.211 ns   ; hr_high_setting_i[0]  ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 7.208 ns   ; turn                  ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A   ; None         ; 7.208 ns   ; turn                  ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A   ; None         ; 7.199 ns   ; min_high_setting_i[3] ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A   ; None         ; 7.172 ns   ; choose                ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A   ; None         ; 7.095 ns   ; turn                  ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A   ; None         ; 7.064 ns   ; hr_low_setting_i[2]   ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A   ; None         ; 7.060 ns   ; hr_low_setting_i[1]   ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
; N/A   ; None         ; 7.021 ns   ; clk                   ; clk_t                      ; alarm_clk ;
; N/A   ; None         ; 6.982 ns   ; min_low_setting_i[2]  ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.949 ns   ; mode                  ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A   ; None         ; 6.947 ns   ; mode                  ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A   ; None         ; 6.815 ns   ; mode                  ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A   ; None         ; 6.770 ns   ; mode                  ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A   ; None         ; 6.770 ns   ; mode                  ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A   ; None         ; 6.769 ns   ; change                ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A   ; None         ; 6.694 ns   ; mode                  ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.536 ns   ; mode                  ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.489 ns   ; mode                  ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.415 ns   ; mode                  ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A   ; None         ; 6.383 ns   ; mode                  ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A   ; None         ; 6.369 ns   ; mode                  ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.337 ns   ; hr_high_setting_i[2]  ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.318 ns   ; mode                  ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.286 ns   ; mode                  ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.184 ns   ; turn                  ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.184 ns   ; turn                  ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.184 ns   ; turn                  ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.184 ns   ; turn                  ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.110 ns   ; min_high_setting_i[1] ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A   ; None         ; 6.085 ns   ; mode                  ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.085 ns   ; mode                  ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 5.727 ns   ; min_high_setting_i[0] ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A   ; None         ; 5.581 ns   ; min_low_setting_i[0]  ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 5.422 ns   ; hr_high_setting_i[3]  ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 5.019 ns   ; hr_high_setting_i[1]  ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 4.894 ns   ; min_high_setting_i[2] ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A   ; None         ; 4.847 ns   ; min_low_setting_i[3]  ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 4.786 ns   ; hr_low_setting_i[0]   ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A   ; None         ; 4.511 ns   ; hr_low_setting_i[3]   ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A   ; None         ; 3.936 ns   ; mode                  ; mode_t                     ; alarm_clk ;
; N/A   ; None         ; 3.889 ns   ; change                ; change_t                   ; alarm_clk ;
+-------+--------------+------------+-----------------------+----------------------------+-----------+


+-----------------------------------------------------------------------------------------------------+
; tco                                                                                                 ;
+-------+--------------+------------+----------------------------+-----------------------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To                    ; From Clock ;
+-------+--------------+------------+----------------------------+-----------------------+------------+
; N/A   ; None         ; 11.772 ns  ; hr_low_setting_o[0]~reg0   ; hr_low_setting_o[0]   ; alarm_clk  ;
; N/A   ; None         ; 10.504 ns  ; min_low_setting_o[1]~reg0  ; min_low_setting_o[1]  ; alarm_clk  ;
; N/A   ; None         ; 10.499 ns  ; min_high_setting_o[3]~reg0 ; min_high_setting_o[3] ; alarm_clk  ;
; N/A   ; None         ; 10.143 ns  ; hr_high_setting_o[0]~reg0  ; hr_high_setting_o[0]  ; alarm_clk  ;
; N/A   ; None         ; 10.140 ns  ; hr_high_setting_o[3]~reg0  ; hr_high_setting_o[3]  ; alarm_clk  ;
; N/A   ; None         ; 10.124 ns  ; min_high_setting_o[1]~reg0 ; min_high_setting_o[1] ; alarm_clk  ;
; N/A   ; None         ; 9.800 ns   ; hr_low_setting_o[3]~reg0   ; hr_low_setting_o[3]   ; alarm_clk  ;
; N/A   ; None         ; 8.498 ns   ; min_low_setting_o[3]~reg0  ; min_low_setting_o[3]  ; alarm_clk  ;
; N/A   ; None         ; 8.441 ns   ; min_low_setting_o[2]~reg0  ; min_low_setting_o[2]  ; alarm_clk  ;
; N/A   ; None         ; 8.404 ns   ; min_high_setting_o[2]~reg0 ; min_high_setting_o[2] ; alarm_clk  ;
; N/A   ; None         ; 8.401 ns   ; hr_low_setting_o[2]~reg0   ; hr_low_setting_o[2]   ; alarm_clk  ;
; N/A   ; None         ; 8.345 ns   ; hr_high_setting_o[1]~reg0  ; hr_high_setting_o[1]  ; alarm_clk  ;
; N/A   ; None         ; 7.987 ns   ; min_low_setting_o[0]~reg0  ; min_low_setting_o[0]  ; alarm_clk  ;
; N/A   ; None         ; 7.953 ns   ; min_high_setting_o[0]~reg0 ; min_high_setting_o[0] ; alarm_clk  ;
; N/A   ; None         ; 7.925 ns   ; hr_low_setting_o[1]~reg0   ; hr_low_setting_o[1]   ; alarm_clk  ;
; N/A   ; None         ; 7.919 ns   ; hr_high_setting_o[2]~reg0  ; hr_high_setting_o[2]  ; alarm_clk  ;
+-------+--------------+------------+----------------------------+-----------------------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 14.525 ns       ; mode ; LED_hr  ;
; N/A   ; None              ; 14.401 ns       ; turn ; LED_hr  ;
; N/A   ; None              ; 12.389 ns       ; mode ; LED_min ;
; N/A   ; None              ; 12.266 ns       ; turn ; LED_min ;
+-------+-------------------+-----------------+------+---------+


+-----------------------------------------------------------------------------------------------------------+
; th                                                                                                        ;
+---------------+-------------+------------+-----------------------+----------------------------+-----------+
; Minimum Slack ; Required th ; Actual th  ; From                  ; To                         ; To Clock  ;
+---------------+-------------+------------+-----------------------+----------------------------+-----------+
; N/A           ; None        ; -3.837 ns  ; change                ; change_t                   ; alarm_clk ;
; N/A           ; None        ; -3.884 ns  ; mode                  ; mode_t                     ; alarm_clk ;
; N/A           ; None        ; -4.459 ns  ; hr_low_setting_i[3]   ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A           ; None        ; -4.734 ns  ; hr_low_setting_i[0]   ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A           ; None        ; -4.795 ns  ; min_low_setting_i[3]  ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -4.842 ns  ; min_high_setting_i[2] ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A           ; None        ; -4.967 ns  ; hr_high_setting_i[1]  ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -5.370 ns  ; hr_high_setting_i[3]  ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -5.516 ns  ; mode                  ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -5.516 ns  ; mode                  ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -5.516 ns  ; mode                  ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -5.516 ns  ; mode                  ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -5.529 ns  ; min_low_setting_i[0]  ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -5.675 ns  ; min_high_setting_i[0] ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A           ; None        ; -5.938 ns  ; mode                  ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A           ; None        ; -5.938 ns  ; mode                  ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A           ; None        ; -6.015 ns  ; mode                  ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A           ; None        ; -6.058 ns  ; min_high_setting_i[1] ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A           ; None        ; -6.132 ns  ; turn                  ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.132 ns  ; turn                  ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.132 ns  ; turn                  ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.132 ns  ; turn                  ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.154 ns  ; mode                  ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.156 ns  ; mode                  ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.162 ns  ; mode                  ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.166 ns  ; mode                  ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A           ; None        ; -6.232 ns  ; mode                  ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.235 ns  ; mode                  ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A           ; None        ; -6.285 ns  ; hr_high_setting_i[2]  ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.331 ns  ; mode                  ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
; N/A           ; None        ; -6.378 ns  ; mode                  ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A           ; None        ; -6.481 ns  ; mode                  ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A           ; None        ; -6.717 ns  ; change                ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A           ; None        ; -6.930 ns  ; min_low_setting_i[2]  ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.969 ns  ; clk                   ; clk_t                      ; alarm_clk ;
; N/A           ; None        ; -7.008 ns  ; hr_low_setting_i[1]   ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
; N/A           ; None        ; -7.012 ns  ; hr_low_setting_i[2]   ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A           ; None        ; -7.043 ns  ; turn                  ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A           ; None        ; -7.120 ns  ; choose                ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A           ; None        ; -7.147 ns  ; min_high_setting_i[3] ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A           ; None        ; -7.156 ns  ; turn                  ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A           ; None        ; -7.156 ns  ; turn                  ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A           ; None        ; -7.159 ns  ; hr_high_setting_i[0]  ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.232 ns  ; turn                  ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A           ; None        ; -7.301 ns  ; change                ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A           ; None        ; -7.329 ns  ; change                ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A           ; None        ; -7.329 ns  ; change                ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A           ; None        ; -7.371 ns  ; turn                  ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.373 ns  ; turn                  ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.402 ns  ; change                ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A           ; None        ; -7.540 ns  ; change                ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.542 ns  ; change                ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.627 ns  ; turn                  ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A           ; None        ; -7.701 ns  ; turn                  ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.704 ns  ; choose                ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A           ; None        ; -7.732 ns  ; choose                ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A           ; None        ; -7.732 ns  ; choose                ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A           ; None        ; -7.805 ns  ; choose                ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A           ; None        ; -7.859 ns  ; turn                  ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.870 ns  ; change                ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.879 ns  ; change                ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.879 ns  ; change                ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.879 ns  ; change                ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.879 ns  ; change                ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.936 ns  ; turn                  ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A           ; None        ; -7.936 ns  ; turn                  ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A           ; None        ; -7.943 ns  ; choose                ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.945 ns  ; choose                ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.963 ns  ; turn                  ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
; N/A           ; None        ; -8.028 ns  ; change                ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -8.109 ns  ; change                ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A           ; None        ; -8.109 ns  ; change                ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A           ; None        ; -8.128 ns  ; change                ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
; N/A           ; None        ; -8.273 ns  ; choose                ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -8.282 ns  ; choose                ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -8.282 ns  ; choose                ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -8.282 ns  ; choose                ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -8.282 ns  ; choose                ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -8.431 ns  ; choose                ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -8.512 ns  ; choose                ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A           ; None        ; -8.512 ns  ; choose                ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A           ; None        ; -8.531 ns  ; choose                ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
; N/A           ; None        ; -9.090 ns  ; min_low_setting_i[1]  ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -9.143 ns  ; clk                   ; hr_low_setting_o[2]~reg0   ; alarm_clk ;
; N/A           ; None        ; -9.727 ns  ; clk                   ; hr_low_setting_o[3]~reg0   ; alarm_clk ;
; N/A           ; None        ; -9.755 ns  ; clk                   ; min_high_setting_o[0]~reg0 ; alarm_clk ;
; N/A           ; None        ; -9.755 ns  ; clk                   ; min_high_setting_o[1]~reg0 ; alarm_clk ;
; N/A           ; None        ; -9.828 ns  ; clk                   ; hr_low_setting_o[0]~reg0   ; alarm_clk ;
; N/A           ; None        ; -9.966 ns  ; clk                   ; min_low_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -9.968 ns  ; clk                   ; min_low_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -10.296 ns ; clk                   ; min_low_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -10.305 ns ; clk                   ; hr_high_setting_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -10.305 ns ; clk                   ; hr_high_setting_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -10.305 ns ; clk                   ; hr_high_setting_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -10.305 ns ; clk                   ; hr_high_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -10.454 ns ; clk                   ; min_low_setting_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -10.535 ns ; clk                   ; min_high_setting_o[3]~reg0 ; alarm_clk ;
; N/A           ; None        ; -10.535 ns ; clk                   ; min_high_setting_o[2]~reg0 ; alarm_clk ;
; N/A           ; None        ; -10.554 ns ; clk                   ; hr_low_setting_o[1]~reg0   ; alarm_clk ;
+---------------+-------------+------------+-----------------------+----------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Mar 10 20:09:51 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off change -c change --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "alarm_clk" is an undefined clock
Info: Clock "alarm_clk" has Internal fmax of 202.14 MHz between source register "min_low_setting_o[1]~reg0" and destination register "min_low_setting_o[3]~reg0" (period= 4.947 ns)
    Info: + Longest register to register delay is 4.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X37_Y22_N4; Fanout = 5; REG Node = 'min_low_setting_o[1]~reg0'
        Info: 2: + IC(1.211 ns) + CELL(0.114 ns) = 1.325 ns; Loc. = LC_X39_Y22_N7; Fanout = 1; COMB Node = 'min_low_setting_o~39'
        Info: 3: + IC(1.563 ns) + CELL(0.292 ns) = 3.180 ns; Loc. = LC_X37_Y23_N0; Fanout = 1; COMB Node = 'min_low_setting_o~40'
        Info: 4: + IC(1.197 ns) + CELL(0.309 ns) = 4.686 ns; Loc. = LC_X37_Y22_N8; Fanout = 3; REG Node = 'min_low_setting_o[3]~reg0'
        Info: Total cell delay = 0.715 ns ( 15.26 % )
        Info: Total interconnect delay = 3.971 ns ( 84.74 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "alarm_clk" to destination register is 3.187 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 19; CLK Node = 'alarm_clk'
            Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X37_Y22_N8; Fanout = 3; REG Node = 'min_low_setting_o[3]~reg0'
            Info: Total cell delay = 2.180 ns ( 68.40 % )
            Info: Total interconnect delay = 1.007 ns ( 31.60 % )
        Info: - Longest clock path from clock "alarm_clk" to source register is 3.187 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 19; CLK Node = 'alarm_clk'
            Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X37_Y22_N4; Fanout = 5; REG Node = 'min_low_setting_o[1]~reg0'
            Info: Total cell delay = 2.180 ns ( 68.40 % )
            Info: Total interconnect delay = 1.007 ns ( 31.60 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "hr_low_setting_o[3]~reg0" (data pin = "clk", clock pin = "alarm_clk") is 10.628 ns
    Info: + Longest pin to register delay is 13.778 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_100; Fanout = 2; PIN Node = 'clk'
        Info: 2: + IC(8.261 ns) + CELL(0.590 ns) = 10.326 ns; Loc. = LC_X39_Y23_N6; Fanout = 5; COMB Node = 'hr_high_setting_o[0]~33'
        Info: 3: + IC(1.166 ns) + CELL(0.114 ns) = 11.606 ns; Loc. = LC_X37_Y23_N7; Fanout = 3; COMB Node = 'hr_low_setting_o~32'
        Info: 4: + IC(1.150 ns) + CELL(0.292 ns) = 13.048 ns; Loc. = LC_X39_Y23_N5; Fanout = 1; COMB Node = 'hr_low_setting_o~43'
        Info: 5: + IC(0.421 ns) + CELL(0.309 ns) = 13.778 ns; Loc. = LC_X39_Y23_N8; Fanout = 6; REG Node = 'hr_low_setting_o[3]~reg0'
        Info: Total cell delay = 2.780 ns ( 20.18 % )
        Info: Total interconnect delay = 10.998 ns ( 79.82 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "alarm_clk" to destination register is 3.187 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 19; CLK Node = 'alarm_clk'
        Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X39_Y23_N8; Fanout = 6; REG Node = 'hr_low_setting_o[3]~reg0'
        Info: Total cell delay = 2.180 ns ( 68.40 % )
        Info: Total interconnect delay = 1.007 ns ( 31.60 % )
Info: tco from clock "alarm_clk" to destination pin "hr_low_setting_o[0]" through register "hr_low_setting_o[0]~reg0" is 11.772 ns
    Info: + Longest clock path from clock "alarm_clk" to source register is 3.187 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 19; CLK Node = 'alarm_clk'
        Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X39_Y23_N4; Fanout = 8; REG Node = 'hr_low_setting_o[0]~reg0'
        Info: Total cell delay = 2.180 ns ( 68.40 % )
        Info: Total interconnect delay = 1.007 ns ( 31.60 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 8.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y23_N4; Fanout = 8; REG Node = 'hr_low_setting_o[0]~reg0'
        Info: 2: + IC(6.237 ns) + CELL(2.124 ns) = 8.361 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'hr_low_setting_o[0]'
        Info: Total cell delay = 2.124 ns ( 25.40 % )
        Info: Total interconnect delay = 6.237 ns ( 74.60 % )
Info: Longest tpd from source pin "mode" to destination pin "LED_hr" is 14.525 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_197; Fanout = 13; PIN Node = 'mode'
    Info: 2: + IC(5.941 ns) + CELL(0.442 ns) = 7.858 ns; Loc. = LC_X39_Y22_N9; Fanout = 1; COMB Node = 'LED_hr~0'
    Info: 3: + IC(4.559 ns) + CELL(2.108 ns) = 14.525 ns; Loc. = PIN_224; Fanout = 0; PIN Node = 'LED_hr'
    Info: Total cell delay = 4.025 ns ( 27.71 % )
    Info: Total interconnect delay = 10.500 ns ( 72.29 % )
Info: th for register "change_t" (data pin = "change", clock pin = "alarm_clk") is -3.837 ns
    Info: + Longest clock path from clock "alarm_clk" to destination register is 3.187 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 19; CLK Node = 'alarm_clk'
        Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X39_Y23_N3; Fanout = 1; REG Node = 'change_t'
        Info: Total cell delay = 2.180 ns ( 68.40 % )
        Info: Total interconnect delay = 1.007 ns ( 31.60 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.039 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_196; Fanout = 2; PIN Node = 'change'
        Info: 2: + IC(5.449 ns) + CELL(0.115 ns) = 7.039 ns; Loc. = LC_X39_Y23_N3; Fanout = 1; REG Node = 'change_t'
        Info: Total cell delay = 1.590 ns ( 22.59 % )
        Info: Total interconnect delay = 5.449 ns ( 77.41 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Sun Mar 10 20:09:51 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


