// Seed: 1209417342
module module_0 (
    output wand  id_0,
    input  wire  id_1,
    output tri   id_2,
    output uwire id_3,
    input  uwire id_4,
    output wor   id_5
);
  wor id_7, id_8;
  wire id_9;
  assign id_2 = {id_1{id_8}};
  wor id_10 = 1;
endmodule
macromodule module_1 (
    input tri id_0,
    output tri1 id_1,
    output uwire id_2,
    input wand id_3,
    input uwire id_4,
    input wand id_5,
    inout tri1 id_6,
    output tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    input wor id_13,
    input wire id_14,
    input tri0 id_15,
    input tri id_16,
    input wand id_17,
    input supply1 id_18,
    input tri id_19,
    output uwire id_20
);
  tri0 id_22 = 1;
  wire id_23;
  wire id_24, id_25;
  module_0(
      id_20, id_9, id_2, id_6, id_10, id_7
  );
endmodule
