static void F_1 ( T_1 * V_1 , T_2 * V_2 , int V_3 )\r\n{\r\nstruct V_4 * V_5 = F_2 ( V_1 -> V_6 ) ;\r\nint V_7 = 0x54 + V_1 -> V_8 ;\r\nT_3 V_9 ;\r\nint V_10 = 4 * ( V_2 -> V_11 & 1 ) ;\r\nF_3 ( V_5 , V_7 , & V_9 ) ;\r\nV_9 &= ~ ( 0x0F << V_10 ) ;\r\nV_9 |= ( V_3 << V_10 ) ;\r\nF_4 ( V_5 , V_7 , V_9 ) ;\r\n}\r\nstatic void F_5 ( T_1 * V_1 , T_2 * V_2 ,\r\nstruct V_12 * V_13 , T_3 V_14 )\r\n{\r\nstruct V_4 * V_6 = F_2 ( V_1 -> V_6 ) ;\r\nint V_15 = V_1 -> V_8 ? 0x5c : 0x58 ;\r\nint V_16 = 0x56 + V_1 -> V_8 ;\r\nT_3 V_17 = V_2 -> V_11 & 1 , V_18 ;\r\nint V_10 = 4 * V_17 ;\r\nF_3 ( V_6 , V_16 , & V_18 ) ;\r\nV_18 &= ~ ( 0x0F << V_10 ) ;\r\nV_18 |= V_14 << V_10 ;\r\nF_4 ( V_6 , V_16 , V_18 ) ;\r\nif ( V_13 == NULL )\r\nreturn;\r\nV_13 -> V_19 = F_6 ( V_13 -> V_19 , 1 , 8 ) & 7 ;\r\nV_13 -> V_20 = F_6 ( V_13 -> V_20 , 1 , 8 ) & 7 ;\r\nV_13 -> V_21 = F_6 ( V_13 -> V_21 , 1 , 16 ) & 15 ;\r\nV_13 -> V_22 = F_6 ( V_13 -> V_22 , 1 , 8 ) & 7 ;\r\nV_13 -> V_23 = F_6 ( V_13 -> V_23 , 1 , 16 ) & 15 ;\r\nF_4 ( V_6 , V_15 , V_13 -> V_19 ) ;\r\nF_4 ( V_6 , V_15 + 1 , ( V_13 -> V_20 << 4 ) | V_13 -> V_21 ) ;\r\nF_4 ( V_6 , V_15 + V_17 + 2 ,\r\n( V_13 -> V_22 << 4 ) | V_13 -> V_23 ) ;\r\n}\r\nstatic void F_7 ( T_1 * V_1 , T_2 * V_2 )\r\n{\r\nT_2 * V_24 = F_8 ( V_2 ) ;\r\nint V_25 = V_26 ? V_26 : 33 ;\r\nunsigned long V_27 = 1000000 / V_25 ;\r\nstruct V_12 V_13 ;\r\nF_9 ( V_2 , V_2 -> V_28 , & V_13 , V_27 , 1 ) ;\r\nif ( V_24 ) {\r\nstruct V_12 V_29 ;\r\nF_9 ( V_24 , V_24 -> V_28 , & V_29 , V_27 , 1 ) ;\r\nF_10 ( & V_29 , & V_13 , & V_13 ,\r\nV_30 | V_31 ) ;\r\nif ( V_24 -> V_32 ) {\r\nF_9 ( V_24 , V_24 -> V_32 , & V_29 , V_27 , 1 ) ;\r\nF_10 ( & V_29 , & V_13 , & V_13 ,\r\nV_30 | V_31 ) ;\r\n}\r\n}\r\nF_1 ( V_1 , V_2 , ( V_2 -> V_33 == V_34 ) ? 0x05 : 0x00 ) ;\r\nF_5 ( V_1 , V_2 , & V_13 , 0 ) ;\r\n}\r\nstatic T_3 F_11 ( T_2 * V_2 )\r\n{\r\nif ( V_35 > 0x20 && V_35 < 0xC2 ) {\r\nif ( V_2 -> V_33 != V_34 )\r\nreturn 0 ;\r\nif ( V_36 &&\r\nstrstr ( ( char * ) & V_2 -> V_37 [ V_38 ] , L_1 ) )\r\nreturn 0 ;\r\n}\r\nreturn V_2 -> V_1 -> V_39 ;\r\n}\r\nstatic void F_12 ( T_1 * V_1 , T_2 * V_2 )\r\n{\r\nstatic T_3 V_40 [ 7 ] = { 0xC , 0xB , 0xA , 0x9 , 0x8 , 0xF , 0xD } ;\r\nstruct V_4 * V_6 = F_2 ( V_1 -> V_6 ) ;\r\nT_2 * V_24 = F_8 ( V_2 ) ;\r\nint V_25 = V_26 ? V_26 : 33 ;\r\nunsigned long V_27 = 1000000 / V_25 ;\r\nconst T_3 V_41 = V_2 -> V_32 ;\r\nT_3 V_42 = 0x00 ;\r\nstruct V_12 V_13 ;\r\nif ( V_41 < V_43 ) {\r\nF_9 ( V_2 , V_2 -> V_32 , & V_13 , V_27 , 1 ) ;\r\nif ( V_24 ) {\r\nstruct V_12 V_29 ;\r\nF_9 ( V_24 , V_24 -> V_28 , & V_29 , V_27 , 1 ) ;\r\nF_10 ( & V_29 , & V_13 , & V_13 ,\r\nV_30 | V_31 ) ;\r\nif ( V_24 -> V_32 ) {\r\nF_9 ( V_24 , V_24 -> V_32 ,\r\n& V_29 , V_27 , 1 ) ;\r\nF_10 ( & V_29 , & V_13 , & V_13 ,\r\nV_30 | V_31 ) ;\r\n}\r\n}\r\nF_5 ( V_1 , V_2 , & V_13 , 0 ) ;\r\n} else {\r\nF_5 ( V_1 , V_2 , NULL ,\r\nV_40 [ V_41 - V_43 ] ) ;\r\nif ( V_41 >= V_44 ) {\r\nF_3 ( V_6 , 0x4b , & V_42 ) ;\r\nV_42 |= 1 ;\r\nF_4 ( V_6 , 0x4b , V_42 ) ;\r\n}\r\n}\r\n}\r\nstatic int F_13 ( T_2 * V_2 , struct V_45 * V_46 )\r\n{\r\nif ( V_35 < 0xC2 && V_2 -> V_33 != V_34 ) {\r\nif ( V_46 -> V_47 & V_48 )\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( struct V_4 * V_6 )\r\n{\r\nunsigned long V_49 ;\r\nT_3 V_42 ;\r\nstruct V_4 * V_50 = F_15 ( V_6 -> V_51 , F_16 ( 0 , 0 ) ) ;\r\nV_35 = V_6 -> V_52 ;\r\nV_53 = F_17 ( V_54 , V_55 , NULL ) ;\r\nF_18 ( V_49 ) ;\r\nif ( V_35 < 0xC2 ) {\r\nF_3 ( V_6 , 0x4b , & V_42 ) ;\r\nF_4 ( V_6 , 0x4b , V_42 & 0x7F ) ;\r\nif ( V_35 >= 0x20 && V_53 ) {\r\nF_3 ( V_53 , 0x5e , & V_42 ) ;\r\nV_36 = ( ( V_42 & 0x1e ) == 0x12 ) ? 1 : 0 ;\r\n}\r\ngoto V_56;\r\n}\r\nF_3 ( V_6 , 0x4b , & V_42 ) ;\r\nF_4 ( V_6 , 0x4b , V_42 | 0x08 ) ;\r\nif ( V_50 && V_50 -> V_57 != V_54 )\r\ngoto V_56;\r\nif ( V_35 < 0xC5 && V_53 )\r\n{\r\nF_3 ( V_53 , 0x79 , & V_42 ) ;\r\nif ( V_35 == 0xC2 ) {\r\nF_4 ( V_53 , 0x79 , V_42 | 0x04 ) ;\r\n} else if ( V_35 >= 0xC3 ) {\r\nF_4 ( V_53 , 0x79 , V_42 | 0x02 ) ;\r\n}\r\n}\r\nV_56:\r\nif ( V_35 >= 0x20 ) {\r\nF_3 ( V_6 , 0x53 , & V_42 ) ;\r\nif ( V_35 <= 0x20 )\r\nV_42 = ( V_42 & ( ~ 0x02 ) ) | 0x01 ;\r\nelse if ( V_35 == 0xc7 || V_35 == 0xc8 )\r\nV_42 |= 0x03 ;\r\nelse\r\nV_42 |= 0x01 ;\r\nF_4 ( V_6 , 0x53 , V_42 ) ;\r\n}\r\nF_19 ( V_50 ) ;\r\nF_19 ( V_53 ) ;\r\nF_20 ( V_49 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_21 ( struct V_4 * V_5 )\r\n{\r\nif ( V_5 -> V_58 == 0x10CF &&\r\nV_5 -> V_59 == 0x10AF )\r\nreturn 1 ;\r\nif ( V_5 -> V_58 == 0x1071 &&\r\nV_5 -> V_59 == 0x8317 )\r\nreturn 1 ;\r\nif ( F_22 ( V_60 ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic T_3 F_23 ( T_1 * V_1 )\r\n{\r\nstruct V_4 * V_6 = F_2 ( V_1 -> V_6 ) ;\r\nT_3 V_61 = V_62 , V_42 ;\r\nif ( V_35 >= 0xC2 ) {\r\nif ( F_21 ( V_6 ) )\r\nV_61 = V_63 ;\r\nelse {\r\nF_3 ( V_6 , 0x4a , & V_42 ) ;\r\nif ( ( V_42 & ( 1 << V_1 -> V_8 ) ) == 0 )\r\nV_61 = V_64 ;\r\n}\r\n}\r\nreturn V_61 ;\r\n}\r\nstatic void T_4 F_24 ( T_1 * V_1 )\r\n{\r\nT_3 V_65 , V_66 ;\r\nT_5 V_67 [] = { - 1 , 9 , 3 , 10 , 4 , 5 , 7 , 6 ,\r\n1 , 11 , 0 , 12 , 0 , 14 , 0 , 15 } ;\r\nint V_68 = - 1 ;\r\nif ( V_53 ) {\r\nF_3 ( V_53 , 0x58 , & V_65 ) ;\r\nV_65 = V_65 & 0x03 ;\r\nif ( ( V_1 -> V_8 && V_65 == 0x03 ) ||\r\n( ! V_1 -> V_8 && ! V_65 ) ) {\r\nF_3 ( V_53 , 0x44 , & V_66 ) ;\r\nV_66 = V_66 & 0x0f ;\r\nV_68 = V_67 [ V_66 ] ;\r\n} else if ( V_1 -> V_8 && ! ( V_65 & 0x01 ) ) {\r\nF_3 ( V_53 , 0x75 , & V_66 ) ;\r\nV_66 = V_66 & 0x0f ;\r\nV_68 = V_67 [ V_66 ] ;\r\n}\r\nif( V_68 >= 0 )\r\nV_1 -> V_68 = V_68 ;\r\n}\r\n}\r\nstatic int T_4 F_25 ( T_1 * V_1 ,\r\nconst struct V_69 * V_70 )\r\n{\r\nstruct V_4 * V_6 = F_2 ( V_1 -> V_6 ) ;\r\nunsigned long V_71 = F_26 ( V_1 , V_70 ) ;\r\nif ( V_71 == 0 )\r\nreturn - 1 ;\r\nV_1 -> V_72 = V_71 ;\r\nif ( F_27 ( V_1 , V_70 ) < 0 )\r\nreturn - 1 ;\r\nif ( F_28 ( V_6 , V_70 -> V_73 ) < 0 )\r\nreturn - 1 ;\r\nif ( ! V_1 -> V_8 )\r\nF_29 ( F_30 ( V_71 + 2 ) & 0x60 , V_71 + 2 ) ;\r\nF_31 ( V_74 L_2 ,\r\nV_1 -> V_73 , V_71 , V_71 + 7 ) ;\r\nif ( F_32 ( V_1 ) )\r\nreturn - 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_33 ( struct V_4 * V_6 , const struct V_75 * V_37 )\r\n{\r\nstruct V_69 V_70 = V_76 ;\r\nT_3 V_77 = V_6 -> V_52 , V_78 = V_37 -> V_79 ;\r\nif ( V_77 <= 0xC4 )\r\nV_70 . V_80 |= V_81 ;\r\nif ( V_77 >= 0x20 ) {\r\nif ( V_77 == 0x20 )\r\nV_70 . V_80 |= V_82 ;\r\nif ( V_77 < 0xC2 )\r\nV_70 . V_83 = V_84 ;\r\nelse if ( V_77 == 0xC2 || V_77 == 0xC3 )\r\nV_70 . V_83 = V_85 ;\r\nelse if ( V_77 == 0xC4 )\r\nV_70 . V_83 = V_86 ;\r\nelse\r\nV_70 . V_83 = V_87 ;\r\nV_70 . V_88 = & V_89 ;\r\n} else {\r\nV_70 . V_80 |= V_90 ;\r\nV_70 . V_91 = V_70 . V_92 = 0 ;\r\n}\r\nif ( V_78 == 0 )\r\nV_70 . V_80 |= V_93 ;\r\nreturn F_34 ( V_6 , & V_70 , NULL ) ;\r\n}\r\nstatic int T_6 F_35 ( void )\r\n{\r\nreturn F_36 ( & V_94 ) ;\r\n}\r\nstatic void T_7 F_37 ( void )\r\n{\r\nF_38 ( & V_94 ) ;\r\n}
