// Seed: 3231611142
module module_0;
  assign id_1 = id_1;
  wire id_2;
  always id_1 = -1;
  assign module_1.type_6 = 0;
  supply0 id_3 = 1'b0;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1
);
  assign id_1 = 1;
  localparam id_3 = 1;
  always #1
    if (-1) id_1 = -1;
    else id_1 = id_3;
  wire id_4;
  assign id_1 = 1 < id_0;
  module_0 modCall_1 ();
  initial if (1);
  always_comb id_1 <= -1;
endmodule
module module_2 ();
  assign id_2 = id_1;
  uwire id_3;
  wire  id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  tri id_5;
  wire id_6, id_7;
  wire id_8;
  localparam id_9 = id_2 ? "" : -1;
  assign id_5 = id_2;
  assign id_3 = id_7;
  wire id_10 = id_4;
  assign id_6 = 1;
  always_comb id_3 = -1;
endmodule
