create_ip -name tlb -vendor ethz.systems.fpga -library hls -version 0.09 -module_name tlb_ip
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/tlb_ip/tlb_ip.xci]
update_compile_order -fileset sources_1

create_ip -name mem_write_cmd_page_boundary_check_512 -vendor ethz.systems.fpga -library hls -version 0.3 -module_name mem_write_cmd_page_boundary_check_512_ip
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/mem_write_cmd_page_boundary_check_512_ip/mem_write_cmd_page_boundary_check_512_ip.xci]
update_compile_order -fileset sources_1

create_ip -name mem_write_cmd_page_boundary_check_512 -vendor ethz.systems.fpga -library hls -version 0.3 -module_name mem_read_cmd_page_boundary_check_512_ip
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/mem_read_cmd_page_boundary_check_512_ip/mem_read_cmd_page_boundary_check_512_ip.xci]
update_compile_order -fileset sources_1


create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name user_clk
set_property -dict [list CONFIG.Component_Name {user_clk} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {300.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {94.862} CONFIG.CLKOUT2_JITTER {115.831} CONFIG.CLKOUT2_PHASE_ERROR {87.180}] [get_ips user_clk]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/user_clk/user_clk.xci]
update_compile_order -fileset sources_1

create_ip -name xdma -vendor xilinx.com -library ip -version 4.1 -module_name xdma_0
set_property -dict [list CONFIG.mode_selection {Advanced} CONFIG.pl_link_cap_max_link_width {X16} CONFIG.pl_link_cap_max_link_speed {8.0_GT/s} CONFIG.axi_data_width {512_bit} CONFIG.axisten_freq {250} CONFIG.pf0_device_id {903F} CONFIG.axilite_master_en {true} CONFIG.axilite_master_size {4} CONFIG.axilite_master_scale {Kilobytes} CONFIG.xdma_rnum_rids {64} CONFIG.xdma_wnum_rids {32} CONFIG.SYS_RST_N_BOARD_INTERFACE {pcie_perstn} CONFIG.PCIE_BOARD_INTERFACE {pci_express_x16} CONFIG.en_gt_selection {true} CONFIG.coreclk_freq {500} CONFIG.plltype {QPLL1} CONFIG.xdma_axi_intf_mm {AXI_Stream} CONFIG.xdma_pcie_64bit_en {true} CONFIG.dsc_bypass_rd {0001} CONFIG.dsc_bypass_wr {0001} CONFIG.xdma_sts_ports {true} CONFIG.pf0_msix_cap_table_bir {BAR_3:2} CONFIG.pf0_msix_cap_pba_bir {BAR_3:2} CONFIG.cfg_mgmt_if {false} CONFIG.PF0_DEVICE_ID_mqdma {903F} CONFIG.PF2_DEVICE_ID_mqdma {903F} CONFIG.PF3_DEVICE_ID_mqdma {903F}] [get_ips xdma_0]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/xdma_0/xdma_0.xci]
update_compile_order -fileset sources_1

create_ip -name axi_bram_ctrl -vendor xilinx.com -library ip -version 4.1 -module_name axi_bram_ctrl_0
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.SUPPORTS_NARROW_BURST {0} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0} CONFIG.MEM_DEPTH {1024} CONFIG.READ_LATENCY {2}] [get_ips axi_bram_ctrl_0]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci]
update_compile_order -fileset sources_1

create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_data_fifo_512_cc
set_property -dict [list CONFIG.TDATA_NUM_BYTES {64} CONFIG.IS_ACLK_ASYNC {1} CONFIG.HAS_TKEEP {1} CONFIG.HAS_TLAST {1} CONFIG.Component_Name {axis_data_fifo_512_cc}] [get_ips axis_data_fifo_512_cc]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axis_data_fifo_512_cc/axis_data_fifo_512_cc.xci]
update_compile_order -fileset sources_1

create_ip -name axis_clock_converter -vendor xilinx.com -library ip -version 1.1 -module_name axis_clock_converter_32
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.Component_Name {axis_clock_converter_32}] [get_ips axis_clock_converter_32]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axis_clock_converter_32/axis_clock_converter_32.xci]
update_compile_order -fileset sources_1

create_ip -name axis_clock_converter -vendor xilinx.com -library ip -version 1.1 -module_name axis_clock_converter_96
set_property -dict [list CONFIG.TDATA_NUM_BYTES {12} CONFIG.Component_Name {axis_clock_converter_96}] [get_ips axis_clock_converter_96]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axis_clock_converter_96/axis_clock_converter_96.xci]
update_compile_order -fileset sources_1

create_ip -name axis_clock_converter -vendor xilinx.com -library ip -version 1.1 -module_name axis_clock_converter_136
set_property -dict [list CONFIG.TDATA_NUM_BYTES {17} CONFIG.Component_Name {axis_clock_converter_136}] [get_ips axis_clock_converter_136]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axis_clock_converter_136/axis_clock_converter_136.xci]
update_compile_order -fileset sources_1

create_ip -name cmac_usplus -vendor xilinx.com -library ip -version 3.1 -module_name cmac_usplus_0
set_property -dict [list CONFIG.CMAC_CAUI4_MODE {1} CONFIG.NUM_LANES {4x25} CONFIG.GT_REF_CLK_FREQ {156.25} CONFIG.USER_INTERFACE {AXIS} CONFIG.TX_FLOW_CONTROL {0} CONFIG.RX_FLOW_CONTROL {0} CONFIG.CMAC_CORE_SELECT {CMACE4_X0Y6} CONFIG.GT_GROUP_SELECT {X0Y40~X0Y43} CONFIG.LANE1_GT_LOC {X0Y40} CONFIG.LANE2_GT_LOC {X0Y41} CONFIG.LANE3_GT_LOC {X0Y42} CONFIG.LANE4_GT_LOC {X0Y43} CONFIG.LANE5_GT_LOC {NA} CONFIG.LANE6_GT_LOC {NA} CONFIG.LANE7_GT_LOC {NA} CONFIG.LANE8_GT_LOC {NA} CONFIG.LANE9_GT_LOC {NA} CONFIG.LANE10_GT_LOC {NA} CONFIG.RX_GT_BUFFER {1} CONFIG.GT_RX_BUFFER_BYPASS {0} CONFIG.ETHERNET_BOARD_INTERFACE {qsfp0_4x} CONFIG.DIFFCLK_BOARD_INTERFACE {qsfp0_156mhz}] [get_ips cmac_usplus_0]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/cmac_usplus_0/cmac_usplus_0.xci]
update_compile_order -fileset sources_1

create_ip -name axis_register_slice -vendor xilinx.com -library ip -version 1.1 -module_name axis_register_slice_512
set_property -dict [list CONFIG.TDATA_NUM_BYTES {64} CONFIG.HAS_TKEEP {1} CONFIG.HAS_TLAST {1} CONFIG.Component_Name {axis_register_slice_512}] [get_ips axis_register_slice_512]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axis_register_slice_512/axis_register_slice_512.xci]
update_compile_order -fileset sources_1

create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_pkg_fifo_512
set_property -dict [list CONFIG.TDATA_NUM_BYTES {64} CONFIG.FIFO_MODE {2} CONFIG.HAS_TKEEP {1} CONFIG.HAS_TLAST {1} CONFIG.FIFO_MEMORY_TYPE {ultra} CONFIG.Component_Name {axis_pkg_fifo_512}] [get_ips axis_pkg_fifo_512]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/axis_pkg_fifo_512/axis_pkg_fifo_512.xci]
update_compile_order -fileset sources_1

create_ip -name ethernet_frame_padding_512 -vendor ethz.systems.fpga -library hls -version 0.1 -module_name ethernet_frame_padding_512_ip
set_property -dict [list CONFIG.Component_Name {ethernet_frame_padding_512_ip}] [get_ips ethernet_frame_padding_512_ip]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/ethernet_frame_padding_512_ip/ethernet_frame_padding_512_ip.xci]
update_compile_order -fileset sources_1

create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT6_USED {true} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.MMCM_CLKOUT3_DIVIDE {12} CONFIG.MMCM_CLKOUT4_DIVIDE {12} CONFIG.MMCM_CLKOUT5_DIVIDE {12} CONFIG.NUM_OUT_CLKS {6} CONFIG.CLKOUT2_JITTER {115.831} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {115.831} CONFIG.CLKOUT3_PHASE_ERROR {87.180} CONFIG.CLKOUT4_JITTER {115.831} CONFIG.CLKOUT4_PHASE_ERROR {87.180} CONFIG.CLKOUT5_JITTER {115.831} CONFIG.CLKOUT5_PHASE_ERROR {87.180} CONFIG.CLKOUT6_JITTER {115.831} CONFIG.CLKOUT6_PHASE_ERROR {87.180}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1

create_ip -name hbm -vendor xilinx.com -library ip -version 1.0 -module_name hbm_0
set_property -dict [list CONFIG.USER_HBM_DENSITY {8GB} CONFIG.USER_HBM_STACK {2} CONFIG.USER_MEMORY_DISPLAY {8192} CONFIG.USER_SWITCH_ENABLE_01 {TRUE} CONFIG.USER_HBM_CP_1 {6} CONFIG.USER_HBM_RES_1 {10} CONFIG.USER_HBM_LOCK_REF_DLY_1 {31} CONFIG.USER_HBM_LOCK_FB_DLY_1 {31} CONFIG.USER_HBM_FBDIV_1 {36} CONFIG.USER_HBM_HEX_CP_RES_1 {0x0000A600} CONFIG.USER_HBM_HEX_LOCK_FB_REF_DLY_1 {0x00001f1f} CONFIG.USER_HBM_HEX_FBDIV_CLKOUTDIV_1 {0x00000902} CONFIG.USER_CLK_SEL_LIST1 {AXI_23_ACLK} CONFIG.USER_MC_ENABLE_08 {TRUE} CONFIG.USER_MC_ENABLE_09 {TRUE} CONFIG.USER_MC_ENABLE_10 {TRUE} CONFIG.USER_MC_ENABLE_11 {TRUE} CONFIG.USER_MC_ENABLE_12 {TRUE} CONFIG.USER_MC_ENABLE_13 {TRUE} CONFIG.USER_MC_ENABLE_14 {TRUE} CONFIG.USER_MC_ENABLE_15 {TRUE} CONFIG.USER_MC_ENABLE_APB_01 {TRUE} CONFIG.USER_AXI_CLK_FREQ {300} CONFIG.USER_AXI_CLK1_FREQ {300} CONFIG.USER_PHY_ENABLE_08 {TRUE} CONFIG.USER_PHY_ENABLE_09 {TRUE} CONFIG.USER_PHY_ENABLE_10 {TRUE} CONFIG.USER_PHY_ENABLE_11 {TRUE} CONFIG.USER_PHY_ENABLE_12 {TRUE} CONFIG.USER_PHY_ENABLE_13 {TRUE} CONFIG.USER_PHY_ENABLE_14 {TRUE} CONFIG.USER_PHY_ENABLE_15 {TRUE}] [get_ips hbm_0]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/hbm_0/hbm_0.xci]
update_compile_order -fileset sources_1

create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_512wr_256rd_1024d
set_property -dict [list CONFIG.Component_Name {fifo_512wr_256rd_1024d} CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.asymmetric_port_width {true} CONFIG.Input_Data_Width {512} CONFIG.Input_Depth {128} CONFIG.Output_Data_Width {256} CONFIG.Output_Depth {256} CONFIG.Valid_Flag {true} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {8} CONFIG.Write_Data_Count_Width {8} CONFIG.Read_Data_Count_Width {9} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {60} CONFIG.Full_Threshold_Negate_Value {59} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_512wr_256rd_1024d]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/fifo_512wr_256rd_1024d/fifo_512wr_256rd_1024d.xci]
update_compile_order -fileset sources_1

create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name inde_fifo_256w_128d
set_property -dict [list CONFIG.Component_Name {inde_fifo_256w_128d} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {256} CONFIG.Input_Depth {256} CONFIG.Output_Data_Width {256} CONFIG.Output_Depth {256} CONFIG.Use_Embedded_Registers {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Valid_Flag {true} CONFIG.Underflow_Flag {true} CONFIG.Overflow_Flag {true} CONFIG.Data_Count_Width {8} CONFIG.Write_Data_Count_Width {8} CONFIG.Read_Data_Count_Width {8} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {208} CONFIG.Full_Threshold_Negate_Value {207} CONFIG.Enable_Safety_Circuit {false}] [get_ips inde_fifo_256w_128d]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/inde_fifo_256w_128d/inde_fifo_256w_128d.xci]
update_compile_order -fileset sources_1

create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name indepen_fifo_512w_512r_64d
set_property -dict [list CONFIG.Component_Name {indepen_fifo_512w_512r_64d} CONFIG.Fifo_Implementation {Independent_Clocks_Distributed_RAM} CONFIG.Input_Data_Width {512} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {512} CONFIG.Output_Depth {64} CONFIG.Use_Embedded_Registers {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {6} CONFIG.Write_Data_Count_Width {6} CONFIG.Read_Data_Count_Width {6} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {51} CONFIG.Full_Threshold_Negate_Value {50}] [get_ips indepen_fifo_512w_512r_64d]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/indepen_fifo_512w_512r_64d/indepen_fifo_512w_512r_64d.xci]
update_compile_order -fileset sources_1

create_ip -name xbip_dsp48_macro -vendor xilinx.com -library ip -version 3.0 -module_name dsp48_add_first
set_property -dict [list CONFIG.Component_Name {dsp48_add_first} CONFIG.instruction1 {C+CONCAT} CONFIG.pipeline_options {By_Tier} CONFIG.tier_3 {true} CONFIG.concat_width {32} CONFIG.c_width {32} CONFIG.has_pcout {true} CONFIG.has_c_sclr {true} CONFIG.has_concat_sclr {true} CONFIG.areg_3 {false} CONFIG.areg_4 {false} CONFIG.breg_3 {false} CONFIG.breg_4 {false} CONFIG.creg_3 {true} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.concatreg_3 {true} CONFIG.concatreg_4 {false} CONFIG.concatreg_5 {false} CONFIG.mreg_5 {false} CONFIG.preg_6 {false} CONFIG.d_width {18} CONFIG.a_width {18} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {33} CONFIG.p_width {33} CONFIG.p_binarywidth {0}] [get_ips dsp48_add_first]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/dsp48_add_first/dsp48_add_first.xci]
update_compile_order -fileset sources_1

create_ip -name xbip_dsp48_macro -vendor xilinx.com -library ip -version 3.0 -module_name dsp48_add
set_property -dict [list CONFIG.Component_Name {dsp48_add} CONFIG.instruction1 {C+CONCAT+PCIN} CONFIG.pipeline_options {By_Tier} CONFIG.tier_3 {true} CONFIG.tier_6 {true} CONFIG.concat_width {32} CONFIG.c_width {32} CONFIG.has_c_sclr {true} CONFIG.has_concat_sclr {true} CONFIG.areg_3 {false} CONFIG.areg_4 {false} CONFIG.breg_3 {false} CONFIG.breg_4 {false} CONFIG.creg_3 {true} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.concatreg_3 {true} CONFIG.concatreg_4 {false} CONFIG.concatreg_5 {false} CONFIG.mreg_5 {false} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.a_width {18} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0}] [get_ips dsp48_add]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/dsp48_add/dsp48_add.xci]
update_compile_order -fileset sources_1

create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_256i_512o_fwft
set_property -dict [list CONFIG.Component_Name {fifo_256i_512o_fwft} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {512} CONFIG.Input_Depth {512} CONFIG.Output_Data_Width {512} CONFIG.Output_Depth {512} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count_Width {9} CONFIG.Read_Data_Count_Width {9} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {480} CONFIG.Full_Threshold_Negate_Value {479} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_256i_512o_fwft]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/fifo_256i_512o_fwft/fifo_256i_512o_fwft.xci]
update_compile_order -fileset sources_1

create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_hbm_sendback
set_property -dict [list CONFIG.C_PROBE6_WIDTH {32} CONFIG.C_PROBE5_WIDTH {32} CONFIG.C_PROBE2_WIDTH {3} CONFIG.C_NUM_OF_PROBES {7} CONFIG.Component_Name {ila_hbm_sendback}] [get_ips ila_hbm_sendback]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/ila_hbm_sendback/ila_hbm_sendback.xci]
update_compile_order -fileset sources_1

create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_256w_64d
set_property -dict [list CONFIG.Component_Name {fifo_256w_64d} CONFIG.Fifo_Implementation {Common_Clock_Distributed_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {256} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {256} CONFIG.Output_Depth {64} CONFIG.Use_Embedded_Registers {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Valid_Flag {true} CONFIG.Underflow_Flag {true} CONFIG.Overflow_Flag {true} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {7} CONFIG.Write_Data_Count_Width {7} CONFIG.Read_Data_Count_Width {7} CONFIG.Full_Threshold_Assert_Value {63} CONFIG.Full_Threshold_Negate_Value {62} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_256w_64d]
generate_target {instantiation_template} [get_files $proj_dir/example_module.srcs/sources_1/ip/fifo_256w_64d/fifo_256w_64d.xci]
update_compile_order -fileset sources_1
