INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/Constants.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'BUS_WIDTH' [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/Constants.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'BUS_MSB' [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/Constants.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sim_1/new/RegisterFile_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_Tb
