# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sumator_4.5.srcs/sources_1/new/sumator_16.vhd" \
"../../../../sumator_4.5.srcs/sources_1/new/sumator_4.vhd" \
"../../../../sumator_4.5.srcs/sim_1/new/sum_16_tb.vhd" \

# Do not sort compile order
nosort
