Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jul 28 03:48:34 2024
| Host         : DESKTOP-I9I5ERT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file {F:/Electronics/Digital Electronics - KW/Mini_project_DSP48A1/timing_report.txt}
| Design       : DSP48A1Module
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

A[0]
A[10]
A[11]
A[12]
A[13]
A[14]
A[15]
A[16]
A[17]
A[1]
A[2]
A[3]
A[4]
A[5]
A[6]
A[7]
A[8]
A[9]
B[0]
B[10]
B[11]
B[12]
B[13]
B[14]
B[15]
B[16]
B[17]
B[1]
B[2]
B[3]
B[4]
B[5]
B[6]
B[7]
B[8]
B[9]
CEA
CEB
CEC
CECARRYIN
CED
CEM
CEOPMODE
CEP
C[0]
C[10]
C[11]
C[12]
C[13]
C[14]
C[15]
C[16]
C[17]
C[18]
C[19]
C[1]
C[20]
C[21]
C[22]
C[23]
C[24]
C[25]
C[26]
C[27]
C[28]
C[29]
C[2]
C[30]
C[31]
C[32]
C[33]
C[34]
C[35]
C[36]
C[37]
C[38]
C[39]
C[3]
C[40]
C[41]
C[42]
C[43]
C[44]
C[45]
C[46]
C[47]
C[4]
C[5]
C[6]
C[7]
C[8]
C[9]
D[0]
D[10]
D[11]
D[12]
D[13]
D[14]
D[15]
D[16]
D[17]
D[1]
D[2]
D[3]
D[4]
D[5]
D[6]
D[7]
D[8]
D[9]
OPMODE[0]
OPMODE[1]
OPMODE[2]
OPMODE[3]
OPMODE[4]
OPMODE[5]
OPMODE[6]
OPMODE[7]
PCIN[0]
PCIN[10]
PCIN[11]
PCIN[12]
PCIN[13]
PCIN[14]
PCIN[15]
PCIN[16]
PCIN[17]
PCIN[18]
PCIN[19]
PCIN[1]
PCIN[20]
PCIN[21]
PCIN[22]
PCIN[23]
PCIN[24]
PCIN[25]
PCIN[26]
PCIN[27]
PCIN[28]
PCIN[29]
PCIN[2]
PCIN[30]
PCIN[31]
PCIN[32]
PCIN[33]
PCIN[34]
PCIN[35]
PCIN[36]
PCIN[37]
PCIN[38]
PCIN[39]
PCIN[3]
PCIN[40]
PCIN[41]
PCIN[42]
PCIN[43]
PCIN[44]
PCIN[45]
PCIN[46]
PCIN[47]
PCIN[4]
PCIN[5]
PCIN[6]
PCIN[7]
PCIN[8]
PCIN[9]
RSTA
RSTB
RSTC
RSTCARRYIN
RSTD
RSTM
RSTOPMODE
RSTP

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

BCOUT[0]
BCOUT[10]
BCOUT[11]
BCOUT[12]
BCOUT[13]
BCOUT[14]
BCOUT[15]
BCOUT[16]
BCOUT[17]
BCOUT[1]
BCOUT[2]
BCOUT[3]
BCOUT[4]
BCOUT[5]
BCOUT[6]
BCOUT[7]
BCOUT[8]
BCOUT[9]
CARRYOUT
CARRYOUTF
M[0]
M[10]
M[11]
M[12]
M[13]
M[14]
M[15]
M[16]
M[17]
M[18]
M[19]
M[1]
M[20]
M[21]
M[22]
M[23]
M[24]
M[25]
M[26]
M[27]
M[28]
M[29]
M[2]
M[30]
M[31]
M[32]
M[33]
M[34]
M[35]
M[3]
M[4]
M[5]
M[6]
M[7]
M[8]
M[9]
PCOUT[0]
PCOUT[10]
PCOUT[11]
PCOUT[12]
PCOUT[13]
PCOUT[14]
PCOUT[15]
PCOUT[16]
PCOUT[17]
PCOUT[18]
PCOUT[19]
PCOUT[1]
PCOUT[20]
PCOUT[21]
PCOUT[22]
PCOUT[23]
PCOUT[24]
PCOUT[25]
PCOUT[26]
PCOUT[27]
PCOUT[28]
PCOUT[29]
PCOUT[2]
PCOUT[30]
PCOUT[31]
PCOUT[32]
PCOUT[33]
PCOUT[34]
PCOUT[35]
PCOUT[36]
PCOUT[37]
PCOUT[38]
PCOUT[39]
PCOUT[3]
PCOUT[40]
PCOUT[41]
PCOUT[42]
PCOUT[43]
PCOUT[44]
PCOUT[45]
PCOUT[46]
PCOUT[47]
PCOUT[4]
PCOUT[5]
PCOUT[6]
PCOUT[7]
PCOUT[8]
PCOUT[9]
P[0]
P[10]
P[11]
P[12]
P[13]
P[14]
P[15]
P[16]
P[17]
P[18]
P[19]
P[1]
P[20]
P[21]
P[22]
P[23]
P[24]
P[25]
P[26]
P[27]
P[28]
P[29]
P[2]
P[30]
P[31]
P[32]
P[33]
P[34]
P[35]
P[36]
P[37]
P[38]
P[39]
P[3]
P[40]
P[41]
P[42]
P[43]
P[44]
P[45]
P[46]
P[47]
P[4]
P[5]
P[6]
P[7]
P[8]
P[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.858        0.000                      0                  106        0.273        0.000                      0                  106        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.858        0.000                      0                  106        0.273        0.000                      0                  106        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_CYO/in_r_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 2.411ns (40.517%)  route 3.540ns (59.483%))
  Logic Levels:           12  (CARRY4=10 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r[23]_i_21/I2
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r_reg[23]_i_17/S[1]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186                                                    r  in_OPMODE/in_r_reg[27]_i_17/CI
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187                                                    r  in_OPMODE/in_r_reg[31]_i_17/CI
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188                                                    r  in_OPMODE/in_r_reg[35]_i_17/CI
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189                                                    r  in_OPMODE/in_r_reg[39]_i_17/CI
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190                                                    r  in_OPMODE/in_r_reg[43]_i_17/CI
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190                                                    f  in_OPMODE/in_r[39]_i_2/I1
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190                                                    r  in_OPMODE/in_r_reg[39]_i_1/DI[3]
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191                                                    r  in_OPMODE/in_r_reg[43]_i_1/CI
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192                                                    r  in_OPMODE/in_r_reg[47]_i_1/CI
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.329 r  in_OPMODE/in_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.329    in_OPMODE/in_r_reg[47]_i_1_n_0
    SLICE_X161Y193                                                    r  in_OPMODE/in_r_reg[0]_i_1/CI
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.499 r  in_OPMODE/in_r_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.817    10.316    in_CYO/POST_ADD_SUB_out0[0]
    SLICE_X157Y189       FDRE                                         r  in_CYO/in_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.285    14.175    in_CYO/clk
    SLICE_X157Y189       FDRE                                         r  in_CYO/in_r_reg[0]_lopt_replica/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X157Y189       FDRE (Setup_fdre_C_D)       -0.181    14.174    in_CYO/in_r_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_CYO/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 2.411ns (46.963%)  route 2.723ns (53.037%))
  Logic Levels:           12  (CARRY4=10 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r[23]_i_21/I2
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r_reg[23]_i_17/S[1]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186                                                    r  in_OPMODE/in_r_reg[27]_i_17/CI
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187                                                    r  in_OPMODE/in_r_reg[31]_i_17/CI
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188                                                    r  in_OPMODE/in_r_reg[35]_i_17/CI
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189                                                    r  in_OPMODE/in_r_reg[39]_i_17/CI
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190                                                    r  in_OPMODE/in_r_reg[43]_i_17/CI
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190                                                    f  in_OPMODE/in_r[39]_i_2/I1
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190                                                    r  in_OPMODE/in_r_reg[39]_i_1/DI[3]
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191                                                    r  in_OPMODE/in_r_reg[43]_i_1/CI
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192                                                    r  in_OPMODE/in_r_reg[47]_i_1/CI
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.329 r  in_OPMODE/in_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.329    in_OPMODE/in_r_reg[47]_i_1_n_0
    SLICE_X161Y193                                                    r  in_OPMODE/in_r_reg[0]_i_1/CI
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.499 r  in_OPMODE/in_r_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.000     9.499    in_CYO/POST_ADD_SUB_out0[0]
    SLICE_X161Y193       FDRE                                         r  in_CYO/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    in_CYO/clk
    SLICE_X161Y193       FDRE                                         r  in_CYO/in_r_reg[0]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y193       FDRE (Setup_fdre_C_D)        0.049    14.407    in_CYO/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 2.386ns (46.704%)  route 2.723ns (53.296%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r[23]_i_21/I2
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r_reg[23]_i_17/S[1]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186                                                    r  in_OPMODE/in_r_reg[27]_i_17/CI
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187                                                    r  in_OPMODE/in_r_reg[31]_i_17/CI
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188                                                    r  in_OPMODE/in_r_reg[35]_i_17/CI
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189                                                    r  in_OPMODE/in_r_reg[39]_i_17/CI
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190                                                    r  in_OPMODE/in_r_reg[43]_i_17/CI
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190                                                    f  in_OPMODE/in_r[39]_i_2/I1
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190                                                    r  in_OPMODE/in_r_reg[39]_i_1/DI[3]
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191                                                    r  in_OPMODE/in_r_reg[43]_i_1/CI
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192                                                    r  in_OPMODE/in_r_reg[47]_i_1/CI
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.474 r  in_OPMODE/in_r_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.474    in_P/D[47]
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    in_P/clk
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[47]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    in_P/in_r_reg[47]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.382ns (46.662%)  route 2.723ns (53.338%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r[23]_i_21/I2
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r_reg[23]_i_17/S[1]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186                                                    r  in_OPMODE/in_r_reg[27]_i_17/CI
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187                                                    r  in_OPMODE/in_r_reg[31]_i_17/CI
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188                                                    r  in_OPMODE/in_r_reg[35]_i_17/CI
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189                                                    r  in_OPMODE/in_r_reg[39]_i_17/CI
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190                                                    r  in_OPMODE/in_r_reg[43]_i_17/CI
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190                                                    f  in_OPMODE/in_r[39]_i_2/I1
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190                                                    r  in_OPMODE/in_r_reg[39]_i_1/DI[3]
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191                                                    r  in_OPMODE/in_r_reg[43]_i_1/CI
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192                                                    r  in_OPMODE/in_r_reg[47]_i_1/CI
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.470 r  in_OPMODE/in_r_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.470    in_P/D[45]
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    in_P/clk
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[45]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    in_P/in_r_reg[45]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 2.333ns (46.145%)  route 2.723ns (53.855%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r[23]_i_21/I2
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r_reg[23]_i_17/S[1]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186                                                    r  in_OPMODE/in_r_reg[27]_i_17/CI
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187                                                    r  in_OPMODE/in_r_reg[31]_i_17/CI
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188                                                    r  in_OPMODE/in_r_reg[35]_i_17/CI
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189                                                    r  in_OPMODE/in_r_reg[39]_i_17/CI
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190                                                    r  in_OPMODE/in_r_reg[43]_i_17/CI
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190                                                    f  in_OPMODE/in_r[39]_i_2/I1
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190                                                    r  in_OPMODE/in_r_reg[39]_i_1/DI[3]
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191                                                    r  in_OPMODE/in_r_reg[43]_i_1/CI
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192                                                    r  in_OPMODE/in_r_reg[47]_i_1/CI
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.421 r  in_OPMODE/in_r_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.421    in_P/D[46]
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    in_P/clk
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[46]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    in_P/in_r_reg[46]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 2.311ns (45.910%)  route 2.723ns (54.090%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r[23]_i_21/I2
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r_reg[23]_i_17/S[1]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186                                                    r  in_OPMODE/in_r_reg[27]_i_17/CI
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187                                                    r  in_OPMODE/in_r_reg[31]_i_17/CI
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188                                                    r  in_OPMODE/in_r_reg[35]_i_17/CI
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189                                                    r  in_OPMODE/in_r_reg[39]_i_17/CI
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190                                                    r  in_OPMODE/in_r_reg[43]_i_17/CI
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190                                                    f  in_OPMODE/in_r[39]_i_2/I1
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190                                                    r  in_OPMODE/in_r_reg[39]_i_1/DI[3]
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191                                                    r  in_OPMODE/in_r_reg[43]_i_1/CI
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192                                                    r  in_OPMODE/in_r_reg[47]_i_1/CI
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.399 r  in_OPMODE/in_r_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.399    in_P/D[44]
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    in_P/clk
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[44]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    in_P/in_r_reg[44]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.297ns (45.759%)  route 2.723ns (54.241%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r[23]_i_21/I2
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r_reg[23]_i_17/S[1]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186                                                    r  in_OPMODE/in_r_reg[27]_i_17/CI
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187                                                    r  in_OPMODE/in_r_reg[31]_i_17/CI
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188                                                    r  in_OPMODE/in_r_reg[35]_i_17/CI
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189                                                    r  in_OPMODE/in_r_reg[39]_i_17/CI
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190                                                    r  in_OPMODE/in_r_reg[43]_i_17/CI
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190                                                    f  in_OPMODE/in_r[39]_i_2/I1
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190                                                    r  in_OPMODE/in_r_reg[39]_i_1/DI[3]
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191                                                    r  in_OPMODE/in_r_reg[43]_i_1/CI
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.385 r  in_OPMODE/in_r_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.385    in_P/D[43]
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    in_P/clk
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[43]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    in_P/in_r_reg[43]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 2.293ns (45.716%)  route 2.723ns (54.284%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r[23]_i_21/I2
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r_reg[23]_i_17/S[1]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186                                                    r  in_OPMODE/in_r_reg[27]_i_17/CI
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187                                                    r  in_OPMODE/in_r_reg[31]_i_17/CI
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188                                                    r  in_OPMODE/in_r_reg[35]_i_17/CI
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189                                                    r  in_OPMODE/in_r_reg[39]_i_17/CI
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190                                                    r  in_OPMODE/in_r_reg[43]_i_17/CI
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190                                                    f  in_OPMODE/in_r[39]_i_2/I1
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190                                                    r  in_OPMODE/in_r_reg[39]_i_1/DI[3]
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191                                                    r  in_OPMODE/in_r_reg[43]_i_1/CI
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.381 r  in_OPMODE/in_r_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.381    in_P/D[41]
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    in_P/clk
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[41]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    in_P/in_r_reg[41]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 2.244ns (45.180%)  route 2.723ns (54.820%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r[23]_i_21/I2
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r_reg[23]_i_17/S[1]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186                                                    r  in_OPMODE/in_r_reg[27]_i_17/CI
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187                                                    r  in_OPMODE/in_r_reg[31]_i_17/CI
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188                                                    r  in_OPMODE/in_r_reg[35]_i_17/CI
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189                                                    r  in_OPMODE/in_r_reg[39]_i_17/CI
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190                                                    r  in_OPMODE/in_r_reg[43]_i_17/CI
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190                                                    f  in_OPMODE/in_r[39]_i_2/I1
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190                                                    r  in_OPMODE/in_r_reg[39]_i_1/DI[3]
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191                                                    r  in_OPMODE/in_r_reg[43]_i_1/CI
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.332 r  in_OPMODE/in_r_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.332    in_P/D[42]
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    in_P/clk
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[42]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    in_P/in_r_reg[42]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 2.222ns (44.936%)  route 2.723ns (55.064%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r[23]_i_21/I2
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185                                                    r  in_OPMODE/in_r_reg[23]_i_17/S[1]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186                                                    r  in_OPMODE/in_r_reg[27]_i_17/CI
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187                                                    r  in_OPMODE/in_r_reg[31]_i_17/CI
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188                                                    r  in_OPMODE/in_r_reg[35]_i_17/CI
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189                                                    r  in_OPMODE/in_r_reg[39]_i_17/CI
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190                                                    r  in_OPMODE/in_r_reg[43]_i_17/CI
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190                                                    f  in_OPMODE/in_r[39]_i_2/I1
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190                                                    r  in_OPMODE/in_r_reg[39]_i_1/DI[3]
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191                                                    r  in_OPMODE/in_r_reg[43]_i_1/CI
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.310 r  in_OPMODE/in_r_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.310    in_P/D[40]
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    in_P/clk
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[40]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    in_P/in_r_reg[40]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 in_CYI/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_CYI/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.166%)  route 0.178ns (48.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  in_CYI/in_r_reg[0]/Q
                         net (fo=5, routed)           0.178     1.949    in_CYI/in_r_reg[0]_0
    SLICE_X159Y181                                                    r  in_CYI/in_r[0]_i_1__0/I0
    SLICE_X159Y181       LUT4 (Prop_lut4_I0_O)        0.045     1.994 r  in_CYI/in_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    in_CYI/in_r[0]_i_1__0_n_0
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.909     2.150    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
                         clock pessimism             -0.520     1.630    
    SLICE_X159Y181       FDRE (Hold_fdre_C_D)         0.091     1.721    in_CYI/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 in_CYI/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.256ns (46.340%)  route 0.296ns (53.660%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  in_CYI/in_r_reg[0]/Q
                         net (fo=5, routed)           0.296     2.068    in_OPMODE/in_r_reg[0]_0
    SLICE_X161Y181                                                    r  in_OPMODE/in_r[3]_i_8/I2
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.113 r  in_OPMODE/in_r[3]_i_8/O
                         net (fo=1, routed)           0.000     2.113    in_OPMODE/in_r[3]_i_8_n_0
    SLICE_X161Y181                                                    r  in_OPMODE/in_r_reg[3]_i_1/S[0]
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.183 r  in_OPMODE/in_r_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.183    in_P/D[0]
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    in_P/clk
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[0]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    in_P/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 in_CYI/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.292ns (49.622%)  route 0.296ns (50.378%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  in_CYI/in_r_reg[0]/Q
                         net (fo=5, routed)           0.296     2.068    in_OPMODE/in_r_reg[0]_0
    SLICE_X161Y181                                                    r  in_OPMODE/in_r[3]_i_8/I2
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.113 r  in_OPMODE/in_r[3]_i_8/O
                         net (fo=1, routed)           0.000     2.113    in_OPMODE/in_r[3]_i_8_n_0
    SLICE_X161Y181                                                    r  in_OPMODE/in_r_reg[3]_i_1/S[0]
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.219 r  in_OPMODE/in_r_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.219    in_P/D[1]
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    in_P/clk
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[1]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    in_P/in_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 in_CYI/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.332ns (52.829%)  route 0.296ns (47.171%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  in_CYI/in_r_reg[0]/Q
                         net (fo=5, routed)           0.296     2.068    in_OPMODE/in_r_reg[0]_0
    SLICE_X161Y181                                                    r  in_OPMODE/in_r[3]_i_8/I2
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.113 r  in_OPMODE/in_r[3]_i_8/O
                         net (fo=1, routed)           0.000     2.113    in_OPMODE/in_r[3]_i_8_n_0
    SLICE_X161Y181                                                    r  in_OPMODE/in_r_reg[3]_i_1/S[0]
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.259 r  in_OPMODE/in_r_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.259    in_P/D[2]
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    in_P/clk
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[2]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    in_P/in_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_B1/in_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.885%)  route 0.458ns (71.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.613     1.605    in_OPMODE/clk
    SLICE_X153Y182       FDRE                                         r  in_OPMODE/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y182       FDRE (Prop_fdre_C_Q)         0.141     1.746 r  in_OPMODE/in_r_reg[4]/Q
                         net (fo=18, routed)          0.343     2.090    in_OPMODE/in_r_reg_n_0_[4]
    SLICE_X156Y184                                                    r  in_OPMODE/in_r[17]_i_1/I1
    SLICE_X156Y184       LUT3 (Prop_lut3_I1_O)        0.045     2.135 r  in_OPMODE/in_r[17]_i_1/O
                         net (fo=2, routed)           0.115     2.249    in_B1/D[17]
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.911     2.153    in_B1/clk
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[17]/C
                         clock pessimism             -0.483     1.670    
    SLICE_X156Y184       FDRE (Hold_fdre_C_D)         0.076     1.746    in_B1/in_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 in_CYI/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.352ns (54.284%)  route 0.296ns (45.716%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  in_CYI/in_r_reg[0]/Q
                         net (fo=5, routed)           0.296     2.068    in_OPMODE/in_r_reg[0]_0
    SLICE_X161Y181                                                    r  in_OPMODE/in_r[3]_i_8/I2
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.113 r  in_OPMODE/in_r[3]_i_8/O
                         net (fo=1, routed)           0.000     2.113    in_OPMODE/in_r[3]_i_8_n_0
    SLICE_X161Y181                                                    r  in_OPMODE/in_r_reg[3]_i_1/S[0]
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.279 r  in_OPMODE/in_r_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.279    in_P/D[3]
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    in_P/clk
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[3]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    in_P/in_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 in_P/in_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.301ns (47.146%)  route 0.337ns (52.854%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.642     1.634    in_P/clk
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y185       FDRE (Prop_fdre_C_Q)         0.141     1.775 r  in_P/in_r_reg[16]/Q
                         net (fo=5, routed)           0.215     1.991    in_OPMODE/P[16]
    SLICE_X162Y185                                                    r  in_OPMODE/in_r[19]_i_15/I0
    SLICE_X162Y185       LUT6 (Prop_lut6_I0_O)        0.045     2.036 r  in_OPMODE/in_r[19]_i_15/O
                         net (fo=2, routed)           0.122     2.158    in_OPMODE/p_1_in__0[16]
    SLICE_X161Y185                                                    r  in_OPMODE/in_r[19]_i_9/I3
    SLICE_X161Y185       LUT5 (Prop_lut5_I3_O)        0.045     2.203 r  in_OPMODE/in_r[19]_i_9/O
                         net (fo=1, routed)           0.000     2.203    in_OPMODE/in_r[19]_i_9_n_0
    SLICE_X161Y185                                                    r  in_OPMODE/in_r_reg[19]_i_1/S[0]
    SLICE_X161Y185       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.273 r  in_OPMODE/in_r_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.273    in_P/D[16]
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    in_P/clk
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[16]/C
                         clock pessimism             -0.521     1.634    
    SLICE_X161Y185       FDRE (Hold_fdre_C_D)         0.105     1.739    in_P/in_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 in_A1/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.297ns (43.786%)  route 0.381ns (56.214%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    in_A1/clk
    SLICE_X157Y185       FDRE                                         r  in_A1/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  in_A1/in_r_reg[0]/Q
                         net (fo=2, routed)           0.103     1.877    in_OPMODE/in_r_reg[17]_2[0]
    SLICE_X159Y185                                                    r  in_OPMODE/in_r[19]_i_11/I4
    SLICE_X159Y185       LUT6 (Prop_lut6_I4_O)        0.045     1.922 r  in_OPMODE/in_r[19]_i_11/O
                         net (fo=2, routed)           0.279     2.201    in_OPMODE/p_1_in__0[18]
    SLICE_X161Y185                                                    r  in_OPMODE/in_r[19]_i_7/I3
    SLICE_X161Y185       LUT5 (Prop_lut5_I3_O)        0.045     2.246 r  in_OPMODE/in_r[19]_i_7/O
                         net (fo=1, routed)           0.000     2.246    in_OPMODE/in_r[19]_i_7_n_0
    SLICE_X161Y185                                                    r  in_OPMODE/in_r_reg[19]_i_1/S[2]
    SLICE_X161Y185       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.312 r  in_OPMODE/in_r_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.312    in_P/D[18]
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    in_P/clk
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[18]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X161Y185       FDRE (Hold_fdre_C_D)         0.105     1.777    in_P/in_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 in_B1/in_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.296ns (43.665%)  route 0.382ns (56.335%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.639     1.631    in_B1/clk
    SLICE_X156Y182       FDRE                                         r  in_B1/in_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y182       FDRE (Prop_fdre_C_Q)         0.141     1.772 r  in_B1/in_r_reg[5]/Q
                         net (fo=2, routed)           0.104     1.877    in_OPMODE/BCOUT[5]
    SLICE_X159Y182                                                    r  in_OPMODE/in_r[7]_i_13/I4
    SLICE_X159Y182       LUT6 (Prop_lut6_I4_O)        0.045     1.922 r  in_OPMODE/in_r[7]_i_13/O
                         net (fo=2, routed)           0.278     2.199    in_OPMODE/p_1_in__0[5]
    SLICE_X161Y182                                                    r  in_OPMODE/in_r[7]_i_8/I3
    SLICE_X161Y182       LUT5 (Prop_lut5_I3_O)        0.045     2.244 r  in_OPMODE/in_r[7]_i_8/O
                         net (fo=1, routed)           0.000     2.244    in_OPMODE/in_r[7]_i_8_n_0
    SLICE_X161Y182                                                    r  in_OPMODE/in_r_reg[7]_i_1/S[1]
    SLICE_X161Y182       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.309 r  in_OPMODE/in_r_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.309    in_P/D[5]
    SLICE_X161Y182       FDRE                                         r  in_P/in_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.152    in_P/clk
    SLICE_X161Y182       FDRE                                         r  in_P/in_r_reg[5]/C
                         clock pessimism             -0.483     1.669    
    SLICE_X161Y182       FDRE (Hold_fdre_C_D)         0.105     1.774    in_P/in_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 in_B1/in_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.301ns (43.973%)  route 0.384ns (56.027%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.640     1.632    in_B1/clk
    SLICE_X156Y183       FDRE                                         r  in_B1/in_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y183       FDRE (Prop_fdre_C_Q)         0.141     1.773 r  in_B1/in_r_reg[8]/Q
                         net (fo=2, routed)           0.103     1.877    in_OPMODE/BCOUT[8]
    SLICE_X159Y183                                                    r  in_OPMODE/in_r[11]_i_15/I4
    SLICE_X159Y183       LUT6 (Prop_lut6_I4_O)        0.045     1.922 r  in_OPMODE/in_r[11]_i_15/O
                         net (fo=2, routed)           0.280     2.202    in_OPMODE/p_1_in__0[8]
    SLICE_X161Y183                                                    r  in_OPMODE/in_r[11]_i_9/I3
    SLICE_X161Y183       LUT5 (Prop_lut5_I3_O)        0.045     2.247 r  in_OPMODE/in_r[11]_i_9/O
                         net (fo=1, routed)           0.000     2.247    in_OPMODE/in_r[11]_i_9_n_0
    SLICE_X161Y183                                                    r  in_OPMODE/in_r_reg[11]_i_1/S[0]
    SLICE_X161Y183       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.317 r  in_OPMODE/in_r_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.317    in_P/D[8]
    SLICE_X161Y183       FDRE                                         r  in_P/in_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.911     2.153    in_P/clk
    SLICE_X161Y183       FDRE                                         r  in_P/in_r_reg[8]/C
                         clock pessimism             -0.483     1.670    
    SLICE_X161Y183       FDRE (Hold_fdre_C_D)         0.105     1.775    in_P/in_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X8Y74     in_M/in_r_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y185  in_A1/in_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y186  in_A1/in_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y186  in_A1/in_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y188  in_A1/in_r_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y188  in_A1/in_r_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y187  in_A1/in_r_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y187  in_A1/in_r_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y188  in_A1/in_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  in_B1/in_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  in_B1/in_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  in_B1/in_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  in_C/in_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  in_C/in_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  in_C/in_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y180  in_C/in_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y180  in_C/in_r_reg[18]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y180  in_C/in_r_reg[19]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  in_C/in_r_reg[20]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y185  in_A1/in_r_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  in_A1/in_r_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  in_A1/in_r_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  in_A1/in_r_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  in_A1/in_r_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  in_A1/in_r_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  in_A1/in_r_reg[7]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  in_A1/in_r_reg[8]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  in_A1/in_r_reg[9]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y182  in_B1/in_r_reg[0]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_B1/in_r_reg[17]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.346ns  (logic 2.612ns (27.944%)  route 6.734ns (72.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.378     4.423    in_B1/clk
    SLICE_X156Y182       FDRE                                         r  in_B1/in_r_reg[17]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y182       FDRE (Prop_fdre_C_Q)         0.341     4.764 r  in_B1/in_r_reg[17]_lopt_replica/Q
                         net (fo=1, routed)           6.734    11.498    lopt_8
    V29                                                               r  BCOUT_OBUF[17]_inst/I
    V29                  OBUF (Prop_obuf_I_O)         2.271    13.769 r  BCOUT_OBUF[17]_inst/O
                         net (fo=0)                   0.000    13.769    BCOUT[17]
    V29                                                               r  BCOUT[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 2.675ns (28.815%)  route 6.608ns (71.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.321     4.366    in_B1/clk
    SLICE_X152Y181       FDRE                                         r  in_B1/in_r_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y181       FDRE (Prop_fdre_C_Q)         0.393     4.759 r  in_B1/in_r_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           6.608    11.367    lopt_14
    V31                                                               r  BCOUT_OBUF[6]_inst/I
    V31                  OBUF (Prop_obuf_I_O)         2.282    13.649 r  BCOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.649    BCOUT[6]
    V31                                                               r  BCOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.205ns  (logic 2.686ns (29.182%)  route 6.519ns (70.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.321     4.366    in_B1/clk
    SLICE_X152Y181       FDRE                                         r  in_B1/in_r_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y181       FDRE (Prop_fdre_C_Q)         0.393     4.759 r  in_B1/in_r_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           6.519    11.278    lopt_13
    V32                                                               r  BCOUT_OBUF[5]_inst/I
    V32                  OBUF (Prop_obuf_I_O)         2.293    13.572 r  BCOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.572    BCOUT[5]
    V32                                                               r  BCOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.121ns  (logic 2.649ns (29.044%)  route 6.472ns (70.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.323     4.368    in_B1/clk
    SLICE_X152Y183       FDRE                                         r  in_B1/in_r_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y183       FDRE (Prop_fdre_C_Q)         0.393     4.761 r  in_B1/in_r_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           6.472    11.233    lopt_5
    W26                                                               r  BCOUT_OBUF[14]_inst/I
    W26                  OBUF (Prop_obuf_I_O)         2.256    13.489 r  BCOUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.489    BCOUT[14]
    W26                                                               r  BCOUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.093ns  (logic 2.650ns (29.148%)  route 6.443ns (70.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.323     4.368    in_B1/clk
    SLICE_X152Y183       FDRE                                         r  in_B1/in_r_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y183       FDRE (Prop_fdre_C_Q)         0.393     4.761 r  in_B1/in_r_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           6.443    11.204    lopt_4
    Y26                                                               r  BCOUT_OBUF[13]_inst/I
    Y26                  OBUF (Prop_obuf_I_O)         2.257    13.461 r  BCOUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.461    BCOUT[13]
    Y26                                                               r  BCOUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 2.682ns (29.496%)  route 6.411ns (70.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.322     4.367    in_B1/clk
    SLICE_X152Y182       FDRE                                         r  in_B1/in_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y182       FDRE (Prop_fdre_C_Q)         0.393     4.760 r  in_B1/in_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           6.411    11.172    lopt
    Y32                                                               r  BCOUT_OBUF[0]_inst/I
    Y32                  OBUF (Prop_obuf_I_O)         2.289    13.461 r  BCOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.461    BCOUT[0]
    Y32                                                               r  BCOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.027ns  (logic 2.661ns (29.482%)  route 6.365ns (70.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.322     4.367    in_B1/clk
    SLICE_X152Y182       FDRE                                         r  in_B1/in_r_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y182       FDRE (Prop_fdre_C_Q)         0.393     4.760 r  in_B1/in_r_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           6.365    11.126    lopt_2
    W29                                                               r  BCOUT_OBUF[11]_inst/I
    W29                  OBUF (Prop_obuf_I_O)         2.268    13.394 r  BCOUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.394    BCOUT[11]
    W29                                                               r  BCOUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 2.651ns (29.406%)  route 6.364ns (70.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.322     4.367    in_B1/clk
    SLICE_X152Y182       FDRE                                         r  in_B1/in_r_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y182       FDRE (Prop_fdre_C_Q)         0.393     4.760 r  in_B1/in_r_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           6.364    11.124    lopt_3
    W28                                                               r  BCOUT_OBUF[12]_inst/I
    W28                  OBUF (Prop_obuf_I_O)         2.258    13.382 r  BCOUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.382    BCOUT[12]
    W28                                                               r  BCOUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 2.649ns (29.383%)  route 6.365ns (70.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.321     4.366    in_B1/clk
    SLICE_X153Y181       FDRE                                         r  in_B1/in_r_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y181       FDRE (Prop_fdre_C_Q)         0.341     4.707 r  in_B1/in_r_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           6.365    11.073    lopt_10
    V33                                                               r  BCOUT_OBUF[2]_inst/I
    V33                  OBUF (Prop_obuf_I_O)         2.308    13.380 r  BCOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.380    BCOUT[2]
    V33                                                               r  BCOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_B1/in_r_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.012ns  (logic 2.648ns (29.386%)  route 6.364ns (70.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.321     4.366    in_B1/clk
    SLICE_X153Y181       FDRE                                         r  in_B1/in_r_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y181       FDRE (Prop_fdre_C_Q)         0.341     4.707 r  in_B1/in_r_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           6.364    11.071    lopt_11
    W34                                                               r  BCOUT_OBUF[3]_inst/I
    W34                  OBUF (Prop_obuf_I_O)         2.307    13.378 r  BCOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.378    BCOUT[3]
    W34                                                               r  BCOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_P/in_r_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.292ns (76.664%)  route 0.393ns (23.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.645     1.637    in_P/clk
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y192       FDRE (Prop_fdre_C_Q)         0.141     1.778 r  in_P/in_r_reg[46]/Q
                         net (fo=5, routed)           0.393     2.172    PCOUT_OBUF[46]
    P6                                                                r  P_OBUF[46]_inst/I
    P6                   OBUF (Prop_obuf_I_O)         1.151     3.323 r  P_OBUF[46]_inst/O
                         net (fo=0)                   0.000     3.323    P[46]
    P6                                                                r  P[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_P/in_r_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.334ns (77.368%)  route 0.390ns (22.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.645     1.637    in_P/clk
    SLICE_X161Y190       FDRE                                         r  in_P/in_r_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y190       FDRE (Prop_fdre_C_Q)         0.141     1.778 r  in_P/in_r_reg[36]/Q
                         net (fo=5, routed)           0.390     2.169    PCOUT_OBUF[36]
    N1                                                                r  P_OBUF[36]_inst/I
    N1                   OBUF (Prop_obuf_I_O)         1.193     3.362 r  P_OBUF[36]_inst/O
                         net (fo=0)                   0.000     3.362    P[36]
    N1                                                                r  P[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_P/in_r_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.284ns (73.971%)  route 0.452ns (26.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.645     1.637    in_P/clk
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y192       FDRE (Prop_fdre_C_Q)         0.141     1.778 r  in_P/in_r_reg[47]/Q
                         net (fo=5, routed)           0.452     2.230    PCOUT_OBUF[47]
    P8                                                                r  P_OBUF[47]_inst/I
    P8                   OBUF (Prop_obuf_I_O)         1.143     3.373 r  P_OBUF[47]_inst/O
                         net (fo=0)                   0.000     3.373    P[47]
    P8                                                                r  P[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_P/in_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.291ns (74.135%)  route 0.451ns (25.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.640     1.632    in_P/clk
    SLICE_X161Y182       FDRE                                         r  in_P/in_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y182       FDRE (Prop_fdre_C_Q)         0.141     1.773 r  in_P/in_r_reg[5]/Q
                         net (fo=5, routed)           0.451     2.224    PCOUT_OBUF[5]
    N7                                                                r  PCOUT_OBUF[5]_inst/I
    N7                   OBUF (Prop_obuf_I_O)         1.150     3.374 r  PCOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.374    PCOUT[5]
    N7                                                                r  PCOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_P/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.277ns (72.993%)  route 0.472ns (27.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.640     1.632    in_P/clk
    SLICE_X161Y182       FDRE                                         r  in_P/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y182       FDRE (Prop_fdre_C_Q)         0.141     1.773 r  in_P/in_r_reg[4]/Q
                         net (fo=5, routed)           0.472     2.246    PCOUT_OBUF[4]
    M11                                                               r  PCOUT_OBUF[4]_inst/I
    M11                  OBUF (Prop_obuf_I_O)         1.136     3.382 r  PCOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.382    PCOUT[4]
    M11                                                               r  PCOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_P/in_r_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.302ns (72.995%)  route 0.482ns (27.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.645     1.637    in_P/clk
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y192       FDRE (Prop_fdre_C_Q)         0.141     1.778 r  in_P/in_r_reg[45]/Q
                         net (fo=5, routed)           0.482     2.260    PCOUT_OBUF[45]
    N6                                                                r  P_OBUF[45]_inst/I
    N6                   OBUF (Prop_obuf_I_O)         1.161     3.421 r  P_OBUF[45]_inst/O
                         net (fo=0)                   0.000     3.421    P[45]
    N6                                                                r  P[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_P/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.271ns (71.011%)  route 0.519ns (28.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.639     1.631    in_P/clk
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y181       FDRE (Prop_fdre_C_Q)         0.141     1.772 r  in_P/in_r_reg[2]/Q
                         net (fo=5, routed)           0.519     2.291    PCOUT_OBUF[2]
    P9                                                                r  PCOUT_OBUF[2]_inst/I
    P9                   OBUF (Prop_obuf_I_O)         1.130     3.421 r  PCOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.421    PCOUT[2]
    P9                                                                r  PCOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_P/in_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCOUT[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.274ns (71.289%)  route 0.513ns (28.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.643     1.635    in_P/clk
    SLICE_X161Y187       FDRE                                         r  in_P/in_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y187       FDRE (Prop_fdre_C_Q)         0.141     1.776 r  in_P/in_r_reg[26]/Q
                         net (fo=5, routed)           0.513     2.289    PCOUT_OBUF[26]
    R11                                                               r  PCOUT_OBUF[26]_inst/I
    R11                  OBUF (Prop_obuf_I_O)         1.133     3.422 r  PCOUT_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.422    PCOUT[26]
    R11                                                               r  PCOUT[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_P/in_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.317ns (73.357%)  route 0.478ns (26.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.644     1.636    in_P/clk
    SLICE_X161Y188       FDRE                                         r  in_P/in_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y188       FDRE (Prop_fdre_C_Q)         0.141     1.777 r  in_P/in_r_reg[28]/Q
                         net (fo=5, routed)           0.478     2.256    PCOUT_OBUF[28]
    P4                                                                r  P_OBUF[28]_inst/I
    P4                   OBUF (Prop_obuf_I_O)         1.176     3.431 r  P_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.431    P[28]
    P4                                                                r  P[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_P/in_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.287ns (71.446%)  route 0.515ns (28.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.640     1.632    in_P/clk
    SLICE_X161Y182       FDRE                                         r  in_P/in_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y182       FDRE (Prop_fdre_C_Q)         0.141     1.773 r  in_P/in_r_reg[6]/Q
                         net (fo=5, routed)           0.515     2.288    PCOUT_OBUF[6]
    N8                                                                r  PCOUT_OBUF[6]_inst/I
    N8                   OBUF (Prop_obuf_I_O)         1.146     3.434 r  PCOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.434    PCOUT[6]
    N8                                                                r  PCOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           596 Endpoints
Min Delay           596 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            in_M/in_r_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.019ns  (logic 1.736ns (15.758%)  route 9.282ns (84.242%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        4.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE33                                              0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    AE33                                                              r  B_IBUF[10]_inst/I
    AE33                 IBUF (Prop_ibuf_I_O)         0.870     0.870 r  B_IBUF[10]_inst/O
                         net (fo=2, routed)           7.477     8.348    in_OPMODE/B_IBUF[10]
    SLICE_X157Y187                                                    r  in_OPMODE/in_r[11]_i_4/I0
    SLICE_X157Y187       LUT3 (Prop_lut3_I0_O)        0.097     8.445 r  in_OPMODE/in_r[11]_i_4/O
                         net (fo=1, routed)           0.000     8.445    in_D/in_r_reg[6]_2[2]
    SLICE_X157Y187                                                    r  in_D/in_r_reg[11]_i_2/S[2]
    SLICE_X157Y187       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.746 r  in_D/in_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.746    in_D/in_r_reg[11]_i_2_n_0
    SLICE_X157Y188                                                    r  in_D/in_r_reg[15]_i_2/CI
    SLICE_X157Y188       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.980 r  in_D/in_r_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.716     9.695    in_OPMODE/in_r_reg[15][3]
    SLICE_X156Y187                                                    r  in_OPMODE/in_r[15]_i_1/I0
    SLICE_X156Y187       LUT3 (Prop_lut3_I0_O)        0.234     9.929 r  in_OPMODE/in_r[15]_i_1/O
                         net (fo=3, routed)           1.090    11.019    in_M/D[15]
    DSP48_X8Y74          DSP48E1                                      r  in_M/in_r_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.302     4.192    in_M/clk
    DSP48_X8Y74          DSP48E1                                      r  in_M/in_r_reg/CLK

Slack:                    inf
  Source:                 PCIN[0]
                            (input port)
  Destination:            in_CYO/in_r_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.951ns  (logic 2.842ns (25.951%)  route 8.109ns (74.049%))
  Logic Levels:           17  (CARRY4=13 IBUF=1 LUT5=3)
  Clock Path Skew:        4.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R32                                               0.000     0.000 r  PCIN[0] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[0]
    R32                                                               r  PCIN_IBUF[0]_inst/I
    R32                  IBUF (Prop_ibuf_I_O)         0.848     0.848 r  PCIN_IBUF[0]_inst/O
                         net (fo=1, routed)           6.261     7.109    in_OPMODE/PCIN_IBUF[0]
    SLICE_X158Y177                                                    r  in_OPMODE/in_r[3]_i_13/I1
    SLICE_X158Y177       LUT5 (Prop_lut5_I1_O)        0.097     7.206 r  in_OPMODE/in_r[3]_i_13/O
                         net (fo=2, routed)           0.726     7.932    in_OPMODE/Z_out[0]
    SLICE_X161Y181                                                    r  in_OPMODE/in_r[3]_i_4__0/I0
    SLICE_X161Y181       LUT5 (Prop_lut5_I0_O)        0.097     8.029 r  in_OPMODE/in_r[3]_i_4__0/O
                         net (fo=2, routed)           0.305     8.334    in_OPMODE/in_r[3]_i_4__0_n_0
    SLICE_X161Y181                                                    r  in_OPMODE/in_r[3]_i_7/I4
    SLICE_X161Y181       LUT5 (Prop_lut5_I4_O)        0.239     8.573 r  in_OPMODE/in_r[3]_i_7/O
                         net (fo=1, routed)           0.000     8.573    in_OPMODE/in_r[3]_i_7_n_0
    SLICE_X161Y181                                                    r  in_OPMODE/in_r_reg[3]_i_1/S[1]
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.985 r  in_OPMODE/in_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.985    in_OPMODE/in_r_reg[3]_i_1_n_0
    SLICE_X161Y182                                                    r  in_OPMODE/in_r_reg[7]_i_1/CI
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.074 r  in_OPMODE/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    in_OPMODE/in_r_reg[7]_i_1_n_0
    SLICE_X161Y183                                                    r  in_OPMODE/in_r_reg[11]_i_1/CI
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.163 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.163    in_OPMODE/in_r_reg[11]_i_1_n_0
    SLICE_X161Y184                                                    r  in_OPMODE/in_r_reg[15]_i_1/CI
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.252 r  in_OPMODE/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.252    in_OPMODE/in_r_reg[15]_i_1_n_0
    SLICE_X161Y185                                                    r  in_OPMODE/in_r_reg[19]_i_1/CI
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.341 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    in_OPMODE/in_r_reg[19]_i_1_n_0
    SLICE_X161Y186                                                    r  in_OPMODE/in_r_reg[23]_i_1/CI
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.430 r  in_OPMODE/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.430    in_OPMODE/in_r_reg[23]_i_1_n_0
    SLICE_X161Y187                                                    r  in_OPMODE/in_r_reg[27]_i_1/CI
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.519 r  in_OPMODE/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.519    in_OPMODE/in_r_reg[27]_i_1_n_0
    SLICE_X161Y188                                                    r  in_OPMODE/in_r_reg[31]_i_1/CI
    SLICE_X161Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.608 r  in_OPMODE/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.608    in_OPMODE/in_r_reg[31]_i_1_n_0
    SLICE_X161Y189                                                    r  in_OPMODE/in_r_reg[35]_i_1/CI
    SLICE_X161Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.697 r  in_OPMODE/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    in_OPMODE/in_r_reg[35]_i_1_n_0
    SLICE_X161Y190                                                    r  in_OPMODE/in_r_reg[39]_i_1/CI
    SLICE_X161Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.786 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191                                                    r  in_OPMODE/in_r_reg[43]_i_1/CI
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.875 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.875    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192                                                    r  in_OPMODE/in_r_reg[47]_i_1/CI
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.964 r  in_OPMODE/in_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    in_OPMODE/in_r_reg[47]_i_1_n_0
    SLICE_X161Y193                                                    r  in_OPMODE/in_r_reg[0]_i_1/CI
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    10.134 r  in_OPMODE/in_r_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.817    10.951    in_CYO/POST_ADD_SUB_out0[0]
    SLICE_X157Y189       FDRE                                         r  in_CYO/in_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.285     4.175    in_CYO/clk
    SLICE_X157Y189       FDRE                                         r  in_CYO/in_r_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            in_B1/in_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.809ns  (logic 1.651ns (15.278%)  route 9.157ns (84.722%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        4.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE33                                              0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    AE33                                                              r  B_IBUF[10]_inst/I
    AE33                 IBUF (Prop_ibuf_I_O)         0.870     0.870 r  B_IBUF[10]_inst/O
                         net (fo=2, routed)           7.477     8.348    in_OPMODE/B_IBUF[10]
    SLICE_X157Y187                                                    r  in_OPMODE/in_r[11]_i_4/I0
    SLICE_X157Y187       LUT3 (Prop_lut3_I0_O)        0.097     8.445 r  in_OPMODE/in_r[11]_i_4/O
                         net (fo=1, routed)           0.000     8.445    in_D/in_r_reg[6]_2[2]
    SLICE_X157Y187                                                    r  in_D/in_r_reg[11]_i_2/S[2]
    SLICE_X157Y187       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.746 r  in_D/in_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.746    in_D/in_r_reg[11]_i_2_n_0
    SLICE_X157Y188                                                    r  in_D/in_r_reg[15]_i_2/CI
    SLICE_X157Y188       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.905 r  in_D/in_r_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.617     9.522    in_OPMODE/in_r_reg[15][0]
    SLICE_X156Y188                                                    r  in_OPMODE/in_r[12]_i_1/I0
    SLICE_X156Y188       LUT3 (Prop_lut3_I0_O)        0.224     9.746 r  in_OPMODE/in_r[12]_i_1/O
                         net (fo=3, routed)           1.063    10.809    in_B1/D[12]
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.281     4.171    in_B1/clk
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[12]/C

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            in_B1/in_r_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.772ns  (logic 1.736ns (16.119%)  route 9.035ns (83.881%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        4.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE33                                              0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    AE33                                                              r  B_IBUF[10]_inst/I
    AE33                 IBUF (Prop_ibuf_I_O)         0.870     0.870 r  B_IBUF[10]_inst/O
                         net (fo=2, routed)           7.477     8.348    in_OPMODE/B_IBUF[10]
    SLICE_X157Y187                                                    r  in_OPMODE/in_r[11]_i_4/I0
    SLICE_X157Y187       LUT3 (Prop_lut3_I0_O)        0.097     8.445 r  in_OPMODE/in_r[11]_i_4/O
                         net (fo=1, routed)           0.000     8.445    in_D/in_r_reg[6]_2[2]
    SLICE_X157Y187                                                    r  in_D/in_r_reg[11]_i_2/S[2]
    SLICE_X157Y187       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.746 r  in_D/in_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.746    in_D/in_r_reg[11]_i_2_n_0
    SLICE_X157Y188                                                    r  in_D/in_r_reg[15]_i_2/CI
    SLICE_X157Y188       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.980 r  in_D/in_r_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.716     9.695    in_OPMODE/in_r_reg[15][3]
    SLICE_X156Y187                                                    r  in_OPMODE/in_r[15]_i_1/I0
    SLICE_X156Y187       LUT3 (Prop_lut3_I0_O)        0.234     9.929 r  in_OPMODE/in_r[15]_i_1/O
                         net (fo=3, routed)           0.843    10.772    in_B1/D[15]
    SLICE_X152Y183       FDRE                                         r  in_B1/in_r_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.224     4.114    in_B1/clk
    SLICE_X152Y183       FDRE                                         r  in_B1/in_r_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            in_B1/in_r_reg[12]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.438ns  (logic 1.651ns (15.821%)  route 8.786ns (84.179%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        4.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE33                                              0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    AE33                                                              r  B_IBUF[10]_inst/I
    AE33                 IBUF (Prop_ibuf_I_O)         0.870     0.870 r  B_IBUF[10]_inst/O
                         net (fo=2, routed)           7.477     8.348    in_OPMODE/B_IBUF[10]
    SLICE_X157Y187                                                    r  in_OPMODE/in_r[11]_i_4/I0
    SLICE_X157Y187       LUT3 (Prop_lut3_I0_O)        0.097     8.445 r  in_OPMODE/in_r[11]_i_4/O
                         net (fo=1, routed)           0.000     8.445    in_D/in_r_reg[6]_2[2]
    SLICE_X157Y187                                                    r  in_D/in_r_reg[11]_i_2/S[2]
    SLICE_X157Y187       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.746 r  in_D/in_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.746    in_D/in_r_reg[11]_i_2_n_0
    SLICE_X157Y188                                                    r  in_D/in_r_reg[15]_i_2/CI
    SLICE_X157Y188       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.905 r  in_D/in_r_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.617     9.522    in_OPMODE/in_r_reg[15][0]
    SLICE_X156Y188                                                    r  in_OPMODE/in_r[12]_i_1/I0
    SLICE_X156Y188       LUT3 (Prop_lut3_I0_O)        0.224     9.746 r  in_OPMODE/in_r[12]_i_1/O
                         net (fo=3, routed)           0.692    10.438    in_B1/D[12]
    SLICE_X152Y182       FDRE                                         r  in_B1/in_r_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.223     4.113    in_B1/clk
    SLICE_X152Y182       FDRE                                         r  in_B1/in_r_reg[12]_lopt_replica/C

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            in_B1/in_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.390ns  (logic 1.723ns (16.587%)  route 8.666ns (83.413%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        4.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE33                                              0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    AE33                                                              r  B_IBUF[10]_inst/I
    AE33                 IBUF (Prop_ibuf_I_O)         0.870     0.870 r  B_IBUF[10]_inst/O
                         net (fo=2, routed)           7.477     8.348    in_OPMODE/B_IBUF[10]
    SLICE_X157Y187                                                    r  in_OPMODE/in_r[11]_i_4/I0
    SLICE_X157Y187       LUT3 (Prop_lut3_I0_O)        0.097     8.445 r  in_OPMODE/in_r[11]_i_4/O
                         net (fo=1, routed)           0.000     8.445    in_D/in_r_reg[6]_2[2]
    SLICE_X157Y187                                                    r  in_D/in_r_reg[11]_i_2/S[2]
    SLICE_X157Y187       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.746 r  in_D/in_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.746    in_D/in_r_reg[11]_i_2_n_0
    SLICE_X157Y188                                                    r  in_D/in_r_reg[15]_i_2/CI
    SLICE_X157Y188       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.976 r  in_D/in_r_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.453     9.428    in_OPMODE/in_r_reg[15][1]
    SLICE_X156Y188                                                    r  in_OPMODE/in_r[13]_i_1/I0
    SLICE_X156Y188       LUT3 (Prop_lut3_I0_O)        0.225     9.653 r  in_OPMODE/in_r[13]_i_1/O
                         net (fo=3, routed)           0.737    10.390    in_B1/D[13]
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.281     4.171    in_B1/clk
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[13]/C

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            in_B1/in_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.386ns  (logic 1.679ns (16.169%)  route 8.707ns (83.831%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        4.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE33                                              0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    AE33                                                              r  B_IBUF[10]_inst/I
    AE33                 IBUF (Prop_ibuf_I_O)         0.870     0.870 r  B_IBUF[10]_inst/O
                         net (fo=2, routed)           7.477     8.348    in_OPMODE/B_IBUF[10]
    SLICE_X157Y187                                                    r  in_OPMODE/in_r[11]_i_4/I0
    SLICE_X157Y187       LUT3 (Prop_lut3_I0_O)        0.097     8.445 r  in_OPMODE/in_r[11]_i_4/O
                         net (fo=1, routed)           0.000     8.445    in_D/in_r_reg[6]_2[2]
    SLICE_X157Y187                                                    r  in_D/in_r_reg[11]_i_2/S[2]
    SLICE_X157Y187       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.746 r  in_D/in_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.746    in_D/in_r_reg[11]_i_2_n_0
    SLICE_X157Y188                                                    r  in_D/in_r_reg[15]_i_2/CI
    SLICE_X157Y188       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.927 r  in_D/in_r_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.589     9.515    in_OPMODE/in_r_reg[15][2]
    SLICE_X156Y188                                                    r  in_OPMODE/in_r[14]_i_1/I0
    SLICE_X156Y188       LUT3 (Prop_lut3_I0_O)        0.230     9.745 r  in_OPMODE/in_r[14]_i_1/O
                         net (fo=3, routed)           0.641    10.386    in_B1/D[14]
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.281     4.171    in_B1/clk
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[14]/C

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            in_B1/in_r_reg[17]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.373ns  (logic 1.812ns (17.471%)  route 8.561ns (82.529%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=2)
  Clock Path Skew:        4.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE33                                              0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    AE33                                                              r  B_IBUF[10]_inst/I
    AE33                 IBUF (Prop_ibuf_I_O)         0.870     0.870 r  B_IBUF[10]_inst/O
                         net (fo=2, routed)           7.477     8.348    in_OPMODE/B_IBUF[10]
    SLICE_X157Y187                                                    r  in_OPMODE/in_r[11]_i_4/I0
    SLICE_X157Y187       LUT3 (Prop_lut3_I0_O)        0.097     8.445 r  in_OPMODE/in_r[11]_i_4/O
                         net (fo=1, routed)           0.000     8.445    in_D/in_r_reg[6]_2[2]
    SLICE_X157Y187                                                    r  in_D/in_r_reg[11]_i_2/S[2]
    SLICE_X157Y187       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.746 r  in_D/in_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.746    in_D/in_r_reg[11]_i_2_n_0
    SLICE_X157Y188                                                    r  in_D/in_r_reg[15]_i_2/CI
    SLICE_X157Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.835 r  in_D/in_r_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.835    in_D/in_r_reg[15]_i_2_n_0
    SLICE_X157Y189                                                    r  in_D/in_r_reg[17]_i_2/CI
    SLICE_X157Y189       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.065 r  in_D/in_r_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.759     9.823    in_OPMODE/in_r_reg[16][1]
    SLICE_X156Y184                                                    r  in_OPMODE/in_r[17]_i_1/I0
    SLICE_X156Y184       LUT3 (Prop_lut3_I0_O)        0.225    10.048 r  in_OPMODE/in_r[17]_i_1/O
                         net (fo=2, routed)           0.325    10.373    in_B1/D[17]
    SLICE_X156Y182       FDRE                                         r  in_B1/in_r_reg[17]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.280     4.170    in_B1/clk
    SLICE_X156Y182       FDRE                                         r  in_B1/in_r_reg[17]_lopt_replica/C

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            in_B1/in_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.368ns  (logic 1.736ns (16.748%)  route 8.631ns (83.252%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        4.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE33                                              0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    AE33                                                              r  B_IBUF[10]_inst/I
    AE33                 IBUF (Prop_ibuf_I_O)         0.870     0.870 r  B_IBUF[10]_inst/O
                         net (fo=2, routed)           7.477     8.348    in_OPMODE/B_IBUF[10]
    SLICE_X157Y187                                                    r  in_OPMODE/in_r[11]_i_4/I0
    SLICE_X157Y187       LUT3 (Prop_lut3_I0_O)        0.097     8.445 r  in_OPMODE/in_r[11]_i_4/O
                         net (fo=1, routed)           0.000     8.445    in_D/in_r_reg[6]_2[2]
    SLICE_X157Y187                                                    r  in_D/in_r_reg[11]_i_2/S[2]
    SLICE_X157Y187       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.746 r  in_D/in_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.746    in_D/in_r_reg[11]_i_2_n_0
    SLICE_X157Y188                                                    r  in_D/in_r_reg[15]_i_2/CI
    SLICE_X157Y188       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.980 r  in_D/in_r_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.716     9.695    in_OPMODE/in_r_reg[15][3]
    SLICE_X156Y187                                                    r  in_OPMODE/in_r[15]_i_1/I0
    SLICE_X156Y187       LUT3 (Prop_lut3_I0_O)        0.234     9.929 r  in_OPMODE/in_r[15]_i_1/O
                         net (fo=3, routed)           0.439    10.368    in_B1/D[15]
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.281     4.171    in_B1/clk
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[15]/C

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            in_B1/in_r_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.335ns  (logic 1.679ns (16.249%)  route 8.656ns (83.751%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        4.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE33                                              0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    AE33                                                              r  B_IBUF[10]_inst/I
    AE33                 IBUF (Prop_ibuf_I_O)         0.870     0.870 r  B_IBUF[10]_inst/O
                         net (fo=2, routed)           7.477     8.348    in_OPMODE/B_IBUF[10]
    SLICE_X157Y187                                                    r  in_OPMODE/in_r[11]_i_4/I0
    SLICE_X157Y187       LUT3 (Prop_lut3_I0_O)        0.097     8.445 r  in_OPMODE/in_r[11]_i_4/O
                         net (fo=1, routed)           0.000     8.445    in_D/in_r_reg[6]_2[2]
    SLICE_X157Y187                                                    r  in_D/in_r_reg[11]_i_2/S[2]
    SLICE_X157Y187       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.746 r  in_D/in_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.746    in_D/in_r_reg[11]_i_2_n_0
    SLICE_X157Y188                                                    r  in_D/in_r_reg[15]_i_2/CI
    SLICE_X157Y188       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.927 r  in_D/in_r_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.589     9.515    in_OPMODE/in_r_reg[15][2]
    SLICE_X156Y188                                                    r  in_OPMODE/in_r[14]_i_1/I0
    SLICE_X156Y188       LUT3 (Prop_lut3_I0_O)        0.230     9.745 r  in_OPMODE/in_r[14]_i_1/O
                         net (fo=3, routed)           0.590    10.335    in_B1/D[14]
    SLICE_X152Y183       FDRE                                         r  in_B1/in_r_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.817    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.224     4.114    in_B1/clk
    SLICE_X152Y183       FDRE                                         r  in_B1/in_r_reg[14]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PCIN[17]
                            (input port)
  Destination:            in_P/in_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.089ns  (logic 0.356ns (17.059%)  route 1.733ns (82.941%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=2)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  PCIN[17] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[17]
    AD11                                                              r  PCIN_IBUF[17]_inst/I
    AD11                 IBUF (Prop_ibuf_I_O)         0.201     0.201 r  PCIN_IBUF[17]_inst/O
                         net (fo=1, routed)           1.406     1.608    in_OPMODE/PCIN_IBUF[17]
    SLICE_X161Y180                                                    r  in_OPMODE/in_r[19]_i_12/I1
    SLICE_X161Y180       LUT5 (Prop_lut5_I1_O)        0.045     1.653 r  in_OPMODE/in_r[19]_i_12/O
                         net (fo=2, routed)           0.326     1.979    in_OPMODE/Z_out[17]
    SLICE_X161Y185                                                    r  in_OPMODE/in_r[19]_i_8/I0
    SLICE_X161Y185       LUT5 (Prop_lut5_I0_O)        0.045     2.024 r  in_OPMODE/in_r[19]_i_8/O
                         net (fo=1, routed)           0.000     2.024    in_OPMODE/in_r[19]_i_8_n_0
    SLICE_X161Y185                                                    r  in_OPMODE/in_r_reg[19]_i_1/S[1]
    SLICE_X161Y185       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.089 r  in_OPMODE/in_r_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.089    in_P/D[17]
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    in_P/clk
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[17]/C

Slack:                    inf
  Source:                 PCIN[11]
                            (input port)
  Destination:            in_P/in_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.354ns (16.722%)  route 1.765ns (83.278%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=2)
  Clock Path Skew:        2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  PCIN[11] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[11]
    AF10                                                              r  PCIN_IBUF[11]_inst/I
    AF10                 IBUF (Prop_ibuf_I_O)         0.201     0.201 r  PCIN_IBUF[11]_inst/O
                         net (fo=1, routed)           1.412     1.614    in_OPMODE/PCIN_IBUF[11]
    SLICE_X161Y178                                                    r  in_OPMODE/in_r[15]_i_16/I1
    SLICE_X161Y178       LUT5 (Prop_lut5_I1_O)        0.045     1.659 r  in_OPMODE/in_r[15]_i_16/O
                         net (fo=2, routed)           0.353     2.012    in_OPMODE/Z_out[11]
    SLICE_X161Y183                                                    r  in_OPMODE/in_r[11]_i_6__0/I0
    SLICE_X161Y183       LUT5 (Prop_lut5_I0_O)        0.045     2.057 r  in_OPMODE/in_r[11]_i_6__0/O
                         net (fo=1, routed)           0.000     2.057    in_OPMODE/in_r[11]_i_6__0_n_0
    SLICE_X161Y183                                                    r  in_OPMODE/in_r_reg[11]_i_1/S[3]
    SLICE_X161Y183       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.120 r  in_OPMODE/in_r_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.120    in_P/D[11]
    SLICE_X161Y183       FDRE                                         r  in_P/in_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.911     2.153    in_P/clk
    SLICE_X161Y183       FDRE                                         r  in_P/in_r_reg[11]/C

Slack:                    inf
  Source:                 PCIN[19]
                            (input port)
  Destination:            in_P/in_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.373ns (17.307%)  route 1.784ns (82.693%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=2)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  PCIN[19] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[19]
    AG10                                                              r  PCIN_IBUF[19]_inst/I
    AG10                 IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PCIN_IBUF[19]_inst/O
                         net (fo=1, routed)           1.386     1.606    in_OPMODE/PCIN_IBUF[19]
    SLICE_X161Y180                                                    r  in_OPMODE/in_r[23]_i_16/I1
    SLICE_X161Y180       LUT5 (Prop_lut5_I1_O)        0.045     1.651 r  in_OPMODE/in_r[23]_i_16/O
                         net (fo=2, routed)           0.398     2.049    in_OPMODE/Z_out[19]
    SLICE_X161Y185                                                    r  in_OPMODE/in_r[19]_i_6/I0
    SLICE_X161Y185       LUT5 (Prop_lut5_I0_O)        0.045     2.094 r  in_OPMODE/in_r[19]_i_6/O
                         net (fo=1, routed)           0.000     2.094    in_OPMODE/in_r[19]_i_6_n_0
    SLICE_X161Y185                                                    r  in_OPMODE/in_r_reg[19]_i_1/S[3]
    SLICE_X161Y185       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.157 r  in_OPMODE/in_r_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.157    in_P/D[19]
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    in_P/clk
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[19]/C

Slack:                    inf
  Source:                 PCIN[17]
                            (input port)
  Destination:            in_P/in_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.443ns (20.375%)  route 1.733ns (79.625%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=2)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  PCIN[17] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[17]
    AD11                                                              r  PCIN_IBUF[17]_inst/I
    AD11                 IBUF (Prop_ibuf_I_O)         0.201     0.201 r  PCIN_IBUF[17]_inst/O
                         net (fo=1, routed)           1.406     1.608    in_OPMODE/PCIN_IBUF[17]
    SLICE_X161Y180                                                    r  in_OPMODE/in_r[19]_i_12/I1
    SLICE_X161Y180       LUT5 (Prop_lut5_I1_O)        0.045     1.653 r  in_OPMODE/in_r[19]_i_12/O
                         net (fo=2, routed)           0.326     1.979    in_OPMODE/Z_out[17]
    SLICE_X161Y185                                                    r  in_OPMODE/in_r[19]_i_8/I0
    SLICE_X161Y185       LUT5 (Prop_lut5_I0_O)        0.045     2.024 r  in_OPMODE/in_r[19]_i_8/O
                         net (fo=1, routed)           0.000     2.024    in_OPMODE/in_r[19]_i_8_n_0
    SLICE_X161Y185                                                    r  in_OPMODE/in_r_reg[19]_i_1/S[1]
    SLICE_X161Y185       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.176 r  in_OPMODE/in_r_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.176    in_P/D[18]
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    in_P/clk
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[18]/C

Slack:                    inf
  Source:                 PCIN[22]
                            (input port)
  Destination:            in_P/in_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.183ns  (logic 0.379ns (17.361%)  route 1.804ns (82.639%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=2)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  PCIN[22] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[22]
    AH8                                                               r  PCIN_IBUF[22]_inst/I
    AH8                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  PCIN_IBUF[22]_inst/O
                         net (fo=1, routed)           1.346     1.569    in_OPMODE/PCIN_IBUF[22]
    SLICE_X160Y180                                                    r  in_OPMODE/in_r[23]_i_10/I1
    SLICE_X160Y180       LUT5 (Prop_lut5_I1_O)        0.045     1.614 r  in_OPMODE/in_r[23]_i_10/O
                         net (fo=2, routed)           0.459     2.072    in_OPMODE/Z_out[22]
    SLICE_X161Y186                                                    r  in_OPMODE/in_r[23]_i_7/I0
    SLICE_X161Y186       LUT5 (Prop_lut5_I0_O)        0.045     2.117 r  in_OPMODE/in_r[23]_i_7/O
                         net (fo=1, routed)           0.000     2.117    in_OPMODE/in_r[23]_i_7_n_0
    SLICE_X161Y186                                                    r  in_OPMODE/in_r_reg[23]_i_1/S[2]
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.183 r  in_OPMODE/in_r_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.183    in_P/D[22]
    SLICE_X161Y186       FDRE                                         r  in_P/in_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    in_P/clk
    SLICE_X161Y186       FDRE                                         r  in_P/in_r_reg[22]/C

Slack:                    inf
  Source:                 PCIN[22]
                            (input port)
  Destination:            in_P/in_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.216ns  (logic 0.412ns (18.591%)  route 1.804ns (81.409%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=2)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  PCIN[22] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[22]
    AH8                                                               r  PCIN_IBUF[22]_inst/I
    AH8                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  PCIN_IBUF[22]_inst/O
                         net (fo=1, routed)           1.346     1.569    in_OPMODE/PCIN_IBUF[22]
    SLICE_X160Y180                                                    r  in_OPMODE/in_r[23]_i_10/I1
    SLICE_X160Y180       LUT5 (Prop_lut5_I1_O)        0.045     1.614 r  in_OPMODE/in_r[23]_i_10/O
                         net (fo=2, routed)           0.459     2.072    in_OPMODE/Z_out[22]
    SLICE_X161Y186                                                    r  in_OPMODE/in_r[23]_i_7/I0
    SLICE_X161Y186       LUT5 (Prop_lut5_I0_O)        0.045     2.117 r  in_OPMODE/in_r[23]_i_7/O
                         net (fo=1, routed)           0.000     2.117    in_OPMODE/in_r[23]_i_7_n_0
    SLICE_X161Y186                                                    r  in_OPMODE/in_r_reg[23]_i_1/S[2]
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.216 r  in_OPMODE/in_r_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.216    in_P/D[23]
    SLICE_X161Y186       FDRE                                         r  in_P/in_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    in_P/clk
    SLICE_X161Y186       FDRE                                         r  in_P/in_r_reg[23]/C

Slack:                    inf
  Source:                 PCIN[13]
                            (input port)
  Destination:            in_P/in_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.223ns  (logic 0.351ns (15.778%)  route 1.872ns (84.222%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=2)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  PCIN[13] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[13]
    AD10                                                              r  PCIN_IBUF[13]_inst/I
    AD10                 IBUF (Prop_ibuf_I_O)         0.196     0.196 r  PCIN_IBUF[13]_inst/O
                         net (fo=1, routed)           1.541     1.737    in_OPMODE/PCIN_IBUF[13]
    SLICE_X160Y180                                                    r  in_OPMODE/in_r[15]_i_12/I1
    SLICE_X160Y180       LUT5 (Prop_lut5_I1_O)        0.045     1.782 r  in_OPMODE/in_r[15]_i_12/O
                         net (fo=2, routed)           0.331     2.113    in_OPMODE/Z_out[13]
    SLICE_X161Y184                                                    r  in_OPMODE/in_r[15]_i_8/I0
    SLICE_X161Y184       LUT5 (Prop_lut5_I0_O)        0.045     2.158 r  in_OPMODE/in_r[15]_i_8/O
                         net (fo=1, routed)           0.000     2.158    in_OPMODE/in_r[15]_i_8_n_0
    SLICE_X161Y184                                                    r  in_OPMODE/in_r_reg[15]_i_1/S[1]
    SLICE_X161Y184       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.223 r  in_OPMODE/in_r_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.223    in_P/D[13]
    SLICE_X161Y184       FDRE                                         r  in_P/in_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.912     2.154    in_P/clk
    SLICE_X161Y184       FDRE                                         r  in_P/in_r_reg[13]/C

Slack:                    inf
  Source:                 PCIN[11]
                            (input port)
  Destination:            in_P/in_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.226ns  (logic 0.460ns (20.688%)  route 1.765ns (79.312%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  PCIN[11] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[11]
    AF10                                                              r  PCIN_IBUF[11]_inst/I
    AF10                 IBUF (Prop_ibuf_I_O)         0.201     0.201 r  PCIN_IBUF[11]_inst/O
                         net (fo=1, routed)           1.412     1.614    in_OPMODE/PCIN_IBUF[11]
    SLICE_X161Y178                                                    r  in_OPMODE/in_r[15]_i_16/I1
    SLICE_X161Y178       LUT5 (Prop_lut5_I1_O)        0.045     1.659 r  in_OPMODE/in_r[15]_i_16/O
                         net (fo=2, routed)           0.353     2.012    in_OPMODE/Z_out[11]
    SLICE_X161Y183                                                    r  in_OPMODE/in_r[11]_i_6__0/I0
    SLICE_X161Y183       LUT5 (Prop_lut5_I0_O)        0.045     2.057 r  in_OPMODE/in_r[11]_i_6__0/O
                         net (fo=1, routed)           0.000     2.057    in_OPMODE/in_r[11]_i_6__0_n_0
    SLICE_X161Y183                                                    r  in_OPMODE/in_r_reg[11]_i_1/S[3]
    SLICE_X161Y183       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.172 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.172    in_OPMODE/in_r_reg[11]_i_1_n_0
    SLICE_X161Y184                                                    r  in_OPMODE/in_r_reg[15]_i_1/CI
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.226 r  in_OPMODE/in_r_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.226    in_P/D[12]
    SLICE_X161Y184       FDRE                                         r  in_P/in_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.912     2.154    in_P/clk
    SLICE_X161Y184       FDRE                                         r  in_P/in_r_reg[12]/C

Slack:                    inf
  Source:                 PCIN[17]
                            (input port)
  Destination:            in_P/in_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.500ns (22.407%)  route 1.733ns (77.593%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  PCIN[17] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[17]
    AD11                                                              r  PCIN_IBUF[17]_inst/I
    AD11                 IBUF (Prop_ibuf_I_O)         0.201     0.201 r  PCIN_IBUF[17]_inst/O
                         net (fo=1, routed)           1.406     1.608    in_OPMODE/PCIN_IBUF[17]
    SLICE_X161Y180                                                    r  in_OPMODE/in_r[19]_i_12/I1
    SLICE_X161Y180       LUT5 (Prop_lut5_I1_O)        0.045     1.653 r  in_OPMODE/in_r[19]_i_12/O
                         net (fo=2, routed)           0.326     1.979    in_OPMODE/Z_out[17]
    SLICE_X161Y185                                                    r  in_OPMODE/in_r[19]_i_8/I0
    SLICE_X161Y185       LUT5 (Prop_lut5_I0_O)        0.045     2.024 r  in_OPMODE/in_r[19]_i_8/O
                         net (fo=1, routed)           0.000     2.024    in_OPMODE/in_r[19]_i_8_n_0
    SLICE_X161Y185                                                    r  in_OPMODE/in_r_reg[19]_i_1/S[1]
    SLICE_X161Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.179 r  in_OPMODE/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.179    in_OPMODE/in_r_reg[19]_i_1_n_0
    SLICE_X161Y186                                                    r  in_OPMODE/in_r_reg[23]_i_1/CI
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.233 r  in_OPMODE/in_r_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.233    in_P/D[20]
    SLICE_X161Y186       FDRE                                         r  in_P/in_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    in_P/clk
    SLICE_X161Y186       FDRE                                         r  in_P/in_r_reg[20]/C

Slack:                    inf
  Source:                 PCIN[11]
                            (input port)
  Destination:            in_P/in_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.471ns (21.079%)  route 1.765ns (78.921%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  PCIN[11] (IN)
                         net (fo=0)                   0.000     0.000    PCIN[11]
    AF10                                                              r  PCIN_IBUF[11]_inst/I
    AF10                 IBUF (Prop_ibuf_I_O)         0.201     0.201 r  PCIN_IBUF[11]_inst/O
                         net (fo=1, routed)           1.412     1.614    in_OPMODE/PCIN_IBUF[11]
    SLICE_X161Y178                                                    r  in_OPMODE/in_r[15]_i_16/I1
    SLICE_X161Y178       LUT5 (Prop_lut5_I1_O)        0.045     1.659 r  in_OPMODE/in_r[15]_i_16/O
                         net (fo=2, routed)           0.353     2.012    in_OPMODE/Z_out[11]
    SLICE_X161Y183                                                    r  in_OPMODE/in_r[11]_i_6__0/I0
    SLICE_X161Y183       LUT5 (Prop_lut5_I0_O)        0.045     2.057 r  in_OPMODE/in_r[11]_i_6__0/O
                         net (fo=1, routed)           0.000     2.057    in_OPMODE/in_r[11]_i_6__0_n_0
    SLICE_X161Y183                                                    r  in_OPMODE/in_r_reg[11]_i_1/S[3]
    SLICE_X161Y183       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.172 r  in_OPMODE/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.172    in_OPMODE/in_r_reg[11]_i_1_n_0
    SLICE_X161Y184                                                    r  in_OPMODE/in_r_reg[15]_i_1/CI
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.237 r  in_OPMODE/in_r_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.237    in_P/D[14]
    SLICE_X161Y184       FDRE                                         r  in_P/in_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.912     2.154    in_P/clk
    SLICE_X161Y184       FDRE                                         r  in_P/in_r_reg[14]/C





