/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_pcie_ep_cfg_dev.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/28/11 12:02a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:22:00 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_pcie_ep_cfg_dev.h $
 * 
 * Hydra_Software_Devel/1   10/28/11 12:02a vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_PCIE_EP_CFG_DEV_H__
#define BCHP_PCIE_EP_CFG_DEV_H__

/***************************************************************************
 *PCIE_EP_CFG_DEV
 ***************************************************************************/
#define BCHP_PCIE_EP_CFG_DEV_DEVICE_SER_NUM_CAP  0x0041213c /* device_ser_num_cap */
#define BCHP_PCIE_EP_CFG_DEV_LOWER_SER_NUM       0x00412140 /* lower_ser_num */
#define BCHP_PCIE_EP_CFG_DEV_UPPER_SER_NUM       0x00412144 /* upper_ser_num */

/***************************************************************************
 *DEVICE_SER_NUM_CAP - device_ser_num_cap
 ***************************************************************************/
/* PCIE_EP_CFG_DEV :: DEVICE_SER_NUM_CAP :: NEXT [31:20] */
#define BCHP_PCIE_EP_CFG_DEV_DEVICE_SER_NUM_CAP_NEXT_MASK          0xfff00000
#define BCHP_PCIE_EP_CFG_DEV_DEVICE_SER_NUM_CAP_NEXT_SHIFT         20
#define BCHP_PCIE_EP_CFG_DEV_DEVICE_SER_NUM_CAP_NEXT_DEFAULT       336

/* PCIE_EP_CFG_DEV :: DEVICE_SER_NUM_CAP :: VER [19:16] */
#define BCHP_PCIE_EP_CFG_DEV_DEVICE_SER_NUM_CAP_VER_MASK           0x000f0000
#define BCHP_PCIE_EP_CFG_DEV_DEVICE_SER_NUM_CAP_VER_SHIFT          16
#define BCHP_PCIE_EP_CFG_DEV_DEVICE_SER_NUM_CAP_VER_DEFAULT        1

/* PCIE_EP_CFG_DEV :: DEVICE_SER_NUM_CAP :: DEVICE_SER_NUM_CAP_ID [15:00] */
#define BCHP_PCIE_EP_CFG_DEV_DEVICE_SER_NUM_CAP_DEVICE_SER_NUM_CAP_ID_MASK 0x0000ffff
#define BCHP_PCIE_EP_CFG_DEV_DEVICE_SER_NUM_CAP_DEVICE_SER_NUM_CAP_ID_SHIFT 0
#define BCHP_PCIE_EP_CFG_DEV_DEVICE_SER_NUM_CAP_DEVICE_SER_NUM_CAP_ID_DEFAULT 3

/***************************************************************************
 *LOWER_SER_NUM - lower_ser_num
 ***************************************************************************/
/* PCIE_EP_CFG_DEV :: LOWER_SER_NUM :: LOWER_SER_NUM [31:00] */
#define BCHP_PCIE_EP_CFG_DEV_LOWER_SER_NUM_LOWER_SER_NUM_MASK      0xffffffff
#define BCHP_PCIE_EP_CFG_DEV_LOWER_SER_NUM_LOWER_SER_NUM_SHIFT     0
#define BCHP_PCIE_EP_CFG_DEV_LOWER_SER_NUM_LOWER_SER_NUM_DEFAULT   0

/***************************************************************************
 *UPPER_SER_NUM - upper_ser_num
 ***************************************************************************/
/* PCIE_EP_CFG_DEV :: UPPER_SER_NUM :: UPPER_SER_NUM [31:00] */
#define BCHP_PCIE_EP_CFG_DEV_UPPER_SER_NUM_UPPER_SER_NUM_MASK      0xffffffff
#define BCHP_PCIE_EP_CFG_DEV_UPPER_SER_NUM_UPPER_SER_NUM_SHIFT     0
#define BCHP_PCIE_EP_CFG_DEV_UPPER_SER_NUM_UPPER_SER_NUM_DEFAULT   0

#endif /* #ifndef BCHP_PCIE_EP_CFG_DEV_H__ */

/* End of File */
