<stg><name>disparityMap</name>


<trans_list>

<trans id="939" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="13" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="34" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="36" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="39" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols_V)

]]></Node>
<StgValue><ssdm name="cols_V_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows_V)

]]></Node>
<StgValue><ssdm name="rows_V_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:11  %dMap_V = alloca [110592 x i8], align 1

]]></Node>
<StgValue><ssdm name="dMap_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:12  %leftImage_V = alloca [110592 x i8], align 1

]]></Node>
<StgValue><ssdm name="leftImage_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:13  %rightImage_V = alloca [110592 x i8], align 1

]]></Node>
<StgValue><ssdm name="rightImage_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %pixel_values_left_V = alloca [384 x i8], align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %cost_last_line_0_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_0_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:16  %cost_last_line_1_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_1_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:17  %cost_last_line_2_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_2_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %cost_last_line_3_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_3_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %cost_last_line_4_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_4_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %cost_last_line_5_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_5_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:21  %cost_last_line_6_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_6_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %cost_last_line_7_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_7_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %cost_last_line_8_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_8_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  %cost_last_line_9_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_9_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %cost_last_line_10_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_10_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:26  %cost_last_line_11_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_11_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:27  %cost_last_line_12_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_12_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:28  %cost_last_line_13_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_13_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:29  %cost_last_line_14_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_14_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:30  %cost_last_line_15_V = alloca [384 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_15_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:38  %col_packets = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %cols_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="col_packets"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_data_V), !map !143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_user_V), !map !147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_last_V), !map !151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_data_V), !map !155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_user_V), !map !159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_last_V), !map !163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows_V), !map !167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols_V), !map !173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @disparityMap_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
arrayctor.loop1.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_data_V, i1* %INPUT_user_V, i1* %INPUT_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
arrayctor.loop1.preheader:32  call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_data_V, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str4, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i32 %rows_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [5 x i8]* @p_str7, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i32 %cols_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [5 x i8]* @p_str9, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:35  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [1 x i8]* @p_str3, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:36  call void (...)* @_ssdm_op_SpecInterface(i32 %rows_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i32 %cols_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:39  %col_packets_1 = zext i31 %col_packets to i32

]]></Node>
<StgValue><ssdm name="col_packets_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:40  %packets = mul i32 %col_packets_1, %rows_V_read

]]></Node>
<StgValue><ssdm name="packets"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:41  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %r = phi i31 [ 0, %arrayctor.loop1.preheader ], [ %r_1, %1 ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="31">
<![CDATA[
:1  %r_cast = zext i31 %r to i32

]]></Node>
<StgValue><ssdm name="r_cast"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp = icmp slt i32 %r_cast, %packets

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %r_1 = add i31 %r, 1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %1, label %._crit_edge1621.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:4  %tmp_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %r, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
:2  %empty = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %INPUT_data_V, i1* %INPUT_user_V, i1* %INPUT_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="34">
<![CDATA[
:3  %dat_V_1 = extractvalue { i32, i1, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="dat_V_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_2 = sext i32 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32">
<![CDATA[
:6  %tmp_9 = trunc i32 %dat_V_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %leftImage_V_addr = getelementptr [110592 x i8]* %leftImage_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="leftImage_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
:8  store i8 %tmp_9, i8* %leftImage_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_3 = or i32 %tmp_1, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_4 = sext i32 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %leftImage_V_addr_1 = getelementptr [110592 x i8]* %leftImage_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="leftImage_V_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
:13  store i8 %p_Result_1, i8* %leftImage_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %rightImage_V_addr = getelementptr [110592 x i8]* %rightImage_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="rightImage_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
:16  store i8 %p_Result_s, i8* %rightImage_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %p_Result_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %rightImage_V_addr_1 = getelementptr [110592 x i8]* %rightImage_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="rightImage_V_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
:19  store i8 %p_Result_10, i8* %rightImage_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:20  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge1621.preheader:0  %mu_diagonal_V_3 = alloca i10

]]></Node>
<StgValue><ssdm name="mu_diagonal_V_3"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge1621.preheader:1  %mu_right_V_2 = alloca i10

]]></Node>
<StgValue><ssdm name="mu_right_V_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="32">
<![CDATA[
._crit_edge1621.preheader:2  %tmp_31 = trunc i32 %cols_V_read to i18

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1621.preheader:3  %lhs_V_1_cast = zext i32 %cols_V_read to i33

]]></Node>
<StgValue><ssdm name="lhs_V_1_cast"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge1621.preheader:4  %ret_V = add i33 -1, %lhs_V_1_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1621.preheader:5  %cast = zext i32 %rows_V_read to i64

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1621.preheader:6  %cast1 = zext i32 %cols_V_read to i64

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1621.preheader:7  %bound = mul i64 %cast1, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1621.preheader:8  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i64 [ 0, %._crit_edge1621.preheader ], [ %indvar_flatten_next, %._crit_edge1625.15 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i_op_assign = phi i32 [ 0, %._crit_edge1621.preheader ], [ %ret_V_mid2_v_v, %._crit_edge1625.15 ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %i_op_assign_2 = phi i32 [ 0, %._crit_edge1621.preheader ], [ %col, %._crit_edge1625.15 ]

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %exitcond_flatten = icmp eq i64 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1621:3  %exitcond = icmp eq i32 %i_op_assign_2, %cols_V_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1621:5  %row3 = add nsw i32 1, %i_op_assign

]]></Node>
<StgValue><ssdm name="row3"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1621:7  %tmp_34 = icmp sgt i32 %i_op_assign, 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1621:9  %ret_V_mid2_v_v = select i1 %exitcond, i32 %row3, i32 %i_op_assign

]]></Node>
<StgValue><ssdm name="ret_V_mid2_v_v"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="32">
<![CDATA[
._crit_edge1621:10  %tmp_35 = trunc i32 %ret_V_mid2_v_v to i18

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="128" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1621:4  %i_op_assign_2_mid2 = select i1 %exitcond, i32 0, i32 %i_op_assign_2

]]></Node>
<StgValue><ssdm name="i_op_assign_2_mid2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1621:11  %ret_V_mid2 = mul i18 %tmp_31, %tmp_35

]]></Node>
<StgValue><ssdm name="ret_V_mid2"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="32">
<![CDATA[
._crit_edge1621:16  %tmp_36 = trunc i32 %i_op_assign_2_mid2 to i18

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1621:17  %tmp_13 = add i18 %ret_V_mid2, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="18">
<![CDATA[
._crit_edge1621:18  %tmp_13_cast = zext i18 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1621:19  %leftImage_V_addr_2 = getelementptr [110592 x i8]* %leftImage_V, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="leftImage_V_addr_2"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="17">
<![CDATA[
._crit_edge1621:20  %leftImage_V_load = load i8* %leftImage_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="leftImage_V_load"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1621:52  %rightImage_V_addr_2 = getelementptr [110592 x i8]* %rightImage_V, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="rightImage_V_addr_2"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="17">
<![CDATA[
._crit_edge1621:53  %rightImage_V_load = load i8* %rightImage_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="rightImage_V_load"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1621:56  %tmp_24 = add nsw i32 -1, %i_op_assign_2_mid2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1621:57  %tmp_25 = zext i32 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1621:58  %pixel_values_left_V_1 = getelementptr [384 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_1"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge1621:59  %pixel_values_left_V_2 = load i8* %pixel_values_left_V_1, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_2"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1621:68  %tmp_27_cast = sext i32 %i_op_assign_2_mid2 to i33

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge1621:69  %tmp_26 = icmp slt i33 %tmp_27_cast, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1621:70  %col = add nsw i32 1, %i_op_assign_2_mid2

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1621:71  %tmp_27 = sext i32 %col to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1621:72  %pixel_values_left_V_3 = getelementptr [384 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_3"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge1621:73  %pixel_values_left_V_4 = load i8* %pixel_values_left_V_3, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_4"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1621:86  %cost_last_line_0_V_1 = getelementptr [384 x i9]* %cost_last_line_0_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_0_V_1"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1621:87  %cost_last_line_0_V_2 = load i9* %cost_last_line_0_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_0_V_2"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1621:89  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_op_assign_2_mid2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.0:6  %cost_last_line_1_V_s = getelementptr [384 x i9]* %cost_last_line_1_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_1_V_s"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.0:7  %cost_last_line_1_V_1 = load i9* %cost_last_line_1_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_1_V_1"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.1:8  %cost_last_line_2_V_s = getelementptr [384 x i9]* %cost_last_line_2_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_2_V_s"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.1:9  %cost_last_line_2_V_1 = load i9* %cost_last_line_2_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_2_V_1"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.2:7  %cost_last_line_3_V_s = getelementptr [384 x i9]* %cost_last_line_3_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_3_V_s"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.2:8  %cost_last_line_3_V_1 = load i9* %cost_last_line_3_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_3_V_1"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.3:8  %cost_last_line_4_V_s = getelementptr [384 x i9]* %cost_last_line_4_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_4_V_s"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.3:9  %cost_last_line_4_V_1 = load i9* %cost_last_line_4_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_4_V_1"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.4:7  %cost_last_line_5_V_s = getelementptr [384 x i9]* %cost_last_line_5_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_5_V_s"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.4:8  %cost_last_line_5_V_1 = load i9* %cost_last_line_5_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_5_V_1"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.5:7  %cost_last_line_6_V_s = getelementptr [384 x i9]* %cost_last_line_6_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_6_V_s"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.5:8  %cost_last_line_6_V_1 = load i9* %cost_last_line_6_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_6_V_1"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.6:7  %cost_last_line_7_V_s = getelementptr [384 x i9]* %cost_last_line_7_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_7_V_s"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.6:8  %cost_last_line_7_V_1 = load i9* %cost_last_line_7_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_7_V_1"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.7:8  %cost_last_line_8_V_s = getelementptr [384 x i9]* %cost_last_line_8_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_8_V_s"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.7:9  %cost_last_line_8_V_1 = load i9* %cost_last_line_8_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_8_V_1"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.8:7  %cost_last_line_9_V_s = getelementptr [384 x i9]* %cost_last_line_9_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_9_V_s"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.8:8  %cost_last_line_9_V_1 = load i9* %cost_last_line_9_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_9_V_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1621:15  %tmp_12 = sext i32 %i_op_assign_2_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="17">
<![CDATA[
._crit_edge1621:20  %leftImage_V_load = load i8* %leftImage_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="leftImage_V_load"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1621:21  %pixel_values_left_V_s = getelementptr [384 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_s"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge1621:22  store i8 %leftImage_V_load, i8* %pixel_values_left_V_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="17">
<![CDATA[
._crit_edge1621:53  %rightImage_V_load = load i8* %rightImage_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="rightImage_V_load"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge1621:59  %pixel_values_left_V_2 = load i8* %pixel_values_left_V_1, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_2"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge1621:73  %pixel_values_left_V_4 = load i8* %pixel_values_left_V_3, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_4"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1621:87  %cost_last_line_0_V_2 = load i9* %cost_last_line_0_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_0_V_2"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.0:7  %cost_last_line_1_V_1 = load i9* %cost_last_line_1_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_1_V_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.1:9  %cost_last_line_2_V_1 = load i9* %cost_last_line_2_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_2_V_1"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.2:8  %cost_last_line_3_V_1 = load i9* %cost_last_line_3_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_3_V_1"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.3:9  %cost_last_line_4_V_1 = load i9* %cost_last_line_4_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_4_V_1"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.4:8  %cost_last_line_5_V_1 = load i9* %cost_last_line_5_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_5_V_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.5:8  %cost_last_line_6_V_1 = load i9* %cost_last_line_6_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_6_V_1"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.6:8  %cost_last_line_7_V_1 = load i9* %cost_last_line_7_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_7_V_1"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.7:9  %cost_last_line_8_V_1 = load i9* %cost_last_line_8_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_8_V_1"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.8:8  %cost_last_line_9_V_1 = load i9* %cost_last_line_9_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_9_V_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="185" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:60  %tmp_i_i = icmp ult i8 %leftImage_V_load, %pixel_values_left_V_2

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:61  %tmp_36_i_i = sub i8 %leftImage_V_load, %pixel_values_left_V_2

]]></Node>
<StgValue><ssdm name="tmp_36_i_i"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:62  %tmp_i_i_44 = sub i8 %pixel_values_left_V_2, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i_44"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge1621:63  %agg_result_V_i_i = select i1 %tmp_i_i, i8 %tmp_i_i_44, i8 %tmp_36_i_i

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge1621:64  %tmp_i = zext i8 %agg_result_V_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1621:65  %exponentials_V_addr = getelementptr [256 x i10]* @exponentials_V, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="exponentials_V_addr"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge1621:66  %mu_right_V = load i10* %exponentials_V_addr, align 2

]]></Node>
<StgValue><ssdm name="mu_right_V"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.9:7  %cost_last_line_10_V_1 = getelementptr [384 x i9]* %cost_last_line_10_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_10_V_1"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.9:8  %cost_last_line_10_V_2 = load i9* %cost_last_line_10_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_10_V_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="194" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1621:55  %tmp_23 = icmp sgt i32 %i_op_assign_2_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge1621:66  %mu_right_V = load i10* %exponentials_V_addr, align 2

]]></Node>
<StgValue><ssdm name="mu_right_V"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:74  %tmp_i_i1 = icmp ult i8 %leftImage_V_load, %pixel_values_left_V_4

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:75  %tmp_36_i_i1 = sub i8 %leftImage_V_load, %pixel_values_left_V_4

]]></Node>
<StgValue><ssdm name="tmp_36_i_i1"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:76  %tmp_i_i1_45 = sub i8 %pixel_values_left_V_4, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i1_45"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge1621:77  %agg_result_V_i_i1 = select i1 %tmp_i_i1, i8 %tmp_i_i1_45, i8 %tmp_36_i_i1

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i1"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge1621:78  %tmp_i1 = zext i8 %agg_result_V_i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1621:79  %exponentials_V_addr_1 = getelementptr [256 x i10]* @exponentials_V, i64 0, i64 %tmp_i1

]]></Node>
<StgValue><ssdm name="exponentials_V_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge1621:80  %mu_diagonal_V = load i10* %exponentials_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mu_diagonal_V"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv7:5  %tmp_44_1 = add i32 %i_op_assign_2_mid2, -2

]]></Node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv7:6  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.9:8  %cost_last_line_10_V_2 = load i9* %cost_last_line_10_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_10_V_2"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.10:7  %cost_last_line_11_V_1 = getelementptr [384 x i9]* %cost_last_line_11_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_11_V_1"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.10:8  %cost_last_line_11_V_2 = load i9* %cost_last_line_11_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_11_V_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge1621:0  %mu_diagonal_V_3_load = load i10* %mu_diagonal_V_3

]]></Node>
<StgValue><ssdm name="mu_diagonal_V_3_load"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge1621:1  %mu_right_V_2_load = load i10* %mu_right_V_2

]]></Node>
<StgValue><ssdm name="mu_right_V_2_load"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1621:6  %tmp_9_mid1 = icmp sgt i32 %row3, 0

]]></Node>
<StgValue><ssdm name="tmp_9_mid1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1621:8  %tmp_9_mid2 = select i1 %exitcond, i1 %tmp_9_mid1, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_9_mid2"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge1621:67  %mu_right_V_1 = select i1 %tmp_23, i10 %mu_right_V, i10 %mu_right_V_2_load

]]></Node>
<StgValue><ssdm name="mu_right_V_1"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge1621:80  %mu_diagonal_V = load i10* %exponentials_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mu_diagonal_V"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1621:81  %sel_tmp = and i1 %tmp_9_mid2, %tmp_26

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge1621:82  %mu_diagonal_V_1 = select i1 %sel_tmp, i10 %mu_diagonal_V, i10 %mu_diagonal_V_3_load

]]></Node>
<StgValue><ssdm name="mu_diagonal_V_1"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge1621:83  %mu_diagonal_V_2 = select i1 %tmp_9_mid2, i10 %mu_diagonal_V_1, i10 %mu_diagonal_V_3_load

]]></Node>
<StgValue><ssdm name="mu_diagonal_V_2"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge1621:84  %tmp_29 = zext i10 %mu_right_V_1 to i18

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1621:90  store i10 %mu_right_V_1, i10* %mu_right_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1621:91  store i10 %mu_diagonal_V_2, i10* %mu_diagonal_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9">
<![CDATA[
_ifconv4:5  %cost_d_temp_right_V_2 = load i9* @cost_d_temp_right_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_2"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="18" op_0_bw="9">
<![CDATA[
_ifconv4:6  %extLd = zext i9 %cost_d_temp_right_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv4:7  %cost_d_right_V = mul i18 %extLd, %tmp_29

]]></Node>
<StgValue><ssdm name="cost_d_right_V"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="9">
<![CDATA[
_ifconv7:7  %cost_d_temp_right_V_4 = load i9* @cost_d_temp_right_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_4"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="18" op_0_bw="9">
<![CDATA[
_ifconv7:8  %extLd3 = zext i9 %cost_d_temp_right_V_4 to i18

]]></Node>
<StgValue><ssdm name="extLd3"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv7:9  %cost_d_right_V_1 = mul i18 %tmp_29, %extLd3

]]></Node>
<StgValue><ssdm name="cost_d_right_V_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.10:8  %cost_last_line_11_V_2 = load i9* %cost_last_line_11_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_11_V_2"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.11:7  %cost_last_line_12_V_1 = getelementptr [384 x i9]* %cost_last_line_12_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_12_V_1"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.11:8  %cost_last_line_12_V_2 = load i9* %cost_last_line_12_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_12_V_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge1621:85  %tmp_30 = zext i10 %mu_diagonal_V_2 to i18

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1621:88  %extLd1 = zext i9 %cost_last_line_0_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv4:14  %cost_d_diagonal_V = mul i18 %extLd1, %tmp_30

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.0:8  %extLd2 = zext i9 %cost_last_line_1_V_1 to i18

]]></Node>
<StgValue><ssdm name="extLd2"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv7:16  %cost_d_diagonal_V_1 = mul i18 %tmp_30, %extLd2

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_1"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.11:8  %cost_last_line_12_V_2 = load i9* %cost_last_line_12_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_12_V_2"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.12:7  %cost_last_line_13_V_1 = getelementptr [384 x i9]* %cost_last_line_13_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_13_V_1"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.12:8  %cost_last_line_13_V_2 = load i9* %cost_last_line_13_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_13_V_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:2  %p_01027_1 = phi i18 [ undef, %._crit_edge1621.preheader ], [ %p_01027_4_14, %._crit_edge1625.15 ]

]]></Node>
<StgValue><ssdm name="p_01027_1"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:3  %p_0943_1 = phi i18 [ undef, %._crit_edge1621.preheader ], [ %p_0943_4_14, %._crit_edge1625.15 ]

]]></Node>
<StgValue><ssdm name="p_0943_1"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %indvar_flatten_next = add i64 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_flatten, label %.preheader.preheader, label %._crit_edge1621

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1621:92  br i1 %tmp_37, label %._crit_edge1625.0, label %_ifconv4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv4:0  %tmp_i_i2 = icmp ult i8 %leftImage_V_load, %rightImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv4:1  %tmp_36_i_i2 = sub i8 %leftImage_V_load, %rightImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_36_i_i2"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv4:2  %tmp_i_i2_10 = sub i8 %rightImage_V_load, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i2_10"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv4:3  %agg_result_V_i_i2 = select i1 %tmp_i_i2, i8 %tmp_i_i2_10, i8 %tmp_36_i_i2

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i2"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="8">
<![CDATA[
_ifconv4:4  %cost_d_actual_V_cast = zext i8 %agg_result_V_i_i2 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_cast"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv4:8  %p_Val2_5 = select i1 %tmp_23, i18 %cost_d_right_V, i18 %p_0943_1

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:9  %p_Result_s_11 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_s_11"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="8">
<![CDATA[
_ifconv4:10  %p_7_cast = zext i8 %p_Result_s_11 to i9

]]></Node>
<StgValue><ssdm name="p_7_cast"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv4:11  %cost_d_actual_V_1 = add i9 %cost_d_actual_V_cast, %p_7_cast

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="9">
<![CDATA[
_ifconv4:12  %cost_d_actual_V_1_ca = zext i9 %cost_d_actual_V_1 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_ca"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv4:13  store i9 %cost_d_actual_V_1, i9* @cost_d_temp_right_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv4:15  %p_Val2_6 = select i1 %sel_tmp, i18 %cost_d_diagonal_V, i18 %p_01027_1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:16  %p_Result_11 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="8">
<![CDATA[
_ifconv4:17  %p_8_cast = zext i8 %p_Result_11 to i10

]]></Node>
<StgValue><ssdm name="p_8_cast"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv4:18  %cost_d_actual_V_2 = add i10 %cost_d_actual_V_1_ca, %p_8_cast

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="10">
<![CDATA[
_ifconv4:19  %min_cost_V_cast_cast = zext i10 %cost_d_actual_V_2 to i11

]]></Node>
<StgValue><ssdm name="min_cost_V_cast_cast"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
_ifconv4:20  br label %._crit_edge1625.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.1:10  %extLd4 = zext i9 %cost_last_line_2_V_1 to i18

]]></Node>
<StgValue><ssdm name="extLd4"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.1:11  %tmp_41_2 = add nsw i32 %i_op_assign_2_mid2, -2

]]></Node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.1:12  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="9">
<![CDATA[
_ifconv10:9  %cost_d_temp_right_V_6 = load i9* @cost_d_temp_right_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_6"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="9">
<![CDATA[
_ifconv10:10  %extLd5 = zext i9 %cost_d_temp_right_V_6 to i18

]]></Node>
<StgValue><ssdm name="extLd5"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv10:11  %cost_d_right_V_2 = mul i18 %tmp_29, %extLd5

]]></Node>
<StgValue><ssdm name="cost_d_right_V_2"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv10:18  %cost_d_diagonal_V_2 = mul i18 %tmp_30, %extLd4

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_2"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.12:8  %cost_last_line_13_V_2 = load i9* %cost_last_line_13_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_13_V_2"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.13:7  %cost_last_line_14_V_1 = getelementptr [384 x i9]* %cost_last_line_14_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_14_V_1"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.13:8  %cost_last_line_14_V_2 = load i9* %cost_last_line_14_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_14_V_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:50  %pixel_values_right_V_29 = load i8* @pixel_values_right_V, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_29"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:54  store i8 %rightImage_V_load, i8* @pixel_values_right_V, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.0:0  %p_01027_4 = phi i18 [ %p_Val2_6, %_ifconv4 ], [ %p_01027_1, %._crit_edge1621 ]

]]></Node>
<StgValue><ssdm name="p_01027_4"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.0:1  %p_0943_4 = phi i18 [ %p_Val2_5, %_ifconv4 ], [ %p_0943_1, %._crit_edge1621 ]

]]></Node>
<StgValue><ssdm name="p_0943_4"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.0:2  %p_01189_2 = phi i11 [ %min_cost_V_cast_cast, %_ifconv4 ], [ -1, %._crit_edge1621 ]

]]></Node>
<StgValue><ssdm name="p_01189_2"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.0:3  %cost_d_temp_right_V_1 = load i9* @cost_d_temp_right_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_1"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.0:4  %cost_last_line_0_V_s = getelementptr [384 x i9]* %cost_last_line_0_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_0_V_s"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.0:5  store i9 %cost_d_temp_right_V_1, i9* %cost_last_line_0_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.0:9  br i1 %tmp_23, label %_ifconv7, label %._crit_edge1625.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv7:0  %tmp_i_i3 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_29

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv7:1  %tmp_36_i_i3 = sub i8 %leftImage_V_load, %pixel_values_right_V_29

]]></Node>
<StgValue><ssdm name="tmp_36_i_i3"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv7:2  %tmp_i_i3_12 = sub i8 %pixel_values_right_V_29, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i3_12"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv7:3  %agg_result_V_i_i3 = select i1 %tmp_i_i3, i8 %tmp_i_i3_12, i8 %tmp_36_i_i3

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i3"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="8">
<![CDATA[
_ifconv7:4  %cost_d_actual_V_cas = zext i8 %agg_result_V_i_i3 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_cas"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv7:10  %p_Val2_5_1 = select i1 %tmp_39, i18 %p_0943_4, i18 %cost_d_right_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_1"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv7:11  %p_Result_13 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_1, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="8">
<![CDATA[
_ifconv7:12  %p_7_1_cast = zext i8 %p_Result_13 to i9

]]></Node>
<StgValue><ssdm name="p_7_1_cast"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv7:13  %cost_d_actual_V_1_1 = add i9 %p_7_1_cast, %cost_d_actual_V_cas

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_1"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="9">
<![CDATA[
_ifconv7:14  %cost_d_actual_V_1_1_s = zext i9 %cost_d_actual_V_1_1 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_1_s"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv7:15  store i9 %cost_d_actual_V_1_1, i9* @cost_d_temp_right_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv7:17  %p_Val2_6_1 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_1, i18 %p_01027_4

]]></Node>
<StgValue><ssdm name="p_Val2_6_1"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv7:18  %p_Result_1_1 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_1, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_1"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="8">
<![CDATA[
_ifconv7:19  %p_8_1_cast = zext i8 %p_Result_1_1 to i10

]]></Node>
<StgValue><ssdm name="p_8_1_cast"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv7:20  %cost_d_actual_V_2_1 = add i10 %p_8_1_cast, %cost_d_actual_V_1_1_s

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_1"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="10">
<![CDATA[
_ifconv7:21  %cost_d_actual_V_2_1_s = zext i10 %cost_d_actual_V_2_1 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_1_s"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv7:22  %tmp_50_1 = icmp ult i11 %cost_d_actual_V_2_1_s, %p_01189_2

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv7:23  %cost_d_actual_V_2_1_1 = select i1 %tmp_50_1, i11 %cost_d_actual_V_2_1_s, i11 %p_01189_2

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_1_1"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv10:5  %tmp_44_2 = add i32 %i_op_assign_2_mid2, -3

]]></Node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.2:9  %extLd6 = zext i9 %cost_last_line_3_V_1 to i18

]]></Node>
<StgValue><ssdm name="extLd6"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.2:10  %tmp_41_3 = add nsw i32 %i_op_assign_2_mid2, -3

]]></Node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.2:11  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9">
<![CDATA[
_ifconv13:9  %cost_d_temp_right_V_8 = load i9* @cost_d_temp_right_V_3, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_8"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="18" op_0_bw="9">
<![CDATA[
_ifconv13:10  %extLd7 = zext i9 %cost_d_temp_right_V_8 to i18

]]></Node>
<StgValue><ssdm name="extLd7"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv13:11  %cost_d_right_V_3 = mul i18 %tmp_29, %extLd7

]]></Node>
<StgValue><ssdm name="cost_d_right_V_3"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv13:18  %cost_d_diagonal_V_3 = mul i18 %tmp_30, %extLd6

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_3"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.13:8  %cost_last_line_14_V_2 = load i9* %cost_last_line_14_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_14_V_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:48  %pixel_values_right_V_28 = load i8* @pixel_values_right_V_1, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_28"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:51  store i8 %pixel_values_right_V_29, i8* @pixel_values_right_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
_ifconv7:24  br label %._crit_edge1625.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.1:0  %p_01027_4_1 = phi i18 [ %p_01027_4, %._crit_edge1625.0 ], [ %p_Val2_6_1, %_ifconv7 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_1"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.1:1  %p_0943_4_1 = phi i18 [ %p_0943_4, %._crit_edge1625.0 ], [ %p_Val2_5_1, %_ifconv7 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_1"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.1:2  %p_01189_2_1 = phi i11 [ %p_01189_2, %._crit_edge1625.0 ], [ %cost_d_actual_V_2_1_1, %_ifconv7 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_1"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.1:5  %cost_d_temp_right_V_3 = load i9* @cost_d_temp_right_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_3"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.1:6  %cost_last_line_1_V_2 = getelementptr [384 x i9]* %cost_last_line_1_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_1_V_2"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.1:7  store i9 %cost_d_temp_right_V_3, i9* %cost_last_line_1_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv10:0  %tmp_i_i4 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_28

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv10:1  %tmp_36_i_i4 = sub i8 %leftImage_V_load, %pixel_values_right_V_28

]]></Node>
<StgValue><ssdm name="tmp_36_i_i4"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv10:2  %tmp_i_i4_13 = sub i8 %pixel_values_right_V_28, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i4_13"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv10:3  %agg_result_V_i_i4 = select i1 %tmp_i_i4, i8 %tmp_i_i4_13, i8 %tmp_36_i_i4

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i4"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="8">
<![CDATA[
_ifconv10:4  %cost_d_actual_V_16_c = zext i8 %agg_result_V_i_i4 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_16_c"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv10:6  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv10:7  %rev = xor i1 %tmp_41, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv10:8  %or_cond1 = and i1 %tmp_23, %rev

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv10:12  %p_Val2_5_2 = select i1 %or_cond1, i18 %cost_d_right_V_2, i18 %p_0943_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_2"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv10:13  %p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_2, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="8">
<![CDATA[
_ifconv10:14  %p_7_2_cast = zext i8 %p_Result_2 to i9

]]></Node>
<StgValue><ssdm name="p_7_2_cast"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv10:15  %cost_d_actual_V_1_2 = add i9 %p_7_2_cast, %cost_d_actual_V_16_c

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_2"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="9">
<![CDATA[
_ifconv10:16  %cost_d_actual_V_1_2_s = zext i9 %cost_d_actual_V_1_2 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_2_s"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv10:17  store i9 %cost_d_actual_V_1_2, i9* @cost_d_temp_right_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv10:19  %p_Val2_6_2 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_2, i18 %p_01027_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_6_2"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv10:20  %p_Result_1_2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_2, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_2"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="8">
<![CDATA[
_ifconv10:21  %p_8_2_cast = zext i8 %p_Result_1_2 to i10

]]></Node>
<StgValue><ssdm name="p_8_2_cast"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv10:22  %cost_d_actual_V_2_2 = add i10 %p_8_2_cast, %cost_d_actual_V_1_2_s

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_2"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="10">
<![CDATA[
_ifconv10:23  %cost_d_actual_V_2_2_s = zext i10 %cost_d_actual_V_2_2 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_2_s"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv10:24  %tmp_50_2 = icmp ult i11 %cost_d_actual_V_2_2_s, %p_01189_2_1

]]></Node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.3:10  %extLd8 = zext i9 %cost_last_line_4_V_1 to i18

]]></Node>
<StgValue><ssdm name="extLd8"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.3:11  %tmp_41_4 = add nsw i32 %i_op_assign_2_mid2, -4

]]></Node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.3:12  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="9">
<![CDATA[
_ifconv16:9  %cost_d_temp_right_V_10 = load i9* @cost_d_temp_right_V_4, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_10"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="18" op_0_bw="9">
<![CDATA[
_ifconv16:10  %extLd9 = zext i9 %cost_d_temp_right_V_10 to i18

]]></Node>
<StgValue><ssdm name="extLd9"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv16:11  %cost_d_right_V_4 = mul i18 %tmp_29, %extLd9

]]></Node>
<StgValue><ssdm name="cost_d_right_V_4"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv16:18  %cost_d_diagonal_V_4 = mul i18 %tmp_30, %extLd8

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_4"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.14:7  %cost_last_line_15_V_1 = getelementptr [384 x i9]* %cost_last_line_15_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="cost_last_line_15_V_1"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.14:8  %cost_last_line_15_V_2 = load i9* %cost_last_line_15_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_15_V_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:46  %pixel_values_right_V_27 = load i8* @pixel_values_right_V_2, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_27"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:49  store i8 %pixel_values_right_V_28, i8* @pixel_values_right_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge1625.1:3  %p_01181_2_1 = phi i1 [ false, %._crit_edge1625.0 ], [ %tmp_50_1, %_ifconv7 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_1"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge1625.1:4  %p_01181_2_1_cast = zext i1 %p_01181_2_1 to i2

]]></Node>
<StgValue><ssdm name="p_01181_2_1_cast"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.1:13  br i1 %tmp_40, label %._crit_edge1625.2, label %_ifconv10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv10:25  %cost_d_actual_V_2_2_1 = select i1 %tmp_50_2, i11 %cost_d_actual_V_2_2_s, i11 %p_01189_2_1

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_2_1"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv10:26  %p_01181_2_1_cast_14 = select i1 %tmp_50_2, i2 -2, i2 %p_01181_2_1_cast

]]></Node>
<StgValue><ssdm name="p_01181_2_1_cast_14"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
_ifconv10:27  br label %._crit_edge1625.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.2:0  %p_01027_4_2 = phi i18 [ %p_01027_4_1, %._crit_edge1625.1 ], [ %p_Val2_6_2, %_ifconv10 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_2"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.2:1  %p_0943_4_2 = phi i18 [ %p_0943_4_1, %._crit_edge1625.1 ], [ %p_Val2_5_2, %_ifconv10 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_2"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.2:4  %cost_d_temp_right_V_5 = load i9* @cost_d_temp_right_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_5"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.2:5  %cost_last_line_2_V_2 = getelementptr [384 x i9]* %cost_last_line_2_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_2_V_2"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.2:6  store i9 %cost_d_temp_right_V_5, i9* %cost_last_line_2_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv13:0  %tmp_i_i5 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_27

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv13:1  %tmp_36_i_i5 = sub i8 %leftImage_V_load, %pixel_values_right_V_27

]]></Node>
<StgValue><ssdm name="tmp_36_i_i5"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv13:2  %tmp_i_i5_15 = sub i8 %pixel_values_right_V_27, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i5_15"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv13:3  %agg_result_V_i_i5 = select i1 %tmp_i_i5, i8 %tmp_i_i5_15, i8 %tmp_36_i_i5

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i5"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="8">
<![CDATA[
_ifconv13:4  %cost_d_actual_V_3_ca = zext i8 %agg_result_V_i_i5 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_3_ca"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv13:5  %tmp_44_3 = add i32 %i_op_assign_2_mid2, -4

]]></Node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv13:6  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv13:7  %rev1 = xor i1 %tmp_43, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv13:8  %or_cond2 = and i1 %tmp_23, %rev1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv13:12  %p_Val2_5_3 = select i1 %or_cond2, i18 %cost_d_right_V_3, i18 %p_0943_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_3"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv13:13  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_3, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="8">
<![CDATA[
_ifconv13:14  %p_7_3_cast = zext i8 %p_Result_3 to i9

]]></Node>
<StgValue><ssdm name="p_7_3_cast"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv13:15  %cost_d_actual_V_1_3 = add i9 %p_7_3_cast, %cost_d_actual_V_3_ca

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_3"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="9">
<![CDATA[
_ifconv13:16  %cost_d_actual_V_1_3_s = zext i9 %cost_d_actual_V_1_3 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_3_s"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv13:17  store i9 %cost_d_actual_V_1_3, i9* @cost_d_temp_right_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv13:19  %p_Val2_6_3 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_3, i18 %p_01027_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_6_3"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv13:20  %p_Result_1_3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_3, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_3"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="8">
<![CDATA[
_ifconv13:21  %p_8_3_cast = zext i8 %p_Result_1_3 to i10

]]></Node>
<StgValue><ssdm name="p_8_3_cast"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv13:22  %cost_d_actual_V_2_3 = add i10 %p_8_3_cast, %cost_d_actual_V_1_3_s

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_3"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.4:9  %extLd10 = zext i9 %cost_last_line_5_V_1 to i18

]]></Node>
<StgValue><ssdm name="extLd10"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.4:10  %tmp_41_5 = add nsw i32 %i_op_assign_2_mid2, -5

]]></Node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.4:11  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="9">
<![CDATA[
_ifconv19:9  %cost_d_temp_right_V_12 = load i9* @cost_d_temp_right_V_5, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_12"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="18" op_0_bw="9">
<![CDATA[
_ifconv19:10  %extLd11 = zext i9 %cost_d_temp_right_V_12 to i18

]]></Node>
<StgValue><ssdm name="extLd11"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv19:11  %cost_d_right_V_5 = mul i18 %tmp_29, %extLd11

]]></Node>
<StgValue><ssdm name="cost_d_right_V_5"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv19:18  %cost_d_diagonal_V_5 = mul i18 %tmp_30, %extLd10

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_5"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.14:8  %cost_last_line_15_V_2 = load i9* %cost_last_line_15_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_15_V_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="383" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:44  %pixel_values_right_V_26 = load i8* @pixel_values_right_V_3, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_26"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:47  store i8 %pixel_values_right_V_27, i8* @pixel_values_right_V_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.2:2  %p_01189_2_2 = phi i11 [ %p_01189_2_1, %._crit_edge1625.1 ], [ %cost_d_actual_V_2_2_1, %_ifconv10 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_2"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge1625.2:3  %p_01181_2_2 = phi i2 [ %p_01181_2_1_cast, %._crit_edge1625.1 ], [ %p_01181_2_1_cast_14, %_ifconv10 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_2"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.2:12  br i1 %tmp_42, label %._crit_edge1625.3, label %_ifconv13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="10">
<![CDATA[
_ifconv13:23  %cost_d_actual_V_2_3_s = zext i10 %cost_d_actual_V_2_3 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_3_s"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv13:24  %tmp_50_3 = icmp ult i11 %cost_d_actual_V_2_3_s, %p_01189_2_2

]]></Node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv13:25  %cost_d_actual_V_2_3_1 = select i1 %tmp_50_3, i11 %cost_d_actual_V_2_3_s, i11 %p_01189_2_2

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_3_1"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv13:26  %p_01181_2_2_16 = select i1 %tmp_50_3, i2 -1, i2 %p_01181_2_2

]]></Node>
<StgValue><ssdm name="p_01181_2_2_16"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
_ifconv13:27  br label %._crit_edge1625.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.3:1  %p_0943_4_3 = phi i18 [ %p_0943_4_2, %._crit_edge1625.2 ], [ %p_Val2_5_3, %_ifconv13 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_3"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.3:5  %cost_d_temp_right_V_7 = load i9* @cost_d_temp_right_V_3, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_7"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.3:6  %cost_last_line_3_V_2 = getelementptr [384 x i9]* %cost_last_line_3_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_3_V_2"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.3:7  store i9 %cost_d_temp_right_V_7, i9* %cost_last_line_3_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv16:0  %tmp_i_i6 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_26

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv16:1  %tmp_36_i_i6 = sub i8 %leftImage_V_load, %pixel_values_right_V_26

]]></Node>
<StgValue><ssdm name="tmp_36_i_i6"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv16:2  %tmp_i_i6_17 = sub i8 %pixel_values_right_V_26, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i6_17"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv16:3  %agg_result_V_i_i6 = select i1 %tmp_i_i6, i8 %tmp_i_i6_17, i8 %tmp_36_i_i6

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i6"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="8">
<![CDATA[
_ifconv16:4  %cost_d_actual_V_4_ca = zext i8 %agg_result_V_i_i6 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_4_ca"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv16:5  %tmp_44_4 = add i32 %i_op_assign_2_mid2, -5

]]></Node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv16:6  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv16:7  %rev2 = xor i1 %tmp_45, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv16:8  %or_cond3 = and i1 %tmp_23, %rev2

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv16:12  %p_Val2_5_4 = select i1 %or_cond3, i18 %cost_d_right_V_4, i18 %p_0943_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_5_4"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv16:13  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_4, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="8">
<![CDATA[
_ifconv16:14  %p_7_4_cast = zext i8 %p_Result_4 to i9

]]></Node>
<StgValue><ssdm name="p_7_4_cast"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv16:15  %cost_d_actual_V_1_4 = add i9 %p_7_4_cast, %cost_d_actual_V_4_ca

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_4"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv16:17  store i9 %cost_d_actual_V_1_4, i9* @cost_d_temp_right_V_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.5:9  %extLd12 = zext i9 %cost_last_line_6_V_1 to i18

]]></Node>
<StgValue><ssdm name="extLd12"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.5:10  %tmp_41_6 = add nsw i32 %i_op_assign_2_mid2, -6

]]></Node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.5:11  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="9" op_0_bw="9">
<![CDATA[
_ifconv22:9  %cost_d_temp_right_V_14 = load i9* @cost_d_temp_right_V_6, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_14"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="18" op_0_bw="9">
<![CDATA[
_ifconv22:10  %extLd13 = zext i9 %cost_d_temp_right_V_14 to i18

]]></Node>
<StgValue><ssdm name="extLd13"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv22:11  %cost_d_right_V_6 = mul i18 %tmp_29, %extLd13

]]></Node>
<StgValue><ssdm name="cost_d_right_V_6"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv22:18  %cost_d_diagonal_V_6 = mul i18 %tmp_30, %extLd12

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:42  %pixel_values_right_V_25 = load i8* @pixel_values_right_V_4, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_25"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:45  store i8 %pixel_values_right_V_26, i8* @pixel_values_right_V_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.3:0  %p_01027_4_3 = phi i18 [ %p_01027_4_2, %._crit_edge1625.2 ], [ %p_Val2_6_3, %_ifconv13 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_3"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.3:2  %p_01189_2_3 = phi i11 [ %p_01189_2_2, %._crit_edge1625.2 ], [ %cost_d_actual_V_2_3_1, %_ifconv13 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_3"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge1625.3:3  %p_01181_2_3 = phi i2 [ %p_01181_2_2, %._crit_edge1625.2 ], [ %p_01181_2_2_16, %_ifconv13 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_3"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge1625.3:4  %p_01181_2_3_cast = zext i2 %p_01181_2_3 to i3

]]></Node>
<StgValue><ssdm name="p_01181_2_3_cast"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.3:13  br i1 %tmp_44, label %._crit_edge1625.4, label %_ifconv16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="9">
<![CDATA[
_ifconv16:16  %cost_d_actual_V_1_4_s = zext i9 %cost_d_actual_V_1_4 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_4_s"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv16:19  %p_Val2_6_4 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_4, i18 %p_01027_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_6_4"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv16:20  %p_Result_1_4 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_4, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_4"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="8">
<![CDATA[
_ifconv16:21  %p_8_4_cast = zext i8 %p_Result_1_4 to i10

]]></Node>
<StgValue><ssdm name="p_8_4_cast"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv16:22  %cost_d_actual_V_2_4 = add i10 %p_8_4_cast, %cost_d_actual_V_1_4_s

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_4"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="10">
<![CDATA[
_ifconv16:23  %cost_d_actual_V_2_4_s = zext i10 %cost_d_actual_V_2_4 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_4_s"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv16:24  %tmp_50_4 = icmp ult i11 %cost_d_actual_V_2_4_s, %p_01189_2_3

]]></Node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv16:25  %cost_d_actual_V_2_4_1 = select i1 %tmp_50_4, i11 %cost_d_actual_V_2_4_s, i11 %p_01189_2_3

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_4_1"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv16:26  %p_01181_2_3_cast_18 = select i1 %tmp_50_4, i3 -4, i3 %p_01181_2_3_cast

]]></Node>
<StgValue><ssdm name="p_01181_2_3_cast_18"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
_ifconv16:27  br label %._crit_edge1625.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.4:1  %p_0943_4_4 = phi i18 [ %p_0943_4_3, %._crit_edge1625.3 ], [ %p_Val2_5_4, %_ifconv16 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_4"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.4:4  %cost_d_temp_right_V_9 = load i9* @cost_d_temp_right_V_4, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_9"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.4:5  %cost_last_line_4_V_2 = getelementptr [384 x i9]* %cost_last_line_4_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_4_V_2"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.4:6  store i9 %cost_d_temp_right_V_9, i9* %cost_last_line_4_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv19:0  %tmp_i_i7 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_25

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv19:1  %tmp_36_i_i7 = sub i8 %leftImage_V_load, %pixel_values_right_V_25

]]></Node>
<StgValue><ssdm name="tmp_36_i_i7"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv19:2  %tmp_i_i7_19 = sub i8 %pixel_values_right_V_25, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i7_19"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv19:5  %tmp_44_5 = add i32 %i_op_assign_2_mid2, -6

]]></Node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv19:6  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv19:7  %rev3 = xor i1 %tmp_47, true

]]></Node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv19:8  %or_cond4 = and i1 %tmp_23, %rev3

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv19:12  %p_Val2_5_5 = select i1 %or_cond4, i18 %cost_d_right_V_5, i18 %p_0943_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_5_5"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.6:9  %extLd14 = zext i9 %cost_last_line_7_V_1 to i18

]]></Node>
<StgValue><ssdm name="extLd14"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.6:10  %tmp_41_7 = add nsw i32 %i_op_assign_2_mid2, -7

]]></Node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.6:11  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="9">
<![CDATA[
_ifconv25:9  %cost_d_temp_right_V_16 = load i9* @cost_d_temp_right_V_7, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_16"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="18" op_0_bw="9">
<![CDATA[
_ifconv25:10  %extLd15 = zext i9 %cost_d_temp_right_V_16 to i18

]]></Node>
<StgValue><ssdm name="extLd15"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv25:11  %cost_d_right_V_7 = mul i18 %tmp_29, %extLd15

]]></Node>
<StgValue><ssdm name="cost_d_right_V_7"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv25:18  %cost_d_diagonal_V_7 = mul i18 %tmp_30, %extLd14

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.4:0  %p_01027_4_4 = phi i18 [ %p_01027_4_3, %._crit_edge1625.3 ], [ %p_Val2_6_4, %_ifconv16 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_4"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.4:2  %p_01189_2_4 = phi i11 [ %p_01189_2_3, %._crit_edge1625.3 ], [ %cost_d_actual_V_2_4_1, %_ifconv16 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_4"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge1625.4:3  %p_01181_2_4 = phi i3 [ %p_01181_2_3_cast, %._crit_edge1625.3 ], [ %p_01181_2_3_cast_18, %_ifconv16 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_4"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.4:12  br i1 %tmp_46, label %._crit_edge1625.5, label %_ifconv19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv19:3  %agg_result_V_i_i7 = select i1 %tmp_i_i7, i8 %tmp_i_i7_19, i8 %tmp_36_i_i7

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i7"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="8">
<![CDATA[
_ifconv19:4  %cost_d_actual_V_5_ca = zext i8 %agg_result_V_i_i7 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_5_ca"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv19:13  %p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_5, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="8">
<![CDATA[
_ifconv19:14  %p_7_5_cast = zext i8 %p_Result_5 to i9

]]></Node>
<StgValue><ssdm name="p_7_5_cast"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv19:15  %cost_d_actual_V_1_5 = add i9 %p_7_5_cast, %cost_d_actual_V_5_ca

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_5"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="9">
<![CDATA[
_ifconv19:16  %cost_d_actual_V_1_5_s = zext i9 %cost_d_actual_V_1_5 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_5_s"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv19:17  store i9 %cost_d_actual_V_1_5, i9* @cost_d_temp_right_V_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv19:19  %p_Val2_6_5 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_5, i18 %p_01027_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_6_5"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv19:20  %p_Result_1_5 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_5, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_5"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="8">
<![CDATA[
_ifconv19:21  %p_8_5_cast = zext i8 %p_Result_1_5 to i10

]]></Node>
<StgValue><ssdm name="p_8_5_cast"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv19:22  %cost_d_actual_V_2_5 = add i10 %p_8_5_cast, %cost_d_actual_V_1_5_s

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_5"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="10">
<![CDATA[
_ifconv19:23  %cost_d_actual_V_2_5_s = zext i10 %cost_d_actual_V_2_5 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_5_s"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv19:24  %tmp_50_5 = icmp ult i11 %cost_d_actual_V_2_5_s, %p_01189_2_4

]]></Node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv19:25  %cost_d_actual_V_2_5_1 = select i1 %tmp_50_5, i11 %cost_d_actual_V_2_5_s, i11 %p_01189_2_4

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_5_1"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv19:26  %p_01181_2_4_20 = select i1 %tmp_50_5, i3 -3, i3 %p_01181_2_4

]]></Node>
<StgValue><ssdm name="p_01181_2_4_20"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
_ifconv19:27  br label %._crit_edge1625.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv22:5  %tmp_44_6 = add i32 %i_op_assign_2_mid2, -7

]]></Node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.7:10  %extLd16 = zext i9 %cost_last_line_8_V_1 to i18

]]></Node>
<StgValue><ssdm name="extLd16"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.7:11  %tmp_41_8 = add nsw i32 %i_op_assign_2_mid2, -8

]]></Node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.7:12  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="9">
<![CDATA[
_ifconv28:9  %cost_d_temp_right_V_18 = load i9* @cost_d_temp_right_V_8, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_18"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="18" op_0_bw="9">
<![CDATA[
_ifconv28:10  %extLd17 = zext i9 %cost_d_temp_right_V_18 to i18

]]></Node>
<StgValue><ssdm name="extLd17"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv28:11  %cost_d_right_V_8 = mul i18 %tmp_29, %extLd17

]]></Node>
<StgValue><ssdm name="cost_d_right_V_8"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv28:18  %cost_d_diagonal_V_8 = mul i18 %tmp_30, %extLd16

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:40  %pixel_values_right_V_24 = load i8* @pixel_values_right_V_5, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_24"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:43  store i8 %pixel_values_right_V_25, i8* @pixel_values_right_V_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.5:0  %p_01027_4_5 = phi i18 [ %p_01027_4_4, %._crit_edge1625.4 ], [ %p_Val2_6_5, %_ifconv19 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_5"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.5:1  %p_0943_4_5 = phi i18 [ %p_0943_4_4, %._crit_edge1625.4 ], [ %p_Val2_5_5, %_ifconv19 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_5"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.5:2  %p_01189_2_5 = phi i11 [ %p_01189_2_4, %._crit_edge1625.4 ], [ %cost_d_actual_V_2_5_1, %_ifconv19 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_5"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge1625.5:3  %p_01181_2_5 = phi i3 [ %p_01181_2_4, %._crit_edge1625.4 ], [ %p_01181_2_4_20, %_ifconv19 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_5"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.5:4  %cost_d_temp_right_V_11 = load i9* @cost_d_temp_right_V_5, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_11"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.5:5  %cost_last_line_5_V_2 = getelementptr [384 x i9]* %cost_last_line_5_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_5_V_2"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.5:6  store i9 %cost_d_temp_right_V_11, i9* %cost_last_line_5_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.5:12  br i1 %tmp_48, label %._crit_edge1625.6, label %_ifconv22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv22:0  %tmp_i_i8 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_24

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv22:1  %tmp_36_i_i8 = sub i8 %leftImage_V_load, %pixel_values_right_V_24

]]></Node>
<StgValue><ssdm name="tmp_36_i_i8"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv22:2  %tmp_i_i8_21 = sub i8 %pixel_values_right_V_24, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i8_21"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv22:3  %agg_result_V_i_i8 = select i1 %tmp_i_i8, i8 %tmp_i_i8_21, i8 %tmp_36_i_i8

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i8"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="8">
<![CDATA[
_ifconv22:4  %cost_d_actual_V_6_ca = zext i8 %agg_result_V_i_i8 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_6_ca"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv22:6  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv22:7  %rev4 = xor i1 %tmp_49, true

]]></Node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv22:8  %or_cond5 = and i1 %tmp_23, %rev4

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv22:12  %p_Val2_5_6 = select i1 %or_cond5, i18 %cost_d_right_V_6, i18 %p_0943_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_5_6"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv22:13  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_6, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="8">
<![CDATA[
_ifconv22:14  %p_7_6_cast = zext i8 %p_Result_6 to i9

]]></Node>
<StgValue><ssdm name="p_7_6_cast"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv22:15  %cost_d_actual_V_1_6 = add i9 %p_7_6_cast, %cost_d_actual_V_6_ca

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_6"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="9">
<![CDATA[
_ifconv22:16  %cost_d_actual_V_1_6_s = zext i9 %cost_d_actual_V_1_6 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_6_s"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv22:17  store i9 %cost_d_actual_V_1_6, i9* @cost_d_temp_right_V_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv22:19  %p_Val2_6_6 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_6, i18 %p_01027_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_6_6"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv22:20  %p_Result_1_6 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_6, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_6"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="8">
<![CDATA[
_ifconv22:21  %p_8_6_cast = zext i8 %p_Result_1_6 to i10

]]></Node>
<StgValue><ssdm name="p_8_6_cast"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv22:22  %cost_d_actual_V_2_6 = add i10 %p_8_6_cast, %cost_d_actual_V_1_6_s

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_6"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="10">
<![CDATA[
_ifconv22:23  %cost_d_actual_V_2_6_s = zext i10 %cost_d_actual_V_2_6 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_6_s"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv22:24  %tmp_50_6 = icmp ult i11 %cost_d_actual_V_2_6_s, %p_01189_2_5

]]></Node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv22:25  %cost_d_actual_V_2_6_1 = select i1 %tmp_50_6, i11 %cost_d_actual_V_2_6_s, i11 %p_01189_2_5

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_6_1"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv22:26  %p_01181_2_5_22 = select i1 %tmp_50_6, i3 -2, i3 %p_01181_2_5

]]></Node>
<StgValue><ssdm name="p_01181_2_5_22"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv25:5  %tmp_44_7 = add i32 %i_op_assign_2_mid2, -8

]]></Node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.8:9  %extLd18 = zext i9 %cost_last_line_9_V_1 to i18

]]></Node>
<StgValue><ssdm name="extLd18"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.8:10  %tmp_41_9 = add nsw i32 %i_op_assign_2_mid2, -9

]]></Node>
<StgValue><ssdm name="tmp_41_9"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.8:11  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="9" op_0_bw="9">
<![CDATA[
_ifconv31:9  %cost_d_temp_right_V_20 = load i9* @cost_d_temp_right_V_9, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_20"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="18" op_0_bw="9">
<![CDATA[
_ifconv31:10  %extLd19 = zext i9 %cost_d_temp_right_V_20 to i18

]]></Node>
<StgValue><ssdm name="extLd19"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv31:11  %cost_d_right_V_9 = mul i18 %tmp_29, %extLd19

]]></Node>
<StgValue><ssdm name="cost_d_right_V_9"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv31:18  %cost_d_diagonal_V_9 = mul i18 %tmp_30, %extLd18

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="522" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:38  %pixel_values_right_V_23 = load i8* @pixel_values_right_V_6, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_23"/></StgValue>
</operation>

<operation id="523" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:41  store i8 %pixel_values_right_V_24, i8* @pixel_values_right_V_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
_ifconv22:27  br label %._crit_edge1625.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.6:0  %p_01027_4_6 = phi i18 [ %p_01027_4_5, %._crit_edge1625.5 ], [ %p_Val2_6_6, %_ifconv22 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_6"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.6:1  %p_0943_4_6 = phi i18 [ %p_0943_4_5, %._crit_edge1625.5 ], [ %p_Val2_5_6, %_ifconv22 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_6"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.6:2  %p_01189_2_6 = phi i11 [ %p_01189_2_5, %._crit_edge1625.5 ], [ %cost_d_actual_V_2_6_1, %_ifconv22 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_6"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.6:4  %cost_d_temp_right_V_13 = load i9* @cost_d_temp_right_V_6, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_13"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.6:5  %cost_last_line_6_V_2 = getelementptr [384 x i9]* %cost_last_line_6_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_6_V_2"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.6:6  store i9 %cost_d_temp_right_V_13, i9* %cost_last_line_6_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv25:0  %tmp_i_i9 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_23

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv25:1  %tmp_36_i_i9 = sub i8 %leftImage_V_load, %pixel_values_right_V_23

]]></Node>
<StgValue><ssdm name="tmp_36_i_i9"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv25:2  %tmp_i_i9_23 = sub i8 %pixel_values_right_V_23, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i9_23"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv25:3  %agg_result_V_i_i9 = select i1 %tmp_i_i9, i8 %tmp_i_i9_23, i8 %tmp_36_i_i9

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i9"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="8">
<![CDATA[
_ifconv25:4  %cost_d_actual_V_7_ca = zext i8 %agg_result_V_i_i9 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_7_ca"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv25:6  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv25:7  %rev5 = xor i1 %tmp_51, true

]]></Node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv25:8  %or_cond6 = and i1 %tmp_23, %rev5

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv25:12  %p_Val2_5_7 = select i1 %or_cond6, i18 %cost_d_right_V_7, i18 %p_0943_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_5_7"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv25:13  %p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_7, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="8">
<![CDATA[
_ifconv25:14  %p_7_7_cast = zext i8 %p_Result_7 to i9

]]></Node>
<StgValue><ssdm name="p_7_7_cast"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv25:15  %cost_d_actual_V_1_7 = add i9 %p_7_7_cast, %cost_d_actual_V_7_ca

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_7"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="9">
<![CDATA[
_ifconv25:16  %cost_d_actual_V_1_7_s = zext i9 %cost_d_actual_V_1_7 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_7_s"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv25:17  store i9 %cost_d_actual_V_1_7, i9* @cost_d_temp_right_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv25:19  %p_Val2_6_7 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_7, i18 %p_01027_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_6_7"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv25:20  %p_Result_1_7 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_7, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_7"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="8">
<![CDATA[
_ifconv25:21  %p_8_7_cast = zext i8 %p_Result_1_7 to i10

]]></Node>
<StgValue><ssdm name="p_8_7_cast"/></StgValue>
</operation>

<operation id="548" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv25:22  %cost_d_actual_V_2_7 = add i10 %p_8_7_cast, %cost_d_actual_V_1_7_s

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_7"/></StgValue>
</operation>

<operation id="549" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="11" op_0_bw="10">
<![CDATA[
_ifconv25:23  %cost_d_actual_V_2_7_s = zext i10 %cost_d_actual_V_2_7 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_7_s"/></StgValue>
</operation>

<operation id="550" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv25:24  %tmp_50_7 = icmp ult i11 %cost_d_actual_V_2_7_s, %p_01189_2_6

]]></Node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="551" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.9:9  %extLd20 = zext i9 %cost_last_line_10_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd20"/></StgValue>
</operation>

<operation id="552" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.9:10  %tmp_41_s = add nsw i32 %i_op_assign_2_mid2, -10

]]></Node>
<StgValue><ssdm name="tmp_41_s"/></StgValue>
</operation>

<operation id="553" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.9:11  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_s, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="554" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="9" op_0_bw="9">
<![CDATA[
_ifconv34:9  %cost_d_temp_right_V_22 = load i9* @cost_d_temp_right_V_10, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_22"/></StgValue>
</operation>

<operation id="555" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="18" op_0_bw="9">
<![CDATA[
_ifconv34:10  %extLd21 = zext i9 %cost_d_temp_right_V_22 to i18

]]></Node>
<StgValue><ssdm name="extLd21"/></StgValue>
</operation>

<operation id="556" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv34:11  %cost_d_right_V_s = mul i18 %tmp_29, %extLd21

]]></Node>
<StgValue><ssdm name="cost_d_right_V_s"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv34:18  %cost_d_diagonal_V_s = mul i18 %tmp_30, %extLd20

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_s"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="558" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:36  %pixel_values_right_V_22 = load i8* @pixel_values_right_V_7, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_22"/></StgValue>
</operation>

<operation id="559" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:39  store i8 %pixel_values_right_V_23, i8* @pixel_values_right_V_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge1625.6:3  %p_01181_2_6 = phi i3 [ %p_01181_2_5, %._crit_edge1625.5 ], [ %p_01181_2_5_22, %_ifconv22 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_6"/></StgValue>
</operation>

<operation id="561" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.6:12  br i1 %tmp_50, label %._crit_edge1625.7, label %_ifconv25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv25:25  %cost_d_actual_V_2_7_1 = select i1 %tmp_50_7, i11 %cost_d_actual_V_2_7_s, i11 %p_01189_2_6

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_7_1"/></StgValue>
</operation>

<operation id="563" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv25:26  %p_01181_2_6_24 = select i1 %tmp_50_7, i3 -1, i3 %p_01181_2_6

]]></Node>
<StgValue><ssdm name="p_01181_2_6_24"/></StgValue>
</operation>

<operation id="564" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
_ifconv25:27  br label %._crit_edge1625.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.7:0  %p_01027_4_7 = phi i18 [ %p_01027_4_6, %._crit_edge1625.6 ], [ %p_Val2_6_7, %_ifconv25 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_7"/></StgValue>
</operation>

<operation id="566" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.7:1  %p_0943_4_7 = phi i18 [ %p_0943_4_6, %._crit_edge1625.6 ], [ %p_Val2_5_7, %_ifconv25 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_7"/></StgValue>
</operation>

<operation id="567" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.7:5  %cost_d_temp_right_V_15 = load i9* @cost_d_temp_right_V_7, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_15"/></StgValue>
</operation>

<operation id="568" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.7:6  %cost_last_line_7_V_2 = getelementptr [384 x i9]* %cost_last_line_7_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_7_V_2"/></StgValue>
</operation>

<operation id="569" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.7:7  store i9 %cost_d_temp_right_V_15, i9* %cost_last_line_7_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv28:0  %tmp_i_i10 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_22

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="571" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv28:1  %tmp_36_i_i10 = sub i8 %leftImage_V_load, %pixel_values_right_V_22

]]></Node>
<StgValue><ssdm name="tmp_36_i_i10"/></StgValue>
</operation>

<operation id="572" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv28:2  %tmp_i_i10_25 = sub i8 %pixel_values_right_V_22, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i10_25"/></StgValue>
</operation>

<operation id="573" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv28:3  %agg_result_V_i_i10 = select i1 %tmp_i_i10, i8 %tmp_i_i10_25, i8 %tmp_36_i_i10

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i10"/></StgValue>
</operation>

<operation id="574" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="8">
<![CDATA[
_ifconv28:4  %cost_d_actual_V_8_ca = zext i8 %agg_result_V_i_i10 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_8_ca"/></StgValue>
</operation>

<operation id="575" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv28:5  %tmp_44_8 = add i32 %i_op_assign_2_mid2, -9

]]></Node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="576" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv28:6  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="577" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv28:7  %rev6 = xor i1 %tmp_53, true

]]></Node>
<StgValue><ssdm name="rev6"/></StgValue>
</operation>

<operation id="578" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv28:8  %or_cond7 = and i1 %tmp_23, %rev6

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="579" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv28:12  %p_Val2_5_8 = select i1 %or_cond7, i18 %cost_d_right_V_8, i18 %p_0943_4_7

]]></Node>
<StgValue><ssdm name="p_Val2_5_8"/></StgValue>
</operation>

<operation id="580" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv28:13  %p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_8, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="581" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="8">
<![CDATA[
_ifconv28:14  %p_7_8_cast = zext i8 %p_Result_8 to i9

]]></Node>
<StgValue><ssdm name="p_7_8_cast"/></StgValue>
</operation>

<operation id="582" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv28:15  %cost_d_actual_V_1_8 = add i9 %p_7_8_cast, %cost_d_actual_V_8_ca

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_8"/></StgValue>
</operation>

<operation id="583" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="9">
<![CDATA[
_ifconv28:16  %cost_d_actual_V_1_8_s = zext i9 %cost_d_actual_V_1_8 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_8_s"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv28:17  store i9 %cost_d_actual_V_1_8, i9* @cost_d_temp_right_V_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv28:19  %p_Val2_6_8 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_8, i18 %p_01027_4_7

]]></Node>
<StgValue><ssdm name="p_Val2_6_8"/></StgValue>
</operation>

<operation id="586" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv28:20  %p_Result_1_8 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_8, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_8"/></StgValue>
</operation>

<operation id="587" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="8">
<![CDATA[
_ifconv28:21  %p_8_8_cast = zext i8 %p_Result_1_8 to i10

]]></Node>
<StgValue><ssdm name="p_8_8_cast"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv28:22  %cost_d_actual_V_2_8 = add i10 %p_8_8_cast, %cost_d_actual_V_1_8_s

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_8"/></StgValue>
</operation>

<operation id="589" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.10:9  %extLd22 = zext i9 %cost_last_line_11_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd22"/></StgValue>
</operation>

<operation id="590" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.10:10  %tmp_41_1 = add nsw i32 %i_op_assign_2_mid2, -11

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="591" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.10:11  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="592" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="9">
<![CDATA[
_ifconv37:9  %cost_d_temp_right_V_24 = load i9* @cost_d_temp_right_V_11, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_24"/></StgValue>
</operation>

<operation id="593" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="18" op_0_bw="9">
<![CDATA[
_ifconv37:10  %extLd23 = zext i9 %cost_d_temp_right_V_24 to i18

]]></Node>
<StgValue><ssdm name="extLd23"/></StgValue>
</operation>

<operation id="594" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv37:11  %cost_d_right_V_10 = mul i18 %tmp_29, %extLd23

]]></Node>
<StgValue><ssdm name="cost_d_right_V_10"/></StgValue>
</operation>

<operation id="595" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv37:18  %cost_d_diagonal_V_10 = mul i18 %tmp_30, %extLd22

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_10"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="596" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:34  %pixel_values_right_V_21 = load i8* @pixel_values_right_V_8, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_21"/></StgValue>
</operation>

<operation id="597" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:37  store i8 %pixel_values_right_V_22, i8* @pixel_values_right_V_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.7:2  %p_01189_2_7 = phi i11 [ %p_01189_2_6, %._crit_edge1625.6 ], [ %cost_d_actual_V_2_7_1, %_ifconv25 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_7"/></StgValue>
</operation>

<operation id="599" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge1625.7:3  %p_01181_2_7 = phi i3 [ %p_01181_2_6, %._crit_edge1625.6 ], [ %p_01181_2_6_24, %_ifconv25 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_7"/></StgValue>
</operation>

<operation id="600" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge1625.7:4  %p_01181_2_7_cast = zext i3 %p_01181_2_7 to i4

]]></Node>
<StgValue><ssdm name="p_01181_2_7_cast"/></StgValue>
</operation>

<operation id="601" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.7:13  br i1 %tmp_52, label %._crit_edge1625.8, label %_ifconv28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="11" op_0_bw="10">
<![CDATA[
_ifconv28:23  %cost_d_actual_V_2_8_s = zext i10 %cost_d_actual_V_2_8 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_8_s"/></StgValue>
</operation>

<operation id="603" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv28:24  %tmp_50_8 = icmp ult i11 %cost_d_actual_V_2_8_s, %p_01189_2_7

]]></Node>
<StgValue><ssdm name="tmp_50_8"/></StgValue>
</operation>

<operation id="604" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv28:25  %cost_d_actual_V_2_8_1 = select i1 %tmp_50_8, i11 %cost_d_actual_V_2_8_s, i11 %p_01189_2_7

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_8_1"/></StgValue>
</operation>

<operation id="605" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv28:26  %p_01181_2_7_cast_26 = select i1 %tmp_50_8, i4 -8, i4 %p_01181_2_7_cast

]]></Node>
<StgValue><ssdm name="p_01181_2_7_cast_26"/></StgValue>
</operation>

<operation id="606" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
_ifconv28:27  br label %._crit_edge1625.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.8:1  %p_0943_4_8 = phi i18 [ %p_0943_4_7, %._crit_edge1625.7 ], [ %p_Val2_5_8, %_ifconv28 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_8"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.8:4  %cost_d_temp_right_V_17 = load i9* @cost_d_temp_right_V_8, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_17"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.8:5  %cost_last_line_8_V_2 = getelementptr [384 x i9]* %cost_last_line_8_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_8_V_2"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.8:6  store i9 %cost_d_temp_right_V_17, i9* %cost_last_line_8_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv31:0  %tmp_i_i11 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_21

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv31:1  %tmp_36_i_i11 = sub i8 %leftImage_V_load, %pixel_values_right_V_21

]]></Node>
<StgValue><ssdm name="tmp_36_i_i11"/></StgValue>
</operation>

<operation id="613" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv31:2  %tmp_i_i11_27 = sub i8 %pixel_values_right_V_21, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i11_27"/></StgValue>
</operation>

<operation id="614" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv31:3  %agg_result_V_i_i11 = select i1 %tmp_i_i11, i8 %tmp_i_i11_27, i8 %tmp_36_i_i11

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i11"/></StgValue>
</operation>

<operation id="615" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="9" op_0_bw="8">
<![CDATA[
_ifconv31:4  %cost_d_actual_V_9_ca = zext i8 %agg_result_V_i_i11 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_9_ca"/></StgValue>
</operation>

<operation id="616" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv31:5  %tmp_44_9 = add i32 %i_op_assign_2_mid2, -10

]]></Node>
<StgValue><ssdm name="tmp_44_9"/></StgValue>
</operation>

<operation id="617" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv31:6  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="618" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv31:7  %rev7 = xor i1 %tmp_55, true

]]></Node>
<StgValue><ssdm name="rev7"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv31:8  %or_cond8 = and i1 %tmp_23, %rev7

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv31:12  %p_Val2_5_9 = select i1 %or_cond8, i18 %cost_d_right_V_9, i18 %p_0943_4_8

]]></Node>
<StgValue><ssdm name="p_Val2_5_9"/></StgValue>
</operation>

<operation id="621" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv31:13  %p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_9, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="8">
<![CDATA[
_ifconv31:14  %p_7_9_cast = zext i8 %p_Result_9 to i9

]]></Node>
<StgValue><ssdm name="p_7_9_cast"/></StgValue>
</operation>

<operation id="623" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv31:15  %cost_d_actual_V_1_9 = add i9 %p_7_9_cast, %cost_d_actual_V_9_ca

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_9"/></StgValue>
</operation>

<operation id="624" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv31:17  store i9 %cost_d_actual_V_1_9, i9* @cost_d_temp_right_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.11:9  %extLd24 = zext i9 %cost_last_line_12_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd24"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.11:10  %tmp_41_10 = add nsw i32 %i_op_assign_2_mid2, -12

]]></Node>
<StgValue><ssdm name="tmp_41_10"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.11:11  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="9">
<![CDATA[
_ifconv40:9  %cost_d_temp_right_V_26 = load i9* @cost_d_temp_right_V_12, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_26"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="18" op_0_bw="9">
<![CDATA[
_ifconv40:10  %extLd25 = zext i9 %cost_d_temp_right_V_26 to i18

]]></Node>
<StgValue><ssdm name="extLd25"/></StgValue>
</operation>

<operation id="630" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv40:11  %cost_d_right_V_11 = mul i18 %tmp_29, %extLd25

]]></Node>
<StgValue><ssdm name="cost_d_right_V_11"/></StgValue>
</operation>

<operation id="631" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv40:18  %cost_d_diagonal_V_11 = mul i18 %tmp_30, %extLd24

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="632" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:32  %pixel_values_right_V_20 = load i8* @pixel_values_right_V_9, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_20"/></StgValue>
</operation>

<operation id="633" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:35  store i8 %pixel_values_right_V_21, i8* @pixel_values_right_V_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.8:0  %p_01027_4_8 = phi i18 [ %p_01027_4_7, %._crit_edge1625.7 ], [ %p_Val2_6_8, %_ifconv28 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_8"/></StgValue>
</operation>

<operation id="635" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.8:2  %p_01189_2_8 = phi i11 [ %p_01189_2_7, %._crit_edge1625.7 ], [ %cost_d_actual_V_2_8_1, %_ifconv28 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_8"/></StgValue>
</operation>

<operation id="636" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1625.8:3  %p_01181_2_8 = phi i4 [ %p_01181_2_7_cast, %._crit_edge1625.7 ], [ %p_01181_2_7_cast_26, %_ifconv28 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_8"/></StgValue>
</operation>

<operation id="637" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.8:12  br i1 %tmp_54, label %._crit_edge1625.9, label %_ifconv31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="10" op_0_bw="9">
<![CDATA[
_ifconv31:16  %cost_d_actual_V_1_9_s = zext i9 %cost_d_actual_V_1_9 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_9_s"/></StgValue>
</operation>

<operation id="639" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv31:19  %p_Val2_6_9 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_9, i18 %p_01027_4_8

]]></Node>
<StgValue><ssdm name="p_Val2_6_9"/></StgValue>
</operation>

<operation id="640" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv31:20  %p_Result_1_9 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_9, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_9"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="10" op_0_bw="8">
<![CDATA[
_ifconv31:21  %p_8_9_cast = zext i8 %p_Result_1_9 to i10

]]></Node>
<StgValue><ssdm name="p_8_9_cast"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv31:22  %cost_d_actual_V_2_9 = add i10 %p_8_9_cast, %cost_d_actual_V_1_9_s

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_9"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="11" op_0_bw="10">
<![CDATA[
_ifconv31:23  %cost_d_actual_V_2_9_s = zext i10 %cost_d_actual_V_2_9 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_9_s"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv31:24  %tmp_50_9 = icmp ult i11 %cost_d_actual_V_2_9_s, %p_01189_2_8

]]></Node>
<StgValue><ssdm name="tmp_50_9"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv31:25  %cost_d_actual_V_2_9_1 = select i1 %tmp_50_9, i11 %cost_d_actual_V_2_9_s, i11 %p_01189_2_8

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_9_1"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv31:26  %p_01181_2_8_28 = select i1 %tmp_50_9, i4 -7, i4 %p_01181_2_8

]]></Node>
<StgValue><ssdm name="p_01181_2_8_28"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
_ifconv31:27  br label %._crit_edge1625.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.9:1  %p_0943_4_9 = phi i18 [ %p_0943_4_8, %._crit_edge1625.8 ], [ %p_Val2_5_9, %_ifconv31 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_9"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.9:4  %cost_d_temp_right_V_19 = load i9* @cost_d_temp_right_V_9, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_19"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.9:5  %cost_last_line_9_V_2 = getelementptr [384 x i9]* %cost_last_line_9_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_9_V_2"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.9:6  store i9 %cost_d_temp_right_V_19, i9* %cost_last_line_9_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv34:0  %tmp_i_i12 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_20

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv34:1  %tmp_36_i_i12 = sub i8 %leftImage_V_load, %pixel_values_right_V_20

]]></Node>
<StgValue><ssdm name="tmp_36_i_i12"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv34:2  %tmp_i_i12_29 = sub i8 %pixel_values_right_V_20, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i12_29"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv34:5  %tmp_44_s = add i32 %i_op_assign_2_mid2, -11

]]></Node>
<StgValue><ssdm name="tmp_44_s"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv34:6  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_s, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv34:7  %rev8 = xor i1 %tmp_57, true

]]></Node>
<StgValue><ssdm name="rev8"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv34:8  %or_cond9 = and i1 %tmp_23, %rev8

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv34:12  %p_Val2_5_s = select i1 %or_cond9, i18 %cost_d_right_V_s, i18 %p_0943_4_9

]]></Node>
<StgValue><ssdm name="p_Val2_5_s"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.12:9  %extLd26 = zext i9 %cost_last_line_13_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd26"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.12:10  %tmp_41_11 = add nsw i32 %i_op_assign_2_mid2, -13

]]></Node>
<StgValue><ssdm name="tmp_41_11"/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.12:11  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="9" op_0_bw="9">
<![CDATA[
_ifconv43:9  %cost_d_temp_right_V_28 = load i9* @cost_d_temp_right_V_13, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_28"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="18" op_0_bw="9">
<![CDATA[
_ifconv43:10  %extLd27 = zext i9 %cost_d_temp_right_V_28 to i18

]]></Node>
<StgValue><ssdm name="extLd27"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv43:11  %cost_d_right_V_12 = mul i18 %tmp_29, %extLd27

]]></Node>
<StgValue><ssdm name="cost_d_right_V_12"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv43:18  %cost_d_diagonal_V_12 = mul i18 %tmp_30, %extLd26

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_12"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="667" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.9:0  %p_01027_4_9 = phi i18 [ %p_01027_4_8, %._crit_edge1625.8 ], [ %p_Val2_6_9, %_ifconv31 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_9"/></StgValue>
</operation>

<operation id="668" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.9:2  %p_01189_2_9 = phi i11 [ %p_01189_2_8, %._crit_edge1625.8 ], [ %cost_d_actual_V_2_9_1, %_ifconv31 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_9"/></StgValue>
</operation>

<operation id="669" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1625.9:3  %p_01181_2_9 = phi i4 [ %p_01181_2_8, %._crit_edge1625.8 ], [ %p_01181_2_8_28, %_ifconv31 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_9"/></StgValue>
</operation>

<operation id="670" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.9:12  br i1 %tmp_56, label %._crit_edge1625.10, label %_ifconv34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv34:3  %agg_result_V_i_i12 = select i1 %tmp_i_i12, i8 %tmp_i_i12_29, i8 %tmp_36_i_i12

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i12"/></StgValue>
</operation>

<operation id="672" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="9" op_0_bw="8">
<![CDATA[
_ifconv34:4  %cost_d_actual_V_10_c = zext i8 %agg_result_V_i_i12 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_10_c"/></StgValue>
</operation>

<operation id="673" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv34:13  %p_Result_16 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_s, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="674" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="8">
<![CDATA[
_ifconv34:14  %p_7_cast_30 = zext i8 %p_Result_16 to i9

]]></Node>
<StgValue><ssdm name="p_7_cast_30"/></StgValue>
</operation>

<operation id="675" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv34:15  %cost_d_actual_V_1_s = add i9 %p_7_cast_30, %cost_d_actual_V_10_c

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_s"/></StgValue>
</operation>

<operation id="676" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="9">
<![CDATA[
_ifconv34:16  %cost_d_actual_V_1_c = zext i9 %cost_d_actual_V_1_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_c"/></StgValue>
</operation>

<operation id="677" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv34:17  store i9 %cost_d_actual_V_1_s, i9* @cost_d_temp_right_V_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv34:19  %p_Val2_6_s = select i1 %sel_tmp, i18 %cost_d_diagonal_V_s, i18 %p_01027_4_9

]]></Node>
<StgValue><ssdm name="p_Val2_6_s"/></StgValue>
</operation>

<operation id="679" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv34:20  %p_Result_1_s = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_s, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_s"/></StgValue>
</operation>

<operation id="680" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="8">
<![CDATA[
_ifconv34:21  %p_8_cast_31 = zext i8 %p_Result_1_s to i10

]]></Node>
<StgValue><ssdm name="p_8_cast_31"/></StgValue>
</operation>

<operation id="681" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv34:22  %cost_d_actual_V_2_s = add i10 %p_8_cast_31, %cost_d_actual_V_1_c

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_s"/></StgValue>
</operation>

<operation id="682" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="10">
<![CDATA[
_ifconv34:23  %cost_d_actual_V_2_c = zext i10 %cost_d_actual_V_2_s to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_c"/></StgValue>
</operation>

<operation id="683" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv34:24  %tmp_50_s = icmp ult i11 %cost_d_actual_V_2_c, %p_01189_2_9

]]></Node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="684" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv34:25  %cost_d_actual_V_2_c_1 = select i1 %tmp_50_s, i11 %cost_d_actual_V_2_c, i11 %p_01189_2_9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_c_1"/></StgValue>
</operation>

<operation id="685" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv34:26  %p_01181_2_9_32 = select i1 %tmp_50_s, i4 -6, i4 %p_01181_2_9

]]></Node>
<StgValue><ssdm name="p_01181_2_9_32"/></StgValue>
</operation>

<operation id="686" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
_ifconv34:27  br label %._crit_edge1625.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv37:5  %tmp_44_10 = add i32 %i_op_assign_2_mid2, -12

]]></Node>
<StgValue><ssdm name="tmp_44_10"/></StgValue>
</operation>

<operation id="688" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.13:10  %tmp_41_12 = add nsw i32 %i_op_assign_2_mid2, -14

]]></Node>
<StgValue><ssdm name="tmp_41_12"/></StgValue>
</operation>

<operation id="689" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.13:11  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="690" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="9" op_0_bw="9">
<![CDATA[
_ifconv46:9  %cost_d_temp_right_V_30 = load i9* @cost_d_temp_right_V_14, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_30"/></StgValue>
</operation>

<operation id="691" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="18" op_0_bw="9">
<![CDATA[
_ifconv46:10  %extLd29 = zext i9 %cost_d_temp_right_V_30 to i18

]]></Node>
<StgValue><ssdm name="extLd29"/></StgValue>
</operation>

<operation id="692" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv46:11  %cost_d_right_V_13 = mul i18 %tmp_29, %extLd29

]]></Node>
<StgValue><ssdm name="cost_d_right_V_13"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="693" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:30  %pixel_values_right_V_19 = load i8* @pixel_values_right_V_10, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_19"/></StgValue>
</operation>

<operation id="694" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:33  store i8 %pixel_values_right_V_20, i8* @pixel_values_right_V_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.10:0  %p_01027_4_s = phi i18 [ %p_01027_4_9, %._crit_edge1625.9 ], [ %p_Val2_6_s, %_ifconv34 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_s"/></StgValue>
</operation>

<operation id="696" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.10:1  %p_0943_4_s = phi i18 [ %p_0943_4_9, %._crit_edge1625.9 ], [ %p_Val2_5_s, %_ifconv34 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_s"/></StgValue>
</operation>

<operation id="697" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.10:2  %p_01189_2_s = phi i11 [ %p_01189_2_9, %._crit_edge1625.9 ], [ %cost_d_actual_V_2_c_1, %_ifconv34 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_s"/></StgValue>
</operation>

<operation id="698" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1625.10:3  %p_01181_2_s = phi i4 [ %p_01181_2_9, %._crit_edge1625.9 ], [ %p_01181_2_9_32, %_ifconv34 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_s"/></StgValue>
</operation>

<operation id="699" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.10:4  %cost_d_temp_right_V_21 = load i9* @cost_d_temp_right_V_10, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_21"/></StgValue>
</operation>

<operation id="700" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.10:5  %cost_last_line_10_V_3 = getelementptr [384 x i9]* %cost_last_line_10_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_10_V_3"/></StgValue>
</operation>

<operation id="701" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.10:6  store i9 %cost_d_temp_right_V_21, i9* %cost_last_line_10_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.10:12  br i1 %tmp_58, label %._crit_edge1625.11, label %_ifconv37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv37:0  %tmp_i_i13 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_19

]]></Node>
<StgValue><ssdm name="tmp_i_i13"/></StgValue>
</operation>

<operation id="704" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv37:1  %tmp_36_i_i13 = sub i8 %leftImage_V_load, %pixel_values_right_V_19

]]></Node>
<StgValue><ssdm name="tmp_36_i_i13"/></StgValue>
</operation>

<operation id="705" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv37:2  %tmp_i_i13_33 = sub i8 %pixel_values_right_V_19, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i13_33"/></StgValue>
</operation>

<operation id="706" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv37:3  %agg_result_V_i_i13 = select i1 %tmp_i_i13, i8 %tmp_i_i13_33, i8 %tmp_36_i_i13

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i13"/></StgValue>
</operation>

<operation id="707" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="8">
<![CDATA[
_ifconv37:4  %cost_d_actual_V_11_c = zext i8 %agg_result_V_i_i13 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_11_c"/></StgValue>
</operation>

<operation id="708" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv37:6  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="709" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv37:7  %rev9 = xor i1 %tmp_59, true

]]></Node>
<StgValue><ssdm name="rev9"/></StgValue>
</operation>

<operation id="710" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv37:8  %or_cond = and i1 %tmp_23, %rev9

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="711" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv37:12  %p_Val2_5_10 = select i1 %or_cond, i18 %cost_d_right_V_10, i18 %p_0943_4_s

]]></Node>
<StgValue><ssdm name="p_Val2_5_10"/></StgValue>
</operation>

<operation id="712" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv37:13  %p_Result_17 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_10, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="713" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="9" op_0_bw="8">
<![CDATA[
_ifconv37:14  %p_7_10_cast = zext i8 %p_Result_17 to i9

]]></Node>
<StgValue><ssdm name="p_7_10_cast"/></StgValue>
</operation>

<operation id="714" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv37:15  %cost_d_actual_V_1_10 = add i9 %p_7_10_cast, %cost_d_actual_V_11_c

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_10"/></StgValue>
</operation>

<operation id="715" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="9">
<![CDATA[
_ifconv37:16  %cost_d_actual_V_1_10_1 = zext i9 %cost_d_actual_V_1_10 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_10_1"/></StgValue>
</operation>

<operation id="716" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv37:17  store i9 %cost_d_actual_V_1_10, i9* @cost_d_temp_right_V_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv37:19  %p_Val2_6_10 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_10, i18 %p_01027_4_s

]]></Node>
<StgValue><ssdm name="p_Val2_6_10"/></StgValue>
</operation>

<operation id="718" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv37:20  %p_Result_1_10 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_10, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_10"/></StgValue>
</operation>

<operation id="719" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="10" op_0_bw="8">
<![CDATA[
_ifconv37:21  %p_8_10_cast = zext i8 %p_Result_1_10 to i10

]]></Node>
<StgValue><ssdm name="p_8_10_cast"/></StgValue>
</operation>

<operation id="720" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv37:22  %cost_d_actual_V_2_10 = add i10 %p_8_10_cast, %cost_d_actual_V_1_10_1

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_10"/></StgValue>
</operation>

<operation id="721" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="11" op_0_bw="10">
<![CDATA[
_ifconv37:23  %cost_d_actual_V_2_10_1 = zext i10 %cost_d_actual_V_2_10 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_10_1"/></StgValue>
</operation>

<operation id="722" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv37:24  %tmp_50_10 = icmp ult i11 %cost_d_actual_V_2_10_1, %p_01189_2_s

]]></Node>
<StgValue><ssdm name="tmp_50_10"/></StgValue>
</operation>

<operation id="723" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv37:25  %cost_d_actual_V_2_10_2 = select i1 %tmp_50_10, i11 %cost_d_actual_V_2_10_1, i11 %p_01189_2_s

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_10_2"/></StgValue>
</operation>

<operation id="724" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv37:26  %p_01181_2_1_34 = select i1 %tmp_50_10, i4 -5, i4 %p_01181_2_s

]]></Node>
<StgValue><ssdm name="p_01181_2_1_34"/></StgValue>
</operation>

<operation id="725" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv40:5  %tmp_44_11 = add i32 %i_op_assign_2_mid2, -13

]]></Node>
<StgValue><ssdm name="tmp_44_11"/></StgValue>
</operation>

<operation id="726" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.13:9  %extLd28 = zext i9 %cost_last_line_14_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd28"/></StgValue>
</operation>

<operation id="727" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv46:18  %cost_d_diagonal_V_13 = mul i18 %tmp_30, %extLd28

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_13"/></StgValue>
</operation>

<operation id="728" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1625.14:10  %tmp_41_13 = add nsw i32 %i_op_assign_2_mid2, -15

]]></Node>
<StgValue><ssdm name="tmp_41_13"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1625.14:11  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="730" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="9" op_0_bw="9">
<![CDATA[
_ifconv49:9  %cost_d_temp_right_V_32 = load i9* @cost_d_temp_right_V_15, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_32"/></StgValue>
</operation>

<operation id="731" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="18" op_0_bw="9">
<![CDATA[
_ifconv49:10  %extLd31 = zext i9 %cost_d_temp_right_V_32 to i18

]]></Node>
<StgValue><ssdm name="extLd31"/></StgValue>
</operation>

<operation id="732" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv49:11  %cost_d_right_V_14 = mul i18 %tmp_29, %extLd31

]]></Node>
<StgValue><ssdm name="cost_d_right_V_14"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="733" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:28  %pixel_values_right_V_18 = load i8* @pixel_values_right_V_11, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_18"/></StgValue>
</operation>

<operation id="734" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:31  store i8 %pixel_values_right_V_19, i8* @pixel_values_right_V_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
_ifconv37:27  br label %._crit_edge1625.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.11:0  %p_01027_4_10 = phi i18 [ %p_01027_4_s, %._crit_edge1625.10 ], [ %p_Val2_6_10, %_ifconv37 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_10"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.11:1  %p_0943_4_10 = phi i18 [ %p_0943_4_s, %._crit_edge1625.10 ], [ %p_Val2_5_10, %_ifconv37 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_10"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.11:2  %p_01189_2_10 = phi i11 [ %p_01189_2_s, %._crit_edge1625.10 ], [ %cost_d_actual_V_2_10_2, %_ifconv37 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_10"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.11:4  %cost_d_temp_right_V_23 = load i9* @cost_d_temp_right_V_11, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_23"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.11:5  %cost_last_line_11_V_3 = getelementptr [384 x i9]* %cost_last_line_11_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_11_V_3"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.11:6  store i9 %cost_d_temp_right_V_23, i9* %cost_last_line_11_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv40:0  %tmp_i_i14 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_18

]]></Node>
<StgValue><ssdm name="tmp_i_i14"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv40:1  %tmp_36_i_i14 = sub i8 %leftImage_V_load, %pixel_values_right_V_18

]]></Node>
<StgValue><ssdm name="tmp_36_i_i14"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv40:2  %tmp_i_i14_35 = sub i8 %pixel_values_right_V_18, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i14_35"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv40:3  %agg_result_V_i_i14 = select i1 %tmp_i_i14, i8 %tmp_i_i14_35, i8 %tmp_36_i_i14

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i14"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="8">
<![CDATA[
_ifconv40:4  %cost_d_actual_V_12_c = zext i8 %agg_result_V_i_i14 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_12_c"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv40:6  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv40:7  %rev10 = xor i1 %tmp_61, true

]]></Node>
<StgValue><ssdm name="rev10"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv40:8  %or_cond10 = and i1 %tmp_23, %rev10

]]></Node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="750" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv40:12  %p_Val2_5_11 = select i1 %or_cond10, i18 %cost_d_right_V_11, i18 %p_0943_4_10

]]></Node>
<StgValue><ssdm name="p_Val2_5_11"/></StgValue>
</operation>

<operation id="751" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv40:13  %p_Result_18 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_11, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="752" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="9" op_0_bw="8">
<![CDATA[
_ifconv40:14  %p_7_11_cast = zext i8 %p_Result_18 to i9

]]></Node>
<StgValue><ssdm name="p_7_11_cast"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv40:15  %cost_d_actual_V_1_11 = add i9 %p_7_11_cast, %cost_d_actual_V_12_c

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_11"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="9">
<![CDATA[
_ifconv40:16  %cost_d_actual_V_1_11_1 = zext i9 %cost_d_actual_V_1_11 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_11_1"/></StgValue>
</operation>

<operation id="755" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv40:17  store i9 %cost_d_actual_V_1_11, i9* @cost_d_temp_right_V_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv40:19  %p_Val2_6_11 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_11, i18 %p_01027_4_10

]]></Node>
<StgValue><ssdm name="p_Val2_6_11"/></StgValue>
</operation>

<operation id="757" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv40:20  %p_Result_1_11 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_11, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_11"/></StgValue>
</operation>

<operation id="758" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="10" op_0_bw="8">
<![CDATA[
_ifconv40:21  %p_8_11_cast = zext i8 %p_Result_1_11 to i10

]]></Node>
<StgValue><ssdm name="p_8_11_cast"/></StgValue>
</operation>

<operation id="759" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv40:22  %cost_d_actual_V_2_11 = add i10 %p_8_11_cast, %cost_d_actual_V_1_11_1

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_11"/></StgValue>
</operation>

<operation id="760" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="11" op_0_bw="10">
<![CDATA[
_ifconv40:23  %cost_d_actual_V_2_11_1 = zext i10 %cost_d_actual_V_2_11 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_11_1"/></StgValue>
</operation>

<operation id="761" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv40:24  %tmp_50_11 = icmp ult i11 %cost_d_actual_V_2_11_1, %p_01189_2_10

]]></Node>
<StgValue><ssdm name="tmp_50_11"/></StgValue>
</operation>

<operation id="762" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1625.14:9  %extLd30 = zext i9 %cost_last_line_15_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd30"/></StgValue>
</operation>

<operation id="763" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
<literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv49:18  %cost_d_diagonal_V_14 = mul i18 %tmp_30, %extLd30

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_14"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:26  %pixel_values_right_V_17 = load i8* @pixel_values_right_V_12, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_17"/></StgValue>
</operation>

<operation id="765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:29  store i8 %pixel_values_right_V_18, i8* @pixel_values_right_V_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1625.11:3  %p_01181_2_10 = phi i4 [ %p_01181_2_s, %._crit_edge1625.10 ], [ %p_01181_2_1_34, %_ifconv37 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_10"/></StgValue>
</operation>

<operation id="767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.11:12  br i1 %tmp_60, label %._crit_edge1625.12, label %_ifconv40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv40:25  %cost_d_actual_V_2_11_2 = select i1 %tmp_50_11, i11 %cost_d_actual_V_2_11_1, i11 %p_01189_2_10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_11_2"/></StgValue>
</operation>

<operation id="769" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv40:26  %p_01181_2_3_36 = select i1 %tmp_50_11, i4 -4, i4 %p_01181_2_10

]]></Node>
<StgValue><ssdm name="p_01181_2_3_36"/></StgValue>
</operation>

<operation id="770" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
_ifconv40:27  br label %._crit_edge1625.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.12:0  %p_01027_4_11 = phi i18 [ %p_01027_4_10, %._crit_edge1625.11 ], [ %p_Val2_6_11, %_ifconv40 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_11"/></StgValue>
</operation>

<operation id="772" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.12:1  %p_0943_4_11 = phi i18 [ %p_0943_4_10, %._crit_edge1625.11 ], [ %p_Val2_5_11, %_ifconv40 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_11"/></StgValue>
</operation>

<operation id="773" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.12:4  %cost_d_temp_right_V_25 = load i9* @cost_d_temp_right_V_12, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_25"/></StgValue>
</operation>

<operation id="774" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.12:5  %cost_last_line_12_V_3 = getelementptr [384 x i9]* %cost_last_line_12_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_12_V_3"/></StgValue>
</operation>

<operation id="775" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.12:6  store i9 %cost_d_temp_right_V_25, i9* %cost_last_line_12_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv43:0  %tmp_i_i15 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_17

]]></Node>
<StgValue><ssdm name="tmp_i_i15"/></StgValue>
</operation>

<operation id="777" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv43:1  %tmp_36_i_i15 = sub i8 %leftImage_V_load, %pixel_values_right_V_17

]]></Node>
<StgValue><ssdm name="tmp_36_i_i15"/></StgValue>
</operation>

<operation id="778" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv43:2  %tmp_i_i15_37 = sub i8 %pixel_values_right_V_17, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i15_37"/></StgValue>
</operation>

<operation id="779" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv43:3  %agg_result_V_i_i15 = select i1 %tmp_i_i15, i8 %tmp_i_i15_37, i8 %tmp_36_i_i15

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i15"/></StgValue>
</operation>

<operation id="780" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="8">
<![CDATA[
_ifconv43:4  %cost_d_actual_V_13_c = zext i8 %agg_result_V_i_i15 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_13_c"/></StgValue>
</operation>

<operation id="781" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:5  %tmp_44_12 = add i32 %i_op_assign_2_mid2, -14

]]></Node>
<StgValue><ssdm name="tmp_44_12"/></StgValue>
</operation>

<operation id="782" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:6  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="783" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:7  %rev11 = xor i1 %tmp_63, true

]]></Node>
<StgValue><ssdm name="rev11"/></StgValue>
</operation>

<operation id="784" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:8  %or_cond11 = and i1 %tmp_23, %rev11

]]></Node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="785" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv43:12  %p_Val2_5_12 = select i1 %or_cond11, i18 %cost_d_right_V_12, i18 %p_0943_4_11

]]></Node>
<StgValue><ssdm name="p_Val2_5_12"/></StgValue>
</operation>

<operation id="786" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:13  %p_Result_19 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_12, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="787" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="9" op_0_bw="8">
<![CDATA[
_ifconv43:14  %p_7_12_cast = zext i8 %p_Result_19 to i9

]]></Node>
<StgValue><ssdm name="p_7_12_cast"/></StgValue>
</operation>

<operation id="788" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv43:15  %cost_d_actual_V_1_12 = add i9 %p_7_12_cast, %cost_d_actual_V_13_c

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_12"/></StgValue>
</operation>

<operation id="789" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="10" op_0_bw="9">
<![CDATA[
_ifconv43:16  %cost_d_actual_V_1_12_1 = zext i9 %cost_d_actual_V_1_12 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_12_1"/></StgValue>
</operation>

<operation id="790" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv43:17  store i9 %cost_d_actual_V_1_12, i9* @cost_d_temp_right_V_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv43:19  %p_Val2_6_12 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_12, i18 %p_01027_4_11

]]></Node>
<StgValue><ssdm name="p_Val2_6_12"/></StgValue>
</operation>

<operation id="792" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:20  %p_Result_1_12 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_12, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_12"/></StgValue>
</operation>

<operation id="793" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="10" op_0_bw="8">
<![CDATA[
_ifconv43:21  %p_8_12_cast = zext i8 %p_Result_1_12 to i10

]]></Node>
<StgValue><ssdm name="p_8_12_cast"/></StgValue>
</operation>

<operation id="794" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv43:22  %cost_d_actual_V_2_12 = add i10 %p_8_12_cast, %cost_d_actual_V_1_12_1

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_12"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="795" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge1621:2  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_Row_Loop_Col_st)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge1621:12  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge1621:13  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="798" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge1621:14  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:23  %pixel_values_right_V_15 = load i8* @pixel_values_right_V_14, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_15"/></StgValue>
</operation>

<operation id="800" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1621:24  %pixel_values_right_V_16 = load i8* @pixel_values_right_V_13, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_16"/></StgValue>
</operation>

<operation id="801" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:25  store i8 %pixel_values_right_V_16, i8* @pixel_values_right_V_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1621:27  store i8 %pixel_values_right_V_17, i8* @pixel_values_right_V_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.12:2  %p_01189_2_11 = phi i11 [ %p_01189_2_10, %._crit_edge1625.11 ], [ %cost_d_actual_V_2_11_2, %_ifconv40 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_11"/></StgValue>
</operation>

<operation id="804" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1625.12:3  %p_01181_2_11 = phi i4 [ %p_01181_2_10, %._crit_edge1625.11 ], [ %p_01181_2_3_36, %_ifconv40 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_11"/></StgValue>
</operation>

<operation id="805" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.12:12  br i1 %tmp_62, label %._crit_edge1625.13, label %_ifconv43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="11" op_0_bw="10">
<![CDATA[
_ifconv43:23  %cost_d_actual_V_2_12_1 = zext i10 %cost_d_actual_V_2_12 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_12_1"/></StgValue>
</operation>

<operation id="807" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv43:24  %tmp_50_12 = icmp ult i11 %cost_d_actual_V_2_12_1, %p_01189_2_11

]]></Node>
<StgValue><ssdm name="tmp_50_12"/></StgValue>
</operation>

<operation id="808" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv43:25  %cost_d_actual_V_2_12_2 = select i1 %tmp_50_12, i11 %cost_d_actual_V_2_12_1, i11 %p_01189_2_11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_12_2"/></StgValue>
</operation>

<operation id="809" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv43:26  %p_01181_2_7_38 = select i1 %tmp_50_12, i4 -3, i4 %p_01181_2_11

]]></Node>
<StgValue><ssdm name="p_01181_2_7_38"/></StgValue>
</operation>

<operation id="810" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
_ifconv43:27  br label %._crit_edge1625.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.13:1  %p_0943_4_12 = phi i18 [ %p_0943_4_11, %._crit_edge1625.12 ], [ %p_Val2_5_12, %_ifconv43 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_12"/></StgValue>
</operation>

<operation id="812" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.13:4  %cost_d_temp_right_V_27 = load i9* @cost_d_temp_right_V_13, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_27"/></StgValue>
</operation>

<operation id="813" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.13:5  %cost_last_line_13_V_3 = getelementptr [384 x i9]* %cost_last_line_13_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_13_V_3"/></StgValue>
</operation>

<operation id="814" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.13:6  store i9 %cost_d_temp_right_V_27, i9* %cost_last_line_13_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv46:0  %tmp_i_i16 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_16

]]></Node>
<StgValue><ssdm name="tmp_i_i16"/></StgValue>
</operation>

<operation id="816" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv46:1  %tmp_36_i_i16 = sub i8 %leftImage_V_load, %pixel_values_right_V_16

]]></Node>
<StgValue><ssdm name="tmp_36_i_i16"/></StgValue>
</operation>

<operation id="817" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv46:2  %tmp_i_i16_39 = sub i8 %pixel_values_right_V_16, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i16_39"/></StgValue>
</operation>

<operation id="818" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv46:3  %agg_result_V_i_i16 = select i1 %tmp_i_i16, i8 %tmp_i_i16_39, i8 %tmp_36_i_i16

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i16"/></StgValue>
</operation>

<operation id="819" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="8">
<![CDATA[
_ifconv46:4  %cost_d_actual_V_14_c = zext i8 %agg_result_V_i_i16 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_14_c"/></StgValue>
</operation>

<operation id="820" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv46:5  %tmp_44_13 = add i32 %i_op_assign_2_mid2, -15

]]></Node>
<StgValue><ssdm name="tmp_44_13"/></StgValue>
</operation>

<operation id="821" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv46:6  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="822" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv46:7  %rev12 = xor i1 %tmp_65, true

]]></Node>
<StgValue><ssdm name="rev12"/></StgValue>
</operation>

<operation id="823" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv46:8  %or_cond12 = and i1 %tmp_23, %rev12

]]></Node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="824" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv46:12  %p_Val2_5_13 = select i1 %or_cond12, i18 %cost_d_right_V_13, i18 %p_0943_4_12

]]></Node>
<StgValue><ssdm name="p_Val2_5_13"/></StgValue>
</operation>

<operation id="825" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv46:13  %p_Result_14 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_13, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="826" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="9" op_0_bw="8">
<![CDATA[
_ifconv46:14  %p_7_13_cast = zext i8 %p_Result_14 to i9

]]></Node>
<StgValue><ssdm name="p_7_13_cast"/></StgValue>
</operation>

<operation id="827" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv46:15  %cost_d_actual_V_1_13 = add i9 %p_7_13_cast, %cost_d_actual_V_14_c

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_13"/></StgValue>
</operation>

<operation id="828" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv46:17  store i9 %cost_d_actual_V_1_13, i9* @cost_d_temp_right_V_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="829" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.13:0  %p_01027_4_12 = phi i18 [ %p_01027_4_11, %._crit_edge1625.12 ], [ %p_Val2_6_12, %_ifconv43 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_12"/></StgValue>
</operation>

<operation id="830" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.13:2  %p_01189_2_12 = phi i11 [ %p_01189_2_11, %._crit_edge1625.12 ], [ %cost_d_actual_V_2_12_2, %_ifconv43 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_12"/></StgValue>
</operation>

<operation id="831" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1625.13:3  %p_01181_2_12 = phi i4 [ %p_01181_2_11, %._crit_edge1625.12 ], [ %p_01181_2_7_38, %_ifconv43 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_12"/></StgValue>
</operation>

<operation id="832" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.13:12  br i1 %tmp_64, label %._crit_edge1625.14, label %_ifconv46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="10" op_0_bw="9">
<![CDATA[
_ifconv46:16  %cost_d_actual_V_1_13_1 = zext i9 %cost_d_actual_V_1_13 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_13_1"/></StgValue>
</operation>

<operation id="834" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv46:19  %p_Val2_6_13 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_13, i18 %p_01027_4_12

]]></Node>
<StgValue><ssdm name="p_Val2_6_13"/></StgValue>
</operation>

<operation id="835" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv46:20  %p_Result_1_13 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_13, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_13"/></StgValue>
</operation>

<operation id="836" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="10" op_0_bw="8">
<![CDATA[
_ifconv46:21  %p_8_13_cast = zext i8 %p_Result_1_13 to i10

]]></Node>
<StgValue><ssdm name="p_8_13_cast"/></StgValue>
</operation>

<operation id="837" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv46:22  %cost_d_actual_V_2_13 = add i10 %p_8_13_cast, %cost_d_actual_V_1_13_1

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_13"/></StgValue>
</operation>

<operation id="838" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="11" op_0_bw="10">
<![CDATA[
_ifconv46:23  %cost_d_actual_V_2_13_1 = zext i10 %cost_d_actual_V_2_13 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_13_1"/></StgValue>
</operation>

<operation id="839" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv46:24  %tmp_50_13 = icmp ult i11 %cost_d_actual_V_2_13_1, %p_01189_2_12

]]></Node>
<StgValue><ssdm name="tmp_50_13"/></StgValue>
</operation>

<operation id="840" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv46:25  %cost_d_actual_V_2_13_2 = select i1 %tmp_50_13, i11 %cost_d_actual_V_2_13_1, i11 %p_01189_2_12

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_13_2"/></StgValue>
</operation>

<operation id="841" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv46:26  %p_01181_2_10_40 = select i1 %tmp_50_13, i4 -2, i4 %p_01181_2_12

]]></Node>
<StgValue><ssdm name="p_01181_2_10_40"/></StgValue>
</operation>

<operation id="842" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0">
<![CDATA[
_ifconv46:27  br label %._crit_edge1625.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.14:0  %p_01027_4_13 = phi i18 [ %p_01027_4_12, %._crit_edge1625.13 ], [ %p_Val2_6_13, %_ifconv46 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_13"/></StgValue>
</operation>

<operation id="844" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.14:1  %p_0943_4_13 = phi i18 [ %p_0943_4_12, %._crit_edge1625.13 ], [ %p_Val2_5_13, %_ifconv46 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_13"/></StgValue>
</operation>

<operation id="845" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.14:4  %cost_d_temp_right_V_29 = load i9* @cost_d_temp_right_V_14, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_29"/></StgValue>
</operation>

<operation id="846" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.14:5  %cost_last_line_14_V_3 = getelementptr [384 x i9]* %cost_last_line_14_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_14_V_3"/></StgValue>
</operation>

<operation id="847" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.14:6  store i9 %cost_d_temp_right_V_29, i9* %cost_last_line_14_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv49:0  %tmp_i_i17 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_15

]]></Node>
<StgValue><ssdm name="tmp_i_i17"/></StgValue>
</operation>

<operation id="849" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv49:1  %tmp_36_i_i17 = sub i8 %leftImage_V_load, %pixel_values_right_V_15

]]></Node>
<StgValue><ssdm name="tmp_36_i_i17"/></StgValue>
</operation>

<operation id="850" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv49:2  %tmp_i_i17_42 = sub i8 %pixel_values_right_V_15, %leftImage_V_load

]]></Node>
<StgValue><ssdm name="tmp_i_i17_42"/></StgValue>
</operation>

<operation id="851" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:5  %tmp_44_14 = add i32 %i_op_assign_2_mid2, -16

]]></Node>
<StgValue><ssdm name="tmp_44_14"/></StgValue>
</operation>

<operation id="852" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:6  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_14, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="853" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:7  %rev13 = xor i1 %tmp_67, true

]]></Node>
<StgValue><ssdm name="rev13"/></StgValue>
</operation>

<operation id="854" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:8  %or_cond13 = and i1 %tmp_23, %rev13

]]></Node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="855" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv49:12  %p_Val2_5_14 = select i1 %or_cond13, i18 %cost_d_right_V_14, i18 %p_0943_4_13

]]></Node>
<StgValue><ssdm name="p_Val2_5_14"/></StgValue>
</operation>

<operation id="856" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv49:19  %p_Val2_6_14 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_14, i18 %p_01027_4_13

]]></Node>
<StgValue><ssdm name="p_Val2_6_14"/></StgValue>
</operation>

<operation id="857" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:20  %p_Result_1_14 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_14, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_14"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="858" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1625.14:2  %p_01189_2_13 = phi i11 [ %p_01189_2_12, %._crit_edge1625.13 ], [ %cost_d_actual_V_2_13_2, %_ifconv46 ]

]]></Node>
<StgValue><ssdm name="p_01189_2_13"/></StgValue>
</operation>

<operation id="859" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1625.14:3  %p_01181_2_13 = phi i4 [ %p_01181_2_12, %._crit_edge1625.13 ], [ %p_01181_2_10_40, %_ifconv46 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_13"/></StgValue>
</operation>

<operation id="860" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1625.14:12  br i1 %tmp_66, label %._crit_edge1625.15, label %_ifconv49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv49:3  %agg_result_V_i_i17 = select i1 %tmp_i_i17, i8 %tmp_i_i17_42, i8 %tmp_36_i_i17

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i17"/></StgValue>
</operation>

<operation id="862" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="8">
<![CDATA[
_ifconv49:4  %cost_d_actual_V_15_c = zext i8 %agg_result_V_i_i17 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_15_c"/></StgValue>
</operation>

<operation id="863" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:13  %p_Result_15 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_14, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="864" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="9" op_0_bw="8">
<![CDATA[
_ifconv49:14  %p_7_14_cast = zext i8 %p_Result_15 to i9

]]></Node>
<StgValue><ssdm name="p_7_14_cast"/></StgValue>
</operation>

<operation id="865" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv49:15  %cost_d_actual_V_1_14 = add i9 %p_7_14_cast, %cost_d_actual_V_15_c

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_14"/></StgValue>
</operation>

<operation id="866" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="10" op_0_bw="9">
<![CDATA[
_ifconv49:16  %cost_d_actual_V_1_14_1 = zext i9 %cost_d_actual_V_1_14 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_14_1"/></StgValue>
</operation>

<operation id="867" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv49:17  store i9 %cost_d_actual_V_1_14, i9* @cost_d_temp_right_V_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="10" op_0_bw="8">
<![CDATA[
_ifconv49:21  %p_8_14_cast = zext i8 %p_Result_1_14 to i10

]]></Node>
<StgValue><ssdm name="p_8_14_cast"/></StgValue>
</operation>

<operation id="869" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv49:22  %cost_d_actual_V_2_14 = add i10 %p_8_14_cast, %cost_d_actual_V_1_14_1

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_14"/></StgValue>
</operation>

<operation id="870" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="11" op_0_bw="10">
<![CDATA[
_ifconv49:23  %cost_d_actual_V_2_14_1 = zext i10 %cost_d_actual_V_2_14 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_14_1"/></StgValue>
</operation>

<operation id="871" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv49:24  %tmp_50_14 = icmp ult i11 %cost_d_actual_V_2_14_1, %p_01189_2_13

]]></Node>
<StgValue><ssdm name="tmp_50_14"/></StgValue>
</operation>

<operation id="872" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv49:25  %p_01181_2_s_43 = select i1 %tmp_50_14, i4 -1, i4 %p_01181_2_13

]]></Node>
<StgValue><ssdm name="p_01181_2_s_43"/></StgValue>
</operation>

<operation id="873" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
_ifconv49:26  br label %._crit_edge1625.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.15:0  %p_01027_4_14 = phi i18 [ %p_01027_4_13, %._crit_edge1625.14 ], [ %p_Val2_6_14, %_ifconv49 ]

]]></Node>
<StgValue><ssdm name="p_01027_4_14"/></StgValue>
</operation>

<operation id="875" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1625.15:1  %p_0943_4_14 = phi i18 [ %p_0943_4_13, %._crit_edge1625.14 ], [ %p_Val2_5_14, %_ifconv49 ]

]]></Node>
<StgValue><ssdm name="p_0943_4_14"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="876" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1625.15:2  %p_01181_2_14 = phi i4 [ %p_01181_2_13, %._crit_edge1625.14 ], [ %p_01181_2_s_43, %_ifconv49 ]

]]></Node>
<StgValue><ssdm name="p_01181_2_14"/></StgValue>
</operation>

<operation id="877" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1625.15:3  %cost_d_temp_right_V_31 = load i9* @cost_d_temp_right_V_15, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_31"/></StgValue>
</operation>

<operation id="878" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.15:4  %cost_last_line_15_V_3 = getelementptr [384 x i9]* %cost_last_line_15_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="cost_last_line_15_V_3"/></StgValue>
</operation>

<operation id="879" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1625.15:5  store i9 %cost_d_temp_right_V_31, i9* %cost_last_line_15_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="13" op_0_bw="4">
<![CDATA[
._crit_edge1625.15:6  %lhs_V_cast = zext i4 %p_01181_2_14 to i13

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="881" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
._crit_edge1625.15:7  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %p_01181_2_14, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="882" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge1625.15:8  %p_shl_cast_cast = zext i12 %p_shl to i13

]]></Node>
<StgValue><ssdm name="p_shl_cast_cast"/></StgValue>
</operation>

<operation id="883" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1625.15:9  %ret_V_1 = sub i13 %p_shl_cast_cast, %lhs_V_cast

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="884" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="40" op_0_bw="13">
<![CDATA[
._crit_edge1625.15:10  %ret_V_1_cast = sext i13 %ret_V_1 to i40

]]></Node>
<StgValue><ssdm name="ret_V_1_cast"/></StgValue>
</operation>

<operation id="885" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="81" op_0_bw="40">
<![CDATA[
._crit_edge1625.15:11  %zext_cast = zext i40 %ret_V_1_cast to i81

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="886" st_id="32" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
._crit_edge1625.15:12  %mul = mul i81 %zext_cast, 1172812402962

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="887" st_id="33" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
._crit_edge1625.15:12  %mul = mul i81 %zext_cast, 1172812402962

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="888" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1625.15:13  %p_6 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %mul, i32 44, i32 51)

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="889" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1625.15:14  %dMap_V_addr_4 = getelementptr [110592 x i8]* %dMap_V, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="dMap_V_addr_4"/></StgValue>
</operation>

<operation id="890" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge1625.15:15  store i8 %p_6, i8* %dMap_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge1625.15:16  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="892" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1625.15:17  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="893" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %packets, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="894" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %p_neg = sub i32 0, %packets

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="895" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:2  %p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="896" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="31">
<![CDATA[
.preheader.preheader:3  %tmp_28 = zext i31 %p_lshr to i32

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="897" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:4  %p_neg_t = sub i32 0, %tmp_28

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="898" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:5  %p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %packets, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr_f"/></StgValue>
</operation>

<operation id="899" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="31">
<![CDATA[
.preheader.preheader:6  %tmp_33 = zext i31 %p_lshr_f to i32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="900" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:7  %tmp_s = select i1 %tmp_32, i32 %p_neg_t, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="901" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:8  %tmp_5 = add nsw i32 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="902" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:9  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="903" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:0  %r8 = phi i31 [ %r_2, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="r8"/></StgValue>
</operation>

<operation id="904" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="31">
<![CDATA[
.preheader:1  %r8_cast = zext i31 %r8 to i32

]]></Node>
<StgValue><ssdm name="r8_cast"/></StgValue>
</operation>

<operation id="905" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %tmp_8 = icmp slt i32 %r8_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="906" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:3  %r_2 = add i31 %r8, 1

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="907" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_8, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="30" op_0_bw="31">
<![CDATA[
:2  %tmp_38 = trunc i31 %r8 to i30

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="909" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
:3  %tmp_11 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_38, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="910" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_14 = sext i32 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="911" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dMap_V_addr = getelementptr [110592 x i8]* %dMap_V, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="dMap_V_addr"/></StgValue>
</operation>

<operation id="912" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="17">
<![CDATA[
:6  %dMap_V_load = load i8* %dMap_V_addr, align 4

]]></Node>
<StgValue><ssdm name="dMap_V_load"/></StgValue>
</operation>

<operation id="913" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_15 = or i32 %tmp_11, 1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="914" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="32">
<![CDATA[
:8  %tmp_16 = sext i32 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="915" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dMap_V_addr_1 = getelementptr [110592 x i8]* %dMap_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="dMap_V_addr_1"/></StgValue>
</operation>

<operation id="916" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="17">
<![CDATA[
:10  %dMap_V_load_1 = load i8* %dMap_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="dMap_V_load_1"/></StgValue>
</operation>

<operation id="917" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:20  %tmp_21 = icmp eq i31 %r8, 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="918" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_22 = icmp eq i32 %r8_cast, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="919" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="17">
<![CDATA[
:6  %dMap_V_load = load i8* %dMap_V_addr, align 4

]]></Node>
<StgValue><ssdm name="dMap_V_load"/></StgValue>
</operation>

<operation id="920" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="17">
<![CDATA[
:10  %dMap_V_load_1 = load i8* %dMap_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="dMap_V_load_1"/></StgValue>
</operation>

<operation id="921" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_17 = or i32 %tmp_11, 2

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="922" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_18 = sext i32 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="923" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %dMap_V_addr_2 = getelementptr [110592 x i8]* %dMap_V, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="dMap_V_addr_2"/></StgValue>
</operation>

<operation id="924" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="17">
<![CDATA[
:14  %dMap_V_load_2 = load i8* %dMap_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="dMap_V_load_2"/></StgValue>
</operation>

<operation id="925" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_19 = or i32 %tmp_11, 3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="926" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="32">
<![CDATA[
:16  %tmp_20 = sext i32 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="927" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %dMap_V_addr_3 = getelementptr [110592 x i8]* %dMap_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="dMap_V_addr_3"/></StgValue>
</operation>

<operation id="928" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="17">
<![CDATA[
:18  %dMap_V_load_3 = load i8* %dMap_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="dMap_V_load_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="929" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="17">
<![CDATA[
:14  %dMap_V_load_2 = load i8* %dMap_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="dMap_V_load_2"/></StgValue>
</operation>

<operation id="930" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="17">
<![CDATA[
:18  %dMap_V_load_3 = load i8* %dMap_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="dMap_V_load_3"/></StgValue>
</operation>

<operation id="931" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:19  %p_Result_20 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %dMap_V_load_3, i8 %dMap_V_load_2, i8 %dMap_V_load_1, i8 %dMap_V_load)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="932" st_id="38" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
:22  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %OUTPUT_data_V, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V, i32 %p_Result_20, i1 %tmp_21, i1 %tmp_22)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="933" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="934" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="39" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
:22  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %OUTPUT_data_V, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V, i32 %p_Result_20, i1 %tmp_21, i1 %tmp_22)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:23  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="937" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="938" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
