// Seed: 212111090
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_4 = -1'd0;
endmodule
module module_1 #(
    parameter id_10 = 32'd45,
    parameter id_9  = 32'd46
) (
    output wor id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    output supply0 id_4
);
  reg id_6 = 1'b0, id_7;
  for (id_8 = 1'b0; id_8; id_4 = 1'h0) defparam id_9 = -1, id_10 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  initial id_7 <= (-1);
endmodule
