<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: STAP_RTL_LIB.stap_bscan_assertions</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_STAP_RTL_LIB.stap_bscan_assertions'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_STAP_RTL_LIB.stap_bscan_assertions')">STAP_RTL_LIB.stap_bscan_assertions</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.37</td>
<td class="s10 cl rt"><a href="mod13.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod13.html#Toggle" > 98.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod13.html#Branch" >100.00</a></td>
<td class="s9 cl rt"><a href="mod13.html#Assert" > 99.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/stap/stap_bscan_assertions.sv" >/nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/stap/stap_bscan_assertions.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod13.html#inst_tag_46"  onclick="showContent('inst_tag_46')">top.stap_top_inst.generate_stap_bscan.i_stap_bscan.i_stap_bscan_assertions<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.75</td>
<td class="s10 cl rt"><a href="mod13.html#inst_tag_46_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod13.html#inst_tag_46_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod13.html#inst_tag_46_Branch" >100.00</a></td>
<td class="s9 cl rt"><a href="mod13.html#inst_tag_46_Assert" > 99.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_46'>
<hr>
<a name="inst_tag_46"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_46" >top.stap_top_inst.generate_stap_bscan.i_stap_bscan.i_stap_bscan_assertions<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.75</td>
<td class="s10 cl rt"><a href="mod13.html#inst_tag_46_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod13.html#inst_tag_46_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod13.html#inst_tag_46_Branch" >100.00</a></td>
<td class="s9 cl rt"><a href="mod13.html#inst_tag_46_Assert" > 99.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.75</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod38.html#inst_tag_81" >generate_stap_bscan.i_stap_bscan</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_STAP_RTL_LIB.stap_bscan_assertions'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod13.html" >\STAP_RTL_LIB.stap_bscan_assertions </a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>27</td><td>27</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>291</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>328</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>373</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>420</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>463</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>499</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>537</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>574</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>610</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>651</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
256                           begin
257        1/1                   if (stap_fsm_tlrs === HIGH)
258                              begin
259        2/2                      #1ps;
260                                 chk_if_bscan_ex1_at_reset_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
261                                 else $error(&quot;Mode is not Low at Reset&quot;);
262                     
263                                 chk_if_bscan_ex2_at_reset_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
264                                 else $error(&quot;HighZ is not Low at Reset&quot;);
265                     
266                                 chk_if_bscan_ex3_at_reset_then_chainen_equals_zero: assert (stap_fbscan_chainen === LOW)
267                                 else $error(&quot;Chain enable is not Low at Reset&quot;);
268                     
269                                 chk_if_bscan_ex4_at_reset_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
270                                 else $error(&quot;Extog enable is not Low at Reset&quot;);
271                     
272                                 chk_if_bscan_ex5_at_reset_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
273                                 else $error(&quot;Extogsig is not HIGH at Reset&quot;);
274                     
275                                 chk_if_bscan_ex6_at_reset_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
276                                 else $error(&quot;D6Select is not LOW at Reset&quot;);
277                     
278                                 chk_if_bscan_ex7_at_reset_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
279                                 else $error(&quot;D6int is not LOW at Reset&quot;);
280                     
281                                 chk_if_bscan_ex8_at_reset_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
282                                 else $error(&quot;D6actsig_b is not HIGH at Reset&quot;);
283                     
284                              end
                        MISSING_ELSE
285                           end
286                           // ====================================================================
287                           // Check for BSCAN sigals during SAMPLE/PRELOAD instruction
288                           // ====================================================================
289                           always @(negedge ftap_tck)
290                           begin
291        1/1                   if (stap_fsm_tlrs === LOW)
292                              begin
293        1/1                      if (($past(inst_sampre,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_SAMPLE_PRELOAD))
294                                 begin
295                     
296                                    chk_if_bscan_ex1_sample_preload_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
297                                    else $error(&quot;Mode is not Low for a Bscan instruction: SAMPLE_PRELOAD&quot;);
298                     
299                                    chk_if_bscan_ex2_sample_preload_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
300                                    else $error(&quot;HighZ is not Low for a Bscan instruction: SAMPLE_PRELOAD&quot;);
301                     
302                                    chk_if_bscan_ex3_sample_preload_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
303                                    else $error(&quot;Chain enable is not High for a Bscan instruction: SAMPLE_PRELOAD&quot;);
304                     
305                                    chk_if_bscan_ex4_sample_preload_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
306                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: SAMPLE_PRELOAD&quot;);
307                     
308                                    chk_if_bscan_ex5_sample_preload_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
309                                    else $error(&quot;Extogsig is not HIGH for a Bscan instruction: SAMPLE_PRELOAD&quot;);
310                     
311                                    chk_if_bscan_ex6_sample_preload_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
312                                    else $error(&quot;D6Select is not LOW for a Bscan instruction: SAMPLE_PRELOAD&quot;);
313                     
314                                    chk_if_bscan_ex7_sample_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
315                                    else $error(&quot;D6int is not LOW for a Bscan instruction: SAMPLE_PRELOAD&quot;);
316                     
317                                    chk_if_bscan_ex8_sample_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
318                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: SAMPLE_PRELOAD&quot;);
319                     
320                                 end
                        MISSING_ELSE
321                              end
                        MISSING_ELSE
322                           end
323                           // ====================================================================
324                           // Check for BSCAN sigals during EXTEST instruction
325                           // ====================================================================
326                           always @(negedge ftap_tck)
327                           begin
328        1/1                   if (stap_fsm_tlrs === LOW)
329                              begin
330        1/1                      if (($past(inst_extest,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST))
331                                 begin
332                     
333                                    chk_if_bscan_ex1_extest_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
334                                    else $error(&quot;Mode is not High for a Bscan instruction: EXTEST&quot;);
335                     
336                                    chk_if_bscan_ex2_extest_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
337                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: EXTEST&quot;);
338                     
339                                    chk_if_bscan_ex3_extest_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
340                                    else $error(&quot;Chain enable is not high for a Bscan instruction: EXTEST&quot;);
341                     
342                                    chk_if_bscan_ex4_extest_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
343                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: EXTEST&quot;);
344                     
345                                    chk_if_bscan_ex5_extest_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
346                                    else $error(&quot;Extogsig is not high for a Bscan instruction: EXTEST&quot;);
347                     
348                                    chk_if_bscan_ex6_extest_then_d6select_equals_zero: assert (stap_fbscan_d6select === LOW)
349                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: EXTEST&quot;);
350                     
351                                   // chk_if_bscan_ex7_extest_preload_then_d6init_equals_pulse: assert property (stap_fsm_capture_dr |=&gt; stap_fbscan_d6init ##1 !stap_fbscan_d6init)
352                                   // else $error(&quot;D6int is not Pulse for a Bscan instruction: EXTEST&quot;);
353                     
354                                    chk_if_bscan_ex8_extest_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
355                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: EXTEST&quot;);
356                     
357                                 end
                        MISSING_ELSE
358                              end
                        MISSING_ELSE
359                           end
360                          property my_chk;
361                            @(negedge ftap_tck)
362                     
363                            ((stap_fsm_tlrs === LOW) &amp;&amp; (($past(inst_extest,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST))) &amp;&amp; stap_fsm_capture_dr |=&gt; stap_fbscan_d6init ##1 !stap_fbscan_d6init;
364                     
365                           endproperty
366                     
367                     
368                     chk_if_bscan_ex9_extest_preload_then_d6init_equals_pulse: assert property (my_chk); // ====================================================================
369                           // Check for BSCAN sigals during EXTEST TOGGLE instruction
370                           // ====================================================================
371                           always @(negedge ftap_tck)
372                           begin
373        1/1                   if (stap_fsm_tlrs === LOW)
374                              begin
375        1/1                      if (($past(stap_fbscan_extogen,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_TOGGLE) &amp;&amp; (stap_fsm_rti === HIGH))
376                                 begin
377                     
378                                    chk_if_bscan_ex1_extest_tgl_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
379                                    else $error(&quot;Mode is not High for a Bscan instruction: EXTEST TOGGLE&quot;);
380                     
381                                    chk_if_bscan_ex2_extest_tgl_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
382                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: EXTEST TOGGLE&quot;);
383                     
384                                    chk_if_bscan_ex3_extest_tgl_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
385                                    else $error(&quot;Chain enable is not high for a Bscan instruction: EXTEST TOGGLE&quot;);
386                     
387                                    chk_if_bscan_ex4_extest_tgl_then_extogen_equals_one: assert (stap_fbscan_extogen === HIGH)
388                                    else $error(&quot;Extog enable is not high for a Bscan instruction: EXTEST TOGGLE&quot;);
389                     
390        1/1                         if($past(stap_fsm_rti,1) === 1'b0) begin
391                                       chk_if_bscan_ex5a_extest_tgl_then_extogsig_b_one_when_not_active: assert (stap_fbscan_extogsig_b === HIGH)
392                                       else $error(&quot;Extogsig is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE&quot;);
393                     
394                                       chk_if_bscan_ex8a_extest_tgl_then_D6actsig_b_one_when_not_active: assert (stap_fbscan_d6actestsig_b === HIGH)
395                                       else $error(&quot;D6actsig_b is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE&quot;);
396                     
397                                    end else begin
398                                       chk_if_bscan_ex5b_extest_tgl_then_extogsig_b_toggles: assert (stap_fbscan_extogsig_b !== $past(stap_fbscan_extogsig_b,1))
399                                       else $error(&quot;Extogsig is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE&quot;);
400                     
401                                       chk_if_bscan_ex8b_extest_tgl_then_D6actsig_b_toggles: assert (stap_fbscan_d6actestsig_b !== $past(stap_fbscan_d6actestsig_b,1))
402                                       else $error(&quot;D6actsig_b is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE&quot;);
403                                    end
404                     
405                                    chk_if_bscan_ex6_extest_tgl_then_d6select_equals_zero: assert (stap_fbscan_d6select === LOW)
406                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: EXTEST TOGGLE&quot;);
407                     
408                                    chk_if_bscan_ex7_extest_tgl_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
409                                    else $error(&quot;D6int is not LOW for a Bscan instruction: EXTEST TOGGLE&quot;);
410                     
411                                 end
                        MISSING_ELSE
412                              end
                        MISSING_ELSE
413                           end
414                     
415                           // ====================================================================
416                           // Check for BSCAN sigals during EXTEST TRAIN instruction
417                           // ====================================================================
418                           always @(negedge ftap_tck)
419                           begin
420        1/1                   if (stap_fsm_tlrs === LOW)
421                              begin
422        1/1                      if (($past(inst_extest_train,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_TRAIN))
423                                 begin
424                     
425                                    chk_if_bscan_ex1_extest_train_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
426                                    else $error(&quot;Mode is not High for a Bscan instruction: EXTEST TRAIN&quot;);
427                     
428                                    chk_if_bscan_ex2_extest_train_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
429                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: EXTEST TRAIN&quot;);
430                     
431                                    chk_if_bscan_ex3_extest_train_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
432                                    else $error(&quot;Chain enable is not high for a Bscan instruction: EXTEST TRAIN&quot;);
433                     
434                                    chk_if_bscan_ex4_extest_train_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
435                                    else $error(&quot;Extog enable is not low for a Bscan instruction: EXTEST TRAIN&quot;);
436                     
437                                    chk_if_bscan_ex5_extest_train_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
438                                    else $error(&quot;Extogsig is not high for a Bscan instruction: EXTEST TRAIN&quot;);
439                     
440                                    chk_if_bscan_ex6_extest_train_then_d6select_equals_one: assert (stap_fbscan_d6select === HIGH)
441                                    else $error(&quot;D6Select is not HIGH  for a Bscan instruction: EXTEST TRAIN&quot;);
442                     
443        1/1                         chk_if_bscan_ex7_extest_train_preload_then_d6init_equals_pulse: assert property (e1dr_or_e2dr |=&gt; stap_fbscan_d6init ##1 !stap_fbscan_d6init)
444                                    else $error(&quot;D6int is not a pulse for a Bscan instruction: EXTEST TRAIN&quot;);
445                     
446        1/1                         if($past(stap_fsm_rti,1) === 1'b0) begin
447                                       chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_equals_one_at_reset: assert (stap_fbscan_d6actestsig_b === HIGH)
448                                       else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: EXTEST TRAIN&quot;);
449                                    end else begin
450                                       chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_toggles: assert (stap_fbscan_d6actestsig_b !== $past(stap_fbscan_d6actestsig_b,1))
451                                       else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: EXTEST TRAIN&quot;);
452                                    end
453                     
454                                 end
                        MISSING_ELSE
455                              end
                        MISSING_ELSE
456                           end
457                     
458                           // ====================================================================
459                           // Check for BSCAN sigals during EXTEST PULSE instruction
460                           // ====================================================================
461                           always @(negedge ftap_tck)
462                           begin
463        1/1                   if (stap_fsm_tlrs === LOW)
464                              begin
465        1/1                      if (($past(inst_extest_pulse,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_PULSE))
466                                 begin
467                                    chk_if_bscan_ex1_extest_pulse_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
468                                    else $error(&quot;Mode is not HIGH for a Bscan instruction: EXTEST PULSE&quot;);
469                     
470                                    chk_if_bscan_ex2_extest_pulse_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
471                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: EXTEST PULSE&quot;);
472                     
473                                    chk_if_bscan_ex3_extest_pulse_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
474                                    else $error(&quot;Chain enable is not high for a Bscan instruction: EXTEST PULSE&quot;);
475                     
476                                    chk_if_bscan_ex4_extest_pulse_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
477                                    else $error(&quot;Extog enable is not low for a Bscan instruction: EXTEST PULSE&quot;);
478                     
479                                    chk_if_bscan_ex5_extest_pulse_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
480                                    else $error(&quot;Extogsig is not high for a Bscan instruction: EXTEST PULSE&quot;);
481                     
482                                    chk_if_bscan_ex6_extest_pulse_then_d6select_equals_one: assert (stap_fbscan_d6select === HIGH)
483                                    else $error(&quot;D6Select is not HIGH  for a Bscan instruction: EXTEST PULSE&quot;);
484                     
485        1/1                         chk_if_bscan_ex7_extest_pulse_preload_then_d6init_equals_pulse: assert property (e1dr_or_e2dr |=&gt; stap_fbscan_d6init ##1 !stap_fbscan_d6init)
486                                    else $error(&quot;D6int is not LOW for a Bscan instruction: EXTEST PULSE&quot;);
487                     
488        1/1                         chk_if_bscan_ex8_extest_pulse_preload_then_d6actestsig_b_equals_one: assert property ($past(stap_fsm_rti) |-&gt; !stap_fbscan_d6actestsig_b)
489                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: EXTEST PULSE&quot;);
490                     
491                                 end
                        MISSING_ELSE
492                              end
                        MISSING_ELSE
493                           end
494                           // ====================================================================
495                           // Check for BSCAN sigals during CLAMP instruction
496                           // ====================================================================
497                           always @(negedge ftap_tck)
498                           begin
499        1/1                   if (stap_fsm_tlrs === LOW)
500                              begin
501        1/1                      if (($past(inst_clamp,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_CLAMP))
502                                 begin
503                     
504                                    chk_if_bscan_ex1_clamp_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
505                                    else $error(&quot;Mode is not High for a Bscan instruction: CLAMP&quot;);
506                     
507                                    chk_if_bscan_ex2_clamp_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
508                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: CLAMP&quot;);
509                     
510                                    chk_if_bscan_ex3_clamp_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
511                                    else $error(&quot;Chain enable is not high for a Bscan instruction: CLAMP&quot;);
512                     
513                                    chk_if_bscan_ex4_clamp_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
514                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: CLAMP&quot;);
515                     
516                                    chk_if_bscan_ex5_clamp_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
517                                    else $error(&quot;Extogsig is not high for a Bscan instruction: CLAMP&quot;);
518                     
519                                    chk_if_bscan_ex6_clamp_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
520                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: CLAMP&quot;);
521                     
522                                    chk_if_bscan_ex7_clamp_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
523                                    else $error(&quot;D6int is not LOW for a Bscan instruction: CLAMP&quot;);
524                     
525                                    chk_if_bscan_ex8_clamp_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
526                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: CLAMP&quot;);
527                     
528                                 end
                        MISSING_ELSE
529                              end
                        MISSING_ELSE
530                           end
531                     
532                           // ====================================================================
533                           // Check for BSCAN sigals during HIGHZ instruction
534                           // ====================================================================
535                           always @(negedge ftap_tck)
536                           begin
537        1/1                   if (stap_fsm_tlrs === LOW)
538                              begin
539        1/1                      if (($past(inst_highz,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_HIGHZ))
540                                 begin
541                     
542                                    chk_if_bscan_ex1_highz_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
543                                    else $error(&quot;Mode is not High for a Bscan instruction: HIGHZ&quot;);
544                     
545                                    chk_if_bscan_ex2_highz_then_highz_equals_one: assert (stap_fbscan_highz === HIGH)
546                                    else $error(&quot;HIGHZ is not HIGH for a Bscan instruction: HIGHZ&quot;);
547                     
548                                    chk_if_bscan_ex3_highz_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
549                                    else $error(&quot;Chain enable is not high for a Bscan instruction: HIGHZ&quot;);
550                     
551                                    chk_if_bscan_ex4_highz_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
552                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: HIGHZ&quot;);
553                     
554                                    chk_if_bscan_ex5_highz_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
555                                    else $error(&quot;Extogsig is not high for a Bscan instruction: HIGHZ&quot;);
556                     
557                                    chk_if_bscan_ex6_highz_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
558                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: HIGHZ&quot;);
559                     
560                                    chk_if_bscan_ex7_highz_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
561                                    else $error(&quot;D6int is not LOW for a Bscan instruction: HIGHZ&quot;);
562                     
563                                    chk_if_bscan_ex8_highz_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
564                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: HIGHZ&quot;);
565                     
566                                 end
                        MISSING_ELSE
567                              end
                        MISSING_ELSE
568                           end
569                           // ====================================================================
570                           // Check for BSCAN sigals during PRELOAD instruction
571                           // ====================================================================
572                           always @(negedge ftap_tck)
573                           begin
574        1/1                   if (stap_fsm_tlrs === LOW)
575                              begin
576        1/1                      if (($past(inst_preload,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_PRELOAD))
577                                 begin
578                                    chk_if_bscan_ex1_preload_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
579                                    else $error(&quot;Mode is not Low for a Bscan instruction: PRELOAD&quot;);
580                     
581                                    chk_if_bscan_ex2_preload_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
582                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: PRELOAD&quot;);
583                     
584                                    chk_if_bscan_ex3_preload_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
585                                    else $error(&quot;Chain enable is not HIGH for a Bscan instruction: PRELOAD&quot;);
586                     
587                                    chk_if_bscan_ex4_preload_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
588                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: PRELOAD&quot;);
589                     
590                                    chk_if_bscan_ex5_preload_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
591                                    else $error(&quot;Extogsig is not high for a Bscan instruction: PRELOAD&quot;);
592                     
593                                    chk_if_bscan_ex6_preload_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
594                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: PRELOAD&quot;);
595                     
596                                    chk_if_bscan_ex7_preload_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
597                                    else $error(&quot;D6int is not LOW for a Bscan instruction: PRELOAD&quot;);
598                     
599                                    chk_if_bscan_ex8_preload_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
600                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: PRELOAD&quot;);
601                     
602                                 end
                        MISSING_ELSE
603                              end
                        MISSING_ELSE
604                           end
605                           // ====================================================================
606                           // Check for BSCAN sigals during INTEST instruction
607                           // ====================================================================
608                           always @(negedge ftap_tck)
609                           begin
610        1/1                   if (stap_fsm_tlrs === LOW)
611                              begin
612        1/1                      if (($past(inst_intest,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_INTEST))
613                                 begin
614                     
615                                    chk_if_bscan_ex1_intest_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
616                                    else $error(&quot;Mode is not LOW for a Bscan instruction: INTEST&quot;);
617                     
618                                    chk_if_bscan_ex2_intest_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
619                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: INTEST&quot;);
620                     
621                                    chk_if_bscan_ex3_intest_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
622                                    else $error(&quot;Chain enable is not High for a Bscan instruction: INTEST&quot;);
623                     
624                                    chk_if_bscan_ex4_intest_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
625                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: INTEST&quot;);
626                     
627                                    chk_if_bscan_ex5_intest_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
628                                    else $error(&quot;Extogsig is not high for a Bscan instruction: INTEST&quot;);
629                     
630                                    chk_if_bscan_ex6_intest_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
631                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: INTEST&quot;);
632                     
633                                    chk_if_bscan_ex7_intest_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
634                                    else $error(&quot;D6int is not LOW for a Bscan instruction: INTEST&quot;);
635                     
636                                    chk_if_bscan_ex8_intest_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
637                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: INTEST&quot;);
638                     
639                                 end
                        MISSING_ELSE
640                              end
                        MISSING_ELSE
641                           end
642                     
643                           // =============================================================================================
644                           // Check if extest_train or pulse is choosed. Then Check if reset you are not in TLRS.
645                           // Then in the same clk cycle as when TLRS is low, check if d6select is equal to train_or_pluse.
646                           // =============================================================================================
647                           always @(negedge ftap_tck)
648                           begin
649                              chk_if_bscan_trainorpulse_then_d6select_equals_1:
650                              //assume property ((train_or_pulse) ##1 (stap_fsm_tlrs === LOW) |-&gt; stap_fbscan_d6select);
651        1/1                   assert property ((train_or_pulse) |-&gt; stap_fbscan_d6select);
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod13.html" >\STAP_RTL_LIB.stap_bscan_assertions </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">49</td>
<td class="rt">98.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">130</td>
<td class="rt">128</td>
<td class="rt">98.46 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">65</td>
<td class="rt">64</td>
<td class="rt">98.46 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">65</td>
<td class="rt">64</td>
<td class="rt">98.46 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">86</td>
<td class="rt">86</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">43</td>
<td class="rt">43</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">43</td>
<td class="rt">43</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Signals</td>
<td class="rt">22</td>
<td class="rt">21</td>
<td class="rt">95.45 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">42</td>
<td class="rt">95.45 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">21</td>
<td class="rt">95.45 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">21</td>
<td class="rt">95.45 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_capturedr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>powergood_rst_trst_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_shiftdr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_updatedr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_updatedr_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_tlrs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_highz</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_chainen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_extogen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_extogsig_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_d6select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_d6init</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_d6actestsig_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irreg_ireg[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_extest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_sampre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_rti</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_extest_train</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>e1dr_or_e2dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_extest_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_clamp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_highz</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_preload</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_intest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>train_or_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ftap_tck_delayed_by_1ps</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ftap_clk_raising_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ftap_clk_falling_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_capturedr_delayed_by_1ps</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_capturedr_raising_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_capturedr_falling_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>capturedr_raising_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>capturedr_falling_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_shiftdr_delayed_by_1ps</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_shiftdr_raising_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_shiftdr_falling_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>shiftdr_raising_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>shiftdr_falling_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_delayed_by_1ps</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_raising_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_falling_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>updatedr_raising_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>updatedr_falling_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_clk_delayed_by_1ps</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_clk_raising_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_clk_falling_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>updatedr_clk_raising_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod13.html" >\STAP_RTL_LIB.stap_bscan_assertions </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">257</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">291</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">328</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">373</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">420</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">463</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">499</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">537</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">574</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">610</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257                 if (stap_fsm_tlrs === HIGH)
                    <font color = "green">-1-</font>  
258                 begin
259                    #1ps;
           <font color = "green">            ==></font>
260                    chk_if_bscan_ex1_at_reset_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
261                    else $error("Mode is not Low at Reset");
262        
263                    chk_if_bscan_ex2_at_reset_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
264                    else $error("HighZ is not Low at Reset");
265        
266                    chk_if_bscan_ex3_at_reset_then_chainen_equals_zero: assert (stap_fbscan_chainen === LOW)
267                    else $error("Chain enable is not Low at Reset");
268        
269                    chk_if_bscan_ex4_at_reset_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
270                    else $error("Extog enable is not Low at Reset");
271        
272                    chk_if_bscan_ex5_at_reset_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
273                    else $error("Extogsig is not HIGH at Reset");
274        
275                    chk_if_bscan_ex6_at_reset_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
276                    else $error("D6Select is not LOW at Reset");
277        
278                    chk_if_bscan_ex7_at_reset_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
279                    else $error("D6int is not LOW at Reset");
280        
281                    chk_if_bscan_ex8_at_reset_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
282                    else $error("D6actsig_b is not HIGH at Reset");
283        
284                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
292                 begin
293                    if (($past(inst_sampre,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_SAMPLE_PRELOAD))
                       <font color = "green">-2-</font>  
294                    begin
295        
296                       chk_if_bscan_ex1_sample_preload_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
           <font color = "green">               ==></font>
297                       else $error("Mode is not Low for a Bscan instruction: SAMPLE_PRELOAD");
298        
299                       chk_if_bscan_ex2_sample_preload_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
300                       else $error("HighZ is not Low for a Bscan instruction: SAMPLE_PRELOAD");
301        
302                       chk_if_bscan_ex3_sample_preload_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
303                       else $error("Chain enable is not High for a Bscan instruction: SAMPLE_PRELOAD");
304        
305                       chk_if_bscan_ex4_sample_preload_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
306                       else $error("Extog enable is not Low for a Bscan instruction: SAMPLE_PRELOAD");
307        
308                       chk_if_bscan_ex5_sample_preload_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
309                       else $error("Extogsig is not HIGH for a Bscan instruction: SAMPLE_PRELOAD");
310        
311                       chk_if_bscan_ex6_sample_preload_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
312                       else $error("D6Select is not LOW for a Bscan instruction: SAMPLE_PRELOAD");
313        
314                       chk_if_bscan_ex7_sample_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
315                       else $error("D6int is not LOW for a Bscan instruction: SAMPLE_PRELOAD");
316        
317                       chk_if_bscan_ex8_sample_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
318                       else $error("D6actsig_b is not HIGH for a Bscan instruction: SAMPLE_PRELOAD");
319        
320                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
321                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
328                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
329                 begin
330                    if (($past(inst_extest,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST))
                       <font color = "green">-2-</font>  
331                    begin
332        
333                       chk_if_bscan_ex1_extest_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
           <font color = "green">               ==></font>
334                       else $error("Mode is not High for a Bscan instruction: EXTEST");
335        
336                       chk_if_bscan_ex2_extest_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
337                       else $error("HIGHZ is not Low for a Bscan instruction: EXTEST");
338        
339                       chk_if_bscan_ex3_extest_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
340                       else $error("Chain enable is not high for a Bscan instruction: EXTEST");
341        
342                       chk_if_bscan_ex4_extest_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
343                       else $error("Extog enable is not Low for a Bscan instruction: EXTEST");
344        
345                       chk_if_bscan_ex5_extest_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
346                       else $error("Extogsig is not high for a Bscan instruction: EXTEST");
347        
348                       chk_if_bscan_ex6_extest_then_d6select_equals_zero: assert (stap_fbscan_d6select === LOW)
349                       else $error("D6Select is not LOW  for a Bscan instruction: EXTEST");
350        
351                      // chk_if_bscan_ex7_extest_preload_then_d6init_equals_pulse: assert property (stap_fsm_capture_dr |=> stap_fbscan_d6init ##1 !stap_fbscan_d6init)
352                      // else $error("D6int is not Pulse for a Bscan instruction: EXTEST");
353        
354                       chk_if_bscan_ex8_extest_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
355                       else $error("D6actsig_b is not HIGH for a Bscan instruction: EXTEST");
356        
357                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
358                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
373                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
374                 begin
375                    if (($past(stap_fbscan_extogen,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_TOGGLE) && (stap_fsm_rti === HIGH))
                       <font color = "green">-2-</font>  
376                    begin
377        
378                       chk_if_bscan_ex1_extest_tgl_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
379                       else $error("Mode is not High for a Bscan instruction: EXTEST TOGGLE");
380        
381                       chk_if_bscan_ex2_extest_tgl_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
382                       else $error("HIGHZ is not Low for a Bscan instruction: EXTEST TOGGLE");
383        
384                       chk_if_bscan_ex3_extest_tgl_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
385                       else $error("Chain enable is not high for a Bscan instruction: EXTEST TOGGLE");
386        
387                       chk_if_bscan_ex4_extest_tgl_then_extogen_equals_one: assert (stap_fbscan_extogen === HIGH)
388                       else $error("Extog enable is not high for a Bscan instruction: EXTEST TOGGLE");
389        
390                       if($past(stap_fsm_rti,1) === 1'b0) begin
                          <font color = "green">-3-</font>  
391                          chk_if_bscan_ex5a_extest_tgl_then_extogsig_b_one_when_not_active: assert (stap_fbscan_extogsig_b === HIGH)
           <font color = "green">                  ==></font>
392                          else $error("Extogsig is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE");
393        
394                          chk_if_bscan_ex8a_extest_tgl_then_D6actsig_b_one_when_not_active: assert (stap_fbscan_d6actestsig_b === HIGH)
395                          else $error("D6actsig_b is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE");
396        
397                       end else begin
398                          chk_if_bscan_ex5b_extest_tgl_then_extogsig_b_toggles: assert (stap_fbscan_extogsig_b !== $past(stap_fbscan_extogsig_b,1))
           <font color = "green">                  ==></font>
399                          else $error("Extogsig is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE");
400        
401                          chk_if_bscan_ex8b_extest_tgl_then_D6actsig_b_toggles: assert (stap_fbscan_d6actestsig_b !== $past(stap_fbscan_d6actestsig_b,1))
402                          else $error("D6actsig_b is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE");
403                       end
404        
405                       chk_if_bscan_ex6_extest_tgl_then_d6select_equals_zero: assert (stap_fbscan_d6select === LOW)
406                       else $error("D6Select is not LOW  for a Bscan instruction: EXTEST TOGGLE");
407        
408                       chk_if_bscan_ex7_extest_tgl_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
409                       else $error("D6int is not LOW for a Bscan instruction: EXTEST TOGGLE");
410        
411                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
412                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
420                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
421                 begin
422                    if (($past(inst_extest_train,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_TRAIN))
                       <font color = "green">-2-</font>  
423                    begin
424        
425                       chk_if_bscan_ex1_extest_train_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
426                       else $error("Mode is not High for a Bscan instruction: EXTEST TRAIN");
427        
428                       chk_if_bscan_ex2_extest_train_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
429                       else $error("HIGHZ is not Low for a Bscan instruction: EXTEST TRAIN");
430        
431                       chk_if_bscan_ex3_extest_train_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
432                       else $error("Chain enable is not high for a Bscan instruction: EXTEST TRAIN");
433        
434                       chk_if_bscan_ex4_extest_train_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
435                       else $error("Extog enable is not low for a Bscan instruction: EXTEST TRAIN");
436        
437                       chk_if_bscan_ex5_extest_train_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
438                       else $error("Extogsig is not high for a Bscan instruction: EXTEST TRAIN");
439        
440                       chk_if_bscan_ex6_extest_train_then_d6select_equals_one: assert (stap_fbscan_d6select === HIGH)
441                       else $error("D6Select is not HIGH  for a Bscan instruction: EXTEST TRAIN");
442        
443                       chk_if_bscan_ex7_extest_train_preload_then_d6init_equals_pulse: assert property (e1dr_or_e2dr |=> stap_fbscan_d6init ##1 !stap_fbscan_d6init)
444                       else $error("D6int is not a pulse for a Bscan instruction: EXTEST TRAIN");
445        
446                       if($past(stap_fsm_rti,1) === 1'b0) begin
                          <font color = "green">-3-</font>  
447                          chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_equals_one_at_reset: assert (stap_fbscan_d6actestsig_b === HIGH)
           <font color = "green">                  ==></font>
448                          else $error("D6actsig_b is not HIGH for a Bscan instruction: EXTEST TRAIN");
449                       end else begin
450                          chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_toggles: assert (stap_fbscan_d6actestsig_b !== $past(stap_fbscan_d6actestsig_b,1))
           <font color = "green">                  ==></font>
451                          else $error("D6actsig_b is not HIGH for a Bscan instruction: EXTEST TRAIN");
452                       end
453        
454                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
455                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
463                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
464                 begin
465                    if (($past(inst_extest_pulse,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_PULSE))
                       <font color = "green">-2-</font>  
466                    begin
467                       chk_if_bscan_ex1_extest_pulse_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
           <font color = "green">               ==></font>
468                       else $error("Mode is not HIGH for a Bscan instruction: EXTEST PULSE");
469        
470                       chk_if_bscan_ex2_extest_pulse_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
471                       else $error("HIGHZ is not Low for a Bscan instruction: EXTEST PULSE");
472        
473                       chk_if_bscan_ex3_extest_pulse_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
474                       else $error("Chain enable is not high for a Bscan instruction: EXTEST PULSE");
475        
476                       chk_if_bscan_ex4_extest_pulse_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
477                       else $error("Extog enable is not low for a Bscan instruction: EXTEST PULSE");
478        
479                       chk_if_bscan_ex5_extest_pulse_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
480                       else $error("Extogsig is not high for a Bscan instruction: EXTEST PULSE");
481        
482                       chk_if_bscan_ex6_extest_pulse_then_d6select_equals_one: assert (stap_fbscan_d6select === HIGH)
483                       else $error("D6Select is not HIGH  for a Bscan instruction: EXTEST PULSE");
484        
485                       chk_if_bscan_ex7_extest_pulse_preload_then_d6init_equals_pulse: assert property (e1dr_or_e2dr |=> stap_fbscan_d6init ##1 !stap_fbscan_d6init)
486                       else $error("D6int is not LOW for a Bscan instruction: EXTEST PULSE");
487        
488                       chk_if_bscan_ex8_extest_pulse_preload_then_d6actestsig_b_equals_one: assert property ($past(stap_fsm_rti) |-> !stap_fbscan_d6actestsig_b)
489                       else $error("D6actsig_b is not HIGH for a Bscan instruction: EXTEST PULSE");
490        
491                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
492                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
499                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
500                 begin
501                    if (($past(inst_clamp,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_CLAMP))
                       <font color = "green">-2-</font>  
502                    begin
503        
504                       chk_if_bscan_ex1_clamp_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
           <font color = "green">               ==></font>
505                       else $error("Mode is not High for a Bscan instruction: CLAMP");
506        
507                       chk_if_bscan_ex2_clamp_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
508                       else $error("HIGHZ is not Low for a Bscan instruction: CLAMP");
509        
510                       chk_if_bscan_ex3_clamp_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
511                       else $error("Chain enable is not high for a Bscan instruction: CLAMP");
512        
513                       chk_if_bscan_ex4_clamp_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
514                       else $error("Extog enable is not Low for a Bscan instruction: CLAMP");
515        
516                       chk_if_bscan_ex5_clamp_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
517                       else $error("Extogsig is not high for a Bscan instruction: CLAMP");
518        
519                       chk_if_bscan_ex6_clamp_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
520                       else $error("D6Select is not LOW  for a Bscan instruction: CLAMP");
521        
522                       chk_if_bscan_ex7_clamp_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
523                       else $error("D6int is not LOW for a Bscan instruction: CLAMP");
524        
525                       chk_if_bscan_ex8_clamp_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
526                       else $error("D6actsig_b is not HIGH for a Bscan instruction: CLAMP");
527        
528                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
529                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
537                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
538                 begin
539                    if (($past(inst_highz,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_HIGHZ))
                       <font color = "green">-2-</font>  
540                    begin
541        
542                       chk_if_bscan_ex1_highz_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
           <font color = "green">               ==></font>
543                       else $error("Mode is not High for a Bscan instruction: HIGHZ");
544        
545                       chk_if_bscan_ex2_highz_then_highz_equals_one: assert (stap_fbscan_highz === HIGH)
546                       else $error("HIGHZ is not HIGH for a Bscan instruction: HIGHZ");
547        
548                       chk_if_bscan_ex3_highz_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
549                       else $error("Chain enable is not high for a Bscan instruction: HIGHZ");
550        
551                       chk_if_bscan_ex4_highz_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
552                       else $error("Extog enable is not Low for a Bscan instruction: HIGHZ");
553        
554                       chk_if_bscan_ex5_highz_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
555                       else $error("Extogsig is not high for a Bscan instruction: HIGHZ");
556        
557                       chk_if_bscan_ex6_highz_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
558                       else $error("D6Select is not LOW  for a Bscan instruction: HIGHZ");
559        
560                       chk_if_bscan_ex7_highz_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
561                       else $error("D6int is not LOW for a Bscan instruction: HIGHZ");
562        
563                       chk_if_bscan_ex8_highz_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
564                       else $error("D6actsig_b is not HIGH for a Bscan instruction: HIGHZ");
565        
566                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
567                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
574                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
575                 begin
576                    if (($past(inst_preload,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_PRELOAD))
                       <font color = "green">-2-</font>  
577                    begin
578                       chk_if_bscan_ex1_preload_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
           <font color = "green">               ==></font>
579                       else $error("Mode is not Low for a Bscan instruction: PRELOAD");
580        
581                       chk_if_bscan_ex2_preload_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
582                       else $error("HIGHZ is not Low for a Bscan instruction: PRELOAD");
583        
584                       chk_if_bscan_ex3_preload_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
585                       else $error("Chain enable is not HIGH for a Bscan instruction: PRELOAD");
586        
587                       chk_if_bscan_ex4_preload_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
588                       else $error("Extog enable is not Low for a Bscan instruction: PRELOAD");
589        
590                       chk_if_bscan_ex5_preload_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
591                       else $error("Extogsig is not high for a Bscan instruction: PRELOAD");
592        
593                       chk_if_bscan_ex6_preload_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
594                       else $error("D6Select is not LOW  for a Bscan instruction: PRELOAD");
595        
596                       chk_if_bscan_ex7_preload_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
597                       else $error("D6int is not LOW for a Bscan instruction: PRELOAD");
598        
599                       chk_if_bscan_ex8_preload_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
600                       else $error("D6actsig_b is not HIGH for a Bscan instruction: PRELOAD");
601        
602                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
603                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
610                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
611                 begin
612                    if (($past(inst_intest,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_INTEST))
                       <font color = "green">-2-</font>  
613                    begin
614        
615                       chk_if_bscan_ex1_intest_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
           <font color = "green">               ==></font>
616                       else $error("Mode is not LOW for a Bscan instruction: INTEST");
617        
618                       chk_if_bscan_ex2_intest_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
619                       else $error("HIGHZ is not Low for a Bscan instruction: INTEST");
620        
621                       chk_if_bscan_ex3_intest_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
622                       else $error("Chain enable is not High for a Bscan instruction: INTEST");
623        
624                       chk_if_bscan_ex4_intest_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
625                       else $error("Extog enable is not Low for a Bscan instruction: INTEST");
626        
627                       chk_if_bscan_ex5_intest_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
628                       else $error("Extogsig is not high for a Bscan instruction: INTEST");
629        
630                       chk_if_bscan_ex6_intest_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
631                       else $error("D6Select is not LOW  for a Bscan instruction: INTEST");
632        
633                       chk_if_bscan_ex7_intest_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
634                       else $error("D6int is not LOW for a Bscan instruction: INTEST");
635        
636                       chk_if_bscan_ex8_intest_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
637                       else $error("D6actsig_b is not HIGH for a Bscan instruction: INTEST");
638        
639                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
640                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod13.html" >\STAP_RTL_LIB.stap_bscan_assertions </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#588056386" >Assertions</a></td>
<td class="wht cl rt">92</td>
<td class="s10 cl rt">92</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">92</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#1524944941" >Cover properties</a></td>
<td class="wht cl rt">8</td>
<td class="s10 cl rt">8</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt">7</td>
<td class="s8 cl rt">87.50 </td>
</tr><tr>
<td class="wht cl"><a href="#1227925192" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">100</td>
<td class="s10 cl rt">100</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt">99</td>
<td class="s9 cl rt">99.00 </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="588056386"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1849606975"></a>
chk_if_bscan_ex1_at_reset_then_mode_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="349902671"></a>
chk_if_bscan_ex1_clamp_then_mode_equals_one</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="647597517"></a>
chk_if_bscan_ex1_extest_pulse_then_mode_equals_one</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1009091533"></a>
chk_if_bscan_ex1_extest_tgl_then_mode_equals_one</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="571053965"></a>
chk_if_bscan_ex1_extest_then_mode_equals_one</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1816685980"></a>
chk_if_bscan_ex1_extest_train_then_mode_equals_one</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1479636244"></a>
chk_if_bscan_ex1_highz_then_mode_equals_one</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="511363763"></a>
chk_if_bscan_ex1_intest_then_mode_equals_zero</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1611726101"></a>
chk_if_bscan_ex1_preload_then_mode_equals_zero</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="617316496"></a>
chk_if_bscan_ex1_sample_preload_then_mode_equals_zero</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1903414065"></a>
chk_if_bscan_ex2_at_reset_then_highz_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1686906447"></a>
chk_if_bscan_ex2_clamp_then_highz_equals_zero</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="658080691"></a>
chk_if_bscan_ex2_extest_pulse_then_highz_equals_zero</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1341358451"></a>
chk_if_bscan_ex2_extest_tgl_then_highz_equals_zero</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="509062067"></a>
chk_if_bscan_ex2_extest_then_highz_equals_zero</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="511007772"></a>
chk_if_bscan_ex2_extest_train_then_highz_equals_zero</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="136169436"></a>
chk_if_bscan_ex2_highz_then_highz_equals_one</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2061135003"></a>
chk_if_bscan_ex2_intest_then_highz_equals_zero</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1537218497"></a>
chk_if_bscan_ex2_preload_then_highz_equals_zero</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="50436542"></a>
chk_if_bscan_ex2_sample_preload_then_highz_equals_zero</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="724547426"></a>
chk_if_bscan_ex3_at_reset_then_chainen_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1171934610"></a>
chk_if_bscan_ex3_clamp_then_chainen_equals_one</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2051427720"></a>
chk_if_bscan_ex3_extest_pulse_then_chainen_equals_one</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1854262984"></a>
chk_if_bscan_ex3_extest_tgl_then_chainen_equals_one</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="206620178"></a>
chk_if_bscan_ex3_extest_then_chainen_equals_one</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1074451113"></a>
chk_if_bscan_ex3_extest_train_then_chainen_equals_one</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1293493771"></a>
chk_if_bscan_ex3_highz_then_chainen_equals_one</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1518150048"></a>
chk_if_bscan_ex3_intest_then_chainen_equals_one</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1105519100"></a>
chk_if_bscan_ex3_preload_then_chainen_equals_one</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="639076227"></a>
chk_if_bscan_ex3_sample_preload_then_chainen_equals_one</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1581331493"></a>
chk_if_bscan_ex4_at_reset_then_extogen_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1204131049"></a>
chk_if_bscan_ex4_clamp_then_extogen_equals_zero</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1899955647"></a>
chk_if_bscan_ex4_extest_pulse_then_extogen_equals_zero</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="75261873"></a>
chk_if_bscan_ex4_extest_tgl_then_extogen_equals_one</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1513331239"></a>
chk_if_bscan_ex4_extest_then_extogen_equals_zero</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="730867184"></a>
chk_if_bscan_ex4_extest_train_then_extogen_equals_zero</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="625407866"></a>
chk_if_bscan_ex4_highz_then_extogen_equals_zero</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1056865831"></a>
chk_if_bscan_ex4_intest_then_extogen_equals_zero</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1258057207"></a>
chk_if_bscan_ex4_preload_then_extogen_equals_zero</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1451523766"></a>
chk_if_bscan_ex4_sample_preload_then_extogen_equals_zero</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1137032667"></a>
chk_if_bscan_ex5_at_reset_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1040510539"></a>
chk_if_bscan_ex5_clamp_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1512284223"></a>
chk_if_bscan_ex5_extest_pulse_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="359175271"></a>
chk_if_bscan_ex5_extest_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="343195760"></a>
chk_if_bscan_ex5_extest_train_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="789028376"></a>
chk_if_bscan_ex5_highz_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2083945497"></a>
chk_if_bscan_ex5_intest_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="313611033"></a>
chk_if_bscan_ex5_preload_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1334433802"></a>
chk_if_bscan_ex5_sample_preload_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="3028528"></a>
chk_if_bscan_ex5a_extest_tgl_then_extogsig_b_one_when_not_active</td>
<td class="s9 cl rt">80</td>
<td class="s9 cl rt">80</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1465154576"></a>
chk_if_bscan_ex5b_extest_tgl_then_extogsig_b_toggles</td>
<td class="s9 cl rt">439</td>
<td class="s9 cl rt">439</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="10576474"></a>
chk_if_bscan_ex6_at_reset_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="194566718"></a>
chk_if_bscan_ex6_clamp_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1790131219"></a>
chk_if_bscan_ex6_extest_pulse_then_d6select_equals_one</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2090453663"></a>
chk_if_bscan_ex6_extest_tgl_then_d6select_equals_zero</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1080135303"></a>
chk_if_bscan_ex6_extest_then_d6select_equals_zero</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1335747614"></a>
chk_if_bscan_ex6_extest_train_then_d6select_equals_one</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2024105633"></a>
chk_if_bscan_ex6_highz_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="214789682"></a>
chk_if_bscan_ex6_intest_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="491382032"></a>
chk_if_bscan_ex6_preload_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="170567595"></a>
chk_if_bscan_ex6_sample_preload_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1245475496"></a>
chk_if_bscan_ex7_at_reset_then_d6init_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="182032852"></a>
chk_if_bscan_ex7_clamp_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="643594371"></a>
chk_if_bscan_ex7_extest_pulse_preload_then_d6init_equals_pulse</td>
<td class="s9 cl rt">85375</td>
<td class="s9 cl rt">73</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="278884926"></a>
chk_if_bscan_ex7_extest_tgl_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="525494092"></a>
chk_if_bscan_ex7_extest_train_preload_then_d6init_equals_pulse</td>
<td class="s9 cl rt">85375</td>
<td class="s9 cl rt">54</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2011571767"></a>
chk_if_bscan_ex7_highz_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1760203286"></a>
chk_if_bscan_ex7_intest_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1327566650"></a>
chk_if_bscan_ex7_preload_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1552992407"></a>
chk_if_bscan_ex7_sample_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="961470301"></a>
chk_if_bscan_ex8_at_reset_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="568474873"></a>
chk_if_bscan_ex8_clamp_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="608072879"></a>
chk_if_bscan_ex8_extest_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1610365897"></a>
chk_if_bscan_ex8_extest_pulse_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">85375</td>
<td class="s9 cl rt">276</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="661813750"></a>
chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_equals_one_at_reset</td>
<td class="s9 cl rt">1848</td>
<td class="s9 cl rt">1848</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1257436371"></a>
chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_toggles</td>
<td class="s9 cl rt">411</td>
<td class="s9 cl rt">411</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1261064042"></a>
chk_if_bscan_ex8_highz_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1962124191"></a>
chk_if_bscan_ex8_intest_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1607941369"></a>
chk_if_bscan_ex8_preload_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="980352588"></a>
chk_if_bscan_ex8_sample_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2083767508"></a>
chk_if_bscan_ex8a_extest_tgl_then_D6actsig_b_one_when_not_active</td>
<td class="s9 cl rt">80</td>
<td class="s9 cl rt">80</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="743016684"></a>
chk_if_bscan_ex8b_extest_tgl_then_D6actsig_b_toggles</td>
<td class="s9 cl rt">439</td>
<td class="s9 cl rt">439</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1901019231"></a>
chk_if_bscan_ex9_extest_preload_then_d6init_equals_pulse</td>
<td class="s9 cl rt">85375</td>
<td class="s9 cl rt">76</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1438620357"></a>
chk_if_bscan_trainorpulse_then_d6select_equals_1</td>
<td class="s9 cl rt">85375</td>
<td class="s9 cl rt">5155</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="83325714"></a>
chk_stap_bscan_falling_capturedr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="306575274"></a>
chk_stap_bscan_falling_shiftdr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">24552</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1286372650"></a>
chk_stap_bscan_falling_updatedr_clk_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="708671661"></a>
chk_stap_bscan_falling_updatedr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="642261840"></a>
chk_stap_bscan_raising_capturedr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1032162828"></a>
chk_stap_bscan_raising_shiftdr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">24552</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="171773256"></a>
chk_stap_bscan_raising_updatedr_clk_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1434259215"></a>
chk_stap_bscan_raising_updatedr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="1524944941"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1465149710"></a>
cov_stap_bscan_falling_capturedr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1756957494"></a>
cov_stap_bscan_falling_shiftdr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="474846018"></a>
cov_stap_bscan_falling_updatedr_clk_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="368626885"></a>
cov_stap_bscan_falling_updatedr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2104230032"></a>
cov_stap_bscan_raising_capturedr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1031369940"></a>
cov_stap_bscan_raising_shiftdr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1254346776"></a>
cov_stap_bscan_raising_updatedr_clk_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1094214439"></a>
cov_stap_bscan_raising_updatedr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_46'>
<a name="inst_tag_46_Line"></a>
<b>Line Coverage for Instance : <a href="mod13.html#inst_tag_46" >top.stap_top_inst.generate_stap_bscan.i_stap_bscan.i_stap_bscan_assertions<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>27</td><td>27</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>291</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>328</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>373</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>420</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>463</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>499</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>537</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>574</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>610</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>651</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
256                           begin
257        1/1                   if (stap_fsm_tlrs === HIGH)
258                              begin
259        2/2                      #1ps;
260                                 chk_if_bscan_ex1_at_reset_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
261                                 else $error(&quot;Mode is not Low at Reset&quot;);
262                     
263                                 chk_if_bscan_ex2_at_reset_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
264                                 else $error(&quot;HighZ is not Low at Reset&quot;);
265                     
266                                 chk_if_bscan_ex3_at_reset_then_chainen_equals_zero: assert (stap_fbscan_chainen === LOW)
267                                 else $error(&quot;Chain enable is not Low at Reset&quot;);
268                     
269                                 chk_if_bscan_ex4_at_reset_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
270                                 else $error(&quot;Extog enable is not Low at Reset&quot;);
271                     
272                                 chk_if_bscan_ex5_at_reset_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
273                                 else $error(&quot;Extogsig is not HIGH at Reset&quot;);
274                     
275                                 chk_if_bscan_ex6_at_reset_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
276                                 else $error(&quot;D6Select is not LOW at Reset&quot;);
277                     
278                                 chk_if_bscan_ex7_at_reset_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
279                                 else $error(&quot;D6int is not LOW at Reset&quot;);
280                     
281                                 chk_if_bscan_ex8_at_reset_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
282                                 else $error(&quot;D6actsig_b is not HIGH at Reset&quot;);
283                     
284                              end
                        MISSING_ELSE
285                           end
286                           // ====================================================================
287                           // Check for BSCAN sigals during SAMPLE/PRELOAD instruction
288                           // ====================================================================
289                           always @(negedge ftap_tck)
290                           begin
291        1/1                   if (stap_fsm_tlrs === LOW)
292                              begin
293        1/1                      if (($past(inst_sampre,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_SAMPLE_PRELOAD))
294                                 begin
295                     
296                                    chk_if_bscan_ex1_sample_preload_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
297                                    else $error(&quot;Mode is not Low for a Bscan instruction: SAMPLE_PRELOAD&quot;);
298                     
299                                    chk_if_bscan_ex2_sample_preload_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
300                                    else $error(&quot;HighZ is not Low for a Bscan instruction: SAMPLE_PRELOAD&quot;);
301                     
302                                    chk_if_bscan_ex3_sample_preload_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
303                                    else $error(&quot;Chain enable is not High for a Bscan instruction: SAMPLE_PRELOAD&quot;);
304                     
305                                    chk_if_bscan_ex4_sample_preload_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
306                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: SAMPLE_PRELOAD&quot;);
307                     
308                                    chk_if_bscan_ex5_sample_preload_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
309                                    else $error(&quot;Extogsig is not HIGH for a Bscan instruction: SAMPLE_PRELOAD&quot;);
310                     
311                                    chk_if_bscan_ex6_sample_preload_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
312                                    else $error(&quot;D6Select is not LOW for a Bscan instruction: SAMPLE_PRELOAD&quot;);
313                     
314                                    chk_if_bscan_ex7_sample_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
315                                    else $error(&quot;D6int is not LOW for a Bscan instruction: SAMPLE_PRELOAD&quot;);
316                     
317                                    chk_if_bscan_ex8_sample_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
318                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: SAMPLE_PRELOAD&quot;);
319                     
320                                 end
                        MISSING_ELSE
321                              end
                        MISSING_ELSE
322                           end
323                           // ====================================================================
324                           // Check for BSCAN sigals during EXTEST instruction
325                           // ====================================================================
326                           always @(negedge ftap_tck)
327                           begin
328        1/1                   if (stap_fsm_tlrs === LOW)
329                              begin
330        1/1                      if (($past(inst_extest,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST))
331                                 begin
332                     
333                                    chk_if_bscan_ex1_extest_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
334                                    else $error(&quot;Mode is not High for a Bscan instruction: EXTEST&quot;);
335                     
336                                    chk_if_bscan_ex2_extest_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
337                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: EXTEST&quot;);
338                     
339                                    chk_if_bscan_ex3_extest_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
340                                    else $error(&quot;Chain enable is not high for a Bscan instruction: EXTEST&quot;);
341                     
342                                    chk_if_bscan_ex4_extest_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
343                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: EXTEST&quot;);
344                     
345                                    chk_if_bscan_ex5_extest_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
346                                    else $error(&quot;Extogsig is not high for a Bscan instruction: EXTEST&quot;);
347                     
348                                    chk_if_bscan_ex6_extest_then_d6select_equals_zero: assert (stap_fbscan_d6select === LOW)
349                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: EXTEST&quot;);
350                     
351                                   // chk_if_bscan_ex7_extest_preload_then_d6init_equals_pulse: assert property (stap_fsm_capture_dr |=&gt; stap_fbscan_d6init ##1 !stap_fbscan_d6init)
352                                   // else $error(&quot;D6int is not Pulse for a Bscan instruction: EXTEST&quot;);
353                     
354                                    chk_if_bscan_ex8_extest_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
355                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: EXTEST&quot;);
356                     
357                                 end
                        MISSING_ELSE
358                              end
                        MISSING_ELSE
359                           end
360                          property my_chk;
361                            @(negedge ftap_tck)
362                     
363                            ((stap_fsm_tlrs === LOW) &amp;&amp; (($past(inst_extest,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST))) &amp;&amp; stap_fsm_capture_dr |=&gt; stap_fbscan_d6init ##1 !stap_fbscan_d6init;
364                     
365                           endproperty
366                     
367                     
368                     chk_if_bscan_ex9_extest_preload_then_d6init_equals_pulse: assert property (my_chk); // ====================================================================
369                           // Check for BSCAN sigals during EXTEST TOGGLE instruction
370                           // ====================================================================
371                           always @(negedge ftap_tck)
372                           begin
373        1/1                   if (stap_fsm_tlrs === LOW)
374                              begin
375        1/1                      if (($past(stap_fbscan_extogen,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_TOGGLE) &amp;&amp; (stap_fsm_rti === HIGH))
376                                 begin
377                     
378                                    chk_if_bscan_ex1_extest_tgl_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
379                                    else $error(&quot;Mode is not High for a Bscan instruction: EXTEST TOGGLE&quot;);
380                     
381                                    chk_if_bscan_ex2_extest_tgl_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
382                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: EXTEST TOGGLE&quot;);
383                     
384                                    chk_if_bscan_ex3_extest_tgl_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
385                                    else $error(&quot;Chain enable is not high for a Bscan instruction: EXTEST TOGGLE&quot;);
386                     
387                                    chk_if_bscan_ex4_extest_tgl_then_extogen_equals_one: assert (stap_fbscan_extogen === HIGH)
388                                    else $error(&quot;Extog enable is not high for a Bscan instruction: EXTEST TOGGLE&quot;);
389                     
390        1/1                         if($past(stap_fsm_rti,1) === 1'b0) begin
391                                       chk_if_bscan_ex5a_extest_tgl_then_extogsig_b_one_when_not_active: assert (stap_fbscan_extogsig_b === HIGH)
392                                       else $error(&quot;Extogsig is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE&quot;);
393                     
394                                       chk_if_bscan_ex8a_extest_tgl_then_D6actsig_b_one_when_not_active: assert (stap_fbscan_d6actestsig_b === HIGH)
395                                       else $error(&quot;D6actsig_b is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE&quot;);
396                     
397                                    end else begin
398                                       chk_if_bscan_ex5b_extest_tgl_then_extogsig_b_toggles: assert (stap_fbscan_extogsig_b !== $past(stap_fbscan_extogsig_b,1))
399                                       else $error(&quot;Extogsig is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE&quot;);
400                     
401                                       chk_if_bscan_ex8b_extest_tgl_then_D6actsig_b_toggles: assert (stap_fbscan_d6actestsig_b !== $past(stap_fbscan_d6actestsig_b,1))
402                                       else $error(&quot;D6actsig_b is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE&quot;);
403                                    end
404                     
405                                    chk_if_bscan_ex6_extest_tgl_then_d6select_equals_zero: assert (stap_fbscan_d6select === LOW)
406                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: EXTEST TOGGLE&quot;);
407                     
408                                    chk_if_bscan_ex7_extest_tgl_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
409                                    else $error(&quot;D6int is not LOW for a Bscan instruction: EXTEST TOGGLE&quot;);
410                     
411                                 end
                        MISSING_ELSE
412                              end
                        MISSING_ELSE
413                           end
414                     
415                           // ====================================================================
416                           // Check for BSCAN sigals during EXTEST TRAIN instruction
417                           // ====================================================================
418                           always @(negedge ftap_tck)
419                           begin
420        1/1                   if (stap_fsm_tlrs === LOW)
421                              begin
422        1/1                      if (($past(inst_extest_train,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_TRAIN))
423                                 begin
424                     
425                                    chk_if_bscan_ex1_extest_train_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
426                                    else $error(&quot;Mode is not High for a Bscan instruction: EXTEST TRAIN&quot;);
427                     
428                                    chk_if_bscan_ex2_extest_train_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
429                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: EXTEST TRAIN&quot;);
430                     
431                                    chk_if_bscan_ex3_extest_train_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
432                                    else $error(&quot;Chain enable is not high for a Bscan instruction: EXTEST TRAIN&quot;);
433                     
434                                    chk_if_bscan_ex4_extest_train_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
435                                    else $error(&quot;Extog enable is not low for a Bscan instruction: EXTEST TRAIN&quot;);
436                     
437                                    chk_if_bscan_ex5_extest_train_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
438                                    else $error(&quot;Extogsig is not high for a Bscan instruction: EXTEST TRAIN&quot;);
439                     
440                                    chk_if_bscan_ex6_extest_train_then_d6select_equals_one: assert (stap_fbscan_d6select === HIGH)
441                                    else $error(&quot;D6Select is not HIGH  for a Bscan instruction: EXTEST TRAIN&quot;);
442                     
443        1/1                         chk_if_bscan_ex7_extest_train_preload_then_d6init_equals_pulse: assert property (e1dr_or_e2dr |=&gt; stap_fbscan_d6init ##1 !stap_fbscan_d6init)
444                                    else $error(&quot;D6int is not a pulse for a Bscan instruction: EXTEST TRAIN&quot;);
445                     
446        1/1                         if($past(stap_fsm_rti,1) === 1'b0) begin
447                                       chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_equals_one_at_reset: assert (stap_fbscan_d6actestsig_b === HIGH)
448                                       else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: EXTEST TRAIN&quot;);
449                                    end else begin
450                                       chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_toggles: assert (stap_fbscan_d6actestsig_b !== $past(stap_fbscan_d6actestsig_b,1))
451                                       else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: EXTEST TRAIN&quot;);
452                                    end
453                     
454                                 end
                        MISSING_ELSE
455                              end
                        MISSING_ELSE
456                           end
457                     
458                           // ====================================================================
459                           // Check for BSCAN sigals during EXTEST PULSE instruction
460                           // ====================================================================
461                           always @(negedge ftap_tck)
462                           begin
463        1/1                   if (stap_fsm_tlrs === LOW)
464                              begin
465        1/1                      if (($past(inst_extest_pulse,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_PULSE))
466                                 begin
467                                    chk_if_bscan_ex1_extest_pulse_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
468                                    else $error(&quot;Mode is not HIGH for a Bscan instruction: EXTEST PULSE&quot;);
469                     
470                                    chk_if_bscan_ex2_extest_pulse_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
471                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: EXTEST PULSE&quot;);
472                     
473                                    chk_if_bscan_ex3_extest_pulse_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
474                                    else $error(&quot;Chain enable is not high for a Bscan instruction: EXTEST PULSE&quot;);
475                     
476                                    chk_if_bscan_ex4_extest_pulse_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
477                                    else $error(&quot;Extog enable is not low for a Bscan instruction: EXTEST PULSE&quot;);
478                     
479                                    chk_if_bscan_ex5_extest_pulse_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
480                                    else $error(&quot;Extogsig is not high for a Bscan instruction: EXTEST PULSE&quot;);
481                     
482                                    chk_if_bscan_ex6_extest_pulse_then_d6select_equals_one: assert (stap_fbscan_d6select === HIGH)
483                                    else $error(&quot;D6Select is not HIGH  for a Bscan instruction: EXTEST PULSE&quot;);
484                     
485        1/1                         chk_if_bscan_ex7_extest_pulse_preload_then_d6init_equals_pulse: assert property (e1dr_or_e2dr |=&gt; stap_fbscan_d6init ##1 !stap_fbscan_d6init)
486                                    else $error(&quot;D6int is not LOW for a Bscan instruction: EXTEST PULSE&quot;);
487                     
488        1/1                         chk_if_bscan_ex8_extest_pulse_preload_then_d6actestsig_b_equals_one: assert property ($past(stap_fsm_rti) |-&gt; !stap_fbscan_d6actestsig_b)
489                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: EXTEST PULSE&quot;);
490                     
491                                 end
                        MISSING_ELSE
492                              end
                        MISSING_ELSE
493                           end
494                           // ====================================================================
495                           // Check for BSCAN sigals during CLAMP instruction
496                           // ====================================================================
497                           always @(negedge ftap_tck)
498                           begin
499        1/1                   if (stap_fsm_tlrs === LOW)
500                              begin
501        1/1                      if (($past(inst_clamp,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_CLAMP))
502                                 begin
503                     
504                                    chk_if_bscan_ex1_clamp_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
505                                    else $error(&quot;Mode is not High for a Bscan instruction: CLAMP&quot;);
506                     
507                                    chk_if_bscan_ex2_clamp_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
508                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: CLAMP&quot;);
509                     
510                                    chk_if_bscan_ex3_clamp_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
511                                    else $error(&quot;Chain enable is not high for a Bscan instruction: CLAMP&quot;);
512                     
513                                    chk_if_bscan_ex4_clamp_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
514                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: CLAMP&quot;);
515                     
516                                    chk_if_bscan_ex5_clamp_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
517                                    else $error(&quot;Extogsig is not high for a Bscan instruction: CLAMP&quot;);
518                     
519                                    chk_if_bscan_ex6_clamp_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
520                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: CLAMP&quot;);
521                     
522                                    chk_if_bscan_ex7_clamp_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
523                                    else $error(&quot;D6int is not LOW for a Bscan instruction: CLAMP&quot;);
524                     
525                                    chk_if_bscan_ex8_clamp_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
526                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: CLAMP&quot;);
527                     
528                                 end
                        MISSING_ELSE
529                              end
                        MISSING_ELSE
530                           end
531                     
532                           // ====================================================================
533                           // Check for BSCAN sigals during HIGHZ instruction
534                           // ====================================================================
535                           always @(negedge ftap_tck)
536                           begin
537        1/1                   if (stap_fsm_tlrs === LOW)
538                              begin
539        1/1                      if (($past(inst_highz,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_HIGHZ))
540                                 begin
541                     
542                                    chk_if_bscan_ex1_highz_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
543                                    else $error(&quot;Mode is not High for a Bscan instruction: HIGHZ&quot;);
544                     
545                                    chk_if_bscan_ex2_highz_then_highz_equals_one: assert (stap_fbscan_highz === HIGH)
546                                    else $error(&quot;HIGHZ is not HIGH for a Bscan instruction: HIGHZ&quot;);
547                     
548                                    chk_if_bscan_ex3_highz_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
549                                    else $error(&quot;Chain enable is not high for a Bscan instruction: HIGHZ&quot;);
550                     
551                                    chk_if_bscan_ex4_highz_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
552                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: HIGHZ&quot;);
553                     
554                                    chk_if_bscan_ex5_highz_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
555                                    else $error(&quot;Extogsig is not high for a Bscan instruction: HIGHZ&quot;);
556                     
557                                    chk_if_bscan_ex6_highz_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
558                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: HIGHZ&quot;);
559                     
560                                    chk_if_bscan_ex7_highz_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
561                                    else $error(&quot;D6int is not LOW for a Bscan instruction: HIGHZ&quot;);
562                     
563                                    chk_if_bscan_ex8_highz_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
564                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: HIGHZ&quot;);
565                     
566                                 end
                        MISSING_ELSE
567                              end
                        MISSING_ELSE
568                           end
569                           // ====================================================================
570                           // Check for BSCAN sigals during PRELOAD instruction
571                           // ====================================================================
572                           always @(negedge ftap_tck)
573                           begin
574        1/1                   if (stap_fsm_tlrs === LOW)
575                              begin
576        1/1                      if (($past(inst_preload,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_PRELOAD))
577                                 begin
578                                    chk_if_bscan_ex1_preload_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
579                                    else $error(&quot;Mode is not Low for a Bscan instruction: PRELOAD&quot;);
580                     
581                                    chk_if_bscan_ex2_preload_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
582                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: PRELOAD&quot;);
583                     
584                                    chk_if_bscan_ex3_preload_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
585                                    else $error(&quot;Chain enable is not HIGH for a Bscan instruction: PRELOAD&quot;);
586                     
587                                    chk_if_bscan_ex4_preload_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
588                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: PRELOAD&quot;);
589                     
590                                    chk_if_bscan_ex5_preload_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
591                                    else $error(&quot;Extogsig is not high for a Bscan instruction: PRELOAD&quot;);
592                     
593                                    chk_if_bscan_ex6_preload_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
594                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: PRELOAD&quot;);
595                     
596                                    chk_if_bscan_ex7_preload_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
597                                    else $error(&quot;D6int is not LOW for a Bscan instruction: PRELOAD&quot;);
598                     
599                                    chk_if_bscan_ex8_preload_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
600                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: PRELOAD&quot;);
601                     
602                                 end
                        MISSING_ELSE
603                              end
                        MISSING_ELSE
604                           end
605                           // ====================================================================
606                           // Check for BSCAN sigals during INTEST instruction
607                           // ====================================================================
608                           always @(negedge ftap_tck)
609                           begin
610        1/1                   if (stap_fsm_tlrs === LOW)
611                              begin
612        1/1                      if (($past(inst_intest,1) === HIGH) &amp;&amp; (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_INTEST))
613                                 begin
614                     
615                                    chk_if_bscan_ex1_intest_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
616                                    else $error(&quot;Mode is not LOW for a Bscan instruction: INTEST&quot;);
617                     
618                                    chk_if_bscan_ex2_intest_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
619                                    else $error(&quot;HIGHZ is not Low for a Bscan instruction: INTEST&quot;);
620                     
621                                    chk_if_bscan_ex3_intest_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
622                                    else $error(&quot;Chain enable is not High for a Bscan instruction: INTEST&quot;);
623                     
624                                    chk_if_bscan_ex4_intest_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
625                                    else $error(&quot;Extog enable is not Low for a Bscan instruction: INTEST&quot;);
626                     
627                                    chk_if_bscan_ex5_intest_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
628                                    else $error(&quot;Extogsig is not high for a Bscan instruction: INTEST&quot;);
629                     
630                                    chk_if_bscan_ex6_intest_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
631                                    else $error(&quot;D6Select is not LOW  for a Bscan instruction: INTEST&quot;);
632                     
633                                    chk_if_bscan_ex7_intest_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
634                                    else $error(&quot;D6int is not LOW for a Bscan instruction: INTEST&quot;);
635                     
636                                    chk_if_bscan_ex8_intest_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
637                                    else $error(&quot;D6actsig_b is not HIGH for a Bscan instruction: INTEST&quot;);
638                     
639                                 end
                        MISSING_ELSE
640                              end
                        MISSING_ELSE
641                           end
642                     
643                           // =============================================================================================
644                           // Check if extest_train or pulse is choosed. Then Check if reset you are not in TLRS.
645                           // Then in the same clk cycle as when TLRS is low, check if d6select is equal to train_or_pluse.
646                           // =============================================================================================
647                           always @(negedge ftap_tck)
648                           begin
649                              chk_if_bscan_trainorpulse_then_d6select_equals_1:
650                              //assume property ((train_or_pulse) ##1 (stap_fsm_tlrs === LOW) |-&gt; stap_fbscan_d6select);
651        1/1                   assert property ((train_or_pulse) |-&gt; stap_fbscan_d6select);
</pre>
<hr>
<a name="inst_tag_46_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod13.html#inst_tag_46" >top.stap_top_inst.generate_stap_bscan.i_stap_bscan.i_stap_bscan_assertions<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">49</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">128</td>
<td class="rt">128</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">64</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">64</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">86</td>
<td class="rt">86</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">43</td>
<td class="rt">43</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">43</td>
<td class="rt">43</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">42</td>
<td class="rt">42</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_capturedr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>powergood_rst_trst_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_shiftdr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_updatedr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_updatedr_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_tlrs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_highz</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_chainen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_extogen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_extogsig_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_d6select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_d6init</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fbscan_d6actestsig_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irreg_ireg[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_extest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_sampre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_rti</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_extest_train</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>e1dr_or_e2dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_extest_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_clamp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_highz</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_preload</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inst_intest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>train_or_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ftap_tck_delayed_by_1ps</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ftap_clk_raising_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ftap_clk_falling_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_capturedr_delayed_by_1ps</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_capturedr_raising_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_capturedr_falling_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>capturedr_raising_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>capturedr_falling_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_shiftdr_delayed_by_1ps</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_shiftdr_raising_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_shiftdr_falling_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>shiftdr_raising_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>shiftdr_falling_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_delayed_by_1ps</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_raising_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_falling_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>updatedr_raising_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>updatedr_falling_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_clk_delayed_by_1ps</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_clk_raising_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fbscan_updatedr_clk_falling_edge_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>updatedr_clk_raising_valid</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_46_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod13.html#inst_tag_46" >top.stap_top_inst.generate_stap_bscan.i_stap_bscan.i_stap_bscan_assertions<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">31</td>
<td class="rt">31</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">257</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">291</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">328</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">373</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">420</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">463</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">499</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">537</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">574</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">610</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257                 if (stap_fsm_tlrs === HIGH)
                    <font color = "green">-1-</font>  
258                 begin
259                    #1ps;
           <font color = "green">            ==></font>
260                    chk_if_bscan_ex1_at_reset_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
261                    else $error("Mode is not Low at Reset");
262        
263                    chk_if_bscan_ex2_at_reset_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
264                    else $error("HighZ is not Low at Reset");
265        
266                    chk_if_bscan_ex3_at_reset_then_chainen_equals_zero: assert (stap_fbscan_chainen === LOW)
267                    else $error("Chain enable is not Low at Reset");
268        
269                    chk_if_bscan_ex4_at_reset_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
270                    else $error("Extog enable is not Low at Reset");
271        
272                    chk_if_bscan_ex5_at_reset_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
273                    else $error("Extogsig is not HIGH at Reset");
274        
275                    chk_if_bscan_ex6_at_reset_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
276                    else $error("D6Select is not LOW at Reset");
277        
278                    chk_if_bscan_ex7_at_reset_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
279                    else $error("D6int is not LOW at Reset");
280        
281                    chk_if_bscan_ex8_at_reset_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
282                    else $error("D6actsig_b is not HIGH at Reset");
283        
284                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
292                 begin
293                    if (($past(inst_sampre,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_SAMPLE_PRELOAD))
                       <font color = "green">-2-</font>  
294                    begin
295        
296                       chk_if_bscan_ex1_sample_preload_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
           <font color = "green">               ==></font>
297                       else $error("Mode is not Low for a Bscan instruction: SAMPLE_PRELOAD");
298        
299                       chk_if_bscan_ex2_sample_preload_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
300                       else $error("HighZ is not Low for a Bscan instruction: SAMPLE_PRELOAD");
301        
302                       chk_if_bscan_ex3_sample_preload_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
303                       else $error("Chain enable is not High for a Bscan instruction: SAMPLE_PRELOAD");
304        
305                       chk_if_bscan_ex4_sample_preload_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
306                       else $error("Extog enable is not Low for a Bscan instruction: SAMPLE_PRELOAD");
307        
308                       chk_if_bscan_ex5_sample_preload_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
309                       else $error("Extogsig is not HIGH for a Bscan instruction: SAMPLE_PRELOAD");
310        
311                       chk_if_bscan_ex6_sample_preload_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
312                       else $error("D6Select is not LOW for a Bscan instruction: SAMPLE_PRELOAD");
313        
314                       chk_if_bscan_ex7_sample_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
315                       else $error("D6int is not LOW for a Bscan instruction: SAMPLE_PRELOAD");
316        
317                       chk_if_bscan_ex8_sample_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
318                       else $error("D6actsig_b is not HIGH for a Bscan instruction: SAMPLE_PRELOAD");
319        
320                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
321                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
328                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
329                 begin
330                    if (($past(inst_extest,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST))
                       <font color = "green">-2-</font>  
331                    begin
332        
333                       chk_if_bscan_ex1_extest_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
           <font color = "green">               ==></font>
334                       else $error("Mode is not High for a Bscan instruction: EXTEST");
335        
336                       chk_if_bscan_ex2_extest_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
337                       else $error("HIGHZ is not Low for a Bscan instruction: EXTEST");
338        
339                       chk_if_bscan_ex3_extest_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
340                       else $error("Chain enable is not high for a Bscan instruction: EXTEST");
341        
342                       chk_if_bscan_ex4_extest_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
343                       else $error("Extog enable is not Low for a Bscan instruction: EXTEST");
344        
345                       chk_if_bscan_ex5_extest_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
346                       else $error("Extogsig is not high for a Bscan instruction: EXTEST");
347        
348                       chk_if_bscan_ex6_extest_then_d6select_equals_zero: assert (stap_fbscan_d6select === LOW)
349                       else $error("D6Select is not LOW  for a Bscan instruction: EXTEST");
350        
351                      // chk_if_bscan_ex7_extest_preload_then_d6init_equals_pulse: assert property (stap_fsm_capture_dr |=> stap_fbscan_d6init ##1 !stap_fbscan_d6init)
352                      // else $error("D6int is not Pulse for a Bscan instruction: EXTEST");
353        
354                       chk_if_bscan_ex8_extest_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
355                       else $error("D6actsig_b is not HIGH for a Bscan instruction: EXTEST");
356        
357                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
358                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
373                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
374                 begin
375                    if (($past(stap_fbscan_extogen,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_TOGGLE) && (stap_fsm_rti === HIGH))
                       <font color = "green">-2-</font>  
376                    begin
377        
378                       chk_if_bscan_ex1_extest_tgl_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
379                       else $error("Mode is not High for a Bscan instruction: EXTEST TOGGLE");
380        
381                       chk_if_bscan_ex2_extest_tgl_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
382                       else $error("HIGHZ is not Low for a Bscan instruction: EXTEST TOGGLE");
383        
384                       chk_if_bscan_ex3_extest_tgl_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
385                       else $error("Chain enable is not high for a Bscan instruction: EXTEST TOGGLE");
386        
387                       chk_if_bscan_ex4_extest_tgl_then_extogen_equals_one: assert (stap_fbscan_extogen === HIGH)
388                       else $error("Extog enable is not high for a Bscan instruction: EXTEST TOGGLE");
389        
390                       if($past(stap_fsm_rti,1) === 1'b0) begin
                          <font color = "green">-3-</font>  
391                          chk_if_bscan_ex5a_extest_tgl_then_extogsig_b_one_when_not_active: assert (stap_fbscan_extogsig_b === HIGH)
           <font color = "green">                  ==></font>
392                          else $error("Extogsig is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE");
393        
394                          chk_if_bscan_ex8a_extest_tgl_then_D6actsig_b_one_when_not_active: assert (stap_fbscan_d6actestsig_b === HIGH)
395                          else $error("D6actsig_b is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE");
396        
397                       end else begin
398                          chk_if_bscan_ex5b_extest_tgl_then_extogsig_b_toggles: assert (stap_fbscan_extogsig_b !== $past(stap_fbscan_extogsig_b,1))
           <font color = "green">                  ==></font>
399                          else $error("Extogsig is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE");
400        
401                          chk_if_bscan_ex8b_extest_tgl_then_D6actsig_b_toggles: assert (stap_fbscan_d6actestsig_b !== $past(stap_fbscan_d6actestsig_b,1))
402                          else $error("D6actsig_b is not high for a Bscan instruction when not in RUTI state: EXTEST TOGGLE");
403                       end
404        
405                       chk_if_bscan_ex6_extest_tgl_then_d6select_equals_zero: assert (stap_fbscan_d6select === LOW)
406                       else $error("D6Select is not LOW  for a Bscan instruction: EXTEST TOGGLE");
407        
408                       chk_if_bscan_ex7_extest_tgl_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
409                       else $error("D6int is not LOW for a Bscan instruction: EXTEST TOGGLE");
410        
411                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
412                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
420                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
421                 begin
422                    if (($past(inst_extest_train,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_TRAIN))
                       <font color = "green">-2-</font>  
423                    begin
424        
425                       chk_if_bscan_ex1_extest_train_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
426                       else $error("Mode is not High for a Bscan instruction: EXTEST TRAIN");
427        
428                       chk_if_bscan_ex2_extest_train_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
429                       else $error("HIGHZ is not Low for a Bscan instruction: EXTEST TRAIN");
430        
431                       chk_if_bscan_ex3_extest_train_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
432                       else $error("Chain enable is not high for a Bscan instruction: EXTEST TRAIN");
433        
434                       chk_if_bscan_ex4_extest_train_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
435                       else $error("Extog enable is not low for a Bscan instruction: EXTEST TRAIN");
436        
437                       chk_if_bscan_ex5_extest_train_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
438                       else $error("Extogsig is not high for a Bscan instruction: EXTEST TRAIN");
439        
440                       chk_if_bscan_ex6_extest_train_then_d6select_equals_one: assert (stap_fbscan_d6select === HIGH)
441                       else $error("D6Select is not HIGH  for a Bscan instruction: EXTEST TRAIN");
442        
443                       chk_if_bscan_ex7_extest_train_preload_then_d6init_equals_pulse: assert property (e1dr_or_e2dr |=> stap_fbscan_d6init ##1 !stap_fbscan_d6init)
444                       else $error("D6int is not a pulse for a Bscan instruction: EXTEST TRAIN");
445        
446                       if($past(stap_fsm_rti,1) === 1'b0) begin
                          <font color = "green">-3-</font>  
447                          chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_equals_one_at_reset: assert (stap_fbscan_d6actestsig_b === HIGH)
           <font color = "green">                  ==></font>
448                          else $error("D6actsig_b is not HIGH for a Bscan instruction: EXTEST TRAIN");
449                       end else begin
450                          chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_toggles: assert (stap_fbscan_d6actestsig_b !== $past(stap_fbscan_d6actestsig_b,1))
           <font color = "green">                  ==></font>
451                          else $error("D6actsig_b is not HIGH for a Bscan instruction: EXTEST TRAIN");
452                       end
453        
454                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
455                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
463                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
464                 begin
465                    if (($past(inst_extest_pulse,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_EXTEST_PULSE))
                       <font color = "green">-2-</font>  
466                    begin
467                       chk_if_bscan_ex1_extest_pulse_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
           <font color = "green">               ==></font>
468                       else $error("Mode is not HIGH for a Bscan instruction: EXTEST PULSE");
469        
470                       chk_if_bscan_ex2_extest_pulse_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
471                       else $error("HIGHZ is not Low for a Bscan instruction: EXTEST PULSE");
472        
473                       chk_if_bscan_ex3_extest_pulse_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
474                       else $error("Chain enable is not high for a Bscan instruction: EXTEST PULSE");
475        
476                       chk_if_bscan_ex4_extest_pulse_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
477                       else $error("Extog enable is not low for a Bscan instruction: EXTEST PULSE");
478        
479                       chk_if_bscan_ex5_extest_pulse_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
480                       else $error("Extogsig is not high for a Bscan instruction: EXTEST PULSE");
481        
482                       chk_if_bscan_ex6_extest_pulse_then_d6select_equals_one: assert (stap_fbscan_d6select === HIGH)
483                       else $error("D6Select is not HIGH  for a Bscan instruction: EXTEST PULSE");
484        
485                       chk_if_bscan_ex7_extest_pulse_preload_then_d6init_equals_pulse: assert property (e1dr_or_e2dr |=> stap_fbscan_d6init ##1 !stap_fbscan_d6init)
486                       else $error("D6int is not LOW for a Bscan instruction: EXTEST PULSE");
487        
488                       chk_if_bscan_ex8_extest_pulse_preload_then_d6actestsig_b_equals_one: assert property ($past(stap_fsm_rti) |-> !stap_fbscan_d6actestsig_b)
489                       else $error("D6actsig_b is not HIGH for a Bscan instruction: EXTEST PULSE");
490        
491                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
492                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
499                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
500                 begin
501                    if (($past(inst_clamp,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_CLAMP))
                       <font color = "green">-2-</font>  
502                    begin
503        
504                       chk_if_bscan_ex1_clamp_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
           <font color = "green">               ==></font>
505                       else $error("Mode is not High for a Bscan instruction: CLAMP");
506        
507                       chk_if_bscan_ex2_clamp_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
508                       else $error("HIGHZ is not Low for a Bscan instruction: CLAMP");
509        
510                       chk_if_bscan_ex3_clamp_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
511                       else $error("Chain enable is not high for a Bscan instruction: CLAMP");
512        
513                       chk_if_bscan_ex4_clamp_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
514                       else $error("Extog enable is not Low for a Bscan instruction: CLAMP");
515        
516                       chk_if_bscan_ex5_clamp_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
517                       else $error("Extogsig is not high for a Bscan instruction: CLAMP");
518        
519                       chk_if_bscan_ex6_clamp_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
520                       else $error("D6Select is not LOW  for a Bscan instruction: CLAMP");
521        
522                       chk_if_bscan_ex7_clamp_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
523                       else $error("D6int is not LOW for a Bscan instruction: CLAMP");
524        
525                       chk_if_bscan_ex8_clamp_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
526                       else $error("D6actsig_b is not HIGH for a Bscan instruction: CLAMP");
527        
528                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
529                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
537                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
538                 begin
539                    if (($past(inst_highz,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_HIGHZ))
                       <font color = "green">-2-</font>  
540                    begin
541        
542                       chk_if_bscan_ex1_highz_then_mode_equals_one: assert (stap_fbscan_mode === HIGH)
           <font color = "green">               ==></font>
543                       else $error("Mode is not High for a Bscan instruction: HIGHZ");
544        
545                       chk_if_bscan_ex2_highz_then_highz_equals_one: assert (stap_fbscan_highz === HIGH)
546                       else $error("HIGHZ is not HIGH for a Bscan instruction: HIGHZ");
547        
548                       chk_if_bscan_ex3_highz_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
549                       else $error("Chain enable is not high for a Bscan instruction: HIGHZ");
550        
551                       chk_if_bscan_ex4_highz_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
552                       else $error("Extog enable is not Low for a Bscan instruction: HIGHZ");
553        
554                       chk_if_bscan_ex5_highz_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
555                       else $error("Extogsig is not high for a Bscan instruction: HIGHZ");
556        
557                       chk_if_bscan_ex6_highz_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
558                       else $error("D6Select is not LOW  for a Bscan instruction: HIGHZ");
559        
560                       chk_if_bscan_ex7_highz_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
561                       else $error("D6int is not LOW for a Bscan instruction: HIGHZ");
562        
563                       chk_if_bscan_ex8_highz_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
564                       else $error("D6actsig_b is not HIGH for a Bscan instruction: HIGHZ");
565        
566                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
567                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
574                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
575                 begin
576                    if (($past(inst_preload,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_PRELOAD))
                       <font color = "green">-2-</font>  
577                    begin
578                       chk_if_bscan_ex1_preload_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
           <font color = "green">               ==></font>
579                       else $error("Mode is not Low for a Bscan instruction: PRELOAD");
580        
581                       chk_if_bscan_ex2_preload_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
582                       else $error("HIGHZ is not Low for a Bscan instruction: PRELOAD");
583        
584                       chk_if_bscan_ex3_preload_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
585                       else $error("Chain enable is not HIGH for a Bscan instruction: PRELOAD");
586        
587                       chk_if_bscan_ex4_preload_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
588                       else $error("Extog enable is not Low for a Bscan instruction: PRELOAD");
589        
590                       chk_if_bscan_ex5_preload_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
591                       else $error("Extogsig is not high for a Bscan instruction: PRELOAD");
592        
593                       chk_if_bscan_ex6_preload_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
594                       else $error("D6Select is not LOW  for a Bscan instruction: PRELOAD");
595        
596                       chk_if_bscan_ex7_preload_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
597                       else $error("D6int is not LOW for a Bscan instruction: PRELOAD");
598        
599                       chk_if_bscan_ex8_preload_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
600                       else $error("D6actsig_b is not HIGH for a Bscan instruction: PRELOAD");
601        
602                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
603                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
610                 if (stap_fsm_tlrs === LOW)
                    <font color = "green">-1-</font>  
611                 begin
612                    if (($past(inst_intest,1) === HIGH) && (stap_irreg_ireg === BSCAN_STAP_ADDRESS_OF_INTEST))
                       <font color = "green">-2-</font>  
613                    begin
614        
615                       chk_if_bscan_ex1_intest_then_mode_equals_zero: assert (stap_fbscan_mode === LOW)
           <font color = "green">               ==></font>
616                       else $error("Mode is not LOW for a Bscan instruction: INTEST");
617        
618                       chk_if_bscan_ex2_intest_then_highz_equals_zero: assert (stap_fbscan_highz === LOW)
619                       else $error("HIGHZ is not Low for a Bscan instruction: INTEST");
620        
621                       chk_if_bscan_ex3_intest_then_chainen_equals_one: assert (stap_fbscan_chainen === HIGH)
622                       else $error("Chain enable is not High for a Bscan instruction: INTEST");
623        
624                       chk_if_bscan_ex4_intest_then_extogen_equals_zero: assert (stap_fbscan_extogen === LOW)
625                       else $error("Extog enable is not Low for a Bscan instruction: INTEST");
626        
627                       chk_if_bscan_ex5_intest_then_extogsig_b_equals_one: assert (stap_fbscan_extogsig_b === HIGH)
628                       else $error("Extogsig is not high for a Bscan instruction: INTEST");
629        
630                       chk_if_bscan_ex6_intest_then_d6sel_b_equals_zero: assert (stap_fbscan_d6select === LOW)
631                       else $error("D6Select is not LOW  for a Bscan instruction: INTEST");
632        
633                       chk_if_bscan_ex7_intest_preload_then_d6init_equals_zero: assert (stap_fbscan_d6init === LOW)
634                       else $error("D6int is not LOW for a Bscan instruction: INTEST");
635        
636                       chk_if_bscan_ex8_intest_preload_then_d6actestsig_b_equals_one: assert (stap_fbscan_d6actestsig_b === HIGH)
637                       else $error("D6actsig_b is not HIGH for a Bscan instruction: INTEST");
638        
639                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
640                 end
                    MISSING_ELSE
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_46_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod13.html#inst_tag_46" >top.stap_top_inst.generate_stap_bscan.i_stap_bscan.i_stap_bscan_assertions<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#111869233" >Assertions</a></td>
<td class="wht cl rt">92</td>
<td class="s10 cl rt">92</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">92</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#587611270" >Cover properties</a></td>
<td class="wht cl rt">8</td>
<td class="s10 cl rt">8</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt">7</td>
<td class="s8 cl rt">87.50 </td>
</tr><tr>
<td class="wht cl"><a href="#1028312533" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">100</td>
<td class="s10 cl rt">100</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt">99</td>
<td class="s9 cl rt">99.00 </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="111869233"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1302931188"></a>
chk_if_bscan_ex1_at_reset_then_mode_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="119056130"></a>
chk_if_bscan_ex1_clamp_then_mode_equals_one</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1730983654"></a>
chk_if_bscan_ex1_extest_pulse_then_mode_equals_one</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="464961306"></a>
chk_if_bscan_ex1_extest_tgl_then_mode_equals_one</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="341636928"></a>
chk_if_bscan_ex1_extest_then_mode_equals_one</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1960127063"></a>
chk_if_bscan_ex1_extest_train_then_mode_equals_one</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2139783969"></a>
chk_if_bscan_ex1_highz_then_mode_equals_one</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1892002176"></a>
chk_if_bscan_ex1_intest_then_mode_equals_zero</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="192609694"></a>
chk_if_bscan_ex1_preload_then_mode_equals_zero</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1874596253"></a>
chk_if_bscan_ex1_sample_preload_then_mode_equals_zero</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1351066754"></a>
chk_if_bscan_ex2_at_reset_then_highz_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1989242908"></a>
chk_if_bscan_ex2_clamp_then_highz_equals_zero</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1336322150"></a>
chk_if_bscan_ex2_extest_pulse_then_highz_equals_zero</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="625715674"></a>
chk_if_bscan_ex2_extest_tgl_then_highz_equals_zero</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2064528768"></a>
chk_if_bscan_ex2_extest_then_highz_equals_zero</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1565465559"></a>
chk_if_bscan_ex2_extest_train_then_highz_equals_zero</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="664828465"></a>
chk_if_bscan_ex2_highz_then_highz_equals_one</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="197549234"></a>
chk_if_bscan_ex2_intest_then_highz_equals_zero</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="225002482"></a>
chk_if_bscan_ex2_preload_then_highz_equals_zero</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="843522511"></a>
chk_if_bscan_ex2_sample_preload_then_highz_equals_zero</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1141350613"></a>
chk_if_bscan_ex3_at_reset_then_chainen_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1370813153"></a>
chk_if_bscan_ex3_clamp_then_chainen_equals_one</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1470981269"></a>
chk_if_bscan_ex3_extest_pulse_then_chainen_equals_one</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="511576619"></a>
chk_if_bscan_ex3_extest_tgl_then_chainen_equals_one</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2103956603"></a>
chk_if_bscan_ex3_extest_then_chainen_equals_one</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1241837860"></a>
chk_if_bscan_ex3_extest_train_then_chainen_equals_one</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="888026946"></a>
chk_if_bscan_ex3_highz_then_chainen_equals_one</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="71067309"></a>
chk_if_bscan_ex3_intest_then_chainen_equals_one</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1105066001"></a>
chk_if_bscan_ex3_preload_then_chainen_equals_one</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1951182794"></a>
chk_if_bscan_ex3_sample_preload_then_chainen_equals_one</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1813811854"></a>
chk_if_bscan_ex4_at_reset_then_extogen_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="500310300"></a>
chk_if_bscan_ex4_clamp_then_extogen_equals_zero</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="679067278"></a>
chk_if_bscan_ex4_extest_pulse_then_extogen_equals_zero</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1973198308"></a>
chk_if_bscan_ex4_extest_tgl_then_extogen_equals_one</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="19185164"></a>
chk_if_bscan_ex4_extest_then_extogen_equals_zero</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="449923869"></a>
chk_if_bscan_ex4_extest_train_then_extogen_equals_zero</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1758529799"></a>
chk_if_bscan_ex4_highz_then_extogen_equals_zero</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2052074458"></a>
chk_if_bscan_ex4_intest_then_extogen_equals_zero</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="668221526"></a>
chk_if_bscan_ex4_preload_then_extogen_equals_zero</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1659585347"></a>
chk_if_bscan_ex4_sample_preload_then_extogen_equals_zero</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1130235022"></a>
chk_if_bscan_ex5_at_reset_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1255841538"></a>
chk_if_bscan_ex5_clamp_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="178453490"></a>
chk_if_bscan_ex5_extest_pulse_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="457012172"></a>
chk_if_bscan_ex5_extest_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="407596899"></a>
chk_if_bscan_ex5_extest_train_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="780285659"></a>
chk_if_bscan_ex5_highz_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1805065830"></a>
chk_if_bscan_ex5_intest_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="936527028"></a>
chk_if_bscan_ex5_preload_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1550582653"></a>
chk_if_bscan_ex5_sample_preload_then_extogsig_b_equals_one</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1560373981"></a>
chk_if_bscan_ex5a_extest_tgl_then_extogsig_b_one_when_not_active</td>
<td class="s9 cl rt">80</td>
<td class="s9 cl rt">80</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="282301155"></a>
chk_if_bscan_ex5b_extest_tgl_then_extogsig_b_toggles</td>
<td class="s9 cl rt">439</td>
<td class="s9 cl rt">439</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="937708519"></a>
chk_if_bscan_ex6_at_reset_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="916014901"></a>
chk_if_bscan_ex6_clamp_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1602350368"></a>
chk_if_bscan_ex6_extest_pulse_then_d6select_equals_one</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">2772</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="763780690"></a>
chk_if_bscan_ex6_extest_tgl_then_d6select_equals_zero</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="659484244"></a>
chk_if_bscan_ex6_extest_then_d6select_equals_zero</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1831493777"></a>
chk_if_bscan_ex6_extest_train_then_d6select_equals_one</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">2259</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1342825198"></a>
chk_if_bscan_ex6_highz_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="141933477"></a>
chk_if_bscan_ex6_intest_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1665131517"></a>
chk_if_bscan_ex6_preload_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1365242760"></a>
chk_if_bscan_ex6_sample_preload_then_d6sel_b_equals_zero</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1693693851"></a>
chk_if_bscan_ex7_at_reset_then_d6init_equals_zero</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="676259871"></a>
chk_if_bscan_ex7_clamp_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="565936438"></a>
chk_if_bscan_ex7_extest_pulse_preload_then_d6init_equals_pulse</td>
<td class="s9 cl rt">85375</td>
<td class="s9 cl rt">73</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1824215243"></a>
chk_if_bscan_ex7_extest_tgl_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">519</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="795079847"></a>
chk_if_bscan_ex7_extest_train_preload_then_d6init_equals_pulse</td>
<td class="s9 cl rt">85375</td>
<td class="s9 cl rt">54</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1582580228"></a>
chk_if_bscan_ex7_highz_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="343421277"></a>
chk_if_bscan_ex7_intest_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="670017875"></a>
chk_if_bscan_ex7_preload_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="306651722"></a>
chk_if_bscan_ex7_sample_preload_then_d6init_equals_zero</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="58461040"></a>
chk_if_bscan_ex8_at_reset_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">7682</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1254081236"></a>
chk_if_bscan_ex8_clamp_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">63</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1938426244"></a>
chk_if_bscan_ex8_extest_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">2967</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1019189782"></a>
chk_if_bscan_ex8_extest_pulse_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">85375</td>
<td class="s9 cl rt">276</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1287835267"></a>
chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_equals_one_at_reset</td>
<td class="s9 cl rt">1848</td>
<td class="s9 cl rt">1848</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="873645152"></a>
chk_if_bscan_ex8_extest_train_preload_then_d6actestsig_b_toggles</td>
<td class="s9 cl rt">411</td>
<td class="s9 cl rt">411</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="782045961"></a>
chk_if_bscan_ex8_highz_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">92</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="323651758"></a>
chk_if_bscan_ex8_intest_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">2132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="830486342"></a>
chk_if_bscan_ex8_preload_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">2692</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="360421313"></a>
chk_if_bscan_ex8_sample_preload_then_d6actestsig_b_equals_one</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">132</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1626144031"></a>
chk_if_bscan_ex8a_extest_tgl_then_D6actsig_b_one_when_not_active</td>
<td class="s9 cl rt">80</td>
<td class="s9 cl rt">80</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="826148129"></a>
chk_if_bscan_ex8b_extest_tgl_then_D6actsig_b_toggles</td>
<td class="s9 cl rt">439</td>
<td class="s9 cl rt">439</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="607486994"></a>
chk_if_bscan_ex9_extest_preload_then_d6init_equals_pulse</td>
<td class="s9 cl rt">85375</td>
<td class="s9 cl rt">76</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1577786888"></a>
chk_if_bscan_trainorpulse_then_d6select_equals_1</td>
<td class="s9 cl rt">85375</td>
<td class="s9 cl rt">5155</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="740289889"></a>
chk_stap_bscan_falling_capturedr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="256677091"></a>
chk_stap_bscan_falling_shiftdr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">24552</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="797560989"></a>
chk_stap_bscan_falling_updatedr_clk_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="788861408"></a>
chk_stap_bscan_falling_updatedr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1935518275"></a>
chk_stap_bscan_raising_capturedr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="938551295"></a>
chk_stap_bscan_raising_shiftdr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">24552</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1514887739"></a>
chk_stap_bscan_raising_updatedr_clk_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1984089794"></a>
chk_stap_bscan_raising_updatedr_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">818</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="587611270"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="322588287"></a>
cov_stap_bscan_falling_capturedr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="902983619"></a>
cov_stap_bscan_falling_shiftdr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="734106805"></a>
cov_stap_bscan_falling_updatedr_clk_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1615293448"></a>
cov_stap_bscan_falling_updatedr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="872640099"></a>
cov_stap_bscan_raising_capturedr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="292244767"></a>
cov_stap_bscan_raising_shiftdr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1887730469"></a>
cov_stap_bscan_raising_updatedr_clk_during_posedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="420065062"></a>
cov_stap_bscan_raising_updatedr_during_negedge_clk</td>
<td class="s9 cl rt">170745</td>
<td class="s9 cl rt">409</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_46">
    <li>
      <a href="#inst_tag_46_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_46_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_46_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_46_Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_STAP_RTL_LIB.stap_bscan_assertions">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
