# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/RegFile.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/InsRom.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/Get_newPC.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/Extend.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/DataRam.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/SCPU.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/7_SegLED.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/Xiaodou.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/counter4.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/clock_div.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sources_1/new/Display.v"
verilog xil_defaultlib  "../../../SCPU.srcs/sim_1/new/test2.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
