var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[45.6845, 24.1087, 23.0772, 26.4283, 8.23452], "total":[203985, 394343, 717, 125, 100], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[179950, 358572, 492, 123, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[12524, 15522, 104, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe resources", "type":"group", "children":[{"name":"Pipe (sycl::_V1::ext::intel::pipe<kernel_fpga(sycl::_V1::queue&, std::vector<int, std::allocator<int>)", "type":"resource", "data":[11, 102, 0, 0, 2], "details":[{"type":"text", "text":"Pipe is implemented 32 bits wide by 20 deep."}, {"type":"brief", "text":"32b wide by 20 deep."}, {"type":"text", "text":"Requested depth was 16."}, {"type":"text", "text":"Pipe depth was changed for the following reasons:", "details":[{"type":"text", "text":"instruction scheduling requirements"}, {"type":"text", "text":"nature of underlying FIFO implementation"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"name":"MainKernel", "compute_units":1, "type":"function", "total_percent":[2.28993, 1.38776, 1.01949, 4.23885, 0.131752], "total_kernel_resources":[10117, 17421, 115, 1.5, 87], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (sssp_queue_bram.cpp:117)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"sssp_queue_bram.cpp", "line":117}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"text", "text":"1 register of width 33 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (sssp_queue_bram.cpp:82)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"sssp_queue_bram.cpp", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"text", "text":"1 register of width 33 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (sssp_queue_bram.cpp:96)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"sssp_queue_bram.cpp", "line":96}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6."}]}, {"type":"text", "text":"1 register of width 33 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'pushedCount\' (sssp_queue_bram.cpp:95)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"sssp_queue_bram.cpp", "line":95}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'qsize\' (sssp_queue_bram.cpp:88)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"sssp_queue_bram.cpp", "line":88}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"sssp_queue_bram.cpp:81 (dist)", "type":"resource", "data":[33, 256, 4, 0, 0], "debug":[[{"filename":"sssp_queue_bram.cpp", "line":81}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"8000 bytes", "Implemented size":"8192 bytes", "Memory Usage":"4 RAMs", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"2048 words", "Number of replicates":"1", "Number of private copies":"1", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 8000 bytes, implemented size 8192 bytes, stall-free, 3 reads and 3 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n8000B requested,\\n8192B implemented."}]}, {"name":"MainKernel.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:82", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":82}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:82", "type":"resource", "data":[102, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":82}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B1", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:85", "type":"resource", "data":[35, 24, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":85}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[35, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"sssp_queue_bram.cpp", "line":"81"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:86 > \\npipes.hpp:82", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":86}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 4, 0, 0, 0]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:82", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":82}]]}]}, {"name":"Feedback", "type":"resource", "data":[34, 28, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:82", "type":"resource", "data":[34, 28, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":82}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:82", "type":"resource", "data":[50, 1, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:83", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":83}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"sssp_queue_bram.cpp", "line":"81"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[227, 331, 6, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[227, 331, 6, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[13, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:92", "type":"resource", "data":[13, 11, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":92}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[12, 10, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Iteration Initiation", "type":"resource", "count":1, "data":[12, 10, 0, 0, 0]}]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:90 > \\npipes.hpp:67", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":90}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "children":[{"name":"Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:92", "type":"resource", "data":[77, 1, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":92}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:96", "type":"resource", "data":[541, 2052, 15, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":96}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[505, 2051, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:97", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":97}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[1, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:88", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":88}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:91", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":91}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:95", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":95}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:108", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":108}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:111", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":111}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:112 > \\npipes.hpp:82", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":112}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[495, 782, 6, 0, 15], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[495, 782, 6, 0, 15]}]}, {"name":"Feedback", "type":"resource", "data":[100, 161, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 73, 0, 0, 0]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:103", "type":"resource", "data":[11, 10, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":103}]]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:92", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":92}]]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:95", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":95}]]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:96", "type":"resource", "data":[47, 32, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":96}]]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:97", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":97}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[28, 19, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:96", "type":"resource", "data":[19.5, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":96}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":8, "data":[4.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:97", "type":"resource", "data":[3072, 4299, 42, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":97}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:99", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":99}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"sssp_queue_bram.cpp", "line":"81"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:100", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":100}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"sssp_queue_bram.cpp", "line":"81"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:102", "type":"resource", "data":[3140, 4300, 42, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":102}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:103", "type":"resource", "data":[35.5, 24, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":103}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"sssp_queue_bram.cpp", "line":"81"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:104 > \\npipes.hpp:82", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":104}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 33, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:117", "type":"resource", "data":[1, 33, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":117}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:117", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":117}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[78, 147, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[78, 147, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[34, 28, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:117", "type":"resource", "data":[34, 28, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":117}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:82", "type":"resource", "data":[1, 0.5, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":82}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:117", "type":"resource", "data":[50, 1.5, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":117}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0.5, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:118", "type":"resource", "data":[417, 2169, 0, 0, 31], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":118}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"sssp_queue_bram.cpp", "line":"81"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B8", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1170", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]]}]}]}]}, {"name":"QueueKernel", "compute_units":1, "type":"function", "total_percent":[0.32914, 0.187617, 0.155606, 0.147438, 0], "total_kernel_resources":[1383, 2659, 4, 0, 11], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'front\' (sssp_queue_bram.cpp:45)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"sssp_queue_bram.cpp", "line":45}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'rear\' (sssp_queue_bram.cpp:45)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"sssp_queue_bram.cpp", "line":45}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"sssp_queue_bram.cpp:44 (queue)", "type":"resource", "data":[0, 0, 4, 0, 0], "debug":[[{"filename":"sssp_queue_bram.cpp", "line":44}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"8000 bytes", "Implemented size":"8192 bytes", "Memory Usage":"4 RAMs", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"2048 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 8000 bytes, implemented size 8192 bytes, stall-free, 1 read and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n8000B requested,\\n8192B implemented."}]}, {"name":"QueueKernel.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:46", "type":"resource", "data":[35, 24, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":46}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[35, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"sssp_queue_bram.cpp", "line":"44"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"QueueKernel.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[43, 83, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[43, 83, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[37, 38, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[9, 9, 0, 0, 0]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:45", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":45}]]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:49", "type":"resource", "data":[26, 29, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":49}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:49", "type":"resource", "data":[7, 1.5, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":49}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[3, 0.5, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:51", "type":"resource", "data":[37, 2.5, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":51}]], "children":[{"name":"1-bit Or", "type":"resource", "count":3, "data":[2, 1.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:52", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":52}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"sssp_queue_bram.cpp", "line":"44"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:54 > \\npipes.hpp:49", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":54}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":49}]], "children":[{"name":"Non-Blocking Pipe Write", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:55", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":55}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:61 > \\npipes.hpp:32", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":61}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Non-Blocking Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:63", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":63}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"sssp_queue_bram.cpp", "line":"44"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:67", "type":"resource", "data":[11.5, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":67}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1166 > sssp_queue_bram.cpp:69 > \\npipes.hpp:32", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":69}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "children":[{"name":"Non-Blocking Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"QueueKernel.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1170", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1166 > sssp_queue_bram.cpp:77 > \\npipes.hpp:82", "type":"resource", "data":[5, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":77}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[5, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[12524,15522,104,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,102,0,0,2],"details":[{"text":"Pipe is implemented 32 bits wide by 20 deep.","type":"text"},{"text":"32b wide by 20 deep.","type":"brief"},{"text":"Requested depth was 16.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"},{"text":"nature of underlying FIFO implementation","type":"text"}],"text":"Pipe depth was changed for the following reasons:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (sycl::_V1::ext::intel::pipe<kernel_fpga(sycl::_V1::queue&, std::vector<int, std::allocator<int>)","type":"resource"}],"data":[11,102,0,0,2],"name":"Pipe resources","type":"group"},{"children":[{"data":[255,281,0,0,27],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (sssp_queue_bram.cpp:117)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (sssp_queue_bram.cpp:82)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6.","type":"text"}],"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (sssp_queue_bram.cpp:96)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'pushedCount\' (sssp_queue_bram.cpp:95)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'qsize\' (sssp_queue_bram.cpp:88)","type":"resource"},{"data":[33,256,4,0,0],"details":[{"Additional information":[{"text":"Requested size 8000 bytes, implemented size 8192 bytes, stall-free, 3 reads and 3 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2048 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"8192 bytes","Memory Usage":"4 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"8000 bytes","type":"table"},{"text":"Stall-free,\\n8000B requested,\\n8192B implemented.","type":"brief"}],"name":"sssp_queue_bram.cpp:81 (dist)","type":"resource"},{"children":[{"children":[{"count":2,"data":[0,35,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[3,0.5,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"33-bit Select","type":"resource"}],"data":[153,38.5,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":82}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:82","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":85}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:85","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Pipe Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":86},{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":82}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:86 > \\npipes.hpp:82","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":83}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:83","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Pipe Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":90},{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":67}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:90 > \\npipes.hpp:67","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[46,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[31,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"}],"data":[77,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":92}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:92","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[3,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[505,2051,15,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Load","type":"resource"},{"count":8,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[560.5,2052,15,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":96}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:96","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Load","type":"resource"}],"data":[3104,4299,42,1.5,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":97}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:97","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":91}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:91","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":95}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:95","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":108}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:108","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":111}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:111","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Pipe Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":112},{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":82}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:112 > \\npipes.hpp:82","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":99}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:99","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":100}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:100","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Load","type":"resource"}],"data":[3140,4300,42,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":102}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:102","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Store","type":"resource"}],"data":[35.5,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":103}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:103","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Pipe Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":104},{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":82}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:104 > \\npipes.hpp:82","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[1,33,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0.5,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"33-bit Select","type":"resource"}],"data":[118,35.5,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":117}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:117","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Load","type":"resource"},{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Store","type":"resource"}],"data":[417,2169,0,0,31],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":118}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:118","replace_name":true,"type":"resource"}],"data":[7876,13087,99,1.5,31],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166}]],"name":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp:1166","type":"resource"},{"children":[{"count":5,"data":[810,1271,12,0,19],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[12,10,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Iteration Initiation","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[825,1281,12,0,19],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[10117,17421,115,1.5,87],"debug":[[{"filename":"sssp_queue_bram.cpp","line":81}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"MainKernel","total_kernel_resources":[10117,17421,115,1.5,87],"total_percent":[2.28993,1.38776,1.01949,4.23885,0.131752],"type":"function"},{"children":[{"data":[57,54,0,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'front\' (sssp_queue_bram.cpp:45)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'rear\' (sssp_queue_bram.cpp:45)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 8000 bytes, implemented size 8192 bytes, stall-free, 1 read and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2048 words","Bank width":"32 bits","Implemented size":"8192 bytes","Memory Usage":"4 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"8000 bytes","type":"table"},{"text":"Stall-free,\\n8000B requested,\\n8192B implemented.","type":"brief"}],"name":"sssp_queue_bram.cpp:44 (queue)","type":"resource"},{"children":[{"children":[{"count":1,"data":[35,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":46}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:46","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[3,0.5,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"3-bit Select","type":"resource"}],"data":[7,1.5,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":49}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:49","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[2,1.5,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[37,2.5,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":51}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:51","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":52}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:52","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Non-Blocking Pipe Write","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":54},{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":49}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:54 > \\npipes.hpp:49","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Select","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":55}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:55","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Non-Blocking Pipe Read","type":"resource"}],"data":[1.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":61},{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":32}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:61 > \\npipes.hpp:32","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":63}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:63","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11.5,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":67}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:67","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Non-Blocking Pipe Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":69},{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":32}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:69 > \\npipes.hpp:32","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[5,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1166"}]],"name":"Pipe Write","type":"resource"}],"data":[5,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166},{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp","line":77},{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":82}]],"name":"handler.hpp:1166 > sssp_queue_bram.cpp:77 > \\npipes.hpp:82","replace_name":true,"type":"resource"}],"data":[162,95,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1166}]],"name":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp:1166","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[43,83,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Select","type":"resource"}],"data":[44,83,0,0,0],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[1383,2659,4,0,11],"debug":[[{"filename":"sssp_queue_bram.cpp","line":44}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"QueueKernel","total_kernel_resources":[1383,2659,4,0,11],"total_percent":[0.32914,0.187617,0.155606,0.147438,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[24035,35771,225,1.5,100],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[203985,394343,717,125,100],"total_percent":[45.6845,24.1087,23.0772,26.4283,8.23452],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"QueueKernel", "children":[{"type":"bb", "id":3, "name":"QueueKernel.B0", "children":[{"type":"inst", "id":6, "name":"Store", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":46}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"queue", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":17, "name":"End", "details":[{"type":"table", "Start Cycle":"3", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"3"}]}, {"type":"bb", "id":4, "name":"QueueKernel.B1", "children":[{"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":52}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"queue", "Start Cycle":"2", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":8, "name":"Non-Blocking Pipe Write", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":49}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"20", "Stall-free":"Yes", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":10, "name":"Non-Blocking Pipe Read", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16", "Stall-free":"Yes", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":63}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"queue", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":13, "name":"Non-Blocking Pipe Read", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"16", "Stall-free":"Yes", "Start Cycle":"3", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":18, "name":"Loop Input", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":49}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"19"}]}, {"type":"inst", "id":19, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"9", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":5, "name":"QueueKernel.B2", "children":[{"type":"inst", "id":15, "name":"Pipe Write", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"20", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":20, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":21, "name":"End", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0"}]}, {"type":"csr", "id":22, "name":"Register Map", "debug":[[{"filename":"sssp_queue_bram_fpga_hw.prj/ZTSZ11kernel_fpgaRN4sycl3_V15queueERKSt6vectorIiSaIiEES7_S7_RS5_iiE11QueueKernel_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":23, "name":"start", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":42}]]}, {"type":"interface", "id":24, "name":"done", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":42}]]}, {"type":"interface", "id":25, "name":"busy", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":42}]]}, {"type":"interface", "id":26, "name":"arg_startNode", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":42}]], "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Kernel":"ZTSZ11kernel_fpgaRN4sycl3_V15queueERKSt6vectorIiSaIiEES7_S7_RS5_iiE11QueueKernel"}]}]}, {"type":"memtype", "id":27, "name":"On-chip Memory", "children":[{"type":"memsys", "id":28, "name":"queue", "debug":[[{"filename":"sssp_queue_bram.cpp", "line":44}]], "details":[{"type":"table", "Requested size":"8000 bytes", "Implemented size":"8192 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"2048 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":33, "name":"MainKernel", "children":[{"type":"bb", "id":34, "name":"MainKernel.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":35, "name":"MainKernel.B1", "children":[{"type":"inst", "id":43, "name":"Store", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":85}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dist", "Start Cycle":"0", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":44, "name":"Pipe Write", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":57, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":58, "name":"End", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":36, "name":"MainKernel.B2", "children":[{"type":"inst", "id":45, "name":"Store", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":83}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dist", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":59, "name":"Loop Input", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":82}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"60"}]}, {"type":"inst", "id":60, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":37, "name":"MainKernel.B3", "children":[{"type":"inst", "id":46, "name":"Pipe Read", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"20", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":47, "name":"Load", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":96}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"8", "Latency":"238", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":61, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"64"}]}, {"type":"inst", "id":62, "name":"End", "details":[{"type":"table", "Start Cycle":"249", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"249", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":38, "name":"MainKernel.B4", "children":[{"type":"inst", "id":48, "name":"Pipe Write", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"4", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":63, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":64, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"4", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":39, "name":"MainKernel.B5", "children":[{"type":"inst", "id":49, "name":"Load", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":97}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"9", "Latency":"238", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":50, "name":"Load", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"248", "Latency":"238", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":51, "name":"Load", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":99}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dist", "Start Cycle":"488", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":52, "name":"Load", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":100}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dist", "Start Cycle":"488", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":53, "name":"Store", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":103}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dist", "Start Cycle":"493", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":54, "name":"Pipe Write", "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"497", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":65, "name":"Loop Input", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":96}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"66"}]}, {"type":"inst", "id":66, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"497", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"497", "II":"6", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 6. See Loops Analysis for more information."}]}, {"type":"bb", "id":40, "name":"MainKernel.B6", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":41, "name":"MainKernel.B7", "children":[{"type":"inst", "id":55, "name":"Load", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":118}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dist", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":56, "name":"Store", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":118}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":67, "name":"Loop Input", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":117}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"68"}]}, {"type":"inst", "id":68, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":42, "name":"MainKernel.B8", "details":[{"type":"table", "Latency":"0"}]}, {"type":"csr", "id":69, "name":"Register Map", "debug":[[{"filename":"sssp_queue_bram_fpga_hw.prj/ZTS10MainKernel_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":70, "name":"start", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":80}]]}, {"type":"interface", "id":71, "name":"done", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":80}]]}, {"type":"interface", "id":72, "name":"busy", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":80}]]}, {"type":"interface", "id":73, "name":"arg_numVertices", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":80}]], "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Kernel":"ZTS10MainKernel"}]}, {"type":"interface", "id":74, "name":"arg_startNode", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":80}]], "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Kernel":"ZTS10MainKernel"}]}, {"type":"interface", "id":75, "name":"arg_numNeighboursLookup", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":80}]], "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"ZTS10MainKernel", "Alignment":"1024"}]}, {"type":"interface", "id":76, "name":"arg_adjList", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":80}]], "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"ZTS10MainKernel", "Alignment":"1024"}]}, {"type":"interface", "id":77, "name":"arg_cost", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":80}]], "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"ZTS10MainKernel", "Alignment":"1024"}]}, {"type":"interface", "id":78, "name":"arg_dist_dram", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":80}]], "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"ZTS10MainKernel", "Alignment":"1024"}]}]}, {"type":"memtype", "id":79, "name":"On-chip Memory", "children":[{"type":"memsys", "id":80, "name":"dist", "debug":[[{"filename":"sssp_queue_bram.cpp", "line":81}]], "details":[{"type":"table", "Requested size":"8000 bytes", "Implemented size":"8192 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"2048 words", "Number of replicates":"1", "Number of private copies":"1", "Additional Information":"Running memory at 2x clock to support more concurrent ports", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":87, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"pipe", "id":14, "name":"sycl::_V1::ext::intel::pipe<kernel_fpga(sycl::_V1::queue&, std::vector<int, std::allocator<int>", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":42}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"16"}]}, {"type":"pipe", "id":9, "name":"sycl::_V1::ext::intel::pipe<kernel_fpga(sycl::_V1::queue&, std::vector<int, std::allocator<int>", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":42}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"20"}]}, {"type":"pipe", "id":11, "name":"sycl::_V1::ext::intel::pipe<kernel_fpga(sycl::_V1::queue&, std::vector<int, std::allocator<int>", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":42}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16"}]}], "links":[{"from":8, "to":9}, {"from":11, "to":10}, {"from":14, "to":13}, {"from":15, "to":9}, {"from":23, "to":16}, {"from":21, "to":24}, {"from":16, "to":25, "reverse":2}, {"from":26, "to":16}, {"from":28, "to":7}, {"from":12, "to":28}, {"from":6, "to":28}, {"from":6, "to":17}, {"from":19, "to":18}, {"from":17, "to":18}, {"from":8, "to":19}, {"from":12, "to":19}, {"from":13, "to":19}, {"from":19, "to":20}, {"from":15, "to":21}, {"from":16, "to":6}, {"from":18, "to":7}, {"from":7, "to":8}, {"from":18, "to":10}, {"from":10, "to":12}, {"from":10, "to":13}, {"from":20, "to":15}, {"from":44, "to":11}, {"from":9, "to":46}, {"from":48, "to":14}, {"from":54, "to":11}, {"from":70, "to":34}, {"from":42, "to":71}, {"from":34, "to":72, "reverse":2}, {"from":73, "to":34}, {"from":74, "to":57}, {"from":75, "to":61}, {"from":76, "to":65}, {"from":77, "to":65}, {"from":78, "to":67}, {"from":80, "to":51}, {"from":80, "to":55}, {"from":80, "to":52}, {"from":43, "to":80}, {"from":45, "to":80}, {"from":53, "to":80}, {"from":60, "to":57}, {"from":44, "to":58}, {"from":43, "to":58}, {"from":60, "to":59}, {"from":34, "to":59}, {"from":45, "to":60}, {"from":64, "to":61}, {"from":58, "to":61}, {"from":46, "to":62}, {"from":47, "to":62}, {"from":66, "to":63}, {"from":48, "to":64}, {"from":66, "to":65}, {"from":62, "to":65}, {"from":54, "to":66}, {"from":49, "to":66}, {"from":50, "to":66}, {"from":53, "to":66}, {"from":64, "to":40}, {"from":68, "to":67}, {"from":40, "to":67}, {"from":55, "to":68}, {"from":56, "to":68}, {"from":68, "to":42}, {"from":57, "to":43}, {"from":57, "to":44}, {"from":59, "to":45}, {"from":61, "to":46}, {"from":46, "to":47}, {"from":63, "to":48}, {"from":65, "to":49}, {"from":49, "to":50}, {"from":49, "to":51}, {"from":50, "to":51}, {"from":49, "to":52}, {"from":50, "to":52}, {"from":52, "to":53}, {"from":51, "to":53}, {"from":49, "to":54}, {"from":53, "to":54}, {"from":67, "to":55}, {"from":55, "to":56}, {"from":87, "to":47}, {"from":87, "to":49}, {"from":87, "to":50}, {"from":56, "to":87}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: QueueKernel", "data":["", "", ""], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":42}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: QueueKernel.B1"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"QueueKernel.B1", "data":["Yes", "1", "2"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":49}]], "details":[{"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: MainKernel", "data":["", "", ""], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":80}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: MainKernel.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"MainKernel.B2", "data":["Yes", "1", "1"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":82}]], "details":[{"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"MainKernel.B3", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"MainKernel.B5", "data":["Yes", "~6", "n/a"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":96}]], "details":[{"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"99"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"103"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"100"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"103"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"4.00 clock cycles Load Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"100"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"103"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"102"}]}, {"type":"text", "text":"0.89 clock cycles 32-bit Integer Add Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"102"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L > %L, %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"96"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"103"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit And Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"103"}]}]}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"97"}]}, {"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"102"}]}, {"type":"text", "text":"Pipe Write Operation (%L > %L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"104"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"82"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"MainKernel.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":117}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":"118"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":260, "nodes":[{"name":"MainKernel", "id":2, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"MainKernel.B0", "id":6, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MainKernel.B2", "id":8, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":82}]], "type":"loop"}, {"name":"MainKernel.B1", "id":7, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MainKernel.B3", "id":9, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"249.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":85}]], "type":"loop", "children":[{"name":"MainKernel.B5", "id":11, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"6", "ll":"2", "lt":"497.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":92}]], "type":"loop"}]}, {"name":"MainKernel.B4", "id":10, "af":"194.40", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"4.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MainKernel.B6", "id":12, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MainKernel.B7", "id":13, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"12.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":117}]], "type":"loop"}, {"name":"MainKernel.B8", "id":14, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"QueueKernel", "id":1, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"QueueKernel.B0", "id":3, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"3.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"QueueKernel.B1", "id":4, "af":"216.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"9.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":49}]], "type":"loop"}, {"name":"QueueKernel.B2", "id":5, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"MainKernel", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"QueueKernel", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"MainKernel", "data":[10117, 17421, 115, 1.5, 87], "debug":[[{"filename":"", "line":0}]]}, {"name":"QueueKernel", "data":[1383, 2659, 4, 0, 11], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[11500, 20080, 119, 1, 98]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[12524, 15522, 104, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[179950, 358572, 492, 123, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe resources", "classes":["summary-highlight", "nohover"], "data":[11, 102, 0, 0, 2]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[203985, 394343, 717, 124, 100], "data_percent":[23.8746, 23.0772, 26.4283, 8.23452]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":97}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1166}, {"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "line":102}]]}]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/home/u119070/cgo/elastic-sycl-hls/lsq/LoadStoreQueueBRAM.hpp", "name":"LoadStoreQueueBRAM.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/cgo/elastic-sycl-hls/lsq/LoadStoreQueueBRAM.hpp", "content":"/*\u000ARobert Szafarczyk, Glasgow, 2022\u000A\u000AMemory disambiguation kernel for C/C++/OpenCL/SYCL based HLS.\u000AStore queue with early execution of loads when all preceding stores have\u000Acalculated their addresses.\u000A*/\u000A\u000A#ifndef __LOAD_STORE_QUEUE_BRAM_HPP__\u000A#define __LOAD_STORE_QUEUE_BRAM_HPP__\u000A\u000A#include <sycl/sycl.hpp>\u000A\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A\u000A#include \"constexpr_math.hpp\"\u000A#include \"pipe_utils.hpp\"\u000A#include \"unrolled_loop.hpp\"\u000A#include \"tuple.hpp\"\u000A\u000Ausing namespace sycl;\u000Ausing namespace fpga_tools;\u000A\u000A// All our kernels don't have aliasing memory and don't need OpenCL ids.\u000A#ifndef KERNEL_PRAGMAS\u000A#define KERNEL_PRAGMAS [[intel::kernel_args_restrict]] [[intel::max_global_work_dim(0)]]\u000A#endif\u000A\u000Ausing addr_bram_t = int;\u000A\u000Aconstexpr addr_bram_t INVALID_BRAM_ADDR = -1;\u000A\u000Atemplate <typename T>\u000Astruct tagged_val_lsq_bram_t { T value; uint tag; bool valid; };\u000A\u000Astruct st_req_lsq_bram_t { addr_bram_t addr; uint tag; };\u000Astruct ld_req_lsq_bram_t { \u000A  addr_bram_t addr; uint tag;\u000A  // A load tag is used as a selected in LoadReqInMux. After the mux, the field is\u000A  // changed to the port to which the load value should be returned.\u000A  uint port_ldtag_union;\u000A};\u000A\u000Atemplate <typename LSQ_ID>\u000Aclass LSQ_BRAM;\u000A\u000Atemplate <typename LSQ_ID>\u000Aclass LoadReqInMux;\u000A\u000Atemplate <typename LSQ_ID>\u000Aclass StoreReqInMux;\u000A\u000Atemplate <typename LSQ_ID>\u000Aclass StoreValInMux;\u000A\u000A// Applaying [[optnone]] to StreamingMemory doesn't apply the attribute to \u000A// nested lambdas, so apply the attribute to a range of source code.\u000A#pragma clang attribute push (__attribute__((optnone)), apply_to=function)\u000A\u000A/// Always evaluates to true. Intended for creating artificial dependencies.\u000Atemplate <typename T>\u000A[[clang::optnone]] bool mk_dependency(T dep_src) {\u000A  volatile int tmp = reinterpret_cast<int8_t &>(dep_src);\u000A  return !((tmp << 1 == tmp) && (tmp != 0));\u000A}\u000A\u000Atemplate <typename value_t, typename ld_req_pipes, typename ld_val_pipes,\u000A          typename st_req_pipes, typename st_val_pipes,\u000A          typename end_signal_pipe, bool USE_SPECULATION, uint ARRAY_SIZE,\u000A          uint NUM_LDS, uint NUM_ST_REQ, uint NUM_ST_VAL, uint LD_Q_SIZE = 4,\u000A          uint ST_Q_SIZE = 8>\u000A[[clang::optnone]] event LoadStoreQueueBRAM(queue &q) {\u000A  assert(LD_Q_SIZE >= 2 && \"Load queue size must be at least 2.\");\u000A  assert(ST_Q_SIZE >= 2 && \"Store queue size must be at least 2.\");\u000A\u000A  // Beyond 3, the we would need an additional pipeline stage in the LSQ.\u000A  constexpr int MAX_INLINED_ST_VAL_MUX = 3;\u000A  constexpr bool USE_ST_VAL_MUX_KERNEL = NUM_ST_VAL > MAX_INLINED_ST_VAL_MUX;\u000A  constexpr bool USE_ST_VAL_MUX_INLINED = !USE_ST_VAL_MUX_KERNEL && \u000A                                           NUM_ST_VAL > 1;\u000A  constexpr bool USE_ST_REQ_MUX_KERNEL = NUM_ST_REQ > 1;\u000A  constexpr bool USE_LD_MUX = NUM_LDS > 1;\u000A\u000A  // Multiple store requests/values are muxed when coming into the LSQ.\u000A  using st_req_pipe = pipe<class st_req_pipe_mux_, st_req_lsq_bram_t, NUM_ST_REQ>;\u000A  using st_req_mux_end_signal = pipe<class st_req_mux_end_signal_, bool>;\u000A  if constexpr (USE_ST_REQ_MUX_KERNEL) {\u000A    q.single_task<StoreReqInMux<end_signal_pipe>>([=]() KERNEL_PRAGMAS {\u000A      // The expected next tag, always increasing by one.\u000A      uint next_tag = 1;\u000A\u000A      NTuple<st_req_lsq_bram_t, NUM_ST_REQ> st_req_tuple;\u000A      NTuple<bool, NUM_ST_REQ> read_succ_tuple;\u000A      UnrolledLoop<NUM_ST_REQ>([&](auto k){\u000A        st_req_tuple.template get<k>() = st_req_lsq_bram_t{0, 0u};\u000A        read_succ_tuple.template get<k>() = false;\u000A      });\u000A\u000A      bool end_signal = false;\u000A      [[intel::initiation_interval(1)]] \u000A      [[intel::speculated_iterations(0)]]\u000A      while (!end_signal) {\u000A        st_req_mux_end_signal::read(end_signal);\u000A\u000A        // Choose one, based on tag.\u000A        bool is_req_valid = false;\u000A        st_req_lsq_bram_t req_to_write;\u000A        UnrolledLoop<NUM_ST_REQ>([&](auto k) {\u000A          auto& read_succ = read_succ_tuple. template get<k>();\u000A          auto& st_req = st_req_tuple. template get<k>();\u000A          // Only one will match.\u000A          if (read_succ) { \u000A            if (st_req.tag == next_tag) {\u000A              is_req_valid = true;\u000A              read_succ = false;\u000A              req_to_write = st_req;\u000A            }\u000A          } else {\u000A            st_req = st_req_pipes:: template PipeAt<k>::read(read_succ);\u000A          }\u000A        });\u000A\u000A        if (is_req_valid) {\u000A          st_req_pipe::write(req_to_write);\u000A          next_tag++;\u000A        }\u000A      }\u000A    });\u000A  }\u000A\u000A  using st_val_pipe = pipe<class st_val_pipe_mux_, tagged_val_lsq_bram_t<value_t>, NUM_ST_VAL>;\u000A  using st_val_mux_end_signal = pipe<class st_val_mux_end_signal_, bool>;\u000A  if constexpr (USE_ST_VAL_MUX_KERNEL) {\u000A    q.single_task<StoreValInMux<end_signal_pipe>>([=]() KERNEL_PRAGMAS {\u000A      // The expected next tag, always increasing by one.\u000A      uint next_tag = 1;\u000A\u000A      NTuple<tagged_val_lsq_bram_t<value_t>, NUM_ST_VAL> st_val_tuple;\u000A      NTuple<bool, NUM_ST_VAL> read_succ_tuple;\u000A      UnrolledLoop<NUM_ST_VAL>([&](auto k) {\u000A        st_val_tuple.template get<k>() = tagged_val_lsq_bram_t<value_t>{0, 0u};\u000A        read_succ_tuple.template get<k>() = false;\u000A      });\u000A\u000A      bool end_signal = false;\u000A      [[intel::initiation_interval(1)]] \u000A      [[intel::speculated_iterations(0)]]\u000A      while (!end_signal) {\u000A        st_val_mux_end_signal::read(end_signal);\u000A\u000A        // Choose one, based on tag.\u000A        bool is_val_valid = false;\u000A        tagged_val_lsq_bram_t<value_t> val_to_write;\u000A        UnrolledLoop<NUM_ST_VAL>([&](auto k) {\u000A          auto &read_succ = read_succ_tuple.template get<k>();\u000A          auto &st_val = st_val_tuple.template get<k>();\u000A          // Only one will match.\u000A          if (read_succ) {\u000A            if (st_val.tag == next_tag) {\u000A              is_val_valid = true;\u000A              read_succ = false;\u000A              val_to_write = st_val;\u000A            }\u000A          } else {\u000A            st_val = st_val_pipes::template PipeAt<k>::read(read_succ);\u000A          }\u000A        });\u000A\u000A        if (is_val_valid) {\u000A          st_val_pipe::write(val_to_write);\u000A          next_tag++;\u000A        }\u000A      }\u000A    });\u000A  } \u000A\u000A  // Multiple loads are also muxed when coming into the BRAM LSQ.\u000A  using ld_req_pipe = pipe<class ld_req_pipe_mux_, ld_req_lsq_bram_t, NUM_LDS>;\u000A  using ld_req_mux_end_signal = pipe<class ld_req_mux_end_signal_, bool>;\u000A  if constexpr (USE_LD_MUX) {\u000A    q.single_task<LoadReqInMux<end_signal_pipe>>([=]() KERNEL_PRAGMAS {\u000A      // The expected next tag, always increasing by one. Loads start at 0.\u000A      uint next_ld_tag = 0;\u000A\u000A      NTuple<ld_req_lsq_bram_t, NUM_LDS> ld_req_tuple;\u000A      NTuple<bool, NUM_LDS> read_succ_tuple;\u000A      UnrolledLoop<NUM_LDS>([&](auto k) {\u000A        read_succ_tuple.template get<k>() = false;\u000A        ld_req_tuple.template get<k>() = ld_req_lsq_bram_t{0, 0u, 0u};\u000A      });\u000A\u000A      bool end_signal = false;\u000A      [[intel::initiation_interval(1)]] \u000A      [[intel::speculated_iterations(0)]]\u000A      while (!end_signal) {\u000A        ld_req_mux_end_signal::read(end_signal);\u000A\u000A        // Choose one, based on tag.\u000A        bool is_req_valid = false;\u000A        ld_req_lsq_bram_t req_to_write;\u000A        UnrolledLoop<NUM_LDS>([&](auto k) {\u000A          auto& read_succ = read_succ_tuple. template get<k>();\u000A          auto& ld_req = ld_req_tuple. template get<k>();\u000A          // Only one will match.\u000A          if (read_succ) { \u000A            if (ld_req.port_ldtag_union == next_ld_tag) {\u000A              is_req_valid = true;\u000A              read_succ = false;\u000A              req_to_write = ld_req;\u000A              // Attach port to this request. ld_tag can be discarded here.\u000A              req_to_write.port_ldtag_union = k;\u000A            }\u000A          } else {\u000A            ld_req = ld_req_pipes:: template PipeAt<k>::read(read_succ);\u000A          }\u000A        });\u000A\u000A        if (is_req_valid) {\u000A          ld_req_pipe::write(req_to_write);\u000A          next_ld_tag++;\u000A        }\u000A      }\u000A    });\u000A  }\u000A  \u000A  auto lsqEvent = q.submit([&](handler &hnd) {\u000A    hnd.single_task<LSQ_BRAM<end_signal_pipe>>([=]() KERNEL_PRAGMAS {\u000A      // Dual port memory, capable of 1 rd and 1 wr per cycle.\u000A      [[intel::singlepump]] \u000A      [[intel::max_replicates(1)]] \u000A      [[intel::numbanks(1)]] \u000A      value_t DATA[ARRAY_SIZE];\u000A\u000A      // Registers for store logic.\u000A      [[intel::fpga_register]] addr_bram_t st_alloc_addr[ST_Q_SIZE];\u000A      [[intel::fpga_register]] bool st_alloc_addr_valid[ST_Q_SIZE];\u000A      [[intel::fpga_register]] uint st_alloc_tag[ST_Q_SIZE];\u000A      uint last_st_req_tag = 0;\u000A      // Initialize store allocation queue with invalid entries.\u000A      #pragma unroll\u000A      for (int i = 0; i < ST_Q_SIZE; ++i) {\u000A        st_alloc_addr[i] = INVALID_BRAM_ADDR;\u000A        st_alloc_tag[i] = 0u;\u000A        st_alloc_addr_valid[i] = false;\u000A      }\u000A\u000A      // Registers for load logic. \u000A      [[intel::fpga_register]] addr_bram_t ld_addr[LD_Q_SIZE];\u000A      [[intel::fpga_register]] uint ld_tag[LD_Q_SIZE];\u000A      [[intel::fpga_register]] bool ld_addr_valid[LD_Q_SIZE];\u000A      [[intel::fpga_register]] bool ld_val_valid[LD_Q_SIZE];\u000A      [[intel::fpga_register]] bool ld_is_safe[LD_Q_SIZE];\u000A      [[intel::fpga_register]] uint ld_port[LD_Q_SIZE]; // used if NUM_LDS>1\u000A      #pragma unroll\u000A      for (int i = 0; i < LD_Q_SIZE; ++i) {\u000A        ld_addr[i] = 0;\u000A        ld_tag[i] = 0u;\u000A        ld_addr_valid[i] = false;\u000A        ld_val_valid[i] = false;\u000A        ld_is_safe[i] = false;\u000A        ld_port[i] = 0u;\u000A      }\u000A\u000A      // Only the head of load queue will have values.\u000A      value_t ld_val;\u000A      value_t ld_memory_val;\u000A\u000A      // When to stop the LSQ.\u000A      bool end_signal = false;\u000A      \u000A      // Used if NUM_STS > 1. st_reqs and st_vals are muxed based on tag.\u000A      tagged_val_lsq_bram_t<value_t> st_val_read[NUM_ST_VAL];\u000A      bool st_val_read_succ[NUM_ST_VAL];\u000A      uint next_st_val_tag = 1;\u000A      #pragma unroll\u000A      for (int i = 0; i < NUM_ST_VAL; ++i) st_val_read_succ[i] = false;\u000A\u000A      // Used if NUM_LDS > 1. ld_req is muxed based on the ld_tag. For a ld_req\u000A      // read from port 'k', the later ld_val will also be written to port 'k'.\u000A      ld_req_lsq_bram_t ld_req_read[NUM_LDS];\u000A      bool ld_req_read_succ[NUM_LDS];\u000A\u000A      [[maybe_unused]] uint cycle = 0; // used for debug\u000A\u000A      [[intel::ivdep(DATA)]]\u000A      [[intel::initiation_interval(1)]] \u000A      [[intel::speculated_iterations(0)]]\u000A      while (!end_signal) { // no stalls in loop, II=1\u000A        // cycle++;\u000A\u000A        // Only listen for end signal if store queue is empty.\u000A        if (!st_alloc_addr_valid[0]) \u000A          end_signal_pipe::read(end_signal);\u000A        \u000A        // Load from memory on every cycle. Value is discarded if not needed.\u000A        // If a load and store happen on the same cycle (possible since this is\u000A        // a pipelined loop), then the load gets the OLD_DATA (before store).\u000A        // This is configured by a parameter in the altera RAM IP.\u000A        ld_memory_val = DATA[ld_addr[0]];\u000A\u000A        /* Rule for storing to memory. */\u000A        // Store to memory if a value for a valid allocation arrives.\u000A        // The store is scheduled one cycle after the load (achieved by\u000A        // introducing an artificial constrol dependency between the loaded\u000A        // value and the store to force the scheduler.)\u000A        bool st_val_arrived = false, st_val_valid = false;\u000A        value_t st_val;\u000A        if (st_alloc_addr_valid[0]) {\u000A          if constexpr (USE_ST_VAL_MUX_INLINED) {\u000A            // Store value mux based on tag.\u000A            UnrolledLoop<NUM_ST_VAL>([&](auto k) {\u000A              if (st_val_read_succ[k]) {\u000A                if (st_val_read[k].tag == next_st_val_tag) {\u000A                  st_val_read_succ[k] = false;\u000A                  st_val_arrived = true;\u000A                  st_val = st_val_read[k].value;\u000A                  if constexpr (USE_SPECULATION) \u000A                    st_val_valid = st_val_read[k].valid;\u000A                  else\u000A                    st_val_valid = true;\u000A                }\u000A              } else {\u000A                st_val_read[k] =\u000A                    st_val_pipes::template PipeAt<k>::read(st_val_read_succ[k]);\u000A              }\u000A            });\u000A\u000A            if (st_val_arrived) \u000A              next_st_val_tag++;\u000A          } else {\u000A            tagged_val_lsq_bram_t<value_t> _rd;\u000A            if constexpr (USE_ST_VAL_MUX_KERNEL) \u000A              _rd = st_val_pipe::read(st_val_arrived);\u000A            else\u000A              _rd = st_val_pipes::template PipeAt<0>::read(st_val_arrived);\u000A\u000A            st_val = _rd.value;\u000A            if constexpr (USE_SPECULATION)\u000A              st_val_valid = _rd.valid;\u000A            else\u000A              st_val_valid = true;\u000A          }\u000A\u000A          // Optional support for speculative address allocations. \u000A          // If enabled, then the store value needs a valid bit to commit.\u000A          if constexpr (USE_SPECULATION) \u000A            st_val_valid = st_val_arrived && st_val_valid; \u000A          else\u000A            st_val_valid = st_val_arrived;\u000A\u000A          if (st_val_valid) {\u000A            // Force the scheduler to exec the store one cycle after the load.\u000A            if (mk_dependency(ld_memory_val)) \u000A              DATA[st_alloc_addr[0]] = st_val;\u000A          }\u000A        }\u000A        /* End Rule for storing to memory. */\u000A\u000A        /* Rule for returning load value to client. */\u000A        value_t bypass_val = st_val;\u000A        // We only need a bypass for the st value that arrives on this cycle.\u000A        // Any earlier st value would have already been commited to memory.\u000A        bool is_bypass = (st_val_valid && st_alloc_addr[0] == ld_addr[0] &&\u000A                          st_alloc_tag[0] == ld_tag[0]);\u000A        if (ld_addr_valid[0] && (is_bypass || ld_is_safe[0])) {\u000A          if (!ld_val_valid[0]) {\u000A            ld_val = is_bypass ? bypass_val : ld_memory_val;\u000A            ld_val_valid[0] = true;\u000A          }\u000A\u000A          bool pipe_succ = false;\u000A          if constexpr (USE_LD_MUX) {\u000A            // Write back to the correct port.\u000A            UnrolledLoop<NUM_LDS>([&](auto k) {\u000A              if (ld_port[0] == k)  \u000A                ld_val_pipes:: template PipeAt<k>::write(ld_val, pipe_succ);\u000A            });\u000A          } else {\u000A            ld_val_pipes:: template PipeAt<0>::write(ld_val, pipe_succ);\u000A          }\u000A\u000A          if (pipe_succ) {\u000A            ld_addr_valid[0] = false;\u000A            ld_val_valid[0] = false;\u000A            ld_port[0] = NUM_LDS + 1;\u000A          }\u000A        }\u000A        /* End Rule writing the ld_return value to a pipe. */\u000A\u000A        /* Rule for reading a load requst from a pipe. */\u000A        if (!ld_addr_valid[LD_Q_SIZE-1]) {\u000A          bool ld_req_valid = false;\u000A          ld_req_lsq_bram_t ld_req;\u000A          if constexpr (USE_LD_MUX)\u000A            ld_req = ld_req_pipe::read(ld_req_valid);\u000A          else\u000A            ld_req = ld_req_pipes::template PipeAt<0>::read(ld_req_valid);\u000A\u000A          if (ld_req_valid) {\u000A            ld_addr[LD_Q_SIZE - 1] = ld_req.addr;\u000A            ld_tag[LD_Q_SIZE - 1] = ld_req.tag;\u000A            ld_addr_valid[LD_Q_SIZE - 1] = true;\u000A            ld_port[LD_Q_SIZE - 1] = ld_req.port_ldtag_union;\u000A          }\u000A        }\u000A        /* End Rule for reading a load requst from a pipe. */\u000A\u000A        /* Rule for setting ld_is_safe flag (only first two entries).*/\u000A        UnrolledLoop<2>([&](auto iLd) {\u000A          // Only if ld_addr is valid, and if previous store addresses arrived.\u000A          if (ld_addr_valid[iLd] && ld_tag[iLd] <= last_st_req_tag) {\u000A            bool match[ST_Q_SIZE];\u000A            #pragma unroll\u000A            for (int i = 0; i < ST_Q_SIZE; ++i) {\u000A              match[i] = (st_alloc_addr[i] == ld_addr[iLd] && \u000A                          st_alloc_tag[i] <= ld_tag[iLd]);\u000A            }\u000A\u000A            bool ld_wait = false;\u000A            #pragma unroll\u000A            for (int i = 0; i < ST_Q_SIZE; ++i)\u000A              ld_wait |= match[i];\u000A\u000A            // Once a load is marked as safe, it cannot go back to unsafe.\u000A            if (!ld_wait) \u000A              ld_is_safe[iLd] = true;\u000A          }\u000A        });\u000A        /* End Rule for setting ld_is_safe flag.*/\u000A\u000A        // /* Rule for load queue shift.*/\u000A        if (!ld_addr_valid[0]) {\u000A          UnrolledLoop<LD_Q_SIZE - 1>([&](auto i) {\u000A            ld_addr[i] = ld_addr[i + 1];\u000A            ld_tag[i] = ld_tag[i + 1];\u000A            ld_addr_valid[i] = ld_addr_valid[i + 1];\u000A            ld_val_valid[i] = ld_val_valid[i + 1];\u000A            ld_is_safe[i] = ld_is_safe[i + 1];\u000A            ld_port[i] = ld_port[i + 1];\u000A          });\u000A          ld_addr[LD_Q_SIZE - 1] = 0;\u000A          ld_tag[LD_Q_SIZE - 1] = 0u;\u000A          ld_addr_valid[LD_Q_SIZE - 1] = false;\u000A          ld_val_valid[LD_Q_SIZE - 1] = false;\u000A          ld_is_safe[LD_Q_SIZE - 1] = false;\u000A          ld_port[LD_Q_SIZE - 1] = NUM_LDS + 1;\u000A        }\u000A        /* End Rule for load queue shift register shift.*/\u000A\u000A        /* Rule for store request pipe read and store_q shift register shift.*/\u000A        if (st_val_arrived || !st_alloc_addr_valid[0]) {\u000A          uint next_tag;\u000A          addr_bram_t next_addr = INVALID_BRAM_ADDR;\u000A          bool st_req_valid = false;\u000A          st_req_lsq_bram_t st_req;\u000A\u000A          if constexpr (USE_ST_REQ_MUX_KERNEL)\u000A            st_req = st_req_pipe::read(st_req_valid);\u000A          else\u000A            st_req = st_req_pipes:: template PipeAt<0>::read(st_req_valid);\u000A\u000A          if (st_req_valid) {\u000A            next_addr = st_req.addr;\u000A            next_tag = st_req.tag;\u000A            last_st_req_tag = st_req.tag;\u000A          }\u000A\u000A          #pragma unroll\u000A          for (int i = 0; i < ST_Q_SIZE-1; ++i) {\u000A            st_alloc_addr[i] = st_alloc_addr[i + 1];\u000A            st_alloc_addr_valid[i] = st_alloc_addr_valid[i + 1];\u000A            st_alloc_tag[i] = st_alloc_tag[i + 1];\u000A          }\u000A          st_alloc_addr[ST_Q_SIZE - 1] = next_addr;\u000A          st_alloc_addr_valid[ST_Q_SIZE - 1] = st_req_valid;\u000A          st_alloc_tag[ST_Q_SIZE - 1] = next_tag;\u000A        }\u000A        /* End Rule for store request pipe read and store_q shift register.*/\u000A\u000A      } // End main loop\u000A    \u000A      // Terminate muxes.\u000A      if constexpr (USE_ST_REQ_MUX_KERNEL) \u000A        st_req_mux_end_signal::write(0);\u000A      if constexpr (USE_ST_VAL_MUX_KERNEL) \u000A        st_val_mux_end_signal::write(0);\u000A      if constexpr (USE_LD_MUX) \u000A        ld_req_mux_end_signal::write(0);\u000A    });\u000A  });\u000A\u000A  return lsqEvent;\u000A}\u000A\u000A#pragma clang attribute pop\u000A\u000A#endif // __LOAD_STORE_QUEUE_BRAM_HPP__\u000A"}, {"path":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/constexpr_math.hpp", "name":"constexpr_math.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/constexpr_math.hpp", "content":"#ifndef __CONSTEXPR_MATH__\u000A#define __CONSTEXPR_MATH__\u000A\u000A//\u000A// This file contains various helper C++ metaprogramming math functions that\u000A// are useful across various designs.\u000A//\u000A\u000A#include <limits>\u000A#include <type_traits>\u000A\u000Anamespace fpga_tools {\u000A\u000A// returns the absolute value of 'x'\u000Atemplate <typename T>\u000Aconstexpr T Abs(T x) { return (x < 0) ? -x : x; }\u000A\u000A// returns the minimum of 'a' and 'b'.\u000A// The type, 'T', must have an operator<\u000Atemplate <typename T>\u000Aconstexpr T Min(T a, T b) { return (a < b) ? a : b; }\u000A\u000A// returns the maximum of 'a' and 'b'.\u000A// The type, 'T', must have an operator>\u000Atemplate <typename T>\u000Aconstexpr T Max(T a, T b) { return (a > b) ? a : b; }\u000A\u000A// rounds up to the nearest multiple of of 'multiple'\u000A// only works for positive numbers\u000Atemplate <typename T>\u000Aconstexpr T RoundUpToMultiple(T num, T multiple) {\u000A  static_assert(std::is_integral_v<T>);\u000A  static_assert(std::is_unsigned_v<T>);\u000A  if (multiple == 0) {\u000A    return num;\u000A  }\u000A\u000A  int remainder = num % multiple;\u000A  if (remainder == 0) {\u000A    return num;\u000A  } else {\u000A    return num + multiple - remainder;\u000A  }\u000A}\u000A\u000A// returns n^2\u000Atemplate <typename T>\u000Aconstexpr T Pow2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  return (n < 0) ? (T(1) << (-n)) : (T(1) << n);\u000A}\u000A\u000A// returns whether abs(n) is a power of 2\u000Atemplate <typename T>\u000Aconstexpr bool IsPow2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  if (n < 0) n = -n;\u000A  return (n != 0) && ((n & (n - 1)) == 0);\u000A}\u000A\u000A// returns log2(n) rounding down\u000Atemplate <typename T>\u000Aconstexpr T Log2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  if (n < 2) {\u000A    return T(0);\u000A  } else {\u000A    T ret = 0;\u000A    while (n >= 2) {\u000A      ret++;\u000A      n /= 2;\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// returns log(2) rounded up\u000Atemplate <typename T>\u000Astatic constexpr T CeilLog2(T n) {\u000A  return ((n == 1) ? T(0) : Log2(n - 1) + T(1));\u000A}\u000A\u000A\u000A// returns the number of bits required to encode all the values between 0 and N\u000Atemplate <unsigned int n>\u000Astatic constexpr unsigned int BitsForMaxValue() {\u000A  return CeilLog2(n + 1);\u000A}\u000A\u000A\u000A// return 'n' rounded up to the nearest power of 2\u000Atemplate <typename T>\u000Aconstexpr T RoundUpPow2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  static_assert(std::is_unsigned_v<T>);\u000A  if (n == 0) {\u000A    return 2;\u000A  } else if (IsPow2(n)) {\u000A    return n;\u000A  } else {\u000A    return T(1) << (Log2(n) + 1);\u000A  }\u000A}\u000A\u000A// computes x^y where y must be an integer (positive or negative)\u000Aconstexpr double Pow(double x, int y) {\u000A  if (y == 0) {\u000A    // x^0 = 1\u000A    return 1.0;\u000A  } else {\u000A    // handle both y < 0 and y > 0 by changing loop bound and multiply value\u000A    bool y_is_negative = (y < 0);\u000A    double mult_val = y_is_negative ? (1/x) : x;\u000A    int loop_bound = y_is_negative ? -y : y;\u000A\u000A    double ret = 1.0;\u000A    for (int i = 0; i < loop_bound; i++) {\u000A      ret *= mult_val;\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// estimates e^(x) for x >= 0 using a taylor series expansion\u000A// https://en.wikipedia.org/wiki/Taylor_series\u000Aconstexpr double Exp(double x, unsigned taylor_terms=32) {\u000A  double factorial = 1.0;\u000A  double power = 1.0;\u000A  double answer = 1.0;\u000A\u000A  for(int i = 1; i < taylor_terms-1; i++) {\u000A    power *= x;\u000A    factorial *= i;\u000A    answer += power / factorial;\u000A  }\u000A  return answer;\u000A}\u000A\u000A// Scale significand using floating-point base exponent\u000A// see: http://www.cplusplus.com/reference/cmath/scalbn/\u000Aconstexpr float Scalbn(float value, int exponent) {\u000A  if (exponent == 0) {\u000A    return value;\u000A  } else {\u000A    float ret = value;\u000A    while(exponent != 0) {\u000A      if (exponent > 0) {\u000A        ret *= 2;\u000A        exponent--;\u000A      } else {\u000A        ret /= 2;\u000A        exponent++;\u000A      }\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// extract the exponent from a 32-bit float\u000Aconstexpr int FP32ExtractExponent(float x) {\u000A  if (x == 0) {\u000A    return 0;\u000A  } else {\u000A    float ret = 0;\u000A    float abs_x = Abs(x);\u000A    while (abs_x >= 2 || abs_x < 1) {\u000A      bool abs_x_gte_2 = (abs_x >= 2);\u000A      ret += (abs_x_gte_2 ? 1 : -1);\u000A      x = (abs_x_gte_2 ? (x/2) : (x*2));\u000A      abs_x = Abs(x);\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// extract the mantissa from a 32-bit float\u000Aconstexpr int FP32ExtractMantissa(float x) {\u000A  // remove hidden 1 and bias the exponent to get integer\u000A  //#pragma clang fp contract(off)\u000A  //return (Abs(x) < std::numeric_limits<float>::infinity()) ?\u000A  //        Scalbn(Scalbn(Abs(x),-FP32ExtractExponent(x))-1,23) : 0;\u000A  return Scalbn(Scalbn(Abs(x),-FP32ExtractExponent(x))-1,23);\u000A}\u000A\u000A}  // namespace fpga_tools\u000A\u000A#endif /* __CONSTEXPR_MATH__ */\u000A"}, {"path":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/device_print.hpp", "name":"device_print.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/device_print.hpp", "content":"#ifndef __DEVICE_PRINT__\u000A#define __DEVICE_PRINT__\u000A\u000A#ifdef __SYCL_DEVICE_ONLY__\u000A  #define CL_CONSTANT __attribute__((opencl_constant))\u000A#else\u000A  #define CL_CONSTANT\u000A#endif\u000A#define PRINTF(format, ...) { \\\u000A            static const CL_CONSTANT char _format[] = format; \\\u000A            sycl::ext::oneapi::experimental::printf(_format, ## __VA_ARGS__); }\u000A\u000A#endif /* __DEVICE_PRINT__ */"}, {"path":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/exception_handler.hpp", "name":"exception_handler.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/exception_handler.hpp", "content":"#ifndef __EXCEPTIONHANDLER_HPP__\u000A#define __EXCEPTIONHANDLER_HPP__\u000A#include <sycl/sycl.hpp>\u000A#include <exception>\u000A#include <iostream>\u000A\u000Avoid exception_handler(sycl::exception_list exceptions) {\u000A  for (std::exception_ptr const &e : exceptions) {\u000A    try {\u000A      std::rethrow_exception(e);\u000A    } catch (sycl::exception const &e) {\u000A      std::cout << \"Caught asynchronous SYCL exception:\\n\"\u000A                << e.what() << std::endl;\u000A    }\u000A  }\u000A}\u000A\u000A\u000A#endif //__EXCEPTIONHANDLER_HPP__\u000A"}, {"path":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/memory_utils.hpp", "name":"memory_utils.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/memory_utils.hpp", "content":"#ifndef __MEMORY_UTILS_HPP__\u000A#define __MEMORY_UTILS_HPP__\u000A\u000A#include <type_traits>\u000A\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A#include <sycl/sycl.hpp>\u000A\u000A#include \"metaprogramming_utils.hpp\"\u000A\u000A//\u000A// The utilities in this file are used for converting streaming data to/from\u000A// memory from/to a pipe.\u000A//\u000A\u000Anamespace fpga_tools {\u000A\u000Anamespace detail {\u000A\u000A//\u000A// Helper to check if a SYCL pipe and pointer have the same base type\u000A//\u000Atemplate <typename PipeT, typename PtrT>\u000Astruct pipe_and_pointer_have_same_base {\u000A  using PipeBaseT =\u000A      std::conditional_t<fpga_tools::has_subscript_v<PipeT>,\u000A                         std::decay_t<decltype(std::declval<PipeT>()[0])>,\u000A                         PipeT>;\u000A  using PtrBaseT = std::decay_t<decltype(std::declval<PtrT>()[0])>;\u000A  static constexpr bool value = std::is_same_v<PipeBaseT, PtrBaseT>;\u000A};\u000A\u000Atemplate <typename PipeT, typename PtrT>\u000Ainline constexpr bool pipe_and_pointer_have_same_base_v =\u000A    pipe_and_pointer_have_same_base<PipeT, PtrT>::value;\u000A\u000A//\u000A// Streams data from 'in_ptr' into 'Pipe', 'elements_per_cycle' elements at a\u000A// time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid MemoryToPipeRemainder(PtrT in_ptr, size_t full_count,\u000A                           size_t remainder_count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < full_count; i++) {\u000A    PipeT pipe_data;\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      pipe_data[j] = in_ptr[i * elements_per_cycle + j];\u000A    }\u000A    Pipe::write(pipe_data);\u000A  }\u000A\u000A  PipeT pipe_data;\u000A  for (size_t i = 0; i < remainder_count; i++) {\u000A    pipe_data[i] = in_ptr[full_count * elements_per_cycle + i];\u000A  }\u000A  Pipe::write(pipe_data);\u000A}\u000A\u000A//\u000A// Streams data from 'in_ptr' into 'Pipe', 'elements_per_cycle' elements at a\u000A// time with the guarantee that 'elements_per_cycle' is a multiple of 'count'\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid MemoryToPipeNoRemainder(PtrT in_ptr, size_t count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    PipeT pipe_data;\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      pipe_data[j] = in_ptr[i * elements_per_cycle + j];\u000A    }\u000A    Pipe::write(pipe_data);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from 'Pipe' to 'out_ptr', 'elements_per_cycle' elements at a\u000A// time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid PipeToMemoryRemainder(PtrT out_ptr, size_t full_count,\u000A                           size_t remainder_count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < full_count; i++) {\u000A    auto pipe_data = Pipe::read();\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      out_ptr[i * elements_per_cycle + j] = pipe_data[j];\u000A    }\u000A  }\u000A\u000A  auto pipe_data = Pipe::read();\u000A  for (size_t i = 0; i < remainder_count; i++) {\u000A    out_ptr[full_count * elements_per_cycle + i] = pipe_data[i];\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from 'Pipe' to 'out_ptr', 'elements_per_cycle' elements at a\u000A// time with the guarantee that 'elements_per_cycle' is a multiple of 'count'\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid PipeToMemoryNoRemainder(PtrT out_ptr, size_t count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    auto pipe_data = Pipe::read();\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      out_ptr[i * elements_per_cycle + j] = pipe_data[j];\u000A    }\u000A  }\u000A}\u000A\u000A}  // namespace detail\u000A\u000A//\u000A// Streams data from memory to a SYCL pipe 1 element a time\u000A//\u000Atemplate <typename Pipe, typename PtrT>\u000Avoid MemoryToPipe(PtrT in_ptr, size_t count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(detail::pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    Pipe::write(in_ptr[i]);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from memory to a SYCL pipe 'elements_per_cycle' elements a time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid MemoryToPipe(PtrT in_ptr, size_t count) {\u000A  if constexpr (!remainder) {\u000A    // user promises there is not remainder\u000A    detail::MemoryToPipeNoRemainder<Pipe, elements_per_cycle>(in_ptr, count);\u000A  } else {\u000A    // might have a remainder and it was not specified, so calculate it\u000A    auto full_count = (count / elements_per_cycle) * elements_per_cycle;\u000A    auto remainder_count = count % elements_per_cycle;\u000A    detail::MemoryToPipeRemainder<Pipe, elements_per_cycle>(in_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from memory to a SYCL pipe 'elements_per_cycle' elements a time\u000A// In this version, the user has specified a the amount of remainder\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid MemoryToPipe(PtrT in_ptr, size_t full_count, size_t remainder_count) {\u000A  if constexpr (!remainder) {\u000A    // user promises there is not remainder\u000A    detail::MemoryToPipeNoRemainder<Pipe, elements_per_cycle>(in_ptr,\u000A                                                              full_count);\u000A  } else {\u000A    // might have a remainder that was specified by the user\u000A    detail::MemoryToPipeRemainder<Pipe, elements_per_cycle>(in_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from a SYCL pipe to memory 1 element a time\u000A//\u000Atemplate <typename Pipe, typename PtrT>\u000Avoid PipeToMemory(PtrT out_ptr, size_t count) {\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(detail::pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    out_ptr[i] = Pipe::read();\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from a SYCL pipe to memory 'elements_per_cycle' elements a time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid PipeToMemory(PtrT out_ptr, size_t count) {\u000A  if constexpr (!remainder) {\u000A    detail::PipeToMemoryNoRemainder<Pipe, elements_per_cycle>(out_ptr, count);\u000A  } else {\u000A    auto full_count = (count / elements_per_cycle) * elements_per_cycle;\u000A    auto remainder_count = count % elements_per_cycle;\u000A    detail::PipeToMemoryRemainder<Pipe, elements_per_cycle>(out_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from a SYCL pipe to memory 'elements_per_cycle' elements a time\u000A// In this version, the user has specified a the amount of remainder\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid PipeToMemory(PtrT out_ptr, size_t full_count, size_t remainder_count) {\u000A  if constexpr (!remainder) {\u000A    detail::PipeToMemoryNoRemainder<Pipe, elements_per_cycle>(out_ptr,\u000A                                                              full_count);\u000A  } else {\u000A    detail::PipeToMemoryRemainder<Pipe, elements_per_cycle>(out_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A\u000A/// 1. Allocate device_memory (same num bytes as in host_vector)\u000A/// 2. Transfer data host_vector->device_memory\u000A/// 3. Return sycl::device_ptr to device_memory\u000Atemplate<typename T>\u000AT* toDevice(const std::vector<T> &host_vector, sycl::queue &q) {\u000A  T* device_data = sycl::malloc_device<T>(host_vector.size(), q);\u000A  q.copy(host_vector.data(), device_data, host_vector.size()).wait();\u000A  return device_data;\u000A}\u000Atemplate<typename T, int N>\u000AT* toDevice(const T* host_array[N], sycl::queue &q) {\u000A  T* device_data = sycl::malloc_device<T>(N, q);\u000A  q.copy(host_array, device_data, N).wait();\u000A  return device_data;\u000A}\u000Atemplate<typename T>\u000AT* toDevice(const T* host_array, const int N, sycl::queue &q) {\u000A  T* device_data = sycl::malloc_device<T>(N, q);\u000A  q.copy(host_array, device_data, N).wait();\u000A  return device_data;\u000A}\u000A\u000A}  // namespace fpga_tools\u000A\u000A#endif /* __MEMORY_UTILS_HPP__ */"}, {"path":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/metaprogramming_utils.hpp", "name":"metaprogramming_utils.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/metaprogramming_utils.hpp", "content":"#ifndef __METAPROGRAMMING_UTILS_HPP__\u000A#define __METAPROGRAMMING_UTILS_HPP__\u000A\u000A#include <type_traits>\u000A#include <utility>\u000A\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A\u000Anamespace fpga_tools {\u000A\u000A//\u000A// The code below creates the constexprs 'make_integer_range'\u000A// and 'make_index_range' these are akin to 'std::make_integer_sequence'\u000A// and 'std::make_index_sequence', respectively.\u000A// However they allow you to specificy a range and can either increment\u000A// or decrement, rather than a strict increasing sequence\u000A//\u000Atemplate <typename T, typename, T begin, bool increase>\u000Astruct integer_range_impl;\u000A\u000A// incrementing case\u000Atemplate <typename T, T... N, T begin>\u000Astruct integer_range_impl<T, std::integer_sequence<T, N...>, begin, true> {\u000A  using type = std::integer_sequence<T, N + begin...>;\u000A};\u000A\u000A// decrementing case\u000Atemplate <typename T, T... N, T begin>\u000Astruct integer_range_impl<T, std::integer_sequence<T, N...>, begin, false> {\u000A  using type = std::integer_sequence<T, begin - N...>;\u000A};\u000A\u000A// integer_range\u000Atemplate <typename T, T begin, T end>\u000Ausing integer_range = typename integer_range_impl<\u000A    T, std::make_integer_sequence<T, (begin < end) ? end - begin : begin - end>,\u000A    begin, (begin < end)>::type;\u000A\u000A//\u000A// make_integer_range\u000A//\u000A// USAGE:\u000A//    make_integer_range<int,1,10>{} ==> 1,2,...,9\u000A//    make_integer_range<int,10,1>{} ==> 10,9,...,2\u000A//\u000Atemplate <class T, T begin, T end>\u000Ausing make_integer_range = integer_range<T, begin, end>;\u000A\u000A//\u000A// make_index_range\u000A//\u000A// USAGE:\u000A//    make_index_range<1,10>{} ==> 1,2,...,9\u000A//    make_index_range<10,1>{} ==> 10,9,...,2\u000A//\u000Atemplate <std::size_t begin, std::size_t end>\u000Ausing make_index_range = integer_range<std::size_t, begin, end>;\u000A\u000A//\u000A// The code below creates the constexprs 'make_integer_pow2_sequence'\u000A// and 'make_index_pow2_sequence'. These generate the sequence\u000A// 2^0, 2^1, 2^2, ... , 2^(N-1) = 1,2,4,...,2^(N-1)\u000A//\u000Atemplate <typename T, typename>\u000Astruct integer_pow2_sequence_impl;\u000A\u000Atemplate <typename T, T... Pows>\u000Astruct integer_pow2_sequence_impl<T, std::integer_sequence<T, Pows...>> {\u000A  using type = std::integer_sequence<T, (T(1) << Pows)...>;\u000A};\u000A\u000A// integer_pow2_sequence\u000Atemplate <typename T, T N>\u000Ausing integer_pow2_sequence =\u000A    typename integer_pow2_sequence_impl<T,\u000A                                        std::make_integer_sequence<T, N>>::type;\u000A\u000A//\u000A// make_integer_pow2_sequence\u000A//\u000A// USAGE:\u000A//    make_integer_pow2_sequence<int,5>{} ==> 1,2,4,8,16\u000A//\u000Atemplate <class T, T N>\u000Ausing make_integer_pow2_sequence = integer_pow2_sequence<T, N>;\u000A\u000A//\u000A// make_index_pow2_sequence\u000A//\u000A// USAGE:\u000A//    make_index_pow2_sequence<5>{} ==> 1,2,4,8,16\u000A//\u000Atemplate <std::size_t N>\u000Ausing make_index_pow2_sequence = integer_pow2_sequence<std::size_t, N>;\u000A\u000A//\u000A// Checks for existence of subscript operator\u000A//\u000Anamespace detail {\u000Atemplate <typename... >\u000Ausing void_t = void;\u000A\u000Atemplate<class T, typename = void>\u000Astruct has_subscript_impl : std::false_type { };\u000A\u000Atemplate<typename T>\u000Astruct has_subscript_impl<T, void_t<decltype(std::declval<T>()[1])>> \u000A  : std::true_type { };\u000A}  // namespace detail\u000A\u000Atemplate <typename T>\u000Astruct has_subscript {\u000A  static constexpr bool value =\u000A    std::is_same_v<typename detail::has_subscript_impl<T>::type, std::true_type>;\u000A};\u000A\u000Atemplate <typename T>\u000Ainline constexpr bool has_subscript_v = has_subscript<T>::value;\u000A\u000A//\u000A// checks if a type is any instance of SYCL pipe\u000A//\u000Anamespace detail {\u000A\u000Atemplate<typename T>\u000Astruct is_sycl_pipe_impl : std::false_type {};\u000A\u000Atemplate<typename Id, typename T, std::size_t N>\u000Astruct is_sycl_pipe_impl<sycl::ext::intel::pipe<Id, T, N>> : std::true_type {};\u000A\u000A}  // namespace detail\u000A\u000Atemplate <typename T>\u000Astruct is_sycl_pipe {\u000A  static constexpr bool value = detail::is_sycl_pipe_impl<T>{};\u000A};\u000A\u000Atemplate <typename T>\u000Ainline constexpr bool is_sycl_pipe_v = is_sycl_pipe<T>::value;\u000A\u000A} // namespace fpga_tools\u000A\u000A#endif  /* __METAPROGRAMMING_UTILS_HPP__ */"}, {"path":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/pipe_utils.hpp", "name":"pipe_utils.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/pipe_utils.hpp", "content":"//==============================================================\u000A// Copyright Intel Corporation\u000A//\u000A// SPDX-License-Identifier: MIT\u000A// =============================================================\u000A#ifndef __PIPE_UTILS_HPP__\u000A#define __PIPE_UTILS_HPP__\u000A\u000A#include <sycl/sycl.hpp>\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A#include <utility>\u000A\u000A/*\u000A\u000AThis header defines the following utilities for use with pipes in SYCL FPGA\u000Adesigns.\u000A\u000A1. PipeArray\u000A\u000A      Create a collection of pipes that can be indexed like an array.\u000A\u000A      template <class Id,          // identifier for the pipe array\u000A                typename BaseTy,   // type to write/read for each pipe\u000A                size_t min_depth,  // minimum capacity of each pipe\u000A                size_t... dims     // depth of each dimension in the array\u000A                                   // any number of dimensions are supported\u000A                >\u000A      struct PipeArray\u000A\u000A      Example usage:\u000A    \u000A      class PipeArrayId;\u000A      constexpr int min_depth = 0;\u000A      constexpr int num_pipes = 4;\u000A      using MyPipeArray = PipeArray<PipeArrayId, int, min_depth, num_pipes>;\u000A      ...\u000A      constexpr int pipe_idx = 1;\u000A      MyPipeArray::PipeAt<pipe_idx>::read(); \u000A\u000A2. PipeDuplicator\u000A\u000A      Fan-out a single pipe write to multiple pipe instances,\u000A      each of which will receive the same data.\u000A      A blocking write will perform a blocking write to each pipe.\u000A      A non-blocking write will perform a non-blocking write to each pipe,\u000A      and set success to true only if ALL writes were successful.\u000A\u000A      Note that the special case of 0 pipe instances is supported, which can \u000A      be useful as a stub for writes to pipes that are not needed in your particular \u000A      design.\u000A\u000A      template <class Id,          // name of this PipeDuplicator\u000A                typename T,        // data type to transfer\u000A                typename... Pipes  // all pipes to send duplicated writes to\u000A                >\u000A      struct PipeDuplicator\u000A\u000A      Example usage:\u000A\u000A      class PipeID1;\u000A      class PipeID2;\u000A      using MyPipe1 = sycl::ext::intel::pipe<PipeID1, int>;\u000A      using MyPipe2 = sycl::ext::intel::pipe<PipeID2, int>;\u000A\u000A      class PipeDuplicatorID;\u000A      using MyPipeDuplicator = PipeDuplicator<PipeDuplicatorID, int, MyPipe1, MyPipe2>;\u000A      ...\u000A      MyPipeDuplicator::write(1); // write the value 1 to both MyPipe1 and MyPipe2\u000A\u000A*/\u000A\u000A// =============================================================\u000A// Internal Helper Functions/Structs\u000A// =============================================================\u000A\u000Anamespace fpga_tools {\u000Anamespace detail {\u000A\u000A// Templated classes for verifying dimensions when accessing elements in the\u000A// pipe array.\u000Atemplate <size_t dim1, size_t... dims>\u000Astruct VerifierDimLayer {\u000A  template <size_t idx1, size_t... idxs>\u000A  struct VerifierIdxLayer {\u000A    static constexpr bool IsValid() {\u000A      return idx1 < dim1 &&\u000A             (VerifierDimLayer<dims...>::template VerifierIdxLayer<\u000A                 idxs...>::IsValid());\u000A    }\u000A  };\u000A};\u000Atemplate <size_t dim>\u000Astruct VerifierDimLayer<dim> {\u000A  template <size_t idx>\u000A  struct VerifierIdxLayer {\u000A    static constexpr bool IsValid() { return idx < dim; }\u000A  };\u000A};\u000A\u000A// Templated classes to perform 'currying' write to all pipes in the array\u000A// Primary template, dummy\u000Atemplate <template <std::size_t...> class WriteFunc, typename BaseTy,\u000A          typename PartialSequence, typename... RemainingSequences>\u000Astruct write_currying {};\u000A// Induction case\u000Atemplate <template <std::size_t...> class WriteFunc, typename BaseTy,\u000A          std::size_t... I, std::size_t... J, typename... RemainingSequences>\u000Astruct write_currying<WriteFunc, BaseTy, std::index_sequence<I...>,\u000A                      std::index_sequence<J...>, RemainingSequences...> {\u000A  void operator()(const BaseTy &data, bool &success) const {\u000A    (write_currying<WriteFunc, BaseTy, std::index_sequence<I..., J>,\u000A                    RemainingSequences...>()(data, success),\u000A     ...);\u000A  }\u000A};\u000A// Base case\u000Atemplate <template <std::size_t...> class WriteFunc, typename BaseTy,\u000A          std::size_t... I>\u000Astruct write_currying<WriteFunc, BaseTy, std::index_sequence<I...>> {\u000A  void operator()(const BaseTy &data, bool &success) const {\u000A    WriteFunc<I...>()(data, success);\u000A  }\u000A};\u000A\u000A}  // namespace detail\u000A\u000A// =============================================================\u000A// PipeArray\u000A// =============================================================\u000A\u000Atemplate <class Id,          // identifier for the pipe array\u000A          typename BaseTy,   // type to write/read for each pipe\u000A          size_t min_depth,  // minimum capacity of each pipe\u000A          size_t... dims     // depth of each dimension in the array\u000A                             // any number of dimensions are supported\u000A          >\u000Astruct PipeArray {\u000A  PipeArray() = delete;  // ensure we cannot create an instance\u000A\u000A  template <size_t... idxs>\u000A  struct StructId;  // the ID of each pipe in the array\u000A\u000A  // VerifyIndices checks that we only access pipe indicies that are in range\u000A  template <size_t... idxs>\u000A  struct VerifyIndices {\u000A    static_assert(sizeof...(idxs) == sizeof...(dims),\u000A                  \"Indexing into a PipeArray requires as many indices as \"\u000A                  \"dimensions of the PipeArray.\");\u000A    static_assert(fpga_tools::detail::VerifierDimLayer<dims...>::template\u000A                  VerifierIdxLayer<idxs...>::IsValid(),\u000A                  \"Index out of bounds\");\u000A    using VerifiedPipe =\u000A        sycl::ext::intel::pipe<StructId<idxs...>, BaseTy, min_depth>;\u000A  };\u000A\u000A  // helpers for accessing the dimensions of the pipe array\u000A  // usage:\u000A  //  MyPipeArray::GetNumDims() - number of dimensions in this pipe array\u000A  //  MyPipeArray::GetDimSize<3>() - size of dimension 3 in this pipe array\u000A  static constexpr size_t GetNumDims() { return (sizeof...(dims)); }\u000A  template <int dim_num>\u000A  static constexpr size_t GetDimSize() {\u000A    return std::get<dim_num>(dims...);\u000A  }\u000A\u000A  // PipeAt<idxs...> is used to reference a pipe at a particular index\u000A  template <size_t... idxs>\u000A  using PipeAt = typename VerifyIndices<idxs...>::VerifiedPipe;\u000A\u000A  // functor to impllement blocking write to all pipes in the array\u000A  template <std::size_t... I>\u000A  struct BlockingWriteFunc {\u000A    void operator()(const BaseTy &data, bool &success) const {\u000A      PipeAt<I...>::write(data);\u000A    }\u000A  };\u000A  // functor to impllement non-blocking write to all pipes in the array\u000A  template <std::size_t... I>\u000A  struct NonBlockingWriteFunc {\u000A    void operator()(const BaseTy &data, bool &success) const {\u000A      PipeAt<I...>::write(data, success);\u000A    }\u000A  };\u000A  // helper function for implementing write() call to all pipes in the array\u000A  template <template <std::size_t...> class WriteFunc,\u000A            typename... IndexSequences>\u000A  static void write_currying_helper(const BaseTy &data, bool &success,\u000A                                    IndexSequences...) {\u000A    fpga_tools::detail::write_currying<WriteFunc, BaseTy,\u000A                   std::index_sequence<>, IndexSequences...>()(data, success);\u000A  }\u000A\u000A  // blocking write\u000A  // write the same data to all pipes in the array using blocking writes\u000A  static void write(const BaseTy &data) {\u000A    bool success;  // temporary variable, ignored in BlockingWriteFunc\u000A    write_currying_helper<BlockingWriteFunc>(\u000A        data, success, std::make_index_sequence<dims>()...);\u000A  }\u000A\u000A  // non-blocking write\u000A  // write the same data to all pipes in the array using non-blocking writes\u000A  static void write(const BaseTy &data, bool &success) {\u000A    write_currying_helper<NonBlockingWriteFunc>(\u000A        data, success, std::make_index_sequence<dims>()...);\u000A  }\u000A\u000A};  // end of struct PipeArray\u000A\u000A// =============================================================\u000A// PipeDuplicator\u000A// =============================================================\u000A\u000A// Connect a kernel that writes to a single pipe to multiple pipe instances,\u000A// each of which will receive the same data.\u000A// A blocking write will perform a blocking write to each pipe.  A non-blocking\u000A// write will perform a non-blocking write to each pipe, and set success to\u000A// true only if ALL writes were successful.\u000A\u000A// primary template, dummy\u000Atemplate <class Id,          // name of this PipeDuplicator\u000A          typename T,        // data type to transfer\u000A          typename... Pipes  // all pipes to send duplicated writes to\u000A          >\u000Astruct PipeDuplicator {};\u000A\u000A// recursive case, write to each pipe\u000Atemplate <class Id,                   // name of this PipeDuplicator\u000A          typename T,                 // data type to transfer\u000A          typename FirstPipe,         // at least one output pipe\u000A          typename... RemainingPipes  // additional copies of the output pipe\u000A          >\u000Astruct PipeDuplicator<Id, T, FirstPipe, RemainingPipes...> {\u000A  PipeDuplicator() = delete;  // ensure we cannot create an instance\u000A\u000A  // Non-blocking write\u000A  static void write(const T &data, bool &success) {\u000A    bool local_success;\u000A    FirstPipe::write(data, local_success);\u000A    success = local_success;\u000A    PipeDuplicator<Id, T, RemainingPipes...>::write(data, local_success);\u000A    success &= local_success;\u000A  }\u000A\u000A  // Blocking write\u000A  static void write(const T &data) {\u000A    FirstPipe::write(data);\u000A    PipeDuplicator<Id, T, RemainingPipes...>::write(data);\u000A  }\u000A};\u000A\u000A// base case for recursion, no pipes to write to\u000A// also useful as a 'null' pipe, writes don't do anything\u000Atemplate <class Id,   // name of this PipeDuplicator\u000A          typename T  // data type to transfer\u000A          >\u000Astruct PipeDuplicator<Id, T> {\u000A  PipeDuplicator() = delete;  // ensure we cannot create an instance\u000A\u000A  // Non-blocking write\u000A  static void write(const T & /*data*/, bool &success) { success = true; }\u000A\u000A  // Blocking write\u000A  static void write(const T & /*data*/) {\u000A    // do nothing\u000A  }\u000A};\u000A\u000A} // namespace fpga_tools\u000A\u000A#endif /* __PIPE_UTILS_HPP__ */\u000A"}, {"path":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "name":"sssp_queue_bram.cpp", "has_active_debug_locs":false, "absName":"/home/u119070/cgo/elastic-sycl-hls/experiments/sssp_queue_bram.cpp", "content":"#include <algorithm>\u000A#include <iostream>\u000A#include <limits>\u000A#include <map>\u000A#include <math.h>\u000A#include <numeric>\u000A#include <queue>\u000A#include <random>\u000A#include <stdlib.h>\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A#include <sycl/sycl.hpp>\u000A#include <vector>\u000A\u000A#include \"exception_handler.hpp\"\u000A\u000A#include \"LoadStoreQueueBRAM.hpp\"\u000A#include \"memory_utils.hpp\"\u000A#include \"device_print.hpp\"\u000A\u000Ausing namespace sycl;\u000A\u000Aconstexpr int MAX_VERTICES = 2000;\u000Aconstexpr int START_DIST = 1 << 29;\u000A\u000A// Forward declare kernel name.\u000Aclass MainKernel;\u000A\u000Adouble kernel_fpga(queue &q, const std::vector<int> &h_adjList,\u000A                   const std::vector<int> &h_numNeighboursLookup,\u000A                   const std::vector<int> &h_cost, std::vector<int> &h_dist,\u000A                   int numVertices, int startNode) {\u000A  int *adjList = fpga_tools::toDevice(h_adjList, q);\u000A  int *numNeighboursLookup = fpga_tools::toDevice(h_numNeighboursLookup, q);\u000A  int *cost = fpga_tools::toDevice(h_cost, q);\u000A  int *dist_dram = fpga_tools::toDevice(h_dist, q);\u000A\u000A  using CurrentNodePopPipe = pipe<class _CurrentNodePopPipe, int, 16>;\u000A  using CurrentNodePushPipe = pipe<class _CurrentNodePushPipe, int, 16>;\u000A\u000A  using QueueIsEmptyPipe = pipe<class _QueueIsEmptyPipe, bool, 16>;\u000A\u000A  auto queueEvent = q.single_task<class QueueKernel>([=]() [[intel::kernel_args_restrict]] {\u000A    // Create a queue for bc\u000A    int queue[MAX_VERTICES];\u000A    int front = 0, rear = 0;\u000A    queue[rear++] = startNode;\u000A\u000A    [[intel::ivdep]]\u000A    while (true) {\u000A      // Dequeue a vertex from queue and print it\u000A      if (front < rear) {\u000A        int currentNode = queue[front];\u000A        bool succ = false;\u000A        CurrentNodePopPipe::write(currentNode, succ);\u000A        if (succ) {\u000A          front++;\u000A        }\u000A      }\u000A\u000A      bool succ2 = false;\u000A      int nextNode = CurrentNodePushPipe::read(succ2);\u000A      if (succ2) {\u000A        queue[rear++] = nextNode;\u000A        // PRINTF(\"New push node %d\\n\", nextNode);\u000A      } \u000A\u000A      if (rear == front) {\u000A        bool succ3 = false;\u000A        QueueIsEmptyPipe::read(succ3);\u000A        if (succ3)\u000A          break;\u000A      }\u000A    }\u000A\u000A    // PRINTF(\"EXITING QUEUE KERNEL\\nDONE %d NODES\\n\", front);\u000A    // Sentinel value.\u000A    CurrentNodePopPipe::write(-1);\u000A  });\u000A\u000A  auto event = q.single_task<MainKernel>([=]() [[intel::kernel_args_restrict]] {\u000A    int dist[MAX_VERTICES];\u000A    for (int i = 0; i < numVertices; ++i)\u000A      dist[i] = START_DIST; // inf\u000A\u000A    dist[startNode] = 0;\u000A    CurrentNodePushPipe::write(startNode);\u000A\u000A    int qsize = 1;\u000A    while (true) {\u000A      int u = CurrentNodePopPipe::read();\u000A      qsize--;\u000A      if (u == -1)\u000A        break;\u000A\u000A      int pushedCount = 0;\u000A      for (int i = 0; i < numNeighboursLookup[u]; ++i) {\u000A        int v = adjList[u * numVertices + i];\u000A\u000A        int dv = dist[v];\u000A        int du = dist[u];\u000A        \u000A        if (du + cost[u * numVertices + v] < dv) {\u000A          dist[v] = du + cost[u * numVertices + v];\u000A          CurrentNodePushPipe::write(v);\u000A          pushedCount++;\u000A        }\u000A      }\u000A      qsize += pushedCount;\u000A\u000A      // PRINTF(\"Qsize = %d\\n\", qsize);\u000A      if (qsize == 0)\u000A        QueueIsEmptyPipe::write(1);\u000A    }\u000A\u000A    // PRINTF(\"Exit main kernel\\n\");\u000A\u000A    for (int i = 0; i < numVertices; ++i) {\u000A      dist_dram[i] = dist[i];\u000A    }\u000A  });\u000A\u000A  event.wait();\u000A  queueEvent.wait();\u000A\u000A  q.copy(dist_dram, h_dist.data(), h_dist.size()).wait();\u000A\u000A  sycl::free(adjList, q);\u000A  sycl::free(cost, q);\u000A  sycl::free(numNeighboursLookup, q);\u000A  sycl::free(dist_dram, q);\u000A\u000A  auto start = event.get_profiling_info<info::event_profiling::command_start>();\u000A  auto end = event.get_profiling_info<info::event_profiling::command_end>();\u000A  double time_in_ms = static_cast<double>(end - start) / 1000000;\u000A  return time_in_ms;\u000A}\u000A\u000A// Function to perform Breadth First Search on a graph\u000A// represented using adjacency list\u000Avoid sssp_cpu(const std::vector<int> &adjList,\u000A              const std::vector<int> &numNeighboursLookup,\u000A              const std::vector<int> &cost, std::vector<int> &dist,\u000A              int numVertices, int startNode) {\u000A  // Create a queue for bc\u000A  std::queue<int> q;\u000A  q.push(startNode);\u000A\u000A  for (int i = 0; i < numVertices; ++i)  {\u000A    dist[i] = START_DIST;\u000A  }\u000A  dist[startNode] = 0;\u000A\u000A  while (!q.empty()) {\u000A    int u = q.front();\u000A    q.pop();\u000A\u000A    for (int i = 0; i < numNeighboursLookup[u]; ++i) {\u000A      int v = adjList[u * numVertices + i];\u000A\u000A      auto du = dist[u];\u000A\u000A      if (du + cost[u * numVertices + v] < dist[v]) {\u000A        dist[v] = du + cost[u * numVertices + v];\u000A        q.push(v);\u000A      }\u000A    }\u000A  }\u000A}\u000A\u000Avoid init_data(std::vector<int> &G, std::vector<int> &cost, int numNodes) {\u000A  // int cost[MAX][MAX],distance[MAX],pred[MAX];\u000A  // int visited[MAX],count,mindistance,nextnode,i,j;\u000A  // pred[] stores the predecessor of each node\u000A  // count gives the number of nodes seen so far\u000A  // create the cost matrix\u000A  for (int i = 0; i < numNodes; i++) {\u000A    for (int j = 0; j < numNodes; j++) {\u000A      if (G[i * numNodes + j] == 0)\u000A        cost[i * numNodes + j] = INT_MAX;\u000A      else\u000A        cost[i * numNodes + j] = G[i * numNodes + j];\u000A    }\u000A  }\u000A}\u000A\u000A// Function to add an edge to the graph\u000Avoid addEdge(int u, int v, std::vector<int> &adjList,\u000A             std::vector<int> &numNeighboursLookup, int numVertices) {\u000A  adjList[u * numVertices + numNeighboursLookup[u]] = v;\u000A  numNeighboursLookup[u]++;\u000A}\u000A\u000A\u000Aint main(int argc, char *argv[]) {\u000A  FILE *fp;\u000A  try {\u000A    if (argc < 2) {\u000A      throw std::invalid_argument(\"Need graph filename.\");\u000A    }\u000A\u000A    char *filename = argv[1];\u000A    if ((fp = fopen(filename, \"r\")) == NULL) {\u000A      throw std::invalid_argument(\"Invalid filename.\");\u000A    }\u000A  } catch (exception const &e) {\u000A    std::cout << \"Incorrect argv.\\nUsage: ./executable [maxIters]\\n\";\u000A    std::terminate();\u000A  }\u000A\u000A#if FPGA_SIM\u000A  auto d_selector = sycl::ext::intel::fpga_simulator_selector_v;\u000A#elif FPGA_HW\u000A  auto d_selector = sycl::ext::intel::fpga_selector_v;\u000A#else\u000A  auto d_selector = sycl::ext::intel::fpga_emulator_selector_v;\u000A#endif\u000A  try {\u000A    FILE *fp;\u000A    try {\u000A      if (argc < 2) {\u000A        throw std::invalid_argument(\"Need graph filename.\");\u000A      }\u000A\u000A      char *filename = argv[1];\u000A      if ((fp = fopen(filename, \"r\")) == NULL) {\u000A        throw std::invalid_argument(\"Invalid filename.\");\u000A      }\u000A    } catch (exception const &e) {\u000A      std::cout << \"Incorrect argv.\\nUsage: ./executable [maxIters]\\n\";\u000A      std::terminate();\u000A    }\u000A\u000A#if FPGA_SIM\u000A    auto d_selector = sycl::ext::intel::fpga_simulator_selector_v;\u000A#elif FPGA_HW\u000A    auto d_selector = sycl::ext::intel::fpga_selector_v;\u000A#else\u000A    auto d_selector = sycl::ext::intel::fpga_emulator_selector_v;\u000A#endif\u000A    try {\u000A      ////////////////////////////////////////////////////////////////////////////\u000A      ////// Read graph\u000A      ////////////////////////////////////////////////////////////////////////////\u000A      int numVertices = 0, numEdges = 0;\u000A\u000A      // Read the data set and get the number of nodes (n) and edges (e)\u000A      // int n, e;\u000A      const int MAX_LINE_LENGTH = 1000;\u000A      char str[MAX_LINE_LENGTH];\u000A      char ch = getc(fp);\u000A      while (ch == '#') {\u000A        fgets(str, MAX_LINE_LENGTH - 1, fp);\u000A        // Debug: print title of the data set\u000A        // printf(\"%s\",str);\u000A        sscanf(str, \"%*s %d %*s %d\", &numVertices,\u000A               &numEdges); // number of nodes\u000A        ch = getc(fp);\u000A      }\u000A      ungetc(ch, fp);\u000A\u000A      // DEBUG: Print the number of nodes and edges, skip everything else\u000A      printf(\"\\nGraph data: Nodes: %d, Edges: %d \\n\\n\", numVertices, numEdges);\u000A\u000A      // Adjacency list representation of the graph\u000A      std::vector<int> G(numVertices * numVertices, 0);\u000A      std::vector<int> adjList(numVertices * numVertices, 0);\u000A      std::vector<int> numNeighboursLookup(numVertices, 0);\u000A\u000A      int fromNode, toNode;\u000A      int nextNormalizedVertexId = 0;\u000A      std::map<int, int> normalizedVertedId;\u000A      while (!feof(fp)) {\u000A        fscanf(fp, \"%d%*s%d\", &fromNode, &toNode);\u000A\u000A        if (normalizedVertedId.find(fromNode) == normalizedVertedId.end())\u000A          normalizedVertedId[fromNode] = nextNormalizedVertexId++;\u000A        if (normalizedVertedId.find(toNode) == normalizedVertedId.end())\u000A          normalizedVertedId[toNode] = nextNormalizedVertexId++;\u000A\u000A        addEdge(normalizedVertedId[fromNode], normalizedVertedId[toNode],\u000A                adjList, numNeighboursLookup, numVertices);\u000A        G[normalizedVertedId[fromNode] * numVertices + normalizedVertedId[toNode]] = 1;\u000A      }\u000A      ////////////////////////////////////////////////////////////////////////////\u000A      ////// END Read graph\u000A      ////////////////////////////////////////////////////////////////////////////\u000A\u000A      // Mark all the vertices as not depths\u000A      std::vector<int> cost(numVertices * numVertices, 0);\u000A      std::vector<int> dist(numVertices, 0);\u000A      std::vector<int> dist_cpu(numVertices, 0);\u000A\u000A      init_data(G, cost, numVertices);\u000A\u000A      property_list properties{property::queue::enable_profiling()};\u000A      queue q(d_selector, exception_handler, properties);\u000A      std::cout << \"Running on device: \"\u000A                << q.get_device().get_info<info::device::name>() << \"\\n\";\u000A\u000A      // Perform bc traversal starting from vertex 0\u000A      sssp_cpu(adjList, numNeighboursLookup, cost, dist_cpu, numVertices, 0);\u000A\u000A      auto kernelTime = kernel_fpga(q, adjList, numNeighboursLookup, cost,\u000A                                    dist, numVertices, 0);\u000A      std::cout << \"\\nKernel time (ms): \" << kernelTime << \"\\n\";\u000A\u000A      if (std::equal(dist.begin(), dist.end(), dist_cpu.begin())) {\u000A        std::cout << \"Passed\\n\";\u000A      } else {\u000A        std::cout << \"Failed\\n\";\u000A      }\u000A\u000A    } catch (exception const &e) {\u000A      std::cout << \"An exception was caught.\\n\";\u000A      std::terminate();\u000A    }\u000A\u000A    return 0;\u000A  } catch (exception const &e) {\u000A    std::cout << \"An exception was caught.\\n\";\u000A    std::terminate();\u000A  }\u000A\u000A  return 0;\u000A}\u000A\u000A"}, {"path":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/tuple.hpp", "name":"tuple.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/tuple.hpp", "content":"#ifndef __TUPLE_HPP__\u000A#define __TUPLE_HPP__\u000A\u000A#include <type_traits>\u000A\u000Anamespace fpga_tools {\u000A\u000A//\u000A// Generic tuple\u000A//\u000A// USAGE EXAMPLE:\u000A//    Tuple<char,short,int,long> my_tuple;\u000A//    char a = my_tuple.get<0>();\u000A//    short b = my_tuple.get<1>();\u000A//    int c = my_tuple.get<2>();\u000A//    long d = my_tuple.get<3>();\u000A//\u000Atemplate <typename... Tys>\u000Astruct Tuple {\u000A  Tuple(Tys... Args) : values(Args...) {}\u000A  Tuple() {}\u000A\u000A  //\u000A  // get the index'th item in the tuple of values\u000A  //\u000A  template <int index>\u000A  auto& get() {\u000A    static_assert(index < NumTys, \"index out of bounds\");\u000A    return get_impl<index, Tys...>(values);\u000A  }\u000A\u000A  //\u000A  // helper to get the first element in the tuple\u000A  //\u000A  auto& first() { return get<0>(); }\u000A\u000A  //\u000A  // helper to get the last element in the tuple\u000A  //\u000A  auto& last() { return get<NumTys - 1>(); }\u000A\u000A private:\u000A  //\u000A  // generic tuple implementation: recursive case\u000A  //\u000A  template <typename CurrentTy, typename... OtherTys>\u000A  struct tuple_impl {\u000A    tuple_impl(CurrentTy& current, OtherTys... others)\u000A        : value(current), other_values(others...) {}\u000A    tuple_impl() {}\u000A\u000A    using ValueTy = CurrentTy;\u000A    ValueTy value;\u000A    tuple_impl<OtherTys...> other_values;\u000A  };\u000A\u000A  //\u000A  // generic tuple implementation: base case\u000A  //\u000A  template <typename FinalTy>\u000A  struct tuple_impl<FinalTy> {\u000A    tuple_impl(FinalTy& current) : value(current) {}\u000A    tuple_impl() {}\u000A\u000A    using ValueTy = FinalTy;\u000A    ValueTy value;\u000A  };\u000A\u000A  // the tuple values\u000A  tuple_impl<Tys...> values;\u000A\u000A  // the number of tuple values\u000A  constexpr static auto NumTys = sizeof...(Tys);\u000A\u000A  //\u000A  // implementation of 'get' for general tuple\u000A  //\u000A  template <int index, typename HeadTy, typename... TailTys>\u000A  static auto& get_impl(tuple_impl<HeadTy, TailTys...>& sub_tuple) {\u000A    if constexpr (index == 0) {\u000A      // base case\u000A      return sub_tuple.value;\u000A    } else {\u000A      // recursive case\u000A      return get_impl<index - 1, TailTys...>(sub_tuple.other_values);\u000A    }\u000A  }\u000A};\u000A\u000A//\u000A// NTuple implementation\u000A// This is convenient way to have N elements of the same type\u000A// somewhat like an std::array\u000A//\u000Atemplate <int, typename Type>\u000Ausing NTupleElem = Type;\u000A\u000Atemplate <typename Type, std::size_t... Idx>\u000Astatic auto make_NTupleImpl(std::index_sequence<Idx...>)\u000A    -> Tuple<NTupleElem<Idx, Type>...>;\u000A\u000Atemplate <int N, typename Type>\u000Ausing make_NTuple =\u000A    decltype(make_NTupleImpl<Type>(std::make_index_sequence<N>()));\u000A\u000A//\u000A// convenience alias for a tuple of N elements of the same type\u000A// NOTE: for this alias, typename comes FIRST (to match std::array)\u000A//\u000A// USAGE EXAMPLE:\u000A//    NTuple<int, 10> elements;\u000A//    elements.get<3>() = 17;\u000A//\u000Atemplate <typename Type, int N>\u000Ausing NTuple = make_NTuple<N, Type>;\u000A\u000A}  // namespace fpga_tools\u000A\u000A#endif /* __TUPLE_HPP__ */"}, {"path":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "name":"unrolled_loop.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/cgo/elastic-sycl-hls/include_sycl/unrolled_loop.hpp", "content":"#ifndef __UNROLLEDLOOP_HPP__\u000A#define __UNROLLEDLOOP_HPP__\u000A\u000A#include <type_traits>\u000A#include <utility>\u000A\u000A#include \"metaprogramming_utils.hpp\"\u000A\u000Anamespace fpga_tools {\u000A///////////////////////////////////////////////////////////////////////////////\u000A//\u000A// Example usage for UnrolledLoop constexpr:\u000A//\u000A// Base\u000A//    UnrolledLoop(std::integer_sequence<int,5,2,7,8>{},[&](auto i) {\u000A//      /* i = 5,2,7,8 */\u000A//    });\u000A//\u000A// Case A\u000A//    UnrolledLoop<10>([&](auto i) {\u000A//      /* i = 0,1,...,9 */\u000A//    });\u000A//\u000A// Case B\u000A//    UnrolledLoop<10>([&](auto i) {\u000A//      /* i = 0,1,...,9 */\u000A//    });\u000A//\u000A// Case C\u000A//    UnrolledLoop<char, 1, 10>([&](auto i) {\u000A//      /* i = 1,2,...,9 */\u000A//    });\u000A//    UnrolledLoop<char, 10, 1>([&](auto i) {\u000A//      /* i = 10,9,...,2 */\u000A//    });\u000A//\u000A// Case D\u000A//    UnrolledLoop<1, 10>([&](auto i) {\u000A//      /* i = 1,2,...,9 */\u000A//    });\u000A//    UnrolledLoop<10, 1>([&](auto i) {\u000A//      /* i = 10,9,...,2 */\u000A//    });\u000A//\u000A///////////////////////////////////////////////////////////////////////////////\u000A\u000A//\u000A// Base implementation\u000A// Templated on:\u000A//    ItType    - the type of the iterator (size_t, int, char, ...)\u000A//    ItType... - the indices to iterate on\u000A//    F         - the function to run for each index (i.e. the lambda)\u000A//\u000Atemplate <class ItType, ItType... inds, class F>\u000Aconstexpr void UnrolledLoop(std::integer_sequence<ItType, inds...>, F&& f) {\u000A  (f(std::integral_constant<ItType, inds>{}), ...);\u000A}\u000A\u000A//\u000A// Convience implementation (A)\u000A// performs UnrolledLoop in range [0,n) with iterator of type ItType\u000A//\u000Atemplate <class ItType, ItType n, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(std::make_integer_sequence<ItType, n>{}, std::forward<F>(f));\u000A}\u000A\u000A//\u000A// Convenience implementation (B)\u000A// performs UnrolledLoop in range [0,n) with an iterator of type std::size_t\u000A//\u000Atemplate <std::size_t n, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(std::make_index_sequence<n>{}, std::forward<F>(f));\u000A}\u000A\u000A//\u000A// Convenience implementation (C)\u000A// performs UnrolledLoop from start...end with an iterator of type ItType\u000A// NOTE:  start is INCLUSIVE, end is EXCLUSIVE\u000A// NOTE:  if start<=end, sequence is start,start+1,...,end-1\u000A//        if end<=start, sequence is start,start-1,...,end+1\u000A//\u000Atemplate <class ItType, ItType start, ItType end, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(make_integer_range<ItType, start, end>{}, std::forward<F>(f));\u000A}\u000A\u000A//\u000A// Convenience implementation (D)\u000A// performs UnrolledLoop from start...end with an iterator of type size_t\u000A// NOTE:  start is INCLUSIVE, end is EXCLUSIVE\u000A// NOTE:  if start<=end, sequence is start,start+1,...,end-1\u000A//        if end<=start, sequence is start,start-1,...,end+1\u000A//\u000Atemplate <std::size_t start, std::size_t end, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(make_index_range<start, end>{}, std::forward<F>(f));\u000A}\u000A\u000A}  // namespace fpga_tools\u000A\u000A#endif /* __UNROLLEDLOOP_HPP__ */"}];
var alpha_viewer=false;