library verilog;
use verilog.vl_types.all;
entity Branch_Ctrl is
    port(
        Branch_i        : in     vl_logic_vector(2 downto 0);
        rd1_i           : in     vl_logic_vector(31 downto 0);
        rd2_i           : in     vl_logic_vector(31 downto 0);
        enable_o        : out    vl_logic
    );
end Branch_Ctrl;
