synthesis:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Fri May 13 23:02:03 2016


Command Line:  synthesis -f SonyVivazLCDDriver_impl1_lattice.synproj -gui -msgset Z:/GITHUB/Lattice/Sony Vivaz LCD driver/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = main.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p Z:/GITHUB/Lattice/Sony Vivaz LCD driver/impl1 (searchpath added)
-p Z:/GITHUB/Lattice/Sony Vivaz LCD driver (searchpath added)
VHDL library = work
VHDL design file = Z:/GITHUB/Lattice/Sony Vivaz LCD driver/main.vhd
VHDL design file = Z:/GITHUB/Lattice/Sony Vivaz LCD driver/constants.vhd
VHDL design file = Z:/GITHUB/Lattice/Sony Vivaz LCD driver/lcd_sender.vhd
NGD file = SonyVivazLCDDriver_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "Z:/GITHUB/Lattice/Sony Vivaz LCD driver/impl1". VHDL-1504
Analyzing VHDL file z:/github/lattice/sony vivaz lcd driver/constants.vhd. VHDL-1481
INFO - synthesis: z:/github/lattice/sony vivaz lcd driver/constants.vhd(6): analyzing package constants. VHDL-1014
INFO - synthesis: z:/github/lattice/sony vivaz lcd driver/constants.vhd(14): analyzing package body constants. VHDL-1013
Analyzing VHDL file z:/github/lattice/sony vivaz lcd driver/main.vhd. VHDL-1481
INFO - synthesis: z:/github/lattice/sony vivaz lcd driver/main.vhd(9): analyzing entity main. VHDL-1012
INFO - synthesis: z:/github/lattice/sony vivaz lcd driver/main.vhd(20): analyzing architecture behavioral. VHDL-1010
INFO - synthesis: z:/github/lattice/sony vivaz lcd driver/main.vhd(101): input pin size has no actual or default value. VHDL-9000
INFO - synthesis: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(712): size is declared here. VHDL-1259
Analyzing VHDL file z:/github/lattice/sony vivaz lcd driver/lcd_sender.vhd. VHDL-1481
INFO - synthesis: z:/github/lattice/sony vivaz lcd driver/lcd_sender.vhd(6): analyzing entity lcd_sender. VHDL-1012
INFO - synthesis: z:/github/lattice/sony vivaz lcd driver/lcd_sender.vhd(26): analyzing architecture behavioral. VHDL-1010
unit main is not yet analyzed. VHDL-1485
z:/github/lattice/sony vivaz lcd driver/main.vhd(9): executing main(behavioral)

WARNING - synthesis: z:/github/lattice/sony vivaz lcd driver/main.vhd(18): replacing existing netlist main(behavioral). VHDL-1205
Top module name (VHDL): main
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = main.



WARNING - synthesis: Bit 0 of Register lcd_sender_payload_i is stuck at Zero
WARNING - synthesis: Bit 1 of Register lcd_sender_payload_i is stuck at Zero
WARNING - synthesis: Bit 2 of Register lcd_sender_payload_i is stuck at Zero
WARNING - synthesis: Bit 3 of Register lcd_sender_payload_i is stuck at Zero
WARNING - synthesis: Bit 4 of Register lcd_sender_payload_i is stuck at Zero
WARNING - synthesis: Bit 5 of Register lcd_sender_payload_i is stuck at Zero
WARNING - synthesis: Bit 6 of Register lcd_sender_payload_i is stuck at Zero
WARNING - synthesis: Bit 7 of Register lcd_sender_payload_i is stuck at Zero
WARNING - synthesis: z:/github/lattice/sony vivaz lcd driver/main.vhd(99): Register lcd_sender_resetin_i_30 is stuck at Zero. VDB-5013
WARNING - synthesis: z:/github/lattice/sony vivaz lcd driver/lcd_sender.vhd(90): Register \inst_lcd_sender/LCDBus_i_i16 is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file SonyVivazLCDDriver_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 54 of 7209 (0 % )
CCU2D => 17
FD1P3AX => 28
FD1S3AX => 2
FD1S3AY => 1
FD1S3IX => 23
GSR => 1
LUT4 => 26
OB => 27
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk133, loads : 54
Clock Enable Nets
Number of Clock Enables: 7
Top 7 highest fanout Clock Enables:
  Net : clk133_enable_20, loads : 32
  Net : inst_lcd_sender/clk133_enable_13, loads : 8
  Net : clk133_enable_27, loads : 8
  Net : inst_lcd_sender/clk133_enable_2, loads : 1
  Net : inst_lcd_sender/clk133_enable_3, loads : 1
  Net : count_22__N_71, loads : 1
  Net : inst_lcd_sender/clk133_enable_4, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk133_enable_20, loads : 32
  Net : inst_lcd_sender/wr_N_129, loads : 9
  Net : clk133_enable_27, loads : 8
  Net : inst_lcd_sender/clk133_enable_13, loads : 8
  Net : inst_lcd_sender/state_i_0, loads : 7
  Net : inst_lcd_sender/state_i_1, loads : 7
  Net : lcd_sender_go_i, loads : 3
  Net : count_22, loads : 3
  Net : count_21, loads : 3
  Net : count_20, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk133]                  |    1.000 MHz|   93.809 MHz|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 73.566  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.310  secs
--------------------------------------------------------------
