# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 15:16:31  January 12, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C10E144C8
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:16:31  JANUARY 12, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE test.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_143 -to D_G[1]
set_location_assignment PIN_142 -to D_G[2]
set_location_assignment PIN_141 -to D_G[3]
set_location_assignment PIN_138 -to D_G[4]
set_location_assignment PIN_137 -to D_G[5]
set_location_assignment PIN_136 -to D_G[6]
set_location_assignment PIN_135 -to D_G[7]
set_location_assignment PIN_110 -to D_R[0]
set_location_assignment PIN_106 -to D_R[1]
set_location_assignment PIN_105 -to D_R[2]
set_location_assignment PIN_104 -to D_R[3]
set_location_assignment PIN_103 -to D_R[4]
set_location_assignment PIN_100 -to D_R[5]
set_location_assignment PIN_99 -to D_R[6]
set_location_assignment PIN_98 -to D_R[7]
set_location_assignment PIN_80 -to D_B[0]
set_location_assignment PIN_79 -to D_B[1]
set_location_assignment PIN_77 -to D_B[2]
set_location_assignment PIN_76 -to D_B[3]
set_location_assignment PIN_75 -to D_B[4]
set_location_assignment PIN_74 -to D_B[5]
set_location_assignment PIN_73 -to D_B[6]
set_location_assignment PIN_72 -to D_B[7]
set_location_assignment PIN_60 -to COMM[0]
set_location_assignment PIN_59 -to COMM[1]
set_location_assignment PIN_58 -to COMM[2]
set_location_assignment PIN_55 -to COMM[3]
set_location_assignment PIN_144 -to D_G[0]
set_location_assignment PIN_22 -to CLK
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_2 -to right
set_location_assignment PIN_1 -to left
set_location_assignment PIN_3 -to reset
set_location_assignment PIN_33 -to life[1]
set_location_assignment PIN_32 -to life[2]
set_location_assignment PIN_31 -to life[3]
set_location_assignment PIN_30 -to life[4]
set_location_assignment PIN_28 -to life[5]
set_location_assignment PIN_34 -to life[0]
set_location_assignment PIN_39 -to d7_1[1]
set_location_assignment PIN_42 -to d7_1[2]
set_location_assignment PIN_43 -to d7_1[3]
set_location_assignment PIN_44 -to d7_1[4]
set_location_assignment PIN_46 -to d7_1[5]
set_location_assignment PIN_49 -to d7_1[6]
set_location_assignment PIN_64 -to COMM_CLK[0]
set_location_assignment PIN_65 -to COMM_CLK[1]
set_location_assignment PIN_38 -to d7_1[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top