Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  4 18:16:09 2020
| Host         : DESKTOP-JLICD6R running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 28631 |     0 |    274080 | 10.45 |
|   LUT as Logic             | 27852 |     0 |    274080 | 10.16 |
|   LUT as Memory            |   779 |     0 |    144000 |  0.54 |
|     LUT as Distributed RAM |   440 |     0 |           |       |
|     LUT as Shift Register  |   339 |     0 |           |       |
| CLB Registers              | 34638 |     0 |    548160 |  6.32 |
|   Register as Flip Flop    | 34638 |     0 |    548160 |  6.32 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |  1780 |     0 |     34260 |  5.20 |
| F7 Muxes                   |  2394 |     0 |    137040 |  1.75 |
| F8 Muxes                   |  1100 |     0 |     68520 |  1.61 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 209   |          Yes |           - |          Set |
| 18547 |          Yes |           - |        Reset |
| 82    |          Yes |         Set |            - |
| 15800 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  6069 |     0 |     34260 | 17.71 |
|   CLBL                                     |  2994 |     0 |           |       |
|   CLBM                                     |  3075 |     0 |           |       |
| LUT as Logic                               | 27852 |     0 |    274080 | 10.16 |
|   using O5 output only                     |   326 |       |           |       |
|   using O6 output only                     | 20859 |       |           |       |
|   using O5 and O6                          |  6667 |       |           |       |
| LUT as Memory                              |   779 |     0 |    144000 |  0.54 |
|   LUT as Distributed RAM                   |   440 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   128 |       |           |       |
|     using O5 and O6                        |   312 |       |           |       |
|   LUT as Shift Register                    |   339 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   154 |       |           |       |
|     using O5 and O6                        |   185 |       |           |       |
| CLB Registers                              | 34638 |     0 |    548160 |  6.32 |
|   Register driven from within the CLB      | 13103 |       |           |       |
|   Register driven from outside the CLB     | 21535 |       |           |       |
|     LUT in front of the register is unused | 13406 |       |           |       |
|     LUT in front of the register is used   |  8129 |       |           |       |
| Unique Control Sets                        |   810 |       |     68520 |  1.18 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 76.5 |     0 |       912 |  8.39 |
|   RAMB36/FIFO*    |   64 |     0 |       912 |  7.02 |
|     RAMB36E2 only |   64 |       |           |       |
|   RAMB18          |   25 |     0 |      1824 |  1.37 |
|     RAMB18E2 only |   25 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  135 |   135 |       328 | 41.16 |
| HPIOB_M          |   56 |    56 |        96 | 58.33 |
|   INPUT          |   49 |       |           |       |
|   OUTPUT         |    6 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HPIOB_S          |   57 |    57 |        96 | 59.38 |
|   INPUT          |   50 |       |           |       |
|   OUTPUT         |    7 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |   12 |    12 |        60 | 20.00 |
|   INPUT          |    7 |       |           |       |
|   OUTPUT         |    5 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   10 |    10 |        60 | 16.67 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |       404 |  2.48 |
|   BUFGCE             |   10 |     0 |       116 |  8.62 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    2 |     0 |         4 | 50.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDCE       | 18547 |            Register |
| FDRE       | 15800 |            Register |
| LUT2       | 10319 |                 CLB |
| LUT6       |  9558 |                 CLB |
| LUT4       |  5717 |                 CLB |
| LUT3       |  5202 |                 CLB |
| LUT5       |  3282 |                 CLB |
| MUXF7      |  2394 |                 CLB |
| CARRY8     |  1780 |                 CLB |
| MUXF8      |  1100 |                 CLB |
| RAMD32     |   546 |                 CLB |
| LUT1       |   441 |                 CLB |
| SRLC32E    |   294 |                 CLB |
| SRL16E     |   228 |                 CLB |
| FDPE       |   209 |            Register |
| RAMD64E    |   128 |                 CLB |
| IBUFCTRL   |   112 |              Others |
| INBUF      |   111 |                 I/O |
| FDSE       |    82 |            Register |
| RAMS32     |    78 |                 CLB |
| RAMB36E2   |    64 |           Block Ram |
| RAMB18E2   |    25 |           Block Ram |
| OBUF       |    22 |                 I/O |
| BUFGCE     |    10 |               Clock |
| SRLC16E    |     2 |                 CLB |
| MMCME4_ADV |     2 |               Clock |
| PS8        |     1 |            Advanced |
| OBUFT      |     1 |                 I/O |
| DIFFINBUF  |     1 |                 I/O |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| dbg_hub  |    1 |
+----------+------+


