Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May  8 19:36:35 2018
| Host         : DESKTOP-IVCKHT4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              81 |           24 |
| Yes          | No                    | No                     |              70 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+--------------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal     |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+------------------------+--------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | CAL/Q_reg[1][0]        | RETA/SR[0]               |                1 |              2 |
|  CLK240/clk_out      |                        |                          |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG | CTD/shift[11]_i_1_n_0  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | CTD/shift[27]_i_1_n_0  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | CTD/shift[19]_i_1_n_0  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | CTD/shift[3]_i_1_n_0   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | CTD/shift[7]_i_1_n_0   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | CTD/shift[15]_i_1_n_0  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | CTD/shift[23]_i_1_n_0  |                          |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | CTD/shift[31]_i_1_n_0  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | CTD/counter[5]_i_1_n_0 |                          |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG |                        | BDRES/PB_cnt[11]_i_1_n_0 |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG |                        | BDU/PB_cnt[11]_i_1_n_0   |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG |                        | CLK240/clk_out_0         |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG | CAL/Q_reg[15][0]       | RETA/SR[0]               |                7 |             16 |
|  CLK100MHZ_IBUF_BUFG | CAL/E[0]               | RETA/SR[0]               |                7 |             16 |
|  CLK100MHZ_IBUF_BUFG |                        | CLK48/clk_out            |                6 |             20 |
|  CLK100MHZ_IBUF_BUFG |                        | BDC/PB_cnt[20]_i_1_n_0   |                6 |             21 |
|  CLK100MHZ_IBUF_BUFG |                        |                          |                8 |             26 |
|  CLK100MHZ_IBUF_BUFG | CTD/bcd0               |                          |                7 |             32 |
+----------------------+------------------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     8 |
| 6      |                     1 |
| 12     |                     2 |
| 16+    |                     7 |
+--------+-----------------------+


