{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570590186301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570590186301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 21:03:06 2019 " "Processing started: Tue Oct 08 21:03:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570590186301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1570590186301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplexer2-1 -c multiplexer2-1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplexer2-1 -c multiplexer2-1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1570590186301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1570590187029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1570590187029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2-1.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer2-1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "multiplexer2-1.sv" "" { Text "C:/Users/Gaby/Desktop/mux/multiplexer2-1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570590201985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570590201985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mux_2_to_1 " "Found entity 1: tb_mux_2_to_1" {  } { { "tb_mux_2_to_1.sv" "" { Text "C:/Users/Gaby/Desktop/mux/tb_mux_2_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570590201994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570590201994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexerconfirm.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexerconfirm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexerConfirm " "Found entity 1: multiplexerConfirm" {  } { { "multiplexerConfirm.sv" "" { Text "C:/Users/Gaby/Desktop/mux/multiplexerConfirm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570590201997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570590201997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplexerconfirm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplexerconfirm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplexerConfirm " "Found entity 1: tb_multiplexerConfirm" {  } { { "tb_multiplexerConfirm.sv" "" { Text "C:/Users/Gaby/Desktop/mux/tb_multiplexerConfirm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570590202002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570590202002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_multiplexerConfirm " "Elaborating entity \"tb_multiplexerConfirm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1570590202040 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_multiplexerConfirm.sv(25) " "Verilog HDL warning at tb_multiplexerConfirm.sv(25): ignoring unsupported system task" {  } { { "tb_multiplexerConfirm.sv" "" { Text "C:/Users/Gaby/Desktop/mux/tb_multiplexerConfirm.sv" 25 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1570590202040 "|tb_multiplexerConfirm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexerConfirm multiplexerConfirm:muxConfim " "Elaborating entity \"multiplexerConfirm\" for hierarchy \"multiplexerConfirm:muxConfim\"" {  } { { "tb_multiplexerConfirm.sv" "muxConfim" { Text "C:/Users/Gaby/Desktop/mux/tb_multiplexerConfirm.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570590202060 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "multiplexerConfirm.sv(4) " "Verilog HDL Case Statement warning at multiplexerConfirm.sv(4): incomplete case statement has no default case item" {  } { { "multiplexerConfirm.sv" "" { Text "C:/Users/Gaby/Desktop/mux/multiplexerConfirm.sv" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1570590202061 "|tb_multiplexerConfirm|multiplexerConfirm:muxConfim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out multiplexerConfirm.sv(2) " "Verilog HDL Always Construct warning at multiplexerConfirm.sv(2): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplexerConfirm.sv" "" { Text "C:/Users/Gaby/Desktop/mux/multiplexerConfirm.sv" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1570590202061 "|tb_multiplexerConfirm|multiplexerConfirm:muxConfim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out multiplexerConfirm.sv(2) " "Inferred latch for \"out\" at multiplexerConfirm.sv(2)" {  } { { "multiplexerConfirm.sv" "" { Text "C:/Users/Gaby/Desktop/mux/multiplexerConfirm.sv" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570590202061 "|tb_multiplexerConfirm|multiplexerConfirm:muxConfim"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570590202112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 21:03:22 2019 " "Processing ended: Tue Oct 08 21:03:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570590202112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570590202112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570590202112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1570590202112 ""}
