[12/27 18:23:22      0s] 
[12/27 18:23:22      0s] Cadence Innovus(TM) Implementation System.
[12/27 18:23:22      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/27 18:23:22      0s] 
[12/27 18:23:22      0s] Version:	v23.31-s109_1, built Mon Apr 22 16:02:43 PDT 2024
[12/27 18:23:22      0s] Options:	
[12/27 18:23:22      0s] Date:		Fri Dec 27 18:23:22 2024
[12/27 18:23:22      0s] Host:		cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB)
[12/27 18:23:22      0s] OS:		Oracle Linux Server 8.10
[12/27 18:23:22      0s] 
[12/27 18:23:22      0s] License:
[12/27 18:23:22      0s] 		[18:23:22.483220] Configured Lic search path (23.02-s005): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[12/27 18:23:22      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[12/27 18:23:22      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/27 18:23:28      1s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[12/27 18:23:57     17s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.31-s109_1 (64bit) 04/22/2024 16:02 (Linux 3.10.0-693.el7.x86_64)
[12/27 18:24:03     19s] @(#)CDS: NanoRoute 23.31-s109_1 NR240401-0735/23_11-UB (database version 18.20.622_1) {superthreading v2.20}
[12/27 18:24:03     19s] @(#)CDS: AAE 23.11-s030 (64bit) 04/22/2024 (Linux 3.10.0-693.el7.x86_64)
[12/27 18:24:03     19s] @(#)CDS: CTE 23.11-s024_1 () Apr 22 2024 08:03:17 ( )
[12/27 18:24:03     19s] @(#)CDS: SYNTECH 23.11-s010_1 () Apr  5 2024 04:21:08 ( )
[12/27 18:24:03     19s] @(#)CDS: CPE v23.11-s057
[12/27 18:24:03     19s] @(#)CDS: IQuantus/TQuantus 22.1.1-s233 (64bit) Mon Dec 11 23:11:23 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[12/27 18:24:03     19s] @(#)CDS: OA 22.61-p011 Thu Nov 30 12:26:13 2023
[12/27 18:24:03     19s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[12/27 18:24:03     19s] @(#)CDS: RCDB 11.15.0
[12/27 18:24:03     19s] @(#)CDS: STYLUS 23.10-a010_1 (02/06/2024 03:59 PST)
[12/27 18:24:03     19s] @(#)CDS: IntegrityPlanner-23.11-14100 (23.11) (2024-02-05 09:01:07+0800)
[12/27 18:24:03     19s] @(#)CDS: SYNTHESIS_ENGINE 23.11-s099
[12/27 18:24:03     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3517825_9d733fd0-7996-46ce-ad10-28e62323f0f8_cae-europractice1.othr.de_cae1_5vPUCP.

[12/27 18:24:03     19s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[12/27 18:24:06     21s] 
[12/27 18:24:06     21s] **INFO:  MMMC transition support version v31-84 
[12/27 18:24:06     21s] 
[12/27 18:24:06     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/27 18:24:06     21s] <CMD> suppressMessage ENCEXT-2799
[12/27 18:24:06     21s] <CMD> getVersion
[12/27 18:24:06     21s] <CMD> getVersion
[12/27 18:24:07     21s] <CMD> getVersion
[12/27 18:24:08     21s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[12/27 18:24:10     21s] [INFO] Loading Pegasus 24.10 fill procedures
[12/27 18:24:10     21s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/27 18:24:10     21s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/27 18:24:10     21s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/27 18:24:10     21s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/27 18:24:10     21s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[12/27 18:24:10     21s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[12/27 18:24:10     22s] <CMD> win
[12/27 18:26:07     28s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/27 18:26:07     28s] <CMD> set conf_qxconf_file NULL
[12/27 18:26:07     28s] <CMD> set conf_qxlib_file NULL
[12/27 18:26:07     28s] <CMD> set dbgDualViewAwareXTree 1
[12/27 18:26:07     28s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[12/27 18:26:07     28s] <CMD> set defHierChar /
[12/27 18:26:07     28s] <CMD> set distributed_client_message_echo 1
[12/27 18:26:07     28s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/27 18:26:07     28s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[12/27 18:26:07     28s] <CMD> set enc_check_rename_command_name 1
[12/27 18:26:07     28s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/27 18:26:07     28s] <CMD> set init_design_uniquify 1
[12/27 18:26:07     28s] <CMD> set init_gnd_net {VSS VSSA VSSD VSSIO_Q VSSIO G_CORE}
[12/27 18:26:07     28s] <CMD> set init_lef_file {lef/sky130_scl_9T.tlef lef/sky130_scl_9T.lef lef/IO/sky130_fd_io__corner_bus_overlay.lef lef/IO/sky130_fd_io__top_gpio_ovtv2.lef lef/IO/sky130_fd_io__top_ground_hvc_wpad.lef lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef}
[12/27 18:26:07     28s] <CMD> set init_mmmc_file Fabric1.view
[12/27 18:26:07     28s] <CMD> set init_original_verilog_files SRC/comb_fabric.v
[12/27 18:26:07     28s] <CMD> set init_pwr_net {VDD VDDIO VDDIO_Q VDDA VCCD VSWITCH VCCHIB P_CORE AMUXBUS_A AMUXBUS_B}
[12/27 18:26:07     28s] <CMD> set init_verilog SRC/post_synth_fabric_netlist.v
[12/27 18:26:07     28s] <CMD> get_message -id GLOBAL-100 -suppress
[12/27 18:26:07     28s] <CMD> get_message -id GLOBAL-100 -suppress
[12/27 18:26:07     28s] <CMD> set latch_time_borrow_mode max_borrow
[12/27 18:26:07     28s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[12/27 18:26:07     28s] <CMD> set pegDefaultResScaleFactor 1
[12/27 18:26:07     28s] <CMD> set pegDetailResScaleFactor 1
[12/27 18:26:07     28s] <CMD> set pegEnableDualViewForTQuantus 1
[12/27 18:26:07     28s] <CMD> get_message -id GLOBAL-100 -suppress
[12/27 18:26:07     28s] <CMD> get_message -id GLOBAL-100 -suppress
[12/27 18:26:07     28s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/27 18:26:07     28s] <CMD> set spgUnflattenIlmInCheckPlace 2
[12/27 18:26:07     28s] <CMD> set timing_library_ca_derate_data_consistency 0
[12/27 18:26:07     28s] <CMD> get_message -id GLOBAL-100 -suppress
[12/27 18:26:07     28s] <CMD> get_message -id GLOBAL-100 -suppress
[12/27 18:26:07     28s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[12/27 18:26:07     28s] <CMD> set defStreamOutCheckUncolored false
[12/27 18:26:07     28s] <CMD> set init_lef_check_antenna 1
[12/27 18:26:07     28s] <CMD> set init_verilog_tolerate_port_mismatch 0
[12/27 18:26:07     28s] <CMD> set lefdefInputCheckColoredShape 0
[12/27 18:26:07     28s] <CMD> set load_netlist_ignore_undefined_cell 1
[12/27 18:26:07     28s] <CMD> init_design
[12/27 18:26:07     29s] #% Begin Load MMMC data ... (date=12/27 18:26:07, mem=1848.5M)
[12/27 18:26:07     29s] #% End Load MMMC data ... (date=12/27 18:26:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1849.9M, current mem=1849.9M)
[12/27 18:26:07     29s] 
[12/27 18:26:07     29s] Loading LEF file lef/sky130_scl_9T.tlef ...
[12/27 18:26:07     29s] 
[12/27 18:26:07     29s] Loading LEF file lef/sky130_scl_9T.lef ...
[12/27 18:26:07     29s] Set DBUPerIGU to M2 pitch 460.
[12/27 18:26:07     29s] 
[12/27 18:26:07     29s] Loading LEF file lef/IO/sky130_fd_io__corner_bus_overlay.lef ...
[12/27 18:26:07     29s] 
[12/27 18:26:07     29s] Loading LEF file lef/IO/sky130_fd_io__top_gpio_ovtv2.lef ...
[12/27 18:26:07     29s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/27 18:26:07     29s] Type 'man IMPLF-63' for more detail.
[12/27 18:26:07     29s] 
[12/27 18:26:07     29s] Loading LEF file lef/IO/sky130_fd_io__top_ground_hvc_wpad.lef ...
[12/27 18:26:07     29s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_hvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/27 18:26:07     29s] Type 'man IMPLF-63' for more detail.
[12/27 18:26:07     29s] 
[12/27 18:26:07     29s] Loading LEF file lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef ...
[12/27 18:26:07     29s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_power_hvc_wpadv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/27 18:26:07     29s] Type 'man IMPLF-63' for more detail.
[12/27 18:26:07     29s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef at line 1013.
[12/27 18:26:07     29s] **WARN: (IMPLF-201):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-201' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-201):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-201' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'ANALOG_EN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'ANALOG_POL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'ANALOG_SEL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'HLD_OVR' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'HYS_TRIM' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-201):	Pin 'IN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-201' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'INP_DIS' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-201):	Pin 'IN_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-201' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'OE_N' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-201' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-201' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-201' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-201):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-201' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-201):	Pin 'TIE_HI_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-201' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-201):	Pin 'TIE_LO_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-201' for more detail.
[12/27 18:26:07     29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/27 18:26:07     29s] Type 'man IMPLF-200' for more detail.
[12/27 18:26:07     29s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/27 18:26:07     29s] Loading view definition file from Fabric1.view
[12/27 18:26:07     29s] Reading MAX_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib' ...
[12/27 18:26:07     29s] Read 109 cells in library 'sky130_ss_1.62_125' 
[12/27 18:26:07     29s] Reading MIN_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib' ...
[12/27 18:26:07     29s] Read 109 cells in library 'sky130_ff_1.98_0' 
[12/27 18:26:07     29s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1930.7M, current mem=1868.0M)
[12/27 18:26:07     29s] *** End library_loading (cpu=0.01min, real=0.00min, mem=41.0M, fe_cpu=0.51min, fe_real=2.75min, fe_mem=1802.6M) ***
[12/27 18:26:07     29s] #% Begin Load netlist data ... (date=12/27 18:26:07, mem=1868.0M)
[12/27 18:26:07     29s] *** Begin netlist parsing (mem=1802.6M) ***
[12/27 18:26:07     29s] Created 109 new cells from 2 timing libraries.
[12/27 18:26:07     29s] Reading netlist ...
[12/27 18:26:07     29s] Backslashed names will retain backslash and a trailing blank character.
[12/27 18:26:07     29s] Reading verilog netlist 'SRC/post_synth_fabric_netlist.v'
[12/27 18:26:07     29s] 
[12/27 18:26:07     29s] *** Memory Usage v#2 (Current mem = 1812.598M, initial mem = 843.574M) ***
[12/27 18:26:07     29s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1812.6M) ***
[12/27 18:26:07     29s] #% End Load netlist data ... (date=12/27 18:26:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1886.1M, current mem=1886.1M)
[12/27 18:26:07     29s] Top level cell is fpga_top.
[12/27 18:26:08     29s] Hooked 218 DB cells to tlib cells.
[12/27 18:26:08     29s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1893.9M, current mem=1893.9M)
[12/27 18:26:08     29s] Starting recursive module instantiation check.
[12/27 18:26:08     29s] No recursion found.
[12/27 18:26:08     29s] Building hierarchical netlist for Cell fpga_top ...
[12/27 18:26:08     29s] ***** UseNewTieNetMode *****.
[12/27 18:26:08     30s] *** Netlist is unique.
[12/27 18:26:08     30s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[12/27 18:26:08     30s] ** info: there are 954 modules.
[12/27 18:26:08     30s] ** info: there are 8329 stdCell insts.
[12/27 18:26:08     30s] ** info: there are 8329 stdCell insts with at least one signal pin.
[12/27 18:26:08     30s] ** info: there are 39 Pad insts.
[12/27 18:26:08     30s] 
[12/27 18:26:08     30s] *** Memory Usage v#2 (Current mem = 1874.012M, initial mem = 843.574M) ***
[12/27 18:26:08     30s] Initializing I/O assignment ...
[12/27 18:26:08     30s] Adjusting Core to Left to: 0.1000. Core to Bottom to: 0.1000.
[12/27 18:26:08     30s] Start create_tracks
[12/27 18:26:08     30s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/27 18:26:08     30s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/27 18:26:08     30s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/27 18:26:08     30s] Extraction setup Started for TopCell fpga_top 
[12/27 18:26:08     30s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/27 18:26:08     30s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[12/27 18:26:08     30s] eee: __QRC_SADV_USE_LE__ is set 0
[12/27 18:26:08     30s] Generating auto layer map file.
[12/27 18:26:08     30s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[12/27 18:26:08     30s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[12/27 18:26:08     30s] eee:       33	    mcon	        6	       mcon	Via            
[12/27 18:26:08     30s] eee:        1	    met1	        7	     metal1	Metal          
[12/27 18:26:08     30s] eee:       34	     via	        8	       via1	Via            
[12/27 18:26:08     30s] eee:        2	    met2	        9	     metal2	Metal          
[12/27 18:26:08     30s] eee:       35	    via2	       10	       via2	Via            
[12/27 18:26:08     30s] eee:        3	    met3	       11	     metal3	Metal          
[12/27 18:26:08     30s] eee:       36	    via3	       12	       via3	Via            
[12/27 18:26:08     30s] eee:        4	    met4	       13	     metal4	Metal          
[12/27 18:26:08     30s] eee:       37	    via4	       14	       via4	Via            
[12/27 18:26:08     30s] eee:        5	    met5	       15	     metal5	Metal          
[12/27 18:26:08     30s] eee: TechFile: lef/qrcTechFile_RCgen
[12/27 18:26:08     30s] eee: HoWee  : 0 0 0 0 0 
[12/27 18:26:08     30s] eee: Erosn  : 0 0 0 0 0 
[12/27 18:26:08     30s] eee: nrColor: 0 0 0 0 0 
[12/27 18:26:08     30s] eee: Save / Restore of RC patterns enabled 
[12/27 18:26:08     30s] eee: Pattern meta data file doesn't exist
[12/27 18:26:08     30s] eee: Pattern data restore failed for 1 tech files
[12/27 18:26:08     30s] eee: Pattern extraction started for 1 tech files
[12/27 18:26:08     30s] Importing multi-corner technology file(s) for preRoute extraction...
[12/27 18:26:08     30s] lef/qrcTechFile_RCgen
[12/27 18:26:08     30s] Generating auto layer map file.
[12/27 18:26:08     30s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[12/27 18:26:08     30s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[12/27 18:26:08     30s] eee:       33	    mcon	        6	       mcon	Via            
[12/27 18:26:08     30s] eee:        1	    met1	        7	     metal1	Metal          
[12/27 18:26:08     30s] eee:       34	     via	        8	       via1	Via            
[12/27 18:26:08     30s] eee:        2	    met2	        9	     metal2	Metal          
[12/27 18:26:08     30s] eee:       35	    via2	       10	       via2	Via            
[12/27 18:26:08     30s] eee:        3	    met3	       11	     metal3	Metal          
[12/27 18:26:08     30s] eee:       36	    via3	       12	       via3	Via            
[12/27 18:26:08     30s] eee:        4	    met4	       13	     metal4	Metal          
[12/27 18:26:08     30s] eee:       37	    via4	       14	       via4	Via            
[12/27 18:26:08     30s] eee:        5	    met5	       15	     metal5	Metal          
[12/27 18:26:09     31s] eee: Pattern extraction completed
[12/27 18:26:09     31s] Completed (cpu: 0:00:00.6 real: 0:00:01.0)
[12/27 18:26:09     31s] Set Shrink Factor to 1.00000
[12/27 18:26:09     31s] Summary of Active RC-Corners : 
[12/27 18:26:09     31s]  
[12/27 18:26:09     31s]  Analysis View: VIEW_SETUP
[12/27 18:26:09     31s]     RC-Corner Name        : RC_CORNER
[12/27 18:26:09     31s]     RC-Corner Index       : 0
[12/27 18:26:09     31s]     RC-Corner Temperature : 25 Celsius
[12/27 18:26:09     31s]     RC-Corner Cap Table   : ''
[12/27 18:26:09     31s]     RC-Corner PreRoute Res Factor         : 1
[12/27 18:26:09     31s]     RC-Corner PreRoute Cap Factor         : 1
[12/27 18:26:09     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/27 18:26:09     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/27 18:26:09     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/27 18:26:09     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/27 18:26:09     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/27 18:26:09     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/27 18:26:09     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/27 18:26:09     31s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/27 18:26:09     31s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[12/27 18:26:09     31s]  
[12/27 18:26:09     31s]  Analysis View: VIEW_HOLD
[12/27 18:26:09     31s]     RC-Corner Name        : RC_CORNER
[12/27 18:26:09     31s]     RC-Corner Index       : 0
[12/27 18:26:09     31s]     RC-Corner Temperature : 25 Celsius
[12/27 18:26:09     31s]     RC-Corner Cap Table   : ''
[12/27 18:26:09     31s]     RC-Corner PreRoute Res Factor         : 1
[12/27 18:26:09     31s]     RC-Corner PreRoute Cap Factor         : 1
[12/27 18:26:09     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/27 18:26:09     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/27 18:26:09     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/27 18:26:09     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/27 18:26:09     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/27 18:26:09     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/27 18:26:09     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/27 18:26:09     31s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/27 18:26:09     31s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[12/27 18:26:09     31s] eee: RC Grid memory allocated = 120960 (42 X 48 X 5 X 12b)
[12/27 18:26:09     31s] Updating RC Grid density data for preRoute extraction ...
[12/27 18:26:09     31s] eee: pegSigSF=1.070000
[12/27 18:26:09     31s] Initializing multi-corner resistance tables ...
[12/27 18:26:09     31s] eee: Grid unit RC data computation started
[12/27 18:26:09     31s] eee: Grid unit RC data computation completed
[12/27 18:26:09     31s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/27 18:26:09     31s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/27 18:26:09     31s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/27 18:26:09     31s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/27 18:26:09     31s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/27 18:26:09     31s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/27 18:26:09     31s] eee: LAM-FP: thresh=1 ; dimX=3608.695652 ; dimY=4217.391304 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/27 18:26:09     31s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/27 18:26:09     31s] eee: NetCapCache creation started. (Current Mem: 2109.785M) 
[12/27 18:26:09     31s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2109.785M) 
[12/27 18:26:09     31s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1660.000000, 1940.000000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (41 X 47)
[12/27 18:26:09     31s] eee: Metal Layers Info:
[12/27 18:26:09     31s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/27 18:26:09     31s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/27 18:26:09     31s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/27 18:26:09     31s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/27 18:26:09     31s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/27 18:26:09     31s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/27 18:26:09     31s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/27 18:26:09     31s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/27 18:26:09     31s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/27 18:26:09     31s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/27 18:26:09     31s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[12/27 18:26:09     31s] *Info: initialize multi-corner CTS.
[12/27 18:26:09     31s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2199.2M, current mem=1971.8M)
[12/27 18:26:09     31s] Reading timing constraints file 'SDC/genus.default_emulate_constraint_mode.sdc' ...
[12/27 18:26:09     31s] Current (total cpu=0:00:32.5, real=0:02:47, peak res=2335.1M, current mem=2303.2M)
[12/27 18:26:09     31s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/genus.default_emulate_constraint_mode.sdc, Line 9).
[12/27 18:26:09     31s] 
[12/27 18:26:09     31s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/genus.default_emulate_constraint_mode.sdc, Line 10).
[12/27 18:26:09     31s] 
[12/27 18:26:10     31s] INFO (CTE): Reading of timing constraints file SDC/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[12/27 18:26:10     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2347.6M, current mem=2347.6M)
[12/27 18:26:10     31s] Current (total cpu=0:00:32.8, real=0:02:48, peak res=2347.6M, current mem=2347.6M)
[12/27 18:26:10     31s] Reading timing constraints file 'SDC/genus.dont_touch.sdc' ...
[12/27 18:26:10     31s] Current (total cpu=0:00:32.9, real=0:02:48, peak res=2347.6M, current mem=2347.6M)
[12/27 18:26:10     31s] INFO (CTE): Constraints read successfully.
[12/27 18:26:10     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2347.7M, current mem=2347.7M)
[12/27 18:26:10     31s] Current (total cpu=0:00:33.0, real=0:02:48, peak res=2347.7M, current mem=2347.7M)
[12/27 18:26:10     32s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/27 18:26:10     32s] Summary for sequential cells identification: 
[12/27 18:26:10     32s]   Identified SBFF number: 16
[12/27 18:26:10     32s]   Identified MBFF number: 0
[12/27 18:26:10     32s]   Identified SB Latch number: 2
[12/27 18:26:10     32s]   Identified MB Latch number: 0
[12/27 18:26:10     32s]   Not identified SBFF number: 0
[12/27 18:26:10     32s]   Not identified MBFF number: 0
[12/27 18:26:10     32s]   Not identified SB Latch number: 0
[12/27 18:26:10     32s]   Not identified MB Latch number: 0
[12/27 18:26:10     32s]   Number of sequential cells which are not FFs: 1
[12/27 18:26:10     32s] Total number of combinational cells: 87
[12/27 18:26:10     32s] Total number of sequential cells: 19
[12/27 18:26:10     32s] Total number of tristate cells: 3
[12/27 18:26:10     32s] Total number of level shifter cells: 0
[12/27 18:26:10     32s] Total number of power gating cells: 0
[12/27 18:26:10     32s] Total number of isolation cells: 0
[12/27 18:26:10     32s] Total number of power switch cells: 0
[12/27 18:26:10     32s] Total number of pulse generator cells: 0
[12/27 18:26:10     32s] Total number of always on buffers: 0
[12/27 18:26:10     32s] Total number of retention cells: 0
[12/27 18:26:10     32s] Total number of physical cells: 0
[12/27 18:26:10     32s] List of usable buffers: BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8
[12/27 18:26:10     32s] Total number of usable buffers: 7
[12/27 18:26:10     32s] List of unusable buffers:
[12/27 18:26:10     32s] Total number of unusable buffers: 0
[12/27 18:26:10     32s] List of usable inverters: CLKINVX1 INVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX16 INVX2 INVX4 INVX8
[12/27 18:26:10     32s] Total number of usable inverters: 9
[12/27 18:26:10     32s] List of unusable inverters:
[12/27 18:26:10     32s] Total number of unusable inverters: 0
[12/27 18:26:10     32s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[12/27 18:26:10     32s] Total number of identified usable delay cells: 4
[12/27 18:26:10     32s] List of identified unusable delay cells:
[12/27 18:26:10     32s] Total number of identified unusable delay cells: 0
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] TimeStamp Deleting Cell Server Begin ...
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] TimeStamp Deleting Cell Server End ...
[12/27 18:26:10     32s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2350.8M, current mem=2350.3M)
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/27 18:26:10     32s] Summary for sequential cells identification: 
[12/27 18:26:10     32s]   Identified SBFF number: 16
[12/27 18:26:10     32s]   Identified MBFF number: 0
[12/27 18:26:10     32s]   Identified SB Latch number: 2
[12/27 18:26:10     32s]   Identified MB Latch number: 0
[12/27 18:26:10     32s]   Not identified SBFF number: 0
[12/27 18:26:10     32s]   Not identified MBFF number: 0
[12/27 18:26:10     32s]   Not identified SB Latch number: 0
[12/27 18:26:10     32s]   Not identified MB Latch number: 0
[12/27 18:26:10     32s]   Number of sequential cells which are not FFs: 1
[12/27 18:26:10     32s]  Visiting view : VIEW_SETUP
[12/27 18:26:10     32s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/27 18:26:10     32s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/27 18:26:10     32s]  Visiting view : VIEW_HOLD
[12/27 18:26:10     32s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/27 18:26:10     32s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/27 18:26:10     32s] TLC MultiMap info (StdDelay):
[12/27 18:26:10     32s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/27 18:26:10     32s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/27 18:26:10     32s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/27 18:26:10     32s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/27 18:26:10     32s]  Setting StdDelay to: 58.5ps
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] TimeStamp Deleting Cell Server Begin ...
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] TimeStamp Deleting Cell Server End ...
[12/27 18:26:10     32s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/27 18:26:10     32s] Type 'man IMPSYC-2' for more detail.
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] *** Summary of all messages that are not suppressed in this session:
[12/27 18:26:10     32s] Severity  ID               Count  Summary                                  
[12/27 18:26:10     32s] WARNING   IMPLF-63             3  The layer '%s' referenced %s is not foun...
[12/27 18:26:10     32s] WARNING   IMPLF-200           14  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/27 18:26:10     32s] WARNING   IMPLF-201           10  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/27 18:26:10     32s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/27 18:26:10     32s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/27 18:26:10     32s] *** Message Summary: 30 warning(s), 0 error(s)
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[12/27 18:26:10     32s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[12/27 18:26:10     32s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/27 18:26:10     32s] Type 'man IMPFP-4008' for more detail.
[12/27 18:26:10     32s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/27 18:26:10     32s] Type 'man IMPFP-4008' for more detail.
[12/27 18:26:10     32s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.0000000000 , 0.0000000000) (1660.0000000000 , 1940.0000000000)} to {(-240.1200000000 , -240.1200000000) (1900.1200000000 , 2180.1200000000)}.
[12/27 18:26:10     32s] Start create_tracks
[12/27 18:26:10     32s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/27 18:26:10     32s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/27 18:26:10     32s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/27 18:26:10     32s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1584.24 1596.2 440.12 440.12 1144.12 1156.08 479.32 479.32 1104.92 1116.42
[12/27 18:26:10     32s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(440.1200000000 , 440.1200000000) (1144.1200000000 , 1156.0800000000)} to {(440.2200000000 , 440.2200000000) (1144.0200000000 , 1155.9800000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/27 18:26:10     32s] Start create_tracks
[12/27 18:26:10     32s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/27 18:26:10     32s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/27 18:26:10     32s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/27 18:26:10     32s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/27 18:26:10     32s] <CMD> checkDesign -floorplan
[12/27 18:26:10     32s] Checking routing tracks.....
[12/27 18:26:10     32s] Checking other grids.....
[12/27 18:26:10     32s] Checking FINFET Grid is on Manufacture Grid.....

[12/27 18:26:10     32s] Checking core/die box is on Grid.....

[12/27 18:26:10     32s] Checking snap rule ......

[12/27 18:26:10     32s] Checking Row is on grid......

[12/27 18:26:10     32s] Checking AreaIO row.....
[12/27 18:26:10     32s] Checking routing blockage.....
[12/27 18:26:10     32s] Checking components.....
[12/27 18:26:10     32s] Checking constraints (guide/region/fence).....
[12/27 18:26:10     32s] Checking groups.....
[12/27 18:26:10     32s] Checking Ptn Core Box.....
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] Checking Preroutes.....
[12/27 18:26:10     32s] No. of regular pre-routes not on tracks : 0 
[12/27 18:26:10     32s]  Design check done.
[12/27 18:26:10     32s] Report saved in file checkDesign/fpga_top.main.htm.ascii
[12/27 18:26:10     32s] *** Message Summary: 0 warning(s), 0 error(s)
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] <CMD> setDesignMode -process 130
[12/27 18:26:10     32s] ##  Process: 130           (User Set)               
[12/27 18:26:10     32s] ##     Node: (not set)                           
[12/27 18:26:10     32s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/27 18:26:10     32s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[12/27 18:26:10     32s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/27 18:26:10     32s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/27 18:26:10     32s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/27 18:26:10     32s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/27 18:26:10     32s] 8329 new pwr-pin connections were made to global net 'VDD'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/27 18:26:10     32s] 8329 new gnd-pin connections were made to global net 'VSS'.
[12/27 18:26:10     32s] <CMD> globalNetConnect P_CORE -type pgpin -pin VDD -override -verbose -netlistOverride
[12/27 18:26:10     32s] 8329 new pwr-pin connections were made to global net 'P_CORE'.
[12/27 18:26:10     32s] <CMD> globalNetConnect G_CORE -type pgpin -pin VSS -override -verbose -netlistOverride
[12/27 18:26:10     32s] 8329 new gnd-pin connections were made to global net 'G_CORE'.
[12/27 18:26:10     32s] <CMD> globalNetConnect AMUXBUS_A -type pgpin -pin AMUXBUS_A -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new pwr-pin connections were made to global net 'AMUXBUS_A'.
[12/27 18:26:10     32s] <CMD> globalNetConnect AMUXBUS_B -type pgpin -pin AMUXBUS_B -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new pwr-pin connections were made to global net 'AMUXBUS_B'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VSSA -type pgpin -pin VSSA -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new gnd-pin connections were made to global net 'VSSA'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VDDA -type pgpin -pin VDDA -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new pwr-pin connections were made to global net 'VDDA'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VSWITCH -type pgpin -pin VSWITCH -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new pwr-pin connections were made to global net 'VSWITCH'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VDDIO_Q -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new pwr-pin connections were made to global net 'VDDIO_Q'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VCCHIB -type pgpin -pin VCCHIB -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new pwr-pin connections were made to global net 'VCCHIB'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VDDIO -type pgpin -pin VDDIO -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new pwr-pin connections were made to global net 'VDDIO'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VCCD -type pgpin -pin VCCD -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new pwr-pin connections were made to global net 'VCCD'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VSSIO -type pgpin -pin VSSIO -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new gnd-pin connections were made to global net 'VSSIO'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VSSD -type pgpin -pin VSSD -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new gnd-pin connections were made to global net 'VSSD'.
[12/27 18:26:10     32s] <CMD> globalNetConnect VSSIO_Q -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
[12/27 18:26:10     32s] 52 new gnd-pin connections were made to global net 'VSSIO_Q'.
[12/27 18:26:10     32s] <CMD> globalNetConnect P_CORE -type pgpin -pin P_CORE -override -verbose -netlistOverride
[12/27 18:26:10     32s] 3 new pwr-pin connections were made to global net 'P_CORE'.
[12/27 18:26:10     32s] <CMD> globalNetConnect G_CORE -type pgpin -pin G_CORE -override -verbose -netlistOverride
[12/27 18:26:10     32s] 2 new gnd-pin connections were made to global net 'G_CORE'.
[12/27 18:26:10     32s] <CMD> addRing -nets {P_CORE G_CORE} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 10 bottom 10 left 10 right 10} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/27 18:26:10     32s] #% Begin addRing (date=12/27 18:26:10, mem=2357.0M)
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] viaInitial starts at Fri Dec 27 18:26:10 2024
viaInitial ends at Fri Dec 27 18:26:10 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2304.9M)
[12/27 18:26:10     32s] Ring generation is complete.
[12/27 18:26:10     32s] vias are now being generated.
[12/27 18:26:10     32s] addRing created 8 wires.
[12/27 18:26:10     32s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/27 18:26:10     32s] +--------+----------------+----------------+
[12/27 18:26:10     32s] |  Layer |     Created    |     Deleted    |
[12/27 18:26:10     32s] +--------+----------------+----------------+
[12/27 18:26:10     32s] |  met4  |        4       |       NA       |
[12/27 18:26:10     32s] |  via4  |        8       |        0       |
[12/27 18:26:10     32s] |  met5  |        4       |       NA       |
[12/27 18:26:10     32s] +--------+----------------+----------------+
[12/27 18:26:10     32s] #% End addRing (date=12/27 18:26:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2361.1M, current mem=2361.1M)
[12/27 18:26:10     32s] <CMD> sroute -connect { corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { P_CORE G_CORE } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[12/27 18:26:10     32s] #% Begin sroute (date=12/27 18:26:10, mem=2361.1M)
[12/27 18:26:10     32s] **WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
[12/27 18:26:10     32s] **WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
[12/27 18:26:10     32s] **WARN: (IMPSR-4058):	Sroute option: padPinTarget should be used in conjunction with option: -connect padPin. 
[12/27 18:26:10     32s] **WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
[12/27 18:26:10     32s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/27 18:26:10     32s] *** Begin SPECIAL ROUTE on Fri Dec 27 18:26:10 2024 ***
[12/27 18:26:10     32s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[12/27 18:26:10     32s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] Begin option processing ...
[12/27 18:26:10     32s] srouteConnectPowerBump set to false
[12/27 18:26:10     32s] routeSelectNet set to "P_CORE G_CORE"
[12/27 18:26:10     32s] routeSpecial set to true
[12/27 18:26:10     32s] srouteBlockPin set to "useLef"
[12/27 18:26:10     32s] srouteBottomLayerLimit set to 1
[12/27 18:26:10     32s] srouteBottomTargetLayerLimit set to 1
[12/27 18:26:10     32s] srouteConnectBlockPin set to false
[12/27 18:26:10     32s] srouteConnectConverterPin set to false
[12/27 18:26:10     32s] srouteConnectPadPin set to false
[12/27 18:26:10     32s] srouteCrossoverViaBottomLayer set to 1
[12/27 18:26:10     32s] srouteCrossoverViaTopLayer set to 5
[12/27 18:26:10     32s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/27 18:26:10     32s] srouteFollowCorePinEnd set to 3
[12/27 18:26:10     32s] srouteFollowPadPin set to false
[12/27 18:26:10     32s] srouteJogControl set to "preferWithChanges differentLayer"
[12/27 18:26:10     32s] sroutePadPinAllPorts set to true
[12/27 18:26:10     32s] sroutePreserveExistingRoutes set to true
[12/27 18:26:10     32s] srouteRoutePowerBarPortOnBothDir set to true
[12/27 18:26:10     32s] srouteStopBlockPin set to "nearestTarget"
[12/27 18:26:10     32s] srouteTopLayerLimit set to 5
[12/27 18:26:10     32s] srouteTopTargetLayerLimit set to 5
[12/27 18:26:10     32s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4093.00 megs.
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] Reading DB technology information...
[12/27 18:26:10     32s] Finished reading DB technology information.
[12/27 18:26:10     32s] Reading floorplan and netlist information...
[12/27 18:26:10     32s] Finished reading floorplan and netlist information.
[12/27 18:26:10     32s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/27 18:26:10     32s] Read in 11 layers, 5 routing layers, 1 overlap layer
[12/27 18:26:10     32s] Read in 121 macros, 16 used
[12/27 18:26:10     32s] Read in 63 components
[12/27 18:26:10     32s]   11 core components: 11 unplaced, 0 placed, 0 fixed
[12/27 18:26:10     32s]   52 pad components: 0 unplaced, 52 placed, 0 fixed
[12/27 18:26:10     32s] Read in 39 logical pins
[12/27 18:26:10     32s] Read in 39 nets
[12/27 18:26:10     32s] Read in 16 special nets, 2 routed
[12/27 18:26:10     32s] Read in 651 terminals
[12/27 18:26:10     32s] 2 nets selected.
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] Begin power routing ...
[12/27 18:26:10     32s] CPU time for P_CORE FollowPin 0 seconds
[12/27 18:26:10     32s] CPU time for G_CORE FollowPin 0 seconds
[12/27 18:26:10     32s]   Number of Stripe ports routed: 0
[12/27 18:26:10     32s]   Number of Core ports routed: 308
[12/27 18:26:10     32s]   Number of Followpin connections: 154
[12/27 18:26:10     32s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 4095.00 megs.
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s]  Begin updating DB with routing results ...
[12/27 18:26:10     32s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/27 18:26:10     32s] Pin and blockage extraction finished
[12/27 18:26:10     32s] 
[12/27 18:26:10     32s] sroute created 462 wires.
[12/27 18:26:10     32s] ViaGen created 924 vias, deleted 0 via to avoid violation.
[12/27 18:26:10     32s] +--------+----------------+----------------+
[12/27 18:26:10     32s] |  Layer |     Created    |     Deleted    |
[12/27 18:26:10     32s] +--------+----------------+----------------+
[12/27 18:26:10     32s] |  met1  |       462      |       NA       |
[12/27 18:26:10     32s] |   via  |       308      |        0       |
[12/27 18:26:10     32s] |  via2  |       308      |        0       |
[12/27 18:26:10     32s] |  via3  |       308      |        0       |
[12/27 18:26:10     32s] +--------+----------------+----------------+
[12/27 18:26:11     32s] #% End sroute (date=12/27 18:26:11, total cpu=0:00:00.2, real=0:00:01.0, peak res=2386.1M, current mem=2373.1M)
[12/27 18:26:11     32s] <CMD> sroute -connect { padRing } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[12/27 18:26:11     32s] #% Begin sroute (date=12/27 18:26:11, mem=2373.1M)
[12/27 18:26:11     32s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/27 18:26:11     32s] *** Begin SPECIAL ROUTE on Fri Dec 27 18:26:11 2024 ***
[12/27 18:26:11     32s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[12/27 18:26:11     32s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[12/27 18:26:11     32s] 
[12/27 18:26:11     32s] Begin option processing ...
[12/27 18:26:11     32s] srouteConnectPowerBump set to false
[12/27 18:26:11     32s] routeSelectNet set to "AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH"
[12/27 18:26:11     32s] routeSpecial set to true
[12/27 18:26:11     32s] srouteBottomLayerLimit set to 1
[12/27 18:26:11     32s] srouteBottomTargetLayerLimit set to 1
[12/27 18:26:11     32s] srouteConnectBlockPin set to false
[12/27 18:26:11     32s] srouteConnectConverterPin set to false
[12/27 18:26:11     32s] srouteConnectCorePin set to false
[12/27 18:26:11     32s] srouteConnectPadPin set to false
[12/27 18:26:11     32s] srouteConnectStripe set to false
[12/27 18:26:11     32s] srouteCrossoverViaBottomLayer set to 1
[12/27 18:26:11     32s] srouteCrossoverViaTopLayer set to 5
[12/27 18:26:11     32s] srouteFollowCorePinEnd set to 3
[12/27 18:26:11     32s] srouteJogControl set to "preferWithChanges differentLayer"
[12/27 18:26:11     32s] sroutePadPinAllPorts set to true
[12/27 18:26:11     32s] sroutePreserveExistingRoutes set to true
[12/27 18:26:11     32s] srouteRoutePowerBarPortOnBothDir set to true
[12/27 18:26:11     32s] srouteStopBlockPin set to "nearestTarget"
[12/27 18:26:11     32s] srouteTopLayerLimit set to 5
[12/27 18:26:11     32s] srouteTopTargetLayerLimit set to 5
[12/27 18:26:11     32s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4095.00 megs.
[12/27 18:26:11     32s] 
[12/27 18:26:11     32s] Reading DB technology information...
[12/27 18:26:11     32s] Finished reading DB technology information.
[12/27 18:26:11     32s] Reading floorplan and netlist information...
[12/27 18:26:11     32s] Finished reading floorplan and netlist information.
[12/27 18:26:11     32s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/27 18:26:11     32s] Read in 11 layers, 5 routing layers, 1 overlap layer
[12/27 18:26:11     32s] Read in 15 macros, 15 used
[12/27 18:26:11     32s] Read in 63 components
[12/27 18:26:11     32s]   11 core components: 11 unplaced, 0 placed, 0 fixed
[12/27 18:26:11     32s]   52 pad components: 0 unplaced, 52 placed, 0 fixed
[12/27 18:26:11     32s] Read in 39 logical pins
[12/27 18:26:11     32s] Read in 39 nets
[12/27 18:26:11     32s] Read in 16 special nets, 2 routed
[12/27 18:26:11     32s] Read in 651 terminals
[12/27 18:26:11     32s] 12 nets selected.
[12/27 18:26:11     32s] 
[12/27 18:26:11     32s] Begin power routing ...
[12/27 18:26:11     32s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1 sns=1 ppa_info=1
[12/27 18:26:11     32s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/27 18:26:11     32s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/27 18:26:11     32s]   Number of Pad ports routed: 0
[12/27 18:26:11     32s]   Number of Pad Ring connections: 1536
[12/27 18:26:11     32s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 4095.00 megs.
[12/27 18:26:11     32s] 
[12/27 18:26:11     32s] 
[12/27 18:26:11     32s] 
[12/27 18:26:11     32s]  Begin updating DB with routing results ...
[12/27 18:26:11     32s]  Updating DB with 0 via definition ...
[12/27 18:26:11     32s] sroute created 1535 wires.
[12/27 18:26:11     32s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/27 18:26:11     32s] +--------+----------------+----------------+
[12/27 18:26:11     32s] |  Layer |     Created    |     Deleted    |
[12/27 18:26:11     32s] +--------+----------------+----------------+
[12/27 18:26:11     32s] |  met4  |       911      |       NA       |
[12/27 18:26:11     32s] |  met5  |       624      |       NA       |
[12/27 18:26:11     32s] +--------+----------------+----------------+
[12/27 18:26:11     32s] #% End sroute (date=12/27 18:26:11, total cpu=0:00:00.3, real=0:00:00.0, peak res=2386.6M, current mem=2379.1M)
[12/27 18:26:11     32s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/27 18:26:11     32s] <CMD> sroute -connect { padPin } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { G_CORE P_CORE } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[12/27 18:26:11     32s] #% Begin sroute (date=12/27 18:26:11, mem=2379.1M)
[12/27 18:26:11     32s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/27 18:26:11     32s] *** Begin SPECIAL ROUTE on Fri Dec 27 18:26:11 2024 ***
[12/27 18:26:11     32s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[12/27 18:26:11     32s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[12/27 18:26:11     32s] 
[12/27 18:26:11     32s] Begin option processing ...
[12/27 18:26:11     32s] srouteConnectPowerBump set to false
[12/27 18:26:11     32s] routeSelectNet set to "G_CORE P_CORE"
[12/27 18:26:11     32s] routeSpecial set to true
[12/27 18:26:11     32s] srouteBottomLayerLimit set to 1
[12/27 18:26:11     32s] srouteBottomTargetLayerLimit set to 1
[12/27 18:26:11     32s] srouteConnectBlockPin set to false
[12/27 18:26:11     32s] srouteConnectConverterPin set to false
[12/27 18:26:11     32s] srouteConnectCorePin set to false
[12/27 18:26:11     32s] srouteConnectStripe set to false
[12/27 18:26:11     32s] srouteCrossoverViaBottomLayer set to 1
[12/27 18:26:11     32s] srouteCrossoverViaTopLayer set to 5
[12/27 18:26:11     32s] srouteFollowCorePinEnd set to 3
[12/27 18:26:11     32s] srouteFollowPadPin set to false
[12/27 18:26:11     32s] srouteJogControl set to "preferWithChanges differentLayer"
[12/27 18:26:11     32s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/27 18:26:11     32s] sroutePadPinAllPorts set to true
[12/27 18:26:11     32s] sroutePreserveExistingRoutes set to true
[12/27 18:26:11     32s] srouteRoutePowerBarPortOnBothDir set to true
[12/27 18:26:11     32s] srouteStopBlockPin set to "nearestTarget"
[12/27 18:26:11     32s] srouteTopLayerLimit set to 5
[12/27 18:26:11     32s] srouteTopTargetLayerLimit set to 5
[12/27 18:26:11     32s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4095.00 megs.
[12/27 18:26:11     32s] 
[12/27 18:26:11     32s] Reading DB technology information...
[12/27 18:26:11     32s] Finished reading DB technology information.
[12/27 18:26:11     32s] Reading floorplan and netlist information...
[12/27 18:26:11     32s] Finished reading floorplan and netlist information.
[12/27 18:26:11     32s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/27 18:26:11     32s] Read in 11 layers, 5 routing layers, 1 overlap layer
[12/27 18:26:11     32s] Read in 15 macros, 15 used
[12/27 18:26:11     32s] Read in 63 components
[12/27 18:26:11     32s]   11 core components: 11 unplaced, 0 placed, 0 fixed
[12/27 18:26:11     32s]   52 pad components: 0 unplaced, 52 placed, 0 fixed
[12/27 18:26:11     32s] Read in 39 logical pins
[12/27 18:26:11     32s] Read in 39 nets
[12/27 18:26:11     32s] Read in 16 special nets, 14 routed
[12/27 18:26:11     32s] Read in 651 terminals
[12/27 18:26:11     32s] 2 nets selected.
[12/27 18:26:11     32s] 
[12/27 18:26:11     32s] Begin power routing ...
[12/27 18:26:18     40s]   Number of IO ports routed: 10
[12/27 18:26:18     40s] End power routing: cpu: 0:00:07, real: 0:00:07, peak: 4095.00 megs.
[12/27 18:26:18     40s] 
[12/27 18:26:18     40s] 
[12/27 18:26:18     40s] 
[12/27 18:26:18     40s]  Begin updating DB with routing results ...
[12/27 18:26:18     40s]  Updating DB with 0 via definition ...
[12/27 18:26:18     40s] sroute created 14 wires.
[12/27 18:26:18     40s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[12/27 18:26:18     40s] +--------+----------------+----------------+
[12/27 18:26:18     40s] |  Layer |     Created    |     Deleted    |
[12/27 18:26:18     40s] +--------+----------------+----------------+
[12/27 18:26:18     40s] |  met3  |       10       |       NA       |
[12/27 18:26:18     40s] |  via3  |       10       |        0       |
[12/27 18:26:18     40s] |  via4  |       14       |        0       |
[12/27 18:26:18     40s] |  met5  |        4       |       NA       |
[12/27 18:26:18     40s] +--------+----------------+----------------+
[12/27 18:26:19     40s] #% End sroute (date=12/27 18:26:19, total cpu=0:00:07.5, real=0:00:08.0, peak res=4858.2M, current mem=2410.1M)
[12/27 18:26:19     40s] <CMD> addStripe -nets {P_CORE G_CORE} -layer met4 -direction vertical -width 5 -spacing 5 -set_to_set_distance 130 -start_from left -start_offset 110 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit met5 -padcore_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/27 18:26:19     40s] #% Begin addStripe (date=12/27 18:26:19, mem=2410.1M)
[12/27 18:26:19     40s] 
[12/27 18:26:19     40s] Initialize fgc environment(mem: 2487.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2487.8M)
[12/27 18:26:19     40s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2487.8M)
[12/27 18:26:19     40s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2487.8M)
[12/27 18:26:19     40s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2487.8M)
[12/27 18:26:19     40s] Starting stripe generation ...
[12/27 18:26:19     40s] Non-Default Mode Option Settings :
[12/27 18:26:19     40s]   NONE
[12/27 18:26:19     40s] Stripe generation is complete.
[12/27 18:26:19     40s] vias are now being generated.
[12/27 18:26:19     40s] addStripe created 8 wires.
[12/27 18:26:19     40s] ViaGen created 1864 vias, deleted 0 via to avoid violation.
[12/27 18:26:19     40s] +--------+----------------+----------------+
[12/27 18:26:19     40s] |  Layer |     Created    |     Deleted    |
[12/27 18:26:19     40s] +--------+----------------+----------------+
[12/27 18:26:19     40s] |   via  |       616      |        0       |
[12/27 18:26:19     40s] |  via2  |       616      |        0       |
[12/27 18:26:19     40s] |  via3  |       616      |        0       |
[12/27 18:26:19     40s] |  met4  |        8       |       NA       |
[12/27 18:26:19     40s] |  via4  |       16       |        0       |
[12/27 18:26:19     40s] +--------+----------------+----------------+
[12/27 18:26:19     40s] #% End addStripe (date=12/27 18:26:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=2418.4M, current mem=2418.4M)
[12/27 18:26:19     40s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 5 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/27 18:26:19     40s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/27 18:26:19     40s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/27 18:26:19     40s] Setting releaseMultiCpuLicenseMode to false.
[12/27 18:26:19     40s] <CMD> setPlaceMode -fp false
[12/27 18:26:19     40s] <CMD> place_design
[12/27 18:26:19     40s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[12/27 18:26:19     40s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/27 18:26:19     40s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:00:41.6/0:02:51.5 (0.2), mem = 2487.8M
[12/27 18:26:19     40s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1478, percentage of missing scan cell = 0.00% (0 / 1478)
[12/27 18:26:19     40s] *** Starting placeDesign default flow ***
[12/27 18:26:19     40s] [oiLAM] Zs 5, 6
[12/27 18:26:19     40s] ### Creating LA Mngr. totSessionCpu=0:00:41.6 mem=2487.8M
[12/27 18:26:19     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.6 mem=2487.8M
[12/27 18:26:19     40s] Multithreaded Timing Analysis is initialized with 8 threads
[12/27 18:26:19     40s] 
[12/27 18:26:19     40s] Info: 8 threads available for lower-level modules during optimization.
[12/27 18:26:19     40s] *** Start deleteBufferTree ***
[12/27 18:26:19     41s] Info: Detect buffers to remove automatically.
[12/27 18:26:19     41s] Analyzing netlist ...
[12/27 18:26:19     41s] Updating netlist
[12/27 18:26:19     41s] 
[12/27 18:26:19     41s] *summary: 26 instances (buffers/inverters) removed
[12/27 18:26:19     41s] *** Finish deleteBufferTree (0:00:01.1) ***
[12/27 18:26:19     41s] Info: pop threads available for lower-level modules during optimization.
[12/27 18:26:19     41s] **INFO: Enable pre-place timing setting for timing analysis
[12/27 18:26:19     41s] Set Using Default Delay Limit as 101.
[12/27 18:26:19     41s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/27 18:26:19     41s] Set Default Net Delay as 0 ps.
[12/27 18:26:19     41s] Set Default Net Load as 0 pF. 
[12/27 18:26:19     41s] Set Default Input Pin Transition as 1 ps.
[12/27 18:26:19     41s] **INFO: Analyzing IO path groups for slack adjustment
[12/27 18:26:20     42s] Effort level <high> specified for reg2reg_tmp.3517825 path_group
[12/27 18:26:20     42s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/27 18:26:20     42s] AAE DB initialization (MEM=2716.92 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/27 18:26:20     42s] #################################################################################
[12/27 18:26:20     42s] # Design Stage: PreRoute
[12/27 18:26:20     42s] # Design Name: fpga_top
[12/27 18:26:20     42s] # Design Mode: 130nm
[12/27 18:26:20     42s] # Analysis Mode: MMMC Non-OCV 
[12/27 18:26:20     42s] # Parasitics Mode: No SPEF/RCDB 
[12/27 18:26:20     42s] # Signoff Settings: SI Off 
[12/27 18:26:20     42s] #################################################################################
[12/27 18:26:20     42s] Calculate delays in BcWc mode...
[12/27 18:26:20     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 2718.9M, InitMEM = 2716.9M)
[12/27 18:26:20     42s] Start delay calculation (fullDC) (8 T). (MEM=2610.98)
[12/27 18:26:20     42s] Start AAE Lib Loading. (MEM=2739.98)
[12/27 18:26:20     42s] End AAE Lib Loading. (MEM=2960.05 CPU=0:00:00.0 Real=0:00:00.0)
[12/27 18:26:20     42s] End AAE Lib Interpolated Model. (MEM=2960.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 18:26:20     44s] Total number of fetched objects 10460
[12/27 18:26:20     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 18:26:20     44s] End delay calculation. (MEM=2666.06 CPU=0:00:01.3 REAL=0:00:00.0)
[12/27 18:26:21     44s] End delay calculation (fullDC). (MEM=2657.48 CPU=0:00:01.8 REAL=0:00:01.0)
[12/27 18:26:21     44s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 4109.2M) ***
[12/27 18:26:21     44s] **INFO: Disable pre-place timing setting for timing analysis
[12/27 18:26:21     44s] Set Using Default Delay Limit as 1000.
[12/27 18:26:21     44s] Set Default Net Delay as 1000 ps.
[12/27 18:26:21     44s] Set Default Input Pin Transition as 0.1 ps.
[12/27 18:26:21     44s] Set Default Net Load as 0.5 pF. 
[12/27 18:26:21     44s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/27 18:26:21     44s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:4051.7M, EPOCH TIME: 1735320381.629311
[12/27 18:26:21     44s] Deleted 0 physical inst  (cell - / prefix -).
[12/27 18:26:21     44s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:4051.7M, EPOCH TIME: 1735320381.629536
[12/27 18:26:21     44s] INFO: #ExclusiveGroups=0
[12/27 18:26:21     44s] INFO: There are no Exclusive Groups.
[12/27 18:26:21     44s] *** Starting "NanoPlace(TM) placement v#17 (mem=4051.7M)" ...
[12/27 18:26:21     44s] Wait...
[12/27 18:26:21     44s] Estimated loop count for BSM: 7077
[12/27 18:26:21     45s] *** Build Buffered Sizing Timing Model
[12/27 18:26:21     45s] (cpu=0:00:00.3 mem=4115.7M) ***
[12/27 18:26:21     45s] *** Build Virtual Sizing Timing Model
[12/27 18:26:21     45s] (cpu=0:00:00.3 mem=4123.7M) ***
[12/27 18:26:21     45s] No user-set net weight.
[12/27 18:26:21     45s] Net fanout histogram:
[12/27 18:26:21     45s] 2		: 6689 (79.5%) nets
[12/27 18:26:21     45s] 3		: 1112 (13.2%) nets
[12/27 18:26:21     45s] 4     -	14	: 413 (4.9%) nets
[12/27 18:26:21     45s] 15    -	39	: 143 (1.7%) nets
[12/27 18:26:21     45s] 40    -	79	: 60 (0.7%) nets
[12/27 18:26:21     45s] 80    -	159	: 0 (0.0%) nets
[12/27 18:26:21     45s] 160   -	319	: 0 (0.0%) nets
[12/27 18:26:21     45s] 320   -	639	: 0 (0.0%) nets
[12/27 18:26:21     45s] 640   -	1279	: 0 (0.0%) nets
[12/27 18:26:21     45s] 1280  -	2559	: 2 (0.0%) nets
[12/27 18:26:21     45s] 2560  -	5119	: 0 (0.0%) nets
[12/27 18:26:21     45s] 5120+		: 0 (0.0%) nets
[12/27 18:26:21     45s] no activity file in design. spp won't run.
[12/27 18:26:21     45s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[12/27 18:26:21     45s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/27 18:26:21     45s] Define the scan chains before using this option.
[12/27 18:26:21     45s] Type 'man IMPSP-9042' for more detail.
[12/27 18:26:21     45s] Processing tracks to init pin-track alignment.
[12/27 18:26:21     45s] z: 2, totalTracks: 1
[12/27 18:26:21     45s] z: 4, totalTracks: 1
[12/27 18:26:21     45s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/27 18:26:21     45s] Cell fpga_top LLGs are deleted
[12/27 18:26:21     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/27 18:26:21     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/27 18:26:21     45s] # Building fpga_top llgBox search-tree.
[12/27 18:26:21     45s] #std cell=8303 (0 fixed + 8303 movable) #buf cell=0 #inv cell=2093 #block=0 (0 floating + 0 preplaced)
[12/27 18:26:21     45s] #ioInst=52 #net=8419 #term=29169 #term/net=3.46, #fixedIo=52, #floatIo=0, #fixedPin=39, #floatPin=0
[12/27 18:26:21     45s] stdCell: 8303 single + 0 double + 0 multi
[12/27 18:26:21     45s] #unpreplaced instances with no terms = 8
[12/27 18:26:21     45s] #unpreplaced instances with one term = 2
[12/27 18:26:21     45s] Total standard cell length = 33.6849 (mm), area = 0.1395 (mm^2)
[12/27 18:26:21     45s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4123.7M, EPOCH TIME: 1735320381.909701
[12/27 18:26:21     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/27 18:26:21     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/27 18:26:21     45s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4123.7M, EPOCH TIME: 1735320381.909790
[12/27 18:26:21     45s] Max number of tech site patterns supported in site array is 256.
[12/27 18:26:21     45s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[12/27 18:26:21     45s] Type 'man IMPSP-362' for more detail.
[12/27 18:26:21     45s] Core basic site is CoreSite
[12/27 18:26:21     45s] DP-Init: Signature of floorplan is fca3686514c5ec20. Signature of routing blockage is 594ba482fa27a32d.
[12/27 18:26:21     45s] After signature check, allow fast init is false, keep pre-filter is false.
[12/27 18:26:21     45s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/27 18:26:21     45s] Use non-trimmed site array because memory saving is not enough.
[12/27 18:26:21     45s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[12/27 18:26:21     45s] SiteArray: use 1,175,552 bytes
[12/27 18:26:21     45s] SiteArray: current memory after site array memory allocation 4156.8M
[12/27 18:26:21     45s] SiteArray: FP blocked sites are writable
[12/27 18:26:21     45s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): Create thread pool 0x7fddc64fd1c0.
[12/27 18:26:21     45s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): 0 out of 1 thread pools are available.
[12/27 18:26:21     45s] Keep-away cache is enable on metals: 1-5
[12/27 18:26:21     45s] Estimated cell power/ground rail width = 0.517 um
[12/27 18:26:21     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:26:21     45s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4284.8M, EPOCH TIME: 1735320381.921654
[12/27 18:26:21     45s] Process 2318 (called=4166 computed=48) wires and vias for routing blockage analysis
[12/27 18:26:21     45s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.006, REAL:0.004, MEM:4284.8M, EPOCH TIME: 1735320381.925632
[12/27 18:26:21     45s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[12/27 18:26:21     45s] Atter site array init, number of instance map data is 0.
[12/27 18:26:21     45s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.024, REAL:0.017, MEM:4284.8M, EPOCH TIME: 1735320381.926572
[12/27 18:26:21     45s] 
[12/27 18:26:21     45s] Scanning PG Shapes for Pre-Colorizing...Done.
[12/27 18:26:21     45s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/27 18:26:21     45s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/27 18:26:21     45s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.018, MEM:4284.8M, EPOCH TIME: 1735320381.928053
[12/27 18:26:21     45s] 
[12/27 18:26:21     45s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/27 18:26:21     45s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/27 18:26:21     45s] Average module density = 0.352.
[12/27 18:26:21     45s] Density for the design = 0.352.
[12/27 18:26:21     45s]        = stdcell_area 73228 sites (139455 um^2) / alloc_area 208080 sites (396268 um^2).
[12/27 18:26:21     45s] Pin Density = 0.1402.
[12/27 18:26:21     45s]             = total # of pins 29169 / total area 208080.
[12/27 18:26:21     45s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:4284.8M, EPOCH TIME: 1735320381.930294
[12/27 18:26:21     45s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.001, REAL:0.001, MEM:4284.8M, EPOCH TIME: 1735320381.931703
[12/27 18:26:21     45s] OPERPROF: Starting pre-place ADS at level 1, MEM:4284.8M, EPOCH TIME: 1735320381.932080
[12/27 18:26:21     45s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:4284.8M, EPOCH TIME: 1735320381.935078
[12/27 18:26:21     45s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:4284.8M, EPOCH TIME: 1735320381.935125
[12/27 18:26:21     45s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:4284.8M, EPOCH TIME: 1735320381.935170
[12/27 18:26:21     45s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:4284.8M, EPOCH TIME: 1735320381.935202
[12/27 18:26:21     45s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:4284.8M, EPOCH TIME: 1735320381.935230
[12/27 18:26:21     45s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:4284.8M, EPOCH TIME: 1735320381.935572
[12/27 18:26:21     45s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:4284.8M, EPOCH TIME: 1735320381.935610
[12/27 18:26:21     45s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:4284.8M, EPOCH TIME: 1735320381.935718
[12/27 18:26:21     45s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:4284.8M, EPOCH TIME: 1735320381.935746
[12/27 18:26:21     45s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:4284.8M, EPOCH TIME: 1735320381.935827
[12/27 18:26:21     45s] ADSU 0.352 -> 0.376. site 208080.000 -> 194889.600. GS 33.120
[12/27 18:26:21     45s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.009, REAL:0.008, MEM:4284.8M, EPOCH TIME: 1735320381.940282
[12/27 18:26:21     45s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3760.8M, EPOCH TIME: 1735320381.945513
[12/27 18:26:21     45s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3760.8M, EPOCH TIME: 1735320381.945785
[12/27 18:26:21     45s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3760.8M, EPOCH TIME: 1735320381.945819
[12/27 18:26:21     45s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:3760.8M, EPOCH TIME: 1735320381.945855
[12/27 18:26:21     45s] Initial padding reaches pin density 0.453 for top
[12/27 18:26:21     45s] InitPadU 0.376 -> 0.445 for top
[12/27 18:26:21     45s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[12/27 18:26:21     45s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3760.8M, EPOCH TIME: 1735320381.954006
[12/27 18:26:21     45s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3760.8M, EPOCH TIME: 1735320381.954050
[12/27 18:26:21     45s] OPERPROF: Starting Section-Head-Init at level 1, MEM:3760.8M, EPOCH TIME: 1735320381.954325
[12/27 18:26:21     45s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.001, REAL:0.001, MEM:3760.8M, EPOCH TIME: 1735320381.955643
[12/27 18:26:21     45s] === lastAutoLevel = 8 
[12/27 18:26:21     45s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:3760.8M, EPOCH TIME: 1735320381.958886
[12/27 18:26:21     45s] no activity file in design. spp won't run.
[12/27 18:26:21     45s] [spp] 0
[12/27 18:26:21     45s] [adp] 0:1:1:3
[12/27 18:26:22     46s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:1.624, REAL:0.814, MEM:3826.0M, EPOCH TIME: 1735320382.773133
[12/27 18:26:22     46s] Clock gating cells determined by native netlist tracing.
[12/27 18:26:22     46s] no activity file in design. spp won't run.
[12/27 18:26:22     46s] no activity file in design. spp won't run.
[12/27 18:26:22     46s] Effort level <high> specified for reg2reg path_group
[12/27 18:26:23     47s] Innovus terminated by internal (SEGV) error/signal.
[12/27 18:26:23     47s] *** Stack trace:
*** Stack trace:
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus[0x21d6cdf5]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(syStackTrace+0xbe)[0x21d6d338]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus[0xdaa51bb]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN15goSignalHandler13executeActionEiP9siginfo_tPv+0x48)[0x12603318]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN15goSignalHandler16executeSigActionEiP9siginfo_tPv+0x9b)[0x1260343b]
/lib64/libpthread.so.0(+0x12d7f)[0x7fde9bd9cd7f]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN7TATimer30getFromPhaseTransformAndAdjustERK14TATimingPinPtrP7TAPhase14taanalysistype16tatransitiontypeRS4_R10TAPropTimeR12TALinkedList13TADelayArcPtr9tabooleanS8_SD_S4_SD_P10TATimeList26ta_use_zero_delays_optionsPSD_8pathtypeSC_+0x488)[0x229c77a8]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN10TATimeList11propagateATE13TADelayArcPtrRS_9taboolean14TATimingPinPtrS3_26ta_use_zero_delays_optionsS2_S2_PA2_A2_fPA2_A2_A2_10TAPropTimeSC_S2_S3_8pathtypeS0_P12TADerateInfo13taarcproptypeP19TATimingDerateCache+0x2d9f)[0x22ac1baf]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN7TATimer16calculateArrivalERK13TADelayArcPtrR10TATimeList9tabooleanS5_RS5_PS3_26ta_use_zero_delays_optionsS5_S5_PA2_A2_fPA2_A2_A2_10TAPropTimeSG_8pathtypeS5_S5_S0_14TATimingPinPtrSI_PS5_P17TAClockDefinitionS5_P12TADerateInfoS5_S5_P19TATimingDerateCacheS5_S5_S5_S5_P7TAPhaseP16TALatchInfoCache+0x1b92)[0x22ba3552]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN7TATimer16calculateArrivalERK14TATimingPinPtriR9taboolean8pathtype26ta_use_zero_delays_optionsP10TATimeList+0x998)[0x22b9a8a8]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN7TATimer21forceCalculateArrivalERK14TATimingPinPtrP18TAMainBoundaryInfo9taboolean8pathtype+0x4e)[0x22ba42ee]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN24TAPhaseSetCompactListJob10processJobER16TAJobElemCompact+0x28c)[0x22baf25c]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN16TACompactListJob7executeEi+0x216)[0x2472fb56]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN13TATimerWorker7consumeEPv+0x648)[0x2472ea98]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN14TAThreadWorker4loopEv+0xaa)[0x2472898a]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN8TAThread3runEP14TAThreadWorker+0x10)[0x24728a90]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus[0x21dae903]
/lib64/libpthread.so.0(+0x81d9)[0x7fde9bd921d9]
/lib64/libc.so.6(clone+0x42)[0x7fde9b1d78d2]
========================================
               pstack
========================================
Thread 35 (Thread 0x7fdd973b9700 (LWP 3518176)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 34 (Thread 0x7fdd98fb9700 (LWP 3518175)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 33 (Thread 0x7fdd9a8e9700 (LWP 3518174)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 32 (Thread 0x7fdd9c449700 (LWP 3518173)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 31 (Thread 0x7fdda5f79700 (LWP 3518172)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 30 (Thread 0x7fdda7829700 (LWP 3518171)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 29 (Thread 0x7fdda9109700 (LWP 3518170)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 28 (Thread 0x7fddaaa19700 (LWP 3518169)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 27 (Thread 0x7fddc88a9700 (LWP 3518151)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 26 (Thread 0x7fddc9bd9700 (LWP 3518150)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 25 (Thread 0x7fddcb139700 (LWP 3518149)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 24 (Thread 0x7fdde7389700 (LWP 3518148)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 23 (Thread 0x7fdde83c9700 (LWP 3518147)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 22 (Thread 0x7fdde9239700 (LWP 3518146)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 21 (Thread 0x7fddea2d9700 (LWP 3518145)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 20 (Thread 0x7fddeb1a9700 (LWP 3518144)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 19 (Thread 0x7fddf3169700 (LWP 3518117)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 18 (Thread 0x7fddf3e19700 (LWP 3518116)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7fddf4af9700 (LWP 3518115)):
#0  0x00007fde9b2a5ec2 in waitpid () from /lib64/libc.so.6
#1  0x00007fde9b1f9807 in do_system () from /lib64/libc.so.6
#2  0x0000000021d6cf21 in syStackTraceDump(_IO_FILE*, bool) ()
#3  0x0000000021d6d339 in syStackTrace ()
#4  0x000000000daa51bc in rdaiErrorHandler1(int) ()
#5  0x0000000012603319 in goSignalHandler::executeAction(int, siginfo_t*, void*) ()
#6  0x000000001260343c in goSignalHandler::executeSigAction(int, siginfo_t*, void*) ()
#7  <signal handler called>
#8  0x00000000229c77a8 in TATimer::getFromPhaseTransformAndAdjust(TATimingPinPtr const&, TAPhase*, taanalysistype, tatransitiontype, TAPhase*&, TAPropTime&, TALinkedList&, TADelayArcPtr, taboolean, TAPropTime, taboolean, TAPhase*, taboolean, TATimeList*, ta_use_zero_delays_options, taboolean*, pathtype, TADelayArcPtr) ()
#9  0x0000000022ac1bb0 in TATimeList::propagateAT(TADelayArcPtr, TATimeList&, taboolean, TATimingPinPtr, TATimingPinPtr, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], taboolean, TATimingPinPtr, pathtype, TADelayArcPtr, TADerateInfo*, taarcproptype, TATimingDerateCache*) ()
#10 0x0000000022ba3553 in TATimer::calculateArrival(TADelayArcPtr const&, TATimeList&, taboolean, taboolean, taboolean&, TATimeList*, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], pathtype, taboolean, taboolean, TADelayArcPtr, TATimingPinPtr, TATimingPinPtr, taboolean*, TAClockDefinition*, taboolean, TADerateInfo*, taboolean, taboolean, TATimingDerateCache*, taboolean, taboolean, taboolean, taboolean, TAPhase*, TALatchInfoCache*) ()
#11 0x0000000022b9a8a9 in TATimer::calculateArrival(TATimingPinPtr const&, int, taboolean&, pathtype, ta_use_zero_delays_options, TATimeList*) ()
#12 0x0000000022ba42ef in TATimer::forceCalculateArrival(TATimingPinPtr const&, TAMainBoundaryInfo*, taboolean, pathtype) ()
#13 0x0000000022baf25d in TAPhaseSetCompactListJob::processJob(TAJobElemCompact&) ()
#14 0x000000002472fb57 in TACompactListJob::execute(int) ()
#15 0x000000002472ea99 in TATimerWorker::consume(void*) ()
#16 0x000000002472898b in TAThreadWorker::loop() ()
#17 0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#18 0x0000000021dae904 in create_head(void*) ()
#19 0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#20 0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7fddf5809700 (LWP 3518114)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7fde1da8d700 (LWP 3518113)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7fde1d28c700 (LWP 3518112)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7fde1ca8b700 (LWP 3518111)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7fde1c28a700 (LWP 3518110)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7fde04324700 (LWP 3518104)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000001cdc8c4b in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000001cde39a3 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000001cde3bbd in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7fde2d219700 (LWP 3517885)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeab63ab43 in QWaitCondition::wait(QMutex*, QDeadlineTimer) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fdeab24ae22 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fdeab634f6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7fde60479700 (LWP 3517863)):
#0  0x00007fde9b2d0c36 in ppoll () from /lib64/libc.so.6
#1  0x00007fdeab8728a9 in qt_safe_poll(pollfd*, unsigned long, timespec const*) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fdeab873d33 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#3  0x00007fdeab81ef5b in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x00007fdeab633f1e in QThread::exec() () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x00007fde9699f2c7 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5DBus.so.5
#6  0x00007fdeab634f6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#7  0x0000000021dae904 in create_head(void*) ()
#8  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#9  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7fde6be77700 (LWP 3517862)):
#0  0x00007fde9b1ed3cc in sigtimedwait () from /lib64/libc.so.6
#1  0x00007fde9bd9c90c in sigwait () from /lib64/libpthread.so.0
#2  0x000000000daa29e0 in ctrlCHandle(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#5  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7fde6cbd5700 (LWP 3517859)):
#0  0x00007fde9b2d327f in select () from /lib64/libc.so.6
#1  0x000000003444f988 in NotifierThreadProc ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7fde6d9eb700 (LWP 3517858)):
#0  0x00007fde9b2d0b41 in poll () from /lib64/libc.so.6
#1  0x00007fde9cc8a6cf in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fde9cc8c35a in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fde97eb53e0 in ?? () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/../../Qt/v5/64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fdeab634f6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7fde6e2ee700 (LWP 3517857)):
#0  0x00007fde9b2a6118 in nanosleep () from /lib64/libc.so.6
#1  0x00007fde9b2a601e in sleep () from /lib64/libc.so.6
#2  0x0000000021d899e1 in syiPeakMem(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#5  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7fde6f2f0700 (LWP 3517855)):
#0  0x00007fde9bd9c210 in nanosleep () from /lib64/libpthread.so.0
#1  0x000000000fd6a80d in rdaiLicRecheck(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7fde707e6700 (LWP 3517846)):
#0  0x00007fde9b2d327f in select () from /lib64/libc.so.6
#1  0x0000000032aa4fcb in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7fde70fe7700 (LWP 3517845)):
#0  0x00007fde9bd9bc67 in accept () from /lib64/libpthread.so.0
#1  0x0000000032aad367 in ProcessInfo::handleConnection(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7fde92435ec0 (LWP 3517825)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x0000000024728546 in TAThreadJobPool::add(void*, unsigned int, taboolean) ()
#3  0x000000002472ffaf in TACompactListJob::run(TACompactListJob::TACurrentProcessingType, TALinkedList&, bool) ()
#4  0x0000000024730706 in TACompactListJob::run() ()
#5  0x0000000022bbacbe in TATimer::processPhaseSetInvalidListNonIncBFS(TAMainBoundaryInfo*, TATimingPinPtr const&) ()
#6  0x0000000022bbbf5d in TATimer::processPhaseSetInvalidList(TAMainBoundaryInfo*) ()
#7  0x0000000022e20667 in TATimer::evaluateLoopBreakerPinList(TALinkedList&, TALinkedList&, TALinkedList&, int, taboolean, taboolean, taboolean, taboolean) ()
#8  0x0000000022e3523c in TATimer::processLoop(TALinkedList&, TALinkedList&, TALinkedList&, taboolean, taboolean, taboolean, taboolean) ()
#9  0x0000000022e2575e in TATimer::_slackStealAndDynamicLoop(TABoundary*, TALinkedList*, TALinkedList*, taboolean, taboolean, taboolean) ()
#10 0x0000000022e26443 in TATimer::reevaluateNonIncrementalTimingComputationPrivate(TABoundary*, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) ()
#11 0x0000000022e27421 in TATimer::reevaluateNonIncrementalTimingComputation(TABoundary*, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) ()
#12 0x00000000220ff278 in TAExtApi::reevaluateNonIncrementalComputation(TADbBoundary*, TAAnalysisId*, TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) [clone .part.0] ()
#13 0x00000000220ff945 in TAExtApi::reevaluateNonIncrementalComputation(TADbBoundary*, TAAnalysisId*, TADbContext*, taboolean) ()
#14 0x000000001d54b28e in tomRunLatchSTA() ()
#15 0x000000001148102a in coePathGroup::createPathGroupsIfNotPresentAndCategories(coeDesignState, bool&) ()
#16 0x0000000015b8ef5d in spd_ignore_low_effort_path_group_init() ()
#17 0x0000000015b9426c in spd_map_PathGroup2net() ()
#18 0x0000000015a25fc2 in spIPlaceForNP(dbsHead*, spsSecHead*, char*, int) ()
#19 0x0000000015c64f3a in spMain(dbsHead*) ()
#20 0x000000000dd45504 in rdaiPlaceCmd ()
#21 0x00000000343462db in TclInvokeStringCommand ()
#22 0x000000003434add2 in TclNRRunCallbacks ()
#23 0x000000003434cfff in TclEvalEx ()
#24 0x000000003434db53 in Tcl_CDNSEvalEx ()
#25 0x000000003434dc13 in TclNREvalObjEx ()
#26 0x0000000034404185 in TclNREvalFile ()
#27 0x0000000034361335 in TclNRSourceObjCmd ()
#28 0x000000003434add2 in TclNRRunCallbacks ()
#29 0x00000000343e91d4 in Tcl_RecordAndEvalObj ()
#30 0x00000000343e9349 in Tcl_RecordAndEval ()
#31 0x000000000dba7bd7 in rdaEditCmdLineEnd(char*) ()
#32 0x000000001d67a001 in seConsole::sesMode::DoExecute(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, void*) ()
#33 0x000000001f255e40 in Redline::EmacsMode::AcceptLine() ()
#34 0x000000001f25e201 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#35 0x000000001f26d2cb in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#36 0x000000001f26caec in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#37 0x000000001f252ed7 in Redline::Editor::Internals::Run(bool) ()
#38 0x000000003444fc8e in FileHandlerEventProc ()
#39 0x00000000344103b9 in Tcl_ServiceEvent ()
#40 0x00000000344106c9 in Tcl_DoOneEvent ()
#41 0x00007fdeacd4a50f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/libtq.so
#42 0x00007fdeab81ef5b in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#43 0x00007fdeab8269ac in QCoreApplication::exec() () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#44 0x00007fdeacd49e4a in TqApplication::exec() () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/libtq.so
#45 0x000000000db84a9c in edi_app_init(Tcl_Interp*) ()
#46 0x000000003440adfc in Tcl_MainEx ()
#47 0x00000000072ffcc1 in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 3517845]
[New LWP 3517846]
[New LWP 3517855]
[New LWP 3517857]
[New LWP 3517858]
[New LWP 3517859]
[New LWP 3517862]
[New LWP 3517863]
[New LWP 3517885]
[New LWP 3518104]
[New LWP 3518110]
[New LWP 3518111]
[New LWP 3518112]
[New LWP 3518113]
[New LWP 3518114]
[New LWP 3518115]
[New LWP 3518116]
[New LWP 3518117]
[New LWP 3518144]
[New LWP 3518145]
[New LWP 3518146]
[New LWP 3518147]
[New LWP 3518148]
[New LWP 3518149]
[New LWP 3518150]
[New LWP 3518151]
[New LWP 3518169]
[New LWP 3518170]
[New LWP 3518171]
[New LWP 3518172]
[New LWP 3518173]
[New LWP 3518174]
[New LWP 3518175]
[New LWP 3518176]

warning: Unable to open "librpm.so.8" (/lib64/librpm.so.8: undefined symbol: sqlite3_errstr), missing debuginfos notifications will not be displayed
Missing separate debuginfo for /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/IntegrityPlanner/jre/lib/server/libjvm.so
Missing separate debuginfo for /lib64/libXm.so.4
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/df/091731b89f1a32653778d158c10e67ad27bbb2.debug
Missing separate debuginfo for /lib64/libjpeg.so.62
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/4d/aef2cb1136e116c15d43098818ad13a09d0a35.debug
Missing separate debuginfo for /lib64/libXft.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/92/92a2a62c447e16f93ac3d58985e43e6815e5aa.debug
Missing separate debuginfo for /lib64/libXp.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/0a/60251c3021a666729452dc10870ed35b24794e.debug
Missing separate debuginfo for /lib64/libXmu.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/23/e76346045f248755236e14b7d7d681471392c2.debug
Missing separate debuginfo for /lib64/libXt.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/85/5394724319a25151c05d33fb4230ac74d2292a.debug
Missing separate debuginfo for /lib64/libfreetype.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/fe/e773e4a20635f5757c5cc8a54b5cbb8d5d15cb.debug
Missing separate debuginfo for /lib64/libGLU.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/f9/b7951b9453ccfd04a77bfd7dd14761b4624efe.debug
Missing separate debuginfo for /lib64/libGL.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/a1/0acbc57fe69b611233134bae03bb8959caec92.debug
Missing separate debuginfo for /lib64/libelf.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/3c/5416259e402325402715c0d9175718e32bd34f.debug
Missing separate debuginfo for /lib64/libuuid.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/ed/bd5a7549c1d3c7b09d219ae10ad1df8f30aebb.debug
Missing separate debuginfo for /lib64/libz.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/83/6e25b0ce304659b1fcd66ac08536aa68dd4378.debug
Missing separate debuginfo for /lib64/libXext.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/73/416a88c082b9bdfa17d2d579665b214c36fda6.debug
Missing separate debuginfo for /lib64/libXss.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/56/267d3ab5f774b049599765d9471f8630f8af31.debug
Missing separate debuginfo for /lib64/libX11.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/6d/070e5a73baa9d25594cf6bc0f5f08eee3353f6.debug
Missing separate debuginfo for /lib64/libX11-xcb.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/09/8fe3d37e4241890a0495cafbfa5dd827245fcd.debug
Missing separate debuginfo for /lib64/libxcb.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/92/6a1fa547ba582613b184f82de34ab93c42ea1a.debug
Missing separate debuginfo for /lib64/libxcb-render.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/93/dbdb22a45beb37636f85469b50b07531370654.debug
Missing separate debuginfo for /lib64/libfontconfig.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/2e/ebb8565a9fd85301ebd745d572426913ead988.debug
Missing separate debuginfo for /lib64/libutil.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/0f/7f6651632dce9042b344dcd45356f8f4cc7b8d.debug
Missing separate debuginfo for /lib64/libcrypt.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/13/7b36495ecc8402caf8e402b666b84b1386ff2e.debug
Missing separate debuginfo for /lib64/libncurses.so.5
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/86/8efe66ddb28c7083e76f9c7d592409b7207b52.debug
Missing separate debuginfo for /lib64/libtinfo.so.5
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/05/4313e70b77e4a6b3392df39d42e01ea5b8bdb0.debug
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
Missing separate debuginfo for /lib64/libm.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/cc/62e09a5cd31f73d9655c8b894537257215cd8f.debug
Missing separate debuginfo for /lib64/libc.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/bf/4c06a1d77241a2d30436873e56c348fcbb5d22.debug
Missing separate debuginfo for /lib64/libicudata.so.50
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/16/679df8958670a3fe8405ce5cf22d431e4c153f.debug
Missing separate debuginfo for /lib64/libicui18n.so.50
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/a5/8a231622802b16f1d1ccfb48008ef5758335d2.debug
Missing separate debuginfo for /lib64/libicuuc.so.50
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/5e/95d9b13e37c1af7fd103ebf7a50e2204c98a2c.debug
Missing separate debuginfo for /lib64/libpng16.so.16
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/ff/b1676a2fd95c1746d823b83d0838dcf5b1be85.debug
Missing separate debuginfo for /lib64/libXrender.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/65/4bb318313abc73c684c91cc64dbe504533c698.debug
Missing separate debuginfo for /lib64/libXau.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/99/67f14a9945f69499bd5121bb012d319bdb1ed9.debug
Missing separate debuginfo for /lib64/libSM.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/c3/908e4e5b197c73c32a6b40121eb6a2cea43014.debug
Missing separate debuginfo for /lib64/libICE.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/96/9ebebbce25f48fb16333cd3609ddc0cefb0dbe.debug
Missing separate debuginfo for /lib64/libbz2.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/c9/bcd8f258d29661329a9d99c80fa1267ad4e8e7.debug
Missing separate debuginfo for /lib64/libGLX.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/b4/ef6ef35e027c1ffb46cbfa956912d323e3b6d4.debug
Missing separate debuginfo for /lib64/libGLdispatch.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/cb/2213b2c4044cf145f96bcbc9dd1e6fd369bbac.debug
Missing separate debuginfo for /lib64/libgssapi_krb5.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/75/c73f5a2e6be741b901a488862a3b68bfb4972d.debug
Missing separate debuginfo for /lib64/libzstd.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/40/65ca9ea4bd435a80f3d87aec967d52644a654f.debug
Missing separate debuginfo for /lib64/liblzma.so.5
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/b4/74146602c73a71cb412328602f2c1e36534468.debug
Missing separate debuginfo for /lib64/libnuma.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/b6/44ad30002c7ecfe64951620b49d97890673bb8.debug
Missing separate debuginfo for /lib64/libexpat.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/24/5dc6ff4f6a7264ac3951aed3c2994a2d2259b8.debug
Missing separate debuginfo for /lib64/libxcb-icccm.so.4
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/ee/79fb4013adfb48bb245aa55ddb4226515ed879.debug
Missing separate debuginfo for /lib64/libxcb-image.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/dc/34ff3c714c6d0dba4562eb0e30ff92e65f014c.debug
Missing separate debuginfo for /lib64/libxcb-shm.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/ec/effbf67c14b7fb1932178353e58e7fc3fb45b9.debug
Missing separate debuginfo for /lib64/libxcb-keysyms.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/9f/d6c791b563365f24f6ae370a799ef1ae9e06f5.debug
Missing separate debuginfo for /lib64/libxcb-randr.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/37/9e78e9fde3fe4a969ea63b32ce0c10e375096e.debug
Missing separate debuginfo for /lib64/libxcb-render-util.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/09/12f1c28d3693072c475310fb6a4d49acd908f0.debug
Missing separate debuginfo for /lib64/libxcb-shape.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/34/2f29a75be0b5e07061dc6b61a043e368fafc5c.debug
Missing separate debuginfo for /lib64/libxcb-sync.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/d8/41b7c79235c21734a9b4f141d5415478cb43e7.debug
Missing separate debuginfo for /lib64/libxcb-xfixes.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/79/827466bfdf221c6dcd68fc724e068ee47abdcd.debug
Missing separate debuginfo for /lib64/libxcb-xinerama.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/07/21148ab5482d2179d5adb8c287e89d9a545a10.debug
Missing separate debuginfo for /lib64/libxcb-xkb.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/08/c3ded1932c56eff0c0a75f160881edb0ff1bb3.debug
Missing separate debuginfo for /lib64/libxkbcommon-x11.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/1c/c3957bed4f280d353fa207bc606cb49eac42e9.debug
Missing separate debuginfo for /lib64/libxkbcommon.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/be/7a3f414ca05ea9e7b1c978fe60cc6221d88f7b.debug
Missing separate debuginfo for /lib64/libkrb5.so.3
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/97/e70ea8be601e9b63f98e1d34764180aa24f6ff.debug
Missing separate debuginfo for /lib64/libk5crypto.so.3
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/92/a64caa537bce027b49e5a32964528372515af7.debug
Missing separate debuginfo for /lib64/libcom_err.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/be/867ff38c14c0d69a0821e0ad87027d9f9f2878.debug
Missing separate debuginfo for /lib64/libkrb5support.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/5a/63fd49cdd63f83531238ab10253badc67a43cd.debug
Missing separate debuginfo for /lib64/libkeyutils.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/b0/65b9a8649686171bca2caf780779044d2859fc.debug
Missing separate debuginfo for /lib64/libcrypto.so.1.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/c3/ee0178bd2b0606837590f5133957e272b948cf.debug
Missing separate debuginfo for /lib64/libresolv.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/fb/58f73f9100bfec9efed1b673aa1452c026efc2.debug
Missing separate debuginfo for /lib64/libdbus-1.so.3
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/bc/fbd3de41c9b503b56e2ef6c5b3f2ecdd8dcdda.debug
Missing separate debuginfo for /lib64/libxcb-util.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/4c/a5208c98c4c226092b9d79e1e22acf759edff7.debug
Missing separate debuginfo for /lib64/libselinux.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/ec/d69d5c20f2a3071593cf858f6c6e1cd9974255.debug
Missing separate debuginfo for /lib64/libsystemd.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/25/cbd4e0e8db43c1e2405521c3dbea6dc2ae9aef.debug
Missing separate debuginfo for /lib64/libpcre2-8.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/a8/77d9ae230529a2adecb20aca868652afd32a30.debug
Missing separate debuginfo for /lib64/libcap.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/af/6db6b9dbb9f07778af9d374c3c26e62f48539e.debug
Missing separate debuginfo for /lib64/libmount.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/9a/a35c77f3d8d2c45b17267b16b3f89cfe97f48c.debug
Missing separate debuginfo for /lib64/libgcrypt.so.20
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/71/0ebdaa1f9d56e519ae5a17beb9664dca386955.debug
Missing separate debuginfo for /lib64/libblkid.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/cb/7281f136dfee6f74667bf7d360bca4a5e660b5.debug
Missing separate debuginfo for /lib64/libgpg-error.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/e0/3c2b85d7e866aa912e59eb79e54595ef907cda.debug
Missing separate debuginfo for /lib64/libnss_files.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/cd/e034cf560b30f398c71eeec0446c0ee8b7ce2e.debug
Missing separate debuginfo for /lib64/libnss_dns.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/31/74df409fd6594d829d78caf4739e3e9ee17041.debug
Missing separate debuginfo for /lib64/libnss_myhostname.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/cd/c885a7e67fcf9e921269c2b29674dfaec9f922.debug
Missing separate debuginfo for /lib64/libXcursor.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/4e/fa25a25c5c04bb52d7d0a036139314dad3f042.debug
Missing separate debuginfo for /lib64/libXfixes.so.3
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/12/76adcd24de8d25cb936d05a522cee5e37aab0c.debug
Missing separate debuginfo for /lib64/libxcb-glx.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/16/a91cb8142368b37d1edbcadeba8edd07cc53fc.debug
Missing separate debuginfo for /lib64/libGLX_mesa.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/3f/54c194b011a1cc157bfd9ddc259466d3b96683.debug
Missing separate debuginfo for /lib64/libglapi.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/4f/0255fde94cb75e54287ae48ba969234da3271a.debug
Missing separate debuginfo for /lib64/libdrm.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/f7/7ffe2fe0683327a03cfdbee11589c9a54f013d.debug
Missing separate debuginfo for /lib64/libxcb-dri2.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/49/c43b8ae682d63203c91fe27fafdc539bac4993.debug
Missing separate debuginfo for /lib64/libXxf86vm.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/9b/db47b4111171943bf0abc8d25ef479235d86b0.debug
Missing separate debuginfo for /lib64/libxshmfence.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/0c/26dffa514f35dcd42514a079c1c79d3b66a4f0.debug
Missing separate debuginfo for /lib64/libxcb-dri3.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/9f/3e413e83cef9d29c0ec6e27e405770723e074e.debug
Missing separate debuginfo for /lib64/libxcb-present.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/d4/e799b354298ff4e3d972635249432844fb41d7.debug
Missing separate debuginfo for /usr/lib64/dri/swrast_dri.so
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/ac/177af0c1384bfe74bbdce81556bc25cd201c2c.debug
Missing separate debuginfo for /lib64/libLLVM-17.so
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/3a/75e188a864ecaeeb827e66f1ca5969ddcdb3aa.debug
Missing separate debuginfo for /lib64/libdrm_radeon.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/bd/49ac16e123b22ffa11cf53e18eab11f9bfa794.debug
Missing separate debuginfo for /lib64/libdrm_amdgpu.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/81/e377775626d9e78c92eec5fd20e840677b1178.debug
Missing separate debuginfo for /lib64/libdrm_nouveau.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/b4/579dcd554f16d13c52880835b22773130b5d2e.debug
Missing separate debuginfo for /lib64/libffi.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/b2/fa0b00d8bcdeb86d7d9175041cdfb51048caa7.debug
Missing separate debuginfo for /lib64/libtinfo.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/4c/7b2d2e571e1c1523120add7aa691f34ef9d320.debug
Missing separate debuginfo for /lib64/libnsl.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/bc/b1508b68d5331e288f0c3c0c63fa87c5f6d443.debug
0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0

Thread 35 (Thread 0x7fdd973b9700 (LWP 3518176)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 34 (Thread 0x7fdd98fb9700 (LWP 3518175)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 33 (Thread 0x7fdd9a8e9700 (LWP 3518174)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 32 (Thread 0x7fdd9c449700 (LWP 3518173)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 31 (Thread 0x7fdda5f79700 (LWP 3518172)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 30 (Thread 0x7fdda7829700 (LWP 3518171)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 29 (Thread 0x7fdda9109700 (LWP 3518170)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 28 (Thread 0x7fddaaa19700 (LWP 3518169)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 27 (Thread 0x7fddc88a9700 (LWP 3518151)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 26 (Thread 0x7fddc9bd9700 (LWP 3518150)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 25 (Thread 0x7fddcb139700 (LWP 3518149)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 24 (Thread 0x7fdde7389700 (LWP 3518148)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 23 (Thread 0x7fdde83c9700 (LWP 3518147)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 22 (Thread 0x7fdde9239700 (LWP 3518146)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 21 (Thread 0x7fddea2d9700 (LWP 3518145)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 20 (Thread 0x7fddeb1a9700 (LWP 3518144)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeb0c61887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fdeb0c8ee43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 19 (Thread 0x7fddf3169700 (LWP 3518117)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 18 (Thread 0x7fddf3e19700 (LWP 3518116)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7fddf4af9700 (LWP 3518115)):
#0  0x00007fde9b2a5ec2 in waitpid () from /lib64/libc.so.6
#1  0x00007fde9b1f9807 in do_system () from /lib64/libc.so.6
#2  0x0000000021d6cf21 in syStackTraceDump(_IO_FILE*, bool) ()
#3  0x0000000021d6d339 in syStackTrace ()
#4  0x000000000daa51bc in rdaiErrorHandler1(int) ()
#5  0x0000000012603319 in goSignalHandler::executeAction(int, siginfo_t*, void*) ()
#6  0x000000001260343c in goSignalHandler::executeSigAction(int, siginfo_t*, void*) ()
#7  <signal handler called>
#8  0x00000000229c77a8 in TATimer::getFromPhaseTransformAndAdjust(TATimingPinPtr const&, TAPhase*, taanalysistype, tatransitiontype, TAPhase*&, TAPropTime&, TALinkedList&, TADelayArcPtr, taboolean, TAPropTime, taboolean, TAPhase*, taboolean, TATimeList*, ta_use_zero_delays_options, taboolean*, pathtype, TADelayArcPtr) ()
#9  0x0000000022ac1bb0 in TATimeList::propagateAT(TADelayArcPtr, TATimeList&, taboolean, TATimingPinPtr, TATimingPinPtr, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], taboolean, TATimingPinPtr, pathtype, TADelayArcPtr, TADerateInfo*, taarcproptype, TATimingDerateCache*) ()
#10 0x0000000022ba3553 in TATimer::calculateArrival(TADelayArcPtr const&, TATimeList&, taboolean, taboolean, taboolean&, TATimeList*, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], pathtype, taboolean, taboolean, TADelayArcPtr, TATimingPinPtr, TATimingPinPtr, taboolean*, TAClockDefinition*, taboolean, TADerateInfo*, taboolean, taboolean, TATimingDerateCache*, taboolean, taboolean, taboolean, taboolean, TAPhase*, TALatchInfoCache*) ()
#11 0x0000000022b9a8a9 in TATimer::calculateArrival(TATimingPinPtr const&, int, taboolean&, pathtype, ta_use_zero_delays_options, TATimeList*) ()
#12 0x0000000022ba42ef in TATimer::forceCalculateArrival(TATimingPinPtr const&, TAMainBoundaryInfo*, taboolean, pathtype) ()
#13 0x0000000022baf25d in TAPhaseSetCompactListJob::processJob(TAJobElemCompact&) ()
#14 0x000000002472fb57 in TACompactListJob::execute(int) ()
#15 0x000000002472ea99 in TATimerWorker::consume(void*) ()
#16 0x000000002472898b in TAThreadWorker::loop() ()
#17 0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#18 0x0000000021dae904 in create_head(void*) ()
#19 0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#20 0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7fddf5809700 (LWP 3518114)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7fde1da8d700 (LWP 3518113)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7fde1d28c700 (LWP 3518112)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7fde1ca8b700 (LWP 3518111)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7fde1c28a700 (LWP 3518110)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7fde04324700 (LWP 3518104)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000001cdc8c4b in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000001cde39a3 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000001cde3bbd in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7fde2d219700 (LWP 3517885)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fdeab63ab43 in QWaitCondition::wait(QMutex*, QDeadlineTimer) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fdeab24ae22 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fdeab634f6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#6  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7fde60479700 (LWP 3517863)):
#0  0x00007fde9b2d0c36 in ppoll () from /lib64/libc.so.6
#1  0x00007fdeab8728a9 in qt_safe_poll(pollfd*, unsigned long, timespec const*) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fdeab873d33 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#3  0x00007fdeab81ef5b in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x00007fdeab633f1e in QThread::exec() () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x00007fde9699f2c7 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5DBus.so.5
#6  0x00007fdeab634f6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#7  0x0000000021dae904 in create_head(void*) ()
#8  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#9  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7fde6be77700 (LWP 3517862)):
#0  0x00007fde9b1ed3cc in sigtimedwait () from /lib64/libc.so.6
#1  0x00007fde9bd9c90c in sigwait () from /lib64/libpthread.so.0
#2  0x000000000daa29e0 in ctrlCHandle(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#5  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7fde6cbd5700 (LWP 3517859)):
#0  0x00007fde9b2d327f in select () from /lib64/libc.so.6
#1  0x000000003444f988 in NotifierThreadProc ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7fde6d9eb700 (LWP 3517858)):
#0  0x00007fde9b2d0b41 in poll () from /lib64/libc.so.6
#1  0x00007fde9cc8a6cf in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fde9cc8c35a in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fde97eb53e0 in ?? () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/../../Qt/v5/64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fdeab634f6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#7  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7fde6e2ee700 (LWP 3517857)):
#0  0x00007fde9b2a6118 in nanosleep () from /lib64/libc.so.6
#1  0x00007fde9b2a601e in sleep () from /lib64/libc.so.6
#2  0x0000000021d899e1 in syiPeakMem(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#5  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7fde6f2f0700 (LWP 3517855)):
#0  0x00007fde9bd9c210 in nanosleep () from /lib64/libpthread.so.0
#1  0x000000000fd6a80d in rdaiLicRecheck(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7fde707e6700 (LWP 3517846)):
#0  0x00007fde9b2d327f in select () from /lib64/libc.so.6
#1  0x0000000032aa4fcb in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7fde70fe7700 (LWP 3517845)):
#0  0x00007fde9bd9bc67 in accept () from /lib64/libpthread.so.0
#1  0x0000000032aad367 in ProcessInfo::handleConnection(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fde9bd921da in start_thread () from /lib64/libpthread.so.0
#4  0x00007fde9b1d78d3 in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7fde92435ec0 (LWP 3517825)):
#0  0x00007fde9bd984ec in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x0000000024728546 in TAThreadJobPool::add(void*, unsigned int, taboolean) ()
#3  0x000000002472ffaf in TACompactListJob::run(TACompactListJob::TACurrentProcessingType, TALinkedList&, bool) ()
#4  0x0000000024730706 in TACompactListJob::run() ()
#5  0x0000000022bbacbe in TATimer::processPhaseSetInvalidListNonIncBFS(TAMainBoundaryInfo*, TATimingPinPtr const&) ()
#6  0x0000000022bbbf5d in TATimer::processPhaseSetInvalidList(TAMainBoundaryInfo*) ()
#7  0x0000000022e20667 in TATimer::evaluateLoopBreakerPinList(TALinkedList&, TALinkedList&, TALinkedList&, int, taboolean, taboolean, taboolean, taboolean) ()
#8  0x0000000022e3523c in TATimer::processLoop(TALinkedList&, TALinkedList&, TALinkedList&, taboolean, taboolean, taboolean, taboolean) ()
#9  0x0000000022e2575e in TATimer::_slackStealAndDynamicLoop(TABoundary*, TALinkedList*, TALinkedList*, taboolean, taboolean, taboolean) ()
#10 0x0000000022e26443 in TATimer::reevaluateNonIncrementalTimingComputationPrivate(TABoundary*, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) ()
#11 0x0000000022e27421 in TATimer::reevaluateNonIncrementalTimingComputation(TABoundary*, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) ()
#12 0x00000000220ff278 in TAExtApi::reevaluateNonIncrementalComputation(TADbBoundary*, TAAnalysisId*, TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) [clone .part.0] ()
#13 0x00000000220ff945 in TAExtApi::reevaluateNonIncrementalComputation(TADbBoundary*, TAAnalysisId*, TADbContext*, taboolean) ()
#14 0x000000001d54b28e in tomRunLatchSTA() ()
#15 0x000000001148102a in coePathGroup::createPathGroupsIfNotPresentAndCategories(coeDesignState, bool&) ()
#16 0x0000000015b8ef5d in spd_ignore_low_effort_path_group_init() ()
#17 0x0000000015b9426c in spd_map_PathGroup2net() ()
#18 0x0000000015a25fc2 in spIPlaceForNP(dbsHead*, spsSecHead*, char*, int) ()
#19 0x0000000015c64f3a in spMain(dbsHead*) ()
#20 0x000000000dd45504 in rdaiPlaceCmd ()
#21 0x00000000343462db in TclInvokeStringCommand ()
#22 0x000000003434add2 in TclNRRunCallbacks ()
#23 0x000000003434cfff in TclEvalEx ()
#24 0x000000003434db53 in Tcl_CDNSEvalEx ()
#25 0x000000003434dc13 in TclNREvalObjEx ()
#26 0x0000000034404185 in TclNREvalFile ()
#27 0x0000000034361335 in TclNRSourceObjCmd ()
#28 0x000000003434add2 in TclNRRunCallbacks ()
#29 0x00000000343e91d4 in Tcl_RecordAndEvalObj ()
#30 0x00000000343e9349 in Tcl_RecordAndEval ()
#31 0x000000000dba7bd7 in rdaEditCmdLineEnd(char*) ()
#32 0x000000001d67a001 in seConsole::sesMode::DoExecute(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, void*) ()
#33 0x000000001f255e40 in Redline::EmacsMode::AcceptLine() ()
#34 0x000000001f25e201 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#35 0x000000001f26d2cb in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#36 0x000000001f26caec in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#37 0x000000001f252ed7 in Redline::Editor::Internals::Run(bool) ()
#38 0x000000003444fc8e in FileHandlerEventProc ()
#39 0x00000000344103b9 in Tcl_ServiceEvent ()
#40 0x00000000344106c9 in Tcl_DoOneEvent ()
#41 0x00007fdeacd4a50f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/libtq.so
#42 0x00007fdeab81ef5b in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#43 0x00007fdeab8269ac in QCoreApplication::exec() () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#44 0x00007fdeacd49e4a in TqApplication::exec() () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/libtq.so
#45 0x000000000db84a9c in edi_app_init(Tcl_Interp*) ()
#46 0x000000003440adfc in Tcl_MainEx ()
#47 0x00000000072ffcc1 in main ()
A debugging session is active.

	Inferior 1 [process 3517825] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 3517825) detached]
[12/27 18:27:43     47s] 
[12/27 18:27:43     47s] *** Memory Usage v#2 (Current mem = 3914.789M, initial mem = 843.574M) ***
[12/27 18:27:43     47s] 
[12/27 18:27:43     47s] *** Summary of all messages that are not suppressed in this session:
[12/27 18:27:43     47s] Severity  ID               Count  Summary                                  
[12/27 18:27:43     47s] WARNING   IMPLF-63             3  The layer '%s' referenced %s is not foun...
[12/27 18:27:43     47s] WARNING   IMPLF-200           14  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/27 18:27:43     47s] WARNING   IMPLF-201           10  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/27 18:27:43     47s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/27 18:27:43     47s] WARNING   IMPFP-4008           2  The ring number '%d' is specified at sid...
[12/27 18:27:43     47s] WARNING   IMPFP-4031           1  Adjusting '%s'(according to %s) from %s ...
[12/27 18:27:43     47s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/27 18:27:43     47s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/27 18:27:43     47s] WARNING   IMPSR-4302           3  Cap-table/qrcTechFile is found in the de...
[12/27 18:27:43     47s] WARNING   IMPSR-4058           7  Sroute option: %s should be used in conj...
[12/27 18:27:43     47s] WARNING   IMPSP-105            1  'setPlaceMode -maxRouteLayer' will becom...
[12/27 18:27:43     47s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[12/27 18:27:43     47s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/27 18:27:43     47s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[12/27 18:27:43     47s] WARNING   NRIF-95              2  Option setNanoRouteMode -routeTopRouting...
[12/27 18:27:43     47s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[12/27 18:27:43     47s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/27 18:27:43     48s] *** Message Summary: 52 warning(s), 0 error(s)
[12/27 18:27:43     48s] 
[12/27 18:27:43     48s] --- Ending "Innovus" (totcpu=0:00:49.0, real=0:04:21, mem=3914.8M) ---
