

================================================================
== Vivado HLS Report for 'ws2812'
================================================================
* Date:           Wed May 17 18:16:28 2023

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ejercicio_ledMatrix
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.86|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24419|  29420|  24420|  29421|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+------+------+------+------+---------+
        |                       |            |   Latency   |   Interval  | Pipeline|
        |        Instance       |   Module   |  min |  max |  min |  max |   Type  |
        +-----------------------+------------+------+------+------+------+---------+
        |grp_ws2812_led_fu_168  |ws2812_led  |  3049|  3049|  3049|  3049|   none  |
        +-----------------------+------------+------+------+------+------+---------+

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_column_0  |  24416|  24416|      3052|          -|          -|     8|    no    |
        |- loop_column_1  |  24416|  24416|      3052|          -|          -|     8|    no    |
        |- loop_reset     |   5000|   5000|         1|          -|          -|  5000|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|   2482|   5043|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|     92|     88|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    187|
|Register         |        -|      -|   1399|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|   3973|   5318|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|     11|     30|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+----+----+
    |        Instance       |   Module   | BRAM_18K| DSP48E| FF | LUT|
    +-----------------------+------------+---------+-------+----+----+
    |grp_ws2812_led_fu_168  |ws2812_led  |        0|      0|  92|  88|
    +-----------------------+------------+---------+-------+----+----+
    |Total                  |            |        0|      0|  92|  88|
    +-----------------------+------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |i_3_fu_403_p2                     |     +    |      0|   17|    9|           2|           4|
    |i_4_fu_193_p2                     |     +    |      0|   17|    9|           4|           1|
    |i_5_fu_458_p2                     |     +    |      0|   44|   18|          13|           1|
    |tmp_12_fu_387_p2                  |     -    |      0|   32|   14|           8|           9|
    |tmp_24_fu_240_p2                  |     -    |      0|   32|   14|           9|           9|
    |tmp_26_fu_252_p2                  |     -    |      0|   32|   14|           9|           9|
    |tmp_30_fu_281_p2                  |     -    |      0|   32|   14|           8|           9|
    |tmp_6_fu_346_p2                   |     -    |      0|   32|   14|           9|           9|
    |tmp_8_fu_358_p2                   |     -    |      0|   32|   14|           9|           9|
    |p_Result_1_fu_442_p2              |    and   |      0|    0|  256|         256|         256|
    |p_Result_s_fu_423_p2              |    and   |      0|    0|  256|         256|         256|
    |stream_V_data_V_0_load_A          |    and   |      0|    0|    2|           1|           1|
    |stream_V_data_V_0_load_B          |    and   |      0|    0|    2|           1|           1|
    |stream_V_last_V_0_load_A          |    and   |      0|    0|    2|           1|           1|
    |stream_V_last_V_0_load_B          |    and   |      0|    0|    2|           1|           1|
    |exitcond1_fu_187_p2               |   icmp   |      0|    0|    2|           4|           5|
    |exitcond_fu_452_p2                |   icmp   |      0|    0|    7|          13|          13|
    |stream_V_data_V_0_state_cmp_full  |   icmp   |      0|    0|    1|           2|           1|
    |stream_V_last_V_0_state_cmp_full  |   icmp   |      0|    0|    1|           2|           1|
    |tmp_20_fu_217_p2                  |   icmp   |      0|    0|    4|           8|           8|
    |tmp_2_fu_323_p2                   |   icmp   |      0|    0|    4|           8|           8|
    |tmp_15_fu_397_p2                  |   lshr   |      0|  553|  950|         256|         256|
    |tmp_16_fu_436_p2                  |   lshr   |      0|  553|  950|           2|         256|
    |tmp_33_fu_291_p2                  |   lshr   |      0|  553|  950|         256|         256|
    |tmp_34_fu_417_p2                  |   lshr   |      0|  553|  950|           2|         256|
    |Hi_assign_2_fu_317_p2             |    or    |      0|    0|    8|           8|           5|
    |Hi_assign_fu_211_p2               |    or    |      0|    0|    8|           8|           5|
    |tmp_10_fu_372_p3                  |  select  |      0|    0|  256|           1|         256|
    |tmp_11_fu_379_p3                  |  select  |      0|    0|    9|           1|           9|
    |tmp_27_fu_258_p3                  |  select  |      0|    0|    9|           1|           9|
    |tmp_28_fu_266_p3                  |  select  |      0|    0|  256|           1|         256|
    |tmp_29_fu_273_p3                  |  select  |      0|    0|    9|           1|           9|
    |tmp_9_fu_364_p3                   |  select  |      0|    0|    9|           1|           9|
    |tmp_25_fu_246_p2                  |    xor   |      0|    0|    9|           9|           8|
    |tmp_7_fu_352_p2                   |    xor   |      0|    0|    9|           9|           8|
    |tmp_s_fu_409_p2                   |    xor   |      0|    0|    2|           1|           2|
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                             |          |      0| 2482| 5043|        1181|        2212|
    +----------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  55|         10|    1|         10|
    |grp_ws2812_led_fu_168_led_V  |  15|          3|   24|         72|
    |i1_reg_135                   |   9|          2|    4|          8|
    |i2_reg_146                   |   9|          2|   13|         26|
    |i_reg_124                    |   9|          2|    4|          8|
    |odd_column_new_reg_157       |   9|          2|    1|          2|
    |out_V                        |   9|          2|    1|          2|
    |stream_TDATA_blk_n           |   9|          2|    1|          2|
    |stream_V_data_V_0_data_out   |   9|          2|  256|        512|
    |stream_V_data_V_0_state      |  15|          3|    2|          6|
    |stream_V_dest_V_0_state      |  15|          3|    2|          6|
    |stream_V_last_V_0_data_out   |   9|          2|    1|          2|
    |stream_V_last_V_0_state      |  15|          3|    2|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 187|         38|  312|        662|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    9|   0|    9|          0|
    |ap_reg_grp_ws2812_led_fu_168_ap_start  |    1|   0|    1|          0|
    |i1_reg_135                             |    4|   0|    4|          0|
    |i2_reg_146                             |   13|   0|   13|          0|
    |i_3_reg_518                            |    4|   0|    4|          0|
    |i_4_reg_490                            |    4|   0|    4|          0|
    |i_reg_124                              |    4|   0|    4|          0|
    |odd_column                             |    1|   0|    1|          0|
    |odd_column_load_reg_482                |    1|   0|    1|          0|
    |odd_column_new_reg_157                 |    1|   0|    1|          0|
    |stream_V_data_V_0_payload_A            |  256|   0|  256|          0|
    |stream_V_data_V_0_payload_B            |  256|   0|  256|          0|
    |stream_V_data_V_0_sel_rd               |    1|   0|    1|          0|
    |stream_V_data_V_0_sel_wr               |    1|   0|    1|          0|
    |stream_V_data_V_0_state                |    2|   0|    2|          0|
    |stream_V_dest_V_0_state                |    2|   0|    2|          0|
    |stream_V_last_V_0_payload_A            |    1|   0|    1|          0|
    |stream_V_last_V_0_payload_B            |    1|   0|    1|          0|
    |stream_V_last_V_0_sel_rd               |    1|   0|    1|          0|
    |stream_V_last_V_0_sel_wr               |    1|   0|    1|          0|
    |stream_V_last_V_0_state                |    2|   0|    2|          0|
    |tmp_12_reg_508                         |    8|   0|    9|          1|
    |tmp_15_reg_513                         |  256|   0|  256|          0|
    |tmp_18_reg_533                         |   24|   0|   24|          0|
    |tmp_30_reg_495                         |    8|   0|    9|          1|
    |tmp_33_reg_500                         |  256|   0|  256|          0|
    |tmp_36_reg_528                         |   24|   0|   24|          0|
    |tmp_data_V_reg_470                     |  256|   0|  256|          0|
    |tmp_last_V_reg_478                     |    1|   0|    1|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1399|   0| 1401|          2|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------+-----+-----+------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |      ws2812     | return value |
|ap_rst_n       |  in |    1| ap_ctrl_hs |      ws2812     | return value |
|ap_start       |  in |    1| ap_ctrl_hs |      ws2812     | return value |
|ap_done        | out |    1| ap_ctrl_hs |      ws2812     | return value |
|ap_idle        | out |    1| ap_ctrl_hs |      ws2812     | return value |
|ap_ready       | out |    1| ap_ctrl_hs |      ws2812     | return value |
|stream_TDATA   |  in |  256|    axis    | stream_V_data_V |    pointer   |
|stream_TVALID  |  in |    1|    axis    | stream_V_dest_V |    pointer   |
|stream_TREADY  | out |    1|    axis    | stream_V_dest_V |    pointer   |
|stream_TDEST   |  in |    1|    axis    | stream_V_dest_V |    pointer   |
|stream_TKEEP   |  in |   32|    axis    | stream_V_keep_V |    pointer   |
|stream_TSTRB   |  in |   32|    axis    | stream_V_strb_V |    pointer   |
|stream_TUSER   |  in |    1|    axis    | stream_V_user_V |    pointer   |
|stream_TLAST   |  in |    1|    axis    | stream_V_last_V |    pointer   |
|stream_TID     |  in |    1|    axis    |  stream_V_id_V  |    pointer   |
|out_V          | out |    1|   ap_none  |      out_V      |    pointer   |
+---------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!odd_column_load & !exitcond1)
	6  / (odd_column_load & !tmp)
	9  / (!odd_column_load & exitcond1 & !tmp_last_V) | (odd_column_load & tmp & !tmp_last_V)
	8  / (!odd_column_load & exitcond1 & tmp_last_V) | (odd_column_load & tmp & tmp_last_V)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	8  / (!exitcond)
	9  / (exitcond)
9 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: empty (22)  [2/2] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:41
:12  %empty = call { i256, i32, i32, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i32P.i1P.i1P.i1P.i1P(i256* %stream_V_data_V, i32* %stream_V_keep_V, i32* %stream_V_strb_V, i1* %stream_V_user_V, i1* %stream_V_last_V, i1* %stream_V_id_V, i1* %stream_V_dest_V)


 <State 2>: 1.59ns
ST_2: StgValue_11 (10)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i256* %stream_V_data_V), !map !63

ST_2: StgValue_12 (11)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_V_keep_V), !map !67

ST_2: StgValue_13 (12)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_V_strb_V), !map !71

ST_2: StgValue_14 (13)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_user_V), !map !75

ST_2: StgValue_15 (14)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_last_V), !map !79

ST_2: StgValue_16 (15)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_id_V), !map !83

ST_2: StgValue_17 (16)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_V_dest_V), !map !87

ST_2: StgValue_18 (17)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V), !map !91

ST_2: StgValue_19 (18)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @ws2812_str) nounwind

ST_2: StgValue_20 (19)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:35
:9  call void (...)* @_ssdm_op_SpecInterface(i1* %out_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_2: StgValue_21 (20)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:36
:10  call void (...)* @_ssdm_op_SpecInterface(i256* %stream_V_data_V, i32* %stream_V_keep_V, i32* %stream_V_strb_V, i1* %stream_V_user_V, i1* %stream_V_last_V, i1* %stream_V_id_V, i1* %stream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_2: StgValue_22 (21)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:37
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_2: empty (22)  [1/2] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:41
:12  %empty = call { i256, i32, i32, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i32P.i1P.i1P.i1P.i1P(i256* %stream_V_data_V, i32* %stream_V_keep_V, i32* %stream_V_strb_V, i1* %stream_V_user_V, i1* %stream_V_last_V, i1* %stream_V_id_V, i1* %stream_V_dest_V)

ST_2: tmp_data_V (23)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:41
:13  %tmp_data_V = extractvalue { i256, i32, i32, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_last_V (24)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:41
:14  %tmp_last_V = extractvalue { i256, i32, i32, i1, i1, i1, i1 } %empty, 4

ST_2: odd_column_load (25)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:44
:15  %odd_column_load = load i1* @odd_column, align 1

ST_2: StgValue_27 (26)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:44
:16  br i1 %odd_column_load, label %.preheader.preheader, label %.preheader65.preheader

ST_2: StgValue_28 (28)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
.preheader65.preheader:0  br label %.preheader65

ST_2: StgValue_29 (62)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
.preheader.preheader:0  br label %.preheader


 <State 3>: 7.86ns
ST_3: i (30)  [1/1] 0.00ns
.preheader65:0  %i = phi i4 [ %i_4, %1 ], [ 0, %.preheader65.preheader ]

ST_3: exitcond1 (31)  [1/1] 3.10ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
.preheader65:1  %exitcond1 = icmp eq i4 %i, -8

ST_3: empty_5 (32)  [1/1] 0.00ns
.preheader65:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: i_4 (33)  [1/1] 2.35ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
.preheader65:3  %i_4 = add i4 %i, 1

ST_3: StgValue_34 (34)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
.preheader65:4  br i1 %exitcond1, label %.loopexit64.loopexit5, label %1

ST_3: tmp_19 (37)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
:1  %tmp_19 = trunc i4 %i to i3

ST_3: Lo_assign (38)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:2  %Lo_assign = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_19, i5 0)

ST_3: Hi_assign (39)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:3  %Hi_assign = or i8 %Lo_assign, 23

ST_3: tmp_20 (40)  [1/1] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:4  %tmp_20 = icmp ugt i8 %Lo_assign, %Hi_assign

ST_3: tmp_21 (41)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:5  %tmp_21 = zext i8 %Lo_assign to i9

ST_3: tmp_22 (42)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:6  %tmp_22 = zext i8 %Hi_assign to i9

ST_3: tmp_23 (43)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_33)
:7  %tmp_23 = call i256 @llvm.part.select.i256(i256 %tmp_data_V, i32 255, i32 0)

ST_3: tmp_24 (44)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:8  %tmp_24 = sub i9 %tmp_21, %tmp_22

ST_3: tmp_25 (45)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_33)
:9  %tmp_25 = xor i9 %tmp_21, 255

ST_3: tmp_26 (46)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:10  %tmp_26 = sub i9 %tmp_22, %tmp_21

ST_3: tmp_27 (47)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_30)
:11  %tmp_27 = select i1 %tmp_20, i9 %tmp_24, i9 %tmp_26

ST_3: tmp_28 (48)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_33)
:12  %tmp_28 = select i1 %tmp_20, i256 %tmp_23, i256 %tmp_data_V

ST_3: tmp_29 (49)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_33)
:13  %tmp_29 = select i1 %tmp_20, i9 %tmp_25, i9 %tmp_21

ST_3: tmp_30 (50)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (out node of the LUT)
:14  %tmp_30 = sub i9 255, %tmp_27

ST_3: tmp_31 (51)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node tmp_33)
:15  %tmp_31 = zext i9 %tmp_29 to i256

ST_3: tmp_33 (53)  [1/1] 4.94ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (out node of the LUT)
:17  %tmp_33 = lshr i256 %tmp_28, %tmp_31

ST_3: StgValue_51 (60)  [1/1] 0.00ns
.loopexit64.loopexit5:0  br label %.loopexit64

ST_3: i1 (64)  [1/1] 0.00ns
.preheader:0  %i1 = phi i4 [ %i_3, %2 ], [ 7, %.preheader.preheader ]

ST_3: tmp (65)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
.preheader:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i1, i32 3)

ST_3: empty_6 (66)  [1/1] 0.00ns
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_55 (67)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
.preheader:3  br i1 %tmp, label %.loopexit64.loopexit, label %2

ST_3: tmp_1 (70)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
:1  %tmp_1 = trunc i4 %i1 to i3

ST_3: Lo_assign_2 (71)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:2  %Lo_assign_2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_1, i5 0)

ST_3: Hi_assign_2 (72)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:3  %Hi_assign_2 = or i8 %Lo_assign_2, 23

ST_3: tmp_2 (73)  [1/1] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:4  %tmp_2 = icmp ugt i8 %Lo_assign_2, %Hi_assign_2

ST_3: tmp_3 (74)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:5  %tmp_3 = zext i8 %Lo_assign_2 to i9

ST_3: tmp_4 (75)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:6  %tmp_4 = zext i8 %Hi_assign_2 to i9

ST_3: tmp_5 (76)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_15)
:7  %tmp_5 = call i256 @llvm.part.select.i256(i256 %tmp_data_V, i32 255, i32 0)

ST_3: tmp_6 (77)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:8  %tmp_6 = sub i9 %tmp_3, %tmp_4

ST_3: tmp_7 (78)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_15)
:9  %tmp_7 = xor i9 %tmp_3, 255

ST_3: tmp_8 (79)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:10  %tmp_8 = sub i9 %tmp_4, %tmp_3

ST_3: tmp_9 (80)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_12)
:11  %tmp_9 = select i1 %tmp_2, i9 %tmp_6, i9 %tmp_8

ST_3: tmp_10 (81)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_15)
:12  %tmp_10 = select i1 %tmp_2, i256 %tmp_5, i256 %tmp_data_V

ST_3: tmp_11 (82)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_15)
:13  %tmp_11 = select i1 %tmp_2, i9 %tmp_7, i9 %tmp_3

ST_3: tmp_12 (83)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (out node of the LUT)
:14  %tmp_12 = sub i9 255, %tmp_9

ST_3: tmp_13 (84)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node tmp_15)
:15  %tmp_13 = zext i9 %tmp_11 to i256

ST_3: tmp_15 (86)  [1/1] 4.94ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (out node of the LUT)
:17  %tmp_15 = lshr i256 %tmp_10, %tmp_13

ST_3: i_3 (91)  [1/1] 2.35ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
:22  %i_3 = add i4 -1, %i1

ST_3: StgValue_73 (94)  [1/1] 0.00ns
.loopexit64.loopexit:0  br label %.loopexit64

ST_3: tmp_s (96)  [1/1] 2.07ns  loc: ejercicio_ledMatrix/ws2812.cpp:56
.loopexit64:0  %tmp_s = xor i1 %odd_column_load, true

ST_3: StgValue_75 (97)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:58
.loopexit64:1  br i1 %tmp_last_V, label %.preheader8.preheader, label %mergeST

ST_3: StgValue_76 (99)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
.preheader8.preheader:0  br label %.preheader8


 <State 4>: 4.84ns
ST_4: tmp_32 (52)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node p_Result_s)
:16  %tmp_32 = zext i9 %tmp_30 to i256

ST_4: tmp_34 (54)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (grouped into LUT with out node p_Result_s)
:18  %tmp_34 = lshr i256 -1, %tmp_32

ST_4: p_Result_s (55)  [1/1] 3.25ns  loc: ejercicio_ledMatrix/ws2812.cpp:47 (out node of the LUT)
:19  %p_Result_s = and i256 %tmp_33, %tmp_34

ST_4: tmp_36 (56)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:20  %tmp_36 = trunc i256 %p_Result_s to i24

ST_4: StgValue_81 (57)  [2/2] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:21  call fastcc void @ws2812_led(i24 %tmp_36, i1* %out_V)


 <State 5>: 2.91ns
ST_5: StgValue_82 (36)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str7) nounwind

ST_5: StgValue_83 (57)  [1/2] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:47
:21  call fastcc void @ws2812_led(i24 %tmp_36, i1* %out_V)

ST_5: StgValue_84 (58)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:45
:22  br label %.preheader65


 <State 6>: 4.84ns
ST_6: tmp_14 (85)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node p_Result_1)
:16  %tmp_14 = zext i9 %tmp_12 to i256

ST_6: tmp_16 (87)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (grouped into LUT with out node p_Result_1)
:18  %tmp_16 = lshr i256 -1, %tmp_14

ST_6: p_Result_1 (88)  [1/1] 3.25ns  loc: ejercicio_ledMatrix/ws2812.cpp:53 (out node of the LUT)
:19  %p_Result_1 = and i256 %tmp_15, %tmp_16

ST_6: tmp_18 (89)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:20  %tmp_18 = trunc i256 %p_Result_1 to i24

ST_6: StgValue_89 (90)  [2/2] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:21  call fastcc void @ws2812_led(i24 %tmp_18, i1* %out_V)


 <State 7>: 2.91ns
ST_7: StgValue_90 (69)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind

ST_7: StgValue_91 (90)  [1/2] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:53
:21  call fastcc void @ws2812_led(i24 %tmp_18, i1* %out_V)

ST_7: StgValue_92 (92)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:51
:23  br label %.preheader


 <State 8>: 2.97ns
ST_8: i2 (101)  [1/1] 0.00ns
.preheader8:0  %i2 = phi i13 [ %i_5, %3 ], [ 0, %.preheader8.preheader ]

ST_8: exitcond (102)  [1/1] 2.97ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
.preheader8:1  %exitcond = icmp eq i13 %i2, -3192

ST_8: empty_7 (103)  [1/1] 0.00ns
.preheader8:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000, i64 5000, i64 5000)

ST_8: i_5 (104)  [1/1] 2.34ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
.preheader8:3  %i_5 = add i13 %i2, 1

ST_8: StgValue_97 (105)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
.preheader8:4  br i1 %exitcond, label %mergeST.loopexit, label %3

ST_8: StgValue_98 (107)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind

ST_8: StgValue_99 (108)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:62
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %out_V, i1 false)

ST_8: StgValue_100 (109)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:61
:2  br label %.preheader8

ST_8: StgValue_101 (111)  [1/1] 1.59ns
mergeST.loopexit:0  br label %mergeST


 <State 9>: 0.00ns
ST_9: odd_column_new (113)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:56
mergeST:0  %odd_column_new = phi i1 [ %tmp_s, %.loopexit64 ], [ false, %mergeST.loopexit ]

ST_9: StgValue_103 (114)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:56
mergeST:1  store i1 %odd_column_new, i1* @odd_column, align 1

ST_9: StgValue_104 (115)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:66
mergeST:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ odd_column]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11     (specbitsmap      ) [ 0000000000]
StgValue_12     (specbitsmap      ) [ 0000000000]
StgValue_13     (specbitsmap      ) [ 0000000000]
StgValue_14     (specbitsmap      ) [ 0000000000]
StgValue_15     (specbitsmap      ) [ 0000000000]
StgValue_16     (specbitsmap      ) [ 0000000000]
StgValue_17     (specbitsmap      ) [ 0000000000]
StgValue_18     (specbitsmap      ) [ 0000000000]
StgValue_19     (spectopmodule    ) [ 0000000000]
StgValue_20     (specinterface    ) [ 0000000000]
StgValue_21     (specinterface    ) [ 0000000000]
StgValue_22     (specinterface    ) [ 0000000000]
empty           (read             ) [ 0000000000]
tmp_data_V      (extractvalue     ) [ 0001111100]
tmp_last_V      (extractvalue     ) [ 0001111100]
odd_column_load (load             ) [ 0011111100]
StgValue_27     (br               ) [ 0000000000]
StgValue_28     (br               ) [ 0011111100]
StgValue_29     (br               ) [ 0011111100]
i               (phi              ) [ 0001000000]
exitcond1       (icmp             ) [ 0001111100]
empty_5         (speclooptripcount) [ 0000000000]
i_4             (add              ) [ 0011111100]
StgValue_34     (br               ) [ 0000000000]
tmp_19          (trunc            ) [ 0000000000]
Lo_assign       (bitconcatenate   ) [ 0000000000]
Hi_assign       (or               ) [ 0000000000]
tmp_20          (icmp             ) [ 0000000000]
tmp_21          (zext             ) [ 0000000000]
tmp_22          (zext             ) [ 0000000000]
tmp_23          (partselect       ) [ 0000000000]
tmp_24          (sub              ) [ 0000000000]
tmp_25          (xor              ) [ 0000000000]
tmp_26          (sub              ) [ 0000000000]
tmp_27          (select           ) [ 0000000000]
tmp_28          (select           ) [ 0000000000]
tmp_29          (select           ) [ 0000000000]
tmp_30          (sub              ) [ 0000100000]
tmp_31          (zext             ) [ 0000000000]
tmp_33          (lshr             ) [ 0000100000]
StgValue_51     (br               ) [ 0000000000]
i1              (phi              ) [ 0001000000]
tmp             (bitselect        ) [ 0001111100]
empty_6         (speclooptripcount) [ 0000000000]
StgValue_55     (br               ) [ 0000000000]
tmp_1           (trunc            ) [ 0000000000]
Lo_assign_2     (bitconcatenate   ) [ 0000000000]
Hi_assign_2     (or               ) [ 0000000000]
tmp_2           (icmp             ) [ 0000000000]
tmp_3           (zext             ) [ 0000000000]
tmp_4           (zext             ) [ 0000000000]
tmp_5           (partselect       ) [ 0000000000]
tmp_6           (sub              ) [ 0000000000]
tmp_7           (xor              ) [ 0000000000]
tmp_8           (sub              ) [ 0000000000]
tmp_9           (select           ) [ 0000000000]
tmp_10          (select           ) [ 0000000000]
tmp_11          (select           ) [ 0000000000]
tmp_12          (sub              ) [ 0000001000]
tmp_13          (zext             ) [ 0000000000]
tmp_15          (lshr             ) [ 0000001000]
i_3             (add              ) [ 0011111100]
StgValue_73     (br               ) [ 0000000000]
tmp_s           (xor              ) [ 0001111111]
StgValue_75     (br               ) [ 0001111111]
StgValue_76     (br               ) [ 0001111110]
tmp_32          (zext             ) [ 0000000000]
tmp_34          (lshr             ) [ 0000000000]
p_Result_s      (and              ) [ 0000000000]
tmp_36          (trunc            ) [ 0000010000]
StgValue_82     (specloopname     ) [ 0000000000]
StgValue_83     (call             ) [ 0000000000]
StgValue_84     (br               ) [ 0011111100]
tmp_14          (zext             ) [ 0000000000]
tmp_16          (lshr             ) [ 0000000000]
p_Result_1      (and              ) [ 0000000000]
tmp_18          (trunc            ) [ 0000000100]
StgValue_90     (specloopname     ) [ 0000000000]
StgValue_91     (call             ) [ 0000000000]
StgValue_92     (br               ) [ 0011111100]
i2              (phi              ) [ 0000000010]
exitcond        (icmp             ) [ 0000000010]
empty_7         (speclooptripcount) [ 0000000000]
i_5             (add              ) [ 0001000010]
StgValue_97     (br               ) [ 0000000000]
StgValue_98     (specloopname     ) [ 0000000000]
StgValue_99     (write            ) [ 0000000000]
StgValue_100    (br               ) [ 0001000010]
StgValue_101    (br               ) [ 0001000011]
odd_column_new  (phi              ) [ 0000000001]
StgValue_103    (store            ) [ 0000000000]
StgValue_104    (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="odd_column">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="odd_column"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i256P.i32P.i32P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ws2812_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i256"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ws2812_led"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="grp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="324" slack="0"/>
<pin id="100" dir="0" index="1" bw="256" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="0" index="3" bw="32" slack="0"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="0" index="5" bw="1" slack="0"/>
<pin id="105" dir="0" index="6" bw="1" slack="0"/>
<pin id="106" dir="0" index="7" bw="1" slack="0"/>
<pin id="107" dir="1" index="8" bw="324" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_99_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_99/8 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="1"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i1_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i1_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i2_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="1"/>
<pin id="148" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i2_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/8 "/>
</bind>
</comp>

<comp id="157" class="1005" name="odd_column_new_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="odd_column_new (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="odd_column_new_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="2"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="odd_column_new/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_ws2812_led_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="24" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_81/4 StgValue_89/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_data_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="324" slack="0"/>
<pin id="177" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_last_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="324" slack="0"/>
<pin id="181" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="odd_column_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="odd_column_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="exitcond1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_19_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="Lo_assign_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="Hi_assign_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_20_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_21_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_22_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_23_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="256" slack="0"/>
<pin id="233" dir="0" index="1" bw="256" slack="1"/>
<pin id="234" dir="0" index="2" bw="9" slack="0"/>
<pin id="235" dir="0" index="3" bw="1" slack="0"/>
<pin id="236" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_24_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_25_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="0"/>
<pin id="248" dir="0" index="1" bw="9" slack="0"/>
<pin id="249" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_26_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_27_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="9" slack="0"/>
<pin id="261" dir="0" index="2" bw="9" slack="0"/>
<pin id="262" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_28_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="256" slack="0"/>
<pin id="269" dir="0" index="2" bw="256" slack="1"/>
<pin id="270" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_29_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="0"/>
<pin id="276" dir="0" index="2" bw="9" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_30_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="0" index="1" bw="9" slack="0"/>
<pin id="284" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_31_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_33_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="256" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="0"/>
<pin id="294" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="0" index="2" bw="3" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="Lo_assign_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign_2/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="Hi_assign_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign_2/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_5_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="256" slack="0"/>
<pin id="339" dir="0" index="1" bw="256" slack="1"/>
<pin id="340" dir="0" index="2" bw="9" slack="0"/>
<pin id="341" dir="0" index="3" bw="1" slack="0"/>
<pin id="342" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_7_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="0" index="1" bw="9" slack="0"/>
<pin id="355" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_8_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_9_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="9" slack="0"/>
<pin id="367" dir="0" index="2" bw="9" slack="0"/>
<pin id="368" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_10_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="256" slack="0"/>
<pin id="375" dir="0" index="2" bw="256" slack="1"/>
<pin id="376" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_11_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="9" slack="0"/>
<pin id="382" dir="0" index="2" bw="9" slack="0"/>
<pin id="383" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_12_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="0" index="1" bw="9" slack="0"/>
<pin id="390" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_13_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_15_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="256" slack="0"/>
<pin id="399" dir="0" index="1" bw="9" slack="0"/>
<pin id="400" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_s_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_32_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="1"/>
<pin id="416" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_34_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="9" slack="0"/>
<pin id="420" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_s_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="256" slack="1"/>
<pin id="425" dir="0" index="1" bw="256" slack="0"/>
<pin id="426" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_36_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="256" slack="0"/>
<pin id="430" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_14_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="1"/>
<pin id="435" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_16_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="9" slack="0"/>
<pin id="439" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Result_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="256" slack="1"/>
<pin id="444" dir="0" index="1" bw="256" slack="0"/>
<pin id="445" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_1/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_18_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="256" slack="0"/>
<pin id="449" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="exitcond_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="13" slack="0"/>
<pin id="454" dir="0" index="1" bw="13" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="i_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="13" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="StgValue_103_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/9 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_data_V_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="256" slack="1"/>
<pin id="472" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_last_V_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="482" class="1005" name="odd_column_load_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="odd_column_load "/>
</bind>
</comp>

<comp id="490" class="1005" name="i_4_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_30_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="1"/>
<pin id="497" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_33_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="256" slack="1"/>
<pin id="502" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_12_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="1"/>
<pin id="510" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_15_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="256" slack="1"/>
<pin id="515" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="518" class="1005" name="i_3_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_s_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="2"/>
<pin id="525" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_36_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="24" slack="1"/>
<pin id="530" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp_18_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="24" slack="1"/>
<pin id="535" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="541" class="1005" name="i_5_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="13" slack="0"/>
<pin id="543" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="121"><net_src comp="94" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="96" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="138"><net_src comp="64" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="84" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="96" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="76" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="98" pin="8"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="98" pin="8"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="128" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="128" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="128" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="203" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="203" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="211" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="244"><net_src comp="223" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="227" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="223" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="227" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="223" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="217" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="240" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="217" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="231" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="217" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="246" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="223" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="258" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="273" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="266" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="66" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="139" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="139" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="309" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="309" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="317" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="58" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="350"><net_src comp="329" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="333" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="329" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="333" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="329" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="323" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="346" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="323" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="337" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="323" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="352" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="329" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="364" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="379" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="372" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="139" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="74" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="440"><net_src comp="74" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="442" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="456"><net_src comp="150" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="86" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="150" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="90" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="161" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="16" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="175" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="481"><net_src comp="179" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="183" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="493"><net_src comp="193" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="498"><net_src comp="281" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="503"><net_src comp="291" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="511"><net_src comp="387" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="516"><net_src comp="397" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="521"><net_src comp="403" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="526"><net_src comp="409" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="531"><net_src comp="428" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="536"><net_src comp="447" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="544"><net_src comp="458" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {4 5 6 7 8 }
	Port: odd_column | {9 }
 - Input state : 
	Port: ws2812 : stream_V_data_V | {1 }
	Port: ws2812 : stream_V_keep_V | {1 }
	Port: ws2812 : stream_V_strb_V | {1 }
	Port: ws2812 : stream_V_user_V | {1 }
	Port: ws2812 : stream_V_last_V | {1 }
	Port: ws2812 : stream_V_id_V | {1 }
	Port: ws2812 : stream_V_dest_V | {1 }
	Port: ws2812 : odd_column | {2 }
  - Chain level:
	State 1
	State 2
		StgValue_27 : 1
	State 3
		exitcond1 : 1
		i_4 : 1
		StgValue_34 : 2
		tmp_19 : 1
		Lo_assign : 2
		Hi_assign : 3
		tmp_20 : 3
		tmp_21 : 3
		tmp_22 : 3
		tmp_24 : 4
		tmp_25 : 4
		tmp_26 : 4
		tmp_27 : 5
		tmp_28 : 4
		tmp_29 : 4
		tmp_30 : 6
		tmp_31 : 5
		tmp_33 : 6
		tmp : 1
		StgValue_55 : 2
		tmp_1 : 1
		Lo_assign_2 : 2
		Hi_assign_2 : 3
		tmp_2 : 3
		tmp_3 : 3
		tmp_4 : 3
		tmp_6 : 4
		tmp_7 : 4
		tmp_8 : 4
		tmp_9 : 5
		tmp_10 : 4
		tmp_11 : 4
		tmp_12 : 6
		tmp_13 : 5
		tmp_15 : 6
		i_3 : 1
	State 4
		tmp_34 : 1
		p_Result_s : 2
		tmp_36 : 2
		StgValue_81 : 3
	State 5
	State 6
		tmp_16 : 1
		p_Result_1 : 2
		tmp_18 : 2
		StgValue_89 : 3
	State 7
	State 8
		exitcond : 1
		i_5 : 1
		StgValue_97 : 2
	State 9
		StgValue_103 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       tmp_33_fu_291      |   553   |   950   |
|   lshr   |       tmp_15_fu_397      |   553   |   950   |
|          |       tmp_34_fu_417      |    30   |    21   |
|          |       tmp_16_fu_436      |    30   |    21   |
|----------|--------------------------|---------|---------|
|          |       tmp_27_fu_258      |    0    |    9    |
|          |       tmp_28_fu_266      |    0    |   256   |
|  select  |       tmp_29_fu_273      |    0    |    9    |
|          |       tmp_9_fu_364       |    0    |    9    |
|          |       tmp_10_fu_372      |    0    |   256   |
|          |       tmp_11_fu_379      |    0    |    9    |
|----------|--------------------------|---------|---------|
|    and   |     p_Result_s_fu_423    |    0    |   256   |
|          |     p_Result_1_fu_442    |    0    |   256   |
|----------|--------------------------|---------|---------|
|          |       tmp_24_fu_240      |    29   |    13   |
|          |       tmp_26_fu_252      |    29   |    13   |
|    sub   |       tmp_30_fu_281      |    32   |    14   |
|          |       tmp_6_fu_346       |    29   |    13   |
|          |       tmp_8_fu_358       |    29   |    13   |
|          |       tmp_12_fu_387      |    32   |    14   |
|----------|--------------------------|---------|---------|
|   call   |   grp_ws2812_led_fu_168  |   121   |    49   |
|----------|--------------------------|---------|---------|
|          |        i_4_fu_193        |    17   |    9    |
|    add   |        i_3_fu_403        |    17   |    9    |
|          |        i_5_fu_458        |    44   |    18   |
|----------|--------------------------|---------|---------|
|          |       tmp_25_fu_246      |    0    |    9    |
|    xor   |       tmp_7_fu_352       |    0    |    9    |
|          |       tmp_s_fu_409       |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |     exitcond1_fu_187     |    0    |    2    |
|   icmp   |       tmp_20_fu_217      |    0    |    4    |
|          |       tmp_2_fu_323       |    0    |    4    |
|          |      exitcond_fu_452     |    0    |    7    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_98      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | StgValue_99_write_fu_116 |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|     tmp_data_V_fu_175    |    0    |    0    |
|          |     tmp_last_V_fu_179    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_19_fu_199      |    0    |    0    |
|   trunc  |       tmp_1_fu_305       |    0    |    0    |
|          |       tmp_36_fu_428      |    0    |    0    |
|          |       tmp_18_fu_447      |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     Lo_assign_fu_203     |    0    |    0    |
|          |    Lo_assign_2_fu_309    |    0    |    0    |
|----------|--------------------------|---------|---------|
|    or    |     Hi_assign_fu_211     |    0    |    0    |
|          |    Hi_assign_2_fu_317    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_21_fu_223      |    0    |    0    |
|          |       tmp_22_fu_227      |    0    |    0    |
|          |       tmp_31_fu_287      |    0    |    0    |
|   zext   |       tmp_3_fu_329       |    0    |    0    |
|          |       tmp_4_fu_333       |    0    |    0    |
|          |       tmp_13_fu_393      |    0    |    0    |
|          |       tmp_32_fu_414      |    0    |    0    |
|          |       tmp_14_fu_433      |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_23_fu_231      |    0    |    0    |
|          |       tmp_5_fu_337       |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_fu_297        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |   1545  |   3204  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i1_reg_135      |    4   |
|       i2_reg_146      |   13   |
|      i_3_reg_518      |    4   |
|      i_4_reg_490      |    4   |
|      i_5_reg_541      |   13   |
|       i_reg_124       |    4   |
|odd_column_load_reg_482|    1   |
| odd_column_new_reg_157|    1   |
|     tmp_12_reg_508    |    9   |
|     tmp_15_reg_513    |   256  |
|     tmp_18_reg_533    |   24   |
|     tmp_30_reg_495    |    9   |
|     tmp_33_reg_500    |   256  |
|     tmp_36_reg_528    |   24   |
|   tmp_data_V_reg_470  |   256  |
|   tmp_last_V_reg_478  |    1   |
|     tmp_s_reg_523     |    1   |
+-----------------------+--------+
|         Total         |   880  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_ws2812_led_fu_168 |  p1  |   4  |  24  |   96   ||    21   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   96   ||  1.958  ||    21   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1545  |  3204  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   21   |
|  Register |    -   |   880  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2425  |  3225  |
+-----------+--------+--------+--------+
