# Design Explorer: Shortcut to "C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt.aws" workspace added.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v
# Pass 1. Scanning modules hierarchy.
# Error: VCP2000 fsm.v : (45, 15): Syntax error. Unexpected token: ,.
# Error: VCP2571 fsm.v : (45, 33): Instantiations must have brackets (): nextstate.
# Error: VCP2020 fsm.v : (76, 16): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 fsm.v : (76, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 fsm.v : (76, 16): Syntax error. Unexpected token: end[_END].
# Error: VCP2020 fsm.v : (93, 16): case/x/z...endcase pair(s) mismatch detected. 1 <case/x/z> tokens are missing.
# Error: VCP2000 fsm.v : (93, 16): Syntax error. Unexpected token: endcase[_ENDCASE].
# Error: VCP2570 ctrl_expose.v : (27, 5): Undefined port: EX_time.
# Error: VCP2000 Time_counter.v : (35, 15): Syntax error. Unexpected token: ,.
# Error: VCP2571 Time_counter.v : (35, 33): Instantiations must have brackets (): nextstate.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 13): Syntax error. Unexpected token: else[_ELSE].
# Error: VCP2570 fsm_total.v : (27, 5): Undefined port: CLK.
# Error: VCP2570 fsm_total.v : (29, 5): Undefined port: Exp_derease.
# Error: VCP2565 fsm_total.v : (25, 24): Undefined direction of external port Clk.
# Error: VCP2567 fsm_total.v : (25, 24): Undefined direction of internal port Clk.
# Error: VCP2565 fsm_total.v : (25, 34): Undefined direction of external port Exp_decrease.
# Error: VCP2567 fsm_total.v : (25, 34): Undefined direction of internal port Exp_decrease.
# Warning: VCP2515 fsm.v : (45, 22): Undefined module: state was used. Port connection rules will not be checked at such instantiations.
# Compile failure 18 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v
# Pass 1. Scanning modules hierarchy.
# Error: VCP2000 fsm.v : (45, 15): Syntax error. Unexpected token: ,.
# Error: VCP2571 fsm.v : (45, 33): Instantiations must have brackets (): nextstate.
# Error: VCP2020 fsm.v : (76, 16): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 fsm.v : (76, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 fsm.v : (76, 16): Syntax error. Unexpected token: end[_END].
# Error: VCP2020 fsm.v : (93, 16): case/x/z...endcase pair(s) mismatch detected. 1 <case/x/z> tokens are missing.
# Error: VCP2000 fsm.v : (93, 16): Syntax error. Unexpected token: endcase[_ENDCASE].
# Error: VCP2570 ctrl_expose.v : (27, 5): Undefined port: EX_time.
# Error: VCP2565 ctrl_expose.v : (25, 57): Undefined direction of external port Ex_time.
# Error: VCP2567 ctrl_expose.v : (25, 57): Undefined direction of internal port Ex_time.
# Error: VCP2000 Time_counter.v : (35, 15): Syntax error. Unexpected token: ,.
# Error: VCP2571 Time_counter.v : (35, 33): Instantiations must have brackets (): nextstate.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 13): Syntax error. Unexpected token: else[_ELSE].
# Error: VCP2570 fsm_total.v : (27, 5): Undefined port: CLK.
# Error: VCP2570 fsm_total.v : (29, 5): Undefined port: Exp_derease.
# Error: VCP2565 fsm_total.v : (25, 24): Undefined direction of external port Clk.
# Error: VCP2567 fsm_total.v : (25, 24): Undefined direction of internal port Clk.
# Error: VCP2565 fsm_total.v : (25, 34): Undefined direction of external port Exp_decrease.
# Error: VCP2567 fsm_total.v : (25, 34): Undefined direction of internal port Exp_decrease.
# Warning: VCP2515 fsm.v : (45, 22): Undefined module: state was used. Port connection rules will not be checked at such instantiations.
# Compile failure 20 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v
# Pass 1. Scanning modules hierarchy.
# Error: VCP2000 fsm.v : (45, 15): Syntax error. Unexpected token: ,.
# Error: VCP2571 fsm.v : (45, 33): Instantiations must have brackets (): nextstate.
# Error: VCP2020 fsm.v : (76, 16): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 fsm.v : (76, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 fsm.v : (76, 16): Syntax error. Unexpected token: end[_END].
# Error: VCP2020 fsm.v : (93, 16): case/x/z...endcase pair(s) mismatch detected. 1 <case/x/z> tokens are missing.
# Error: VCP2000 fsm.v : (93, 16): Syntax error. Unexpected token: endcase[_ENDCASE].
# Error: VCP2570 ctrl_expose.v : (27, 5): Undefined port: EX_time.
# Error: VCP2565 ctrl_expose.v : (25, 57): Undefined direction of external port Ex_time.
# Error: VCP2567 ctrl_expose.v : (25, 57): Undefined direction of internal port Ex_time.
# Error: VCP2000 Time_counter.v : (35, 15): Syntax error. Unexpected token: ,.
# Error: VCP2571 Time_counter.v : (35, 33): Instantiations must have brackets (): nextstate.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 13): Syntax error. Unexpected token: else[_ELSE].
# Warning: VCP2515 fsm.v : (45, 22): Undefined module: state was used. Port connection rules will not be checked at such instantiations.
# Compile failure 14 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v
# Pass 1. Scanning modules hierarchy.
# Error: VCP2000 fsm.v : (45, 15): Syntax error. Unexpected token: ,.
# Error: VCP2571 fsm.v : (45, 33): Instantiations must have brackets (): nextstate.
# Error: VCP2020 fsm.v : (76, 16): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 fsm.v : (76, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 fsm.v : (76, 16): Syntax error. Unexpected token: end[_END].
# Error: VCP2020 fsm.v : (93, 16): case/x/z...endcase pair(s) mismatch detected. 1 <case/x/z> tokens are missing.
# Error: VCP2000 fsm.v : (93, 16): Syntax error. Unexpected token: endcase[_ENDCASE].
# Error: VCP2000 Time_counter.v : (35, 15): Syntax error. Unexpected token: ,.
# Error: VCP2571 Time_counter.v : (35, 33): Instantiations must have brackets (): nextstate.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 13): Syntax error. Unexpected token: else[_ELSE].
# Warning: VCP2515 fsm.v : (45, 22): Undefined module: state was used. Port connection rules will not be checked at such instantiations.
# Compile failure 11 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 13): Syntax error. Unexpected token: else[_ELSE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 17): Syntax error. Unexpected token: else[_ELSE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 17): Syntax error. Unexpected token: else[_ELSE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Error: VCP2020 fsm.v : (76, 16): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 fsm.v : (76, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 fsm.v : (76, 16): Syntax error. Unexpected token: end[_END].
# Error: VCP2020 fsm.v : (93, 16): case/x/z...endcase pair(s) mismatch detected. 1 <case/x/z> tokens are missing.
# Error: VCP2000 fsm.v : (93, 16): Syntax error. Unexpected token: endcase[_ENDCASE].
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 fsm.v : (52, 25): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (53, 25): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (54, 25): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (55, 22): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (56, 24): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (64, 27): Undeclared identifier: Starte.
# Error: VCP2858 fsm.v : (65, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (69, 29): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (70, 22): Undeclared identifier: TF.
# Error: VCP2858 fsm.v : (72, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (78, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (79, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (80, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (81, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (82, 31): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (83, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (84, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (86, 33): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Compile failure 18 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 fsm.v : (52, 25): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (53, 25): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (54, 25): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (55, 22): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (56, 24): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (64, 27): Undeclared identifier: Starte.
# Error: VCP2858 fsm.v : (65, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (69, 29): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (70, 22): Undeclared identifier: TF.
# Error: VCP2858 fsm.v : (72, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (78, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (79, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (80, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (81, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (82, 31): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (83, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (84, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (86, 33): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Compile failure 18 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Error: VCP2020 fsm.v : (76, 16): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 fsm.v : (76, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 fsm.v : (76, 16): Syntax error. Unexpected token: end[_END].
# Error: VCP2020 fsm.v : (93, 16): case/x/z...endcase pair(s) mismatch detected. 1 <case/x/z> tokens are missing.
# Error: VCP2000 fsm.v : (93, 16): Syntax error. Unexpected token: endcase[_ENDCASE].
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: ctrl_expose.
# $root top modules: ctrl_expose.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 17): Syntax error. Unexpected token: else[_ELSE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 17): Syntax error. Unexpected token: else[_ELSE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 17): Syntax error. Unexpected token: else[_ELSE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Time_counter.v : (47, 27): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 17): Syntax error. Unexpected token: else[_ELSE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 17): Syntax error. Unexpected token: else[_ELSE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 13): Syntax error. Unexpected token: else[_ELSE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 Time_counter.v : (47, 26): Syntax error. Unexpected token: =.
# Error: VCP2000 Time_counter.v : (51, 17): Syntax error. Unexpected token: else[_ELSE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 Time_counter.v : (52, 22): Syntax error. Unexpected token: ==[O_EQU].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Time_counter.v : (52, 12): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 Time_counter.v : (52, 12): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 Time_counter.v : (52, 12): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Time_counter.v : (52, 12): Syntax error. Unexpected token: end[_END].
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Time_counter.v : (52, 12): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 Time_counter.v : (52, 12): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 Time_counter.v : (52, 12): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Time_counter.v : (52, 12): Syntax error. Unexpected token: end[_END].
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Time_counter.v : (53, 8): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 Time_counter.v : (53, 8): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Time_counter.v : (53, 8): Syntax error. Unexpected token: end[_END].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Time_counter.v : (52, 12): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 Time_counter.v : (52, 12): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 Time_counter.v : (52, 12): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Time_counter.v : (52, 12): Syntax error. Unexpected token: end[_END].
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Time_counter.v : (53, 12): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 Time_counter.v : (53, 12): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 Time_counter.v : (53, 12): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Time_counter.v : (53, 12): Syntax error. Unexpected token: end[_END].
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Time_counter.v : (53, 12): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 Time_counter.v : (53, 12): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 Time_counter.v : (53, 12): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Time_counter.v : (53, 12): Syntax error. Unexpected token: end[_END].
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Time_counter.v : (53, 12): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 Time_counter.v : (53, 12): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 Time_counter.v : (53, 12): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Time_counter.v : (53, 12): Syntax error. Unexpected token: end[_END].
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Time_counter.v : (55, 8): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 Time_counter.v : (55, 8): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Time_counter.v : (55, 8): Syntax error. Unexpected token: end[_END].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Time_counter.v : (54, 12): begin...end pair(s) mismatch detected. 2 <end> tokens are missing.
# Error: VCP2020 Time_counter.v : (54, 12): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Time_counter.v : (54, 12): Syntax error. Unexpected token: endcase[_ENDCASE].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter.
# $root top modules: ctrl_expose Time_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 fsm.v : (76, 16): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 fsm.v : (76, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 fsm.v : (76, 16): Syntax error. Unexpected token: end[_END].
# Error: VCP2020 fsm.v : (93, 16): case/x/z...endcase pair(s) mismatch detected. 1 <case/x/z> tokens are missing.
# Error: VCP2000 fsm.v : (93, 16): Syntax error. Unexpected token: endcase[_ENDCASE].
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 fsm.v : (52, 25): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (53, 25): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (54, 25): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (55, 22): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (56, 24): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (64, 27): Undeclared identifier: Starte.
# Error: VCP2858 fsm.v : (65, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (69, 29): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (70, 22): Undeclared identifier: TF.
# Error: VCP2858 fsm.v : (72, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (79, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (80, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (81, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (82, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (83, 31): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (84, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (85, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (87, 33): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Compile failure 18 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 fsm.v : (76, 16): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 fsm.v : (76, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 fsm.v : (76, 16): Syntax error. Unexpected token: end[_END].
# Error: VCP2020 fsm.v : (93, 16): case/x/z...endcase pair(s) mismatch detected. 1 <case/x/z> tokens are missing.
# Error: VCP2000 fsm.v : (93, 16): Syntax error. Unexpected token: endcase[_ENDCASE].
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 fsm.v : (76, 16): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 fsm.v : (76, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 fsm.v : (76, 16): Syntax error. Unexpected token: end[_END].
# Error: VCP2020 fsm.v : (94, 8): begin...end pair(s) mismatch detected. 1 <begin> tokens are missing.
# Error: VCP2000 fsm.v : (94, 8): Syntax error. Unexpected token: end[_END].
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 fsm.v : (94, 8): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 fsm.v : (94, 8): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 fsm.v : (94, 8): Syntax error. Unexpected token: end[_END].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 fsm.v : (101, 10): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2000 fsm.v : (101, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 fsm.v : (52, 25): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (53, 25): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (54, 25): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (55, 22): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (56, 24): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (64, 27): Undeclared identifier: Starte.
# Error: VCP2858 fsm.v : (65, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (69, 29): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (70, 22): Undeclared identifier: TF.
# Error: VCP2858 fsm.v : (72, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (79, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (80, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (81, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (82, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (83, 31): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (84, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (85, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (87, 33): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Compile failure 18 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 fsm.v : (100, 10): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2000 fsm.v : (100, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 fsm.v : (52, 25): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (53, 25): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (54, 25): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (55, 22): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (56, 24): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (64, 27): Undeclared identifier: Starte.
# Error: VCP2858 fsm.v : (65, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (69, 29): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (70, 22): Undeclared identifier: TF.
# Error: VCP2858 fsm.v : (72, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (79, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (80, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (81, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (82, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (83, 31): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (84, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (85, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (87, 33): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Compile failure 18 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 fsm.v : (99, 10): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2000 fsm.v : (99, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 fsm.v : (95, 8): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 fsm.v : (95, 8): case/x/z...endcase pair(s) mismatch detected. 1 <case/x/z> tokens are missing.
# Error: VCP2020 fsm.v : (95, 8): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 fsm.v : (95, 8): Syntax error. Unexpected token: endcase[_ENDCASE].
# Compile failure 4 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 fsm.v : (52, 25): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (53, 25): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (54, 25): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (55, 22): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (56, 24): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (64, 27): Undeclared identifier: Starte.
# Error: VCP2858 fsm.v : (65, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (69, 29): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (70, 22): Undeclared identifier: TF.
# Error: VCP2858 fsm.v : (72, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (79, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (80, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (81, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (82, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (83, 31): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (84, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (85, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (87, 33): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Compile failure 18 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 fsm.v : (99, 10): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2000 fsm.v : (99, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 fsm.v : (52, 25): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (53, 25): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (54, 25): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (55, 22): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (56, 24): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (64, 27): Undeclared identifier: Starte.
# Error: VCP2858 fsm.v : (65, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (69, 29): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (70, 22): Undeclared identifier: TF.
# Error: VCP2858 fsm.v : (72, 29): Expose is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (79, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (80, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (81, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (82, 31): NRE_R1 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (83, 31): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (84, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (85, 28): ADC is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fsm.v : (87, 33): NRE_R2 is not a valid left-hand side of a procedural assignment.
# Compile failure 18 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 fsm.v : (99, 10): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2000 fsm.v : (99, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 fsm.v : (99, 10): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2000 fsm.v : (99, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 fsm.v : (56, 24): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (66, 27): Undeclared identifier: Starte.
# Error: VCP2858 fsm.v : (71, 29): Start is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 fsm.v : (72, 22): Undeclared identifier: TF.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 fsm.v : (66, 27): Undeclared identifier: Starte.
# Error: VCP5103 fsm.v : (72, 22): Undeclared identifier: TF.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 fsm.v : (67, 27): Undeclared identifier: Starte.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: fsm.
# $root top modules: ctrl_expose Time_counter fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (40, 32): Implicit net declaration, symbol Initial has not been declared in module fsm_total.
# Info: VCP2876 fsm_total.v : (42, 60): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Error: VCP2728 fsm_total.v : (40, 1): Module or interface instance must be named.
# Error: VCP2728 fsm_total.v : (41, 1): Module or interface instance must be named.
# Warning: VCP2597 fsm_total.v : (42, 1): Some unconnected ports remain at instance: \\3 \. Module fsm has unconnected  port(s) : TF.
# Error: VCP2728 fsm_total.v : (42, 1): Module or interface instance must be named.
# Compile failure 3 Errors 1 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm_total.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Info: VCP2113 Module fsm found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (40, 32): Implicit net declaration, symbol Initial has not been declared in module fsm_total.
# Info: VCP2876 fsm_total.v : (42, 60): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: fsm_total.
# $root top modules: fsm_total.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (40, 32): Implicit net declaration, symbol Initial has not been declared in module fsm_total.
# Info: VCP2876 fsm_total.v : (42, 60): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Error: VCP2728 fsm_total.v : (40, 1): Module or interface instance must be named.
# Error: VCP2728 fsm_total.v : (41, 1): Module or interface instance must be named.
# Error: VCP2728 fsm_total.v : (42, 1): Module or interface instance must be named.
# Compile failure 3 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (40, 41): Implicit net declaration, symbol Initial has not been declared in module fsm_total.
# Info: VCP2876 fsm_total.v : (42, 67): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: fsm_total.
# $root top modules: fsm_total.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (40, 39): Implicit net declaration, symbol Initial has not been declared in module fsm_total.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: fsm_total.
# $root top modules: fsm_total.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 testbench.v : (59, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (40, 39): Implicit net declaration, symbol Initial has not been declared in module fsm_total.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Pass 3. Processing behavioral statements.
# Error: VCP2020 testbench.v : (49, 5): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 testbench.v : (49, 5): Syntax error. Unexpected token: end[_END].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm_total found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2020 testbench.v : (48, 9): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 testbench.v : (48, 9): Syntax error. Unexpected token: end[_END].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm_total found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: fsm_total.v (40): Length of connection (1) does not match the length of port "Initial" (5) on instance "/testbench/test/timereg".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.4 [s]
# SLP: Finished : 1.5 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 53 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.6 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5520 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  11.41, fredag 13. november 2020
#  Simulation has been initialized
# 10 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 1578367 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm_total found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: fsm_total.v (40): Length of connection (1) does not match the length of port "Initial" (5) on instance "/testbench/test/timereg".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 53 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  11.43, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (52): $finish called.
# KERNEL: Time: 50 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#51_2@.
# KERNEL: stopped at time: 50 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm_total found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: fsm_total.v (40): Length of connection (1) does not match the length of port "Initial" (5) on instance "/testbench/test/timereg".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 53 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  11.44, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (52): $finish called.
# KERNEL: Time: 20 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#51_2@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (40, 39): Implicit net declaration, symbol Initial has not been declared in module fsm_total.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run
run
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: fsm_total.v (40): Length of connection (1) does not match the length of port "Initial" (5) on instance "/testbench/test/timereg".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.8 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 53 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  11.47, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (52): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#51_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm_total found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: fsm_total.v (40): Length of connection (1) does not match the length of port "Initial" (5) on instance "/testbench/test/timereg".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 53 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  11.48, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (52): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#51_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm_total found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: fsm_total.v (40): Length of connection (1) does not match the length of port "Initial" (5) on instance "/testbench/test/timereg".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 7 (100.00%) other processes in SLP
# SLP: 53 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5520 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  11.49, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 591203500 ps
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/Time_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Time_counter.
# $root top modules: testbench Time_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: fsm_total.v (40): Length of connection (1) does not match the length of port "Initial" (5) on instance "/testbench/test/timereg".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 7 (100.00%) other processes in SLP
# SLP: 53 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5520 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  11.51, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 117644500 ps
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm_total found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: fsm_total.v (40): Length of connection (1) does not match the length of port "Initial" (5) on instance "/testbench/test/timereg".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 53 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  11.52, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (52): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#51_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  11.58, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (52): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#51_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm_total.v $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2565 fsm_total.v : (25, 91): Undefined direction of external port TF.
# Error: VCP2567 fsm_total.v : (25, 91): Undefined direction of internal port TF.
# Info: VCP2113 Module Time_counter found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Info: VCP2113 Module fsm found in current working library.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.03, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (52): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#51_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2565 fsm_total.v : (25, 91): Undefined direction of external port TF.
# Error: VCP2567 fsm_total.v : (25, 91): Undefined direction of internal port TF.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm_total.v $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Info: VCP2113 Module fsm found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 53 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.06, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 test_time.v : (27, 14): Syntax error. Unexpected token: reg[_REG].
# Info: VCP2113 Module Time_counter found in current working library.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_time.
# $root top modules: testbench test_time.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 53 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.23, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+test_time test_time
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.23, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /testbench/Init not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testbench/Reset not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testbench/Exp_decrease not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testbench/Exp_increase not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testbench/Clk not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testbench/NRE_R1 not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testbench/NRE_R2 not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testbench/ADC not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testbench/Expose not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /testbench/Erase not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# 5 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (44): $finish called.
# KERNEL: Time: 20 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 test_time.v : (38, 20): Syntax error. Unexpected token: ;.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 test_time.v : (38, 16): Syntax error. Unexpected token: ==[O_EQU].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.24, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (44): $finish called.
# KERNEL: Time: 20 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 test_time.v : (38, 16): Syntax error. Unexpected token: ==[O_EQU].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.25, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (44): $finish called.
# KERNEL: Time: 20 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_time.
# $root top modules: testbench test_time.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.26, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (44): $finish called.
# KERNEL: Time: 20 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 test_time.v : (38, 16): Syntax error. Unexpected token: >=[O_GREATEQU].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.26, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (44): $finish called.
# KERNEL: Time: 20 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_time.
# $root top modules: testbench test_time.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.26, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (44): $finish called.
# KERNEL: Time: 20 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 test_time.v : (38, 21): Syntax error. Unexpected token: ;.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.28, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (44): $finish called.
# KERNEL: Time: 20 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_time.
# $root top modules: testbench test_time.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.29, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (44): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_time.
# $root top modules: testbench test_time.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.30, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (44): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_time.
# $root top modules: testbench test_time.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.31, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (45): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 test_time.v : (37, 1): Variable 'TF' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.32, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (45): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 test_time.v : (37, 1): Variable 'TF' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.32, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (45): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 test_time.v : (37, 1): Variable 'TF' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 1[s].
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 test_time.v : (37, 1): Variable 'TF' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.34, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (45): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_time.
# $root top modules: testbench test_time.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.35, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (45): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_time.
# $root top modules: testbench test_time.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.36, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (44): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_time.
# $root top modules: testbench test_time.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.38, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (45): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 test_time.v : (38, 14): Undeclared identifier: Reser.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.41, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (45): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_time.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Time_counter found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_time.
# $root top modules: testbench test_time.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.47, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (46): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#45_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_time test_time
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.57, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_counter.v : (31, 64): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+test_time test_time
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.57, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Warning: WAVEFORM: Object matching /test_counter/Exp_decrease not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/Exp_increase not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/Clk not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/Reset not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/EX_time not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.58, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /test_time/Start not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_time/Initial not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_time/Reset not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_time/Clk not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_time/TF not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# 5 signal(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (43): $finish called.
# KERNEL: Time: 20 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#42_2@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_counter.v : (31, 64): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  12.59, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (44): $finish called.
# KERNEL: Time: 20 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_counter.v : (31, 64): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.00, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 20 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 20 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_counter.v : (31, 64): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.01, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (32): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.02, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (46): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#45_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 ctrl_expose.v : (27, 14): Syntax error. Unexpected token: reg[_REG].
# Error: VCP2565 ctrl_expose.v : (25, 57): Undefined direction of external port EX_time.
# Error: VCP2567 ctrl_expose.v : (25, 57): Undefined direction of internal port EX_time.
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.03, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (32): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.03, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (46): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#45_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_counter.v : (31, 64): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 test_counter.v : (34, 18): EX_time is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.08, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (46): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#45_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 test_counter.v : (35, 1): Variable 'EX_time' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.09, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (46): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#45_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_counter.v : (31, 64): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Error: VCP2675 ctrl_expose.v : (32, 1): Cannot write to a variable 'EX_time' that is also driven by an always_comb/always_latch/always_ff procedural block.
# Info: VCP2674 ctrl_expose.v : (35, 1):  ... see 'EX_time' drive in always_comb/always_latch/always_ff procedural block.
# Compile failure 1 Errors 0 Warnings  Analysis time: 1[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.10, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (46): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#45_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (32): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.12, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (46): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#45_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_counter.v : (31, 64): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.13, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.16, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 ctrl_expose.v : (34, 29): Syntax error. Unexpected token: ;.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.16, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.17, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.18, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.19, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.20, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/ctrl_expose.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.21, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.26, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_counter.v : (32, 64): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (32): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/clt".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.29, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (46): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#45_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.30, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Exp_decrease" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Exp_increase" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Clk" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Reset" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/EX_time" does not have read access. Use switch +access +r for this region.
# 0 signal(s) traced.
# Warning: WAVEFORM: Object matching /test_counter/clt/Exp_decrease not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/Exp_increase not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/Clk not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/Reset not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/EX_time not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Exp_decrease" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Exp_increase" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Clk" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Reset" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/EX_time" does not have read access. Use switch +access +r for this region.
# 0 signal(s) traced.
# Warning: WAVEFORM: Object matching /test_counter/clt/Exp_decrease not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/Exp_increase not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/Clk not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/Reset not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/EX_time not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (46): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#45_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Exp_decrease" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Exp_increase" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Clk" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/Reset" does not have read access. Use switch +access +r for this region.
# KERNEL: Warning: KERNEL_0085 "/test_counter/clt/EX_time" does not have read access. Use switch +access +r for this region.
# 0 signal(s) traced.
# Warning: WAVEFORM: Object matching /test_counter/clt/Exp_decrease not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/Exp_increase not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/Clk not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/Reset not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/clt/EX_time not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 test_counter.v : (32, 64): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench test_time test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 test_counter.v : (32, 64): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench test_time test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (32): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/con".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.32, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (46): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#45_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 test_counter.v : (31, 61): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Error: VCP2728 test_counter.v : (31, 1): Module or interface instance must be named.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 test_counter.v : (31, 65): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench test_time test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 test_counter.v : (31, 65): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench test_time test_counter.
# $root top modules: testbench test_time test_counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run
run
run
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: test_counter.v (31): Length of connection (1) does not match the length of port "EX_time" (5) on instance "/test_counter/ctrl".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.33, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_decrease' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_increase' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/EX_time' has already been traced.
# 0 signal(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 test_counter.v : (32, 16): Syntax error. Unexpected token: ctrl_expose[_IDENTIFIER].
# Info: VCP2876 test_counter.v : (32, 66): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.39, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.39, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_decrease' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_increase' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/EX_time' has already been traced.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 test_counter.v : (32, 16): Syntax error. Unexpected token: ctrl_expose[_IDENTIFIER].
# Info: VCP2876 test_counter.v : (32, 66): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.41, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 test_counter.v : (32, 16): Syntax error. Unexpected token: ctrl_expose[_IDENTIFIER].
# Info: VCP2876 test_counter.v : (32, 70): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 test_counter.v : (32, 69): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Info: VCP2876 teset_fsm.v : (32, 31): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 38): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 42): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 49): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 55): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 66): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 69): Implicit net declaration, symbol TF has not been declared in module teset_fsm.
# Error: VCP2728 teset_fsm.v : (32, 1): Module or interface instance must be named.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
run
run
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.42, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_decrease' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_increase' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/EX_time' has already been traced.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 test_counter.v : (32, 69): Implicit net declaration, symbol EX_time has not been declared in module test_counter.
# Info: VCP2876 teset_fsm.v : (32, 31): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 38): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 42): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 49): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 55): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 66): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 69): Implicit net declaration, symbol TF has not been declared in module teset_fsm.
# Error: VCP2728 teset_fsm.v : (32, 1): Module or interface instance must be named.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
run
run
run
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.43, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_decrease' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_increase' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/EX_time' has already been traced.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_counter.v : (34, 55): Implicit net declaration, symbol Clk has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 test_counter.v : (47, 22): Clk is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.43, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (45): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#44_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 test_counter.v : (34, 55): Implicit net declaration, symbol Clk has not been declared in module test_counter.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 test_counter.v : (37, 14): Clk is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 test_counter.v : (47, 22): Clk is not a valid left-hand side of a procedural assignment.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.45, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_decrease' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_increase' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/EX_time' has already been traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.46, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_decrease' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Exp_increase' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/Reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/test_counter/EX_time' has already been traced.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 test_counter.v : (34, 55): Implicit net declaration, symbol Clk has not been declared in module test_counter.
# Info: VCP2876 teset_fsm.v : (32, 31): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 38): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 42): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 49): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 55): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 66): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 69): Implicit net declaration, symbol TF has not been declared in module teset_fsm.
# Error: VCP2728 teset_fsm.v : (32, 1): Module or interface instance must be named.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 test_counter.v : (34, 55): Implicit net declaration, symbol Clk has not been declared in module test_counter.
# Info: VCP2876 teset_fsm.v : (32, 32): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 39): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 43): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 50): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 56): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 67): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 70): Implicit net declaration, symbol TF has not been declared in module teset_fsm.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 test_counter.v : (37, 14): Clk is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 test_counter.v : (47, 22): Clk is not a valid left-hand side of a procedural assignment.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 teset_fsm.v : (32, 32): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 39): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 43): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 50): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 56): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 67): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 70): Implicit net declaration, symbol TF has not been declared in module teset_fsm.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench test_time test_counter teset_fsm.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5515 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.47, fredag 13. november 2020
#  Simulation has been initialized
# 5 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (52): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#51_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.49, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (50): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#49_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.53, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+teset_fsm teset_fsm
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 teset_fsm.v : (53, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Info: VCP2113 Module fsm found in current working library.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 2 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.53, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /test_counter/Exp_increase not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/Exp_decrease not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/Clk not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/Reset not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/EX_time not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# 11 signal(s) traced.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 teset_fsm.v : (32, 32): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 39): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 43): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 50): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 56): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 67): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 70): Implicit net declaration, symbol TF has not been declared in module teset_fsm.
# Pass 3. Processing behavioral statements.
# Error: VCP2000 teset_fsm.v : (39, 15): Syntax error. Unexpected token: ,.
# Error: VCP5103 teset_fsm.v : (40, 13): Undeclared identifier: init.
# Error: VCP2858 teset_fsm.v : (41, 13): TF is not a valid left-hand side of a procedural assignment.
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 2 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.54, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+teset_fsm teset_fsm
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 2 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.54, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 teset_fsm.v : (32, 32): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 39): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 43): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 50): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 56): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 67): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (32, 70): Implicit net declaration, symbol TF has not been declared in module teset_fsm.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 teset_fsm.v : (41, 13): TF is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 teset_fsm.v : (33, 32): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 39): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 43): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 50): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 56): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 67): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench test_time test_counter teset_fsm.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+teset_fsm teset_fsm
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5517 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  13.56, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/teset_fsm/Init' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/teset_fsm/Clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/teset_fsm/Reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/teset_fsm/Done' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/teset_fsm/TF' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/teset_fsm/NRE_R1' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/teset_fsm/NRE_R2' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/teset_fsm/ADC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/teset_fsm/Expose' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/teset_fsm/Erase' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/teset_fsm/Start' has already been traced.
# 0 signal(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 teset_fsm.v (47): $finish called.
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /teset_fsm,  Process: @INITIAL#46_2@.
# KERNEL: stopped at time: 100 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+test_counter test_counter
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  14.40, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /teset_fsm/Init not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Clk not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Reset not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Done not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/TF not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/NRE_R1 not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/NRE_R2 not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/ADC not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Expose not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Erase not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Start not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# 5 signal(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (50): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#49_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  14.40, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (50): $finish called.
# KERNEL: Time: 30 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#49_2@.
# KERNEL: stopped at time: 30 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  14.41, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (50): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#49_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  14.53, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (50): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#49_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/test_counter.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module ctrl_expose found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_counter.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  14.57, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 test_counter.v (50): $finish called.
# KERNEL: Time: 80 ns,  Iteration: 0,  Instance: /test_counter,  Process: @INITIAL#49_2@.
# KERNEL: stopped at time: 80 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+test_time test_time
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 13 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5516 kB (elbread=1280 elab2=4102 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  15.04, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /test_counter/Exp_increase not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/Exp_decrease not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/Clk not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/Reset not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_counter/EX_time not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# 5 signal(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 test_time.v (46): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /test_time,  Process: @INITIAL#45_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+teset_fsm teset_fsm
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5517 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  15.13, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /test_time/Start not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_time/Initial not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_time/Reset not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_time/Clk not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /test_time/TF not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# 11 signal(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 teset_fsm.v (47): $finish called.
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /teset_fsm,  Process: @INITIAL#46_2@.
# KERNEL: stopped at time: 100 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 teset_fsm.v : (33, 32): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 39): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 43): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 50): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 56): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 67): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: teset_fsm.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  15.18, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 teset_fsm.v (49): $finish called.
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /teset_fsm,  Process: @INITIAL#48_2@.
# KERNEL: stopped at time: 100 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 teset_fsm.v : (33, 32): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 39): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 43): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 50): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 56): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 67): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: teset_fsm.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  15.20, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 teset_fsm.v (49): $finish called.
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /teset_fsm,  Process: @INITIAL#48_2@.
# KERNEL: stopped at time: 100 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 teset_fsm.v : (33, 32): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 39): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 43): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 50): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 56): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 67): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: teset_fsm.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  15.20, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 teset_fsm.v (49): $finish called.
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /teset_fsm,  Process: @INITIAL#48_2@.
# KERNEL: stopped at time: 100 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 teset_fsm.v : (33, 32): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 39): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 43): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 50): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 56): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 67): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: teset_fsm.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  15.21, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 teset_fsm.v (49): $finish called.
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /teset_fsm,  Process: @INITIAL#48_2@.
# KERNEL: stopped at time: 100 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 teset_fsm.v : (33, 32): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 39): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 43): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 50): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 56): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 67): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: teset_fsm.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5518 kB (elbread=1280 elab2=4104 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  15.22, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 teset_fsm.v (50): $finish called.
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /teset_fsm,  Process: @INITIAL#49_2@.
# KERNEL: stopped at time: 100 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 53 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5520 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  15.28, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /teset_fsm/Init not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Clk not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Reset not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Done not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/TF not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/NRE_R1 not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/NRE_R2 not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/ADC not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Expose not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Erase not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# Warning: WAVEFORM: Object matching /teset_fsm/Start not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
# 11 signal(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (53): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#52_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm_total found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5520 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  15.29, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /testbench/TF not found in C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (52): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#51_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fsm_total found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 52 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4107 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\jonas\OneDrive - NTNU\TFE4152\Prosjekt\prosjekt\prosjekt\src\wave.asdb
#  15.33, fredag 13. november 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/jonas/OneDrive - NTNU/TFE4152/Prosjekt/prosjekt/prosjekt/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 testbench.v (54): $finish called.
# KERNEL: Time: 60 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#53_2@.
# KERNEL: stopped at time: 60 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
run
run
alog -O2 -sve -msg 5 -sv2k12 -work prosjekt $dsn/src/fsm.v $dsn/src/ctrl_expose.v $dsn/src/Time_counter.v $dsn/src/fsm_total.v $dsn/src/testbench.v $dsn/src/test_time.v $dsn/src/test_counter.v $dsn/src/teset_fsm.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fsm_total.v : (42, 62): Implicit net declaration, symbol Done has not been declared in module fsm_total.
# Info: VCP2876 test_time.v : (33, 48): Implicit net declaration, symbol TF has not been declared in module test_time.
# Info: VCP2876 teset_fsm.v : (33, 32): Implicit net declaration, symbol NRE_R1 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 39): Implicit net declaration, symbol NRE_R2 has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 43): Implicit net declaration, symbol ADC has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 50): Implicit net declaration, symbol Expose has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 56): Implicit net declaration, symbol Erase has not been declared in module teset_fsm.
# Info: VCP2876 teset_fsm.v : (33, 67): Implicit net declaration, symbol Start has not been declared in module teset_fsm.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench test_time test_counter teset_fsm.
# $root top modules: testbench test_time test_counter teset_fsm.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run
run
run
endsim
# VSIM: Simulation has finished.
