============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 24 2022  01:33:08 pm
  Module:                 mux_t_be_t_1
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

   Instance      Module     Cell Count  Cell Area  Net Area   Total Area 
-------------------------------------------------------------------------
mux_t_be_t_1                       152    272.004   108.665      380.670 
  convertor   binary2unary          18     41.524    11.663       53.187 
  eq_0_.inst  equal                  6      6.765     2.980        9.745 
    sr        sr_latch               3      2.799     0.998        3.797 
  eq_1_.inst  equal_1                6      6.765     2.980        9.745 
    sr        sr_latch_1             3      2.799     0.998        3.797 
  eq_2_.inst  equal_2                6      6.765     2.980        9.745 
    sr        sr_latch_2             3      2.799     0.998        3.797 
  eq_3_.inst  equal_3                6      6.765     2.980        9.745 
    sr        sr_latch_3             3      2.799     0.998        3.797 
  eq_4_.inst  equal_4                6      6.765     2.980        9.745 
    sr        sr_latch_4             3      2.799     0.998        3.797 
  eq_5_.inst  equal_5                6      6.765     2.980        9.745 
    sr        sr_latch_5             3      2.799     0.998        3.797 
  eq_6_.inst  equal_6                6      6.765     2.980        9.745 
    sr        sr_latch_6             3      2.799     0.998        3.797 
  eq_7_.inst  equal_7                6      6.765     2.980        9.745 
    sr        sr_latch_7             3      2.799     0.998        3.797 
  eq_8_.inst  equal_8                6      6.765     2.980        9.745 
    sr        sr_latch_8             3      2.799     0.998        3.797 
  eq_9_.inst  equal_9                6      6.765     2.980        9.745 
    sr        sr_latch_9             3      2.799     0.998        3.797 
  eq_10_.inst equal_10               6      6.765     2.980        9.745 
    sr        sr_latch_10            3      2.799     0.998        3.797 
  eq_11_.inst equal_11               6      6.765     2.980        9.745 
    sr        sr_latch_11            3      2.799     0.998        3.797 
  eq_12_.inst equal_12               6      6.765     2.980        9.745 
    sr        sr_latch_12            3      2.799     0.998        3.797 
  eq_13_.inst equal_13               6      6.765     2.980        9.745 
    sr        sr_latch_13            3      2.799     0.998        3.797 
  eq_14_.inst equal_14               6      6.765     2.980        9.745 
    sr        sr_latch_14            3      2.799     0.998        3.797 
  eq_15_.inst equal_15               6      6.765     2.980        9.745 
    sr        sr_latch_15            3      2.799     0.998        3.797 
