

================================================================
== Vivado HLS Report for 'rgb2bw'
================================================================
* Date:           Tue Dec  6 11:23:24 2016

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.26|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     88|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      54|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      54|    112|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_113_p2        |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_124_p2        |     +    |      0|  0|  12|          12|           1|
    |tmp_5_fu_142_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_6_fu_152_p2      |     +    |      0|  0|  10|          10|          10|
    |ap_sig_bdd_79        |    and   |      0|  0|   2|           1|           1|
    |exitcond4_fu_108_p2  |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_119_p2   |   icmp   |      0|  0|  14|          12|          12|
    |not_s_fu_158_p2      |   icmp   |      0|  0|  11|          10|           8|
    |ap_sig_bdd_47        |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_71        |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  88|          80|          56|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |t_V_2_reg_85  |  12|          2|   12|         24|
    |t_V_reg_96    |  12|          2|   12|         24|
    +--------------+----+-----------+-----+-----------+
    |Total         |  24|          4|   24|         48|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+-----+-----------+
    |                  Name                 | FF | Bits| Const Bits|
    +---------------------------------------+----+-----+-----------+
    |ap_CS_fsm                              |   2|    2|          0|
    |ap_done_reg                            |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                  |   1|    1|          0|
    |ap_reg_ppstg_exitcond_reg_186_pp0_it1  |   1|    1|          0|
    |exitcond_reg_186                       |   1|    1|          0|
    |i_V_reg_181                            |  12|   12|          0|
    |t_V_2_reg_85                           |  12|   12|          0|
    |t_V_reg_96                             |  12|   12|          0|
    |tmp_6_reg_195                          |  10|   10|          0|
    +---------------------------------------+----+-----+-----------+
    |Total                                  |  54|   54|          0|
    +---------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+---------+---------------------+--------------+
|          RTL Ports          | Dir | Bits| Protocol|    Source Object    |    C Type    |
+-----------------------------+-----+-----+---------+---------------------+--------------+
|ap_clk                       |  in |    1|        -|        rgb2bw       | return value |
|ap_rst                       |  in |    1|        -|        rgb2bw       | return value |
|ap_start                     |  in |    1|        -|        rgb2bw       | return value |
|ap_done                      | out |    1|        -|        rgb2bw       | return value |
|ap_continue                  |  in |    1|        -|        rgb2bw       | return value |
|ap_idle                      | out |    1|        -|        rgb2bw       | return value |
|ap_ready                     | out |    1|        -|        rgb2bw       | return value |
|rgb_rows_V_read              |  in |   12| ap_none |   rgb_rows_V_read   |    scalar    |
|rgb_cols_V_read              |  in |   12| ap_none |   rgb_cols_V_read   |    scalar    |
|rgb_data_stream_0_V_dout     |  in |    8| ap_fifo | rgb_data_stream_0_V |    pointer   |
|rgb_data_stream_0_V_empty_n  |  in |    1| ap_fifo | rgb_data_stream_0_V |    pointer   |
|rgb_data_stream_0_V_read     | out |    1| ap_fifo | rgb_data_stream_0_V |    pointer   |
|rgb_data_stream_1_V_dout     |  in |    8| ap_fifo | rgb_data_stream_1_V |    pointer   |
|rgb_data_stream_1_V_empty_n  |  in |    1| ap_fifo | rgb_data_stream_1_V |    pointer   |
|rgb_data_stream_1_V_read     | out |    1| ap_fifo | rgb_data_stream_1_V |    pointer   |
|rgb_data_stream_2_V_dout     |  in |    8| ap_fifo | rgb_data_stream_2_V |    pointer   |
|rgb_data_stream_2_V_empty_n  |  in |    1| ap_fifo | rgb_data_stream_2_V |    pointer   |
|rgb_data_stream_2_V_read     | out |    1| ap_fifo | rgb_data_stream_2_V |    pointer   |
|bw_data_stream_0_V_din       | out |    8| ap_fifo |  bw_data_stream_0_V |    pointer   |
|bw_data_stream_0_V_full_n    |  in |    1| ap_fifo |  bw_data_stream_0_V |    pointer   |
|bw_data_stream_0_V_write     | out |    1| ap_fifo |  bw_data_stream_0_V |    pointer   |
+-----------------------------+-----+-----+---------+---------------------+--------------+

