Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u204427/ternary_matmul/afu/pd/dma_bbb/ip/msgdma_bbb/msgdma_bbb_dispatcher.ip --block-symbol-file --output-directory=/home/u204427/ternary_matmul/afu/pd/dma_bbb/ip/msgdma_bbb/msgdma_bbb_dispatcher --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: msgdma_bbb_dispatcher.msgdma_bbb_dispatcher: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u204427/ternary_matmul/afu/pd/dma_bbb/ip/msgdma_bbb/msgdma_bbb_dispatcher.ip --synthesis=VERILOG --output-directory=/home/u204427/ternary_matmul/afu/pd/dma_bbb/ip/msgdma_bbb/msgdma_bbb_dispatcher --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: msgdma_bbb_dispatcher.msgdma_bbb_dispatcher: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)
Info: msgdma_bbb_dispatcher: "Transforming system: msgdma_bbb_dispatcher"
Info: msgdma_bbb_dispatcher: "Naming system components in system: msgdma_bbb_dispatcher"
Info: msgdma_bbb_dispatcher: "Processing generation queue"
Info: msgdma_bbb_dispatcher: "Generating: msgdma_bbb_dispatcher"
Info: msgdma_bbb_dispatcher: "Generating: dcp_dispatcher"
Info: msgdma_bbb_dispatcher: Done "msgdma_bbb_dispatcher" with 2 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
