digraph "CFG for '_Z13xsigny_updateiPKdPdS1_' function" {
	label="CFG for '_Z13xsigny_updateiPKdPdS1_' function";

	Node0x5be64a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = icmp slt i32 %13, %0\l  br i1 %14, label %15, label %34\l|{<s0>T|<s1>F}}"];
	Node0x5be64a0:s0 -> Node0x5be64f0;
	Node0x5be64a0:s1 -> Node0x5be8430;
	Node0x5be64f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%15:\l15:                                               \l  %16 = sext i32 %13 to i64\l  %17 = getelementptr inbounds double, double addrspace(1)* %2, i64 %16\l  %18 = load double, double addrspace(1)* %17, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %19 = fcmp contract ogt double %18, 0.000000e+00\l  br i1 %19, label %20, label %26\l|{<s0>T|<s1>F}}"];
	Node0x5be64f0:s0 -> Node0x5be9a00;
	Node0x5be64f0:s1 -> Node0x5be9a90;
	Node0x5be9a00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%20:\l20:                                               \l  %21 = getelementptr inbounds double, double addrspace(1)* %1, i64 %16\l  %22 = load double, double addrspace(1)* %21, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %23 = getelementptr inbounds double, double addrspace(1)* %3, i64 %16\l  %24 = load double, double addrspace(1)* %23, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %25 = fadd contract double %22, %24\l  store double %25, double addrspace(1)* %23, align 8, !tbaa !7\l  br label %34\l}"];
	Node0x5be9a00 -> Node0x5be8430;
	Node0x5be9a90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%26:\l26:                                               \l  %27 = fcmp contract olt double %18, 0.000000e+00\l  br i1 %27, label %28, label %34\l|{<s0>T|<s1>F}}"];
	Node0x5be9a90:s0 -> Node0x5bea660;
	Node0x5be9a90:s1 -> Node0x5be8430;
	Node0x5bea660 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%28:\l28:                                               \l  %29 = getelementptr inbounds double, double addrspace(1)* %1, i64 %16\l  %30 = load double, double addrspace(1)* %29, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %31 = getelementptr inbounds double, double addrspace(1)* %3, i64 %16\l  %32 = load double, double addrspace(1)* %31, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %33 = fsub contract double %32, %30\l  store double %33, double addrspace(1)* %31, align 8, !tbaa !7\l  br label %34\l}"];
	Node0x5bea660 -> Node0x5be8430;
	Node0x5be8430 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%34:\l34:                                               \l  ret void\l}"];
}
