{
  "design": {
    "design_info": {
      "boundary_crc": "0xB89640411C74C9F0",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../IP_block_test.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "Euc_res_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Euc_out": {
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "A3": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "A2": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "A1": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "A4": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "A5": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "A6": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "A7": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "B1": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "B2": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "B3": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "B4": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "B5": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "B6": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "B7": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "B8": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "A8": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "start": {
        "direction": "I"
      }
    },
    "components": {
      "Euc_res_0": {
        "vlnv": "xilinx.com:hls:Euc_res:1.0",
        "xci_name": "design_1_Euc_res_0_5",
        "xci_path": "ip\\design_1_Euc_res_0_5\\design_1_Euc_res_0_5.xci",
        "inst_hier_path": "Euc_res_0"
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1",
        "xci_path": "ip\\design_1_clk_wiz_1\\design_1_clk_wiz_1.xci",
        "inst_hier_path": "clk_wiz"
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_1",
        "xci_path": "ip\\design_1_rst_clk_wiz_100M_1\\design_1_rst_clk_wiz_100M_1.xci",
        "inst_hier_path": "rst_clk_wiz_100M"
      }
    },
    "nets": {
      "A1_1": {
        "ports": [
          "A1",
          "Euc_res_0/in_vec1_0"
        ]
      },
      "A2_1": {
        "ports": [
          "A2",
          "Euc_res_0/in_vec1_1"
        ]
      },
      "A3_1": {
        "ports": [
          "A3",
          "Euc_res_0/in_vec1_2"
        ]
      },
      "A4_1": {
        "ports": [
          "A4",
          "Euc_res_0/in_vec1_3"
        ]
      },
      "A5_1": {
        "ports": [
          "A5",
          "Euc_res_0/in_vec1_4"
        ]
      },
      "A6_1": {
        "ports": [
          "A6",
          "Euc_res_0/in_vec1_5"
        ]
      },
      "A7_1": {
        "ports": [
          "A7",
          "Euc_res_0/in_vec1_6"
        ]
      },
      "A8_1": {
        "ports": [
          "A8",
          "Euc_res_0/in_vec1_7"
        ]
      },
      "B1_1": {
        "ports": [
          "B1",
          "Euc_res_0/in_vec2_0"
        ]
      },
      "B2_1": {
        "ports": [
          "B2",
          "Euc_res_0/in_vec2_1"
        ]
      },
      "B3_1": {
        "ports": [
          "B3",
          "Euc_res_0/in_vec2_2"
        ]
      },
      "B4_1": {
        "ports": [
          "B4",
          "Euc_res_0/in_vec2_3"
        ]
      },
      "B5_1": {
        "ports": [
          "B5",
          "Euc_res_0/in_vec2_4"
        ]
      },
      "B6_1": {
        "ports": [
          "B6",
          "Euc_res_0/in_vec2_5"
        ]
      },
      "B7_1": {
        "ports": [
          "B7",
          "Euc_res_0/in_vec2_6"
        ]
      },
      "B8_1": {
        "ports": [
          "B8",
          "Euc_res_0/in_vec2_7"
        ]
      },
      "Euc_res_0_ap_return": {
        "ports": [
          "Euc_res_0/ap_return",
          "Euc_out"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "Euc_res_0/ap_clk",
          "rst_clk_wiz_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_reset",
          "Euc_res_0/ap_rst"
        ]
      },
      "start_1": {
        "ports": [
          "start",
          "Euc_res_0/ap_start"
        ]
      }
    }
  }
}