DECL|BSS_DATA_SIZE|macro|BSS_DATA_SIZE
DECL|DATA_SIZE|macro|DATA_SIZE
DECL|IDT_SIZE|macro|IDT_SIZE
DECL|L2_VECTOR_SIZE|macro|L2_VECTOR_SIZE
DECL|MEM_ERROR_LIT_SIZE|macro|MEM_ERROR_LIT_SIZE
DECL|MEM_ERROR_TEXT_SIZE|macro|MEM_ERROR_TEXT_SIZE
DECL|MEM_RESET_LIT_SIZE|macro|MEM_RESET_LIT_SIZE
DECL|MEM_RESET_TEXT_SIZE|macro|MEM_RESET_TEXT_SIZE
DECL|MEM_VECBASE_LIT_SIZE|macro|MEM_VECBASE_LIT_SIZE
DECL|MEM_VECT_LIT_SIZE|macro|MEM_VECT_LIT_SIZE
DECL|MEM_VECT_SIZE|macro|MEM_VECT_SIZE
DECL|MEM_VECT_TEXT_SIZE|macro|MEM_VECT_TEXT_SIZE
DECL|TEXT_BASE|macro|TEXT_BASE
DECL|TEXT_SIZE|macro|TEXT_SIZE
DECL|XCHAL_DOUBLEEXC_VECTOR_PADDR_SRAM|macro|XCHAL_DOUBLEEXC_VECTOR_PADDR_SRAM
DECL|XCHAL_INTLEVEL2_VECTOR_PADDR_SRAM|macro|XCHAL_INTLEVEL2_VECTOR_PADDR_SRAM
DECL|XCHAL_INTLEVEL3_VECTOR_PADDR_SRAM|macro|XCHAL_INTLEVEL3_VECTOR_PADDR_SRAM
DECL|XCHAL_INTLEVEL4_VECTOR_PADDR_SRAM|macro|XCHAL_INTLEVEL4_VECTOR_PADDR_SRAM
DECL|XCHAL_INTLEVEL5_VECTOR_PADDR_SRAM|macro|XCHAL_INTLEVEL5_VECTOR_PADDR_SRAM
DECL|XCHAL_INTLEVEL6_VECTOR_PADDR_SRAM|macro|XCHAL_INTLEVEL6_VECTOR_PADDR_SRAM
DECL|XCHAL_INTLEVEL7_VECTOR_PADDR_SRAM|macro|XCHAL_INTLEVEL7_VECTOR_PADDR_SRAM
DECL|XCHAL_KERNEL_VECTOR_PADDR_SRAM|macro|XCHAL_KERNEL_VECTOR_PADDR_SRAM
DECL|XCHAL_MEMERROR_VECTOR_PADDR|macro|XCHAL_MEMERROR_VECTOR_PADDR
DECL|XCHAL_RESET_VECTOR0_PADDR_SRAM|macro|XCHAL_RESET_VECTOR0_PADDR_SRAM
DECL|XCHAL_USER_VECTOR_PADDR_SRAM|macro|XCHAL_USER_VECTOR_PADDR_SRAM
DECL|XCHAL_VECBASE_RESET_PADDR_SRAM|macro|XCHAL_VECBASE_RESET_PADDR_SRAM
DECL|__INC_MEMORY_H|macro|__INC_MEMORY_H
