Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/OPT~1/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -relax -mt 2 -L work -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip -debug all work.tb_Whack work.glbl -snapshot tb_Whack -nolog 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'STATE' on this module [C:/Users/marco/Desktop/LAE/Simon/bench/tb_Whack.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
