From a85c9a8bd0d162d5bf1b352c12f1a4e2d832c9e9 Mon Sep 17 00:00:00 2001
From: Gao Pan <pandy.gao@nxp.com>
Date: Wed, 19 Jul 2017 13:57:28 +0800
Subject: [PATCH 2169/5242] MLK-16031 arm64: dts: add mlb support for imx8qxp

commit  e2d6c84587a4cd2353c6d01719ce8e025963d594 from
https://source.codeaurora.org/external/imx/linux-imx.git

add mlb support for imx8qxp

Signed-off-by: Gao Pan <pandy.gao@nxp.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 .../boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2.dts |   14 ++++++++++++++
 arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi     |   18 ++++++++++++++++++
 2 files changed, 32 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2.dts b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2.dts
index b7690c4..9b582e4 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2.dts
@@ -227,6 +227,14 @@
 			>;
 		};
 
+		pinctrl_mlb: mlbgrp {
+			fsl,pins = <
+				SC_P_ESAI0_SCKT_CONN_MLB_SIG		0x21
+				SC_P_ESAI0_FST_CONN_MLB_CLK		0x21
+				SC_P_ESAI0_TX0_CONN_MLB_DATA		0x21
+			>;
+		};
+
 		pinctrl_usdhc1: usdhc1grp {
 			fsl,pins = <
 				SC_P_EMMC0_CLK_CONN_EMMC0_CLK		0x06000041
@@ -438,6 +446,12 @@
 	status = "disabled";
 };
 
+&mlb {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_mlb>;
+	status = "okay";
+};
+
 &usdhc1 {
 	pinctrl-names = "default", "state_100mhz", "state_200mhz";
 	pinctrl-0 = <&pinctrl_usdhc1>;
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
index 939d920..1889320 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
@@ -1611,6 +1611,24 @@
 		status = "disabled";
 	};
 
+	mlb: mlb@5B060000 {
+		compatible = "fsl,imx6q-mlb150";
+		reg = <0x0 0x5B060000 0x0 0x10000>;
+		interrupt-parent = <&gic>;
+		interrupts = <0 265 IRQ_TYPE_LEVEL_HIGH>,
+			     <0 266 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clk IMX8QXP_MLB_CLK>,
+			 <&clk IMX8QXP_MLB_HCLK>,
+			 <&clk IMX8QXP_MLB_IPG_CLK>;
+		clock-names = "mlb", "hclk", "ipg";
+		assigned-clocks = <&clk IMX8QXP_MLB_CLK>,
+				  <&clk IMX8QXP_MLB_HCLK>,
+				  <&clk IMX8QXP_MLB_IPG_CLK>;
+		assigned-clock-rates = <333333333>, <333333333>, <83333333>;
+		power-domains = <&pd_conn_mlb0>;
+		status = "disabled";
+	};
+
 	hifi4: hifi4@586e8000 {
 		compatible = "fsl,imx8qxp-hifi4";
 		reg = <0x0 0x596e8000 0x0 0x88000>;
-- 
1.7.9.5

