Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to M:/MASTER/COMPET/Compet_readout/COMPET_Readout/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to M:/MASTER/COMPET/Compet_readout/COMPET_Readout/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : auto
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : true
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/dist_mem_64x8.vhd. Ignore this file from project file "M:/MASTER/COMPET/Compet_readout/COMPET_Readout/top_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/comp_11b_equal.vhd. Ignore this file from project file "M:/MASTER/COMPET/Compet_readout/COMPET_Readout/top_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/comp_6b_equal.vhd. Ignore this file from project file "M:/MASTER/COMPET/Compet_readout/COMPET_Readout/top_vhdl.prj".
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/constants.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/COUNTER_6B_LUT_FIFO_MODE.vhd" in Library work.
Architecture behavioral of Entity counter_6b_lut_fifo_mode is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/COUNTER_11B_EN_TRANS.vhd" in Library work.
Architecture behavioral of Entity counter_11b_en_trans is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/types.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/PACKET_RECEIVER_FSM.vhd" in Library work.
Architecture behavioral of Entity packet_receiver_fsm is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/REG_8b_wren.vhd" in Library work.
Architecture behavioral of Entity reg_8b_wren is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/COUNTER_11B_EN_RECEIV.vhd" in Library work.
Architecture behavioral of Entity counter_11b_en_receiv is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/TARGET_EOF.vhd" in Library work.
Architecture behavioral of Entity target_eof is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/REG_16B_WREN.vhd" in Library work.
Architecture behavioral of Entity reg_16b_wren is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/IPV4_LUT_INDEXER.vhd" in Library work.
Architecture behavioral of Entity ipv4_lut_indexer is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/OVERRIDE_LUT_CONTROL.vhd" in Library work.
Architecture behavioral of Entity override_lut_control is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/ALLOW_ZERO_UDP_CHECKSUM.vhd" in Library work.
Architecture behavioral of Entity allow_zero_udp_checksum is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/ENABLE_USER_DATA_TRANSMISSION.vhd" in Library work.
Architecture behavioral of Entity enable_user_data_transmission is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/tx_client_fifo_8.vhd" in Library work.
Architecture rtl of Entity tx_client_fifo_8 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/rx_client_fifo_8.vhd" in Library work.
Architecture rtl of Entity rx_client_fifo_8 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/gmii_if.vhd" in Library work.
Architecture phy_if of Entity gmii_if is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5.vhd" in Library work.
Architecture wrapper of Entity v5_emac_v1_5 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/functions.vhd" in Library work.
Architecture functions of Entity functions is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_fifo.vhd" in Library work.
Architecture fe_ch_fifo_a of Entity fe_ch_fifo is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/shift.vhd" in Library work.
Architecture rtl of Entity shift is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/IPV4_PACKET_TRANSMITTER.vhd" in Library work.
Architecture behavioral of Entity ipv4_packet_transmitter is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/IPv4_PACKET_RECEIVER.vhd" in Library work.
Architecture behavioral of Entity ipv4_packet_receiver is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_block.vhd" in Library work.
Architecture top_level of Entity v5_emac_v1_5_block is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/eth_fifo_8.vhd" in Library work.
Architecture rtl of Entity eth_fifo_8 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_eb_submux.vhd" in Library work.
Architecture rtl of Entity fe_ch_submux is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_iserdes.vhd" in Library work.
Architecture rtl of Entity fe_ch_iserdes is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_pargen.vhd" in Library work.
Architecture rtl of Entity fe_ch_pargen is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_buf.vhd" in Library work.
Architecture rtl of Entity fe_ch_buf is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/BuildEventsFifo.vhd" in Library work.
Architecture buildeventsfifo_a of Entity buildeventsfifo is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_locallink.vhd" in Library work.
Architecture top_level of Entity v5_emac_v1_5_locallink is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/UDP_IP_Core.vhd" in Library work.
Architecture behavioral of Entity udp_ip_core is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/fe_FIFO_toUDP.vhd" in Library work.
Architecture fe_fifo_toudp_a of Entity fe_fifo_toudp is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/GlobalEventTrigger_FIFO.vhd" in Library work.
Architecture globaleventtrigger_fifo_a of Entity globaleventtrigger_fifo is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/BuildEventsToShipOut.vhd" in Library work.
Architecture behavioral of Entity buildeventstoshipout is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_input_stimuli.vhd" in Library work.
Architecture rtl of Entity fe_input_stimuli is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_cotrg_processing.vhd" in Library work.
Architecture rtl of Entity fe_cotrg_proc is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch.vhd" in Library work.
Architecture rtl of Entity fe_ch is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_eb.vhd" in Library work.
Architecture rtl of Entity fe_eb is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/components.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/pll_all.vhd" in Library work.
Architecture behavioral of Entity pll_all is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/DCM2PLL.vhd" in Library work.
Architecture behavioral of Entity dcm2pll is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/a2s.vhd" in Library work.
Architecture rtl of Entity a2s is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/ClkRst/cru.vhd" in Library work.
Architecture rtl of Entity cru is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe.vhd" in Library work.
Architecture rtl of Entity fe is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/chipscope/core_sim.vhd" in Library work.
Architecture rtl of Entity chipscope is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_example_design.vhd" in Library work.
Architecture top_level of Entity v5_emac_v1_5_example_design is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cru> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <fe> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <shift> in library <work> (architecture <rtl>) with generics.
	depth = 3

Analyzing hierarchy for entity <chipscope> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <v5_emac_v1_5_example_design> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <pll_all> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM2PLL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <a2s> in library <work> (architecture <rtl>) with generics.
	depth = 2

Analyzing hierarchy for entity <BuildEventsToShipOut> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <fe_input_stimuli> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <fe_cotrg_proc> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <fe_ch> in library <work> (architecture <rtl>) with generics.
	ch_no = 0

Analyzing hierarchy for entity <fe_ch> in library <work> (architecture <rtl>) with generics.
	ch_no = 1

Analyzing hierarchy for entity <fe_ch> in library <work> (architecture <rtl>) with generics.
	ch_no = 2

Analyzing hierarchy for entity <fe_ch> in library <work> (architecture <rtl>) with generics.
	ch_no = 3

Analyzing hierarchy for entity <fe_ch> in library <work> (architecture <rtl>) with generics.
	ch_no = 4

Analyzing hierarchy for entity <fe_ch> in library <work> (architecture <rtl>) with generics.
	ch_no = 5

Analyzing hierarchy for entity <fe_eb> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <v5_emac_v1_5_locallink> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <UDP_IP_Core> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shift> in library <work> (architecture <rtl>) with generics.
	depth = 341

Analyzing hierarchy for entity <fe_ch_iserdes> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <fe_ch_pargen> in library <work> (architecture <rtl>) with generics.
	ch_no = 0

Analyzing hierarchy for entity <fe_ch_buf> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <fe_ch_pargen> in library <work> (architecture <rtl>) with generics.
	ch_no = 1

Analyzing hierarchy for entity <fe_ch_pargen> in library <work> (architecture <rtl>) with generics.
	ch_no = 2

Analyzing hierarchy for entity <fe_ch_pargen> in library <work> (architecture <rtl>) with generics.
	ch_no = 3

Analyzing hierarchy for entity <fe_ch_pargen> in library <work> (architecture <rtl>) with generics.
	ch_no = 4

Analyzing hierarchy for entity <fe_ch_pargen> in library <work> (architecture <rtl>) with generics.
	ch_no = 5

Analyzing hierarchy for entity <shift> in library <work> (architecture <rtl>) with generics.
	depth = 2

Analyzing hierarchy for entity <fe_ch_submux> in library <work> (architecture <rtl>) with generics.
	fan_in = 4
	no_inputs = 6

Analyzing hierarchy for entity <v5_emac_v1_5_block> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <eth_fifo_8> in library <work> (architecture <rtl>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <IPV4_PACKET_TRANSMITTER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IPv4_PACKET_RECEIVER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shift> in library <work> (architecture <rtl>) with generics.
	depth = 16

Analyzing hierarchy for entity <shift> in library <work> (architecture <rtl>) with generics.
	depth = 16

Analyzing hierarchy for entity <shift> in library <work> (architecture <rtl>) with generics.
	depth = 16

Analyzing hierarchy for entity <shift> in library <work> (architecture <rtl>) with generics.
	depth = 16

Analyzing hierarchy for entity <shift> in library <work> (architecture <rtl>) with generics.
	depth = 16

Analyzing hierarchy for entity <shift> in library <work> (architecture <rtl>) with generics.
	depth = 16

Analyzing hierarchy for entity <fe_ch_submux> in library <work> (architecture <rtl>) with generics.
	fan_in = 4
	no_inputs = 1

Analyzing hierarchy for entity <gmii_if> in library <work> (architecture <phy_if>).

Analyzing hierarchy for entity <v5_emac_v1_5> in library <work> (architecture <wrapper>).

Analyzing hierarchy for entity <tx_client_fifo_8> in library <work> (architecture <rtl>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <rx_client_fifo_8> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <TARGET_EOF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_16B_WREN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IPV4_LUT_INDEXER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OVERRIDE_LUT_CONTROL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALLOW_ZERO_UDP_CHECKSUM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ENABLE_USER_DATA_TRANSMISSION> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PACKET_RECEIVER_FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_8b_wren> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_11B_EN_RECEIV> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_11B_EN_TRANS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_6B_LUT_FIFO_MODE> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/top.vhd" line 216: Unconnected output port 'using_ext_clock_led' of component 'cru'.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/top.vhd" line 216: Unconnected output port 'up_clk' of component 'cru'.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/top.vhd" line 216: Unconnected output port 'REFCLK_125MHz' of component 'cru'.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/top.vhd" line 216: Unconnected output port 'up_rst_b' of component 'cru'.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/top.vhd" line 216: Unconnected output port 'UDPRst_125_b' of component 'cru'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <foribufFE_DIFF_DATA[0].ibufFE_DIFF_DATA> in unit <top>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <foribufFE_DIFF_DATA[0].ibufFE_DIFF_DATA> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <foribufFE_DIFF_DATA[0].ibufFE_DIFF_DATA> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <foribufFE_DIFF_DATA[0].ibufFE_DIFF_DATA> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <foribufFE_DIFF_DATA[0].ibufFE_DIFF_DATA> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <foribufFE_DIFF_DATA[1].ibufFE_DIFF_DATA> in unit <top>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <foribufFE_DIFF_DATA[1].ibufFE_DIFF_DATA> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <foribufFE_DIFF_DATA[1].ibufFE_DIFF_DATA> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <foribufFE_DIFF_DATA[1].ibufFE_DIFF_DATA> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <foribufFE_DIFF_DATA[1].ibufFE_DIFF_DATA> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <foribufFE_SE_DATA[0].ibuf_FE_SE_DATA> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <foribufFE_SE_DATA[0].ibuf_FE_SE_DATA> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <foribufFE_SE_DATA[0].ibuf_FE_SE_DATA> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <foribufFE_SE_DATA[0].ibuf_FE_SE_DATA> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <foribufFE_SE_DATA[1].ibuf_FE_SE_DATA> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <foribufFE_SE_DATA[1].ibuf_FE_SE_DATA> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <foribufFE_SE_DATA[1].ibuf_FE_SE_DATA> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <foribufFE_SE_DATA[1].ibuf_FE_SE_DATA> in unit <top>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <cru> in library <work> (Architecture <rtl>).
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/ClkRst/cru.vhd" line 177: Unconnected output port 'CLKIN_IBUFGDS_OUT' of component 'DCM2PLL'.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/ClkRst/cru.vhd" line 190: Instantiating black box module <BUFGMUX>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/ClkRst/cru.vhd" line 196: Instantiating black box module <BUFGMUX>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/ClkRst/cru.vhd" line 201: Instantiating black box module <BUFGMUX>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/ClkRst/cru.vhd" line 206: Instantiating black box module <BUFGMUX>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/ClkRst/cru.vhd" line 211: Instantiating black box module <BUFGMUX>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/ClkRst/cru.vhd" line 216: Instantiating black box module <BUFGMUX>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/ClkRst/cru.vhd" line 221: Instantiating black box module <OBUFDS>.
Entity <cru> analyzed. Unit <cru> generated.

Analyzing Entity <pll_all> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN1_IBUFG_INST> in unit <pll_all>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN1_IBUFG_INST> in unit <pll_all>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN1_IBUFG_INST> in unit <pll_all>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKFBOUT_MULT =  10" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKIN1_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT0_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT1_DIVIDE =  2" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT1_PHASE =  -360.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT2_DIVIDE =  6" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT3_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT4_DIVIDE =  5" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "REF_JITTER =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <pll_all>.
Entity <pll_all> analyzed. Unit <pll_all> generated.

Analyzing Entity <DCM2PLL> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFGDS_INST> in unit <DCM2PLL>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <CLKIN_IBUFGDS_INST> in unit <DCM2PLL>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFGDS_INST> in unit <DCM2PLL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFGDS_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  FIXED" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "PHASE_SHIFT =  1" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "INIT =  1" for instance <FDS_INST> in unit <DCM2PLL>.
    Set user-defined property "INIT =  0" for instance <FD1_INST> in unit <DCM2PLL>.
    Set user-defined property "INIT =  0" for instance <FD2_INST> in unit <DCM2PLL>.
    Set user-defined property "INIT =  0" for instance <FD3_INST> in unit <DCM2PLL>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKFBOUT_MULT =  10" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKIN1_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT0_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT1_DIVIDE =  2" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT2_DIVIDE =  6" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT3_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT4_DIVIDE =  5" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT5_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "COMPENSATION =  DCM2PLL" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "REF_JITTER =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
Entity <DCM2PLL> analyzed. Unit <DCM2PLL> generated.

Analyzing generic Entity <a2s> in library <work> (Architecture <rtl>).
	depth = 2
Entity <a2s> analyzed. Unit <a2s> generated.

Analyzing Entity <fe> in library <work> (Architecture <rtl>).
Entity <fe> analyzed. Unit <fe> generated.

Analyzing Entity <BuildEventsToShipOut> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/BuildEventsToShipOut.vhd" line 100: Unconnected output port 'empty' of component 'BuildEventsFifo'.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/BuildEventsToShipOut.vhd" line 100: Instantiating black box module <BuildEventsFifo>.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/BuildEventsToShipOut.vhd" line 112: Unconnected output port 'empty' of component 'BuildEventsFifo'.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/BuildEventsToShipOut.vhd" line 112: Instantiating black box module <BuildEventsFifo>.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/BuildEventsToShipOut.vhd" line 124: Unconnected output port 'empty' of component 'BuildEventsFifo'.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/BuildEventsToShipOut.vhd" line 124: Instantiating black box module <BuildEventsFifo>.
INFO:Xst:2679 - Register <TriggerEvent.event_no> in unit <BuildEventsToShipOut> has a constant value of 0000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TriggerEvent.tot_start> in unit <BuildEventsToShipOut> has a constant value of 0000000 during circuit operation. The register is replaced by logic.
Entity <BuildEventsToShipOut> analyzed. Unit <BuildEventsToShipOut> generated.

Analyzing Entity <fe_input_stimuli> in library <work> (Architecture <rtl>).
Entity <fe_input_stimuli> analyzed. Unit <fe_input_stimuli> generated.

Analyzing Entity <fe_cotrg_proc> in library <work> (Architecture <rtl>).
Entity <fe_cotrg_proc> analyzed. Unit <fe_cotrg_proc> generated.

Analyzing generic Entity <shift.2> in library <work> (Architecture <rtl>).
	depth = 341
Entity <shift.2> analyzed. Unit <shift.2> generated.

Analyzing generic Entity <fe_ch.1> in library <work> (Architecture <rtl>).
	ch_no = 0
Entity <fe_ch.1> analyzed. Unit <fe_ch.1> generated.

Analyzing Entity <fe_ch_iserdes> in library <work> (Architecture <rtl>).
    Set user-defined property "BITSLIP_ENABLE =  TRUE" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "DATA_RATE =  DDR" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "DATA_WIDTH =  6" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "INIT_Q1 =  0" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "INIT_Q2 =  0" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "INIT_Q3 =  0" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "INIT_Q4 =  0" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "INTERFACE_TYPE =  NETWORKING" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "IOBDELAY =  NONE" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "IOBDELAY_TYPE =  DEFAULT" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "NUM_CE =  1" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "SRVAL_Q1 =  0" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "SRVAL_Q2 =  0" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "SRVAL_Q3 =  0" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
    Set user-defined property "SRVAL_Q4 =  0" for instance <ISERDES_1> in unit <fe_ch_iserdes>.
Entity <fe_ch_iserdes> analyzed. Unit <fe_ch_iserdes> generated.

Analyzing generic Entity <fe_ch_pargen.1> in library <work> (Architecture <rtl>).
	ch_no = 0
INFO:Xst:2679 - Register <event_data_i.ch_no> in unit <fe_ch_pargen.1> has a constant value of 0000000 during circuit operation. The register is replaced by logic.
Entity <fe_ch_pargen.1> analyzed. Unit <fe_ch_pargen.1> generated.

Analyzing generic Entity <shift.4> in library <work> (Architecture <rtl>).
	depth = 16
Entity <shift.4> analyzed. Unit <shift.4> generated.

Analyzing Entity <fe_ch_buf> in library <work> (Architecture <rtl>).
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_buf.vhd" line 122: Unconnected output port 'wr_ack' of component 'fe_ch_fifo'.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_buf.vhd" line 122: Instantiating black box module <fe_ch_fifo>.
Entity <fe_ch_buf> analyzed. Unit <fe_ch_buf> generated.

Analyzing generic Entity <fe_ch.2> in library <work> (Architecture <rtl>).
	ch_no = 1
Entity <fe_ch.2> analyzed. Unit <fe_ch.2> generated.

Analyzing generic Entity <fe_ch_pargen.2> in library <work> (Architecture <rtl>).
	ch_no = 1
Entity <fe_ch_pargen.2> analyzed. Unit <fe_ch_pargen.2> generated.

Analyzing generic Entity <fe_ch.3> in library <work> (Architecture <rtl>).
	ch_no = 2
Entity <fe_ch.3> analyzed. Unit <fe_ch.3> generated.

Analyzing generic Entity <fe_ch_pargen.3> in library <work> (Architecture <rtl>).
	ch_no = 2
Entity <fe_ch_pargen.3> analyzed. Unit <fe_ch_pargen.3> generated.

Analyzing generic Entity <fe_ch.4> in library <work> (Architecture <rtl>).
	ch_no = 3
Entity <fe_ch.4> analyzed. Unit <fe_ch.4> generated.

Analyzing generic Entity <fe_ch_pargen.4> in library <work> (Architecture <rtl>).
	ch_no = 3
Entity <fe_ch_pargen.4> analyzed. Unit <fe_ch_pargen.4> generated.

Analyzing generic Entity <fe_ch.5> in library <work> (Architecture <rtl>).
	ch_no = 4
Entity <fe_ch.5> analyzed. Unit <fe_ch.5> generated.

Analyzing generic Entity <fe_ch_pargen.5> in library <work> (Architecture <rtl>).
	ch_no = 4
Entity <fe_ch_pargen.5> analyzed. Unit <fe_ch_pargen.5> generated.

Analyzing generic Entity <fe_ch.6> in library <work> (Architecture <rtl>).
	ch_no = 5
Entity <fe_ch.6> analyzed. Unit <fe_ch.6> generated.

Analyzing generic Entity <fe_ch_pargen.6> in library <work> (Architecture <rtl>).
	ch_no = 5
Entity <fe_ch_pargen.6> analyzed. Unit <fe_ch_pargen.6> generated.

Analyzing Entity <fe_eb> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_eb.vhd" line 76: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <cs_vio.mask_inputs>
Entity <fe_eb> analyzed. Unit <fe_eb> generated.

Analyzing generic Entity <shift.3> in library <work> (Architecture <rtl>).
	depth = 2
Entity <shift.3> analyzed. Unit <shift.3> generated.

Analyzing generic Entity <fe_ch_submux.1> in library <work> (Architecture <rtl>).
	fan_in = 4
	no_inputs = 6
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_eb_submux.vhd" line 127: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mux_data_in<0>.tot_start>, <mux_data_in<0>.tot_width>, <mux_data_in<0>.ch_no>, <mux_data_in<1>.tot_start>, <mux_data_in<1>.tot_width>, <mux_data_in<1>.ch_no>, <mux_data_in<2>.tot_start>, <mux_data_in<2>.tot_width>, <mux_data_in<2>.ch_no>, <mux_data_in<3>.tot_start>, <mux_data_in<3>.tot_width>, <mux_data_in<3>.ch_no>
Entity <fe_ch_submux.1> analyzed. Unit <fe_ch_submux.1> generated.

Analyzing generic Entity <fe_ch_submux.2> in library <work> (Architecture <rtl>).
	fan_in = 4
	no_inputs = 1
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_eb_submux.vhd" line 64: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <fe_rst_b>
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_eb_submux.vhd" line 74: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <fifo_data<0>.tot_start>, <fifo_data<0>.tot_width>, <fifo_data<0>.ch_no>
Entity <fe_ch_submux.2> analyzed. Unit <fe_ch_submux.2> generated.

Analyzing generic Entity <shift.1> in library <work> (Architecture <rtl>).
	depth = 3
Entity <shift.1> analyzed. Unit <shift.1> generated.

Analyzing Entity <chipscope> in library <work> (Architecture <rtl>).
Entity <chipscope> analyzed. Unit <chipscope> generated.

Analyzing Entity <v5_emac_v1_5_example_design> in library <work> (Architecture <top_level>).
    Set user-defined property "ASYNC_REG =  true" for signal <ll_pre_reset_0_i>.
    Set property "buffer_type = none" for signal <gtx_clk_0_i>.
    Set property "syn_noprune = TRUE" for instance <dlyctrl0> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "DELAY_SRC =  I" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IDELAY_TYPE =  FIXED" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "SIGNAL_PATTERN =  CLOCK" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_example_design.vhd" line 594: Unconnected output port 'RX_LL_FIFO_STATUS_0' of component 'v5_emac_v1_5_locallink'.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_example_design.vhd" line 731: Instantiating black box module <fe_FIFO_toUDP>.
WARNING:Xst:1610 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_example_design.vhd" line 903: Width mismatch. <transmit_data_input_bus> has a width of 8 bits but assigned expression is 64-bit wide.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_example_design.vhd" line 1023: Unconnected output port 'full' of component 'GlobalEventTrigger_FIFO'.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_example_design.vhd" line 1023: Instantiating black box module <GlobalEventTrigger_FIFO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
INFO:Xst:2679 - Register <idelayctrl_reset_0_r<0>> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <v5_emac_v1_5_example_design> analyzed. Unit <v5_emac_v1_5_example_design> generated.

Analyzing Entity <v5_emac_v1_5_locallink> in library <work> (Architecture <top_level>).
    Set user-defined property "KEEP =  true" for signal <tx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_ack_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_valid_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <tx_pre_reset_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <rx_pre_reset_0_i>.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'tx_fifo_status' of component 'eth_fifo_8'.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'tx_overflow' of component 'eth_fifo_8'.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'rx_overflow' of component 'eth_fifo_8'.
Entity <v5_emac_v1_5_locallink> analyzed. Unit <v5_emac_v1_5_locallink> generated.

Analyzing Entity <v5_emac_v1_5_block> in library <work> (Architecture <top_level>).
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_block.vhd" line 375: Unconnected output port 'EMAC0CLIENTRXDVLDMSW' of component 'v5_emac_v1_5'.
Entity <v5_emac_v1_5_block> analyzed. Unit <v5_emac_v1_5_block> generated.

Analyzing Entity <gmii_if> in library <work> (Architecture <phy_if>).
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideler> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideler> in unit <gmii_if>.
Entity <gmii_if> analyzed. Unit <gmii_if> generated.

Analyzing Entity <v5_emac_v1_5> in library <work> (Architecture <wrapper>).
    Set user-defined property "EMAC0_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PAUSEADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYRESET =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SPEED_MSB =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PAUSEADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
Entity <v5_emac_v1_5> analyzed. Unit <v5_emac_v1_5> generated.

Analyzing generic Entity <eth_fifo_8> in library <work> (Architecture <rtl>).
	FULL_DUPLEX_ONLY = false
Entity <eth_fifo_8> analyzed. Unit <eth_fifo_8> generated.

Analyzing generic Entity <tx_client_fifo_8> in library <work> (Architecture <rtl>).
	FULL_DUPLEX_ONLY = false
    Set user-defined property "ASYNC_REG =  TRUE" for signal <frame_in_fifo_sync>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_tran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_retran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_txfer_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_col_window_pipe>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
Entity <tx_client_fifo_8> analyzed. Unit <tx_client_fifo_8> generated.

Analyzing Entity <rx_client_fifo_8> in library <work> (Architecture <rtl>).
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rd_store_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr_gray_sync>.
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/rx_client_fifo_8.vhd" line 279: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rd_valid_pipe>
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
Entity <rx_client_fifo_8> analyzed. Unit <rx_client_fifo_8> generated.

Analyzing Entity <UDP_IP_Core> in library <work> (Architecture <behavioral>).
Entity <UDP_IP_Core> analyzed. Unit <UDP_IP_Core> generated.

Analyzing Entity <IPV4_PACKET_TRANSMITTER> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/IPV4_PACKET_TRANSMITTER.vhd" line 266: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/IPV4_PACKET_TRANSMITTER.vhd" line 334: Instantiating black box module <dist_mem_64x8>.
Entity <IPV4_PACKET_TRANSMITTER> analyzed. Unit <IPV4_PACKET_TRANSMITTER> generated.

Analyzing Entity <TARGET_EOF> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/TARGET_EOF.vhd" line 66: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <count_end>
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/TARGET_EOF.vhd" line 89: Instantiating black box module <comp_11b_equal>.
Entity <TARGET_EOF> analyzed. Unit <TARGET_EOF> generated.

Analyzing Entity <COUNTER_11B_EN_TRANS> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/COUNTER_11B_EN_TRANS.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <COUNTER_11B_EN_TRANS> analyzed. Unit <COUNTER_11B_EN_TRANS> generated.

Analyzing Entity <REG_16B_WREN> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/REG_16B_WREN.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <REG_16B_WREN> analyzed. Unit <REG_16B_WREN> generated.

Analyzing Entity <IPV4_LUT_INDEXER> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/IPV4_LUT_INDEXER.vhd" line 71: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <count_end>
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/IPV4_LUT_INDEXER.vhd" line 86: Instantiating black box module <comp_6b_equal>.
Entity <IPV4_LUT_INDEXER> analyzed. Unit <IPV4_LUT_INDEXER> generated.

Analyzing Entity <COUNTER_6B_LUT_FIFO_MODE> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/COUNTER_6B_LUT_FIFO_MODE.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <funct_sel>
Entity <COUNTER_6B_LUT_FIFO_MODE> analyzed. Unit <COUNTER_6B_LUT_FIFO_MODE> generated.

Analyzing Entity <OVERRIDE_LUT_CONTROL> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/OVERRIDE_LUT_CONTROL.vhd" line 69: Instantiating black box module <comp_6b_equal>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/OVERRIDE_LUT_CONTROL.vhd" line 81: Instantiating black box module <comp_6b_equal>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/OVERRIDE_LUT_CONTROL.vhd" line 95: Instantiating black box module <comp_6b_equal>.
Entity <OVERRIDE_LUT_CONTROL> analyzed. Unit <OVERRIDE_LUT_CONTROL> generated.

Analyzing Entity <ALLOW_ZERO_UDP_CHECKSUM> in library <work> (Architecture <behavioral>).
Entity <ALLOW_ZERO_UDP_CHECKSUM> analyzed. Unit <ALLOW_ZERO_UDP_CHECKSUM> generated.

Analyzing Entity <ENABLE_USER_DATA_TRANSMISSION> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/ENABLE_USER_DATA_TRANSMISSION.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <ENABLE_USER_DATA_TRANSMISSION> analyzed. Unit <ENABLE_USER_DATA_TRANSMISSION> generated.

Analyzing Entity <IPv4_PACKET_RECEIVER> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/IPv4_PACKET_RECEIVER.vhd" line 164: Instantiating black box module <comp_11b_equal>.
Entity <IPv4_PACKET_RECEIVER> analyzed. Unit <IPv4_PACKET_RECEIVER> generated.

Analyzing Entity <PACKET_RECEIVER_FSM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/PACKET_RECEIVER_FSM.vhd" line 229: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <PACKET_RECEIVER_FSM> analyzed. Unit <PACKET_RECEIVER_FSM> generated.

Analyzing Entity <REG_8b_wren> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/REG_8b_wren.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <REG_8b_wren> analyzed. Unit <REG_8b_wren> generated.

Analyzing Entity <COUNTER_11B_EN_RECEIV> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/COUNTER_11B_EN_RECEIV.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <COUNTER_11B_EN_RECEIV> analyzed. Unit <COUNTER_11B_EN_RECEIV> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <shift_1>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/shift.vhd".
    Found 3-bit register for signal <d_chain>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <shift_1> synthesized.


Synthesizing Unit <chipscope>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/chipscope/core_sim.vhd".
WARNING:Xst:647 - Input <cs_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_ila_trig0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cs_vio.ch_select> is used but never assigned. This sourceless signal will be automatically connected to value 0000000.
Unit <chipscope> synthesized.


Synthesizing Unit <a2s>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/a2s.vhd".
    Found 2-bit register for signal <d>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <a2s> synthesized.


Synthesizing Unit <fe_input_stimuli>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_input_stimuli.vhd".
WARNING:Xst:647 - Input <gcnt<35:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gcnt<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <fe_input_stimuli> synthesized.


Synthesizing Unit <shift_2>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/shift.vhd".
    Found 1-bit 341-to-1 multiplexer for signal <o>.
    Found 341-bit register for signal <d_chain>.
INFO:Xst:738 - HDL ADVISOR - 341 flip-flops were inferred for signal <d_chain>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 341 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <shift_2> synthesized.


Synthesizing Unit <shift_4>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/shift.vhd".
    Found 1-bit 16-to-1 multiplexer for signal <o>.
    Found 16-bit register for signal <d_chain>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <shift_4> synthesized.


Synthesizing Unit <shift_3>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/shift.vhd".
    Found 2-bit register for signal <d_chain>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <shift_3> synthesized.


Synthesizing Unit <fe_ch_submux_2>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_eb_submux.vhd".
    Found 7-bit register for signal <mux_data.ch_no>.
    Found 1-bit register for signal <mux_en>.
    Found 7-bit register for signal <mux_data.tot_start>.
    Found 11-bit register for signal <mux_data.tot_width>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <fe_ch_submux_2> synthesized.


Synthesizing Unit <REG_16B_WREN>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/REG_16B_WREN.vhd".
    Found 16-bit register for signal <output>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <REG_16B_WREN> synthesized.


Synthesizing Unit <ALLOW_ZERO_UDP_CHECKSUM>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/ALLOW_ZERO_UDP_CHECKSUM.vhd".
    Found 1-bit register for signal <output_to_datasel>.
    Found 1-bit register for signal <input_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ALLOW_ZERO_UDP_CHECKSUM> synthesized.


Synthesizing Unit <ENABLE_USER_DATA_TRANSMISSION>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/ENABLE_USER_DATA_TRANSMISSION.vhd".
    Found 1-bit register for signal <usr_data_sel>.
    Found 1-bit register for signal <usr_data_sel_prev>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ENABLE_USER_DATA_TRANSMISSION> synthesized.


Synthesizing Unit <COUNTER_11B_EN_TRANS>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/COUNTER_11B_EN_TRANS.vhd".
    Found 11-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_11B_EN_TRANS> synthesized.


Synthesizing Unit <COUNTER_6B_LUT_FIFO_MODE>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/COUNTER_6B_LUT_FIFO_MODE.vhd".
    Found 6-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_6B_LUT_FIFO_MODE> synthesized.


Synthesizing Unit <PACKET_RECEIVER_FSM>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/PACKET_RECEIVER_FSM.vhd".
    Found finite state machine <FSM_0> for signal <current_st>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | rst_state                                      |
    | Power Up State     | rst_state                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <PACKET_RECEIVER_FSM> synthesized.


Synthesizing Unit <REG_8b_wren>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/REG_8b_wren.vhd".
    Found 8-bit register for signal <output_val>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <REG_8b_wren> synthesized.


Synthesizing Unit <COUNTER_11B_EN_RECEIV>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/COUNTER_11B_EN_RECEIV.vhd".
    Found 11-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_11B_EN_RECEIV> synthesized.


Synthesizing Unit <pll_all>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/pll_all.vhd".
Unit <pll_all> synthesized.


Synthesizing Unit <DCM2PLL>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/DCM2PLL.vhd".
Unit <DCM2PLL> synthesized.


Synthesizing Unit <BuildEventsToShipOut>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/BuildEventsToShipOut.vhd".
WARNING:Xst:646 - Signal <trig_fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ev_trig_fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ev_fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <fe_data_ready>.
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter$addsub0000> created at line 260.
    Found 32-bit register for signal <ev_trig_to_fifo>.
    Found 32-bit register for signal <fe_data_packed>.
    Found 1-bit register for signal <first>.
    Found 1-bit register for signal <first_ev>.
    Found 1-bit register for signal <first_tr>.
    Found 1-bit register for signal <rd_AllPackages>.
    Found 1-bit register for signal <rd_events>.
    Found 1-bit register for signal <rd_trigger>.
    Found 7-bit register for signal <TriggerEvent.ch_no>.
    Found 11-bit register for signal <TriggerEvent.tot_width>.
    Found 1-bit register for signal <wr_ev_trig_fifo>.
    Found 1-bit register for signal <wr_trig_fifo>.
    Found 3-bit comparator greater for signal <wr_trig_fifo$cmp_gt0000> created at line 256.
    Summary:
	inferred  94 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <BuildEventsToShipOut> synthesized.


Synthesizing Unit <fe_cotrg_proc>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_cotrg_processing.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | mclk (rising_edge)                             |
    | Reset              | fe_rst_b (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_st                                       |
    | Power Up State     | reset_st                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <coarse_time_i>.
    Found 4-bit adder for signal <coarse_time_i$addsub0000> created at line 137.
    Found 1-bit register for signal <cotrg_end>.
    Found 7-bit register for signal <event_no_i>.
    Found 7-bit adder for signal <event_no_i$addsub0000> created at line 127.
    Found 2-bit register for signal <event_no_inc>.
    Found 7-bit up accumulator for signal <event_no_max_i>.
    Found 2-bit register for signal <event_no_max_inc>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Accumulator(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <fe_cotrg_proc> synthesized.


Synthesizing Unit <fe_ch_iserdes>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_iserdes.vhd".
WARNING:Xst:646 - Signal <shift_link2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <shift_link1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <fe_ch_iserdes> synthesized.


Synthesizing Unit <fe_ch_pargen_1>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_pargen.vhd".
WARNING:Xst:646 - Signal <total_width<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <total_time<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | mclk (rising_edge)                             |
    | Reset              | fe_rst_b (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_st                                       |
    | Power Up State     | reset_st                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <coarse_time_start>.
    Found 9-bit up counter for signal <coarse_width>.
    Found 1-bit register for signal <data_and_tmp>.
    Found 1-bit register for signal <data_and_z1>.
    Found 4-bit adder for signal <data_delay_p1>.
    Found 1-bit register for signal <data_or_tmp>.
    Found 3-bit adder for signal <data_sum>.
    Found 7-bit register for signal <event_data_i.event_no>.
    Found 7-bit register for signal <event_data_i.tot_start>.
    Found 11-bit register for signal <event_data_i.tot_width>.
    Found 7-bit register for signal <event_data_ii.event_no>.
    Found 1-bit register for signal <event_ready_i>.
    Found 1-bit register for signal <event_trigger_i>.
    Found 3-bit adder for signal <fine_time_start>.
    Found 3-bit register for signal <fine_width_start>.
    Found 3-bit adder carry out for signal <fine_width_tot$addsub0000> created at line 338.
    Found 1-bit register for signal <pargen_busy>.
    Found 1-bit register for signal <record_event>.
    Found 2-bit adder for signal <temp_sum$add0002> created at line 161.
    Found 2-bit adder for signal <temp_sum$add0003> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum0$addsub0000> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum5$addsub0000> created at line 161.
    Found 7-bit adder for signal <total_time$add0000> created at line 350.
    Found 4x3-bit multiplier for signal <total_time$mult0000> created at line 350.
    Found 12-bit comparator less for signal <total_width$cmp_lt0000> created at line 352.
    Found 12-bit adder for signal <total_width_i>.
    Found 9x3-bit multiplier for signal <total_width_i$mult0000> created at line 349.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <fe_ch_pargen_1> synthesized.


Synthesizing Unit <fe_ch_buf>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_buf.vhd".
WARNING:Xst:1780 - Signal <almost_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit up counter for signal <EventRate_i>.
    Found 11-bit register for signal <EventRate_ii>.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <fe_ch_buf> synthesized.


Synthesizing Unit <fe_ch_pargen_2>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_pargen.vhd".
WARNING:Xst:646 - Signal <total_width<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <total_time<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | mclk (rising_edge)                             |
    | Reset              | fe_rst_b (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_st                                       |
    | Power Up State     | reset_st                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <coarse_time_start>.
    Found 9-bit up counter for signal <coarse_width>.
    Found 1-bit register for signal <data_and_tmp>.
    Found 1-bit register for signal <data_and_z1>.
    Found 4-bit adder for signal <data_delay_p1>.
    Found 1-bit register for signal <data_or_tmp>.
    Found 3-bit adder for signal <data_sum>.
    Found 7-bit register for signal <event_data_i.ch_no>.
    Found 7-bit register for signal <event_data_i.event_no>.
    Found 7-bit register for signal <event_data_i.tot_start>.
    Found 11-bit register for signal <event_data_i.tot_width>.
    Found 7-bit register for signal <event_data_ii.event_no>.
    Found 1-bit register for signal <event_ready_i>.
    Found 1-bit register for signal <event_trigger_i>.
    Found 3-bit adder for signal <fine_time_start>.
    Found 3-bit register for signal <fine_width_start>.
    Found 3-bit adder carry out for signal <fine_width_tot$addsub0000> created at line 338.
    Found 1-bit register for signal <pargen_busy>.
    Found 1-bit register for signal <record_event>.
    Found 2-bit adder for signal <temp_sum$add0002> created at line 161.
    Found 2-bit adder for signal <temp_sum$add0003> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum0$addsub0000> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum5$addsub0000> created at line 161.
    Found 7-bit adder for signal <total_time$add0000> created at line 350.
    Found 4x3-bit multiplier for signal <total_time$mult0000> created at line 350.
    Found 12-bit comparator less for signal <total_width$cmp_lt0000> created at line 352.
    Found 12-bit adder for signal <total_width_i>.
    Found 9x3-bit multiplier for signal <total_width_i$mult0000> created at line 349.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  53 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <fe_ch_pargen_2> synthesized.


Synthesizing Unit <fe_ch_pargen_3>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_pargen.vhd".
WARNING:Xst:646 - Signal <total_width<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <total_time<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | mclk (rising_edge)                             |
    | Reset              | fe_rst_b (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_st                                       |
    | Power Up State     | reset_st                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <coarse_time_start>.
    Found 9-bit up counter for signal <coarse_width>.
    Found 1-bit register for signal <data_and_tmp>.
    Found 1-bit register for signal <data_and_z1>.
    Found 4-bit adder for signal <data_delay_p1>.
    Found 1-bit register for signal <data_or_tmp>.
    Found 3-bit adder for signal <data_sum>.
    Found 7-bit register for signal <event_data_i.ch_no>.
    Found 7-bit register for signal <event_data_i.event_no>.
    Found 7-bit register for signal <event_data_i.tot_start>.
    Found 11-bit register for signal <event_data_i.tot_width>.
    Found 7-bit register for signal <event_data_ii.event_no>.
    Found 1-bit register for signal <event_ready_i>.
    Found 1-bit register for signal <event_trigger_i>.
    Found 3-bit adder for signal <fine_time_start>.
    Found 3-bit register for signal <fine_width_start>.
    Found 3-bit adder carry out for signal <fine_width_tot$addsub0000> created at line 338.
    Found 1-bit register for signal <pargen_busy>.
    Found 1-bit register for signal <record_event>.
    Found 2-bit adder for signal <temp_sum$add0002> created at line 161.
    Found 2-bit adder for signal <temp_sum$add0003> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum0$addsub0000> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum5$addsub0000> created at line 161.
    Found 7-bit adder for signal <total_time$add0000> created at line 350.
    Found 4x3-bit multiplier for signal <total_time$mult0000> created at line 350.
    Found 12-bit comparator less for signal <total_width$cmp_lt0000> created at line 352.
    Found 12-bit adder for signal <total_width_i>.
    Found 9x3-bit multiplier for signal <total_width_i$mult0000> created at line 349.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  53 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <fe_ch_pargen_3> synthesized.


Synthesizing Unit <fe_ch_pargen_4>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_pargen.vhd".
WARNING:Xst:646 - Signal <total_width<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <total_time<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | mclk (rising_edge)                             |
    | Reset              | fe_rst_b (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_st                                       |
    | Power Up State     | reset_st                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <coarse_time_start>.
    Found 9-bit up counter for signal <coarse_width>.
    Found 1-bit register for signal <data_and_tmp>.
    Found 1-bit register for signal <data_and_z1>.
    Found 4-bit adder for signal <data_delay_p1>.
    Found 1-bit register for signal <data_or_tmp>.
    Found 3-bit adder for signal <data_sum>.
    Found 7-bit register for signal <event_data_i.ch_no>.
    Found 7-bit register for signal <event_data_i.event_no>.
    Found 7-bit register for signal <event_data_i.tot_start>.
    Found 11-bit register for signal <event_data_i.tot_width>.
    Found 7-bit register for signal <event_data_ii.event_no>.
    Found 1-bit register for signal <event_ready_i>.
    Found 1-bit register for signal <event_trigger_i>.
    Found 3-bit adder for signal <fine_time_start>.
    Found 3-bit register for signal <fine_width_start>.
    Found 3-bit adder carry out for signal <fine_width_tot$addsub0000> created at line 338.
    Found 1-bit register for signal <pargen_busy>.
    Found 1-bit register for signal <record_event>.
    Found 2-bit adder for signal <temp_sum$add0002> created at line 161.
    Found 2-bit adder for signal <temp_sum$add0003> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum0$addsub0000> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum5$addsub0000> created at line 161.
    Found 7-bit adder for signal <total_time$add0000> created at line 350.
    Found 4x3-bit multiplier for signal <total_time$mult0000> created at line 350.
    Found 12-bit comparator less for signal <total_width$cmp_lt0000> created at line 352.
    Found 12-bit adder for signal <total_width_i>.
    Found 9x3-bit multiplier for signal <total_width_i$mult0000> created at line 349.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  53 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <fe_ch_pargen_4> synthesized.


Synthesizing Unit <fe_ch_pargen_5>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_pargen.vhd".
WARNING:Xst:646 - Signal <total_width<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <total_time<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | mclk (rising_edge)                             |
    | Reset              | fe_rst_b (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_st                                       |
    | Power Up State     | reset_st                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <coarse_time_start>.
    Found 9-bit up counter for signal <coarse_width>.
    Found 1-bit register for signal <data_and_tmp>.
    Found 1-bit register for signal <data_and_z1>.
    Found 4-bit adder for signal <data_delay_p1>.
    Found 1-bit register for signal <data_or_tmp>.
    Found 3-bit adder for signal <data_sum>.
    Found 7-bit register for signal <event_data_i.ch_no>.
    Found 7-bit register for signal <event_data_i.event_no>.
    Found 7-bit register for signal <event_data_i.tot_start>.
    Found 11-bit register for signal <event_data_i.tot_width>.
    Found 7-bit register for signal <event_data_ii.event_no>.
    Found 1-bit register for signal <event_ready_i>.
    Found 1-bit register for signal <event_trigger_i>.
    Found 3-bit adder for signal <fine_time_start>.
    Found 3-bit register for signal <fine_width_start>.
    Found 3-bit adder carry out for signal <fine_width_tot$addsub0000> created at line 338.
    Found 1-bit register for signal <pargen_busy>.
    Found 1-bit register for signal <record_event>.
    Found 2-bit adder for signal <temp_sum$add0002> created at line 161.
    Found 2-bit adder for signal <temp_sum$add0003> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum0$addsub0000> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum5$addsub0000> created at line 161.
    Found 7-bit adder for signal <total_time$add0000> created at line 350.
    Found 4x3-bit multiplier for signal <total_time$mult0000> created at line 350.
    Found 12-bit comparator less for signal <total_width$cmp_lt0000> created at line 352.
    Found 12-bit adder for signal <total_width_i>.
    Found 9x3-bit multiplier for signal <total_width_i$mult0000> created at line 349.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  53 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <fe_ch_pargen_5> synthesized.


Synthesizing Unit <fe_ch_pargen_6>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch_pargen.vhd".
WARNING:Xst:646 - Signal <total_width<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <total_time<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | mclk (rising_edge)                             |
    | Reset              | fe_rst_b (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_st                                       |
    | Power Up State     | reset_st                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <coarse_time_start>.
    Found 9-bit up counter for signal <coarse_width>.
    Found 1-bit register for signal <data_and_tmp>.
    Found 1-bit register for signal <data_and_z1>.
    Found 4-bit adder for signal <data_delay_p1>.
    Found 1-bit register for signal <data_or_tmp>.
    Found 3-bit adder for signal <data_sum>.
    Found 7-bit register for signal <event_data_i.ch_no>.
    Found 7-bit register for signal <event_data_i.event_no>.
    Found 7-bit register for signal <event_data_i.tot_start>.
    Found 11-bit register for signal <event_data_i.tot_width>.
    Found 7-bit register for signal <event_data_ii.event_no>.
    Found 1-bit register for signal <event_ready_i>.
    Found 1-bit register for signal <event_trigger_i>.
    Found 3-bit adder for signal <fine_time_start>.
    Found 3-bit register for signal <fine_width_start>.
    Found 3-bit adder carry out for signal <fine_width_tot$addsub0000> created at line 338.
    Found 1-bit register for signal <pargen_busy>.
    Found 1-bit register for signal <record_event>.
    Found 2-bit adder for signal <temp_sum$add0002> created at line 161.
    Found 2-bit adder for signal <temp_sum$add0003> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum0$addsub0000> created at line 161.
    Found 1-bit adder carry out for signal <temp_sum5$addsub0000> created at line 161.
    Found 7-bit adder for signal <total_time$add0000> created at line 350.
    Found 4x3-bit multiplier for signal <total_time$mult0000> created at line 350.
    Found 12-bit comparator less for signal <total_width$cmp_lt0000> created at line 352.
    Found 12-bit adder for signal <total_width_i>.
    Found 9x3-bit multiplier for signal <total_width_i$mult0000> created at line 349.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  53 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <fe_ch_pargen_6> synthesized.


Synthesizing Unit <fe_ch_submux_1>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_eb_submux.vhd".
WARNING:Xst:647 - Input <fifo_data<4>.tot_start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_en<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_data<4>.tot_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_data<5>.ch_no> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_data<5>.tot_start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <fifo_rd<5:4>> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <fifo_data<4>.ch_no> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_data<5>.tot_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <mux_data.ch_no>.
    Found 1-bit register for signal <mux_en>.
    Found 7-bit register for signal <mux_data.tot_start>.
    Found 11-bit register for signal <mux_data.tot_width>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <fe_ch_submux_1> synthesized.


Synthesizing Unit <gmii_if>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/gmii_if.vhd".
    Found 8-bit register for signal <RXD_TO_MAC>.
    Found 8-bit register for signal <GMII_TXD>.
    Found 1-bit register for signal <RX_ER_TO_MAC>.
    Found 1-bit register for signal <RX_DV_TO_MAC>.
    Found 1-bit register for signal <GMII_TX_EN>.
    Found 1-bit register for signal <GMII_TX_ER>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <gmii_if> synthesized.


Synthesizing Unit <v5_emac_v1_5>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5.vhd".
WARNING:Xst:647 - Input <CLIENTEMAC0TXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <gnd_v48_i<47:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client_rx_data_0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v5_emac_v1_5> synthesized.


Synthesizing Unit <tx_client_fifo_8>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/tx_client_fifo_8.vhd".
    Found finite state machine <FSM_8> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 15                                             |
    | Clock              | rd_clk (rising_edge)                           |
    | Reset              | rd_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | wr_clk (rising_edge)                           |
    | Reset              | wr_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_data_valid>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <frame_in_fifo_sync>.
    Found 4-bit up counter for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit adder for signal <rd_addr$addsub0000> created at line 885.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 1-bit register for signal <rd_col_window_expire>.
    Found 2-bit register for signal <rd_col_window_pipe>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 12-bit subtractor for signal <rd_dec_addr$sub0000> created at line 972.
    Found 1-bit register for signal <rd_drop_frame>.
    Found 1-bit register for signal <rd_enable_delay>.
    Found 1-bit register for signal <rd_enable_delay2>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 1-bit register for signal <rd_retran_frame_tog>.
    Found 1-bit register for signal <rd_retransmit>.
    Found 10-bit up counter for signal <rd_slot_timer>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 12-bit subtractor for signal <rd_start_addr$sub0000> created at line 898.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 1201.
    Found 1-bit register for signal <wr_col_window_expire>.
    Found 2-bit register for signal <wr_col_window_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 2-bit register for signal <wr_eof_pipe>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 9-bit updown counter for signal <wr_frames>.
    Found 9-bit adder for signal <wr_frames$add0000> created at line 764.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 1-bit register for signal <wr_retran_frame_delay>.
    Found 1-bit register for signal <wr_retran_frame_sync>.
    Found 1-bit register for signal <wr_retran_frame_tog>.
    Found 1-bit register for signal <wr_retransmit_frame>.
    Found 1-bit xor2 for signal <wr_retransmit_frame$xor0000> created at line 744.
    Found 2-bit register for signal <wr_sof_pipe>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit adder for signal <wr_start_addr$add0000> created at line 833.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_tran_frame_sync>.
    Found 1-bit register for signal <wr_tran_frame_tog>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 1-bit xor2 for signal <wr_transmit_frame$xor0000> created at line 681.
    Found 1-bit xor2 for signal <wr_txfer_en>.
    Found 1-bit register for signal <wr_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 1-bit register for signal <wr_txfer_tog_sync>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 188 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <tx_client_fifo_8> synthesized.


Synthesizing Unit <rx_client_fifo_8>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/rx_client_fifo_8.vhd".
WARNING:Xst:646 - Signal <rd_valid_pipe<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_10> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 17                                             |
    | Clock              | rd_clk (rising_edge)                           |
    | Reset              | rd_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | wr_clk (rising_edge)                           |
    | Reset              | wr_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <rd_data_out>.
    Found 1-bit register for signal <rd_src_rdy_n>.
    Found 1-bit register for signal <rd_sof_n>.
    Found 1-bit xor6 for signal <binary_1$xor0000> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0001> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0002> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0003> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0004> created at line 225.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 12-bit updown accumulator for signal <rd_addr>.
    Found 12-bit register for signal <rd_addr_gray>.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0000> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0001> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0002> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0003> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0004> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0005> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0006> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0007> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0008> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0009> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0010> created at line 241.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_n_int>.
    Found 9-bit updown counter for signal <rd_frames>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit xor2 for signal <rd_store_frame$xor0000> created at line 503.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame_sync>.
    Found 1-bit register for signal <rd_store_frame_tog>.
    Found 3-bit register for signal <rd_valid_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 828.
    Found 2-bit register for signal <wr_bf_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 2-bit register for signal <wr_dv_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_gf_pipe>.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0000> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0001> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0002> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0003> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0004> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0005> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0006> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0007> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0008> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0009> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0010> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0011> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0012> created at line 225.
    Found 12-bit register for signal <wr_rd_addr_gray>.
    Found 12-bit register for signal <wr_rd_addr_gray_sync>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred 143 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <rx_client_fifo_8> synthesized.


Synthesizing Unit <IPv4_PACKET_RECEIVER>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/IPv4_PACKET_RECEIVER.vhd".
WARNING:Xst:646 - Signal <MSbyte_reg_val_out<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit subtractor for signal <length_val_7_0$sub0000> created at line 172.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IPv4_PACKET_RECEIVER> synthesized.


Synthesizing Unit <TARGET_EOF>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/TARGET_EOF.vhd".
WARNING:Xst:647 - Input <total_length_from_reg<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <last_byte> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <count_en_sig>.
    Found 1-bit register for signal <last_byte_reg_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <TARGET_EOF> synthesized.


Synthesizing Unit <IPV4_LUT_INDEXER>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/IPV4_LUT_INDEXER.vhd".
    Found 1-bit register for signal <count_en_sig>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IPV4_LUT_INDEXER> synthesized.


Synthesizing Unit <OVERRIDE_LUT_CONTROL>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/OVERRIDE_LUT_CONTROL.vhd".
    Found 1-bit register for signal <sel_length_LSBs>.
    Found 1-bit register for signal <sel_total_length_LSBs>.
    Found 1-bit register for signal <sel_header_checksum_LSBs>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <OVERRIDE_LUT_CONTROL> synthesized.


Synthesizing Unit <cru>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/ClkRst/cru.vhd".
WARNING:Xst:646 - Signal <clk_stable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk100m_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <DCM2PLL_lock>.
    Found 14-bit up counter for signal <locked_counter>.
    Found 14-bit comparator less for signal <locked_counter$cmp_lt0000> created at line 237.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cru> synthesized.


Synthesizing Unit <fe_ch_1>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch.vhd".
WARNING:Xst:647 - Input <cs_vio.mask_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.other> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.fe_soft_rst_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.negate_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.ch_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.cotrg_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.readout_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <fe_ch_1> synthesized.


Synthesizing Unit <fe_ch_2>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch.vhd".
WARNING:Xst:647 - Input <cs_vio.mask_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.other> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.fe_soft_rst_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.negate_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.ch_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.cotrg_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.readout_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <fe_ch_2> synthesized.


Synthesizing Unit <fe_ch_3>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch.vhd".
WARNING:Xst:647 - Input <cs_vio.mask_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.other> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.fe_soft_rst_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.negate_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.ch_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.cotrg_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.readout_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <fe_ch_3> synthesized.


Synthesizing Unit <fe_ch_4>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch.vhd".
WARNING:Xst:647 - Input <cs_vio.mask_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.other> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.fe_soft_rst_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.negate_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.ch_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.cotrg_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.readout_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <fe_ch_4> synthesized.


Synthesizing Unit <fe_ch_5>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch.vhd".
WARNING:Xst:647 - Input <cs_vio.mask_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.other> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.fe_soft_rst_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.negate_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.ch_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.cotrg_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.readout_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <fe_ch_5> synthesized.


Synthesizing Unit <fe_ch_6>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_ch.vhd".
WARNING:Xst:647 - Input <cs_vio.mask_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.other> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.fe_soft_rst_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.negate_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.ch_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.cotrg_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.readout_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <fe_ch_6> synthesized.


Synthesizing Unit <fe_eb>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe_eb.vhd".
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<3>.full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<1>.valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<2>.full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<0>.overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<1>.full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<0>.full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<1>.overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<5>.valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<0>.almost_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<0>.valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<2>.overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.other> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<4>.almost_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<1>.almost_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.fe_soft_rst_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<3>.overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<5>.almost_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.negate_inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<4>.valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<4>.overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.data_delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.ch_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.cotrg_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<5>.overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<3>.valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<3>.almost_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.test_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<2>.valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_vio.readout_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<5>.full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<2>.almost_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fe_ch_fifo_out_array<4>.full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit up counter for signal <event_no>.
    Found 7-bit comparator greater for signal <event_no$cmp_gt0000> created at line 104.
    Found 7-bit comparator equal for signal <event_ready_flags_i_0$cmp_eq0000> created at line 79.
    Found 7-bit comparator equal for signal <event_ready_flags_i_1$cmp_eq0000> created at line 79.
    Found 7-bit comparator equal for signal <event_ready_flags_i_2$cmp_eq0000> created at line 79.
    Found 7-bit comparator equal for signal <event_ready_flags_i_3$cmp_eq0000> created at line 79.
    Found 7-bit comparator equal for signal <event_ready_flags_i_4$cmp_eq0000> created at line 79.
    Found 7-bit comparator equal for signal <event_ready_flags_i_5$cmp_eq0000> created at line 79.
    Summary:
	inferred   1 Counter(s).
	inferred   7 Comparator(s).
Unit <fe_eb> synthesized.


Synthesizing Unit <v5_emac_v1_5_block>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_block.vhd".
Unit <v5_emac_v1_5_block> synthesized.


Synthesizing Unit <eth_fifo_8>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/eth_fifo_8.vhd".
Unit <eth_fifo_8> synthesized.


Synthesizing Unit <IPV4_PACKET_TRANSMITTER>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/IPV4_PACKET_TRANSMITTER.vhd".
WARNING:Xst:646 - Signal <transmit_data_input_bus_tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <source_ready>.
    Found 1-bit register for signal <source_ready_previous_value>.
    Found 16-bit adder for signal <tmp_header_checksum>.
    Found 16-bit adder for signal <tmp_length>.
    Found 16-bit adder for signal <tmp_total_length>.
    Found 1-bit register for signal <transmit_start_enable_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <IPV4_PACKET_TRANSMITTER> synthesized.


Synthesizing Unit <fe>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/front-end/fe.vhd".
WARNING:Xst:1305 - Output <cs_fe<127:33>> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1780 - Signal <write_trigger> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <readout_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <muxed_parallel_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <muxed_event_trigger> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fe_parallel_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fe_ch_fifo_out0.valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fe_ch_fifo_out0.overflow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fe_ch_fifo_out0.full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fe_ch_fifo_out0.dout.tot_width> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fe_ch_fifo_out0.dout.tot_start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fe_ch_fifo_out0.dout.event_no> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fe_ch_fifo_out0.dout.ch_no> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fe_ch_fifo_out0.almost_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <event_trigger_time> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <event_trigger_rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <event_trigger_no> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <event_trigger_ch> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch_no_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <LEDs_bf<6:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000.
    Found 1-bit register for signal <coincidence_trigger_z1>.
    Found 36-bit up counter for signal <gcnt_u>.
    Found 1-bit register for signal <LEDs_bf<7>>.
    Found 1-bit xor2 for signal <LEDs_bf_7$xor0000> created at line 161.
    Found 1-bit register for signal <ResetRateCounters>.
    Found 25-bit comparator equal for signal <ResetRateCounters$cmp_eq0000> created at line 195.
    Found 1-bit register for signal <sec1_i>.
    Found 1-bit register for signal <send_trigger>.
    Found 25-bit up counter for signal <TriggerRateCounter>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <fe> synthesized.


Synthesizing Unit <v5_emac_v1_5_locallink>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_locallink.vhd".
    Found 1-bit register for signal <rx_bad_frame_0_r>.
    Found 8-bit register for signal <rx_data_0_r>.
    Found 1-bit register for signal <rx_data_valid_0_r>.
    Found 1-bit register for signal <rx_good_frame_0_r>.
    Found 6-bit register for signal <rx_pre_reset_0_i>.
    Found 1-bit register for signal <rx_reset_0_i>.
    Found 6-bit register for signal <tx_pre_reset_0_i>.
    Found 1-bit register for signal <tx_reset_0_i>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <v5_emac_v1_5_locallink> synthesized.


Synthesizing Unit <UDP_IP_Core>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/UDP_MR/UDP_IP_Core.vhd".
Unit <UDP_IP_Core> synthesized.


Synthesizing Unit <v5_emac_v1_5_example_design>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/v5_emac_v1_5_example_design.vhd".
WARNING:Xst:1780 - Signal <usr_data_trans_phase_on_tmp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <usr_data_trans_phase_on_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <usr_data_trans_phase_on_reg1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <usr_data_output_bus_tmp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <usr_data_output_bus_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_clk_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <transmit_data_output_bus_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rx_sof> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <rx_ll_src_rdy_n_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_ll_sof_n_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_ll_eof_n_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_ll_data_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rx_eof> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <reset_b> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <refclk_ibufg_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_data_count<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <input_bus> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <fifo_toUDP_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cs_ila_trig0_i<255:9>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <UDP_sending_now> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReceivedDataRdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ReceivedData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <LEDs_bf<7:3>> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
INFO:Xst:1799 - State s_send3 is never reached in FSM <current_state>.
    Found finite state machine <FSM_12> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 23                                             |
    | Clock              | ll_clk_0_i (rising_edge)                       |
    | Reset              | ll_reset_0_i (positive)                        |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_wait                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <coincidence_trigger_i>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit register for signal <fe_FIFO_out>.
    Found 3-bit up counter for signal <footer_counter>.
    Found 64-bit up accumulator for signal <GlobalEventCounter>.
    Found 64-bit register for signal <GlobalEventCounter_out_i>.
    Found 12-bit register for signal <idelayctrl_reset_0_r<12:1>>.
    Found 1-bit register for signal <LEDs_bf<0>>.
    Found 6-bit register for signal <ll_pre_reset_0_i>.
    Found 1-bit register for signal <ll_reset_0_i>.
    Found 64-bit register for signal <PackageCounter>.
    Found 64-bit adder for signal <PackageCounter$addsub0000> created at line 845.
    Found 1-bit register for signal <read_fifo>.
    Found 1-bit register for signal <readGlobalEventCounter>.
    Found 7-bit comparator not equal for signal <readGlobalEventCounter$cmp_ne0000> created at line 1049.
    Found 8-bit register for signal <state_counter>.
    Found 8-bit adder for signal <state_counter$addsub0000> created at line 866.
    Found 8-bit register for signal <transmit_data_input_bus>.
    Found 3-bit adder carry out for signal <transmit_data_input_bus$addsub0000> created at line 903.
    Found 16-bit register for signal <transmit_data_length>.
    Found 1-bit register for signal <transmit_start_enable>.
    Found 1-bit register for signal <WriteGlobalEventCounterToFifo>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred 217 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <v5_emac_v1_5_example_design> synthesized.


Synthesizing Unit <top>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Compet_readout/COMPET_Readout/top.vhd".
WARNING:Xst:647 - Input <Switch<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <reset_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mrst_b> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fe_data_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_vio_out<511:32>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cs_vio_out<31:0>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <cs_vio_fe> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_fe> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LEDs_bf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK100_CTU> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <window_length>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 12
 4x3-bit multiplier                                    : 6
 9x3-bit multiplier                                    : 6
# Adders/Subtractors                                   : 77
 1-bit adder carry out                                 : 12
 12-bit adder                                          : 8
 12-bit subtractor                                     : 4
 16-bit adder                                          : 3
 2-bit adder                                           : 12
 3-bit adder                                           : 13
 3-bit adder carry out                                 : 7
 4-bit adder                                           : 7
 64-bit adder                                          : 1
 7-bit adder                                           : 7
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 27
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 12-bit up counter                                     : 2
 14-bit up counter                                     : 7
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 36-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 6
 9-bit updown counter                                  : 2
# Accumulators                                         : 3
 12-bit updown accumulator                             : 1
 64-bit up accumulator                                 : 1
 7-bit up accumulator                                  : 1
# Registers                                            : 358
 1-bit register                                        : 204
 11-bit register                                       : 18
 12-bit register                                       : 12
 16-bit register                                       : 32
 2-bit register                                        : 14
 3-bit register                                        : 10
 32-bit register                                       : 3
 341-bit register                                      : 1
 4-bit register                                        : 7
 64-bit register                                       : 2
 7-bit register                                        : 35
 8-bit register                                        : 20
# Comparators                                          : 17
 12-bit comparator less                                : 6
 14-bit comparator less                                : 1
 25-bit comparator equal                               : 1
 3-bit comparator greater                              : 1
 7-bit comparator equal                                : 6
 7-bit comparator greater                              : 1
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 31
 1-bit 16-to-1 multiplexer                             : 30
 1-bit 341-to-1 multiplexer                            : 1
# Xors                                                 : 34
 1-bit xor2                                            : 33
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_12> for best encoding.
Optimizing FSM <Inst_v5_emac_v1_5_example_design/current_state/FSM> on signal <current_state[1:4]> with sequential encoding.
------------------------
 State      | Encoding
------------------------
 s_reset    | 0001
 s_wait     | 0000
 s_wait0    | 0010
 s_send0    | 0101
 s_send1    | 0110
 s_send2    | 0111
 s_send3    | unreached
 s_start0   | 0011
 s_start1   | 0100
 s_footer   | 1000
 s_footer_1 | 1001
------------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state/FSM> on signal <wr_state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 idle_s   | 000
 frame_s  | 001
 end_s    | 101
 gf_s     | 011
 bf_s     | 100
 ovflow_s | 010
----------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state/FSM> on signal <rd_state[1:3]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 wait_s      | 000
 queue1_s    | 001
 queue2_s    | 010
 queue3_s    | 011
 queue_sof_s | 100
 sof_s       | 110
 data_s      | 101
 eof_s       | 111
-------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state/FSM> on signal <wr_state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 wait_s   | 00
 data_s   | 01
 eof_s    | 10
 ovflow_s | 11
----------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state/FSM> on signal <rd_state[1:4]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle_s       | 0000
 queue1_s     | 0011
 queue2_s     | 0010
 queue3_s     | 0110
 queue_ack_s  | 0111
 wait_ack_s   | 0101
 frame_s      | 0100
 drop_s       | 1100
 retransmit_s | 0001
--------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <fe_i/chs[5].ch/pg/state/FSM> on signal <state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 reset_st | 00
 wait_st  | 01
 hold_st  | 11
----------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <fe_i/chs[4].ch/pg/state/FSM> on signal <state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 reset_st | 00
 wait_st  | 01
 hold_st  | 11
----------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <fe_i/chs[3].ch/pg/state/FSM> on signal <state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 reset_st | 00
 wait_st  | 01
 hold_st  | 11
----------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <fe_i/chs[2].ch/pg/state/FSM> on signal <state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 reset_st | 00
 wait_st  | 01
 hold_st  | 11
----------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <fe_i/chs[1].ch/pg/state/FSM> on signal <state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 reset_st | 00
 wait_st  | 01
 hold_st  | 11
----------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <fe_i/chs[0].ch/pg/state/FSM> on signal <state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 reset_st | 00
 wait_st  | 01
 hold_st  | 11
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <fe_i/cotrg_proc/state/FSM> on signal <state[1:2]> with speed1 encoding.
---------------------------
 State         | Encoding
---------------------------
 reset_st      | 10
 ready_st      | 01
 cotrg_hold_st | 00
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_v5_emac_v1_5_example_design/Inst_UDP_IP_Core/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st/FSM> on signal <current_st[1:3]> with gray encoding.
----------------------------------------------------
 State                                  | Encoding
----------------------------------------------------
 rst_state                              | 000
 idle_state                             | 001
 detect_n_store_usr_length_msbyte_state | 011
 store_usr_length_lsbyte_state          | 010
 checksum_gap_state                     | 110
 receive_usr_data_state                 | 111
----------------------------------------------------
Loading device for application Rf_Device from file '5vlx50t.nph' in environment C:\Xilinx\10.1\ISE.
Reading core <fe_FIFO_toUDP.ngc>.
Reading core <GlobalEventTrigger_FIFO.ngc>.
Loading core <fe_FIFO_toUDP> for timing and area information for instance <inst_FIFO_toUDP>.
Loading core <GlobalEventTrigger_FIFO> for timing and area information for instance <inst_GlobalEventTrigger_FIFO>.
WARNING:Xst:2404 -  FFs/Latches <TriggerEvent.ch_no<6:3>> (without init value) have a constant value of 0 in block <BuildEventsToShipOut>.
WARNING:Xst:2404 -  FFs/Latches <event_data_i.ch_no<6:1>> (without init value) have a constant value of 0 in block <fe_ch_pargen_2>.
WARNING:Xst:2404 -  FFs/Latches <event_data_i.ch_no<6:2>> (without init value) have a constant value of 0 in block <fe_ch_pargen_3>.
WARNING:Xst:2404 -  FFs/Latches <event_data_i.ch_no<6:2>> (without init value) have a constant value of 0 in block <fe_ch_pargen_4>.
WARNING:Xst:2404 -  FFs/Latches <event_data_i.ch_no<6:3>> (without init value) have a constant value of 0 in block <fe_ch_pargen_5>.
WARNING:Xst:2404 -  FFs/Latches <event_data_i.ch_no<6:3>> (without init value) have a constant value of 0 in block <fe_ch_pargen_6>.

Synthesizing (advanced) Unit <fe_ch_pargen_1>.
	Multiplier <Mmult_total_time_mult0000> in block <fe_ch_pargen_1> and adder/subtractor <Madd_total_time_add0000> in block <fe_ch_pargen_1> are combined into a MAC<Maddsub_total_time_mult0000>.
	Multiplier <Mmult_total_width_i_mult0000> in block <fe_ch_pargen_1> and adder/subtractor <Madd_total_width_i> in block <fe_ch_pargen_1> are combined into a MAC<Maddsub_total_width_i_mult0000>.
Unit <fe_ch_pargen_1> synthesized (advanced).

Synthesizing (advanced) Unit <fe_ch_pargen_2>.
	Multiplier <Mmult_total_time_mult0000> in block <fe_ch_pargen_2> and adder/subtractor <Madd_total_time_add0000> in block <fe_ch_pargen_2> are combined into a MAC<Maddsub_total_time_mult0000>.
	Multiplier <Mmult_total_width_i_mult0000> in block <fe_ch_pargen_2> and adder/subtractor <Madd_total_width_i> in block <fe_ch_pargen_2> are combined into a MAC<Maddsub_total_width_i_mult0000>.
Unit <fe_ch_pargen_2> synthesized (advanced).

Synthesizing (advanced) Unit <fe_ch_pargen_3>.
	Multiplier <Mmult_total_time_mult0000> in block <fe_ch_pargen_3> and adder/subtractor <Madd_total_time_add0000> in block <fe_ch_pargen_3> are combined into a MAC<Maddsub_total_time_mult0000>.
	Multiplier <Mmult_total_width_i_mult0000> in block <fe_ch_pargen_3> and adder/subtractor <Madd_total_width_i> in block <fe_ch_pargen_3> are combined into a MAC<Maddsub_total_width_i_mult0000>.
Unit <fe_ch_pargen_3> synthesized (advanced).

Synthesizing (advanced) Unit <fe_ch_pargen_4>.
	Multiplier <Mmult_total_time_mult0000> in block <fe_ch_pargen_4> and adder/subtractor <Madd_total_time_add0000> in block <fe_ch_pargen_4> are combined into a MAC<Maddsub_total_time_mult0000>.
	Multiplier <Mmult_total_width_i_mult0000> in block <fe_ch_pargen_4> and adder/subtractor <Madd_total_width_i> in block <fe_ch_pargen_4> are combined into a MAC<Maddsub_total_width_i_mult0000>.
Unit <fe_ch_pargen_4> synthesized (advanced).

Synthesizing (advanced) Unit <fe_ch_pargen_5>.
	Multiplier <Mmult_total_time_mult0000> in block <fe_ch_pargen_5> and adder/subtractor <Madd_total_time_add0000> in block <fe_ch_pargen_5> are combined into a MAC<Maddsub_total_time_mult0000>.
	Multiplier <Mmult_total_width_i_mult0000> in block <fe_ch_pargen_5> and adder/subtractor <Madd_total_width_i> in block <fe_ch_pargen_5> are combined into a MAC<Maddsub_total_width_i_mult0000>.
Unit <fe_ch_pargen_5> synthesized (advanced).

Synthesizing (advanced) Unit <fe_ch_pargen_6>.
	Multiplier <Mmult_total_time_mult0000> in block <fe_ch_pargen_6> and adder/subtractor <Madd_total_time_add0000> in block <fe_ch_pargen_6> are combined into a MAC<Maddsub_total_time_mult0000>.
	Multiplier <Mmult_total_width_i_mult0000> in block <fe_ch_pargen_6> and adder/subtractor <Madd_total_width_i> in block <fe_ch_pargen_6> are combined into a MAC<Maddsub_total_width_i_mult0000>.
Unit <fe_ch_pargen_6> synthesized (advanced).

Synthesizing (advanced) Unit <tx_client_fifo_8>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal wr_rd_addr may hinder XST clustering optimizations.
Unit <tx_client_fifo_8> synthesized (advanced).

Synthesizing (advanced) Unit <shift_2>.
	Found 341-bit dynamic shift register for signal <o>.
Unit <shift_2> synthesized (advanced).

Synthesizing (advanced) Unit <shift_4>.
	Found 16-bit dynamic shift register for signal <o>.
Unit <shift_4> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <mux_data.ch_no_6> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.ch_no_5> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.ch_no_4> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.ch_no_3> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.ch_no_2> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.ch_no_1> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.ch_no_0> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_width_10> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_width_9> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_width_8> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_width_7> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_width_6> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_width_5> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_width_4> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_width_3> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_width_2> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_width_1> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_width_0> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_start_6> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_start_5> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_start_4> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_start_3> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_start_2> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_start_1> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mux_data.tot_start_0> (without init value) has a constant value of 0 in block <fe_ch_submux_2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <usr_data_sel_prev> in Unit <ENABLE_USER_DATA_TRANSMISSION> is equivalent to the following FF/Latch, which will be removed : <usr_data_sel> 
INFO:Xst:2261 - The FF/Latch <rd_trigger> in Unit <BuildEventsToShipOut> is equivalent to the following FF/Latch, which will be removed : <first_tr> 
INFO:Xst:2261 - The FF/Latch <rd_AllPackages> in Unit <BuildEventsToShipOut> is equivalent to the following FF/Latch, which will be removed : <first> 
INFO:Xst:2261 - The FF/Latch <first_ev> in Unit <BuildEventsToShipOut> is equivalent to the following FF/Latch, which will be removed : <rd_events> 
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rd_valid_pipe_2> of sequential type is unconnected in block <rx_client_fifo_8>.
WARNING:Xst:1710 - FF/Latch <event_data_i.ch_no_0> (without init value) has a constant value of 0 in block <fe_ch_pargen_3>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <event_data_i.ch_no_0> in Unit <fe_ch_pargen_4> is equivalent to the following FF/Latch, which will be removed : <event_data_i.ch_no_1> 
WARNING:Xst:1710 - FF/Latch <event_data_i.ch_no_0> (without init value) has a constant value of 0 in block <fe_ch_pargen_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_data_i.ch_no_1> (without init value) has a constant value of 0 in block <fe_ch_pargen_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <event_data_i.ch_no_1> (without init value) has a constant value of 0 in block <fe_ch_pargen_6>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <event_data_i.ch_no_0> in Unit <fe_ch_pargen_6> is equivalent to the following FF/Latch, which will be removed : <event_data_i.ch_no_2> 
INFO:Xst:2261 - The FF/Latch <source_ready_previous_value> in Unit <IPV4_PACKET_TRANSMITTER> is equivalent to the following FF/Latch, which will be removed : <source_ready> 
INFO:Xst:2261 - The FF/Latch <transmit_start_enable> in Unit <v5_emac_v1_5_example_design> is equivalent to the following 3 FFs/Latches, which will be removed : <transmit_data_length_0> <transmit_data_length_2> <transmit_data_length_9> 
WARNING:Xst:1710 - FF/Latch <output_8> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_10> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_11> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_12> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_13> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_14> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_15> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_val_0> (without init value) has a constant value of 0 in block <MSbyte_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_val_1> (without init value) has a constant value of 0 in block <MSbyte_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_val_2> (without init value) has a constant value of 0 in block <MSbyte_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_val_0> (without init value) has a constant value of 0 in block <LSbyte_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_val_1> (without init value) has a constant value of 0 in block <LSbyte_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_val_2> (without init value) has a constant value of 0 in block <LSbyte_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_val_3> (without init value) has a constant value of 0 in block <LSbyte_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_val_4> (without init value) has a constant value of 0 in block <LSbyte_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_val_5> (without init value) has a constant value of 0 in block <LSbyte_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_val_6> (without init value) has a constant value of 0 in block <LSbyte_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_val_7> (without init value) has a constant value of 0 in block <LSbyte_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_1> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_3> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_4> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_5> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_6> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_7> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_8> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_10> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_11> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_12> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_13> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_14> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_data_length_15> (without init value) has a constant value of 0 in block <Inst_v5_emac_v1_5_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_1> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_3> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_4> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_5> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_6> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_7> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <up_rst_sync> is unconnected in block <Inst_cru>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mrst_sync> is unconnected in block <Inst_cru>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UDP_125_Rst_sync> is unconnected in block <Inst_cru>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <LEDs_bf_0> of sequential type is unconnected in block <Inst_v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <wr_fifo_status_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_2> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_3> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_src_rdy_n> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_3> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_3> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_4> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_5> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_6> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_7> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_sof_n> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_out_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_out_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_out_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_out_3> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_out_4> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_out_5> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_out_6> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_out_7> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_bram_u_reg> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_l_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_l_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_l_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_l_3> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_l_4> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_l_5> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_l_6> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_l_7> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_u_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_u_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_u_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_u_3> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_u_4> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_u_5> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_u_6> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_data_pipe_u_7> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <output_val_3> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_4> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_5> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_6> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_7> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:1290 - Hierarchical block <MSbyte_REG> is unconnected in block <IPv4_PACKET_RECEIVER_port_map>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 12
 4x3-to-7-bit MAC                                      : 6
 9x3-to-12-bit MAC                                     : 6
# Adders/Subtractors                                   : 65
 1-bit adder carry out                                 : 12
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 16-bit adder                                          : 3
 2-bit adder                                           : 12
 3-bit adder                                           : 13
 3-bit adder carry out                                 : 7
 4-bit adder                                           : 7
 64-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 27
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 12-bit up counter                                     : 2
 14-bit up counter                                     : 7
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 36-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 6
 9-bit updown counter                                  : 2
# Accumulators                                         : 3
 12-bit updown accumulator                             : 1
 64-bit up accumulator                                 : 1
 7-bit up accumulator                                  : 1
# Registers                                            : 1184
 Flip-Flops                                            : 1184
# Shift Registers                                      : 31
 16-bit dynamic shift register                         : 30
 341-bit dynamic shift register                        : 1
# Comparators                                          : 17
 12-bit comparator less                                : 6
 14-bit comparator less                                : 1
 25-bit comparator equal                               : 1
 3-bit comparator greater                              : 1
 7-bit comparator equal                                : 6
 7-bit comparator greater                              : 1
 7-bit comparator not equal                            : 1
# Xors                                                 : 34
 1-bit xor2                                            : 33
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <fe_ch_submux_2> on signal <fifo_rd>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[0].rep_inst/fifo_rd_0_and0000> is assigned to logic
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[0].rep_inst/fifo_rd_0_mux0000> is assigned to logic

ERROR:Xst:528 - Multi-source in Unit <fe_ch_submux_2> on signal <mux_data_ch_no<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<18>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<11>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<12>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<13>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<14>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<15>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<16>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<17>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<0>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<1>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<2>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<3>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<4>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<5>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<6>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<7>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<8>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<9>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<10>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<19>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<20>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<21>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<22>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<23>> is assigned to logic
   Signal <fe_i/chs[0].ch/ch_fifo/dout_masked<24>> is assigned to logic
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[0].rep_inst/N0> in Unit <fe_ch_submux_2> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <fe_ch_submux_2> on signal <fifo_rd>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[1].rep_inst/fifo_rd_0_and0000> is assigned to logic
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[1].rep_inst/fifo_rd_0_mux0000> is assigned to logic

ERROR:Xst:528 - Multi-source in Unit <fe_ch_submux_2> on signal <mux_data_ch_no<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<18>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<11>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<12>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<13>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<14>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<15>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<16>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<17>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<0>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<1>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<2>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<3>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<4>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<5>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<6>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<7>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<8>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<9>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<10>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<19>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<20>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<21>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<22>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<23>> is assigned to logic
   Signal <fe_i/chs[1].ch/ch_fifo/dout_masked<24>> is assigned to logic
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[1].rep_inst/N0> in Unit <fe_ch_submux_2> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <fe_ch_submux_2> on signal <fifo_rd>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[2].rep_inst/fifo_rd_0_and0000> is assigned to logic
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[2].rep_inst/fifo_rd_0_mux0000> is assigned to logic

ERROR:Xst:528 - Multi-source in Unit <fe_ch_submux_2> on signal <mux_data_ch_no<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<18>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<11>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<12>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<13>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<14>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<15>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<16>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<17>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<0>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<1>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<2>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<3>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<4>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<5>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<6>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<7>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<8>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<9>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<10>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<19>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<20>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<21>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<22>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<23>> is assigned to logic
   Signal <fe_i/chs[2].ch/ch_fifo/dout_masked<24>> is assigned to logic
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[2].rep_inst/N0> in Unit <fe_ch_submux_2> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <fe_ch_submux_2> on signal <fifo_rd>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[3].rep_inst/fifo_rd_0_and0000> is assigned to logic
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[3].rep_inst/fifo_rd_0_mux0000> is assigned to logic

ERROR:Xst:528 - Multi-source in Unit <fe_ch_submux_2> on signal <mux_data_ch_no<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<18>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<11>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<12>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<13>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<14>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<15>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<16>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<17>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<0>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<1>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<2>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<3>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<4>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<5>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<6>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<7>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<8>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<9>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<10>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<19>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<20>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<21>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<22>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<23>> is assigned to logic
   Signal <fe_i/chs[3].ch/ch_fifo/dout_masked<24>> is assigned to logic
   Signal <fe_i/eb/rep_inst/if_mid_level.rep[3].rep_inst/N0> in Unit <fe_ch_submux_2> is assigned to GND


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.69 secs
 
--> 

Total memory usage is 302752 kilobytes

Number of errors   :    8 (   0 filtered)
Number of warnings :  355 (   0 filtered)
Number of infos    :   15 (   0 filtered)

