// Seed: 3700719176
module module_0 (
    input supply1 id_0,
    input tri0 id_1
    , id_6,
    output wand id_2,
    output tri1 id_3,
    input tri0 id_4
);
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wire id_2,
    output supply0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output wire id_6,
    input wor id_7,
    input wire id_8,
    input tri id_9,
    output supply1 id_10,
    output wand id_11,
    output logic id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output supply1 id_17,
    output uwire id_18,
    output supply1 id_19,
    input wand id_20,
    input tri1 id_21,
    input uwire id_22,
    input wire id_23
);
  always_latch id_12 <= 1;
  assign id_17 = 1;
  assign id_5  = id_22;
  module_0(
      id_2, id_4, id_17, id_5, id_16
  );
  wire id_25, id_26;
  wire id_27, id_28;
endmodule
