{"vcs1":{"timestamp_begin":1747833291.320305654, "rt":11.44, "ut":11.51, "st":0.65}}
{"vcselab":{"timestamp_begin":1747833302.836343780, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747833303.272989416, "rt":0.40, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747833290.662645228}
{"VCS_COMP_START_TIME": 1747833290.662645228}
{"VCS_COMP_END_TIME": 1747833303.820560258}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 494572}}
{"vcselab": {"peak_mem": 183888}}
