Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov  4 00:07:12 2015
| Host         : asbestos running 64-bit Gentoo Base System release 2.2
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4_timing_summary_routed.rpt -rpx nexys4_timing_summary_routed.rpx
| Design       : nexys4
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clocks/serialclkgen/output_reg_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 91 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.758        0.000                      0                  153        0.091        0.000                      0                  153        3.000        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  bclk_clkgen0        {0.000 40.690}     81.379          12.288          
  clkfbout_clkgen0    {0.000 10.000}     20.000          50.000          
  mclk_clkgen0        {0.000 20.345}     40.690          24.576          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  bclk_clkgen0_1      {0.000 40.690}     81.379          12.288          
  clkfbout_clkgen0_1  {0.000 10.000}     20.000          50.000          
  mclk_clkgen0_1      {0.000 20.345}     40.690          24.576          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  bclk_clkgen0             77.874        0.000                      0                   54        0.182        0.000                      0                   54       40.190        0.000                       0                    31  
  clkfbout_clkgen0                                                                                                                                                     18.408        0.000                       0                     3  
  mclk_clkgen0             36.758        0.000                      0                   99        0.180        0.000                      0                   99       19.845        0.000                       0                    64  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  bclk_clkgen0_1           77.878        0.000                      0                   54        0.182        0.000                      0                   54       40.190        0.000                       0                    31  
  clkfbout_clkgen0_1                                                                                                                                                   18.408        0.000                       0                     3  
  mclk_clkgen0_1           36.760        0.000                      0                   99        0.180        0.000                      0                   99       19.845        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mclk_clkgen0    bclk_clkgen0         36.798        0.000                      0                   52        0.209        0.000                      0                   52  
bclk_clkgen0_1  bclk_clkgen0         77.874        0.000                      0                   54        0.091        0.000                      0                   54  
mclk_clkgen0_1  bclk_clkgen0         36.798        0.000                      0                   52        0.209        0.000                      0                   52  
mclk_clkgen0_1  mclk_clkgen0         36.758        0.000                      0                   99        0.100        0.000                      0                   99  
bclk_clkgen0    bclk_clkgen0_1       77.874        0.000                      0                   54        0.091        0.000                      0                   54  
mclk_clkgen0    bclk_clkgen0_1       36.802        0.000                      0                   52        0.213        0.000                      0                   52  
mclk_clkgen0_1  bclk_clkgen0_1       36.802        0.000                      0                   52        0.213        0.000                      0                   52  
mclk_clkgen0    mclk_clkgen0_1       36.758        0.000                      0                   99        0.100        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       77.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.874ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        3.411ns  (logic 0.638ns (18.706%)  route 2.773ns (81.294%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.684    42.471    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.568 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000    42.568    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -42.568    
  -------------------------------------------------------------------
                         slack                                 77.874    

Slack (MET) :             77.997ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        3.288ns  (logic 0.638ns (19.405%)  route 2.650ns (80.595%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.561    42.348    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.445 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000    42.445    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -42.445    
  -------------------------------------------------------------------
                         slack                                 77.997    

Slack (MET) :             78.179ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        3.103ns  (logic 0.638ns (20.559%)  route 2.465ns (79.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.376    42.164    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.261 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    42.261    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -42.261    
  -------------------------------------------------------------------
                         slack                                 78.179    

Slack (MET) :             78.226ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        3.058ns  (logic 0.638ns (20.862%)  route 2.420ns (79.138%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.331    42.119    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097    42.216 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000    42.216    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -42.216    
  -------------------------------------------------------------------
                         slack                                 78.226    

Slack (MET) :             78.231ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        3.051ns  (logic 0.638ns (20.908%)  route 2.413ns (79.092%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.324    42.112    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097    42.209 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    42.209    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -42.209    
  -------------------------------------------------------------------
                         slack                                 78.231    

Slack (MET) :             78.320ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.981ns  (logic 0.638ns (21.400%)  route 2.343ns (78.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.254    42.042    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.139 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000    42.139    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.035   120.459    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        120.459    
                         arrival time                         -42.139    
  -------------------------------------------------------------------
                         slack                                 78.320    

Slack (MET) :             78.324ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.979ns  (logic 0.638ns (21.414%)  route 2.341ns (78.586%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.252    42.040    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.137 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000    42.137    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.037   120.461    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                        120.461    
                         arrival time                         -42.137    
  -------------------------------------------------------------------
                         slack                                 78.324    

Slack (MET) :             78.477ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.827ns  (logic 0.638ns (22.569%)  route 2.189ns (77.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.100    41.887    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I1_O)        0.097    41.984 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.984    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X1Y112         FDRE (Setup_fdre_C_D)        0.037   120.461    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        120.461    
                         arrival time                         -41.984    
  -------------------------------------------------------------------
                         slack                                 78.477    

Slack (MET) :             78.562ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.776ns  (logic 0.638ns (22.979%)  route 2.138ns (77.021%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.049    41.837    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X2Y111         LUT4 (Prop_lut4_I1_O)        0.097    41.934 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    41.934    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X2Y111         FDRE (Setup_fdre_C_D)        0.072   120.496    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        120.496    
                         arrival time                         -41.934    
  -------------------------------------------------------------------
                         slack                                 78.562    

Slack (MET) :             78.651ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.653ns  (logic 0.638ns (24.050%)  route 2.015ns (75.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/state_reg[1]/Q
                         net (fo=9, routed)           0.760    40.264    noisemaker/state[1]
    SLICE_X0Y113         LUT3 (Prop_lut3_I0_O)        0.097    40.361 r  noisemaker/count[4]_i_3/O
                         net (fo=5, routed)           0.430    40.791    noisemaker/count[4]_i_3_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.097    40.888 r  noisemaker/shiftreg[23]_i_3/O
                         net (fo=19, routed)          0.826    41.713    noisemaker/shiftreg[23]_i_3_n_0
    SLICE_X3Y112         LUT4 (Prop_lut4_I3_O)        0.097    41.810 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.810    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.037   120.461    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        120.461    
                         arrival time                         -41.810    
  -------------------------------------------------------------------
                         slack                                 78.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.354%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.081    40.420    noisemaker/p_1_in[18]
    SLICE_X3Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.465 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.465    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.219    40.185    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.098    40.283    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.283    
                         arrival time                          40.465    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.191ns (61.273%)  route 0.121ns (38.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/state_reg[1]/Q
                         net (fo=9, routed)           0.121    40.438    noisemaker/state[1]
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.045    40.483 r  noisemaker/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    40.483    noisemaker/count[0]_i_1__1_n_0
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.219    40.184    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.098    40.282    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.282    
                         arrival time                          40.483    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.350ns  (logic 0.212ns (60.493%)  route 0.138ns (39.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/shiftreg_reg[22]/Q
                         net (fo=1, routed)           0.138    40.478    noisemaker/p_1_in[23]
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.045    40.523 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=1, routed)           0.000    40.523    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.310    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.310    
                         arrival time                          40.523    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.224%)  route 0.143ns (42.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.146    40.317 f  noisemaker/state_reg[0]/Q
                         net (fo=9, routed)           0.143    40.460    noisemaker/state[0]
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.045    40.505 r  noisemaker/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000    40.505    noisemaker/shiftreg[4]_i_1_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.099    40.285    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.285    
                         arrival time                          40.505    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.833%)  route 0.145ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[4]/Q
                         net (fo=11, routed)          0.145    40.463    noisemaker/count[4]
    SLICE_X1Y114         LUT6 (Prop_lut6_I3_O)        0.045    40.508 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.508    noisemaker/stop_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.099    40.285    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.285    
                         arrival time                          40.508    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.810%)  route 0.145ns (43.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[1]/Q
                         net (fo=6, routed)           0.145    40.463    noisemaker/count[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.508 r  noisemaker/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    40.508    noisemaker/count[2]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.098    40.284    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -40.284    
                         arrival time                          40.508    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.392ns  (logic 0.191ns (48.680%)  route 0.201ns (51.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[9]/Q
                         net (fo=1, routed)           0.201    40.520    noisemaker/p_1_in[10]
    SLICE_X2Y111         LUT4 (Prop_lut4_I2_O)        0.045    40.565 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    40.565    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.212    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.336    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.336    
                         arrival time                          40.565    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.372ns  (logic 0.191ns (51.372%)  route 0.181ns (48.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[16]/Q
                         net (fo=1, routed)           0.181    40.500    noisemaker/p_1_in[17]
    SLICE_X2Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.545 r  noisemaker/shiftreg[17]_i_1/O
                         net (fo=1, routed)           0.000    40.545    noisemaker/shiftreg[17]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.187    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.124    40.311    noisemaker/shiftreg_reg[17]
  -------------------------------------------------------------------
                         required time                        -40.311    
                         arrival time                          40.545    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.379ns  (logic 0.191ns (50.342%)  route 0.188ns (49.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/shiftreg_reg[4]/Q
                         net (fo=1, routed)           0.188    40.506    noisemaker/p_1_in[5]
    SLICE_X4Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.551 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    40.551    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.207    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.098    40.305    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.305    
                         arrival time                          40.551    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.346ns  (logic 0.191ns (55.245%)  route 0.155ns (44.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 40.402 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[4]/Q
                         net (fo=11, routed)          0.155    40.472    noisemaker/count[4]
    SLICE_X0Y115         LUT6 (Prop_lut6_I3_O)        0.045    40.517 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    40.517    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.865    40.402    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.231    40.171    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.099    40.270    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.270    
                         arrival time                          40.517    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk_clkgen0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         81.379      79.787     BUFGCTRL_X0Y17  clocks/someclocks/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y114    noisemaker/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y115    noisemaker/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X1Y113    noisemaker/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y115    noisemaker/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y115    noisemaker/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y113    noisemaker/sdata_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X2Y111    noisemaker/shiftreg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X1Y112    noisemaker/shiftreg_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y111    noisemaker/shiftreg_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y111    noisemaker/shiftreg_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y111    noisemaker/shiftreg_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y112    noisemaker/shiftreg_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y112    noisemaker/shiftreg_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y112    noisemaker/shiftreg_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X0Y114    noisemaker/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y111    noisemaker/shiftreg_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y111    noisemaker/shiftreg_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkgen0
  To Clock:  clkfbout_clkgen0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkgen0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clocks/someclocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  mclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       36.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[17]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[17]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[2]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X4Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[2]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X4Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[4]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[4]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.764ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.081    39.081    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.931    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.764    

Slack (MET) :             36.764ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[6]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.081    39.081    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.931    codecfsm/curstate_reg[6]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.764    

Slack (MET) :             36.764ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[7]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.081    39.081    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.931    codecfsm/curstate_reg[7]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.764    

Slack (MET) :             36.841ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.871ns (24.249%)  route 2.721ns (75.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.259     2.064    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.194    39.569    codecfsm/cs_reg[0]
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[8]/C
                         clock pessimism             -0.433    39.136    
                         clock uncertainty           -0.081    39.055    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.150    38.905    codecfsm/curstate_reg[8]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.841    

Slack (MET) :             36.841ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.871ns (24.249%)  route 2.721ns (75.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.259     2.064    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.194    39.569    codecfsm/cs_reg[0]
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[9]/C
                         clock pessimism             -0.433    39.136    
                         clock uncertainty           -0.081    39.055    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.150    38.905    codecfsm/curstate_reg[9]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.841    

Slack (MET) :             36.892ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.871ns (24.387%)  route 2.701ns (75.613%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.238     2.043    codecfsm/curstate[20]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.193    39.568    codecfsm/cs_reg[0]
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[0]/C
                         clock pessimism             -0.433    39.135    
                         clock uncertainty           -0.081    39.054    
    SLICE_X6Y111         FDRE (Setup_fdre_C_CE)      -0.119    38.935    codecfsm/curstate_reg[0]
  -------------------------------------------------------------------
                         required time                         38.935    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                 36.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.981%)  route 0.152ns (45.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.152    -0.251    clocks/lrclkgen/count[0]
    SLICE_X10Y108        LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  clocks/lrclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.206    clocks/lrclkgen/count_0[5]
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.194    -0.507    
    SLICE_X10Y108        FDRE (Hold_fdre_C_D)         0.121    -0.386    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.209ns (67.415%)  route 0.101ns (32.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.101    -0.279    clocks/lrclkgen/count[6]
    SLICE_X9Y108         LUT4 (Prop_lut4_I3_O)        0.045    -0.234 r  clocks/lrclkgen/count[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.234    clocks/lrclkgen/count_0[0]
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.218    -0.531    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.091    -0.440    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/start_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.154%)  route 0.102ns (32.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    -0.517    codecfsm/cs_reg[0]
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  codecfsm/curstate_reg[20]/Q
                         net (fo=5, routed)           0.102    -0.251    codecfsm/curstate[20]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  codecfsm/start_i_1/O
                         net (fo=1, routed)           0.000    -0.206    codecfsm/start_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  codecfsm/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.286    codecfsm/cs_reg[0]
    SLICE_X7Y111         FDRE                                         r  codecfsm/start_reg/C
                         clock pessimism             -0.218    -0.504    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.092    -0.412    codecfsm/start_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.718%)  route 0.125ns (40.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  codecfsm/count_reg[0]/Q
                         net (fo=8, routed)           0.125    -0.253    codecfsm/count_reg__0[0]
    SLICE_X4Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  codecfsm/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    codecfsm/p_0_in[5]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[5]/C
                         clock pessimism             -0.217    -0.506    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.092    -0.414    codecfsm/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.209%)  route 0.133ns (44.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    -0.517    codecfsm/cs_reg[0]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  codecfsm/curstate_reg[10]/Q
                         net (fo=5, routed)           0.133    -0.220    codecfsm/curstate[10]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.285    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.215    -0.500    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.070    -0.430    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.338%)  route 0.138ns (45.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.596    -0.516    codecfsm/cs_reg[0]
    SLICE_X6Y109         FDRE                                         r  codecfsm/curstate_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  codecfsm/curstate_reg[15]/Q
                         net (fo=5, routed)           0.138    -0.214    codecfsm/curstate[15]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.286    codecfsm/cs_reg[0]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[16]/C
                         clock pessimism             -0.215    -0.501    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.063    -0.438    codecfsm/curstate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.232ns (69.036%)  route 0.104ns (30.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  codecfsm/count_reg[7]/Q
                         net (fo=4, routed)           0.104    -0.287    codecfsm/count_reg__0[7]
    SLICE_X5Y113         LUT5 (Prop_lut5_I3_O)        0.104    -0.183 r  codecfsm/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    codecfsm/p_0_in[9]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[9]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.107    -0.412    codecfsm/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.473%)  route 0.104ns (31.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  codecfsm/count_reg[7]/Q
                         net (fo=4, routed)           0.104    -0.287    codecfsm/count_reg__0[7]
    SLICE_X5Y113         LUT4 (Prop_lut4_I0_O)        0.098    -0.189 r  codecfsm/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    codecfsm/p_0_in[8]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[8]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.092    -0.427    codecfsm/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.854%)  route 0.170ns (48.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  codecfsm/count_reg[3]/Q
                         net (fo=5, routed)           0.170    -0.208    codecfsm/count_reg__0[3]
    SLICE_X4Y113         LUT5 (Prop_lut5_I2_O)        0.042    -0.166 r  codecfsm/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    codecfsm/p_0_in[4]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[4]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.107    -0.412    codecfsm/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.700%)  route 0.195ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.195    -0.185    clocks/lrclkgen/count[1]
    SLICE_X8Y108         LUT4 (Prop_lut4_I0_O)        0.045    -0.140 r  clocks/lrclkgen/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    clocks/lrclkgen/output_reg_i_1__0_n_0
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.194    -0.507    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.121    -0.386    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk_clkgen0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.690      39.097     BUFGCTRL_X0Y16  clocks/someclocks/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X9Y108    clocks/lrclkgen/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X10Y108   clocks/lrclkgen/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X9Y108    clocks/lrclkgen/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X10Y108   clocks/lrclkgen/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X10Y108   clocks/lrclkgen/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X10Y108   clocks/lrclkgen/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X8Y108    clocks/lrclkgen/count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X8Y108    clocks/lrclkgen/count_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X9Y108    clocks/lrclkgen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X9Y108    clocks/lrclkgen/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/output_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y115    clocks/serialclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X9Y108    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X9Y108    clocks/lrclkgen/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/count_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/count_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/output_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y115    clocks/serialclkgen/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0_1
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.878ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        3.411ns  (logic 0.638ns (18.706%)  route 2.773ns (81.294%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.684    42.471    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.568 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000    42.568    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.446    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                        120.446    
                         arrival time                         -42.568    
  -------------------------------------------------------------------
                         slack                                 77.878    

Slack (MET) :             78.001ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        3.288ns  (logic 0.638ns (19.405%)  route 2.650ns (80.595%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.561    42.348    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.445 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000    42.445    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.446    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        120.446    
                         arrival time                         -42.445    
  -------------------------------------------------------------------
                         slack                                 78.001    

Slack (MET) :             78.183ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        3.103ns  (logic 0.638ns (20.559%)  route 2.465ns (79.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.376    42.164    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.261 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    42.261    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035   120.444    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        120.444    
                         arrival time                         -42.261    
  -------------------------------------------------------------------
                         slack                                 78.183    

Slack (MET) :             78.230ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        3.058ns  (logic 0.638ns (20.862%)  route 2.420ns (79.138%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.331    42.119    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097    42.216 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000    42.216    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.037   120.446    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        120.446    
                         arrival time                         -42.216    
  -------------------------------------------------------------------
                         slack                                 78.230    

Slack (MET) :             78.235ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        3.051ns  (logic 0.638ns (20.908%)  route 2.413ns (79.092%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.324    42.112    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097    42.209 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    42.209    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.035   120.444    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.444    
                         arrival time                         -42.209    
  -------------------------------------------------------------------
                         slack                                 78.235    

Slack (MET) :             78.324ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.981ns  (logic 0.638ns (21.400%)  route 2.343ns (78.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.254    42.042    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.139 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000    42.139    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.087   120.428    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.035   120.463    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        120.463    
                         arrival time                         -42.139    
  -------------------------------------------------------------------
                         slack                                 78.324    

Slack (MET) :             78.328ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.979ns  (logic 0.638ns (21.414%)  route 2.341ns (78.586%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.252    42.040    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.137 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000    42.137    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.087   120.428    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.037   120.465    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                        120.465    
                         arrival time                         -42.137    
  -------------------------------------------------------------------
                         slack                                 78.328    

Slack (MET) :             78.480ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.827ns  (logic 0.638ns (22.569%)  route 2.189ns (77.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.100    41.887    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I1_O)        0.097    41.984 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.984    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.087   120.428    
    SLICE_X1Y112         FDRE (Setup_fdre_C_D)        0.037   120.465    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        120.465    
                         arrival time                         -41.984    
  -------------------------------------------------------------------
                         slack                                 78.480    

Slack (MET) :             78.566ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.776ns  (logic 0.638ns (22.979%)  route 2.138ns (77.021%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.049    41.837    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X2Y111         LUT4 (Prop_lut4_I1_O)        0.097    41.934 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    41.934    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.087   120.428    
    SLICE_X2Y111         FDRE (Setup_fdre_C_D)        0.072   120.500    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        120.500    
                         arrival time                         -41.934    
  -------------------------------------------------------------------
                         slack                                 78.566    

Slack (MET) :             78.655ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.653ns  (logic 0.638ns (24.050%)  route 2.015ns (75.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/state_reg[1]/Q
                         net (fo=9, routed)           0.760    40.264    noisemaker/state[1]
    SLICE_X0Y113         LUT3 (Prop_lut3_I0_O)        0.097    40.361 r  noisemaker/count[4]_i_3/O
                         net (fo=5, routed)           0.430    40.791    noisemaker/count[4]_i_3_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.097    40.888 r  noisemaker/shiftreg[23]_i_3/O
                         net (fo=19, routed)          0.826    41.713    noisemaker/shiftreg[23]_i_3_n_0
    SLICE_X3Y112         LUT4 (Prop_lut4_I3_O)        0.097    41.810 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.810    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.087   120.428    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.037   120.465    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        120.465    
                         arrival time                         -41.810    
  -------------------------------------------------------------------
                         slack                                 78.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.354%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.081    40.420    noisemaker/p_1_in[18]
    SLICE_X3Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.465 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.465    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.219    40.185    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.098    40.283    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.283    
                         arrival time                          40.465    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.191ns (61.273%)  route 0.121ns (38.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/state_reg[1]/Q
                         net (fo=9, routed)           0.121    40.438    noisemaker/state[1]
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.045    40.483 r  noisemaker/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    40.483    noisemaker/count[0]_i_1__1_n_0
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.219    40.184    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.098    40.282    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.282    
                         arrival time                          40.483    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.350ns  (logic 0.212ns (60.493%)  route 0.138ns (39.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/shiftreg_reg[22]/Q
                         net (fo=1, routed)           0.138    40.478    noisemaker/p_1_in[23]
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.045    40.523 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=1, routed)           0.000    40.523    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.310    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.310    
                         arrival time                          40.523    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.224%)  route 0.143ns (42.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.146    40.317 f  noisemaker/state_reg[0]/Q
                         net (fo=9, routed)           0.143    40.460    noisemaker/state[0]
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.045    40.505 r  noisemaker/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000    40.505    noisemaker/shiftreg[4]_i_1_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.099    40.285    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.285    
                         arrival time                          40.505    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.833%)  route 0.145ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[4]/Q
                         net (fo=11, routed)          0.145    40.463    noisemaker/count[4]
    SLICE_X1Y114         LUT6 (Prop_lut6_I3_O)        0.045    40.508 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.508    noisemaker/stop_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.099    40.285    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.285    
                         arrival time                          40.508    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.810%)  route 0.145ns (43.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[1]/Q
                         net (fo=6, routed)           0.145    40.463    noisemaker/count[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.508 r  noisemaker/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    40.508    noisemaker/count[2]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.098    40.284    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -40.284    
                         arrival time                          40.508    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.392ns  (logic 0.191ns (48.680%)  route 0.201ns (51.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[9]/Q
                         net (fo=1, routed)           0.201    40.520    noisemaker/p_1_in[10]
    SLICE_X2Y111         LUT4 (Prop_lut4_I2_O)        0.045    40.565 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    40.565    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.212    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.336    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.336    
                         arrival time                          40.565    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.372ns  (logic 0.191ns (51.372%)  route 0.181ns (48.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[16]/Q
                         net (fo=1, routed)           0.181    40.500    noisemaker/p_1_in[17]
    SLICE_X2Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.545 r  noisemaker/shiftreg[17]_i_1/O
                         net (fo=1, routed)           0.000    40.545    noisemaker/shiftreg[17]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.187    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.124    40.311    noisemaker/shiftreg_reg[17]
  -------------------------------------------------------------------
                         required time                        -40.311    
                         arrival time                          40.545    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.379ns  (logic 0.191ns (50.342%)  route 0.188ns (49.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/shiftreg_reg[4]/Q
                         net (fo=1, routed)           0.188    40.506    noisemaker/p_1_in[5]
    SLICE_X4Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.551 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    40.551    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.207    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.098    40.305    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.305    
                         arrival time                          40.551    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.346ns  (logic 0.191ns (55.245%)  route 0.155ns (44.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 40.402 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[4]/Q
                         net (fo=11, routed)          0.155    40.472    noisemaker/count[4]
    SLICE_X0Y115         LUT6 (Prop_lut6_I3_O)        0.045    40.517 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    40.517    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.865    40.402    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.231    40.171    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.099    40.270    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.270    
                         arrival time                          40.517    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk_clkgen0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         81.379      79.787     BUFGCTRL_X0Y17  clocks/someclocks/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y114    noisemaker/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y115    noisemaker/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X1Y113    noisemaker/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y115    noisemaker/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y115    noisemaker/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y113    noisemaker/sdata_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X2Y111    noisemaker/shiftreg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X1Y112    noisemaker/shiftreg_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y111    noisemaker/shiftreg_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y111    noisemaker/shiftreg_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y111    noisemaker/shiftreg_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y112    noisemaker/shiftreg_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y112    noisemaker/shiftreg_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y112    noisemaker/shiftreg_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X0Y114    noisemaker/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y111    noisemaker/shiftreg_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y112    noisemaker/shiftreg_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y111    noisemaker/shiftreg_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkgen0_1
  To Clock:  clkfbout_clkgen0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkgen0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clocks/someclocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  mclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.760ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[17]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.079    39.058    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.908    codecfsm/curstate_reg[17]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.760    

Slack (MET) :             36.760ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[2]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.079    39.058    
    SLICE_X4Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.908    codecfsm/curstate_reg[2]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.760    

Slack (MET) :             36.760ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.079    39.058    
    SLICE_X4Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.908    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.760    

Slack (MET) :             36.760ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[4]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.079    39.058    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.908    codecfsm/curstate_reg[4]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.760    

Slack (MET) :             36.766ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.079    39.083    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.933    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                         38.933    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.766    

Slack (MET) :             36.766ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[6]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.079    39.083    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.933    codecfsm/curstate_reg[6]
  -------------------------------------------------------------------
                         required time                         38.933    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.766    

Slack (MET) :             36.766ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[7]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.079    39.083    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.933    codecfsm/curstate_reg[7]
  -------------------------------------------------------------------
                         required time                         38.933    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.766    

Slack (MET) :             36.843ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.871ns (24.249%)  route 2.721ns (75.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.259     2.064    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.194    39.569    codecfsm/cs_reg[0]
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[8]/C
                         clock pessimism             -0.433    39.136    
                         clock uncertainty           -0.079    39.057    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.150    38.907    codecfsm/curstate_reg[8]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.843    

Slack (MET) :             36.843ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.871ns (24.249%)  route 2.721ns (75.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.259     2.064    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.194    39.569    codecfsm/cs_reg[0]
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[9]/C
                         clock pessimism             -0.433    39.136    
                         clock uncertainty           -0.079    39.057    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.150    38.907    codecfsm/curstate_reg[9]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.843    

Slack (MET) :             36.893ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.871ns (24.387%)  route 2.701ns (75.613%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.238     2.043    codecfsm/curstate[20]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.193    39.568    codecfsm/cs_reg[0]
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[0]/C
                         clock pessimism             -0.433    39.135    
                         clock uncertainty           -0.079    39.056    
    SLICE_X6Y111         FDRE (Setup_fdre_C_CE)      -0.119    38.937    codecfsm/curstate_reg[0]
  -------------------------------------------------------------------
                         required time                         38.937    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                 36.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.981%)  route 0.152ns (45.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.152    -0.251    clocks/lrclkgen/count[0]
    SLICE_X10Y108        LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  clocks/lrclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.206    clocks/lrclkgen/count_0[5]
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.194    -0.507    
    SLICE_X10Y108        FDRE (Hold_fdre_C_D)         0.121    -0.386    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.209ns (67.415%)  route 0.101ns (32.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.101    -0.279    clocks/lrclkgen/count[6]
    SLICE_X9Y108         LUT4 (Prop_lut4_I3_O)        0.045    -0.234 r  clocks/lrclkgen/count[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.234    clocks/lrclkgen/count_0[0]
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.218    -0.531    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.091    -0.440    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/start_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.154%)  route 0.102ns (32.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    -0.517    codecfsm/cs_reg[0]
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  codecfsm/curstate_reg[20]/Q
                         net (fo=5, routed)           0.102    -0.251    codecfsm/curstate[20]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  codecfsm/start_i_1/O
                         net (fo=1, routed)           0.000    -0.206    codecfsm/start_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  codecfsm/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.286    codecfsm/cs_reg[0]
    SLICE_X7Y111         FDRE                                         r  codecfsm/start_reg/C
                         clock pessimism             -0.218    -0.504    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.092    -0.412    codecfsm/start_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.718%)  route 0.125ns (40.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  codecfsm/count_reg[0]/Q
                         net (fo=8, routed)           0.125    -0.253    codecfsm/count_reg__0[0]
    SLICE_X4Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  codecfsm/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    codecfsm/p_0_in[5]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[5]/C
                         clock pessimism             -0.217    -0.506    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.092    -0.414    codecfsm/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.209%)  route 0.133ns (44.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    -0.517    codecfsm/cs_reg[0]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  codecfsm/curstate_reg[10]/Q
                         net (fo=5, routed)           0.133    -0.220    codecfsm/curstate[10]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.285    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.215    -0.500    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.070    -0.430    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.338%)  route 0.138ns (45.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.596    -0.516    codecfsm/cs_reg[0]
    SLICE_X6Y109         FDRE                                         r  codecfsm/curstate_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  codecfsm/curstate_reg[15]/Q
                         net (fo=5, routed)           0.138    -0.214    codecfsm/curstate[15]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.286    codecfsm/cs_reg[0]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[16]/C
                         clock pessimism             -0.215    -0.501    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.063    -0.438    codecfsm/curstate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.232ns (69.036%)  route 0.104ns (30.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  codecfsm/count_reg[7]/Q
                         net (fo=4, routed)           0.104    -0.287    codecfsm/count_reg__0[7]
    SLICE_X5Y113         LUT5 (Prop_lut5_I3_O)        0.104    -0.183 r  codecfsm/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    codecfsm/p_0_in[9]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[9]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.107    -0.412    codecfsm/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.473%)  route 0.104ns (31.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  codecfsm/count_reg[7]/Q
                         net (fo=4, routed)           0.104    -0.287    codecfsm/count_reg__0[7]
    SLICE_X5Y113         LUT4 (Prop_lut4_I0_O)        0.098    -0.189 r  codecfsm/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    codecfsm/p_0_in[8]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[8]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.092    -0.427    codecfsm/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.854%)  route 0.170ns (48.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  codecfsm/count_reg[3]/Q
                         net (fo=5, routed)           0.170    -0.208    codecfsm/count_reg__0[3]
    SLICE_X4Y113         LUT5 (Prop_lut5_I2_O)        0.042    -0.166 r  codecfsm/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    codecfsm/p_0_in[4]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[4]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.107    -0.412    codecfsm/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.700%)  route 0.195ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.195    -0.185    clocks/lrclkgen/count[1]
    SLICE_X8Y108         LUT4 (Prop_lut4_I0_O)        0.045    -0.140 r  clocks/lrclkgen/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    clocks/lrclkgen/output_reg_i_1__0_n_0
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.194    -0.507    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.121    -0.386    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk_clkgen0_1
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.690      39.097     BUFGCTRL_X0Y16  clocks/someclocks/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X9Y108    clocks/lrclkgen/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X10Y108   clocks/lrclkgen/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X9Y108    clocks/lrclkgen/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X10Y108   clocks/lrclkgen/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X10Y108   clocks/lrclkgen/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X10Y108   clocks/lrclkgen/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X8Y108    clocks/lrclkgen/count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X8Y108    clocks/lrclkgen/count_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X9Y108    clocks/lrclkgen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X9Y108    clocks/lrclkgen/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/output_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y115    clocks/serialclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X9Y108    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X9Y108    clocks/lrclkgen/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X10Y108   clocks/lrclkgen/count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/count_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/count_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X8Y108    clocks/lrclkgen/output_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y115    clocks/serialclkgen/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       36.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.798ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.587ns (16.236%)  route 3.029ns (83.764%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.684     1.930    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097     2.027 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.027    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037    38.825    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                 36.798    

Slack (MET) :             36.921ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.587ns (16.807%)  route 2.906ns (83.193%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.561     1.807    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097     1.904 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.904    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037    38.825    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                 36.921    

Slack (MET) :             37.091ns  (required time - arrival time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.587ns (17.745%)  route 2.721ns (82.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.293    -1.532    tone/JA_OBUF[0]
    SLICE_X2Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.393    -1.139 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          1.640     0.501    tone/index_reg_n_0_[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I1_O)        0.097     0.598 r  tone/g0_b22/O
                         net (fo=1, routed)           1.081     1.679    noisemaker/out[18]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.776 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.776    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.211    38.791    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.075    38.866    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                 37.091    

Slack (MET) :             37.103ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.535ns (16.459%)  route 2.715ns (83.541%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.599     0.410    tone/index_reg_n_0_[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.507 r  tone/g0_b7/O
                         net (fo=1, routed)           1.117     1.623    noisemaker/out[3]
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.097     1.720 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.720    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035    38.823    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                 37.103    

Slack (MET) :             37.151ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.587ns (17.990%)  route 2.676ns (82.010%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.331     1.578    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097     1.675 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.675    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.037    38.825    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                 37.151    

Slack (MET) :             37.155ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.587ns (18.027%)  route 2.669ns (81.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.324     1.571    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097     1.668 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.668    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.035    38.823    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                 37.155    

Slack (MET) :             37.199ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.535ns (16.931%)  route 2.625ns (83.069%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.669     0.480    tone/index_reg_n_0_[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.577 r  tone/g0_b19/O
                         net (fo=1, routed)           0.956     1.533    noisemaker/out[15]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.630 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.630    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.211    38.791    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.037    38.828    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                 37.199    

Slack (MET) :             37.222ns  (required time - arrival time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.535ns (17.069%)  route 2.599ns (82.931%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          1.664     0.475    tone/index_reg_n_0_[3]
    SLICE_X1Y111         LUT6 (Prop_lut6_I3_O)        0.097     0.572 r  tone/g0_b15/O
                         net (fo=1, routed)           0.935     1.507    noisemaker/out[11]
    SLICE_X1Y111         LUT4 (Prop_lut4_I0_O)        0.097     1.604 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.604    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.211    38.791    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.035    38.826    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                 37.222    

Slack (MET) :             37.233ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.587ns (18.435%)  route 2.597ns (81.565%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.252     1.499    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097     1.596 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.596    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.211    38.791    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.037    38.828    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.596    
  -------------------------------------------------------------------
                         slack                                 37.233    

Slack (MET) :             37.302ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.535ns (17.517%)  route 2.519ns (82.483%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.670     0.481    tone/index_reg_n_0_[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.578 r  tone/g0_b18/O
                         net (fo=1, routed)           0.849     1.427    noisemaker/out[14]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.524 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.524    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.211    38.791    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.035    38.826    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                 37.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.829ns  (logic 0.231ns (27.859%)  route 0.598ns (72.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.280    40.594    tone/index_reg_n_0_[2]
    SLICE_X4Y112         LUT6 (Prop_lut6_I2_O)        0.045    40.639 r  tone/g0_b21/O
                         net (fo=1, routed)           0.318    40.957    noisemaker/out[17]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.002 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.002    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.099    40.793    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.793    
                         arrival time                          41.002    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.856%)  route 0.662ns (74.144%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.310    40.624    tone/index_reg_n_0_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.669 r  tone/g0_b6/O
                         net (fo=1, routed)           0.352    41.021    noisemaker/out[2]
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.066 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000    41.066    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.790    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        -40.790    
                         arrival time                          41.066    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.859%)  route 0.662ns (74.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.309    40.623    tone/index_reg_n_0_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.668 r  tone/g0_b5/O
                         net (fo=1, routed)           0.353    41.021    noisemaker/out[1]
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.066 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    41.066    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.098    40.789    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.066    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.574%)  route 0.717ns (77.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 40.145 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    40.145    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    40.309 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          0.717    41.026    noisemaker/JA_OBUF[1]
    SLICE_X1Y114         LUT6 (Prop_lut6_I1_O)        0.045    41.071 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    41.071    noisemaker/stop_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.099    40.792    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.792    
                         arrival time                          41.071    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.420%)  route 0.678ns (74.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.406    40.719    tone/index_reg_n_0_[0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.045    40.764 r  tone/g0_b20/O
                         net (fo=1, routed)           0.272    41.036    noisemaker/out[16]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.081 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    41.081    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.099    40.793    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        -40.793    
                         arrival time                          41.081    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.088%)  route 0.690ns (74.912%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.424    40.737    tone/index_reg_n_0_[0]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.045    40.782 r  tone/g0_b12/O
                         net (fo=1, routed)           0.266    41.048    noisemaker/out[8]
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.093 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.093    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.099    40.793    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.793    
                         arrival time                          41.093    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.950ns  (logic 0.231ns (24.326%)  route 0.719ns (75.674%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.364    40.678    tone/index_reg_n_0_[3]
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.045    40.723 r  tone/g0_b10/O
                         net (fo=1, routed)           0.355    41.077    noisemaker/out[6]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.045    41.122 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    41.122    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.820    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.820    
                         arrival time                          41.122    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.941ns  (logic 0.231ns (24.560%)  route 0.710ns (75.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.422    40.736    tone/index_reg_n_0_[0]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.045    40.781 r  tone/g0_b14/O
                         net (fo=1, routed)           0.287    41.068    noisemaker/out[10]
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.113 r  noisemaker/shiftreg[14]_i_1/O
                         net (fo=1, routed)           0.000    41.113    noisemaker/shiftreg[14]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.099    40.793    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                        -40.793    
                         arrival time                          41.113    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        1.041ns  (logic 0.231ns (22.191%)  route 0.810ns (77.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.343    40.656    tone/index_reg_n_0_[0]
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.045    40.701 r  tone/g0_b9/O
                         net (fo=1, routed)           0.467    41.168    noisemaker/out[5]
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.045    41.213 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000    41.213    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.792    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                        -40.792    
                         arrival time                          41.213    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        1.090ns  (logic 0.254ns (23.312%)  route 0.836ns (76.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.594    40.171    tone/JA_OBUF[0]
    SLICE_X2Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    40.335 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.481    40.816    tone/index_reg_n_0_[1]
    SLICE_X2Y113         LUT6 (Prop_lut6_I1_O)        0.045    40.861 r  tone/g0_b23/O
                         net (fo=1, routed)           0.355    41.216    noisemaker/out[19]
    SLICE_X2Y113         LUT4 (Prop_lut4_I0_O)        0.045    41.261 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=1, routed)           0.000    41.261    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.817    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.817    
                         arrival time                          41.261    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0_1
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       77.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.874ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        3.411ns  (logic 0.638ns (18.706%)  route 2.773ns (81.294%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.684    42.471    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.568 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000    42.568    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -42.568    
  -------------------------------------------------------------------
                         slack                                 77.874    

Slack (MET) :             77.997ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        3.288ns  (logic 0.638ns (19.405%)  route 2.650ns (80.595%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.561    42.348    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.445 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000    42.445    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -42.445    
  -------------------------------------------------------------------
                         slack                                 77.997    

Slack (MET) :             78.179ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        3.103ns  (logic 0.638ns (20.559%)  route 2.465ns (79.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.376    42.164    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.261 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    42.261    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -42.261    
  -------------------------------------------------------------------
                         slack                                 78.179    

Slack (MET) :             78.226ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        3.058ns  (logic 0.638ns (20.862%)  route 2.420ns (79.138%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.331    42.119    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097    42.216 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000    42.216    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -42.216    
  -------------------------------------------------------------------
                         slack                                 78.226    

Slack (MET) :             78.231ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        3.051ns  (logic 0.638ns (20.908%)  route 2.413ns (79.092%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.324    42.112    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097    42.209 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    42.209    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -42.209    
  -------------------------------------------------------------------
                         slack                                 78.231    

Slack (MET) :             78.320ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.981ns  (logic 0.638ns (21.400%)  route 2.343ns (78.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.254    42.042    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.139 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000    42.139    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.035   120.459    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        120.459    
                         arrival time                         -42.139    
  -------------------------------------------------------------------
                         slack                                 78.320    

Slack (MET) :             78.324ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.979ns  (logic 0.638ns (21.414%)  route 2.341ns (78.586%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.252    42.040    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.137 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000    42.137    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.037   120.461    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                        120.461    
                         arrival time                         -42.137    
  -------------------------------------------------------------------
                         slack                                 78.324    

Slack (MET) :             78.477ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.827ns  (logic 0.638ns (22.569%)  route 2.189ns (77.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.100    41.887    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I1_O)        0.097    41.984 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.984    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X1Y112         FDRE (Setup_fdre_C_D)        0.037   120.461    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        120.461    
                         arrival time                         -41.984    
  -------------------------------------------------------------------
                         slack                                 78.477    

Slack (MET) :             78.562ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.776ns  (logic 0.638ns (22.979%)  route 2.138ns (77.021%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.049    41.837    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X2Y111         LUT4 (Prop_lut4_I1_O)        0.097    41.934 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    41.934    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X2Y111         FDRE (Setup_fdre_C_D)        0.072   120.496    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        120.496    
                         arrival time                         -41.934    
  -------------------------------------------------------------------
                         slack                                 78.562    

Slack (MET) :             78.651ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.653ns  (logic 0.638ns (24.050%)  route 2.015ns (75.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/state_reg[1]/Q
                         net (fo=9, routed)           0.760    40.264    noisemaker/state[1]
    SLICE_X0Y113         LUT3 (Prop_lut3_I0_O)        0.097    40.361 r  noisemaker/count[4]_i_3/O
                         net (fo=5, routed)           0.430    40.791    noisemaker/count[4]_i_3_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.097    40.888 r  noisemaker/shiftreg[23]_i_3/O
                         net (fo=19, routed)          0.826    41.713    noisemaker/shiftreg[23]_i_3_n_0
    SLICE_X3Y112         LUT4 (Prop_lut4_I3_O)        0.097    41.810 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.810    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.037   120.461    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        120.461    
                         arrival time                         -41.810    
  -------------------------------------------------------------------
                         slack                                 78.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.354%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.081    40.420    noisemaker/p_1_in[18]
    SLICE_X3Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.465 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.465    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.219    40.185    
                         clock uncertainty            0.091    40.276    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.098    40.374    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.374    
                         arrival time                          40.465    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.191ns (61.273%)  route 0.121ns (38.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/state_reg[1]/Q
                         net (fo=9, routed)           0.121    40.438    noisemaker/state[1]
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.045    40.483 r  noisemaker/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    40.483    noisemaker/count[0]_i_1__1_n_0
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.219    40.184    
                         clock uncertainty            0.091    40.275    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.098    40.373    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.373    
                         arrival time                          40.483    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.350ns  (logic 0.212ns (60.493%)  route 0.138ns (39.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/shiftreg_reg[22]/Q
                         net (fo=1, routed)           0.138    40.478    noisemaker/p_1_in[23]
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.045    40.523 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=1, routed)           0.000    40.523    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.401    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.401    
                         arrival time                          40.523    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.224%)  route 0.143ns (42.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.146    40.317 f  noisemaker/state_reg[0]/Q
                         net (fo=9, routed)           0.143    40.460    noisemaker/state[0]
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.045    40.505 r  noisemaker/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000    40.505    noisemaker/shiftreg[4]_i_1_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.099    40.376    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.376    
                         arrival time                          40.505    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.833%)  route 0.145ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[4]/Q
                         net (fo=11, routed)          0.145    40.463    noisemaker/count[4]
    SLICE_X1Y114         LUT6 (Prop_lut6_I3_O)        0.045    40.508 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.508    noisemaker/stop_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.099    40.376    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.376    
                         arrival time                          40.508    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.810%)  route 0.145ns (43.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[1]/Q
                         net (fo=6, routed)           0.145    40.463    noisemaker/count[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.508 r  noisemaker/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    40.508    noisemaker/count[2]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.098    40.375    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -40.375    
                         arrival time                          40.508    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.392ns  (logic 0.191ns (48.680%)  route 0.201ns (51.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[9]/Q
                         net (fo=1, routed)           0.201    40.520    noisemaker/p_1_in[10]
    SLICE_X2Y111         LUT4 (Prop_lut4_I2_O)        0.045    40.565 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    40.565    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.212    
                         clock uncertainty            0.091    40.303    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.427    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.427    
                         arrival time                          40.565    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.372ns  (logic 0.191ns (51.372%)  route 0.181ns (48.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[16]/Q
                         net (fo=1, routed)           0.181    40.500    noisemaker/p_1_in[17]
    SLICE_X2Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.545 r  noisemaker/shiftreg[17]_i_1/O
                         net (fo=1, routed)           0.000    40.545    noisemaker/shiftreg[17]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.187    
                         clock uncertainty            0.091    40.278    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.124    40.402    noisemaker/shiftreg_reg[17]
  -------------------------------------------------------------------
                         required time                        -40.402    
                         arrival time                          40.545    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.379ns  (logic 0.191ns (50.342%)  route 0.188ns (49.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/shiftreg_reg[4]/Q
                         net (fo=1, routed)           0.188    40.506    noisemaker/p_1_in[5]
    SLICE_X4Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.551 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    40.551    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.207    
                         clock uncertainty            0.091    40.298    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.098    40.396    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.396    
                         arrival time                          40.551    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.346ns  (logic 0.191ns (55.245%)  route 0.155ns (44.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 40.402 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[4]/Q
                         net (fo=11, routed)          0.155    40.472    noisemaker/count[4]
    SLICE_X0Y115         LUT6 (Prop_lut6_I3_O)        0.045    40.517 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    40.517    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.865    40.402    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.231    40.171    
                         clock uncertainty            0.091    40.262    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.099    40.361    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.361    
                         arrival time                          40.517    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       36.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.798ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.587ns (16.236%)  route 3.029ns (83.764%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.684     1.930    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097     2.027 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.027    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037    38.825    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                 36.798    

Slack (MET) :             36.921ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.587ns (16.807%)  route 2.906ns (83.193%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.561     1.807    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097     1.904 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.904    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037    38.825    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                 36.921    

Slack (MET) :             37.091ns  (required time - arrival time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.587ns (17.745%)  route 2.721ns (82.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.293    -1.532    tone/JA_OBUF[0]
    SLICE_X2Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.393    -1.139 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          1.640     0.501    tone/index_reg_n_0_[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I1_O)        0.097     0.598 r  tone/g0_b22/O
                         net (fo=1, routed)           1.081     1.679    noisemaker/out[18]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.776 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.776    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.211    38.791    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.075    38.866    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                 37.091    

Slack (MET) :             37.103ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.535ns (16.459%)  route 2.715ns (83.541%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.599     0.410    tone/index_reg_n_0_[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.507 r  tone/g0_b7/O
                         net (fo=1, routed)           1.117     1.623    noisemaker/out[3]
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.097     1.720 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.720    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035    38.823    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                 37.103    

Slack (MET) :             37.151ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.587ns (17.990%)  route 2.676ns (82.010%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.331     1.578    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097     1.675 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.675    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.037    38.825    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                 37.151    

Slack (MET) :             37.155ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.587ns (18.027%)  route 2.669ns (81.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.324     1.571    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097     1.668 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.668    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.035    38.823    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                 37.155    

Slack (MET) :             37.199ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.535ns (16.931%)  route 2.625ns (83.069%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.669     0.480    tone/index_reg_n_0_[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.577 r  tone/g0_b19/O
                         net (fo=1, routed)           0.956     1.533    noisemaker/out[15]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.630 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.630    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.211    38.791    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.037    38.828    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                 37.199    

Slack (MET) :             37.222ns  (required time - arrival time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.535ns (17.069%)  route 2.599ns (82.931%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          1.664     0.475    tone/index_reg_n_0_[3]
    SLICE_X1Y111         LUT6 (Prop_lut6_I3_O)        0.097     0.572 r  tone/g0_b15/O
                         net (fo=1, routed)           0.935     1.507    noisemaker/out[11]
    SLICE_X1Y111         LUT4 (Prop_lut4_I0_O)        0.097     1.604 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.604    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.211    38.791    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.035    38.826    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                 37.222    

Slack (MET) :             37.233ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.587ns (18.435%)  route 2.597ns (81.565%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.252     1.499    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097     1.596 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.596    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.211    38.791    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.037    38.828    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.596    
  -------------------------------------------------------------------
                         slack                                 37.233    

Slack (MET) :             37.302ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.535ns (17.517%)  route 2.519ns (82.483%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.670     0.481    tone/index_reg_n_0_[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.578 r  tone/g0_b18/O
                         net (fo=1, routed)           0.849     1.427    noisemaker/out[14]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.524 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.524    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.211    38.791    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.035    38.826    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                 37.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.829ns  (logic 0.231ns (27.859%)  route 0.598ns (72.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.280    40.594    tone/index_reg_n_0_[2]
    SLICE_X4Y112         LUT6 (Prop_lut6_I2_O)        0.045    40.639 r  tone/g0_b21/O
                         net (fo=1, routed)           0.318    40.957    noisemaker/out[17]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.002 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.002    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.099    40.793    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.793    
                         arrival time                          41.002    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.856%)  route 0.662ns (74.144%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.310    40.624    tone/index_reg_n_0_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.669 r  tone/g0_b6/O
                         net (fo=1, routed)           0.352    41.021    noisemaker/out[2]
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.066 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000    41.066    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.790    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        -40.790    
                         arrival time                          41.066    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.859%)  route 0.662ns (74.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.309    40.623    tone/index_reg_n_0_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.668 r  tone/g0_b5/O
                         net (fo=1, routed)           0.353    41.021    noisemaker/out[1]
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.066 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    41.066    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.098    40.789    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.066    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.574%)  route 0.717ns (77.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 40.145 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    40.145    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    40.309 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          0.717    41.026    noisemaker/JA_OBUF[1]
    SLICE_X1Y114         LUT6 (Prop_lut6_I1_O)        0.045    41.071 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    41.071    noisemaker/stop_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.099    40.792    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.792    
                         arrival time                          41.071    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.420%)  route 0.678ns (74.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.406    40.719    tone/index_reg_n_0_[0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.045    40.764 r  tone/g0_b20/O
                         net (fo=1, routed)           0.272    41.036    noisemaker/out[16]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.081 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    41.081    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.099    40.793    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        -40.793    
                         arrival time                          41.081    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.088%)  route 0.690ns (74.912%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.424    40.737    tone/index_reg_n_0_[0]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.045    40.782 r  tone/g0_b12/O
                         net (fo=1, routed)           0.266    41.048    noisemaker/out[8]
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.093 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.093    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.099    40.793    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.793    
                         arrival time                          41.093    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.950ns  (logic 0.231ns (24.326%)  route 0.719ns (75.674%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.364    40.678    tone/index_reg_n_0_[3]
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.045    40.723 r  tone/g0_b10/O
                         net (fo=1, routed)           0.355    41.077    noisemaker/out[6]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.045    41.122 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    41.122    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.820    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.820    
                         arrival time                          41.122    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.941ns  (logic 0.231ns (24.560%)  route 0.710ns (75.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.422    40.736    tone/index_reg_n_0_[0]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.045    40.781 r  tone/g0_b14/O
                         net (fo=1, routed)           0.287    41.068    noisemaker/out[10]
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.113 r  noisemaker/shiftreg[14]_i_1/O
                         net (fo=1, routed)           0.000    41.113    noisemaker/shiftreg[14]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.099    40.793    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                        -40.793    
                         arrival time                          41.113    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        1.041ns  (logic 0.231ns (22.191%)  route 0.810ns (77.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.343    40.656    tone/index_reg_n_0_[0]
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.045    40.701 r  tone/g0_b9/O
                         net (fo=1, routed)           0.467    41.168    noisemaker/out[5]
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.045    41.213 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000    41.213    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.792    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                        -40.792    
                         arrival time                          41.213    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        1.090ns  (logic 0.254ns (23.312%)  route 0.836ns (76.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.594    40.171    tone/JA_OBUF[0]
    SLICE_X2Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    40.335 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.481    40.816    tone/index_reg_n_0_[1]
    SLICE_X2Y113         LUT6 (Prop_lut6_I1_O)        0.045    40.861 r  tone/g0_b23/O
                         net (fo=1, routed)           0.355    41.216    noisemaker/out[19]
    SLICE_X2Y113         LUT4 (Prop_lut4_I0_O)        0.045    41.261 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=1, routed)           0.000    41.261    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.817    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.817    
                         arrival time                          41.261    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  mclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       36.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[17]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[17]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[2]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X4Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[2]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X4Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[4]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[4]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.764ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.081    39.081    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.931    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.764    

Slack (MET) :             36.764ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[6]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.081    39.081    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.931    codecfsm/curstate_reg[6]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.764    

Slack (MET) :             36.764ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[7]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.081    39.081    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.931    codecfsm/curstate_reg[7]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.764    

Slack (MET) :             36.841ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.871ns (24.249%)  route 2.721ns (75.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.259     2.064    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.194    39.569    codecfsm/cs_reg[0]
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[8]/C
                         clock pessimism             -0.433    39.136    
                         clock uncertainty           -0.081    39.055    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.150    38.905    codecfsm/curstate_reg[8]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.841    

Slack (MET) :             36.841ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.871ns (24.249%)  route 2.721ns (75.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.259     2.064    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.194    39.569    codecfsm/cs_reg[0]
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[9]/C
                         clock pessimism             -0.433    39.136    
                         clock uncertainty           -0.081    39.055    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.150    38.905    codecfsm/curstate_reg[9]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.841    

Slack (MET) :             36.892ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.871ns (24.387%)  route 2.701ns (75.613%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.238     2.043    codecfsm/curstate[20]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.193    39.568    codecfsm/cs_reg[0]
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[0]/C
                         clock pessimism             -0.433    39.135    
                         clock uncertainty           -0.081    39.054    
    SLICE_X6Y111         FDRE (Setup_fdre_C_CE)      -0.119    38.935    codecfsm/curstate_reg[0]
  -------------------------------------------------------------------
                         required time                         38.935    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                 36.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.981%)  route 0.152ns (45.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.152    -0.251    clocks/lrclkgen/count[0]
    SLICE_X10Y108        LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  clocks/lrclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.206    clocks/lrclkgen/count_0[5]
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.194    -0.507    
                         clock uncertainty            0.081    -0.427    
    SLICE_X10Y108        FDRE (Hold_fdre_C_D)         0.121    -0.306    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.209ns (67.415%)  route 0.101ns (32.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.101    -0.279    clocks/lrclkgen/count[6]
    SLICE_X9Y108         LUT4 (Prop_lut4_I3_O)        0.045    -0.234 r  clocks/lrclkgen/count[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.234    clocks/lrclkgen/count_0[0]
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.218    -0.531    
                         clock uncertainty            0.081    -0.451    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.091    -0.360    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/start_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.154%)  route 0.102ns (32.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    -0.517    codecfsm/cs_reg[0]
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  codecfsm/curstate_reg[20]/Q
                         net (fo=5, routed)           0.102    -0.251    codecfsm/curstate[20]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  codecfsm/start_i_1/O
                         net (fo=1, routed)           0.000    -0.206    codecfsm/start_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  codecfsm/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.286    codecfsm/cs_reg[0]
    SLICE_X7Y111         FDRE                                         r  codecfsm/start_reg/C
                         clock pessimism             -0.218    -0.504    
                         clock uncertainty            0.081    -0.424    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.092    -0.332    codecfsm/start_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.718%)  route 0.125ns (40.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  codecfsm/count_reg[0]/Q
                         net (fo=8, routed)           0.125    -0.253    codecfsm/count_reg__0[0]
    SLICE_X4Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  codecfsm/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    codecfsm/p_0_in[5]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[5]/C
                         clock pessimism             -0.217    -0.506    
                         clock uncertainty            0.081    -0.426    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.092    -0.334    codecfsm/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.209%)  route 0.133ns (44.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    -0.517    codecfsm/cs_reg[0]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  codecfsm/curstate_reg[10]/Q
                         net (fo=5, routed)           0.133    -0.220    codecfsm/curstate[10]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.285    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.215    -0.500    
                         clock uncertainty            0.081    -0.420    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.070    -0.350    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.338%)  route 0.138ns (45.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.596    -0.516    codecfsm/cs_reg[0]
    SLICE_X6Y109         FDRE                                         r  codecfsm/curstate_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  codecfsm/curstate_reg[15]/Q
                         net (fo=5, routed)           0.138    -0.214    codecfsm/curstate[15]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.286    codecfsm/cs_reg[0]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[16]/C
                         clock pessimism             -0.215    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.063    -0.358    codecfsm/curstate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.232ns (69.036%)  route 0.104ns (30.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  codecfsm/count_reg[7]/Q
                         net (fo=4, routed)           0.104    -0.287    codecfsm/count_reg__0[7]
    SLICE_X5Y113         LUT5 (Prop_lut5_I3_O)        0.104    -0.183 r  codecfsm/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    codecfsm/p_0_in[9]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[9]/C
                         clock pessimism             -0.230    -0.519    
                         clock uncertainty            0.081    -0.439    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.107    -0.332    codecfsm/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.473%)  route 0.104ns (31.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  codecfsm/count_reg[7]/Q
                         net (fo=4, routed)           0.104    -0.287    codecfsm/count_reg__0[7]
    SLICE_X5Y113         LUT4 (Prop_lut4_I0_O)        0.098    -0.189 r  codecfsm/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    codecfsm/p_0_in[8]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[8]/C
                         clock pessimism             -0.230    -0.519    
                         clock uncertainty            0.081    -0.439    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.092    -0.347    codecfsm/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.854%)  route 0.170ns (48.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  codecfsm/count_reg[3]/Q
                         net (fo=5, routed)           0.170    -0.208    codecfsm/count_reg__0[3]
    SLICE_X4Y113         LUT5 (Prop_lut5_I2_O)        0.042    -0.166 r  codecfsm/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    codecfsm/p_0_in[4]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[4]/C
                         clock pessimism             -0.230    -0.519    
                         clock uncertainty            0.081    -0.439    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.107    -0.332    codecfsm/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.700%)  route 0.195ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.195    -0.185    clocks/lrclkgen/count[1]
    SLICE_X8Y108         LUT4 (Prop_lut4_I0_O)        0.045    -0.140 r  clocks/lrclkgen/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    clocks/lrclkgen/output_reg_i_1__0_n_0
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.194    -0.507    
                         clock uncertainty            0.081    -0.427    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.121    -0.306    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.874ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        3.411ns  (logic 0.638ns (18.706%)  route 2.773ns (81.294%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.684    42.471    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.568 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000    42.568    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -42.568    
  -------------------------------------------------------------------
                         slack                                 77.874    

Slack (MET) :             77.997ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        3.288ns  (logic 0.638ns (19.405%)  route 2.650ns (80.595%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.561    42.348    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.445 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000    42.445    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -42.445    
  -------------------------------------------------------------------
                         slack                                 77.997    

Slack (MET) :             78.179ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        3.103ns  (logic 0.638ns (20.559%)  route 2.465ns (79.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.376    42.164    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.261 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    42.261    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -42.261    
  -------------------------------------------------------------------
                         slack                                 78.179    

Slack (MET) :             78.226ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        3.058ns  (logic 0.638ns (20.862%)  route 2.420ns (79.138%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.331    42.119    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097    42.216 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000    42.216    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -42.216    
  -------------------------------------------------------------------
                         slack                                 78.226    

Slack (MET) :             78.231ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        3.051ns  (logic 0.638ns (20.908%)  route 2.413ns (79.092%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.324    42.112    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097    42.209 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    42.209    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -42.209    
  -------------------------------------------------------------------
                         slack                                 78.231    

Slack (MET) :             78.320ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.981ns  (logic 0.638ns (21.400%)  route 2.343ns (78.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.254    42.042    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.139 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000    42.139    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.035   120.459    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        120.459    
                         arrival time                         -42.139    
  -------------------------------------------------------------------
                         slack                                 78.320    

Slack (MET) :             78.324ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.979ns  (logic 0.638ns (21.414%)  route 2.341ns (78.586%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.252    42.040    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097    42.137 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000    42.137    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.037   120.461    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                        120.461    
                         arrival time                         -42.137    
  -------------------------------------------------------------------
                         slack                                 78.324    

Slack (MET) :             78.477ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.827ns  (logic 0.638ns (22.569%)  route 2.189ns (77.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.100    41.887    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I1_O)        0.097    41.984 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.984    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X1Y112         FDRE (Setup_fdre_C_D)        0.037   120.461    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        120.461    
                         arrival time                         -41.984    
  -------------------------------------------------------------------
                         slack                                 78.477    

Slack (MET) :             78.562ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.776ns  (logic 0.638ns (22.979%)  route 2.138ns (77.021%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/count_reg[0]/Q
                         net (fo=7, routed)           0.560    40.064    noisemaker/count[0]
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    40.161 r  noisemaker/state[1]_i_2/O
                         net (fo=5, routed)           0.529    40.691    noisemaker/state[1]_i_2_n_0
    SLICE_X1Y113         LUT5 (Prop_lut5_I3_O)        0.097    40.788 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.049    41.837    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X2Y111         LUT4 (Prop_lut4_I1_O)        0.097    41.934 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    41.934    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X2Y111         FDRE (Setup_fdre_C_D)        0.072   120.496    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        120.496    
                         arrival time                         -41.934    
  -------------------------------------------------------------------
                         slack                                 78.562    

Slack (MET) :             78.651ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.653ns  (logic 0.638ns (24.050%)  route 2.015ns (75.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 120.950 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.532ns = ( 39.158 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.293    39.158    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.347    39.505 r  noisemaker/state_reg[1]/Q
                         net (fo=9, routed)           0.760    40.264    noisemaker/state[1]
    SLICE_X0Y113         LUT3 (Prop_lut3_I0_O)        0.097    40.361 r  noisemaker/count[4]_i_3/O
                         net (fo=5, routed)           0.430    40.791    noisemaker/count[4]_i_3_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.097    40.888 r  noisemaker/shiftreg[23]_i_3/O
                         net (fo=19, routed)          0.826    41.713    noisemaker/shiftreg[23]_i_3_n_0
    SLICE_X3Y112         LUT4 (Prop_lut4_I3_O)        0.097    41.810 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.810    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196   120.950    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.515    
                         clock uncertainty           -0.091   120.424    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.037   120.461    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        120.461    
                         arrival time                         -41.810    
  -------------------------------------------------------------------
                         slack                                 78.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.354%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.081    40.420    noisemaker/p_1_in[18]
    SLICE_X3Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.465 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.465    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.219    40.185    
                         clock uncertainty            0.091    40.276    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.098    40.374    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.374    
                         arrival time                          40.465    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.191ns (61.273%)  route 0.121ns (38.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/state_reg[1]/Q
                         net (fo=9, routed)           0.121    40.438    noisemaker/state[1]
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.045    40.483 r  noisemaker/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    40.483    noisemaker/count[0]_i_1__1_n_0
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.219    40.184    
                         clock uncertainty            0.091    40.275    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.098    40.373    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.373    
                         arrival time                          40.483    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.350ns  (logic 0.212ns (60.493%)  route 0.138ns (39.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/shiftreg_reg[22]/Q
                         net (fo=1, routed)           0.138    40.478    noisemaker/p_1_in[23]
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.045    40.523 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=1, routed)           0.000    40.523    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.401    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.401    
                         arrival time                          40.523    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.224%)  route 0.143ns (42.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.146    40.317 f  noisemaker/state_reg[0]/Q
                         net (fo=9, routed)           0.143    40.460    noisemaker/state[0]
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.045    40.505 r  noisemaker/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000    40.505    noisemaker/shiftreg[4]_i_1_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.099    40.376    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.376    
                         arrival time                          40.505    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.833%)  route 0.145ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[4]/Q
                         net (fo=11, routed)          0.145    40.463    noisemaker/count[4]
    SLICE_X1Y114         LUT6 (Prop_lut6_I3_O)        0.045    40.508 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.508    noisemaker/stop_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.099    40.376    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.376    
                         arrival time                          40.508    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.810%)  route 0.145ns (43.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[1]/Q
                         net (fo=6, routed)           0.145    40.463    noisemaker/count[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.508 r  noisemaker/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    40.508    noisemaker/count[2]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.098    40.375    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -40.375    
                         arrival time                          40.508    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.392ns  (logic 0.191ns (48.680%)  route 0.201ns (51.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[9]/Q
                         net (fo=1, routed)           0.201    40.520    noisemaker/p_1_in[10]
    SLICE_X2Y111         LUT4 (Prop_lut4_I2_O)        0.045    40.565 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    40.565    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.212    
                         clock uncertainty            0.091    40.303    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.427    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.427    
                         arrival time                          40.565    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.372ns  (logic 0.191ns (51.372%)  route 0.181ns (48.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[16]/Q
                         net (fo=1, routed)           0.181    40.500    noisemaker/p_1_in[17]
    SLICE_X2Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.545 r  noisemaker/shiftreg[17]_i_1/O
                         net (fo=1, routed)           0.000    40.545    noisemaker/shiftreg[17]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.187    
                         clock uncertainty            0.091    40.278    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.124    40.402    noisemaker/shiftreg_reg[17]
  -------------------------------------------------------------------
                         required time                        -40.402    
                         arrival time                          40.545    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.379ns  (logic 0.191ns (50.342%)  route 0.188ns (49.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/shiftreg_reg[4]/Q
                         net (fo=1, routed)           0.188    40.506    noisemaker/p_1_in[5]
    SLICE_X4Y112         LUT4 (Prop_lut4_I2_O)        0.045    40.551 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    40.551    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.207    
                         clock uncertainty            0.091    40.298    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.098    40.396    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.396    
                         arrival time                          40.551    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.346ns  (logic 0.191ns (55.245%)  route 0.155ns (44.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 40.402 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/count_reg[4]/Q
                         net (fo=11, routed)          0.155    40.472    noisemaker/count[4]
    SLICE_X0Y115         LUT6 (Prop_lut6_I3_O)        0.045    40.517 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    40.517    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.865    40.402    noisemaker/JA_OBUF[0]
    SLICE_X0Y115         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.231    40.171    
                         clock uncertainty            0.091    40.262    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.099    40.361    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.361    
                         arrival time                          40.517    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.802ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.587ns (16.236%)  route 3.029ns (83.764%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.684     1.930    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097     2.027 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.027    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037    38.829    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                 36.802    

Slack (MET) :             36.925ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.587ns (16.807%)  route 2.906ns (83.193%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.561     1.807    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097     1.904 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.904    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037    38.829    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                 36.925    

Slack (MET) :             37.094ns  (required time - arrival time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.587ns (17.745%)  route 2.721ns (82.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.293    -1.532    tone/JA_OBUF[0]
    SLICE_X2Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.393    -1.139 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          1.640     0.501    tone/index_reg_n_0_[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I1_O)        0.097     0.598 r  tone/g0_b22/O
                         net (fo=1, routed)           1.081     1.679    noisemaker/out[18]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.776 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.776    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.075    38.870    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         38.870    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                 37.094    

Slack (MET) :             37.107ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.535ns (16.459%)  route 2.715ns (83.541%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.599     0.410    tone/index_reg_n_0_[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.507 r  tone/g0_b7/O
                         net (fo=1, routed)           1.117     1.623    noisemaker/out[3]
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.097     1.720 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.720    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035    38.827    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                 37.107    

Slack (MET) :             37.154ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.587ns (17.990%)  route 2.676ns (82.010%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.331     1.578    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097     1.675 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.675    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.037    38.829    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                 37.154    

Slack (MET) :             37.159ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.587ns (18.027%)  route 2.669ns (81.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.324     1.571    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097     1.668 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.668    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.035    38.827    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                 37.159    

Slack (MET) :             37.202ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.535ns (16.931%)  route 2.625ns (83.069%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.669     0.480    tone/index_reg_n_0_[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.577 r  tone/g0_b19/O
                         net (fo=1, routed)           0.956     1.533    noisemaker/out[15]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.630 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.630    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.037    38.832    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                 37.202    

Slack (MET) :             37.226ns  (required time - arrival time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.535ns (17.069%)  route 2.599ns (82.931%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          1.664     0.475    tone/index_reg_n_0_[3]
    SLICE_X1Y111         LUT6 (Prop_lut6_I3_O)        0.097     0.572 r  tone/g0_b15/O
                         net (fo=1, routed)           0.935     1.507    noisemaker/out[11]
    SLICE_X1Y111         LUT4 (Prop_lut4_I0_O)        0.097     1.604 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.604    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.035    38.830    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                 37.226    

Slack (MET) :             37.236ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.587ns (18.435%)  route 2.597ns (81.565%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.252     1.499    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097     1.596 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.596    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.037    38.832    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                          -1.596    
  -------------------------------------------------------------------
                         slack                                 37.236    

Slack (MET) :             37.306ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.535ns (17.517%)  route 2.519ns (82.483%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.670     0.481    tone/index_reg_n_0_[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.578 r  tone/g0_b18/O
                         net (fo=1, routed)           0.849     1.427    noisemaker/out[14]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.524 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.524    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.035    38.830    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                 37.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.829ns  (logic 0.231ns (27.859%)  route 0.598ns (72.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.280    40.594    tone/index_reg_n_0_[2]
    SLICE_X4Y112         LUT6 (Prop_lut6_I2_O)        0.045    40.639 r  tone/g0_b21/O
                         net (fo=1, routed)           0.318    40.957    noisemaker/out[17]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.002 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.002    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.002    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.856%)  route 0.662ns (74.144%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.310    40.624    tone/index_reg_n_0_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.669 r  tone/g0_b6/O
                         net (fo=1, routed)           0.352    41.021    noisemaker/out[2]
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.066 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000    41.066    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.786    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        -40.786    
                         arrival time                          41.066    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.859%)  route 0.662ns (74.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.309    40.623    tone/index_reg_n_0_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.668 r  tone/g0_b5/O
                         net (fo=1, routed)           0.353    41.021    noisemaker/out[1]
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.066 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    41.066    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.098    40.785    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.785    
                         arrival time                          41.066    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.574%)  route 0.717ns (77.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 40.145 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    40.145    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    40.309 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          0.717    41.026    noisemaker/JA_OBUF[1]
    SLICE_X1Y114         LUT6 (Prop_lut6_I1_O)        0.045    41.071 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    41.071    noisemaker/stop_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.099    40.788    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.788    
                         arrival time                          41.071    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.420%)  route 0.678ns (74.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.406    40.719    tone/index_reg_n_0_[0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.045    40.764 r  tone/g0_b20/O
                         net (fo=1, routed)           0.272    41.036    noisemaker/out[16]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.081 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    41.081    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.081    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.088%)  route 0.690ns (74.912%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.424    40.737    tone/index_reg_n_0_[0]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.045    40.782 r  tone/g0_b12/O
                         net (fo=1, routed)           0.266    41.048    noisemaker/out[8]
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.093 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.093    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.093    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.950ns  (logic 0.231ns (24.326%)  route 0.719ns (75.674%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.364    40.678    tone/index_reg_n_0_[3]
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.045    40.723 r  tone/g0_b10/O
                         net (fo=1, routed)           0.355    41.077    noisemaker/out[6]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.045    41.122 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    41.122    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.816    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.816    
                         arrival time                          41.122    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.941ns  (logic 0.231ns (24.560%)  route 0.710ns (75.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.422    40.736    tone/index_reg_n_0_[0]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.045    40.781 r  tone/g0_b14/O
                         net (fo=1, routed)           0.287    41.068    noisemaker/out[10]
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.113 r  noisemaker/shiftreg[14]_i_1/O
                         net (fo=1, routed)           0.000    41.113    noisemaker/shiftreg[14]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.113    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        1.041ns  (logic 0.231ns (22.191%)  route 0.810ns (77.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.343    40.656    tone/index_reg_n_0_[0]
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.045    40.701 r  tone/g0_b9/O
                         net (fo=1, routed)           0.467    41.168    noisemaker/out[5]
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.045    41.213 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000    41.213    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.788    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                        -40.788    
                         arrival time                          41.213    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        1.090ns  (logic 0.254ns (23.312%)  route 0.836ns (76.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.594    40.171    tone/JA_OBUF[0]
    SLICE_X2Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    40.335 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.481    40.816    tone/index_reg_n_0_[1]
    SLICE_X2Y113         LUT6 (Prop_lut6_I1_O)        0.045    40.861 r  tone/g0_b23/O
                         net (fo=1, routed)           0.355    41.216    noisemaker/out[19]
    SLICE_X2Y113         LUT4 (Prop_lut4_I0_O)        0.045    41.261 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=1, routed)           0.000    41.261    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.813    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.813    
                         arrival time                          41.261    
  -------------------------------------------------------------------
                         slack                                  0.448    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.802ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.587ns (16.236%)  route 3.029ns (83.764%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.684     1.930    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097     2.027 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.027    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037    38.829    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                 36.802    

Slack (MET) :             36.925ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.587ns (16.807%)  route 2.906ns (83.193%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.561     1.807    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.097     1.904 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.904    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037    38.829    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                 36.925    

Slack (MET) :             37.094ns  (required time - arrival time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.587ns (17.745%)  route 2.721ns (82.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.293    -1.532    tone/JA_OBUF[0]
    SLICE_X2Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.393    -1.139 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          1.640     0.501    tone/index_reg_n_0_[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I1_O)        0.097     0.598 r  tone/g0_b22/O
                         net (fo=1, routed)           1.081     1.679    noisemaker/out[18]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.776 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.776    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.075    38.870    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         38.870    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                 37.094    

Slack (MET) :             37.107ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.535ns (16.459%)  route 2.715ns (83.541%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.599     0.410    tone/index_reg_n_0_[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.507 r  tone/g0_b7/O
                         net (fo=1, routed)           1.117     1.623    noisemaker/out[3]
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.097     1.720 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.720    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035    38.827    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                 37.107    

Slack (MET) :             37.154ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.587ns (17.990%)  route 2.676ns (82.010%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.331     1.578    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097     1.675 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.675    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.037    38.829    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                 37.154    

Slack (MET) :             37.159ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.587ns (18.027%)  route 2.669ns (81.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.324     1.571    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.097     1.668 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.668    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.035    38.827    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                 37.159    

Slack (MET) :             37.202ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.535ns (16.931%)  route 2.625ns (83.069%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.669     0.480    tone/index_reg_n_0_[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.577 r  tone/g0_b19/O
                         net (fo=1, routed)           0.956     1.533    noisemaker/out[15]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.630 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.630    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.037    38.832    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                 37.202    

Slack (MET) :             37.226ns  (required time - arrival time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.535ns (17.069%)  route 2.599ns (82.931%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          1.664     0.475    tone/index_reg_n_0_[3]
    SLICE_X1Y111         LUT6 (Prop_lut6_I3_O)        0.097     0.572 r  tone/g0_b15/O
                         net (fo=1, routed)           0.935     1.507    noisemaker/out[11]
    SLICE_X1Y111         LUT4 (Prop_lut4_I0_O)        0.097     1.604 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.604    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.035    38.830    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                 37.226    

Slack (MET) :             37.236ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.587ns (18.435%)  route 2.597ns (81.565%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.237    -1.588    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.393    -1.195 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          1.345     0.150    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.097     0.247 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=19, routed)          1.252     1.499    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I1_O)        0.097     1.596 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.596    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X1Y111         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.037    38.832    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                          -1.596    
  -------------------------------------------------------------------
                         slack                                 37.236    

Slack (MET) :             37.306ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.535ns (17.517%)  route 2.519ns (82.483%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X5Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.341    -1.189 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.670     0.481    tone/index_reg_n_0_[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.097     0.578 r  tone/g0_b18/O
                         net (fo=1, routed)           0.849     1.427    noisemaker/out[14]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.097     1.524 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.524    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.196    39.571    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.035    38.830    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                 37.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.829ns  (logic 0.231ns (27.859%)  route 0.598ns (72.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.280    40.594    tone/index_reg_n_0_[2]
    SLICE_X4Y112         LUT6 (Prop_lut6_I2_O)        0.045    40.639 r  tone/g0_b21/O
                         net (fo=1, routed)           0.318    40.957    noisemaker/out[17]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.002 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.002    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.002    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.856%)  route 0.662ns (74.144%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.310    40.624    tone/index_reg_n_0_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.669 r  tone/g0_b6/O
                         net (fo=1, routed)           0.352    41.021    noisemaker/out[2]
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.066 r  noisemaker/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000    41.066    noisemaker/shiftreg[6]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.786    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        -40.786    
                         arrival time                          41.066    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.859%)  route 0.662ns (74.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.309    40.623    tone/index_reg_n_0_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.668 r  tone/g0_b5/O
                         net (fo=1, routed)           0.353    41.021    noisemaker/out[1]
    SLICE_X4Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.066 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    41.066    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.098    40.785    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.785    
                         arrival time                          41.066    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.574%)  route 0.717ns (77.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 40.145 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    40.145    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    40.309 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=15, routed)          0.717    41.026    noisemaker/JA_OBUF[1]
    SLICE_X1Y114         LUT6 (Prop_lut6_I1_O)        0.045    41.071 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    41.071    noisemaker/stop_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.099    40.788    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.788    
                         arrival time                          41.071    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.420%)  route 0.678ns (74.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.406    40.719    tone/index_reg_n_0_[0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.045    40.764 r  tone/g0_b20/O
                         net (fo=1, routed)           0.272    41.036    noisemaker/out[16]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.081 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    41.081    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X3Y112         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.081    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.088%)  route 0.690ns (74.912%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.424    40.737    tone/index_reg_n_0_[0]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.045    40.782 r  tone/g0_b12/O
                         net (fo=1, routed)           0.266    41.048    noisemaker/out[8]
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.093 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.093    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.093    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 tone/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.950ns  (logic 0.231ns (24.326%)  route 0.719ns (75.674%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[3]/Q
                         net (fo=23, routed)          0.364    40.678    tone/index_reg_n_0_[3]
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.045    40.723 r  tone/g0_b10/O
                         net (fo=1, routed)           0.355    41.077    noisemaker/out[6]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.045    41.122 r  noisemaker/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000    41.122    noisemaker/shiftreg[10]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.816    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.816    
                         arrival time                          41.122    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.941ns  (logic 0.231ns (24.560%)  route 0.710ns (75.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.422    40.736    tone/index_reg_n_0_[0]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.045    40.781 r  tone/g0_b14/O
                         net (fo=1, routed)           0.287    41.068    noisemaker/out[10]
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.045    41.113 r  noisemaker/shiftreg[14]_i_1/O
                         net (fo=1, routed)           0.000    41.113    noisemaker/shiftreg[14]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X1Y112         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.113    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        1.041ns  (logic 0.231ns (22.191%)  route 0.810ns (77.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.343    40.656    tone/index_reg_n_0_[0]
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.045    40.701 r  tone/g0_b9/O
                         net (fo=1, routed)           0.467    41.168    noisemaker/out[5]
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.045    41.213 r  noisemaker/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000    41.213    noisemaker/shiftreg[9]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.788    noisemaker/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                        -40.788    
                         arrival time                          41.213    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        1.090ns  (logic 0.254ns (23.312%)  route 0.836ns (76.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.594    40.171    tone/JA_OBUF[0]
    SLICE_X2Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    40.335 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.481    40.816    tone/index_reg_n_0_[1]
    SLICE_X2Y113         LUT6 (Prop_lut6_I1_O)        0.045    40.861 r  tone/g0_b23/O
                         net (fo=1, routed)           0.355    41.216    noisemaker/out[19]
    SLICE_X2Y113         LUT4 (Prop_lut4_I0_O)        0.045    41.261 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=1, routed)           0.000    41.261    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.813    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.813    
                         arrival time                          41.261    
  -------------------------------------------------------------------
                         slack                                  0.448    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  mclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[17]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[17]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[2]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X4Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[2]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X4Y109         FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X4Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.758ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.871ns (23.695%)  route 2.805ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.343     2.148    codecfsm/curstate[20]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X5Y109         FDRE                                         r  codecfsm/curstate_reg[4]/C
                         clock pessimism             -0.433    39.137    
                         clock uncertainty           -0.081    39.056    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.906    codecfsm/curstate_reg[4]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 36.758    

Slack (MET) :             36.764ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.081    39.081    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.931    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.764    

Slack (MET) :             36.764ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[6]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.081    39.081    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.931    codecfsm/curstate_reg[6]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.764    

Slack (MET) :             36.764ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.871ns (23.571%)  route 2.824ns (76.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     2.167    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.195    39.570    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[7]/C
                         clock pessimism             -0.408    39.162    
                         clock uncertainty           -0.081    39.081    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.150    38.931    codecfsm/curstate_reg[7]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.764    

Slack (MET) :             36.841ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.871ns (24.249%)  route 2.721ns (75.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.259     2.064    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.194    39.569    codecfsm/cs_reg[0]
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[8]/C
                         clock pessimism             -0.433    39.136    
                         clock uncertainty           -0.081    39.055    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.150    38.905    codecfsm/curstate_reg[8]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.841    

Slack (MET) :             36.841ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.871ns (24.249%)  route 2.721ns (75.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 39.569 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.259     2.064    codecfsm/curstate[20]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.194    39.569    codecfsm/cs_reg[0]
    SLICE_X7Y110         FDRE                                         r  codecfsm/curstate_reg[9]/C
                         clock pessimism             -0.433    39.136    
                         clock uncertainty           -0.081    39.055    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.150    38.905    codecfsm/curstate_reg[9]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.841    

Slack (MET) :             36.892ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.871ns (24.387%)  route 2.701ns (75.613%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.297    -1.528    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.341    -1.187 r  codecfsm/curstate_reg[11]/Q
                         net (fo=6, routed)           0.851    -0.336    codecfsm/curstate[11]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.097    -0.239 r  codecfsm/data[0]_i_4/O
                         net (fo=3, routed)           0.454     0.215    codecfsm/data[0]_i_4_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I3_O)        0.097     0.312 r  codecfsm/curstate[20]_i_10/O
                         net (fo=1, routed)           0.863     1.175    codecfsm/curstate[20]_i_10_n_0
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.097     1.272 r  codecfsm/curstate[20]_i_7/O
                         net (fo=1, routed)           0.294     1.566    codecfsm/curstate[20]_i_7_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.239     1.805 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.238     2.043    codecfsm/curstate[20]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.193    39.568    codecfsm/cs_reg[0]
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[0]/C
                         clock pessimism             -0.433    39.135    
                         clock uncertainty           -0.081    39.054    
    SLICE_X6Y111         FDRE (Setup_fdre_C_CE)      -0.119    38.935    codecfsm/curstate_reg[0]
  -------------------------------------------------------------------
                         required time                         38.935    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                 36.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.981%)  route 0.152ns (45.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.152    -0.251    clocks/lrclkgen/count[0]
    SLICE_X10Y108        LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  clocks/lrclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.206    clocks/lrclkgen/count_0[5]
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.194    -0.507    
                         clock uncertainty            0.081    -0.427    
    SLICE_X10Y108        FDRE (Hold_fdre_C_D)         0.121    -0.306    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.209ns (67.415%)  route 0.101ns (32.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.101    -0.279    clocks/lrclkgen/count[6]
    SLICE_X9Y108         LUT4 (Prop_lut4_I3_O)        0.045    -0.234 r  clocks/lrclkgen/count[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.234    clocks/lrclkgen/count_0[0]
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X9Y108         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.218    -0.531    
                         clock uncertainty            0.081    -0.451    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.091    -0.360    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/start_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.154%)  route 0.102ns (32.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    -0.517    codecfsm/cs_reg[0]
    SLICE_X6Y111         FDRE                                         r  codecfsm/curstate_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  codecfsm/curstate_reg[20]/Q
                         net (fo=5, routed)           0.102    -0.251    codecfsm/curstate[20]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  codecfsm/start_i_1/O
                         net (fo=1, routed)           0.000    -0.206    codecfsm/start_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  codecfsm/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.286    codecfsm/cs_reg[0]
    SLICE_X7Y111         FDRE                                         r  codecfsm/start_reg/C
                         clock pessimism             -0.218    -0.504    
                         clock uncertainty            0.081    -0.424    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.092    -0.332    codecfsm/start_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.718%)  route 0.125ns (40.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  codecfsm/count_reg[0]/Q
                         net (fo=8, routed)           0.125    -0.253    codecfsm/count_reg__0[0]
    SLICE_X4Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  codecfsm/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    codecfsm/p_0_in[5]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[5]/C
                         clock pessimism             -0.217    -0.506    
                         clock uncertainty            0.081    -0.426    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.092    -0.334    codecfsm/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.209%)  route 0.133ns (44.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.595    -0.517    codecfsm/cs_reg[0]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  codecfsm/curstate_reg[10]/Q
                         net (fo=5, routed)           0.133    -0.220    codecfsm/curstate[10]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.285    codecfsm/cs_reg[0]
    SLICE_X7Y109         FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.215    -0.500    
                         clock uncertainty            0.081    -0.420    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.070    -0.350    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.338%)  route 0.138ns (45.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.596    -0.516    codecfsm/cs_reg[0]
    SLICE_X6Y109         FDRE                                         r  codecfsm/curstate_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  codecfsm/curstate_reg[15]/Q
                         net (fo=5, routed)           0.138    -0.214    codecfsm/curstate[15]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.866    -0.286    codecfsm/cs_reg[0]
    SLICE_X6Y110         FDRE                                         r  codecfsm/curstate_reg[16]/C
                         clock pessimism             -0.215    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.063    -0.358    codecfsm/curstate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.232ns (69.036%)  route 0.104ns (30.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  codecfsm/count_reg[7]/Q
                         net (fo=4, routed)           0.104    -0.287    codecfsm/count_reg__0[7]
    SLICE_X5Y113         LUT5 (Prop_lut5_I3_O)        0.104    -0.183 r  codecfsm/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    codecfsm/p_0_in[9]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[9]/C
                         clock pessimism             -0.230    -0.519    
                         clock uncertainty            0.081    -0.439    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.107    -0.332    codecfsm/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.473%)  route 0.104ns (31.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  codecfsm/count_reg[7]/Q
                         net (fo=4, routed)           0.104    -0.287    codecfsm/count_reg__0[7]
    SLICE_X5Y113         LUT4 (Prop_lut4_I0_O)        0.098    -0.189 r  codecfsm/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    codecfsm/p_0_in[8]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X5Y113         FDRE                                         r  codecfsm/count_reg[8]/C
                         clock pessimism             -0.230    -0.519    
                         clock uncertainty            0.081    -0.439    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.092    -0.347    codecfsm/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.854%)  route 0.170ns (48.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593    -0.519    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  codecfsm/count_reg[3]/Q
                         net (fo=5, routed)           0.170    -0.208    codecfsm/count_reg__0[3]
    SLICE_X4Y113         LUT5 (Prop_lut5_I2_O)        0.042    -0.166 r  codecfsm/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    codecfsm/p_0_in[4]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.863    -0.289    codecfsm/cs_reg[0]
    SLICE_X4Y113         FDRE                                         r  codecfsm/count_reg[4]/C
                         clock pessimism             -0.230    -0.519    
                         clock uncertainty            0.081    -0.439    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.107    -0.332    codecfsm/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.700%)  route 0.195ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.568    -0.544    clocks/lrclkgen/CLK
    SLICE_X10Y108        FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.195    -0.185    clocks/lrclkgen/count[1]
    SLICE_X8Y108         LUT4 (Prop_lut4_I0_O)        0.045    -0.140 r  clocks/lrclkgen/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    clocks/lrclkgen/output_reg_i_1__0_n_0
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838    -0.313    clocks/lrclkgen/CLK
    SLICE_X8Y108         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.194    -0.507    
                         clock uncertainty            0.081    -0.427    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.121    -0.306    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.166    





