{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574415947424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574415947436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 17:45:47 2019 " "Processing started: Fri Nov 22 17:45:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574415947436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574415947436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midterm -c midterm " "Command: quartus_map --read_settings_files=on --write_settings_files=off midterm -c midterm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574415947436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574415948633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574415948633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midterm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file midterm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 midterm " "Found entity 1: midterm" {  } { { "midterm.bdf" "" { Schematic "C:/midterm/midterm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574415965379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574415965379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "999.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 999.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 999 " "Found entity 1: 999" {  } { { "999.bdf" "" { Schematic "C:/midterm/999.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574415965390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574415965390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.bdf" "" { Schematic "C:/midterm/bcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574415965399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574415965399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mod6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mod6 " "Found entity 1: mod6" {  } { { "mod6.bdf" "" { Schematic "C:/midterm/mod6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574415965402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574415965402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div_1khz.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div_1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div_1KHz " "Found entity 1: freq_div_1KHz" {  } { { "freq_div_1KHz.v" "" { Text "C:/midterm/freq_div_1KHz.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574415965417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574415965417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "seg_7.v" "" { Text "C:/midterm/seg_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574415965421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574415965421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulser.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pulser.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulser " "Found entity 1: pulser" {  } { { "pulser.bdf" "" { Schematic "C:/midterm/pulser.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574415965433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574415965433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "midterm " "Elaborating entity \"midterm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574415965530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7:inst " "Elaborating entity \"seg_7\" for hierarchy \"seg_7:inst\"" {  } { { "midterm.bdf" "inst" { Schematic "C:/midterm/midterm.bdf" { { 96 1768 1952 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574415965584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:inst13 " "Elaborating entity \"bcd\" for hierarchy \"bcd:inst13\"" {  } { { "midterm.bdf" "inst13" { Schematic "C:/midterm/midterm.bdf" { { -216 1280 1416 -88 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574415965591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulser pulser:inst2 " "Elaborating entity \"pulser\" for hierarchy \"pulser:inst2\"" {  } { { "midterm.bdf" "inst2" { Schematic "C:/midterm/midterm.bdf" { { -184 640 792 -56 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574415965593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "999 pulser:inst2\|999:inst28 " "Elaborating entity \"999\" for hierarchy \"pulser:inst2\|999:inst28\"" {  } { { "pulser.bdf" "inst28" { Schematic "C:/midterm/pulser.bdf" { { 728 1848 1944 952 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574415965604 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst10 " "Block or symbol \"VCC\" of instance \"inst10\" overlaps another block or symbol" {  } { { "999.bdf" "" { Schematic "C:/midterm/999.bdf" { { 56 280 296 88 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574415965606 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst11 " "Block or symbol \"VCC\" of instance \"inst11\" overlaps another block or symbol" {  } { { "999.bdf" "" { Schematic "C:/midterm/999.bdf" { { 136 280 296 168 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574415965606 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst12 " "Block or symbol \"VCC\" of instance \"inst12\" overlaps another block or symbol" {  } { { "999.bdf" "" { Schematic "C:/midterm/999.bdf" { { 216 280 296 248 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574415965606 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst13 " "Block or symbol \"VCC\" of instance \"inst13\" overlaps another block or symbol" {  } { { "999.bdf" "" { Schematic "C:/midterm/999.bdf" { { 448 280 296 480 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574415965607 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst14 " "Block or symbol \"VCC\" of instance \"inst14\" overlaps another block or symbol" {  } { { "999.bdf" "" { Schematic "C:/midterm/999.bdf" { { 520 280 296 552 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574415965607 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst15 " "Block or symbol \"VCC\" of instance \"inst15\" overlaps another block or symbol" {  } { { "999.bdf" "" { Schematic "C:/midterm/999.bdf" { { 592 280 296 624 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574415965607 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst16 " "Block or symbol \"VCC\" of instance \"inst16\" overlaps another block or symbol" {  } { { "999.bdf" "" { Schematic "C:/midterm/999.bdf" { { 664 280 296 696 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574415965607 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst17 " "Block or symbol \"VCC\" of instance \"inst17\" overlaps another block or symbol" {  } { { "999.bdf" "" { Schematic "C:/midterm/999.bdf" { { 736 280 296 768 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574415965607 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst18 " "Block or symbol \"GND\" of instance \"inst18\" overlaps another block or symbol" {  } { { "999.bdf" "" { Schematic "C:/midterm/999.bdf" { { 296 264 296 328 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574415965607 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst19 " "Block or symbol \"GND\" of instance \"inst19\" overlaps another block or symbol" {  } { { "999.bdf" "" { Schematic "C:/midterm/999.bdf" { { 368 264 296 400 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574415965607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div_1KHz freq_div_1KHz:inst4 " "Elaborating entity \"freq_div_1KHz\" for hierarchy \"freq_div_1KHz:inst4\"" {  } { { "midterm.bdf" "inst4" { Schematic "C:/midterm/midterm.bdf" { { 264 200 352 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574415965613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 freq_div_1KHz.v(52) " "Verilog HDL assignment warning at freq_div_1KHz.v(52): truncated value with size 32 to match size of target (28)" {  } { { "freq_div_1KHz.v" "" { Text "C:/midterm/freq_div_1KHz.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574415965614 "|freq_div_1KHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod6 mod6:inst16 " "Elaborating entity \"mod6\" for hierarchy \"mod6:inst16\"" {  } { { "midterm.bdf" "inst16" { Schematic "C:/midterm/midterm.bdf" { { 272 1264 1400 400 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574415965623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574415966572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574415967622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574415967622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574415967862 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574415967862 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574415967862 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574415967862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574415967994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 17:46:07 2019 " "Processing ended: Fri Nov 22 17:46:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574415967994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574415967994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574415967994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574415967994 ""}
