Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:20:37 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : bgm
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 a0_add/u1/fracta_lt_fractb_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a0_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.253     0.585    a0_add/u1/clock_IBUF_BUFG
                                                                      r  a0_add/u1/fracta_lt_fractb_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  a0_add/u1/fracta_lt_fractb_reg/Q
                         net (fo=1, unplaced)         0.099     0.802    a0_add/u1/fracta_lt_fractb
                                                                      r  a0_add/u1/nan_sign_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.830 r  a0_add/u1/nan_sign_i_1/O
                         net (fo=1, unplaced)         0.000     0.830    a0_add/u1/n_44_nan_sign_i_1
                         FDRE                                         r  a0_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.267     0.781    a0_add/u1/clock_IBUF_BUFG
                                                                      r  a0_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    a0_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 a1_add/u1/fracta_lt_fractb_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.253     0.585    a1_add/u1/clock_IBUF_BUFG
                                                                      r  a1_add/u1/fracta_lt_fractb_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  a1_add/u1/fracta_lt_fractb_reg/Q
                         net (fo=1, unplaced)         0.099     0.802    a1_add/u1/fracta_lt_fractb
                                                                      r  a1_add/u1/nan_sign_i_1__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.830 r  a1_add/u1/nan_sign_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.830    a1_add/u1/n_44_nan_sign_i_1__0
                         FDRE                                         r  a1_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.267     0.781    a1_add/u1/clock_IBUF_BUFG
                                                                      r  a1_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    a1_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 a2_add/u1/fracta_lt_fractb_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a2_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.253     0.585    a2_add/u1/clock_IBUF_BUFG
                                                                      r  a2_add/u1/fracta_lt_fractb_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  a2_add/u1/fracta_lt_fractb_reg/Q
                         net (fo=1, unplaced)         0.099     0.802    a2_add/u1/fracta_lt_fractb
                                                                      r  a2_add/u1/nan_sign_i_1__1/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.830 r  a2_add/u1/nan_sign_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.830    a2_add/u1/n_44_nan_sign_i_1__1
                         FDRE                                         r  a2_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.267     0.781    a2_add/u1/clock_IBUF_BUFG
                                                                      r  a2_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    a2_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 a3_add/u1/fracta_lt_fractb_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a3_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.253     0.585    a3_add/u1/clock_IBUF_BUFG
                                                                      r  a3_add/u1/fracta_lt_fractb_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  a3_add/u1/fracta_lt_fractb_reg/Q
                         net (fo=1, unplaced)         0.099     0.802    a3_add/u1/fracta_lt_fractb
                                                                      r  a3_add/u1/nan_sign_i_1__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.830 r  a3_add/u1/nan_sign_i_1__2/O
                         net (fo=1, unplaced)         0.000     0.830    a3_add/u1/n_44_nan_sign_i_1__2
                         FDRE                                         r  a3_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.267     0.781    a3_add/u1/clock_IBUF_BUFG
                                                                      r  a3_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    a3_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 a4_add/u1/fracta_lt_fractb_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a4_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.253     0.585    a4_add/u1/clock_IBUF_BUFG
                                                                      r  a4_add/u1/fracta_lt_fractb_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  a4_add/u1/fracta_lt_fractb_reg/Q
                         net (fo=1, unplaced)         0.099     0.802    a4_add/u1/fracta_lt_fractb
                                                                      r  a4_add/u1/nan_sign_i_1__3/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.830 r  a4_add/u1/nan_sign_i_1__3/O
                         net (fo=1, unplaced)         0.000     0.830    a4_add/u1/n_44_nan_sign_i_1__3
                         FDRE                                         r  a4_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.267     0.781    a4_add/u1/clock_IBUF_BUFG
                                                                      r  a4_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    a4_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 a5_add/u1/fracta_lt_fractb_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a5_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.253     0.585    a5_add/u1/clock_IBUF_BUFG
                                                                      r  a5_add/u1/fracta_lt_fractb_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  a5_add/u1/fracta_lt_fractb_reg/Q
                         net (fo=1, unplaced)         0.099     0.802    a5_add/u1/fracta_lt_fractb
                                                                      r  a5_add/u1/nan_sign_i_1__4/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.830 r  a5_add/u1/nan_sign_i_1__4/O
                         net (fo=1, unplaced)         0.000     0.830    a5_add/u1/n_44_nan_sign_i_1__4
                         FDRE                                         r  a5_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.267     0.781    a5_add/u1/clock_IBUF_BUFG
                                                                      r  a5_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    a5_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 a6_add/u1/fracta_lt_fractb_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a6_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.253     0.585    a6_add/u1/clock_IBUF_BUFG
                                                                      r  a6_add/u1/fracta_lt_fractb_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  a6_add/u1/fracta_lt_fractb_reg/Q
                         net (fo=1, unplaced)         0.099     0.802    a6_add/u1/fracta_lt_fractb
                                                                      r  a6_add/u1/nan_sign_i_1__5/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.830 r  a6_add/u1/nan_sign_i_1__5/O
                         net (fo=1, unplaced)         0.000     0.830    a6_add/u1/n_44_nan_sign_i_1__5
                         FDRE                                         r  a6_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.267     0.781    a6_add/u1/clock_IBUF_BUFG
                                                                      r  a6_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    a6_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 a7_add/u1/fracta_lt_fractb_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a7_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.253     0.585    a7_add/u1/clock_IBUF_BUFG
                                                                      r  a7_add/u1/fracta_lt_fractb_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  a7_add/u1/fracta_lt_fractb_reg/Q
                         net (fo=1, unplaced)         0.099     0.802    a7_add/u1/fracta_lt_fractb
                                                                      r  a7_add/u1/nan_sign_i_1__6/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.830 r  a7_add/u1/nan_sign_i_1__6/O
                         net (fo=1, unplaced)         0.000     0.830    a7_add/u1/n_44_nan_sign_i_1__6
                         FDRE                                         r  a7_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.267     0.781    a7_add/u1/clock_IBUF_BUFG
                                                                      r  a7_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    a7_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 a8_add/u1/fracta_lt_fractb_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a8_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.548%)  route 0.099ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.253     0.585    a8_add/u1/clock_IBUF_BUFG
                                                                      r  a8_add/u1/fracta_lt_fractb_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  a8_add/u1/fracta_lt_fractb_reg/Q
                         net (fo=1, unplaced)         0.099     0.802    a8_add/u1/fracta_lt_fractb
                                                                      r  a8_add/u1/nan_sign_i_1__7/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.830 r  a8_add/u1/nan_sign_i_1__7/O
                         net (fo=1, unplaced)         0.000     0.830    a8_add/u1/n_44_nan_sign_i_1__7
                         FDRE                                         r  a8_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.267     0.781    a8_add/u1/clock_IBUF_BUFG
                                                                      r  a8_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    a8_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            delay_a5/d5_reg1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.694%)  route 0.110ns (48.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.253     0.585    a4_add/clock_IBUF_BUFG
                                                                      r  a4_add/out_o1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  a4_add/out_o1_reg[0]/Q
                         net (fo=1, unplaced)         0.110     0.813    delay_a5/I3
                         SRL16E                                       r  delay_a5/d5_reg1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, unplaced)      0.267     0.781    delay_a5/clock_IBUF_BUFG
                                                                      r  delay_a5/d5_reg1_reg[0]_srl2/CLK
                         clock pessimism             -0.183     0.598    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.664    delay_a5/d5_reg1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.149    




