// Seed: 2589332891
module module_0 (
    output wire id_0
    , id_7,
    input  wand id_1,
    output wand id_2,
    input  wire id_3,
    output tri  id_4,
    input  tri  id_5
);
  assign id_2 = id_1;
endmodule
program module_1 (
    output logic id_0,
    inout wand id_1,
    input supply0 id_2,
    input tri0 id_3
);
  always if (1'd0) id_0 <= 1;
  assign id_0 = (1 == 1);
  wire id_5, id_6, id_7;
  wire id_8;
  wire id_9 = id_6;
  wire id_10;
  assign id_10 = id_8;
  module_0(
      id_1, id_2, id_1, id_1, id_1, id_2
  );
endprogram
