$date
	Wed Feb 11 15:49:53 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fsm_controller $end
$var wire 1 ! valid $end
$var wire 1 " fault $end
$var wire 1 # busy $end
$var reg 1 $ clk $end
$var reg 1 % done $end
$var reg 1 & error $end
$var reg 1 ' reset $end
$var reg 1 ( start $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % done $end
$var wire 1 & error $end
$var wire 1 ' reset $end
$var wire 1 ( start $end
$var parameter 3 ) DONE $end
$var parameter 3 * ERROR $end
$var parameter 3 + IDLE $end
$var parameter 3 , INIT $end
$var parameter 3 - RUN $end
$var reg 1 # busy $end
$var reg 3 . current_state [2:0] $end
$var reg 1 " fault $end
$var reg 3 / next_state [2:0] $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 -
b1 ,
b0 +
b100 *
b11 )
$end
#0
$dumpvars
bx /
bx .
0(
1'
0&
0%
0$
x#
x"
x!
$end
#5
0"
0!
0#
b0 /
b0 .
1$
#10
0$
#15
1$
#20
0$
0'
#25
1$
#30
b1 /
0$
1(
#35
1#
b10 /
b1 .
1$
#40
b10 /
0$
0(
#45
1#
b10 .
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
b11 /
0$
1%
#75
1!
0#
b11 .
1$
#80
0$
0%
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
1'
#125
0!
b0 /
b0 .
1$
#130
0$
0'
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
1&
#165
1$
#170
0$
0&
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
#205
1$
#210
0$
#215
1$
#220
0$
