

================================================================
== Vitis HLS Report for 'Radix2wECC'
================================================================
* Date:           Thu Dec 26 18:43:15 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-------+---------+
        |                                                  |                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max    | min |  max  |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-------+---------+
        |grp_Radix2wECC_Pipeline_1_fu_489                  |Radix2wECC_Pipeline_1                  |        9|        9|  90.000 ns|  90.000 ns|    9|      9|       no|
        |grp_Radix2wECC_Pipeline_2_fu_497                  |Radix2wECC_Pipeline_2                  |        9|        9|  90.000 ns|  90.000 ns|    9|      9|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505    |Radix2wECC_Pipeline_VITIS_LOOP_33_1    |       10|       10|   0.100 us|   0.100 us|   10|     10|       no|
        |grp_Radix2wECC_Pipeline_3_fu_511                  |Radix2wECC_Pipeline_3                  |        9|        9|  90.000 ns|  90.000 ns|    9|      9|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519    |Radix2wECC_Pipeline_VITIS_LOOP_36_2    |        9|        9|  90.000 ns|  90.000 ns|    9|      9|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525    |Radix2wECC_Pipeline_VITIS_LOOP_39_3    |        9|        9|  90.000 ns|  90.000 ns|    9|      9|       no|
        |grp_bf_inv_fu_531                                 |bf_inv                                 |        ?|        ?|          ?|          ?|    ?|      ?|       no|
        |grp_bf_mult_2_fu_536                              |bf_mult_2                              |      650|    55406|   6.500 us|   0.554 ms|  650|  55406|       no|
        |grp_bf_mult_1_fu_541                              |bf_mult_1                              |      650|    55406|   6.500 us|   0.554 ms|  650|  55406|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548  |Radix2wECC_Pipeline_VITIS_LOOP_33_110  |      168|      168|   1.680 us|   1.680 us|  168|    168|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556  |Radix2wECC_Pipeline_VITIS_LOOP_33_111  |      168|      168|   1.680 us|   1.680 us|  168|    168|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564  |Radix2wECC_Pipeline_VITIS_LOOP_33_112  |      168|      168|   1.680 us|   1.680 us|  168|    168|       no|
        |grp_point_add_fu_572                              |point_add                              |        ?|        ?|          ?|          ?|    ?|      ?|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584    |Radix2wECC_Pipeline_VITIS_LOOP_77_7    |        8|        8|  80.000 ns|  80.000 ns|    8|      8|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592    |Radix2wECC_Pipeline_VITIS_LOOP_56_6    |        8|        8|  80.000 ns|  80.000 ns|    8|      8|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600    |Radix2wECC_Pipeline_VITIS_LOOP_92_1    |        ?|        ?|          ?|          ?|    ?|      ?|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607  |Radix2wECC_Pipeline_VITIS_LOOP_33_113  |      168|      168|   1.680 us|   1.680 us|  168|    168|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615  |Radix2wECC_Pipeline_VITIS_LOOP_33_114  |      168|      168|   1.680 us|   1.680 us|  168|    168|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623  |Radix2wECC_Pipeline_VITIS_LOOP_33_115  |      168|      168|   1.680 us|   1.680 us|  168|    168|       no|
        |grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631  |Radix2wECC_Pipeline_VITIS_LOOP_33_116  |      168|      168|   1.680 us|   1.680 us|  168|    168|       no|
        |grp_Radix2wECC_Pipeline_17_fu_641                 |Radix2wECC_Pipeline_17                 |        9|        9|  90.000 ns|  90.000 ns|    9|      9|       no|
        |grp_Radix2wECC_Pipeline_18_fu_649                 |Radix2wECC_Pipeline_18                 |        9|        9|  90.000 ns|  90.000 ns|    9|      9|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_1                 |        ?|        ?|         ?|          -|          -|     7|        no|
        |- VITIS_LOOP_53_4_VITIS_LOOP_54_5  |        ?|        ?|         ?|          -|          -|   165|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 41 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 46 
43 --> 44 
44 --> 45 
45 --> 42 
46 --> 47 72 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 52 
51 --> 52 
52 --> 53 
53 --> 54 63 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 71 
64 --> 65 68 
65 --> 66 
66 --> 67 
67 --> 71 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 46 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%y_o_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y_o"   --->   Operation 87 'read' 'y_o_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%x_o_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x_o"   --->   Operation 88 'read' 'x_o_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%k_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %k"   --->   Operation 89 'read' 'k_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Val2_37_loc = alloca i64 1"   --->   Operation 90 'alloca' 'p_Val2_37_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%R_y_V_5_loc = alloca i64 1"   --->   Operation 91 'alloca' 'R_y_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_Val2_31_loc = alloca i64 1"   --->   Operation 92 'alloca' 'p_Val2_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_Val2_29_loc = alloca i64 1"   --->   Operation 93 'alloca' 'p_Val2_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%Q_1_loc = alloca i64 1"   --->   Operation 94 'alloca' 'Q_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%n_loc = alloca i64 1"   --->   Operation 95 'alloca' 'n_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%slice_V_1_loc = alloca i64 1"   --->   Operation 96 'alloca' 'slice_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_y_V_loc = alloca i64 1"   --->   Operation 97 'alloca' 'tmp_y_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_20_loc = alloca i64 1"   --->   Operation 98 'alloca' 'p_Val2_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_Val2_loc = alloca i64 1"   --->   Operation 99 'alloca' 'p_Val2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%c_V_loc = alloca i64 1"   --->   Operation 100 'alloca' 'c_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%b_V_loc = alloca i64 1"   --->   Operation 101 'alloca' 'b_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%a_V_loc = alloca i64 1"   --->   Operation 102 'alloca' 'a_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (2.32ns)   --->   "%buff1 = alloca i64 1" [module.cpp:23]   --->   Operation 103 'alloca' 'buff1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 104 [1/1] (2.32ns)   --->   "%buff2 = alloca i64 1" [module.cpp:24]   --->   Operation 104 'alloca' 'buff2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 105 [1/1] (2.32ns)   --->   "%buff3 = alloca i64 1" [module.cpp:25]   --->   Operation 105 'alloca' 'buff3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %k_read, i32 2, i32 63" [module.cpp:27]   --->   Operation 106 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_o_read, i32 2, i32 63" [module.cpp:28]   --->   Operation 107 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_o_read, i32 2, i32 63" [module.cpp:29]   --->   Operation 108 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i62 %trunc_ln" [module.cpp:27]   --->   Operation 109 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln27" [module.cpp:27]   --->   Operation 110 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 112 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 113 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 114 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 115 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 116 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 117 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln27 = call void @Radix2wECC_Pipeline_1, i32 %gmem, i62 %trunc_ln, i32 %buff1" [module.cpp:27]   --->   Operation 118 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln27 = call void @Radix2wECC_Pipeline_1, i32 %gmem, i62 %trunc_ln, i32 %buff1" [module.cpp:27]   --->   Operation 119 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i62 %trunc_ln5" [module.cpp:28]   --->   Operation 120 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln28" [module.cpp:28]   --->   Operation 121 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [7/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 122 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 123 [6/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 123 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 124 [5/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 124 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 125 [4/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 125 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 126 [3/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 126 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 127 [2/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 127 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 128 [1/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 128 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln28 = call void @Radix2wECC_Pipeline_2, i32 %gmem, i62 %trunc_ln5, i32 %buff2" [module.cpp:28]   --->   Operation 129 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_1, i32 %buff1, i165 %a_V_loc"   --->   Operation 130 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln28 = call void @Radix2wECC_Pipeline_2, i32 %gmem, i62 %trunc_ln5, i32 %buff2" [module.cpp:28]   --->   Operation 131 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_1, i32 %buff1, i165 %a_V_loc"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i62 %trunc_ln6" [module.cpp:29]   --->   Operation 133 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln29" [module.cpp:29]   --->   Operation 134 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [7/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 135 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 136 [6/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 136 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 137 [5/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 137 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 138 [4/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 138 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 139 [3/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 139 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 140 [2/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 140 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 141 [1/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 141 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln29 = call void @Radix2wECC_Pipeline_3, i32 %gmem, i62 %trunc_ln6, i32 %buff3" [module.cpp:29]   --->   Operation 142 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_36_2, i32 %buff2, i192 %b_V_loc"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln29 = call void @Radix2wECC_Pipeline_3, i32 %gmem, i62 %trunc_ln6, i32 %buff3" [module.cpp:29]   --->   Operation 144 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_36_2, i32 %buff2, i192 %b_V_loc"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_39_3, i32 %buff3, i192 %c_V_loc"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 3.82>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%b_V_loc_load = load i192 %b_V_loc"   --->   Operation 147 'load' 'b_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_39_3, i32 %buff3, i192 %c_V_loc"   --->   Operation 148 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 149 [1/1] (0.00ns)   --->   "%b_V_2 = trunc i192 %b_V_loc_load"   --->   Operation 149 'trunc' 'b_V_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln105 = store i166 %b_V_2, i166 0" [module.cpp:105]   --->   Operation 150 'store' 'store_ln105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_30 : Operation 151 [1/1] (3.82ns)   --->   "%icmp_ln1064 = icmp_eq  i166 %b_V_2, i166 0"   --->   Operation 151 'icmp' 'icmp_ln1064' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.69>
ST_31 : Operation 152 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 152 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 6, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_o, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_o, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_o, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_o, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 162 [1/1] (0.00ns)   --->   "%a_V_loc_load = load i165 %a_V_loc"   --->   Operation 162 'load' 'a_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 163 [1/1] (0.00ns)   --->   "%c_V_loc_load = load i192 %c_V_loc"   --->   Operation 163 'load' 'c_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%scalar_V = bitconcatenate i166 @_ssdm_op_BitConcatenate.i166.i165.i1, i165 %a_V_loc_load, i1 0"   --->   Operation 164 'bitconcatenate' 'scalar_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "%c_V_3 = trunc i192 %c_V_loc_load"   --->   Operation 165 'trunc' 'c_V_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i192 %c_V_loc_load" [module.cpp:104]   --->   Operation 166 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln106 = store i166 %c_V_3, i166 0" [module.cpp:106]   --->   Operation 167 'store' 'store_ln106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_31 : Operation 168 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln1064, void %codeRepl12, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i" [gf2_arithmetic.cpp:91]   --->   Operation 168 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_31 : Operation 169 [2/2] (1.58ns)   --->   "%lambda_V = call i166 @bf_inv, i166 %b_V_2" [gf2_arithmetic.cpp:96]   --->   Operation 169 'call' 'lambda_V' <Predicate = (!icmp_ln1064)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 170 [2/2] (4.69ns)   --->   "%tmp_y_V_1 = call i166 @bf_mult.2, i166 %b_V_2" [gf2_arithmetic.cpp:100]   --->   Operation 170 'call' 'tmp_y_V_1' <Predicate = (!icmp_ln1064)> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 4.69>
ST_32 : Operation 171 [1/2] (0.00ns)   --->   "%lambda_V = call i166 @bf_inv, i166 %b_V_2" [gf2_arithmetic.cpp:96]   --->   Operation 171 'call' 'lambda_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 172 [2/2] (4.69ns)   --->   "%lambda_V_4 = call i166 @bf_mult.1, i166 %lambda_V, i163 %trunc_ln104" [gf2_arithmetic.cpp:97]   --->   Operation 172 'call' 'lambda_V_4' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 173 [1/2] (0.00ns)   --->   "%tmp_y_V_1 = call i166 @bf_mult.2, i166 %b_V_2" [gf2_arithmetic.cpp:100]   --->   Operation 173 'call' 'tmp_y_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.58>
ST_33 : Operation 174 [1/2] (0.00ns)   --->   "%lambda_V_4 = call i166 @bf_mult.1, i166 %lambda_V, i163 %trunc_ln104" [gf2_arithmetic.cpp:97]   --->   Operation 174 'call' 'lambda_V_4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 175 [2/2] (1.58ns)   --->   "%call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_110, i166 %lambda_V_4, i166 %b_V_2, i166 %p_Val2_loc" [gf2_arithmetic.cpp:97]   --->   Operation 175 'call' 'call_ln97' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 1.55>
ST_34 : Operation 176 [1/2] (1.55ns)   --->   "%call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_110, i166 %lambda_V_4, i166 %b_V_2, i166 %p_Val2_loc" [gf2_arithmetic.cpp:97]   --->   Operation 176 'call' 'call_ln97' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 4.69>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%p_Val2_loc_load = load i166 %p_Val2_loc"   --->   Operation 177 'load' 'p_Val2_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [2/2] (4.69ns)   --->   "%tmp_x_V_1 = call i166 @bf_mult.2, i166 %p_Val2_loc_load" [gf2_arithmetic.cpp:101]   --->   Operation 178 'call' 'tmp_x_V_1' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 2.62>
ST_36 : Operation 179 [1/2] (0.00ns)   --->   "%tmp_x_V_1 = call i166 @bf_mult.2, i166 %p_Val2_loc_load" [gf2_arithmetic.cpp:101]   --->   Operation 179 'call' 'tmp_x_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 180 [1/1] (1.03ns)   --->   "%lambda_V_5 = xor i166 %p_Val2_loc_load, i166 1"   --->   Operation 180 'xor' 'lambda_V_5' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 181 [2/2] (1.58ns)   --->   "%call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_111, i166 %tmp_x_V_1, i166 %lambda_V_5, i166 %p_Val2_20_loc" [gf2_arithmetic.cpp:101]   --->   Operation 181 'call' 'call_ln101' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 1.55>
ST_37 : Operation 182 [1/2] (1.55ns)   --->   "%call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_111, i166 %tmp_x_V_1, i166 %lambda_V_5, i166 %p_Val2_20_loc" [gf2_arithmetic.cpp:101]   --->   Operation 182 'call' 'call_ln101' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 4.69>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%p_Val2_20_loc_load = load i166 %p_Val2_20_loc"   --->   Operation 183 'load' 'p_Val2_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%empty_132 = trunc i166 %p_Val2_20_loc_load"   --->   Operation 184 'trunc' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 185 [2/2] (4.69ns)   --->   "%lambda_V_6 = call i166 @bf_mult.1, i166 %lambda_V_5, i163 %empty_132" [gf2_arithmetic.cpp:104]   --->   Operation 185 'call' 'lambda_V_6' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 1.58>
ST_39 : Operation 186 [1/2] (0.00ns)   --->   "%lambda_V_6 = call i166 @bf_mult.1, i166 %lambda_V_5, i163 %empty_132" [gf2_arithmetic.cpp:104]   --->   Operation 186 'call' 'lambda_V_6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 187 [2/2] (1.58ns)   --->   "%call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_112, i166 %tmp_y_V_1, i166 %lambda_V_6, i166 %tmp_y_V_loc" [gf2_arithmetic.cpp:100]   --->   Operation 187 'call' 'call_ln100' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 1.55>
ST_40 : Operation 188 [1/2] (1.55ns)   --->   "%call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_112, i166 %tmp_y_V_1, i166 %lambda_V_6, i166 %tmp_y_V_loc" [gf2_arithmetic.cpp:100]   --->   Operation 188 'call' 'call_ln100' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 1.58>
ST_41 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_y_V_loc_load = load i166 %tmp_y_V_loc"   --->   Operation 189 'load' 'tmp_y_V_loc_load' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_41 : Operation 190 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!icmp_ln1064)> <Delay = 1.58>
ST_41 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_y_V = phi i166 %tmp_y_V_loc_load, void %codeRepl12, i166 0, void %codeRepl"   --->   Operation 191 'phi' 'tmp_y_V' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 192 [1/1] (0.00ns)   --->   "%tmp1_x_V = phi i166 %p_Val2_20_loc_load, void %codeRepl12, i166 0, void %codeRepl"   --->   Operation 192 'phi' 'tmp1_x_V' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 193 [1/1] (0.00ns)   --->   "%i_23 = alloca i32 1"   --->   Operation 193 'alloca' 'i_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 194 [1/1] (1.58ns)   --->   "%store_ln115 = store i4 1, i4 %i_23" [module.cpp:115]   --->   Operation 194 'store' 'store_ln115' <Predicate = true> <Delay = 1.58>
ST_41 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln115 = br void" [module.cpp:115]   --->   Operation 195 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 4.90>
ST_42 : Operation 196 [1/1] (0.00ns)   --->   "%i = load i4 %i_23" [module.cpp:115]   --->   Operation 196 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i4 %i" [module.cpp:115]   --->   Operation 197 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 198 [1/1] (1.30ns)   --->   "%icmp_ln115 = icmp_eq  i4 %i, i4 8" [module.cpp:115]   --->   Operation 198 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 199 [1/1] (0.00ns)   --->   "%empty_133 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 199 'speclooptripcount' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %.split38, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader" [module.cpp:115]   --->   Operation 200 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i4 %i" [module.cpp:115]   --->   Operation 201 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 202 [1/1] (1.65ns)   --->   "%add_ln116 = add i3 %trunc_ln115, i3 7" [module.cpp:116]   --->   Operation 202 'add' 'add_ln116' <Predicate = (!icmp_ln115)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i3 %add_ln116" [module.cpp:116]   --->   Operation 203 'zext' 'zext_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%values_x_V_addr = getelementptr i166 %values_x_V, i64 0, i64 %zext_ln116" [module.cpp:116]   --->   Operation 204 'getelementptr' 'values_x_V_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "%values_y_V_addr = getelementptr i166 %values_y_V, i64 0, i64 %zext_ln116" [module.cpp:116]   --->   Operation 205 'getelementptr' 'values_y_V_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 206 [2/2] (3.25ns)   --->   "%values_x_V_load = load i3 %values_x_V_addr" [module.cpp:116]   --->   Operation 206 'load' 'values_x_V_load' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_42 : Operation 207 [2/2] (3.25ns)   --->   "%values_y_V_load = load i3 %values_y_V_addr" [module.cpp:116]   --->   Operation 207 'load' 'values_y_V_load' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_42 : Operation 208 [1/1] (1.73ns)   --->   "%add_ln115 = add i4 %i, i4 1" [module.cpp:115]   --->   Operation 208 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln115 = store i4 %add_ln115, i4 %i_23" [module.cpp:115]   --->   Operation 209 'store' 'store_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 210 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 210 'alloca' 'k_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%R_x_V_1 = alloca i32 1"   --->   Operation 211 'alloca' 'R_x_V_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (0.00ns)   --->   "%R_y_V_4_1 = alloca i32 1"   --->   Operation 212 'alloca' 'R_y_V_4_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 213 [1/1] (0.00ns)   --->   "%i_24 = alloca i32 1"   --->   Operation 213 'alloca' 'i_24' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 214 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 214 'alloca' 'indvar_flatten' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 215 [1/1] (0.00ns)   --->   "%y_tmp_V_1 = alloca i32 1"   --->   Operation 215 'alloca' 'y_tmp_V_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 216 [1/1] (1.58ns)   --->   "%store_ln53 = store i8 0, i8 %indvar_flatten" [module.cpp:53]   --->   Operation 216 'store' 'store_ln53' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 217 [1/1] (1.58ns)   --->   "%store_ln53 = store i7 32, i7 %i_24" [module.cpp:53]   --->   Operation 217 'store' 'store_ln53' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 218 [1/1] (1.58ns)   --->   "%store_ln53 = store i163 0, i163 %R_y_V_4_1" [module.cpp:53]   --->   Operation 218 'store' 'store_ln53' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 219 [1/1] (1.58ns)   --->   "%store_ln53 = store i166 0, i166 %R_x_V_1" [module.cpp:53]   --->   Operation 219 'store' 'store_ln53' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln53 = store i4 4, i4 %k_1" [module.cpp:53]   --->   Operation 220 'store' 'store_ln53' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln53 = br void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader" [module.cpp:53]   --->   Operation 221 'br' 'br_ln53' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 222 [1/2] (3.25ns)   --->   "%values_x_V_load = load i3 %values_x_V_addr" [module.cpp:116]   --->   Operation 222 'load' 'values_x_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_43 : Operation 223 [1/2] (3.25ns)   --->   "%values_y_V_load = load i3 %values_y_V_addr" [module.cpp:116]   --->   Operation 223 'load' 'values_y_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 224 [2/2] (7.30ns)   --->   "%call_ret1 = call i332 @point_add, i166 %tmp1_x_V, i166 %tmp_y_V, i166 %values_x_V_load, i166 %values_y_V_load" [module.cpp:116]   --->   Operation 224 'call' 'call_ret1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 5.19>
ST_45 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [module.cpp:115]   --->   Operation 225 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 226 [1/2] (1.94ns)   --->   "%call_ret1 = call i332 @point_add, i166 %tmp1_x_V, i166 %tmp_y_V, i166 %values_x_V_load, i166 %values_y_V_load" [module.cpp:116]   --->   Operation 226 'call' 'call_ret1' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 227 [1/1] (0.00ns)   --->   "%tmp1_x_V_1 = extractvalue i332 %call_ret1" [module.cpp:116]   --->   Operation 227 'extractvalue' 'tmp1_x_V_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 228 [1/1] (0.00ns)   --->   "%tmp1_y_V_1 = extractvalue i332 %call_ret1" [module.cpp:116]   --->   Operation 228 'extractvalue' 'tmp1_y_V_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 229 [1/1] (0.00ns)   --->   "%values_x_V_addr_1 = getelementptr i166 %values_x_V, i64 0, i64 %zext_ln115" [module.cpp:117]   --->   Operation 229 'getelementptr' 'values_x_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln117 = store i166 %tmp1_x_V_1, i3 %values_x_V_addr_1" [module.cpp:117]   --->   Operation 230 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_45 : Operation 231 [1/1] (0.00ns)   --->   "%values_y_V_addr_1 = getelementptr i166 %values_y_V, i64 0, i64 %zext_ln115" [module.cpp:117]   --->   Operation 231 'getelementptr' 'values_y_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln117 = store i166 %tmp1_y_V_1, i3 %values_y_V_addr_1" [module.cpp:117]   --->   Operation 232 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_45 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 233 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 46 <SV = 42> <Delay = 6.46>
ST_46 : Operation 234 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [module.cpp:53]   --->   Operation 234 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 235 [1/1] (1.55ns)   --->   "%icmp_ln53 = icmp_eq  i8 %indvar_flatten_load, i8 165" [module.cpp:53]   --->   Operation 235 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 236 [1/1] (1.91ns)   --->   "%add_ln53 = add i8 %indvar_flatten_load, i8 1" [module.cpp:53]   --->   Operation 236 'add' 'add_ln53' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit, void %codeRepl21" [module.cpp:53]   --->   Operation 237 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 238 [1/1] (0.00ns)   --->   "%i_24_load = load i7 %i_24" [module.cpp:53]   --->   Operation 238 'load' 'i_24_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 239 [1/1] (1.87ns)   --->   "%add_ln53_1 = add i7 %i_24_load, i7 127" [module.cpp:53]   --->   Operation 239 'add' 'add_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 240 [1/1] (0.00ns)   --->   "%R_x_V_1_load = load i166 %R_x_V_1"   --->   Operation 240 'load' 'R_x_V_1_load' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 241 [1/1] (0.00ns)   --->   "%R_y_V_4_1_load = load i163 %R_y_V_4_1"   --->   Operation 241 'load' 'R_y_V_4_1_load' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i166 %R_x_V_1_load"   --->   Operation 242 'trunc' 'trunc_ln674' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_42 = partset i192 @llvm.part.set.i192.i163, i192 %b_V_loc_load, i163 %trunc_ln674, i32 0, i32 162"   --->   Operation 243 'partset' 'p_Result_42' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_43 = partset i192 @llvm.part.set.i192.i163, i192 %c_V_loc_load, i163 %R_y_V_4_1_load, i32 0, i32 162"   --->   Operation 244 'partset' 'p_Result_43' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 245 [2/2] (4.91ns)   --->   "%call_ln414 = call void @Radix2wECC_Pipeline_VITIS_LOOP_77_7, i192 %p_Result_42, i32 %buff2, i192 %p_Result_43, i32 %buff3"   --->   Operation 245 'call' 'call_ln414' <Predicate = (icmp_ln53)> <Delay = 4.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 43> <Delay = 6.32>
ST_47 : Operation 246 [1/1] (0.00ns)   --->   "%k_1_load = load i4 %k_1" [module.cpp:53]   --->   Operation 246 'load' 'k_1_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 247 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %k_1_load, i32 3" [module.cpp:54]   --->   Operation 247 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 248 [1/1] (1.02ns)   --->   "%select_ln53 = select i1 %tmp, i4 4, i4 %k_1_load" [module.cpp:53]   --->   Operation 248 'select' 'select_ln53' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 249 [1/1] (0.99ns)   --->   "%select_ln53_1 = select i1 %tmp, i7 %add_ln53_1, i7 %i_24_load" [module.cpp:53]   --->   Operation 249 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i7 %select_ln53_1" [module.cpp:53]   --->   Operation 250 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 251 [1/1] (0.00ns)   --->   "%p_shl_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln53, i2 0" [module.cpp:53]   --->   Operation 251 'bitconcatenate' 'p_shl_mid2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 252 [2/2] (5.32ns)   --->   "%call_ln53 = call void @Radix2wECC_Pipeline_VITIS_LOOP_56_6, i6 %trunc_ln53, i8 %p_shl_mid2, i166 %scalar_V, i6 %slice_V_1_loc" [module.cpp:53]   --->   Operation 252 'call' 'call_ln53' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 44> <Delay = 2.71>
ST_48 : Operation 253 [1/2] (2.71ns)   --->   "%call_ln53 = call void @Radix2wECC_Pipeline_VITIS_LOOP_56_6, i6 %trunc_ln53, i8 %p_shl_mid2, i166 %scalar_V, i6 %slice_V_1_loc" [module.cpp:53]   --->   Operation 253 'call' 'call_ln53' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 45> <Delay = 1.56>
ST_49 : Operation 254 [1/1] (0.00ns)   --->   "%slice_V_1_loc_load = load i6 %slice_V_1_loc"   --->   Operation 254 'load' 'slice_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 255 [1/1] (0.00ns)   --->   "%empty_136 = trunc i6 %slice_V_1_loc_load"   --->   Operation 255 'trunc' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i1 %empty_136" [module.cpp:86]   --->   Operation 256 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 1" [module.cpp:86]   --->   Operation 257 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i1 %tmp_13" [module.cpp:86]   --->   Operation 258 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 2" [module.cpp:86]   --->   Operation 259 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %slice_V_1_loc_load, i32 3, i32 4" [module.cpp:86]   --->   Operation 260 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 261 [1/1] (1.56ns)   --->   "%add_ln86 = add i2 %zext_ln86_1, i2 %zext_ln86" [module.cpp:86]   --->   Operation 261 'add' 'add_ln86' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 5"   --->   Operation 262 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 5" [module.cpp:86]   --->   Operation 263 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 50 <SV = 46> <Delay = 6.66>
ST_50 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_4_VITIS_LOOP_54_5_str"   --->   Operation 264 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 265 [1/1] (0.00ns)   --->   "%empty_135 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 165, i64 165, i64 165"   --->   Operation 265 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i4 %select_ln53" [module.cpp:54]   --->   Operation 266 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [module.cpp:50]   --->   Operation 267 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln86_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_14, i1 0" [module.cpp:86]   --->   Operation 268 'bitconcatenate' 'shl_ln86_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i2 %shl_ln86_2" [module.cpp:86]   --->   Operation 269 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 270 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_s, i2 0" [module.cpp:86]   --->   Operation 270 'bitconcatenate' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i4 %tmp3" [module.cpp:86]   --->   Operation 271 'zext' 'zext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln86_4 = zext i2 %add_ln86" [module.cpp:86]   --->   Operation 272 'zext' 'zext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 273 [1/1] (1.56ns)   --->   "%add_ln86_1 = add i3 %zext_ln86_4, i3 %zext_ln86_2" [module.cpp:86]   --->   Operation 273 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln86_5 = zext i3 %add_ln86_1" [module.cpp:86]   --->   Operation 274 'zext' 'zext_ln86_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 275 [1/1] (1.73ns)   --->   "%add_ln86_2 = add i5 %zext_ln86_5, i5 %zext_ln86_3" [module.cpp:86]   --->   Operation 275 'add' 'add_ln86_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln819 = zext i5 %add_ln86_2"   --->   Operation 276 'zext' 'zext_ln819' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln86_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_16, i4 0" [module.cpp:86]   --->   Operation 277 'bitconcatenate' 'shl_ln86_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln86_6 = zext i5 %shl_ln86_1" [module.cpp:86]   --->   Operation 278 'zext' 'zext_ln86_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 279 [1/1] (1.78ns)   --->   "%Q = sub i6 %zext_ln819, i6 %zext_ln86_6" [module.cpp:86]   --->   Operation 279 'sub' 'Q' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 280 [1/1] (1.36ns)   --->   "%icmp_ln87 = icmp_eq  i5 %add_ln86_2, i5 %shl_ln86_1" [module.cpp:87]   --->   Operation 280 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 281 [1/1] (1.58ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.preheader.preheader, void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit" [module.cpp:87]   --->   Operation 281 'br' 'br_ln87' <Predicate = true> <Delay = 1.58>
ST_50 : Operation 282 [2/2] (1.58ns)   --->   "%call_ln86 = call void @Radix2wECC_Pipeline_VITIS_LOOP_92_1, i6 %Q, i32 %n_loc, i32 %Q_1_loc" [module.cpp:86]   --->   Operation 282 'call' 'call_ln86' <Predicate = (!icmp_ln87)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 47> <Delay = 0.00>
ST_51 : Operation 283 [1/2] (0.00ns)   --->   "%call_ln86 = call void @Radix2wECC_Pipeline_VITIS_LOOP_92_1, i6 %Q, i32 %n_loc, i32 %Q_1_loc" [module.cpp:86]   --->   Operation 283 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 48> <Delay = 3.82>
ST_52 : Operation 284 [1/1] (0.00ns)   --->   "%n_loc_load = load i32 %n_loc"   --->   Operation 284 'load' 'n_loc_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_52 : Operation 285 [1/1] (0.00ns)   --->   "%Q_1_loc_load = load i32 %Q_1_loc"   --->   Operation 285 'load' 'Q_1_loc_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_52 : Operation 286 [1/1] (2.55ns)   --->   "%neg = sub i32 0, i32 %Q_1_loc_load"   --->   Operation 286 'sub' 'neg' <Predicate = (!icmp_ln87)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 287 [1/1] (2.47ns)   --->   "%abscond = icmp_sgt  i32 %Q_1_loc_load, i32 0"   --->   Operation 287 'icmp' 'abscond' <Predicate = (!icmp_ln87)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 288 [1/1] (0.69ns)   --->   "%m = select i1 %abscond, i32 %Q_1_loc_load, i32 %neg"   --->   Operation 288 'select' 'm' <Predicate = (!icmp_ln87)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 289 [1/1] (1.58ns)   --->   "%br_ln97 = br void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit" [module.cpp:97]   --->   Operation 289 'br' 'br_ln97' <Predicate = (!icmp_ln87)> <Delay = 1.58>
ST_52 : Operation 290 [1/1] (0.00ns)   --->   "%R_x_V_1_load_1 = load i166 %R_x_V_1"   --->   Operation 290 'load' 'R_x_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 291 [1/1] (3.82ns)   --->   "%icmp_ln1064_1 = icmp_eq  i166 %R_x_V_1_load_1, i166 0"   --->   Operation 291 'icmp' 'icmp_ln1064_1' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 4.69>
ST_53 : Operation 292 [1/1] (0.00ns)   --->   "%m_1 = phi i32 %m, void %.preheader.preheader, i32 0, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit"   --->   Operation 292 'phi' 'm_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 293 [1/1] (0.00ns)   --->   "%n = phi i32 %n_loc_load, void %.preheader.preheader, i32 0, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit"   --->   Operation 293 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %m_1" [module.cpp:52]   --->   Operation 294 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 295 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln1064_1, void %codeRepl17, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit" [gf2_arithmetic.cpp:91]   --->   Operation 295 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_53 : Operation 296 [2/2] (1.58ns)   --->   "%lambda_V_7 = call i166 @bf_inv, i166 %R_x_V_1_load_1" [gf2_arithmetic.cpp:96]   --->   Operation 296 'call' 'lambda_V_7' <Predicate = (!icmp_ln1064_1)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 297 [2/2] (4.69ns)   --->   "%R_y_V_1 = call i166 @bf_mult.2, i166 %R_x_V_1_load_1" [gf2_arithmetic.cpp:100]   --->   Operation 297 'call' 'R_y_V_1' <Predicate = (!icmp_ln1064_1)> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 50> <Delay = 4.69>
ST_54 : Operation 298 [1/1] (0.00ns)   --->   "%R_y_V_4_1_load_1 = load i163 %R_y_V_4_1" [gf2_arithmetic.cpp:97]   --->   Operation 298 'load' 'R_y_V_4_1_load_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 299 [1/2] (0.00ns)   --->   "%lambda_V_7 = call i166 @bf_inv, i166 %R_x_V_1_load_1" [gf2_arithmetic.cpp:96]   --->   Operation 299 'call' 'lambda_V_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 300 [2/2] (4.69ns)   --->   "%lambda_V_8 = call i166 @bf_mult.1, i166 %lambda_V_7, i163 %R_y_V_4_1_load_1" [gf2_arithmetic.cpp:97]   --->   Operation 300 'call' 'lambda_V_8' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 301 [1/2] (0.00ns)   --->   "%R_y_V_1 = call i166 @bf_mult.2, i166 %R_x_V_1_load_1" [gf2_arithmetic.cpp:100]   --->   Operation 301 'call' 'R_y_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 51> <Delay = 1.58>
ST_55 : Operation 302 [1/2] (0.00ns)   --->   "%lambda_V_8 = call i166 @bf_mult.1, i166 %lambda_V_7, i163 %R_y_V_4_1_load_1" [gf2_arithmetic.cpp:97]   --->   Operation 302 'call' 'lambda_V_8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 303 [2/2] (1.58ns)   --->   "%call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_113, i166 %lambda_V_8, i166 %R_x_V_1_load_1, i166 %p_Val2_29_loc" [gf2_arithmetic.cpp:97]   --->   Operation 303 'call' 'call_ln97' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 52> <Delay = 1.55>
ST_56 : Operation 304 [1/2] (1.55ns)   --->   "%call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_113, i166 %lambda_V_8, i166 %R_x_V_1_load_1, i166 %p_Val2_29_loc" [gf2_arithmetic.cpp:97]   --->   Operation 304 'call' 'call_ln97' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 53> <Delay = 4.69>
ST_57 : Operation 305 [1/1] (0.00ns)   --->   "%p_Val2_29_loc_load = load i166 %p_Val2_29_loc"   --->   Operation 305 'load' 'p_Val2_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 306 [2/2] (4.69ns)   --->   "%R_x_V = call i166 @bf_mult.2, i166 %p_Val2_29_loc_load" [gf2_arithmetic.cpp:101]   --->   Operation 306 'call' 'R_x_V' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 307 [1/1] (1.03ns)   --->   "%lambda_V_9 = xor i166 %p_Val2_29_loc_load, i166 1"   --->   Operation 307 'xor' 'lambda_V_9' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 54> <Delay = 1.58>
ST_58 : Operation 308 [1/2] (0.00ns)   --->   "%R_x_V = call i166 @bf_mult.2, i166 %p_Val2_29_loc_load" [gf2_arithmetic.cpp:101]   --->   Operation 308 'call' 'R_x_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 309 [2/2] (1.58ns)   --->   "%call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_114, i166 %R_x_V, i166 %lambda_V_9, i166 %p_Val2_31_loc" [gf2_arithmetic.cpp:101]   --->   Operation 309 'call' 'call_ln101' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 55> <Delay = 1.55>
ST_59 : Operation 310 [1/2] (1.55ns)   --->   "%call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_114, i166 %R_x_V, i166 %lambda_V_9, i166 %p_Val2_31_loc" [gf2_arithmetic.cpp:101]   --->   Operation 310 'call' 'call_ln101' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 56> <Delay = 4.69>
ST_60 : Operation 311 [1/1] (0.00ns)   --->   "%p_Val2_31_loc_load = load i166 %p_Val2_31_loc"   --->   Operation 311 'load' 'p_Val2_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 312 [1/1] (0.00ns)   --->   "%empty_134 = trunc i166 %p_Val2_31_loc_load"   --->   Operation 312 'trunc' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 313 [2/2] (4.69ns)   --->   "%lambda_V_10 = call i166 @bf_mult.1, i166 %lambda_V_9, i163 %empty_134" [gf2_arithmetic.cpp:104]   --->   Operation 313 'call' 'lambda_V_10' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 57> <Delay = 1.58>
ST_61 : Operation 314 [1/2] (0.00ns)   --->   "%lambda_V_10 = call i166 @bf_mult.1, i166 %lambda_V_9, i163 %empty_134" [gf2_arithmetic.cpp:104]   --->   Operation 314 'call' 'lambda_V_10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 315 [2/2] (1.58ns)   --->   "%call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_115, i166 %R_y_V_1, i166 %lambda_V_10, i166 %R_y_V_5_loc" [gf2_arithmetic.cpp:100]   --->   Operation 315 'call' 'call_ln100' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 58> <Delay = 1.55>
ST_62 : Operation 316 [1/2] (1.55ns)   --->   "%call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_115, i166 %R_y_V_1, i166 %lambda_V_10, i166 %R_y_V_5_loc" [gf2_arithmetic.cpp:100]   --->   Operation 316 'call' 'call_ln100' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 59> <Delay = 5.15>
ST_63 : Operation 317 [1/1] (0.00ns)   --->   "%R_y_V_5_loc_load = load i166 %R_y_V_5_loc"   --->   Operation 317 'load' 'R_y_V_5_loc_load' <Predicate = (!icmp_ln1064_1)> <Delay = 0.00>
ST_63 : Operation 318 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit"   --->   Operation 318 'br' 'br_ln0' <Predicate = (!icmp_ln1064_1)> <Delay = 1.58>
ST_63 : Operation 319 [1/1] (0.00ns)   --->   "%R_x_V_2 = phi i166 %p_Val2_31_loc_load, void %codeRepl17, i166 0, void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit"   --->   Operation 319 'phi' 'R_x_V_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 320 [1/1] (0.00ns)   --->   "%R_y_V = phi i166 %R_y_V_5_loc_load, void %codeRepl17, i166 0, void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit"   --->   Operation 320 'phi' 'R_y_V' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 321 [1/1] (2.47ns)   --->   "%icmp_ln63_1 = icmp_ne  i32 %m_1, i32 0" [module.cpp:63]   --->   Operation 321 'icmp' 'icmp_ln63_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 322 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_eq  i32 %sext_ln54, i32 %n" [module.cpp:63]   --->   Operation 322 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 323 [1/1] (0.97ns)   --->   "%and_ln63 = and i1 %icmp_ln63_1, i1 %icmp_ln63" [module.cpp:63]   --->   Operation 323 'and' 'and_ln63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 324 [1/1] (1.70ns)   --->   "%br_ln62 = br i1 %and_ln63, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge, void" [module.cpp:62]   --->   Operation 324 'br' 'br_ln62' <Predicate = true> <Delay = 1.70>
ST_63 : Operation 325 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %m_1, i32 4294967295" [module.cpp:66]   --->   Operation 325 'add' 'add_ln66' <Predicate = (and_ln63)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 326 [1/1] (1.73ns)   --->   "%add_ln66_1 = add i4 %trunc_ln52, i4 15" [module.cpp:66]   --->   Operation 326 'add' 'add_ln66_1' <Predicate = (and_ln63)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln66, i32 31" [module.cpp:66]   --->   Operation 327 'bitselect' 'tmp_17' <Predicate = (and_ln63)> <Delay = 0.00>
ST_63 : Operation 328 [1/1] (1.73ns)   --->   "%sub_ln66 = sub i4 1, i4 %trunc_ln52" [module.cpp:66]   --->   Operation 328 'sub' 'sub_ln66' <Predicate = (and_ln63)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %sub_ln66, i32 1, i32 3" [module.cpp:66]   --->   Operation 329 'partselect' 'trunc_ln66_2' <Predicate = (and_ln63)> <Delay = 0.00>
ST_63 : Operation 330 [1/1] (1.65ns)   --->   "%sub_ln66_1 = sub i3 0, i3 %trunc_ln66_2" [module.cpp:66]   --->   Operation 330 'sub' 'sub_ln66_1' <Predicate = (and_ln63)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln66_1, i32 1, i32 3" [module.cpp:66]   --->   Operation 331 'partselect' 'trunc_ln66_3' <Predicate = (and_ln63)> <Delay = 0.00>
ST_63 : Operation 332 [1/1] (0.98ns)   --->   "%select_ln66 = select i1 %tmp_17, i3 %sub_ln66_1, i3 %trunc_ln66_3" [module.cpp:66]   --->   Operation 332 'select' 'select_ln66' <Predicate = (and_ln63)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 60> <Delay = 3.25>
ST_64 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %select_ln66" [module.cpp:66]   --->   Operation 333 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 334 [1/1] (0.00ns)   --->   "%x_V = getelementptr i166 %values_x_V, i64 0, i64 %zext_ln66" [module.cpp:66]   --->   Operation 334 'getelementptr' 'x_V' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 335 [1/1] (0.00ns)   --->   "%y_V = getelementptr i166 %values_y_V, i64 0, i64 %zext_ln66" [module.cpp:66]   --->   Operation 335 'getelementptr' 'y_V' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %p_Result_s, void, void %codeRepl20" [module.cpp:64]   --->   Operation 336 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 337 [2/2] (3.25ns)   --->   "%x_V_load_1 = load i3 %x_V" [module.cpp:69]   --->   Operation 337 'load' 'x_V_load_1' <Predicate = (!p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_64 : Operation 338 [2/2] (3.25ns)   --->   "%y_V_load_1 = load i3 %y_V" [module.cpp:69]   --->   Operation 338 'load' 'y_V_load_1' <Predicate = (!p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_64 : Operation 339 [2/2] (3.25ns)   --->   "%y_V_load = load i3 %y_V" [module.cpp:66]   --->   Operation 339 'load' 'y_V_load' <Predicate = (p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_64 : Operation 340 [2/2] (3.25ns)   --->   "%x_V_load = load i3 %x_V" [module.cpp:66]   --->   Operation 340 'load' 'x_V_load' <Predicate = (p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>

State 65 <SV = 61> <Delay = 3.25>
ST_65 : Operation 341 [1/2] (3.25ns)   --->   "%x_V_load_1 = load i3 %x_V" [module.cpp:69]   --->   Operation 341 'load' 'x_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_65 : Operation 342 [1/2] (3.25ns)   --->   "%y_V_load_1 = load i3 %y_V" [module.cpp:69]   --->   Operation 342 'load' 'y_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>

State 66 <SV = 62> <Delay = 7.30>
ST_66 : Operation 343 [2/2] (7.30ns)   --->   "%call_ret = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load_1, i166 %y_V_load_1" [module.cpp:69]   --->   Operation 343 'call' 'call_ret' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 63> <Delay = 1.94>
ST_67 : Operation 344 [1/2] (1.94ns)   --->   "%call_ret = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load_1, i166 %y_V_load_1" [module.cpp:69]   --->   Operation 344 'call' 'call_ret' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 345 [1/1] (0.00ns)   --->   "%R_x_V_3 = extractvalue i332 %call_ret" [module.cpp:69]   --->   Operation 345 'extractvalue' 'R_x_V_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 346 [1/1] (0.00ns)   --->   "%R_y_V_3 = extractvalue i332 %call_ret" [module.cpp:69]   --->   Operation 346 'extractvalue' 'R_y_V_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 347 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge"   --->   Operation 347 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>

State 68 <SV = 61> <Delay = 4.84>
ST_68 : Operation 348 [1/1] (0.00ns)   --->   "%y_tmp_V_1_load = load i166 %y_tmp_V_1"   --->   Operation 348 'load' 'y_tmp_V_1_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 349 [1/2] (3.25ns)   --->   "%y_V_load = load i3 %y_V" [module.cpp:66]   --->   Operation 349 'load' 'y_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_68 : Operation 350 [1/2] (3.25ns)   --->   "%x_V_load = load i3 %x_V" [module.cpp:66]   --->   Operation 350 'load' 'x_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_68 : Operation 351 [2/2] (1.58ns)   --->   "%call_ln66 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_116, i166 %y_tmp_V_1_load, i166 %x_V_load, i166 %y_V_load, i166 %p_Val2_37_loc" [module.cpp:66]   --->   Operation 351 'call' 'call_ln66' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 62> <Delay = 1.55>
ST_69 : Operation 352 [1/2] (1.55ns)   --->   "%call_ln66 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_116, i166 %y_tmp_V_1_load, i166 %x_V_load, i166 %y_V_load, i166 %p_Val2_37_loc" [module.cpp:66]   --->   Operation 352 'call' 'call_ln66' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 63> <Delay = 7.30>
ST_70 : Operation 353 [1/1] (0.00ns)   --->   "%p_Val2_37_loc_load = load i166 %p_Val2_37_loc"   --->   Operation 353 'load' 'p_Val2_37_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 354 [2/2] (7.30ns)   --->   "%call_ret2 = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load, i166 %p_Val2_37_loc_load" [module.cpp:67]   --->   Operation 354 'call' 'call_ret2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln68 = store i166 %p_Val2_37_loc_load, i166 %y_tmp_V_1" [module.cpp:68]   --->   Operation 355 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>

State 71 <SV = 64> <Delay = 5.24>
ST_71 : Operation 356 [1/2] (1.94ns)   --->   "%call_ret2 = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load, i166 %p_Val2_37_loc_load" [module.cpp:67]   --->   Operation 356 'call' 'call_ret2' <Predicate = (and_ln63 & p_Result_s)> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 357 [1/1] (0.00ns)   --->   "%R_x_V_4 = extractvalue i332 %call_ret2" [module.cpp:67]   --->   Operation 357 'extractvalue' 'R_x_V_4' <Predicate = (and_ln63 & p_Result_s)> <Delay = 0.00>
ST_71 : Operation 358 [1/1] (0.00ns)   --->   "%R_y_V_2 = extractvalue i332 %call_ret2" [module.cpp:67]   --->   Operation 358 'extractvalue' 'R_y_V_2' <Predicate = (and_ln63 & p_Result_s)> <Delay = 0.00>
ST_71 : Operation 359 [1/1] (1.70ns)   --->   "%br_ln68 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge" [module.cpp:68]   --->   Operation 359 'br' 'br_ln68' <Predicate = (and_ln63 & p_Result_s)> <Delay = 1.70>
ST_71 : Operation 360 [1/1] (0.00ns)   --->   "%R_y_V_4_4_in = phi i166 %R_y_V_2, void %codeRepl20, i166 %R_y_V_3, void, i166 %R_y_V, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit"   --->   Operation 360 'phi' 'R_y_V_4_4_in' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 361 [1/1] (0.00ns)   --->   "%R_x_V_5 = phi i166 %R_x_V_4, void %codeRepl20, i166 %R_x_V_3, void, i166 %R_x_V_2, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit"   --->   Operation 361 'phi' 'R_x_V_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i166 %R_y_V_4_4_in" [gf2_arithmetic.cpp:92]   --->   Operation 362 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 363 [1/1] (1.73ns)   --->   "%k_2 = add i4 %select_ln53, i4 15" [module.cpp:54]   --->   Operation 363 'add' 'k_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 364 [1/1] (1.58ns)   --->   "%store_ln53 = store i8 %add_ln53, i8 %indvar_flatten" [module.cpp:53]   --->   Operation 364 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_71 : Operation 365 [1/1] (1.58ns)   --->   "%store_ln53 = store i7 %select_ln53_1, i7 %i_24" [module.cpp:53]   --->   Operation 365 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_71 : Operation 366 [1/1] (1.58ns)   --->   "%store_ln92 = store i163 %trunc_ln92, i163 %R_y_V_4_1" [gf2_arithmetic.cpp:92]   --->   Operation 366 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_71 : Operation 367 [1/1] (1.58ns)   --->   "%store_ln67 = store i166 %R_x_V_5, i166 %R_x_V_1" [module.cpp:67]   --->   Operation 367 'store' 'store_ln67' <Predicate = true> <Delay = 1.58>
ST_71 : Operation 368 [1/1] (1.58ns)   --->   "%store_ln54 = store i4 %k_2, i4 %k_1" [module.cpp:54]   --->   Operation 368 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_71 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader"   --->   Operation 369 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 72 <SV = 43> <Delay = 7.30>
ST_72 : Operation 370 [1/2] (0.00ns)   --->   "%call_ln414 = call void @Radix2wECC_Pipeline_VITIS_LOOP_77_7, i192 %p_Result_42, i32 %buff2, i192 %p_Result_43, i32 %buff3"   --->   Operation 370 'call' 'call_ln414' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 371 [1/1] (7.30ns)   --->   "%empty_137 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:81]   --->   Operation 371 'writereq' 'empty_137' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 44> <Delay = 0.00>
ST_73 : Operation 372 [2/2] (0.00ns)   --->   "%call_ln28 = call void @Radix2wECC_Pipeline_17, i32 %gmem, i62 %trunc_ln5, i32 %buff2" [module.cpp:28]   --->   Operation 372 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 45> <Delay = 0.00>
ST_74 : Operation 373 [1/2] (0.00ns)   --->   "%call_ln28 = call void @Radix2wECC_Pipeline_17, i32 %gmem, i62 %trunc_ln5, i32 %buff2" [module.cpp:28]   --->   Operation 373 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 46> <Delay = 7.30>
ST_75 : Operation 374 [5/5] (7.30ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [module.cpp:82]   --->   Operation 374 'writeresp' 'empty_138' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 375 [1/1] (7.30ns)   --->   "%empty_139 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:82]   --->   Operation 375 'writereq' 'empty_139' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 47> <Delay = 7.30>
ST_76 : Operation 376 [4/5] (7.30ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [module.cpp:82]   --->   Operation 376 'writeresp' 'empty_138' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 48> <Delay = 7.30>
ST_77 : Operation 377 [3/5] (7.30ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [module.cpp:82]   --->   Operation 377 'writeresp' 'empty_138' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 49> <Delay = 7.30>
ST_78 : Operation 378 [2/5] (7.30ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [module.cpp:82]   --->   Operation 378 'writeresp' 'empty_138' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 50> <Delay = 7.30>
ST_79 : Operation 379 [1/5] (7.30ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [module.cpp:82]   --->   Operation 379 'writeresp' 'empty_138' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 51> <Delay = 0.00>
ST_80 : Operation 380 [2/2] (0.00ns)   --->   "%call_ln29 = call void @Radix2wECC_Pipeline_18, i32 %gmem, i62 %trunc_ln6, i32 %buff3" [module.cpp:29]   --->   Operation 380 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 52> <Delay = 0.00>
ST_81 : Operation 381 [1/2] (0.00ns)   --->   "%call_ln29 = call void @Radix2wECC_Pipeline_18, i32 %gmem, i62 %trunc_ln6, i32 %buff3" [module.cpp:29]   --->   Operation 381 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 53> <Delay = 7.30>
ST_82 : Operation 382 [5/5] (7.30ns)   --->   "%empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [module.cpp:83]   --->   Operation 382 'writeresp' 'empty_140' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 54> <Delay = 7.30>
ST_83 : Operation 383 [4/5] (7.30ns)   --->   "%empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [module.cpp:83]   --->   Operation 383 'writeresp' 'empty_140' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 55> <Delay = 7.30>
ST_84 : Operation 384 [3/5] (7.30ns)   --->   "%empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [module.cpp:83]   --->   Operation 384 'writeresp' 'empty_140' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 56> <Delay = 7.30>
ST_85 : Operation 385 [2/5] (7.30ns)   --->   "%empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [module.cpp:83]   --->   Operation 385 'writeresp' 'empty_140' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 57> <Delay = 7.30>
ST_86 : Operation 386 [1/5] (7.30ns)   --->   "%empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [module.cpp:83]   --->   Operation 386 'writeresp' 'empty_140' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 387 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [module.cpp:83]   --->   Operation 387 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_o]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_o]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ values_x_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ values_y_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_o_read            (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_o_read            (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_read              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_37_loc       (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111000000000000000]
R_y_V_5_loc         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111000000000000000]
p_Val2_31_loc       (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111000000000000000]
p_Val2_29_loc       (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111000000000000000]
Q_1_loc             (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111000000000000000]
n_loc               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111000000000000000]
slice_V_1_loc       (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111000000000000000]
tmp_y_V_loc         (alloca           ) [ 001111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
p_Val2_20_loc       (alloca           ) [ 001111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
p_Val2_loc          (alloca           ) [ 001111111111111111111111111111111111000000000000000000000000000000000000000000000000000]
c_V_loc             (alloca           ) [ 001111111111111111111111111111110000000000000000000000000000000000000000000000000000000]
b_V_loc             (alloca           ) [ 001111111111111111111111111111100000000000000000000000000000000000000000000000000000000]
a_V_loc             (alloca           ) [ 001111111111111111111111111111110000000000000000000000000000000000000000000000000000000]
buff1               (alloca           ) [ 001111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
buff2               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111000000000000]
buff3               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
trunc_ln            (partselect       ) [ 001111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5           (partselect       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111000000000000]
trunc_ln6           (partselect       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
sext_ln27           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr           (getelementptr    ) [ 000111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty               (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln27           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln28           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1         (getelementptr    ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111110000000]
empty_130           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln28           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln29           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2         (getelementptr    ) [ 000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
empty_131           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln29           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_V_loc_load        (load             ) [ 000000000000000000000000000000011111111111111111111111111111111111111111000000000000000]
call_ln0            (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_V_2               (trunc            ) [ 000000000000000000000000000000011110000000000000000000000000000000000000000000000000000]
store_ln105         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1064         (icmp             ) [ 000000000000000000000000000000011111111111000000000000000000000000000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_V_loc_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_V_loc_load        (load             ) [ 000000000000000000000000000000001111111111111111111111111111111111111111000000000000000]
scalar_V            (bitconcatenate   ) [ 000000000000000000000000000000001111111111111111111111111111111111111111000000000000000]
c_V_3               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln104         (trunc            ) [ 000000000000000000000000000000001100000000000000000000000000000000000000000000000000000]
store_ln106         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91             (br               ) [ 000000000000000000000000000000011111111111000000000000000000000000000000000000000000000]
lambda_V            (call             ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
tmp_y_V_1           (call             ) [ 000000000000000000000000000000000111111110000000000000000000000000000000000000000000000]
lambda_V_4          (call             ) [ 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
call_ln97           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_loc_load     (load             ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
tmp_x_V_1           (call             ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
lambda_V_5          (xor              ) [ 000000000000000000000000000000000000011100000000000000000000000000000000000000000000000]
call_ln101          (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_20_loc_load  (load             ) [ 000000000000000000000000000000010000000111000000000000000000000000000000000000000000000]
empty_132           (trunc            ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
lambda_V_6          (call             ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
call_ln100          (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_y_V_loc_load    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_y_V             (phi              ) [ 000000000000000000000000000000001111111111111100000000000000000000000000000000000000000]
tmp1_x_V            (phi              ) [ 000000000000000000000000000000001111111111111100000000000000000000000000000000000000000]
i_23                (alloca           ) [ 000000000000000000000000000000000000000001111100000000000000000000000000000000000000000]
store_ln115         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln115            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                   (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln115          (zext             ) [ 000000000000000000000000000000000000000000011100000000000000000000000000000000000000000]
icmp_ln115          (icmp             ) [ 000000000000000000000000000000000000000000111100000000000000000000000000000000000000000]
empty_133           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln115            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln115         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln116           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln116          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
values_x_V_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
values_y_V_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
add_ln115           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln115         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_1                 (alloca           ) [ 000000000000000000000000000000000000000000111111111111111111111111111111000000000000000]
R_x_V_1             (alloca           ) [ 000000000000000000000000000000000000000000111111111111111111111111111111000000000000000]
R_y_V_4_1           (alloca           ) [ 000000000000000000000000000000000000000000111111111111111111111111111111000000000000000]
i_24                (alloca           ) [ 000000000000000000000000000000000000000000111111111111111111111111111111000000000000000]
indvar_flatten      (alloca           ) [ 000000000000000000000000000000000000000000111111111111111111111111111111000000000000000]
y_tmp_V_1           (alloca           ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
store_ln53          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln53             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
values_x_V_load     (load             ) [ 000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
values_y_V_load     (load             ) [ 000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
specloopname_ln115  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret1           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1_x_V_1          (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1_y_V_1          (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
values_x_V_addr_1   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
values_y_V_addr_1   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten_load (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53           (icmp             ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
add_ln53            (add              ) [ 000000000000000000000000000000000000000000000001111111111111111111111111000000000000000]
br_ln53             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_24_load           (load             ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
add_ln53_1          (add              ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
R_x_V_1_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_y_V_4_1_load      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln674         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_42         (partset          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
p_Result_43         (partset          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
k_1_load            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                 (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln53         (select           ) [ 000000000000000000000000000000000000000000000000111111111111111111111111000000000000000]
select_ln53_1       (select           ) [ 000000000000000000000000000000000000000000000000111111111111111111111111000000000000000]
trunc_ln53          (trunc            ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
p_shl_mid2          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
call_ln53           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
slice_V_1_loc_load  (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_136           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln86           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13              (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln86_1         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14              (bitselect        ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
tmp_s               (partselect       ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
add_ln86            (add              ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
p_Result_s          (bitselect        ) [ 000000000000000000000000000000000000000000000000001111111111111111111111000000000000000]
tmp_16              (bitselect        ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_135           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln54           (sext             ) [ 000000000000000000000000000000000000000000000000000111111111111100000000000000000000000]
specloopname_ln50   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln86_2          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln86_2         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp3                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln86_3         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln86_4         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln86_1          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln86_5         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln86_2          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln819          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln86_1          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln86_6         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Q                   (sub              ) [ 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
icmp_ln87           (icmp             ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
br_ln87             (br               ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
call_ln86           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
n_loc_load          (load             ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
Q_1_loc_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
neg                 (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
abscond             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m                   (select           ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
br_ln97             (br               ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
R_x_V_1_load_1      (load             ) [ 000000000000000000000000000000000000000000000000000001111000000000000000000000000000000]
icmp_ln1064_1       (icmp             ) [ 000000000000000000000000000000000000000000000000000001111111111100000000000000000000000]
m_1                 (phi              ) [ 000000000000000000000000000000000000000000000000000001111111111100000000000000000000000]
n                   (phi              ) [ 000000000000000000000000000000000000000000000000000001111111111100000000000000000000000]
trunc_ln52          (trunc            ) [ 000000000000000000000000000000000000000000000000000000111111111100000000000000000000000]
br_ln91             (br               ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
R_y_V_4_1_load_1    (load             ) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
lambda_V_7          (call             ) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
R_y_V_1             (call             ) [ 000000000000000000000000000000000000000000000000000000011111111000000000000000000000000]
lambda_V_8          (call             ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
call_ln97           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_29_loc_load  (load             ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
lambda_V_9          (xor              ) [ 000000000000000000000000000000000000000000000000000000000011110000000000000000000000000]
R_x_V               (call             ) [ 000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
call_ln101          (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_31_loc_load  (load             ) [ 000000000000000000000000000000000000000000000011111111000000011111111111000000000000000]
empty_134           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
lambda_V_10         (call             ) [ 000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
call_ln100          (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_y_V_5_loc_load    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_x_V_2             (phi              ) [ 000000000000000000000000000000000000000000000000000000111111111111111111000000000000000]
R_y_V               (phi              ) [ 000000000000000000000000000000000000000000000000000000111111111111111111000000000000000]
icmp_ln63_1         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln63           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln63            (and              ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
br_ln62             (br               ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
add_ln66            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln66_1          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17              (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln66            (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln66_2        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln66_1          (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln66_3        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln66         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
zext_ln66           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_V                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000001001000000000000000000]
y_V                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000001001000000000000000000]
br_ln64             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_V_load_1          (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000110000000000000000000]
y_V_load_1          (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000110000000000000000000]
call_ret            (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_x_V_3             (extractvalue     ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
R_y_V_3             (extractvalue     ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
br_ln0              (br               ) [ 000000000000000000000000000000000000000000000011111111111111111111111111000000000000000]
y_tmp_V_1_load      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
y_V_load            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
x_V_load            (load             ) [ 000000000000000000000000000000000000000000000011111111111111111111110111000000000000000]
call_ln66           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_37_loc_load  (load             ) [ 000000000000000000000000000000000000000000000011111111111111111111110001000000000000000]
store_ln68          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret2           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_x_V_4             (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_y_V_2             (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln68             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_y_V_4_4_in        (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
R_x_V_5             (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
trunc_ln92          (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_2                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln92          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln67          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln54          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln414          (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_137           (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln28           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_139           (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_138           (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln29           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_140           (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln83            (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_o">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_o"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_o">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_o"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="values_x_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_x_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="values_y_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_y_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_33_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_36_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_39_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i166.i165.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_inv"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_mult.2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_mult.1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_33_110"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_33_111"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_33_112"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_add"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i192.i163"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_77_7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_56_6"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_53_4_VITIS_LOOP_54_5_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_92_1"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_33_113"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_33_114"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_33_115"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_VITIS_LOOP_33_116"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_17"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Radix2wECC_Pipeline_18"/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="p_Val2_37_loc_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="166" slack="61"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_37_loc/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="R_y_V_5_loc_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="166" slack="57"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_y_V_5_loc/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Val2_31_loc_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="166" slack="54"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_31_loc/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Val2_29_loc_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="166" slack="51"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_29_loc/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="Q_1_loc_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="46"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_1_loc/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="n_loc_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="46"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_loc/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="slice_V_1_loc_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="6" slack="43"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="slice_V_1_loc/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_y_V_loc_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="166" slack="38"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_y_V_loc/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Val2_20_loc_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="166" slack="35"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_20_loc/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_Val2_loc_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="166" slack="32"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_loc/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="c_V_loc_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="192" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_V_loc/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="b_V_loc_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="192" slack="26"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_V_loc/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="a_V_loc_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="165" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_V_loc/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="buff1_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="buff2_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="buff3_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff3/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_23_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_23/41 "/>
</bind>
</comp>

<comp id="266" class="1004" name="k_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_1/42 "/>
</bind>
</comp>

<comp id="270" class="1004" name="R_x_V_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_x_V_1/42 "/>
</bind>
</comp>

<comp id="274" class="1004" name="R_y_V_4_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_y_V_4_1/42 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_24_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_24/42 "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_flatten_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/42 "/>
</bind>
</comp>

<comp id="286" class="1004" name="y_tmp_V_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="166" slack="20"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_tmp_V_1/42 "/>
</bind>
</comp>

<comp id="290" class="1004" name="y_o_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_o_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="x_o_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_o_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="k_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_readreq_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_writeresp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_130/11 empty_137/72 empty_138/75 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_writeresp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_131/20 empty_139/75 empty_140/82 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="166" slack="0"/>
<pin id="335" dir="0" index="1" bw="166" slack="0"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln105/30 values_x_V_load/42 store_ln117/45 x_V_load_1/64 x_V_load/64 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="166" slack="0"/>
<pin id="341" dir="0" index="1" bw="166" slack="0"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln106/31 values_y_V_load/42 store_ln117/45 y_V_load_1/64 y_V_load/64 "/>
</bind>
</comp>

<comp id="345" class="1004" name="values_x_V_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="166" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="3" slack="0"/>
<pin id="349" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_x_V_addr/42 "/>
</bind>
</comp>

<comp id="352" class="1004" name="values_y_V_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="166" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="3" slack="0"/>
<pin id="356" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_y_V_addr/42 "/>
</bind>
</comp>

<comp id="361" class="1004" name="values_x_V_addr_1_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="166" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="3"/>
<pin id="365" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_x_V_addr_1/45 "/>
</bind>
</comp>

<comp id="369" class="1004" name="values_y_V_addr_1_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="166" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="3"/>
<pin id="373" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_y_V_addr_1/45 "/>
</bind>
</comp>

<comp id="377" class="1004" name="x_V_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="166" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="0"/>
<pin id="381" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V/64 "/>
</bind>
</comp>

<comp id="384" class="1004" name="y_V_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="166" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="3" slack="0"/>
<pin id="388" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_V/64 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_y_V_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="166" slack="3"/>
<pin id="395" dir="1" index="1" bw="166" slack="3"/>
</pin_list>
<bind>
<opset="tmp_y_V (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_y_V_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="166" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="10"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="166" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_y_V/41 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp1_x_V_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="166" slack="3"/>
<pin id="407" dir="1" index="1" bw="166" slack="3"/>
</pin_list>
<bind>
<opset="tmp1_x_V (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp1_x_V_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="166" slack="2147483647"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="1" slack="10"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="166" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp1_x_V/41 "/>
</bind>
</comp>

<comp id="417" class="1005" name="m_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="3"/>
<pin id="419" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="m_1 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="m_1_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="3"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_1/53 "/>
</bind>
</comp>

<comp id="429" class="1005" name="n_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="3"/>
<pin id="431" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="n_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="1" slack="3"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/53 "/>
</bind>
</comp>

<comp id="441" class="1005" name="R_x_V_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="166" slack="3"/>
<pin id="443" dir="1" index="1" bw="166" slack="3"/>
</pin_list>
<bind>
<opset="R_x_V_2 (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="R_x_V_2_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="166" slack="2147483647"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="1" slack="10"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="166" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="R_x_V_2/63 "/>
</bind>
</comp>

<comp id="453" class="1005" name="R_y_V_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="166" slack="3"/>
<pin id="455" dir="1" index="1" bw="166" slack="3"/>
</pin_list>
<bind>
<opset="R_y_V (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="R_y_V_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="166" slack="0"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="1" slack="10"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="166" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="R_y_V/63 "/>
</bind>
</comp>

<comp id="465" class="1005" name="R_y_V_4_4_in_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="166" slack="2147483647"/>
<pin id="467" dir="1" index="1" bw="166" slack="2147483647"/>
</pin_list>
<bind>
<opset="R_y_V_4_4_in (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="R_y_V_4_4_in_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="166" slack="0"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="166" slack="1"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="4" bw="166" slack="5"/>
<pin id="474" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="6" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="R_y_V_4_4_in/71 "/>
</bind>
</comp>

<comp id="477" class="1005" name="R_x_V_5_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="166" slack="2147483647"/>
<pin id="479" dir="1" index="1" bw="166" slack="2147483647"/>
</pin_list>
<bind>
<opset="R_x_V_5 (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="R_x_V_5_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="166" slack="0"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="166" slack="1"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="4" bw="166" slack="5"/>
<pin id="486" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="6" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="R_x_V_5/71 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_Radix2wECC_Pipeline_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="0" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="62" slack="8"/>
<pin id="493" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_Radix2wECC_Pipeline_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="0" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="62" slack="17"/>
<pin id="501" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="502" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/18 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="0" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="2" bw="165" slack="17"/>
<pin id="509" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/18 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_Radix2wECC_Pipeline_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="0" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="62" slack="26"/>
<pin id="515" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/27 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="0" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="192" slack="26"/>
<pin id="523" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/27 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="0" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="192" slack="28"/>
<pin id="529" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/29 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_bf_inv_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="166" slack="0"/>
<pin id="533" dir="0" index="1" bw="166" slack="1"/>
<pin id="534" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="lambda_V/31 lambda_V_7/53 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_bf_mult_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="166" slack="0"/>
<pin id="538" dir="0" index="1" bw="166" slack="0"/>
<pin id="539" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_y_V_1/31 tmp_x_V_1/35 R_y_V_1/53 R_x_V/57 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_bf_mult_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="166" slack="0"/>
<pin id="543" dir="0" index="1" bw="166" slack="0"/>
<pin id="544" dir="0" index="2" bw="163" slack="0"/>
<pin id="545" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="lambda_V_4/32 lambda_V_6/38 lambda_V_8/54 lambda_V_10/60 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="0" slack="0"/>
<pin id="550" dir="0" index="1" bw="166" slack="0"/>
<pin id="551" dir="0" index="2" bw="166" slack="3"/>
<pin id="552" dir="0" index="3" bw="166" slack="32"/>
<pin id="553" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/33 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="0" slack="0"/>
<pin id="558" dir="0" index="1" bw="166" slack="0"/>
<pin id="559" dir="0" index="2" bw="166" slack="0"/>
<pin id="560" dir="0" index="3" bw="166" slack="35"/>
<pin id="561" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln101/36 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="0" slack="0"/>
<pin id="566" dir="0" index="1" bw="166" slack="7"/>
<pin id="567" dir="0" index="2" bw="166" slack="0"/>
<pin id="568" dir="0" index="3" bw="166" slack="38"/>
<pin id="569" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/39 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_point_add_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="332" slack="0"/>
<pin id="574" dir="0" index="1" bw="166" slack="3"/>
<pin id="575" dir="0" index="2" bw="166" slack="3"/>
<pin id="576" dir="0" index="3" bw="166" slack="1"/>
<pin id="577" dir="0" index="4" bw="166" slack="0"/>
<pin id="578" dir="1" index="5" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/44 call_ret/66 call_ret2/70 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="0" slack="0"/>
<pin id="586" dir="0" index="1" bw="192" slack="0"/>
<pin id="587" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="3" bw="192" slack="0"/>
<pin id="589" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="590" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln414/46 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="0" slack="0"/>
<pin id="594" dir="0" index="1" bw="6" slack="0"/>
<pin id="595" dir="0" index="2" bw="8" slack="0"/>
<pin id="596" dir="0" index="3" bw="166" slack="13"/>
<pin id="597" dir="0" index="4" bw="6" slack="43"/>
<pin id="598" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/47 "/>
</bind>
</comp>

<comp id="600" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="0" slack="0"/>
<pin id="602" dir="0" index="1" bw="6" slack="0"/>
<pin id="603" dir="0" index="2" bw="32" slack="46"/>
<pin id="604" dir="0" index="3" bw="32" slack="46"/>
<pin id="605" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln86/50 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="0" slack="0"/>
<pin id="609" dir="0" index="1" bw="166" slack="0"/>
<pin id="610" dir="0" index="2" bw="166" slack="3"/>
<pin id="611" dir="0" index="3" bw="166" slack="51"/>
<pin id="612" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/55 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="0" slack="0"/>
<pin id="617" dir="0" index="1" bw="166" slack="0"/>
<pin id="618" dir="0" index="2" bw="166" slack="1"/>
<pin id="619" dir="0" index="3" bw="166" slack="54"/>
<pin id="620" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln101/58 "/>
</bind>
</comp>

<comp id="623" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="0" slack="0"/>
<pin id="625" dir="0" index="1" bw="166" slack="7"/>
<pin id="626" dir="0" index="2" bw="166" slack="0"/>
<pin id="627" dir="0" index="3" bw="166" slack="57"/>
<pin id="628" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/61 "/>
</bind>
</comp>

<comp id="631" class="1004" name="grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="0" slack="0"/>
<pin id="633" dir="0" index="1" bw="166" slack="0"/>
<pin id="634" dir="0" index="2" bw="166" slack="0"/>
<pin id="635" dir="0" index="3" bw="166" slack="0"/>
<pin id="636" dir="0" index="4" bw="166" slack="61"/>
<pin id="637" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/68 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_Radix2wECC_Pipeline_17_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="0" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="62" slack="44"/>
<pin id="645" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="646" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/73 "/>
</bind>
</comp>

<comp id="649" class="1004" name="grp_Radix2wECC_Pipeline_18_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="0" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="0" index="2" bw="62" slack="51"/>
<pin id="653" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="654" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/80 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="332" slack="0"/>
<pin id="659" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_x_V_1/45 R_x_V_3/67 R_x_V_4/71 "/>
</bind>
</comp>

<comp id="663" class="1004" name="grp_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="332" slack="0"/>
<pin id="665" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_y_V_1/45 R_y_V_3/67 R_y_V_2/71 "/>
</bind>
</comp>

<comp id="669" class="1004" name="grp_load_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="166" slack="1"/>
<pin id="671" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_x_V_1_load/46 R_x_V_1_load_1/52 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="163" slack="1"/>
<pin id="674" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_y_V_4_1_load/46 R_y_V_4_1_load_1/54 "/>
</bind>
</comp>

<comp id="676" class="1005" name="reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="166" slack="1"/>
<pin id="678" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="lambda_V lambda_V_7 "/>
</bind>
</comp>

<comp id="681" class="1005" name="reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="166" slack="7"/>
<pin id="683" dir="1" index="1" bw="166" slack="7"/>
</pin_list>
<bind>
<opset="tmp_y_V_1 R_y_V_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="166" slack="1"/>
<pin id="689" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="lambda_V_4 lambda_V_6 lambda_V_8 lambda_V_10 "/>
</bind>
</comp>

<comp id="695" class="1005" name="reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="166" slack="1"/>
<pin id="697" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="tmp_x_V_1 R_x_V "/>
</bind>
</comp>

<comp id="701" class="1005" name="reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="166" slack="1"/>
<pin id="703" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="values_x_V_load x_V_load_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="166" slack="1"/>
<pin id="708" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="values_y_V_load y_V_load_1 y_V_load "/>
</bind>
</comp>

<comp id="712" class="1004" name="trunc_ln_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="62" slack="0"/>
<pin id="714" dir="0" index="1" bw="64" slack="0"/>
<pin id="715" dir="0" index="2" bw="3" slack="0"/>
<pin id="716" dir="0" index="3" bw="7" slack="0"/>
<pin id="717" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="trunc_ln5_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="62" slack="0"/>
<pin id="724" dir="0" index="1" bw="64" slack="0"/>
<pin id="725" dir="0" index="2" bw="3" slack="0"/>
<pin id="726" dir="0" index="3" bw="7" slack="0"/>
<pin id="727" dir="1" index="4" bw="62" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="trunc_ln6_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="62" slack="0"/>
<pin id="734" dir="0" index="1" bw="64" slack="0"/>
<pin id="735" dir="0" index="2" bw="3" slack="0"/>
<pin id="736" dir="0" index="3" bw="7" slack="0"/>
<pin id="737" dir="1" index="4" bw="62" slack="19"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sext_ln27_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="62" slack="1"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="gmem_addr_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="62" slack="0"/>
<pin id="748" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sext_ln28_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="62" slack="10"/>
<pin id="754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/11 "/>
</bind>
</comp>

<comp id="755" class="1004" name="gmem_addr_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="62" slack="0"/>
<pin id="758" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/11 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln29_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="62" slack="19"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/20 "/>
</bind>
</comp>

<comp id="765" class="1004" name="gmem_addr_2_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="0" index="1" bw="62" slack="0"/>
<pin id="768" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/20 "/>
</bind>
</comp>

<comp id="772" class="1004" name="b_V_loc_load_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="192" slack="29"/>
<pin id="774" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_V_loc_load/30 "/>
</bind>
</comp>

<comp id="775" class="1004" name="b_V_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="192" slack="0"/>
<pin id="777" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b_V_2/30 "/>
</bind>
</comp>

<comp id="780" class="1004" name="icmp_ln1064_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="166" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/30 "/>
</bind>
</comp>

<comp id="786" class="1004" name="a_V_loc_load_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="165" slack="30"/>
<pin id="788" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_loc_load/31 "/>
</bind>
</comp>

<comp id="789" class="1004" name="c_V_loc_load_load_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="192" slack="30"/>
<pin id="791" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_V_loc_load/31 "/>
</bind>
</comp>

<comp id="792" class="1004" name="scalar_V_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="166" slack="0"/>
<pin id="794" dir="0" index="1" bw="165" slack="0"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="166" slack="13"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="scalar_V/31 "/>
</bind>
</comp>

<comp id="800" class="1004" name="c_V_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="192" slack="0"/>
<pin id="802" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c_V_3/31 "/>
</bind>
</comp>

<comp id="805" class="1004" name="trunc_ln104_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="192" slack="0"/>
<pin id="807" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/31 "/>
</bind>
</comp>

<comp id="809" class="1004" name="p_Val2_loc_load_load_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="166" slack="34"/>
<pin id="811" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_loc_load/35 "/>
</bind>
</comp>

<comp id="813" class="1004" name="lambda_V_5_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="166" slack="2147483647"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lambda_V_5/36 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_Val2_20_loc_load_load_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="166" slack="37"/>
<pin id="821" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_20_loc_load/38 "/>
</bind>
</comp>

<comp id="822" class="1004" name="empty_132_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="166" slack="0"/>
<pin id="824" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_132/38 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_y_V_loc_load_load_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="166" slack="40"/>
<pin id="829" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_y_V_loc_load/41 "/>
</bind>
</comp>

<comp id="831" class="1004" name="store_ln115_store_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="4" slack="0"/>
<pin id="834" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/41 "/>
</bind>
</comp>

<comp id="836" class="1004" name="i_load_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="1"/>
<pin id="838" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/42 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln115_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="4" slack="0"/>
<pin id="841" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/42 "/>
</bind>
</comp>

<comp id="843" class="1004" name="icmp_ln115_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="0"/>
<pin id="845" dir="0" index="1" bw="4" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/42 "/>
</bind>
</comp>

<comp id="849" class="1004" name="trunc_ln115_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="4" slack="0"/>
<pin id="851" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/42 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln116_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="3" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/42 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln116_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="3" slack="0"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/42 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln115_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="4" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/42 "/>
</bind>
</comp>

<comp id="871" class="1004" name="store_ln115_store_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="4" slack="0"/>
<pin id="873" dir="0" index="1" bw="4" slack="1"/>
<pin id="874" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/42 "/>
</bind>
</comp>

<comp id="876" class="1004" name="store_ln53_store_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/42 "/>
</bind>
</comp>

<comp id="881" class="1004" name="store_ln53_store_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="7" slack="0"/>
<pin id="883" dir="0" index="1" bw="7" slack="0"/>
<pin id="884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/42 "/>
</bind>
</comp>

<comp id="886" class="1004" name="store_ln53_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="163" slack="0"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/42 "/>
</bind>
</comp>

<comp id="891" class="1004" name="store_ln53_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="166" slack="0"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/42 "/>
</bind>
</comp>

<comp id="896" class="1004" name="store_ln53_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="4" slack="0"/>
<pin id="898" dir="0" index="1" bw="4" slack="0"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/42 "/>
</bind>
</comp>

<comp id="901" class="1004" name="indvar_flatten_load_load_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="1"/>
<pin id="903" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/46 "/>
</bind>
</comp>

<comp id="904" class="1004" name="icmp_ln53_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/46 "/>
</bind>
</comp>

<comp id="910" class="1004" name="add_ln53_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="8" slack="22"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/46 "/>
</bind>
</comp>

<comp id="916" class="1004" name="i_24_load_load_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="7" slack="1"/>
<pin id="918" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_24_load/46 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln53_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="7" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/46 "/>
</bind>
</comp>

<comp id="925" class="1004" name="trunc_ln674_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="166" slack="0"/>
<pin id="927" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/46 "/>
</bind>
</comp>

<comp id="929" class="1004" name="p_Result_42_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="192" slack="0"/>
<pin id="931" dir="0" index="1" bw="192" slack="2147483647"/>
<pin id="932" dir="0" index="2" bw="163" slack="0"/>
<pin id="933" dir="0" index="3" bw="1" slack="0"/>
<pin id="934" dir="0" index="4" bw="9" slack="0"/>
<pin id="935" dir="1" index="5" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_42/46 "/>
</bind>
</comp>

<comp id="941" class="1004" name="p_Result_43_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="192" slack="0"/>
<pin id="943" dir="0" index="1" bw="192" slack="2147483647"/>
<pin id="944" dir="0" index="2" bw="163" slack="0"/>
<pin id="945" dir="0" index="3" bw="1" slack="0"/>
<pin id="946" dir="0" index="4" bw="9" slack="0"/>
<pin id="947" dir="1" index="5" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_43/46 "/>
</bind>
</comp>

<comp id="953" class="1004" name="k_1_load_load_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="2"/>
<pin id="955" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1_load/47 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="4" slack="0"/>
<pin id="959" dir="0" index="2" bw="3" slack="0"/>
<pin id="960" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/47 "/>
</bind>
</comp>

<comp id="964" class="1004" name="select_ln53_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="0"/>
<pin id="966" dir="0" index="1" bw="4" slack="0"/>
<pin id="967" dir="0" index="2" bw="4" slack="0"/>
<pin id="968" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/47 "/>
</bind>
</comp>

<comp id="972" class="1004" name="select_ln53_1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="7" slack="1"/>
<pin id="975" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="976" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_1/47 "/>
</bind>
</comp>

<comp id="978" class="1004" name="trunc_ln53_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="7" slack="0"/>
<pin id="980" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/47 "/>
</bind>
</comp>

<comp id="983" class="1004" name="p_shl_mid2_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="0"/>
<pin id="985" dir="0" index="1" bw="6" slack="0"/>
<pin id="986" dir="0" index="2" bw="1" slack="0"/>
<pin id="987" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid2/47 "/>
</bind>
</comp>

<comp id="992" class="1004" name="slice_V_1_loc_load_load_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="6" slack="45"/>
<pin id="994" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slice_V_1_loc_load/49 "/>
</bind>
</comp>

<comp id="995" class="1004" name="empty_136_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="6" slack="0"/>
<pin id="997" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_136/49 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln86_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/49 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_13_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="6" slack="0"/>
<pin id="1006" dir="0" index="2" bw="1" slack="0"/>
<pin id="1007" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/49 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln86_1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/49 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_14_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="6" slack="0"/>
<pin id="1018" dir="0" index="2" bw="3" slack="0"/>
<pin id="1019" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/49 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_s_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="2" slack="0"/>
<pin id="1025" dir="0" index="1" bw="6" slack="0"/>
<pin id="1026" dir="0" index="2" bw="3" slack="0"/>
<pin id="1027" dir="0" index="3" bw="4" slack="0"/>
<pin id="1028" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/49 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="add_ln86_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/49 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="p_Result_s_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="6" slack="0"/>
<pin id="1042" dir="0" index="2" bw="4" slack="0"/>
<pin id="1043" dir="1" index="3" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/49 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_16_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="6" slack="0"/>
<pin id="1050" dir="0" index="2" bw="4" slack="0"/>
<pin id="1051" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/49 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="sext_ln54_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="4" slack="3"/>
<pin id="1057" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/50 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="shl_ln86_2_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="2" slack="0"/>
<pin id="1060" dir="0" index="1" bw="1" slack="1"/>
<pin id="1061" dir="0" index="2" bw="1" slack="0"/>
<pin id="1062" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln86_2/50 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="zext_ln86_2_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="2" slack="0"/>
<pin id="1067" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_2/50 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp3_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="4" slack="0"/>
<pin id="1071" dir="0" index="1" bw="2" slack="1"/>
<pin id="1072" dir="0" index="2" bw="1" slack="0"/>
<pin id="1073" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/50 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="zext_ln86_3_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="4" slack="0"/>
<pin id="1078" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_3/50 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln86_4_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="2" slack="1"/>
<pin id="1082" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_4/50 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="add_ln86_1_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="2" slack="0"/>
<pin id="1085" dir="0" index="1" bw="2" slack="0"/>
<pin id="1086" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/50 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="zext_ln86_5_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="3" slack="0"/>
<pin id="1091" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_5/50 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="add_ln86_2_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="3" slack="0"/>
<pin id="1095" dir="0" index="1" bw="4" slack="0"/>
<pin id="1096" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_2/50 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln819_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="5" slack="0"/>
<pin id="1101" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln819/50 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="shl_ln86_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="5" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="1"/>
<pin id="1106" dir="0" index="2" bw="1" slack="0"/>
<pin id="1107" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln86_1/50 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="zext_ln86_6_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="5" slack="0"/>
<pin id="1112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_6/50 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="Q_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="5" slack="0"/>
<pin id="1116" dir="0" index="1" bw="5" slack="0"/>
<pin id="1117" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Q/50 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="icmp_ln87_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="5" slack="0"/>
<pin id="1123" dir="0" index="1" bw="5" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/50 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="n_loc_load_load_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="48"/>
<pin id="1129" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_loc_load/52 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="Q_1_loc_load_load_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="48"/>
<pin id="1132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Q_1_loc_load/52 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="neg_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="32" slack="0"/>
<pin id="1136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/52 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="abscond_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/52 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="m_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="32" slack="0"/>
<pin id="1148" dir="0" index="2" bw="32" slack="0"/>
<pin id="1149" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/52 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="icmp_ln1064_1_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="166" slack="0"/>
<pin id="1155" dir="0" index="1" bw="1" slack="0"/>
<pin id="1156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_1/52 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="trunc_ln52_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="0"/>
<pin id="1161" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/53 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="p_Val2_29_loc_load_load_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="166" slack="53"/>
<pin id="1165" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_29_loc_load/57 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="lambda_V_9_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="166" slack="0"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lambda_V_9/57 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="p_Val2_31_loc_load_load_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="166" slack="56"/>
<pin id="1175" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_31_loc_load/60 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="empty_134_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="166" slack="0"/>
<pin id="1178" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_134/60 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="R_y_V_5_loc_load_load_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="166" slack="59"/>
<pin id="1183" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_y_V_5_loc_load/63 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="icmp_ln63_1_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="10"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63_1/63 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="icmp_ln63_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="4" slack="13"/>
<pin id="1193" dir="0" index="1" bw="32" slack="10"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/63 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="and_ln63_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="1" slack="0"/>
<pin id="1199" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63/63 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="add_ln66_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="10"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/63 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="add_ln66_1_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="4" slack="10"/>
<pin id="1210" dir="0" index="1" bw="1" slack="0"/>
<pin id="1211" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/63 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_17_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="32" slack="0"/>
<pin id="1216" dir="0" index="2" bw="6" slack="0"/>
<pin id="1217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/63 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="sub_ln66_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="0"/>
<pin id="1223" dir="0" index="1" bw="4" slack="10"/>
<pin id="1224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/63 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="trunc_ln66_2_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="3" slack="0"/>
<pin id="1228" dir="0" index="1" bw="4" slack="0"/>
<pin id="1229" dir="0" index="2" bw="1" slack="0"/>
<pin id="1230" dir="0" index="3" bw="3" slack="0"/>
<pin id="1231" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln66_2/63 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="sub_ln66_1_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="0"/>
<pin id="1238" dir="0" index="1" bw="3" slack="0"/>
<pin id="1239" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_1/63 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="trunc_ln66_3_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="3" slack="0"/>
<pin id="1244" dir="0" index="1" bw="4" slack="0"/>
<pin id="1245" dir="0" index="2" bw="1" slack="0"/>
<pin id="1246" dir="0" index="3" bw="3" slack="0"/>
<pin id="1247" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln66_3/63 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="select_ln66_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="3" slack="0"/>
<pin id="1255" dir="0" index="2" bw="3" slack="0"/>
<pin id="1256" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/63 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="zext_ln66_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="3" slack="1"/>
<pin id="1262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/64 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="y_tmp_V_1_load_load_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="166" slack="20"/>
<pin id="1267" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_tmp_V_1_load/68 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="p_Val2_37_loc_load_load_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="166" slack="63"/>
<pin id="1271" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_37_loc_load/70 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="store_ln68_store_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="166" slack="0"/>
<pin id="1275" dir="0" index="1" bw="166" slack="22"/>
<pin id="1276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/70 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="trunc_ln92_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="166" slack="0"/>
<pin id="1280" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/71 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="k_2_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="4" slack="21"/>
<pin id="1284" dir="0" index="1" bw="1" slack="0"/>
<pin id="1285" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/71 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="store_ln53_store_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="22"/>
<pin id="1289" dir="0" index="1" bw="8" slack="23"/>
<pin id="1290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/71 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="store_ln53_store_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="7" slack="21"/>
<pin id="1293" dir="0" index="1" bw="7" slack="23"/>
<pin id="1294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/71 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="store_ln92_store_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="163" slack="0"/>
<pin id="1297" dir="0" index="1" bw="163" slack="23"/>
<pin id="1298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/71 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="store_ln67_store_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="166" slack="0"/>
<pin id="1302" dir="0" index="1" bw="166" slack="23"/>
<pin id="1303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/71 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="store_ln54_store_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="4" slack="0"/>
<pin id="1307" dir="0" index="1" bw="4" slack="23"/>
<pin id="1308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/71 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="p_Val2_37_loc_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="166" slack="61"/>
<pin id="1312" dir="1" index="1" bw="166" slack="61"/>
</pin_list>
<bind>
<opset="p_Val2_37_loc "/>
</bind>
</comp>

<comp id="1316" class="1005" name="R_y_V_5_loc_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="166" slack="57"/>
<pin id="1318" dir="1" index="1" bw="166" slack="57"/>
</pin_list>
<bind>
<opset="R_y_V_5_loc "/>
</bind>
</comp>

<comp id="1322" class="1005" name="p_Val2_31_loc_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="166" slack="54"/>
<pin id="1324" dir="1" index="1" bw="166" slack="54"/>
</pin_list>
<bind>
<opset="p_Val2_31_loc "/>
</bind>
</comp>

<comp id="1328" class="1005" name="p_Val2_29_loc_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="166" slack="51"/>
<pin id="1330" dir="1" index="1" bw="166" slack="51"/>
</pin_list>
<bind>
<opset="p_Val2_29_loc "/>
</bind>
</comp>

<comp id="1334" class="1005" name="Q_1_loc_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="46"/>
<pin id="1336" dir="1" index="1" bw="32" slack="46"/>
</pin_list>
<bind>
<opset="Q_1_loc "/>
</bind>
</comp>

<comp id="1340" class="1005" name="n_loc_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="46"/>
<pin id="1342" dir="1" index="1" bw="32" slack="46"/>
</pin_list>
<bind>
<opset="n_loc "/>
</bind>
</comp>

<comp id="1346" class="1005" name="slice_V_1_loc_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="6" slack="43"/>
<pin id="1348" dir="1" index="1" bw="6" slack="43"/>
</pin_list>
<bind>
<opset="slice_V_1_loc "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tmp_y_V_loc_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="166" slack="38"/>
<pin id="1354" dir="1" index="1" bw="166" slack="38"/>
</pin_list>
<bind>
<opset="tmp_y_V_loc "/>
</bind>
</comp>

<comp id="1358" class="1005" name="p_Val2_20_loc_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="166" slack="35"/>
<pin id="1360" dir="1" index="1" bw="166" slack="35"/>
</pin_list>
<bind>
<opset="p_Val2_20_loc "/>
</bind>
</comp>

<comp id="1364" class="1005" name="p_Val2_loc_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="166" slack="32"/>
<pin id="1366" dir="1" index="1" bw="166" slack="32"/>
</pin_list>
<bind>
<opset="p_Val2_loc "/>
</bind>
</comp>

<comp id="1370" class="1005" name="c_V_loc_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="192" slack="28"/>
<pin id="1372" dir="1" index="1" bw="192" slack="28"/>
</pin_list>
<bind>
<opset="c_V_loc "/>
</bind>
</comp>

<comp id="1376" class="1005" name="b_V_loc_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="192" slack="26"/>
<pin id="1378" dir="1" index="1" bw="192" slack="26"/>
</pin_list>
<bind>
<opset="b_V_loc "/>
</bind>
</comp>

<comp id="1382" class="1005" name="a_V_loc_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="165" slack="17"/>
<pin id="1384" dir="1" index="1" bw="165" slack="17"/>
</pin_list>
<bind>
<opset="a_V_loc "/>
</bind>
</comp>

<comp id="1388" class="1005" name="trunc_ln_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="62" slack="1"/>
<pin id="1390" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1394" class="1005" name="trunc_ln5_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="62" slack="10"/>
<pin id="1396" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="trunc_ln6_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="62" slack="19"/>
<pin id="1403" dir="1" index="1" bw="62" slack="19"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="gmem_addr_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="32" slack="1"/>
<pin id="1410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1413" class="1005" name="gmem_addr_1_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="32" slack="1"/>
<pin id="1415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="gmem_addr_2_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="1"/>
<pin id="1420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="b_V_2_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="166" slack="1"/>
<pin id="1428" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="b_V_2 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="icmp_ln1064_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="1"/>
<pin id="1435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="scalar_V_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="166" slack="13"/>
<pin id="1442" dir="1" index="1" bw="166" slack="13"/>
</pin_list>
<bind>
<opset="scalar_V "/>
</bind>
</comp>

<comp id="1445" class="1005" name="trunc_ln104_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="163" slack="1"/>
<pin id="1447" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="lambda_V_5_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="166" slack="1"/>
<pin id="1455" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="lambda_V_5 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="empty_132_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="163" slack="1"/>
<pin id="1464" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opset="empty_132 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="i_23_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="4" slack="0"/>
<pin id="1469" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_23 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="zext_ln115_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="64" slack="3"/>
<pin id="1476" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln115 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="values_x_V_addr_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="3" slack="1"/>
<pin id="1485" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="values_x_V_addr "/>
</bind>
</comp>

<comp id="1488" class="1005" name="values_y_V_addr_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="3" slack="1"/>
<pin id="1490" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="values_y_V_addr "/>
</bind>
</comp>

<comp id="1493" class="1005" name="k_1_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="4" slack="0"/>
<pin id="1495" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="R_x_V_1_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="166" slack="0"/>
<pin id="1502" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="R_x_V_1 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="R_y_V_4_1_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="163" slack="0"/>
<pin id="1509" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opset="R_y_V_4_1 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="i_24_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="7" slack="0"/>
<pin id="1516" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="indvar_flatten_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="8" slack="0"/>
<pin id="1523" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1528" class="1005" name="y_tmp_V_1_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="166" slack="20"/>
<pin id="1530" dir="1" index="1" bw="166" slack="20"/>
</pin_list>
<bind>
<opset="y_tmp_V_1 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="add_ln53_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="8" slack="22"/>
<pin id="1539" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="add_ln53_1_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="7" slack="1"/>
<pin id="1547" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53_1 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="p_Result_42_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="192" slack="1"/>
<pin id="1552" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_42 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="p_Result_43_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="192" slack="1"/>
<pin id="1557" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_43 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="select_ln53_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="4" slack="3"/>
<pin id="1562" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln53 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="select_ln53_1_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="7" slack="21"/>
<pin id="1568" dir="1" index="1" bw="7" slack="21"/>
</pin_list>
<bind>
<opset="select_ln53_1 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="trunc_ln53_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="6" slack="1"/>
<pin id="1573" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln53 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="p_shl_mid2_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="8" slack="1"/>
<pin id="1578" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_shl_mid2 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="tmp_14_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="1" slack="1"/>
<pin id="1583" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="tmp_s_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="2" slack="1"/>
<pin id="1588" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1591" class="1005" name="add_ln86_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="2" slack="1"/>
<pin id="1593" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="p_Result_s_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="15"/>
<pin id="1598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1600" class="1005" name="tmp_16_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="1" slack="1"/>
<pin id="1602" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="sext_ln54_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="32" slack="13"/>
<pin id="1607" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="sext_ln54 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="Q_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="6" slack="1"/>
<pin id="1612" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Q "/>
</bind>
</comp>

<comp id="1615" class="1005" name="icmp_ln87_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="1" slack="2"/>
<pin id="1617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="m_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="1"/>
<pin id="1624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="1627" class="1005" name="R_x_V_1_load_1_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="166" slack="1"/>
<pin id="1629" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="R_x_V_1_load_1 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="icmp_ln1064_1_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="1" slack="1"/>
<pin id="1636" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064_1 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="trunc_ln52_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="4" slack="10"/>
<pin id="1640" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln52 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="R_y_V_4_1_load_1_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="163" slack="1"/>
<pin id="1646" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opset="R_y_V_4_1_load_1 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="lambda_V_9_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="166" slack="1"/>
<pin id="1654" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="lambda_V_9 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="empty_134_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="163" slack="1"/>
<pin id="1663" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opset="empty_134 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="and_ln63_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="1" slack="5"/>
<pin id="1668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln63 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="select_ln66_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="3" slack="1"/>
<pin id="1672" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="x_V_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="3" slack="1"/>
<pin id="1677" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

<comp id="1680" class="1005" name="y_V_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="3" slack="1"/>
<pin id="1682" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="1685" class="1005" name="R_x_V_3_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="166" slack="1"/>
<pin id="1687" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="R_x_V_3 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="R_y_V_3_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="166" slack="1"/>
<pin id="1692" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="R_y_V_3 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="x_V_load_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="166" slack="1"/>
<pin id="1700" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="x_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="96" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="96" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="96" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="96" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="96" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="96" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="96" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="6" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="12" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="12" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="2" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="22" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="24" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="329"><net_src comp="190" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="330"><net_src comp="194" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="331"><net_src comp="190" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="194" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="80" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="8" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="108" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="10" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="108" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="345" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="360"><net_src comp="352" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="366"><net_src comp="8" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="108" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="361" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="374"><net_src comp="10" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="108" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="369" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="382"><net_src comp="8" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="108" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="10" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="108" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="377" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="392"><net_src comp="384" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="396"><net_src comp="40" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="404"><net_src comp="397" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="416"><net_src comp="409" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="428"><net_src comp="421" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="432"><net_src comp="50" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="440"><net_src comp="433" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="444"><net_src comp="40" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="452"><net_src comp="445" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="464"><net_src comp="457" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="476"><net_src comp="453" pin="1"/><net_sink comp="468" pin=4"/></net>

<net id="488"><net_src comp="441" pin="1"/><net_sink comp="480" pin=4"/></net>

<net id="495"><net_src comp="26" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="0" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="503"><net_src comp="28" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="0" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="510"><net_src comp="30" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="517"><net_src comp="32" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="0" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="524"><net_src comp="34" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="530"><net_src comp="36" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="82" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="84" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="86" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="531" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="554"><net_src comp="88" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="541" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="562"><net_src comp="92" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="536" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="570"><net_src comp="94" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="541" pin="3"/><net_sink comp="564" pin=2"/></net>

<net id="579"><net_src comp="118" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="405" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="393" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="582"><net_src comp="441" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="453" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="591"><net_src comp="134" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="599"><net_src comp="144" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="606"><net_src comp="168" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="613"><net_src comp="170" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="541" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="621"><net_src comp="172" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="536" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="629"><net_src comp="174" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="541" pin="3"/><net_sink comp="623" pin=2"/></net>

<net id="638"><net_src comp="188" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="333" pin="3"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="339" pin="3"/><net_sink comp="631" pin=3"/></net>

<net id="647"><net_src comp="192" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="0" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="655"><net_src comp="196" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="0" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="572" pin="5"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="666"><net_src comp="572" pin="5"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="679"><net_src comp="531" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="684"><net_src comp="536" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="690"><net_src comp="541" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="698"><net_src comp="536" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="704"><net_src comp="333" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="572" pin=3"/></net>

<net id="709"><net_src comp="339" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="572" pin=4"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="631" pin=3"/></net>

<net id="718"><net_src comp="16" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="302" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="18" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="721"><net_src comp="20" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="728"><net_src comp="16" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="296" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="18" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="731"><net_src comp="20" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="738"><net_src comp="16" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="290" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="18" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="20" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="749"><net_src comp="0" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="751"><net_src comp="745" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="759"><net_src comp="0" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="752" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="755" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="769"><net_src comp="0" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="762" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="771"><net_src comp="765" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="784"><net_src comp="775" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="40" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="797"><net_src comp="76" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="786" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="78" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="789" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="808"><net_src comp="789" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="809" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="817"><net_src comp="90" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="818"><net_src comp="813" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="830"><net_src comp="827" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="835"><net_src comp="98" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="836" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="100" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="836" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="849" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="106" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="853" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="869"><net_src comp="836" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="98" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="865" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="110" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="112" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="114" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="40" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="116" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="908"><net_src comp="901" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="124" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="901" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="126" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="923"><net_src comp="916" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="128" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="669" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="936"><net_src comp="130" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="925" pin="1"/><net_sink comp="929" pin=2"/></net>

<net id="938"><net_src comp="50" pin="0"/><net_sink comp="929" pin=3"/></net>

<net id="939"><net_src comp="132" pin="0"/><net_sink comp="929" pin=4"/></net>

<net id="940"><net_src comp="929" pin="5"/><net_sink comp="584" pin=1"/></net>

<net id="948"><net_src comp="130" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="672" pin="1"/><net_sink comp="941" pin=2"/></net>

<net id="950"><net_src comp="50" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="951"><net_src comp="132" pin="0"/><net_sink comp="941" pin=4"/></net>

<net id="952"><net_src comp="941" pin="5"/><net_sink comp="584" pin=3"/></net>

<net id="961"><net_src comp="136" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="953" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="138" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="969"><net_src comp="956" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="970"><net_src comp="116" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="971"><net_src comp="953" pin="1"/><net_sink comp="964" pin=2"/></net>

<net id="977"><net_src comp="956" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="981"><net_src comp="972" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="988"><net_src comp="140" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="978" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="142" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="991"><net_src comp="983" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="998"><net_src comp="992" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="995" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="146" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="992" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="96" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1014"><net_src comp="1003" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1020"><net_src comp="146" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="992" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1022"><net_src comp="18" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1029"><net_src comp="148" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1030"><net_src comp="992" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1031"><net_src comp="138" pin="0"/><net_sink comp="1023" pin=2"/></net>

<net id="1032"><net_src comp="150" pin="0"/><net_sink comp="1023" pin=3"/></net>

<net id="1037"><net_src comp="1011" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="999" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1044"><net_src comp="146" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="992" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="152" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1052"><net_src comp="146" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="992" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="152" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1063"><net_src comp="160" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="78" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1068"><net_src comp="1058" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1074"><net_src comp="162" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1075"><net_src comp="142" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1079"><net_src comp="1069" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1087"><net_src comp="1080" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="1065" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="1089" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1076" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1102"><net_src comp="1093" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1108"><net_src comp="164" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="166" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1113"><net_src comp="1103" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1118"><net_src comp="1099" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1110" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1120"><net_src comp="1114" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="1125"><net_src comp="1093" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1103" pin="3"/><net_sink comp="1121" pin=1"/></net>

<net id="1137"><net_src comp="50" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1130" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="1130" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="50" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1150"><net_src comp="1139" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1151"><net_src comp="1130" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1152"><net_src comp="1133" pin="2"/><net_sink comp="1145" pin=2"/></net>

<net id="1157"><net_src comp="669" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="40" pin="0"/><net_sink comp="1153" pin=1"/></net>

<net id="1162"><net_src comp="421" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="1163" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1171"><net_src comp="1163" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="90" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1179"><net_src comp="1173" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="1184"><net_src comp="1181" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1189"><net_src comp="417" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="50" pin="0"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="429" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1200"><net_src comp="1185" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="1191" pin="2"/><net_sink comp="1196" pin=1"/></net>

<net id="1206"><net_src comp="417" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="176" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="178" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="180" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="1202" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1220"><net_src comp="182" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1225"><net_src comp="98" pin="0"/><net_sink comp="1221" pin=0"/></net>

<net id="1232"><net_src comp="184" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1233"><net_src comp="1221" pin="2"/><net_sink comp="1226" pin=1"/></net>

<net id="1234"><net_src comp="96" pin="0"/><net_sink comp="1226" pin=2"/></net>

<net id="1235"><net_src comp="138" pin="0"/><net_sink comp="1226" pin=3"/></net>

<net id="1240"><net_src comp="186" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="1226" pin="4"/><net_sink comp="1236" pin=1"/></net>

<net id="1248"><net_src comp="184" pin="0"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="1208" pin="2"/><net_sink comp="1242" pin=1"/></net>

<net id="1250"><net_src comp="96" pin="0"/><net_sink comp="1242" pin=2"/></net>

<net id="1251"><net_src comp="138" pin="0"/><net_sink comp="1242" pin=3"/></net>

<net id="1257"><net_src comp="1213" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="1236" pin="2"/><net_sink comp="1252" pin=1"/></net>

<net id="1259"><net_src comp="1242" pin="4"/><net_sink comp="1252" pin=2"/></net>

<net id="1263"><net_src comp="1260" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1268"><net_src comp="1265" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1272"><net_src comp="1269" pin="1"/><net_sink comp="572" pin=4"/></net>

<net id="1277"><net_src comp="1269" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1281"><net_src comp="468" pin="6"/><net_sink comp="1278" pin=0"/></net>

<net id="1286"><net_src comp="178" pin="0"/><net_sink comp="1282" pin=1"/></net>

<net id="1299"><net_src comp="1278" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1304"><net_src comp="480" pin="6"/><net_sink comp="1300" pin=0"/></net>

<net id="1309"><net_src comp="1282" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1313"><net_src comp="198" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="631" pin=4"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1319"><net_src comp="202" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="623" pin=3"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1325"><net_src comp="206" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="615" pin=3"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1331"><net_src comp="210" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="607" pin=3"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1337"><net_src comp="214" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="600" pin=3"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1343"><net_src comp="218" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1349"><net_src comp="222" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="592" pin=4"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1355"><net_src comp="226" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="564" pin=3"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1361"><net_src comp="230" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="556" pin=3"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1367"><net_src comp="234" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="548" pin=3"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1373"><net_src comp="238" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1379"><net_src comp="242" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1385"><net_src comp="246" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1391"><net_src comp="712" pin="4"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1393"><net_src comp="1388" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1397"><net_src comp="722" pin="4"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1400"><net_src comp="1394" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="1404"><net_src comp="732" pin="4"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1407"><net_src comp="1401" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="1411"><net_src comp="745" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1416"><net_src comp="755" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1421"><net_src comp="765" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1429"><net_src comp="775" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1432"><net_src comp="1426" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1436"><net_src comp="780" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1443"><net_src comp="792" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="592" pin=3"/></net>

<net id="1448"><net_src comp="805" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="1456"><net_src comp="813" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="1465"><net_src comp="822" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="1470"><net_src comp="262" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1472"><net_src comp="1467" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1473"><net_src comp="1467" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1477"><net_src comp="839" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1486"><net_src comp="345" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1491"><net_src comp="352" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1496"><net_src comp="266" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1498"><net_src comp="1493" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1499"><net_src comp="1493" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="1503"><net_src comp="270" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1506"><net_src comp="1500" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1510"><net_src comp="274" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1512"><net_src comp="1507" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1513"><net_src comp="1507" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1517"><net_src comp="278" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1520"><net_src comp="1514" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1524"><net_src comp="282" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1527"><net_src comp="1521" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1531"><net_src comp="286" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1533"><net_src comp="1528" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1540"><net_src comp="910" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1548"><net_src comp="919" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1553"><net_src comp="929" pin="5"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1558"><net_src comp="941" pin="5"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="584" pin=3"/></net>

<net id="1563"><net_src comp="964" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1569"><net_src comp="972" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1574"><net_src comp="978" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1579"><net_src comp="983" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="1584"><net_src comp="1015" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1589"><net_src comp="1023" pin="4"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1594"><net_src comp="1033" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1599"><net_src comp="1039" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1603"><net_src comp="1047" pin="3"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1608"><net_src comp="1055" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1613"><net_src comp="1114" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1618"><net_src comp="1121" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1625"><net_src comp="1145" pin="3"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1630"><net_src comp="669" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1633"><net_src comp="1627" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="1637"><net_src comp="1153" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1641"><net_src comp="1159" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1643"><net_src comp="1638" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1647"><net_src comp="672" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="1655"><net_src comp="1167" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="1657"><net_src comp="1652" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="1664"><net_src comp="1176" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="1669"><net_src comp="1196" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1673"><net_src comp="1252" pin="3"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1678"><net_src comp="377" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1683"><net_src comp="384" pin="3"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1688"><net_src comp="657" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1693"><net_src comp="663" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1701"><net_src comp="333" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="1703"><net_src comp="1698" pin="1"/><net_sink comp="572" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 }
	Port: values_x_V | {30 45 }
	Port: values_y_V | {31 45 }
 - Input state : 
	Port: Radix2wECC : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
	Port: Radix2wECC : k | {1 }
	Port: Radix2wECC : x_o | {1 }
	Port: Radix2wECC : y_o | {1 }
	Port: Radix2wECC : values_x_V | {42 43 64 65 68 }
	Port: Radix2wECC : values_y_V | {42 43 64 65 68 }
  - Chain level:
	State 1
	State 2
		gmem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		gmem_addr_1 : 1
		empty_130 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		gmem_addr_2 : 1
		empty_131 : 2
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		b_V_2 : 1
		store_ln105 : 2
		icmp_ln1064 : 2
	State 31
		scalar_V : 1
		c_V_3 : 1
		trunc_ln104 : 1
		store_ln106 : 2
	State 32
		lambda_V_4 : 1
	State 33
		call_ln97 : 1
	State 34
	State 35
		tmp_x_V_1 : 1
	State 36
	State 37
	State 38
		empty_132 : 1
		lambda_V_6 : 2
	State 39
		call_ln100 : 1
	State 40
	State 41
		tmp_y_V : 1
		tmp1_x_V : 1
		store_ln115 : 1
	State 42
		zext_ln115 : 1
		icmp_ln115 : 1
		br_ln115 : 2
		trunc_ln115 : 1
		add_ln116 : 2
		zext_ln116 : 3
		values_x_V_addr : 4
		values_y_V_addr : 4
		values_x_V_load : 5
		values_y_V_load : 5
		add_ln115 : 1
		store_ln115 : 2
		store_ln53 : 1
		store_ln53 : 1
		store_ln53 : 1
		store_ln53 : 1
		store_ln53 : 1
	State 43
	State 44
	State 45
		tmp1_x_V_1 : 1
		tmp1_y_V_1 : 1
		store_ln117 : 2
		store_ln117 : 2
	State 46
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		add_ln53_1 : 1
		trunc_ln674 : 1
		p_Result_42 : 2
		p_Result_43 : 1
		call_ln414 : 3
	State 47
		tmp : 1
		select_ln53 : 2
		select_ln53_1 : 2
		trunc_ln53 : 3
		p_shl_mid2 : 4
		call_ln53 : 5
	State 48
	State 49
		empty_136 : 1
		zext_ln86 : 2
		tmp_13 : 1
		zext_ln86_1 : 2
		tmp_14 : 1
		tmp_s : 1
		add_ln86 : 3
		p_Result_s : 1
		tmp_16 : 1
	State 50
		zext_ln86_2 : 1
		zext_ln86_3 : 1
		add_ln86_1 : 2
		zext_ln86_5 : 3
		add_ln86_2 : 4
		zext_ln819 : 5
		zext_ln86_6 : 1
		Q : 6
		icmp_ln87 : 5
		br_ln87 : 6
		call_ln86 : 7
	State 51
	State 52
		neg : 1
		abscond : 1
		m : 2
		icmp_ln1064_1 : 1
	State 53
		trunc_ln52 : 1
	State 54
		lambda_V_8 : 1
	State 55
		call_ln97 : 1
	State 56
	State 57
		R_x_V : 1
		lambda_V_9 : 1
	State 58
		call_ln101 : 1
	State 59
	State 60
		empty_134 : 1
		lambda_V_10 : 2
	State 61
		call_ln100 : 1
	State 62
	State 63
		R_x_V_2 : 1
		R_y_V : 1
		and_ln63 : 1
		br_ln62 : 1
		tmp_17 : 1
		trunc_ln66_2 : 1
		sub_ln66_1 : 2
		trunc_ln66_3 : 1
		select_ln66 : 3
	State 64
		x_V : 1
		y_V : 1
		x_V_load_1 : 2
		y_V_load_1 : 2
		y_V_load : 2
		x_V_load : 2
	State 65
	State 66
	State 67
		R_x_V_3 : 1
		R_y_V_3 : 1
	State 68
		call_ln66 : 1
	State 69
	State 70
		call_ret2 : 1
		store_ln68 : 1
	State 71
		R_x_V_4 : 1
		R_y_V_2 : 1
		R_y_V_4_4_in : 2
		R_x_V_5 : 2
		trunc_ln92 : 3
		store_ln92 : 4
		store_ln67 : 3
		store_ln54 : 1
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |         grp_Radix2wECC_Pipeline_1_fu_489         |    0    |   103   |    19   |
|          |         grp_Radix2wECC_Pipeline_2_fu_497         |    0    |   103   |    19   |
|          |  grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505  |  1.588  |   234   |   320   |
|          |         grp_Radix2wECC_Pipeline_3_fu_511         |    0    |   103   |    19   |
|          |  grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519  |  1.588  |   234   |   320   |
|          |  grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525  |  1.588  |   234   |   320   |
|          |                 grp_bf_inv_fu_531                |    0    |   1427  |   4136  |
|          |               grp_bf_mult_2_fu_536               |  3.176  |   1526  |   586   |
|          |               grp_bf_mult_1_fu_541               |  3.176  |   1526  |   586   |
|          | grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548 |    0    |   340   |   273   |
|   call   | grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556 |    0    |   340   |    28   |
|          | grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564 |    0    |   340   |    28   |
|          |               grp_point_add_fu_572               | 35.0182 |  11523  |   7249  |
|          |  grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584  |    0    |   406   |   2367  |
|          |  grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592  |    0    |    9    |    48   |
|          |  grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600  |    0    |   127   |   148   |
|          | grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607 |    0    |   340   |    28   |
|          | grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615 |    0    |   340   |    28   |
|          | grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623 |    0    |   340   |    28   |
|          | grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631 |    0    |   506   |    28   |
|          |         grp_Radix2wECC_Pipeline_17_fu_641        |  1.588  |   135   |    28   |
|          |         grp_Radix2wECC_Pipeline_18_fu_649        |  1.588  |   135   |    28   |
|----------|--------------------------------------------------|---------|---------|---------|
|    xor   |                 lambda_V_5_fu_813                |    0    |    0    |   166   |
|          |                lambda_V_9_fu_1167                |    0    |    0    |   166   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                icmp_ln1064_fu_780                |    0    |    0    |    62   |
|          |                 icmp_ln115_fu_843                |    0    |    0    |    9    |
|          |                 icmp_ln53_fu_904                 |    0    |    0    |    11   |
|   icmp   |                 icmp_ln87_fu_1121                |    0    |    0    |    9    |
|          |                  abscond_fu_1139                 |    0    |    0    |    18   |
|          |               icmp_ln1064_1_fu_1153              |    0    |    0    |    62   |
|          |                icmp_ln63_1_fu_1185               |    0    |    0    |    18   |
|          |                 icmp_ln63_fu_1191                |    0    |    0    |    18   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 add_ln116_fu_853                 |    0    |    0    |    11   |
|          |                 add_ln115_fu_865                 |    0    |    0    |    13   |
|          |                  add_ln53_fu_910                 |    0    |    0    |    15   |
|          |                 add_ln53_1_fu_919                |    0    |    0    |    14   |
|    add   |                 add_ln86_fu_1033                 |    0    |    0    |    10   |
|          |                add_ln86_1_fu_1083                |    0    |    0    |    10   |
|          |                add_ln86_2_fu_1093                |    0    |    0    |    13   |
|          |                 add_ln66_fu_1202                 |    0    |    0    |    39   |
|          |                add_ln66_1_fu_1208                |    0    |    0    |    13   |
|          |                    k_2_fu_1282                   |    0    |    0    |    13   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                     Q_fu_1114                    |    0    |    0    |    13   |
|    sub   |                    neg_fu_1133                   |    0    |    0    |    39   |
|          |                 sub_ln66_fu_1221                 |    0    |    0    |    13   |
|          |                sub_ln66_1_fu_1236                |    0    |    0    |    11   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                select_ln53_fu_964                |    0    |    0    |    4    |
|  select  |               select_ln53_1_fu_972               |    0    |    0    |    7    |
|          |                     m_fu_1145                    |    0    |    0    |    32   |
|          |                select_ln66_fu_1252               |    0    |    0    |    3    |
|----------|--------------------------------------------------|---------|---------|---------|
|    and   |                 and_ln63_fu_1196                 |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |               y_o_read_read_fu_290               |    0    |    0    |    0    |
|   read   |               x_o_read_read_fu_296               |    0    |    0    |    0    |
|          |                k_read_read_fu_302                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|  readreq |                grp_readreq_fu_308                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
| writeresp|               grp_writeresp_fu_315               |    0    |    0    |    0    |
|          |               grp_writeresp_fu_322               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|extractvalue|                    grp_fu_657                    |    0    |    0    |    0    |
|          |                    grp_fu_663                    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                  trunc_ln_fu_712                 |    0    |    0    |    0    |
|          |                 trunc_ln5_fu_722                 |    0    |    0    |    0    |
|partselect|                 trunc_ln6_fu_732                 |    0    |    0    |    0    |
|          |                   tmp_s_fu_1023                  |    0    |    0    |    0    |
|          |               trunc_ln66_2_fu_1226               |    0    |    0    |    0    |
|          |               trunc_ln66_3_fu_1242               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 sext_ln27_fu_742                 |    0    |    0    |    0    |
|   sext   |                 sext_ln28_fu_752                 |    0    |    0    |    0    |
|          |                 sext_ln29_fu_762                 |    0    |    0    |    0    |
|          |                 sext_ln54_fu_1055                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                   b_V_2_fu_775                   |    0    |    0    |    0    |
|          |                   c_V_3_fu_800                   |    0    |    0    |    0    |
|          |                trunc_ln104_fu_805                |    0    |    0    |    0    |
|          |                 empty_132_fu_822                 |    0    |    0    |    0    |
|          |                trunc_ln115_fu_849                |    0    |    0    |    0    |
|   trunc  |                trunc_ln674_fu_925                |    0    |    0    |    0    |
|          |                 trunc_ln53_fu_978                |    0    |    0    |    0    |
|          |                 empty_136_fu_995                 |    0    |    0    |    0    |
|          |                trunc_ln52_fu_1159                |    0    |    0    |    0    |
|          |                 empty_134_fu_1176                |    0    |    0    |    0    |
|          |                trunc_ln92_fu_1278                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                  scalar_V_fu_792                 |    0    |    0    |    0    |
|          |                 p_shl_mid2_fu_983                |    0    |    0    |    0    |
|bitconcatenate|                shl_ln86_2_fu_1058                |    0    |    0    |    0    |
|          |                   tmp3_fu_1069                   |    0    |    0    |    0    |
|          |                shl_ln86_1_fu_1103                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 zext_ln115_fu_839                |    0    |    0    |    0    |
|          |                 zext_ln116_fu_859                |    0    |    0    |    0    |
|          |                 zext_ln86_fu_999                 |    0    |    0    |    0    |
|          |                zext_ln86_1_fu_1011               |    0    |    0    |    0    |
|          |                zext_ln86_2_fu_1065               |    0    |    0    |    0    |
|   zext   |                zext_ln86_3_fu_1076               |    0    |    0    |    0    |
|          |                zext_ln86_4_fu_1080               |    0    |    0    |    0    |
|          |                zext_ln86_5_fu_1089               |    0    |    0    |    0    |
|          |                zext_ln819_fu_1099                |    0    |    0    |    0    |
|          |                zext_ln86_6_fu_1110               |    0    |    0    |    0    |
|          |                 zext_ln66_fu_1260                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|  partset |                p_Result_42_fu_929                |    0    |    0    |    0    |
|          |                p_Result_43_fu_941                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                    tmp_fu_956                    |    0    |    0    |    0    |
|          |                  tmp_13_fu_1003                  |    0    |    0    |    0    |
| bitselect|                  tmp_14_fu_1015                  |    0    |    0    |    0    |
|          |                p_Result_s_fu_1039                |    0    |    0    |    0    |
|          |                  tmp_16_fu_1047                  |    0    |    0    |    0    |
|          |                  tmp_17_fu_1213                  |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  | 49.3102 |  20371  |  17448  |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|   buff1  |    0   |   64   |    3   |    0   |
|   buff2  |    0   |   64   |    3   |    0   |
|   buff3  |    0   |   64   |    3   |    0   |
|values_x_V|    5   |    0   |    0   |    0   |
|values_y_V|    5   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   10   |   192  |    9   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     Q_1_loc_reg_1334    |   32   |
|        Q_reg_1610       |    6   |
| R_x_V_1_load_1_reg_1627 |   166  |
|     R_x_V_1_reg_1500    |   166  |
|     R_x_V_2_reg_441     |   166  |
|     R_x_V_3_reg_1685    |   166  |
|     R_x_V_5_reg_477     |   166  |
|     R_y_V_3_reg_1690    |   166  |
|R_y_V_4_1_load_1_reg_1644|   163  |
|    R_y_V_4_1_reg_1507   |   163  |
|   R_y_V_4_4_in_reg_465  |   166  |
|   R_y_V_5_loc_reg_1316  |   166  |
|      R_y_V_reg_453      |   166  |
|     a_V_loc_reg_1382    |   165  |
|   add_ln53_1_reg_1545   |    7   |
|    add_ln53_reg_1537    |    8   |
|    add_ln86_reg_1591    |    2   |
|    and_ln63_reg_1666    |    1   |
|      b_V_2_reg_1426     |   166  |
|     b_V_loc_reg_1376    |   192  |
|     c_V_loc_reg_1370    |   192  |
|    empty_132_reg_1462   |   163  |
|    empty_134_reg_1661   |   163  |
|   gmem_addr_1_reg_1413  |   32   |
|   gmem_addr_2_reg_1418  |   32   |
|    gmem_addr_reg_1408   |   32   |
|      i_23_reg_1467      |    4   |
|      i_24_reg_1514      |    7   |
|  icmp_ln1064_1_reg_1634 |    1   |
|   icmp_ln1064_reg_1433  |    1   |
|    icmp_ln87_reg_1615   |    1   |
| indvar_flatten_reg_1521 |    8   |
|       k_1_reg_1493      |    4   |
|   lambda_V_5_reg_1453   |   166  |
|   lambda_V_9_reg_1652   |   166  |
|       m_1_reg_417       |   32   |
|        m_reg_1622       |   32   |
|      n_loc_reg_1340     |   32   |
|        n_reg_429        |   32   |
|   p_Result_42_reg_1550  |   192  |
|   p_Result_43_reg_1555  |   192  |
|   p_Result_s_reg_1596   |    1   |
|  p_Val2_20_loc_reg_1358 |   166  |
|  p_Val2_29_loc_reg_1328 |   166  |
|  p_Val2_31_loc_reg_1322 |   166  |
|  p_Val2_37_loc_reg_1310 |   166  |
|   p_Val2_loc_reg_1364   |   166  |
|   p_shl_mid2_reg_1576   |    8   |
|         reg_676         |   166  |
|         reg_681         |   166  |
|         reg_687         |   166  |
|         reg_695         |   166  |
|         reg_701         |   166  |
|         reg_706         |   166  |
|    scalar_V_reg_1440    |   166  |
|  select_ln53_1_reg_1566 |    7   |
|   select_ln53_reg_1560  |    4   |
|   select_ln66_reg_1670  |    3   |
|    sext_ln54_reg_1605   |   32   |
|  slice_V_1_loc_reg_1346 |    6   |
|     tmp1_x_V_reg_405    |   166  |
|     tmp_14_reg_1581     |    1   |
|     tmp_16_reg_1600     |    1   |
|      tmp_s_reg_1586     |    2   |
|   tmp_y_V_loc_reg_1352  |   166  |
|     tmp_y_V_reg_393     |   166  |
|   trunc_ln104_reg_1445  |   163  |
|   trunc_ln52_reg_1638   |    4   |
|   trunc_ln53_reg_1571   |    6   |
|    trunc_ln5_reg_1394   |   62   |
|    trunc_ln6_reg_1401   |   62   |
|    trunc_ln_reg_1388    |   62   |
| values_x_V_addr_reg_1483|    3   |
| values_y_V_addr_reg_1488|    3   |
|    x_V_load_reg_1698    |   166  |
|       x_V_reg_1675      |    3   |
|       y_V_reg_1680      |    3   |
|    y_tmp_V_1_reg_1528   |   166  |
|   zext_ln115_reg_1474   |   64   |
+-------------------------+--------+
|          Total          |  7205  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_readreq_fu_308                |  p1  |   2  |  32  |   64   ||    9    |
|               grp_writeresp_fu_315               |  p0  |   3  |   1  |    3   |
|               grp_writeresp_fu_315               |  p1  |   2  |  32  |   64   ||    9    |
|               grp_writeresp_fu_322               |  p0  |   3  |   1  |    3   |
|               grp_writeresp_fu_322               |  p1  |   2  |  32  |   64   ||    9    |
|                 grp_access_fu_333                |  p0  |   6  |  166 |   996  ||    31   |
|                 grp_access_fu_333                |  p1  |   2  |  166 |   332  ||    9    |
|                 grp_access_fu_339                |  p0  |   6  |  166 |   996  ||    31   |
|                 grp_access_fu_339                |  p1  |   2  |  166 |   332  ||    9    |
|                  tmp_y_V_reg_393                 |  p0  |   2  |  166 |   332  ||    9    |
|                 tmp1_x_V_reg_405                 |  p0  |   2  |  166 |   332  ||    9    |
|                    m_1_reg_417                   |  p0  |   2  |  32  |   64   ||    9    |
|                     n_reg_429                    |  p0  |   2  |  32  |   64   ||    9    |
|                  R_x_V_2_reg_441                 |  p0  |   2  |  166 |   332  ||    9    |
|                   R_y_V_reg_453                  |  p0  |   2  |  166 |   332  ||    9    |
|                 grp_bf_inv_fu_531                |  p1  |   2  |  166 |   332  ||    9    |
|               grp_bf_mult_2_fu_536               |  p1  |   4  |  166 |   664  ||    20   |
|               grp_bf_mult_1_fu_541               |  p1  |   4  |  166 |   664  ||    20   |
|               grp_bf_mult_1_fu_541               |  p2  |   7  |  163 |  1141  ||    37   |
| grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548 |  p1  |   2  |  166 |   332  ||    9    |
| grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556 |  p1  |   2  |  166 |   332  ||    9    |
| grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556 |  p2  |   2  |  166 |   332  ||    9    |
| grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564 |  p2  |   2  |  166 |   332  ||    9    |
|               grp_point_add_fu_572               |  p1  |   2  |  166 |   332  ||    9    |
|               grp_point_add_fu_572               |  p2  |   2  |  166 |   332  ||    9    |
|               grp_point_add_fu_572               |  p3  |   2  |  166 |   332  ||    9    |
|               grp_point_add_fu_572               |  p4  |   2  |  166 |   332  ||    9    |
|  grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584  |  p1  |   2  |  192 |   384  ||    9    |
|  grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584  |  p3  |   2  |  192 |   384  ||    9    |
|  grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592  |  p1  |   2  |   6  |   12   ||    9    |
|  grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592  |  p2  |   2  |   8  |   16   ||    9    |
|  grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600  |  p1  |   2  |   6  |   12   ||    9    |
| grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607 |  p1  |   2  |  166 |   332  ||    9    |
| grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615 |  p1  |   2  |  166 |   332  ||    9    |
| grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623 |  p2  |   2  |  166 |   332  ||    9    |
| grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631 |  p2  |   2  |  166 |   332  ||    9    |
| grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631 |  p3  |   2  |  166 |   332  ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |  12235 || 61.0227 ||   409   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   49   |  20371 |  17448 |    -   |
|   Memory  |   10   |    -   |   192  |    9   |    0   |
|Multiplexer|    -   |   61   |    -   |   409  |    -   |
|  Register |    -   |    -   |  7205  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   10   |   110  |  27768 |  17866 |    0   |
+-----------+--------+--------+--------+--------+--------+
