[{"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85127229981"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85127229981?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85127229981&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85127229981&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85127229981", "dc:identifier": "SCOPUS_ID:85127229981", "eid": "2-s2.0-85127229981", "dc:title": "A Survey of Network-Based Hardware Accelerators", "dc:creator": "Skliarova I.", "prism:publicationName": "Electronics (Switzerland)", "prism:eIssn": "20799292", "prism:volume": "11", "prism:issueIdentifier": "7", "prism:pageRange": null, "prism:coverDate": "2022-04-01", "prism:coverDisplayDate": "April-1 2022", "prism:doi": "10.3390/electronics11071029", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "re", "subtypeDescription": "Review", "article-number": "1029", "source-id": "21100829272", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85108422282"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85108422282?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85108422282&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85108422282&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85108422282", "dc:identifier": "SCOPUS_ID:85108422282", "eid": "2-s2.0-85108422282", "dc:title": "Accelerating population count with a hardware co-processor for microblaze", "dc:creator": "Skliarova I.", "prism:publicationName": "Journal of Low Power Electronics and Applications", "prism:eIssn": "20799268", "prism:volume": "11", "prism:issueIdentifier": "2", "prism:pageRange": null, "prism:coverDate": "2021-06-01", "prism:coverDisplayDate": "June 2021", "prism:doi": "10.3390/JLPEA11020020", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "article-number": "20", "source-id": "21100332242", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85123798232"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85123798232?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85123798232&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85123798232&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85123798232", "dc:identifier": "SCOPUS_ID:85123798232", "eid": "2-s2.0-85123798232", "dc:title": "Hardware Accelerators for Data Processing in High-Performance Computing Systems", "dc:creator": "Sklyarov V.", "prism:publicationName": "15th IEEE International Conference on Application of Information and Communication Technologies, AICT 2021", "prism:isbn": [{"@_fa": "true", "$": "9781665436403"}], "prism:pageRange": null, "prism:coverDate": "2021-01-01", "prism:coverDisplayDate": "2021", "prism:doi": "10.1109/AICT52784.2021.9620439", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Almaty University of Power Engineering and Telecommunications", "affiliation-city": "Almaty", "affiliation-country": "Kazakhstan"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "21101074650", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85119837668"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85119837668?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85119837668&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85119837668&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85119837668", "dc:identifier": "SCOPUS_ID:85119837668", "eid": "2-s2.0-85119837668", "dc:title": "Preface", "dc:creator": "Zwiggelaar R.", "prism:publicationName": "CEUR Workshop Proceedings", "prism:issn": "16130073", "prism:volume": "3010", "prism:pageRange": null, "prism:coverDate": "2021-01-01", "prism:coverDisplayDate": "2021", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Aberystwyth University", "affiliation-city": "Aberystwyth", "affiliation-country": "United Kingdom"}], "prism:aggregationType": "Conference Proceeding", "subtype": "ed", "subtypeDescription": "Editorial", "source-id": "21100218356", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85060436269"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85060436269?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85060436269&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85060436269&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85060436269", "dc:identifier": "SCOPUS_ID:85060436269", "eid": "2-s2.0-85060436269", "dc:title": "Hardware accelerators for information processing in high-performance computing systems", "dc:creator": "Sklyarov V.", "prism:publicationName": "International Journal of Innovative Computing, Information and Control", "prism:issn": "13494198", "prism:volume": "15", "prism:issueIdentifier": "1", "prism:pageRange": "321-335", "prism:coverDate": "2019-02-01", "prism:coverDisplayDate": "1 February 2019", "prism:doi": "10.24507/ijicic.15.01.321", "citedby-count": "9", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "12000154489", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066962290"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066962290?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85066962290&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85066962290&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85066962290", "dc:identifier": "SCOPUS_ID:85066962290", "eid": "2-s2.0-85066962290", "dc:title": "Hardware accelerators for data sort", "dc:creator": "Skliarova I.", "prism:publicationName": "Lecture Notes in Electrical Engineering", "prism:issn": "18761100", "prism:eIssn": "18761119", "prism:volume": "566", "prism:pageRange": "105-160", "prism:coverDate": "2019-01-01", "prism:coverDisplayDate": "2019", "prism:doi": "10.1007/978-3-030-20721-2_4", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ch", "subtypeDescription": "Book Chapter", "source-id": "19700186822", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066952203"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066952203?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85066952203&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85066952203&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85066952203", "dc:identifier": "SCOPUS_ID:85066952203", "eid": "2-s2.0-85066952203", "dc:title": "Architectures of FPGA-based hardware accelerators and design techniques", "dc:creator": "Skliarova I.", "prism:publicationName": "Lecture Notes in Electrical Engineering", "prism:issn": "18761100", "prism:eIssn": "18761119", "prism:volume": "566", "prism:pageRange": "39-67", "prism:coverDate": "2019-01-01", "prism:coverDisplayDate": "2019", "prism:doi": "10.1007/978-3-030-20721-2_2", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ch", "subtypeDescription": "Book Chapter", "source-id": "19700186822", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066948869"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066948869?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85066948869&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85066948869&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85066948869", "dc:identifier": "SCOPUS_ID:85066948869", "eid": "2-s2.0-85066948869", "dc:title": "Hardware accelerators for data search", "dc:creator": "Skliarova I.", "prism:publicationName": "Lecture Notes in Electrical Engineering", "prism:issn": "18761100", "prism:eIssn": "18761119", "prism:volume": "566", "prism:pageRange": "69-103", "prism:coverDate": "2019-01-01", "prism:coverDisplayDate": "2019", "prism:doi": "10.1007/978-3-030-20721-2_3", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ch", "subtypeDescription": "Book Chapter", "source-id": "19700186822", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066940312"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066940312?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85066940312&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85066940312&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85066940312", "dc:identifier": "SCOPUS_ID:85066940312", "eid": "2-s2.0-85066940312", "dc:title": "FPGA-based hardware accelerators for selected computational problems", "dc:creator": "Skliarova I.", "prism:publicationName": "Lecture Notes in Electrical Engineering", "prism:issn": "18761100", "prism:eIssn": "18761119", "prism:volume": "566", "prism:pageRange": "161-212", "prism:coverDate": "2019-01-01", "prism:coverDisplayDate": "2019", "prism:doi": "10.1007/978-3-030-20721-2_5", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ch", "subtypeDescription": "Book Chapter", "source-id": "19700186822", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066935447"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066935447?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85066935447&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85066935447&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85066935447", "dc:identifier": "SCOPUS_ID:85066935447", "eid": "2-s2.0-85066935447", "dc:title": "Hardware/software co-design", "dc:creator": "Skliarova I.", "prism:publicationName": "Lecture Notes in Electrical Engineering", "prism:issn": "18761100", "prism:eIssn": "18761119", "prism:volume": "566", "prism:pageRange": "213-241", "prism:coverDate": "2019-01-01", "prism:coverDisplayDate": "2019", "prism:doi": "10.1007/978-3-030-20721-2_6", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ch", "subtypeDescription": "Book Chapter", "source-id": "19700186822", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066934039"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066934039?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85066934039&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85066934039&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85066934039", "dc:identifier": "SCOPUS_ID:85066934039", "eid": "2-s2.0-85066934039", "dc:title": "Preface", "dc:creator": "Skliarova I.", "prism:publicationName": "Lecture Notes in Electrical Engineering", "prism:issn": "18761100", "prism:eIssn": "18761119", "prism:volume": "566", "prism:pageRange": "v-viii", "prism:coverDate": "2019-01-01", "prism:coverDisplayDate": "2019", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ed", "subtypeDescription": "Editorial", "source-id": "19700186822", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066922588"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066922588?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85066922588&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85066922588&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85066922588", "dc:identifier": "SCOPUS_ID:85066922588", "eid": "2-s2.0-85066922588", "dc:title": "Reconfigurable devices and design tools", "dc:creator": "Skliarova I.", "prism:publicationName": "Lecture Notes in Electrical Engineering", "prism:issn": "18761100", "prism:eIssn": "18761119", "prism:volume": "566", "prism:pageRange": "1-38", "prism:coverDate": "2019-01-01", "prism:coverDisplayDate": "2019", "prism:doi": "10.1007/978-3-030-20721-2_1", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ch", "subtypeDescription": "Book Chapter", "source-id": "19700186822", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85039966449"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85039966449?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85039966449&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85039966449&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85039966449", "dc:identifier": "SCOPUS_ID:85039966449", "eid": "2-s2.0-85039966449", "dc:title": "Intelligent management system of production and quality products for the small and medium business enterprises", "dc:creator": "Utepbergenov I.", "prism:publicationName": "Przeglad Elektrotechniczny", "prism:issn": "00332097", "prism:volume": "94", "prism:issueIdentifier": "1", "prism:pageRange": "152-156", "prism:coverDate": "2018-01-01", "prism:coverDisplayDate": "2018", "prism:doi": "10.15199/48.2018.01.38", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affilname": "Al Farabi Kazakh National University, Institute of Information and Computer Technologies", "affiliation-city": "Almaty", "affiliation-country": "Kazakhstan"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "18700", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85046670858"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85046670858?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85046670858&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85046670858&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85046670858", "dc:identifier": "SCOPUS_ID:85046670858", "eid": "2-s2.0-85046670858", "dc:title": "Exploration of high-performance ports in Zynq-7000 devices with different traffic conditions", "dc:creator": "Sklyarov V.", "prism:publicationName": "2017 5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "prism:isbn": [{"@_fa": "true", "$": "9781538606865"}], "prism:volume": "2017-January", "prism:pageRange": "1-4", "prism:coverDate": "2017-12-12", "prism:coverDisplayDate": "12 December 2017", "prism:doi": "10.1109/ICEE-B.2017.8192204", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "21100859904", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85046641510"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85046641510?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85046641510&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85046641510&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85046641510", "dc:identifier": "SCOPUS_ID:85046641510", "eid": "2-s2.0-85046641510", "dc:title": "Network-based priority buffer", "dc:creator": "Sklyarov V.", "prism:publicationName": "2017 5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "prism:isbn": [{"@_fa": "true", "$": "9781538606865"}], "prism:volume": "2017-January", "prism:pageRange": "1-4", "prism:coverDate": "2017-12-12", "prism:coverDisplayDate": "12 December 2017", "prism:doi": "10.1109/ICEE-B.2017.8192203", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "21100859904", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85027691153"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85027691153?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85027691153&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85027691153&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85027691153", "dc:identifier": "SCOPUS_ID:85027691153", "eid": "2-s2.0-85027691153", "dc:title": "RAM-based mergers for data sort and frequent item computation", "dc:creator": "Rjabov A.", "prism:publicationName": "2017 40th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2017 - Proceedings", "prism:isbn": [{"@_fa": "true", "$": "9789532330922"}], "prism:pageRange": "176-181", "prism:coverDate": "2017-07-10", "prism:coverDisplayDate": "10 July 2017", "prism:doi": "10.23919/MIPRO.2017.7973413", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "7973413", "source-id": "21100827397", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85023622828"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85023622828?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85023622828&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85023622828&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85023622828", "dc:identifier": "SCOPUS_ID:85023622828", "eid": "2-s2.0-85023622828", "dc:title": "Reconfigurable systems in engineering education: Best practices and future trends", "dc:creator": "Skliarova I.", "prism:publicationName": "IEEE Global Engineering Education Conference, EDUCON", "prism:issn": "21659559", "prism:eIssn": "21659567", "prism:isbn": [{"@_fa": "true", "$": "9781509054671"}], "prism:pageRange": "1084-1088", "prism:coverDate": "2017-06-07", "prism:coverDisplayDate": "7 June 2017", "prism:doi": "10.1109/EDUCON.2017.7942983", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "7942983", "source-id": "21100206205", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85019197242"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85019197242?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85019197242&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85019197242&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85019197242", "dc:identifier": "SCOPUS_ID:85019197242", "eid": "2-s2.0-85019197242", "dc:title": "Secure design of communication networks", "dc:creator": "Sklyarov V.", "prism:publicationName": "2017 2nd International Conference on Anti-Cyber Crimes, ICACC 2017", "prism:isbn": [{"@_fa": "true", "$": "9781509058136"}], "prism:pageRange": "193-198", "prism:coverDate": "2017-04-19", "prism:coverDisplayDate": "19 April 2017", "prism:doi": "10.1109/Anti-Cybercrime.2017.7905289", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "7905289", "source-id": "21100812613", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85028310572"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85028310572?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85028310572&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85028310572&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85028310572", "dc:identifier": "SCOPUS_ID:85028310572", "eid": "2-s2.0-85028310572", "dc:title": "Fast iterative circuits and RAM-based mergers to accelerate data sort in software/hardware systems", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings of the Estonian Academy of Sciences", "prism:issn": "17366046", "prism:eIssn": "17367530", "prism:volume": "66", "prism:issueIdentifier": "3", "prism:pageRange": "323-335", "prism:coverDate": "2017-01-01", "prism:coverDisplayDate": "2017", "prism:doi": "10.3176/proc.2017.3.07", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "11500153303", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85020550720"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85020550720?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85020550720&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85020550720&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85020550720", "dc:identifier": "SCOPUS_ID:85020550720", "eid": "2-s2.0-85020550720", "dc:title": "Fast processing of non-repeated values in hardware", "dc:creator": "Skliarova I.", "prism:publicationName": "Elektronika ir Elektrotechnika", "prism:issn": "13921215", "prism:volume": "23", "prism:issueIdentifier": "3", "prism:pageRange": "74-77", "prism:coverDate": "2017-01-01", "prism:coverDisplayDate": "2017", "prism:doi": "10.5755/j01.eie.23.3.18336", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "19900193212", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85011838845"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85011838845?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85011838845&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85011838845&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85011838845", "dc:identifier": "SCOPUS_ID:85011838845", "eid": "2-s2.0-85011838845", "dc:title": "Data processing in the firmware systems for logic control based on search networks", "dc:creator": "Sklyarov V.", "prism:publicationName": "Automation and Remote Control", "prism:issn": "00051179", "prism:volume": "78", "prism:issueIdentifier": "1", "prism:pageRange": "100-112", "prism:coverDate": "2017-01-01", "prism:coverDisplayDate": "1 January 2017", "prism:doi": "10.1134/S0005117917010088", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "24950", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85002489691"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85002489691?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85002489691&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85002489691&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85002489691", "dc:identifier": "SCOPUS_ID:85002489691", "eid": "2-s2.0-85002489691", "dc:title": "Digital design: Best practices and future trends", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings of the Biennial Baltic Electronics Conference, BEC", "prism:issn": "17363705", "prism:isbn": [{"@_fa": "true", "$": "9781509013937"}], "prism:volume": "2016-November", "prism:pageRange": "7-16", "prism:coverDate": "2016-11-14", "prism:coverDisplayDate": "14 November 2016", "prism:doi": "10.1109/BEC.2016.7743718", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "7743718", "source-id": "21100228125", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84979221621"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84979221621?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84979221621&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84979221621&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84979221621", "dc:identifier": "SCOPUS_ID:84979221621", "eid": "2-s2.0-84979221621", "dc:title": "Interactions of Zynq-7000 devices with general purpose computers through PCI-express: A case study", "dc:creator": "Rjabov A.", "prism:publicationName": "Proceedings of the 18th Mediterranean Electrotechnical Conference: Intelligent and Efficient Technologies and Services for the Citizen, MELECON 2016", "prism:isbn": [{"@_fa": "true", "$": "9781509000579"}], "prism:pageRange": null, "prism:coverDate": "2016-06-20", "prism:coverDisplayDate": "20 June 2016", "prism:doi": "10.1109/MELCON.2016.7495400", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "7495400", "source-id": "21100469368", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84957052837"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84957052837?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84957052837&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84957052837&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84957052837", "dc:identifier": "SCOPUS_ID:84957052837", "eid": "2-s2.0-84957052837", "dc:title": "High-performance information processing in distributed computing systems", "dc:creator": "Skliarov V.", "prism:publicationName": "International Journal of Innovative Computing, Information and Control", "prism:issn": "13494198", "prism:volume": "12", "prism:issueIdentifier": "1", "prism:pageRange": "139-160", "prism:coverDate": "2016-02-01", "prism:coverDisplayDate": "1 February 2016", "citedby-count": "7", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "12000154489", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85028970998"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85028970998?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85028970998&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85028970998&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85028970998", "dc:identifier": "SCOPUS_ID:85028970998", "eid": "2-s2.0-85028970998", "dc:title": "Synthesis and implementation of parallel logic controllers in all programmable systems-on-chip", "dc:creator": "Sklyarov V.", "prism:publicationName": "Studies in Systems, Decision and Control", "prism:issn": "21984182", "prism:eIssn": "21984190", "prism:volume": "45", "prism:pageRange": "15-29", "prism:coverDate": "2016-01-01", "prism:coverDisplayDate": "2016", "prism:doi": "10.1007/978-3-319-26725-8_2", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ch", "subtypeDescription": "Book Chapter", "source-id": "21100828949", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherhybridgold"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Hybrid Gold"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85010711346"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85010711346?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85010711346&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85010711346&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85010711346", "dc:identifier": "SCOPUS_ID:85010711346", "eid": "2-s2.0-85010711346", "dc:title": "Software/hardware solutions for information processing in all programmable systems-on-chip", "dc:creator": "Sklyarov V.", "prism:publicationName": "Control Engineering and Applied Informatics", "prism:issn": "14548658", "prism:volume": "18", "prism:issueIdentifier": "3", "prism:pageRange": "109-120", "prism:coverDate": "2016-01-01", "prism:coverDisplayDate": "2016", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "19900191768", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84983089365"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84983089365?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84983089365&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84983089365&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84983089365", "dc:identifier": "SCOPUS_ID:84983089365", "eid": "2-s2.0-84983089365", "dc:title": "Fast data sort based on searching networks with ring pipeline", "dc:creator": "Sklyarov V.", "prism:publicationName": "Elektronika ir Elektrotechnika", "prism:issn": "13921215", "prism:volume": "22", "prism:issueIdentifier": "4", "prism:pageRange": "58-62", "prism:coverDate": "2016-01-01", "prism:coverDisplayDate": "2016", "prism:doi": "10.5755/j01.eie.22.4.15920", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "19900193212", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84961904282"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84961904282?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84961904282&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84961904282&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84961904282", "dc:identifier": "SCOPUS_ID:84961904282", "eid": "2-s2.0-84961904282", "dc:title": "On-chip reconfigurable hardware accelerators for popcount computations", "dc:creator": "Sklyarov V.", "prism:publicationName": "International Journal of Reconfigurable Computing", "prism:issn": "16877195", "prism:eIssn": "16877209", "prism:volume": "2016", "prism:pageRange": null, "prism:coverDate": "2016-01-01", "prism:coverDisplayDate": "2016", "prism:doi": "10.1155/2016/8972065", "citedby-count": "6", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "article-number": "8972065", "source-id": "19700182337", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84957098357"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84957098357?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84957098357&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84957098357&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84957098357", "dc:identifier": "SCOPUS_ID:84957098357", "eid": "2-s2.0-84957098357", "dc:title": "Computing sorted subsets for data processing in communicating software/hardware control systems", "dc:creator": "Sklyarov V.", "prism:publicationName": "International Journal of Computers, Communications and Control", "prism:issn": "18419836", "prism:eIssn": "18419844", "prism:volume": "11", "prism:issueIdentifier": "1", "prism:pageRange": "126-141", "prism:coverDate": "2016-01-01", "prism:coverDisplayDate": "2016", "prism:doi": "10.15837/ijccc.2016.1.1442", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "11800154542", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84960882337"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84960882337?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84960882337&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84960882337&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84960882337", "dc:identifier": "SCOPUS_ID:84960882337", "eid": "2-s2.0-84960882337", "dc:title": "On-chip hardware accelerators for data processing and combinatorial search", "dc:creator": "Sklyarov V.", "prism:publicationName": "9th International Conference on Application of Information and Communication Technologies, AICT 2015 - Proceedings", "prism:isbn": [{"@_fa": "true", "$": "9781467368551"}], "prism:pageRange": "52-56", "prism:coverDate": "2015-11-25", "prism:coverDisplayDate": "25 November 2015", "prism:doi": "10.1109/ICAICT.2015.7338515", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "7338515", "source-id": "21100451319", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84961719984"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84961719984?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84961719984&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84961719984&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84961719984", "dc:identifier": "SCOPUS_ID:84961719984", "eid": "2-s2.0-84961719984", "dc:title": "FPGA-based time and cost effective Hamming weight comparators for binary vectors", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings - EUROCON 2015", "prism:isbn": [{"@_fa": "true", "$": "9781479985692"}], "prism:pageRange": null, "prism:coverDate": "2015-10-30", "prism:coverDisplayDate": "30 October 2015", "prism:doi": "10.1109/EUROCON.2015.7313700", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "7313700", "source-id": "21100453526", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84983127575"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84983127575?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84983127575&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84983127575&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84983127575", "dc:identifier": "SCOPUS_ID:84983127575", "eid": "2-s2.0-84983127575", "dc:title": "Analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings - 18th Euromicro Conference on Digital System Design, DSD 2015", "prism:isbn": [{"@_fa": "true", "$": "9781467380355"}], "prism:pageRange": "345-352", "prism:coverDate": "2015-10-20", "prism:coverDisplayDate": "20 October 2015", "prism:doi": "10.1109/DSD.2015.45", "citedby-count": "12", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "7302295", "source-id": "21100775543", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84928376304"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84928376304?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84928376304&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84928376304&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84928376304", "dc:identifier": "SCOPUS_ID:84928376304", "eid": "2-s2.0-84928376304", "dc:title": "Multi-core DSP-based vector set bits counters/comparators", "dc:creator": "Sklyarov V.", "prism:publicationName": "Journal of Signal Processing Systems", "prism:issn": "19398018", "prism:eIssn": "19398115", "prism:volume": "80", "prism:issueIdentifier": "3", "prism:pageRange": "309-322", "prism:coverDate": "2015-09-01", "prism:coverDisplayDate": "1 September 2015", "prism:doi": "10.1007/s11265-014-0915-y", "citedby-count": "6", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "11400153333", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84946140676"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84946140676?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84946140676&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84946140676&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84946140676", "dc:identifier": "SCOPUS_ID:84946140676", "eid": "2-s2.0-84946140676", "dc:title": "Integration of high-level synthesis to the courses on reconfigurable digital systems", "dc:creator": "Skliarova I.", "prism:publicationName": "2015 38th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2015 - Proceedings", "prism:isbn": [{"@_fa": "true", "$": "9789532330854"}], "prism:pageRange": "166-171", "prism:coverDate": "2015-07-15", "prism:coverDisplayDate": "15 July 2015", "prism:doi": "10.1109/MIPRO.2015.7160258", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "7160258", "source-id": "21100421910", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84944145029"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84944145029?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84944145029&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84944145029&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84944145029", "dc:identifier": "SCOPUS_ID:84944145029", "eid": "2-s2.0-84944145029", "dc:title": "Hardware accelerators for information retrieval and data mining", "dc:creator": "Sklyarov V.", "prism:publicationName": "2015 International Conference on Information and Communication Technology Research, ICTRC 2015", "prism:isbn": [{"@_fa": "true", "$": "9781479989669"}], "prism:pageRange": "202-205", "prism:coverDate": "2015-07-14", "prism:coverDisplayDate": "14 July 2015", "prism:doi": "10.1109/ICTRC.2015.7156457", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "7156457", "source-id": "21100415981", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84929321472"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84929321472?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84929321472&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84929321472&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84929321472", "dc:identifier": "SCOPUS_ID:84929321472", "eid": "2-s2.0-84929321472", "dc:title": "Design and implementation of counting networks", "dc:creator": "Sklyarov V.", "prism:publicationName": "Computing", "prism:issn": "0010485X", "prism:volume": "97", "prism:issueIdentifier": "6", "prism:pageRange": "557-577", "prism:coverDate": "2015-06-18", "prism:coverDisplayDate": "18 June 2015", "prism:doi": "10.1007/s00607-013-0360-y", "citedby-count": "21", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "24407", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84936950558"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84936950558?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84936950558&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84936950558&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84936950558", "dc:identifier": "SCOPUS_ID:84936950558", "eid": "2-s2.0-84936950558", "dc:title": "Zynq-based system for extracting sorted subsets from large data sets", "dc:creator": "Sklyarov V.", "prism:publicationName": "Informacije MIDEM", "prism:issn": "03529045", "prism:eIssn": "22326979", "prism:volume": "45", "prism:issueIdentifier": "2", "prism:pageRange": "142-152", "prism:coverDate": "2015-06-01", "prism:coverDisplayDate": "1 June 2015", "citedby-count": "9", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "26102", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84924331822"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84924331822?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84924331822&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84924331822&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84924331822", "dc:identifier": "SCOPUS_ID:84924331822", "eid": "2-s2.0-84924331822", "dc:title": "Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip", "dc:creator": "Silva J.", "prism:publicationName": "IEEE Embedded Systems Letters", "prism:issn": "19430663", "prism:volume": "7", "prism:issueIdentifier": "1", "prism:pageRange": "31-34", "prism:coverDate": "2015-03-01", "prism:coverDisplayDate": "1 March 2015", "prism:doi": "10.1109/LES.2015.2399656", "citedby-count": "41", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "article-number": "7029633", "source-id": "19700177026", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84949995957"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84949995957?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84949995957&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84949995957&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84949995957", "dc:identifier": "SCOPUS_ID:84949995957", "eid": "2-s2.0-84949995957", "dc:title": "Hardware accelerators for data sort in all programmable systems-on-chip", "dc:creator": "Sklyarov V.", "prism:publicationName": "Advances in Electrical and Computer Engineering", "prism:issn": "15827445", "prism:eIssn": "18447600", "prism:volume": "15", "prism:issueIdentifier": "4", "prism:pageRange": "9-16", "prism:coverDate": "2015-01-01", "prism:coverDisplayDate": "2015", "prism:doi": "10.4316/AECE.2015.04002", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "18000156702", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84928680168"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84928680168?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84928680168&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84928680168&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84928680168", "dc:identifier": "SCOPUS_ID:84928680168", "eid": "2-s2.0-84928680168", "dc:title": "Processing sorted subsets in a multi-level reconfigurable computing system", "dc:creator": "Rjabov A.", "prism:publicationName": "Elektronika ir Elektrotechnika", "prism:issn": "13921215", "prism:volume": "21", "prism:issueIdentifier": "2", "prism:pageRange": "30-33", "prism:coverDate": "2015-01-01", "prism:coverDisplayDate": "2015", "prism:doi": "10.5755/j01.eee.21.2.11509", "citedby-count": "5", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "19900193212", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84908701584"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84908701584?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84908701584&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84908701584&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84908701584", "dc:identifier": "SCOPUS_ID:84908701584", "eid": "2-s2.0-84908701584", "dc:title": "Design space exploration in multi-level computing systems", "dc:creator": "Sklyarov V.", "prism:publicationName": "ACM International Conference Proceeding Series", "prism:isbn": [{"@_fa": "true", "$": "9781450327534"}], "prism:volume": "883", "prism:pageRange": "40-47", "prism:coverDate": "2014-06-27", "prism:coverDisplayDate": "27 June 2014", "prism:doi": "10.1145/2659532.2659616", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "11600154611", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84929289360"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84929289360?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84929289360&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84929289360&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84929289360", "dc:identifier": "SCOPUS_ID:84929289360", "eid": "2-s2.0-84929289360", "dc:title": "High-performance data processing over N-ary trees", "dc:creator": "Sklyarov V.", "prism:publicationName": "High-Performance Computing Using FPGAs", "prism:isbn": [{"@_fa": "true", "$": "9781461417910"}, {"@_fa": "true", "$": "1461417902"}, {"@_fa": "true", "$": "9781461417903"}], "prism:volume": "9781461417910", "prism:pageRange": "245-277", "prism:coverDate": "2014-03-01", "prism:coverDisplayDate": "1 March 2014", "prism:doi": "10.1007/978-1-4614-1791-0_8", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book", "subtype": "ch", "subtypeDescription": "Book Chapter", "source-id": "21100575732", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84988273254"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84988273254?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84988273254&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84988273254&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84988273254", "dc:identifier": "SCOPUS_ID:84988273254", "eid": "2-s2.0-84988273254", "dc:title": "Programmable systems-on-chip for information processing", "dc:creator": "Sklyarov V.", "prism:publicationName": "8th IEEE International Conference on Application of Information and Communication Technologies, AICT 2014 - Conference Proceedings", "prism:isbn": [{"@_fa": "true", "$": "9781479941209"}], "prism:pageRange": null, "prism:coverDate": "2014-01-01", "prism:coverDisplayDate": "2014", "prism:doi": "10.1109/ICAICT.2014.7035967", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "7035967", "source-id": "21100780007", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84904164541"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84904164541?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84904164541&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84904164541&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84904164541", "dc:identifier": "SCOPUS_ID:84904164541", "eid": "2-s2.0-84904164541", "dc:title": "Hardware/software co-design in extensible processing platforms for combinatorial search algorithms", "dc:creator": "Skliarova I.", "prism:publicationName": "Proceedings of the Mediterranean Electrotechnical Conference - MELECON", "prism:isbn": [{"@_fa": "true", "$": "9781479923373"}], "prism:pageRange": "462-466", "prism:coverDate": "2014-01-01", "prism:coverDisplayDate": "2014", "prism:doi": "10.1109/MELCON.2014.6820578", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6820578", "source-id": "57064", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84904162713"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84904162713?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84904162713&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84904162713&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84904162713", "dc:identifier": "SCOPUS_ID:84904162713", "eid": "2-s2.0-84904162713", "dc:title": "Application of extensible processing platforms for experiments with FPGA-based circuits", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings of the Mediterranean Electrotechnical Conference - MELECON", "prism:isbn": [{"@_fa": "true", "$": "9781479923373"}], "prism:pageRange": "467-471", "prism:coverDate": "2014-01-01", "prism:coverDisplayDate": "2014", "prism:doi": "10.1109/MELCON.2014.6820579", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6820579", "source-id": "57064", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84903436966"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84903436966?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84903436966&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84903436966&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84903436966", "dc:identifier": "SCOPUS_ID:84903436966", "eid": "2-s2.0-84903436966", "dc:title": "Teaching FPGA-based systems", "dc:creator": "Skliarova I.", "prism:publicationName": "IEEE Global Engineering Education Conference, EDUCON", "prism:issn": "21659559", "prism:eIssn": "21659567", "prism:isbn": [{"@_fa": "true", "$": "9781479931910"}], "prism:pageRange": "460-469", "prism:coverDate": "2014-01-01", "prism:coverDisplayDate": "2014", "prism:doi": "10.1109/EDUCON.2014.6826133", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6826133", "source-id": "21100206205", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84903318125"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84903318125?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84903318125&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84903318125&origin=inward"}, {"@_fa": "true", "@ref": "full-text", "@href": "https://api.elsevier.com/content/article/eid/1-s2.0-S0141933114000301"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84903318125", "dc:identifier": "SCOPUS_ID:84903318125", "eid": "2-s2.0-84903318125", "dc:title": "High-performance implementation of regular and easily scalable sorting networks on an FPGA", "dc:creator": "Sklyarov V.", "prism:publicationName": "Microprocessors and Microsystems", "prism:issn": "01419331", "prism:volume": "38", "prism:issueIdentifier": "5", "prism:pageRange": "470-484", "prism:coverDate": "2014-01-01", "prism:coverDisplayDate": "July 2014", "prism:doi": "10.1016/j.micpro.2014.03.003", "pii": "S0141933114000301", "citedby-count": "42", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "15552", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84901843912"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84901843912?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84901843912&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84901843912&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84901843912", "dc:identifier": "SCOPUS_ID:84901843912", "eid": "2-s2.0-84901843912", "dc:title": "Hamming weight counters and comparators based on embedded DSP blocks for implementation in FPGA", "dc:creator": "Sklyarov V.", "prism:publicationName": "Advances in Electrical and Computer Engineering", "prism:issn": "15827445", "prism:eIssn": "18447600", "prism:volume": "14", "prism:issueIdentifier": "2", "prism:pageRange": "63-68", "prism:coverDate": "2014-01-01", "prism:coverDisplayDate": "2014", "prism:doi": "10.4316/AECE.2014.02011", "citedby-count": "6", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "18000156702", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84901019834"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84901019834?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84901019834&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84901019834&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84901019834", "dc:identifier": "SCOPUS_ID:84901019834", "eid": "2-s2.0-84901019834", "dc:title": "Fast matrix covering in all programmable systems-on-chip", "dc:creator": "Sklyarov V.", "prism:publicationName": "Elektronika ir Elektrotechnika", "prism:issn": "13921215", "prism:volume": "20", "prism:issueIdentifier": "5", "prism:pageRange": "150-153", "prism:coverDate": "2014-01-01", "prism:coverDisplayDate": "2014", "prism:doi": "10.5755/j01.eee.20.5.7116", "citedby-count": "10", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "19900193212", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84889594834"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84889594834?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84889594834&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84889594834&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84889594834", "dc:identifier": "SCOPUS_ID:84889594834", "eid": "2-s2.0-84889594834", "dc:title": "Optimization of address-based data sorting unit with external memory support", "dc:creator": "Mihhailov D.", "prism:publicationName": "ACM International Conference Proceeding Series", "prism:isbn": [{"@_fa": "true", "$": "9781450320214"}], "prism:volume": "767", "prism:pageRange": "83-90", "prism:coverDate": "2013-12-11", "prism:coverDisplayDate": "2013", "prism:doi": "10.1145/2516775.2516807", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "11600154611", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84888586028"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84888586028?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84888586028&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84888586028&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84888586028", "dc:identifier": "SCOPUS_ID:84888586028", "eid": "2-s2.0-84888586028", "dc:title": "Address-based data processing over N-ary trees", "dc:creator": "Sklyarov V.", "prism:publicationName": "IEEE EuroCon 2013", "prism:isbn": [{"@_fa": "true", "$": "9781467322324"}], "prism:pageRange": "1790-1797", "prism:coverDate": "2013-12-04", "prism:coverDisplayDate": "2013", "prism:doi": "10.1109/EUROCON.2013.6625220", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6625220", "source-id": "21100269002", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84893462933"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84893462933?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84893462933&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84893462933&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84893462933", "dc:identifier": "SCOPUS_ID:84893462933", "eid": "2-s2.0-84893462933", "dc:title": "Implementation of address-based data sorting on different FPGA platforms", "dc:creator": "Mihhailov D.", "prism:publicationName": "Proceedings of IEEE East-West Design and Test Symposium, EWDTS 2013", "prism:isbn": [{"@_fa": "true", "$": "9781479920969"}], "prism:pageRange": null, "prism:coverDate": "2013-12-01", "prism:coverDisplayDate": "2013", "prism:doi": "10.1109/EWDTS.2013.6673195", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6673195", "source-id": "21100286330", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84893202535"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84893202535?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84893202535&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84893202535&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84893202535", "dc:identifier": "SCOPUS_ID:84893202535", "eid": "2-s2.0-84893202535", "dc:title": "Implementation of parallel operations over streams in extensible processing platforms", "dc:creator": "Sklyarov V.", "prism:publicationName": "Midwest Symposium on Circuits and Systems", "prism:issn": "15483746", "prism:isbn": [{"@_fa": "true", "$": "9781479900664"}], "prism:pageRange": "852-855", "prism:coverDate": "2013-12-01", "prism:coverDisplayDate": "2013", "prism:doi": "10.1109/MWSCAS.2013.6674783", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6674783", "source-id": "26047", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84892657435"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84892657435?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84892657435&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84892657435&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84892657435", "dc:identifier": "SCOPUS_ID:84892657435", "eid": "2-s2.0-84892657435", "dc:title": "Using mobile technology to enhance teaching reconfigurable systems", "dc:creator": "Skliarova I.", "prism:publicationName": "Proceedings of 2013 IEEE International Conference on Teaching, Assessment and Learning for Engineering, TALE 2013", "prism:isbn": [{"@_fa": "true", "$": "9781467363556"}], "prism:pageRange": "478-483", "prism:coverDate": "2013-12-01", "prism:coverDisplayDate": "2013", "prism:doi": "10.1109/TALE.2013.6654485", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6654485", "source-id": "21100283752", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84886425789"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84886425789?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84886425789&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84886425789&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84886425789", "dc:identifier": "SCOPUS_ID:84886425789", "eid": "2-s2.0-84886425789", "dc:title": "Digital Hamming weight and distance analyzers for binary vectors and matrices", "dc:creator": "Sklyarov V.", "prism:publicationName": "International Journal of Innovative Computing, Information and Control", "prism:issn": "13494198", "prism:volume": "9", "prism:issueIdentifier": "12", "prism:pageRange": "4825-4849", "prism:coverDate": "2013-12-01", "prism:coverDisplayDate": "December 2013", "citedby-count": "32", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "12000154489", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84890199222"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84890199222?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84890199222&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84890199222&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84890199222", "dc:identifier": "SCOPUS_ID:84890199222", "eid": "2-s2.0-84890199222", "dc:title": "Fast regular circuits for network-based Parallel data processing", "dc:creator": "Sklyarov V.", "prism:publicationName": "Advances in Electrical and Computer Engineering", "prism:issn": "15827445", "prism:eIssn": "18447600", "prism:volume": "13", "prism:issueIdentifier": "4", "prism:pageRange": "47-50", "prism:coverDate": "2013-11-01", "prism:coverDisplayDate": "November 2013", "prism:doi": "10.4316/AECE.2013.04008", "citedby-count": "13", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "18000156702", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84886900400"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84886900400?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84886900400&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84886900400&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84886900400", "dc:identifier": "SCOPUS_ID:84886900400", "eid": "2-s2.0-84886900400", "dc:title": "Synthesis of parallel hierarchical finite state machines", "dc:creator": "Sklyarov V.", "prism:publicationName": "2013 21st Iranian Conference on Electrical Engineering, ICEE 2013", "prism:isbn": [{"@_fa": "true", "$": "9781467356343"}], "prism:pageRange": null, "prism:coverDate": "2013-10-25", "prism:coverDisplayDate": "2013", "prism:doi": "10.1109/IranianCEE.2013.6599683", "citedby-count": "5", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6599683", "source-id": "21100265318", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84885601459"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84885601459?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84885601459&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84885601459&origin=inward"}, {"@_fa": "true", "@ref": "full-text", "@href": "https://api.elsevier.com/content/article/eid/1-s2.0-S0045790613002048"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84885601459", "dc:identifier": "SCOPUS_ID:84885601459", "eid": "2-s2.0-84885601459", "dc:title": "Hardware implementations of software programs based on hierarchical finite state machine models", "dc:creator": "Sklyarov V.", "prism:publicationName": "Computers and Electrical Engineering", "prism:issn": "00457906", "prism:volume": "39", "prism:issueIdentifier": "7", "prism:pageRange": "2145-2160", "prism:coverDate": "2013-10-01", "prism:coverDisplayDate": "October 2013", "prism:doi": "10.1016/j.compeleceng.2013.07.019", "pii": "S0045790613002048", "citedby-count": "10", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "18159", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84896772624"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84896772624?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84896772624&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84896772624&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84896772624", "dc:identifier": "SCOPUS_ID:84896772624", "eid": "2-s2.0-84896772624", "dc:title": "Processing N-ary trees in reconfigurable hardware", "dc:creator": "Sklyarov V.", "prism:publicationName": "2013 25th International Conference on Microelectronics, ICM 2013", "prism:pageRange": null, "prism:coverDate": "2013-01-01", "prism:coverDisplayDate": "2013", "prism:doi": "10.1109/ICM.2013.6734988", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6734988", "source-id": "21100296217", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84874587606"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84874587606?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84874587606&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84874587606&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84874587606", "dc:identifier": "SCOPUS_ID:84874587606", "eid": "2-s2.0-84874587606", "dc:title": "Performance evaluation for FPGA-based processing of tree-like structures", "dc:creator": "Sklyarov V.", "prism:publicationName": "2012 19th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2012", "prism:isbn": [{"@_fa": "true", "$": "9781467312615"}], "prism:pageRange": "217-220", "prism:coverDate": "2012-12-01", "prism:coverDisplayDate": "2012", "prism:doi": "10.1109/ICECS.2012.6463762", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6463762", "source-id": "21100230013", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84874125970"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84874125970?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84874125970&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84874125970&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84874125970", "dc:identifier": "SCOPUS_ID:84874125970", "eid": "2-s2.0-84874125970", "dc:title": "Hierarchy and recursion in software and hardware", "dc:creator": "Skliarova I.", "prism:publicationName": "Proceedings - 2012 8th International Conference on Computing and Networking Technology (INC, ICCIS and ICMIC), ICCNT 2012", "prism:isbn": [{"@_fa": "true", "$": "9788994364179"}], "prism:pageRange": "189-194", "prism:coverDate": "2012-12-01", "prism:coverDisplayDate": "2012", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6418650", "source-id": "21100229198", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84873960540"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84873960540?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84873960540&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84873960540&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84873960540", "dc:identifier": "SCOPUS_ID:84873960540", "eid": "2-s2.0-84873960540", "dc:title": "Solving Sudoku in reconfigurable hardware", "dc:creator": "Skliarova I.", "prism:publicationName": "Proceedings - 2012 8th International Conference on Computing and Networking Technology (INC, ICCIS and ICMIC), ICCNT 2012", "prism:isbn": [{"@_fa": "true", "$": "9788994364179"}], "prism:pageRange": "10-15", "prism:coverDate": "2012-12-01", "prism:coverDisplayDate": "2012", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6418339", "source-id": "21100229198", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84872863078"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84872863078?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84872863078&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84872863078&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84872863078", "dc:identifier": "SCOPUS_ID:84872863078", "eid": "2-s2.0-84872863078", "dc:title": "Data processing in FPGA-based systems", "dc:creator": "Sklyarov V.", "prism:publicationName": "2012 6th International Conference on Application of Information and Communication Technologies, AICT 2012 - Proceedings", "prism:isbn": [{"@_fa": "true", "$": "9781467317405"}], "prism:pageRange": null, "prism:coverDate": "2012-12-01", "prism:coverDisplayDate": "2012", "prism:doi": "10.1109/ICAICT.2012.6398506", "citedby-count": "6", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6398506", "source-id": "21100228009", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84864144148"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84864144148?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84864144148&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84864144148&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84864144148", "dc:identifier": "SCOPUS_ID:84864144148", "eid": "2-s2.0-84864144148", "dc:title": "Methodology and international collaboration in teaching reconfigurable systems", "dc:creator": "Sklyarov V.", "prism:publicationName": "IEEE Global Engineering Education Conference, EDUCON", "prism:issn": "21659559", "prism:eIssn": "21659567", "prism:pageRange": null, "prism:coverDate": "2012-07-27", "prism:coverDisplayDate": "2012", "prism:doi": "10.1109/EDUCON.2012.6201190", "citedby-count": "6", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6201190", "source-id": "21100206205", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84861511468"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84861511468?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84861511468&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84861511468&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84861511468", "dc:identifier": "SCOPUS_ID:84861511468", "eid": "2-s2.0-84861511468", "dc:title": "Implementation of sorting algorithms in reconfigurable hardware", "dc:creator": "Skliarova I.", "prism:publicationName": "Proceedings of the Mediterranean Electrotechnical Conference - MELECON", "prism:isbn": [{"@_fa": "true", "$": "9781467307826"}], "prism:pageRange": "107-110", "prism:coverDate": "2012-05-31", "prism:coverDisplayDate": "2012", "prism:doi": "10.1109/MELCON.2012.6196391", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6196391", "source-id": "57064", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84856731243"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84856731243?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84856731243&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84856731243&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84856731243", "dc:identifier": "SCOPUS_ID:84856731243", "eid": "2-s2.0-84856731243", "dc:title": "Processing N-ary trees in hardware circuits", "dc:creator": "Sklyarov V.", "prism:publicationName": "2011 International Symposium on Integrated Circuits, ISIC 2011", "prism:isbn": [{"@_fa": "true", "$": "9781612848648"}], "prism:pageRange": "262-265", "prism:coverDate": "2011-12-01", "prism:coverDisplayDate": "2011", "prism:doi": "10.1109/ISICir.2011.6131946", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6131946", "source-id": "21100197752", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84856710866"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84856710866?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84856710866&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84856710866&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84856710866", "dc:identifier": "SCOPUS_ID:84856710866", "eid": "2-s2.0-84856710866", "dc:title": "Simulation environment for visual prototyping of circuits and systems", "dc:creator": "Skliarova I.", "prism:publicationName": "2011 International Symposium on Integrated Circuits, ISIC 2011", "prism:isbn": [{"@_fa": "true", "$": "9781612848648"}], "prism:pageRange": "266-269", "prism:coverDate": "2011-12-01", "prism:coverDisplayDate": "2011", "prism:doi": "10.1109/ISICir.2011.6131947", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6131947", "source-id": "21100197752", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84855955504"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84855955504?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84855955504&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84855955504&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84855955504", "dc:identifier": "SCOPUS_ID:84855955504", "eid": "2-s2.0-84855955504", "dc:title": "FPGA-based systems in information and communication", "dc:creator": "Sklyarov V.", "prism:publicationName": "2011 5th International Conference on Application of Information and Communication Technologies, AICT 2011", "prism:isbn": [{"@_fa": "true", "$": "9781612848310"}], "prism:pageRange": null, "prism:coverDate": "2011-12-01", "prism:coverDisplayDate": "2011", "prism:doi": "10.1109/ICAICT.2011.6110989", "citedby-count": "5", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6110989", "source-id": "21100197163", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80455168388"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80455168388?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=80455168388&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=80455168388&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/80455168388", "dc:identifier": "SCOPUS_ID:80455168388", "eid": "2-s2.0-80455168388", "dc:title": "Implementation in FPGA of address-based data sorting", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011", "prism:isbn": [{"@_fa": "true", "$": "9780769545295"}], "prism:pageRange": "405-410", "prism:coverDate": "2011-11-09", "prism:coverDisplayDate": "2011", "prism:doi": "10.1109/FPL.2011.81", "citedby-count": "29", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "6044854", "source-id": "20400195014", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80055069188"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80055069188?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=80055069188&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=80055069188&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/80055069188", "dc:identifier": "SCOPUS_ID:80055069188", "eid": "2-s2.0-80055069188", "dc:title": "Hardware implementation of recursive sorting algorithms", "dc:creator": "Mihhailov D.", "prism:publicationName": "International Conference on Electronic Devices, Systems, and Applications", "prism:issn": "21592047", "prism:eIssn": "21592055", "prism:isbn": [{"@_fa": "true", "$": "9781612843896"}], "prism:pageRange": "33-38", "prism:coverDate": "2011-11-03", "prism:coverDisplayDate": "2011", "prism:doi": "10.1109/ICEDSA.2011.5959040", "citedby-count": "6", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5959040", "source-id": "20300195017", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80052793643"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80052793643?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=80052793643&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=80052793643&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/80052793643", "dc:identifier": "SCOPUS_ID:80052793643", "eid": "2-s2.0-80052793643", "dc:title": "Recursion and hierarchy in digital design and prototyping: A case study", "dc:creator": "Mihhailov D.", "prism:publicationName": "ACM International Conference Proceeding Series", "prism:isbn": [{"@_fa": "true", "$": "9781450309172"}], "prism:volume": "578", "prism:pageRange": "45-50", "prism:coverDate": "2011-09-20", "prism:coverDisplayDate": "2011", "prism:doi": "10.1145/2023607.2023616", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "11600154611", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80052128331"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80052128331?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=80052128331&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=80052128331&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/80052128331", "dc:identifier": "SCOPUS_ID:80052128331", "eid": "2-s2.0-80052128331", "dc:title": "Processing tree-like data structures for sorting and managing priorities", "dc:creator": "Sklyarov V.", "prism:publicationName": "ISCI 2011 - 2011 IEEE Symposium on Computers and Informatics", "prism:isbn": [{"@_fa": "true", "$": "9781612846903"}], "prism:pageRange": "322-327", "prism:coverDate": "2011-09-01", "prism:coverDisplayDate": "2011", "prism:doi": "10.1109/ISCI.2011.5958935", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5958935", "source-id": "19900193720", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79959962770"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79959962770?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79959962770&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79959962770&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79959962770", "dc:identifier": "SCOPUS_ID:79959962770", "eid": "2-s2.0-79959962770", "dc:title": "High-performance hardware accelerators for sorting and managing priorities", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings of the 2011 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2011", "prism:isbn": [{"@_fa": "true", "$": "9781424497560"}], "prism:pageRange": "313-318", "prism:coverDate": "2011-07-11", "prism:coverDisplayDate": "2011", "prism:doi": "10.1109/DDECS.2011.5783103", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5783103", "source-id": "19900192330", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79957973967"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79957973967?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79957973967&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79957973967&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79957973967", "dc:identifier": "SCOPUS_ID:79957973967", "eid": "2-s2.0-79957973967", "dc:title": "Multilevel models for data processing", "dc:creator": "Sklyarov V.", "prism:publicationName": "2011 IEEE GCC Conference and Exhibition, GCC 2011", "prism:isbn": [{"@_fa": "true", "$": "9781612841199"}], "prism:pageRange": "136-139", "prism:coverDate": "2011-06-09", "prism:coverDisplayDate": "2011", "prism:doi": "10.1109/IEEEGCC.2011.5752494", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5752494", "source-id": "19900191834", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80053029141"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80053029141?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=80053029141&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=80053029141&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/80053029141", "dc:identifier": "SCOPUS_ID:80053029141", "eid": "2-s2.0-80053029141", "dc:title": "Acceleration of recursive data sorting over tree-based structures", "dc:creator": "Mihhailov D.", "prism:publicationName": "Elektronika ir Elektrotechnika", "prism:issn": "13921215", "prism:issueIdentifier": "7", "prism:pageRange": "51-56", "prism:coverDate": "2011-01-01", "prism:coverDisplayDate": "September 2011", "prism:doi": "10.5755/j01.eee.113.7.612", "citedby-count": "5", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "19900193212", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfullgold"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Gold"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84866029140"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84866029140?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84866029140&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84866029140&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84866029140", "dc:identifier": "SCOPUS_ID:84866029140", "eid": "2-s2.0-84866029140", "dc:title": "MIAUDIO - Audio mixture digital matrix", "dc:creator": "Branco D.P.", "prism:publicationName": "128th Audio Engineering Society Convention 2010", "prism:isbn": [{"@_fa": "true", "$": "9781617387739"}], "prism:volume": "3", "prism:pageRange": "1833-1837", "prism:coverDate": "2010-12-01", "prism:coverDisplayDate": "2010", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "21100215123", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79952748656"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79952748656?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79952748656&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79952748656&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79952748656", "dc:identifier": "SCOPUS_ID:79952748656", "eid": "2-s2.0-79952748656", "dc:title": "Reconfiguration technique for adaptive embedded systems", "dc:creator": "Skliarova I.", "prism:publicationName": "2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010", "prism:isbn": [{"@_fa": "true", "$": "9781424466238"}], "prism:pageRange": null, "prism:coverDate": "2010-12-01", "prism:coverDisplayDate": "2010", "prism:doi": "10.1109/ICIAS.2010.5716111", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5716111", "source-id": "19700200847", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79952141353"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79952141353?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79952141353&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79952141353&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79952141353", "dc:identifier": "SCOPUS_ID:79952141353", "eid": "2-s2.0-79952141353", "dc:title": "Optimization of FPGA-based circuits for recursive data sorting", "dc:creator": "Mihhailov D.", "prism:publicationName": "BEC 2010 - 2010 12th Biennial Baltic Electronics Conference, Proceedings of the 12th Biennial Baltic Electronics Conference", "prism:isbn": [{"@_fa": "true", "$": "9781424473588"}], "prism:pageRange": "129-132", "prism:coverDate": "2010-12-01", "prism:coverDisplayDate": "2010", "prism:doi": "10.1109/BEC.2010.5629731", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5629731", "source-id": "19700188402", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79951767051"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79951767051?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79951767051&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79951767051&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79951767051", "dc:identifier": "SCOPUS_ID:79951767051", "eid": "2-s2.0-79951767051", "dc:title": "Synthesis and implementation of hierarchical finite state machines with implicit modules", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010", "prism:isbn": [{"@_fa": "true", "$": "9780769543147"}], "prism:pageRange": "436-441", "prism:coverDate": "2010-12-01", "prism:coverDisplayDate": "2010", "prism:doi": "10.1109/ReConFig.2010.29", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5695345", "source-id": "19700188215", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79951761248"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79951761248?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79951761248&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79951761248&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79951761248", "dc:identifier": "SCOPUS_ID:79951761248", "eid": "2-s2.0-79951761248", "dc:title": "Reconfigurable digital audio mixer for electroacoustic music", "dc:creator": "Branco D.P.", "prism:publicationName": "Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010", "prism:isbn": [{"@_fa": "true", "$": "9780769543147"}], "prism:pageRange": "132-137", "prism:coverDate": "2010-12-01", "prism:coverDisplayDate": "2010", "prism:doi": "10.1109/ReConFig.2010.28", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5695294", "source-id": "19700188215", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79951739418"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79951739418?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79951739418&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79951739418&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79951739418", "dc:identifier": "SCOPUS_ID:79951739418", "eid": "2-s2.0-79951739418", "dc:title": "Parallel FPGA-based implementation of recursive sorting algorithms", "dc:creator": "Mihhailov D.", "prism:publicationName": "Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010", "prism:isbn": [{"@_fa": "true", "$": "9780769543147"}], "prism:pageRange": "121-126", "prism:coverDate": "2010-12-01", "prism:coverDisplayDate": "2010", "prism:doi": "10.1109/ReConFig.2010.30", "citedby-count": "21", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5695292", "source-id": "19700188215", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79951684089"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79951684089?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79951684089&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79951684089&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79951684089", "dc:identifier": "SCOPUS_ID:79951684089", "eid": "2-s2.0-79951684089", "dc:title": "Optimization of recursive sorting algorithms for implementation in hardware", "dc:creator": "Mihhailov D.", "prism:publicationName": "Proceedings of the International Conference on Microelectronics, ICM", "prism:isbn": [{"@_fa": "true", "$": "9781612841519"}], "prism:pageRange": "471-474", "prism:coverDate": "2010-12-01", "prism:coverDisplayDate": "2010", "prism:doi": "10.1109/ICM.2010.5696191", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5696191", "source-id": "144854", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79551516134"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79551516134?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79551516134&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79551516134&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79551516134", "dc:identifier": "SCOPUS_ID:79551516134", "eid": "2-s2.0-79551516134", "dc:title": "Application-specific hardware accelerator for implementing recursive sorting algorithms", "dc:creator": "Mihhailov D.", "prism:publicationName": "Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10", "prism:isbn": [{"@_fa": "true", "$": "9781424489817"}], "prism:pageRange": "269-272", "prism:coverDate": "2010-12-01", "prism:coverDisplayDate": "2010", "prism:doi": "10.1109/FPT.2010.5681486", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5681486", "source-id": "19700187635", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77956588948"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77956588948?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=77956588948&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=77956588948&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/77956588948", "dc:identifier": "SCOPUS_ID:77956588948", "eid": "2-s2.0-77956588948", "dc:title": "Hardware implementation of recursive algorithms", "dc:creator": "Mihhailov D.", "prism:publicationName": "Midwest Symposium on Circuits and Systems", "prism:issn": "15483746", "prism:isbn": [{"@_fa": "true", "$": "9781424477715"}], "prism:pageRange": "225-228", "prism:coverDate": "2010-09-20", "prism:coverDisplayDate": "2010", "prism:doi": "10.1109/MWSCAS.2010.5548674", "citedby-count": "10", "affiliation": [{"@_fa": "true", "affilname": "Tallinna Tehnika\u00fclikool", "affiliation-city": "Tallinn", "affiliation-country": "Estonia"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5548674", "source-id": "26047", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77955630274"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77955630274?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=77955630274&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=77955630274&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/77955630274", "dc:identifier": "SCOPUS_ID:77955630274", "eid": "2-s2.0-77955630274", "dc:title": "E-learning tools and remote reconfigurable systems for engineering education", "dc:creator": "Sklyarov V.", "prism:publicationName": "ICNIT 2010 - 2010 International Conference on Networking and Information Technology", "prism:isbn": [{"@_fa": "true", "$": "9781424475773"}], "prism:pageRange": "11-15", "prism:coverDate": "2010-08-20", "prism:coverDisplayDate": "2010", "prism:doi": "10.1109/ICNIT.2010.5508567", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5508567", "source-id": "19700177017", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/71449091187"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/71449091187?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=71449091187&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=71449091187&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/71449091187", "dc:identifier": "SCOPUS_ID:71449091187", "eid": "2-s2.0-71449091187", "dc:title": "Modeling, design, and implementation of a priority buffer for embedded systems", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings of 2009 7th Asian Control Conference, ASCC 2009", "prism:isbn": [{"@_fa": "true", "$": "9788995605691"}], "prism:pageRange": "9-14", "prism:coverDate": "2009-12-11", "prism:coverDisplayDate": "2009", "citedby-count": "16", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5276363", "source-id": "19500156803", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/71449087077"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/71449087077?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=71449087077&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=71449087077&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/71449087077", "dc:identifier": "SCOPUS_ID:71449087077", "eid": "2-s2.0-71449087077", "dc:title": "Specification and synthesis of parallel hierarchical finite state machines for control applications", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings of 2009 7th Asian Control Conference, ASCC 2009", "prism:isbn": [{"@_fa": "true", "$": "9788995605691"}], "prism:pageRange": "1085-1090", "prism:coverDate": "2009-12-11", "prism:coverDisplayDate": "2009", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5276364", "source-id": "19500156803", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77951105651"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77951105651?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=77951105651&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=77951105651&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/77951105651", "dc:identifier": "SCOPUS_ID:77951105651", "eid": "2-s2.0-77951105651", "dc:title": "Virtual environment for prototyping and experiments", "dc:creator": "Sklyarov V.", "prism:publicationName": "ICCAS-SICE 2009 - ICROS-SICE International Joint Conference 2009, Proceedings", "prism:isbn": [{"@_fa": "true", "$": "9784907764333"}], "prism:pageRange": "4781-4786", "prism:coverDate": "2009-12-01", "prism:coverDisplayDate": "2009", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5334364", "source-id": "19700170902", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77951104922"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77951104922?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=77951104922&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=77951104922&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/77951104922", "dc:identifier": "SCOPUS_ID:77951104922", "eid": "2-s2.0-77951104922", "dc:title": "Modeling and implementation of automatic system for garage control", "dc:creator": "Sklyarov V.", "prism:publicationName": "ICCAS-SICE 2009 - ICROS-SICE International Joint Conference 2009, Proceedings", "prism:isbn": [{"@_fa": "true", "$": "9784907764333"}], "prism:pageRange": "4295-4300", "prism:coverDate": "2009-12-01", "prism:coverDisplayDate": "2009", "citedby-count": "12", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5332443", "source-id": "19700170902", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77950495089"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77950495089?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=77950495089&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=77950495089&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/77950495089", "dc:identifier": "SCOPUS_ID:77950495089", "eid": "2-s2.0-77950495089", "dc:title": "Design and implementation of communicating fixed and variable instruction set processors", "dc:creator": "Sklyarov V.", "prism:publicationName": "2009 International Conference on Computer and Electrical Engineering, ICCEE 2009", "prism:isbn": [{"@_fa": "true", "$": "9780769539256"}], "prism:volume": "1", "prism:pageRange": "163-167", "prism:coverDate": "2009-12-01", "prism:coverDisplayDate": "2009", "prism:doi": "10.1109/ICCEE.2009.238", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5380645", "source-id": "19700169421", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77950491936"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77950491936?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=77950491936&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=77950491936&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/77950491936", "dc:identifier": "SCOPUS_ID:77950491936", "eid": "2-s2.0-77950491936", "dc:title": "A multimedia tool for teaching reconfigurable computing", "dc:creator": "Skliarova I.", "prism:publicationName": "2009 International Conference on Computer and Electrical Engineering, ICCEE 2009", "prism:isbn": [{"@_fa": "true", "$": "9780769539256"}], "prism:volume": "1", "prism:pageRange": "204-208", "prism:coverDate": "2009-12-01", "prism:coverDisplayDate": "2009", "prism:doi": "10.1109/ICCEE.2009.237", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5380632", "source-id": "19700169421", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/70449926237"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/70449926237?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=70449926237&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=70449926237&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/70449926237", "dc:identifier": "SCOPUS_ID:70449926237", "eid": "2-s2.0-70449926237", "dc:title": "Recursion in reconfigurable computing: A survey of implementation approaches", "dc:creator": "Skliarova I.", "prism:publicationName": "FPL 09: 19th International Conference on Field Programmable Logic and Applications", "prism:isbn": [{"@_fa": "true", "$": "9781424438921"}], "prism:pageRange": "224-229", "prism:coverDate": "2009-11-25", "prism:coverDisplayDate": "2009", "prism:doi": "10.1109/FPL.2009.5272304", "citedby-count": "19", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "5272304", "source-id": "19400158554", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryvor"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/47649096359"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/47649096359?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=47649096359&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=47649096359&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/47649096359", "dc:identifier": "SCOPUS_ID:47649096359", "eid": "2-s2.0-47649096359", "dc:title": "Multimedia tools and architectures for hardware/software co-simulation of reconfigurable systems", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings of the IEEE International Frequency Control Symposium and Exposition", "prism:isbn": [{"@_fa": "true", "$": "0769530834"}, {"@_fa": "true", "$": "9780769530833"}], "prism:pageRange": "85-90", "prism:coverDate": "2008-07-25", "prism:coverDisplayDate": "2008", "prism:doi": "10.1109/VLSI.2008.70", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "4450485", "source-id": "21100513850", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/47649090802"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/47649090802?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=47649090802&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=47649090802&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/47649090802", "dc:identifier": "SCOPUS_ID:47649090802", "eid": "2-s2.0-47649090802", "dc:title": "Recursive versus iterative algorithms for solving combinatorial search problems in hardware", "dc:creator": "Skliarova I.", "prism:publicationName": "Proceedings of the IEEE International Frequency Control Symposium and Exposition", "prism:isbn": [{"@_fa": "true", "$": "0769530834"}, {"@_fa": "true", "$": "9780769530833"}], "prism:pageRange": "255-260", "prism:coverDate": "2008-07-25", "prism:coverDisplayDate": "2008", "prism:doi": "10.1109/VLSI.2008.51", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "4450511", "source-id": "21100513850", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/51549112960"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/51549112960?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=51549112960&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=51549112960&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/51549112960", "dc:identifier": "SCOPUS_ID:51549112960", "eid": "2-s2.0-51549112960", "dc:title": "Design and implementation of parallel hierarchical finite state machines", "dc:creator": "Sklyarov V.", "prism:publicationName": "HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics", "prism:isbn": [{"@_fa": "true", "$": "9781424424269"}], "prism:pageRange": "33-38", "prism:coverDate": "2008-01-01", "prism:coverDisplayDate": "2008", "prism:doi": "10.1109/cce.2008.4578929", "citedby-count": "20", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "4578929", "source-id": "12100156726", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/36849060189"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/36849060189?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=36849060189&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=36849060189&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/36849060189", "dc:identifier": "SCOPUS_ID:36849060189", "eid": "2-s2.0-36849060189", "dc:title": "A prototyping system for mobile devices", "dc:creator": "Sklyarov V.", "prism:publicationName": "IWCMC 2007: Proceedings of the 2007 International Wireless Communications and Mobile Computing Conference", "prism:isbn": [{"@_fa": "true", "$": "1595936955"}, {"@_fa": "true", "$": "9781595936950"}], "prism:pageRange": "505-510", "prism:coverDate": "2007-12-14", "prism:coverDisplayDate": "2007", "prism:doi": "10.1145/1280940.1281048", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "9200153110", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryvor"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/47949118773"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/47949118773?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=47949118773&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=47949118773&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/47949118773", "dc:identifier": "SCOPUS_ID:47949118773", "eid": "2-s2.0-47949118773", "dc:title": "Reuse technique in hardware design", "dc:creator": "Sklyarov V.", "prism:publicationName": "2007 IEEE International Conference on Information Reuse and Integration, IEEE IRI-2007", "prism:isbn": [{"@_fa": "true", "$": "1424414997"}, {"@_fa": "true", "$": "9781424414994"}], "prism:pageRange": "36-41", "prism:coverDate": "2007-12-01", "prism:coverDisplayDate": "2007", "prism:doi": "10.1109/IRI.2007.4296594", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "4296594", "source-id": "12000154436", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/36249012507"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/36249012507?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=36249012507&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=36249012507&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/36249012507", "dc:identifier": "SCOPUS_ID:36249012507", "eid": "2-s2.0-36249012507", "dc:title": "Encoding algorithms for logic synthesis", "dc:creator": "Sklyarov V.", "prism:publicationName": "2007 IEEE/ACS International Conference on Computer Systems and Applications, AICCSA 2007", "prism:isbn": [{"@_fa": "true", "$": "1424410312"}, {"@_fa": "true", "$": "9781424410316"}], "prism:pageRange": "359-366", "prism:coverDate": "2007-11-26", "prism:coverDisplayDate": "2007", "prism:doi": "10.1109/AICCSA.2007.370906", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "4230981", "source-id": "8700153307", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/36248985632"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/36248985632?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=36248985632&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=36248985632&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/36248985632", "dc:identifier": "SCOPUS_ID:36248985632", "eid": "2-s2.0-36248985632", "dc:title": "Software/configware implementation of combinatorial algorithms", "dc:creator": "Skliarova I.", "prism:publicationName": "2007 IEEE/ACS International Conference on Computer Systems and Applications, AICCSA 2007", "prism:isbn": [{"@_fa": "true", "$": "1424410312"}, {"@_fa": "true", "$": "9781424410316"}], "prism:pageRange": "539-546", "prism:coverDate": "2007-11-26", "prism:coverDisplayDate": "2007", "prism:doi": "10.1109/AICCSA.2007.370934", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "4231009", "source-id": "8700153307", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/34547990688"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/34547990688?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=34547990688&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=34547990688&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/34547990688", "dc:identifier": "SCOPUS_ID:34547990688", "eid": "2-s2.0-34547990688", "dc:title": "FPGA-based implementation of graph colouring algorithms", "dc:creator": "Sklyarov V.", "prism:publicationName": "Studies in Computational Intelligence", "prism:issn": "1860949X", "prism:isbn": [{"@_fa": "true", "$": "3540734236"}, {"@_fa": "true", "$": "9783540734239"}], "prism:volume": "76", "prism:pageRange": "225-231", "prism:coverDate": "2007-08-23", "prism:coverDisplayDate": "2007", "prism:doi": "10.1007/978-3-540-73424-6_26", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ar", "subtypeDescription": "Article", "source-id": "4900152708", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/34547967203"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/34547967203?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=34547967203&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=34547967203&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/34547967203", "dc:identifier": "SCOPUS_ID:34547967203", "eid": "2-s2.0-34547967203", "dc:title": "Synthesis of reconfigurable hierarchical finite state machines", "dc:creator": "Sklyarov V.", "prism:publicationName": "Studies in Computational Intelligence", "prism:issn": "1860949X", "prism:isbn": [{"@_fa": "true", "$": "3540734236"}, {"@_fa": "true", "$": "9783540734239"}], "prism:volume": "76", "prism:pageRange": "259-265", "prism:coverDate": "2007-08-23", "prism:coverDisplayDate": "2007", "prism:doi": "10.1007/978-3-540-73424-6_30", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ar", "subtypeDescription": "Article", "source-id": "4900152708", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33845524982"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33845524982?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=33845524982&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=33845524982&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/33845524982", "dc:identifier": "SCOPUS_ID:33845524982", "eid": "2-s2.0-33845524982", "dc:title": "Evolutionary algorithm for state encoding", "dc:creator": "Sklyarov V.", "prism:publicationName": "IFIP International Federation for Information Processing", "prism:issn": "15715736", "prism:isbn": [{"@_fa": "true", "$": "0387346554"}, {"@_fa": "true", "$": "9780387346557"}], "prism:volume": "217", "prism:pageRange": "227-236", "prism:coverDate": "2006-12-21", "prism:coverDisplayDate": "2006", "prism:doi": "10.1007/978-0-387-34747-9_24", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ar", "subtypeDescription": "Article", "source-id": "4900153501", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfree2read"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Bronze"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33749035274"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33749035274?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=33749035274&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=33749035274&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/33749035274", "dc:identifier": "SCOPUS_ID:33749035274", "eid": "2-s2.0-33749035274", "dc:title": "Synthesis of FSMs on the basis of reusable hardware templates", "dc:creator": "Sklyarov V.", "prism:publicationName": "WSEAS Transactions on Systems", "prism:issn": "11092777", "prism:volume": "5", "prism:issueIdentifier": "11", "prism:pageRange": "2548-2553", "prism:coverDate": "2006-11-01", "prism:coverDisplayDate": "November 2006", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "144813", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33750008975"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33750008975?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=33750008975&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=33750008975&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/33750008975", "dc:identifier": "SCOPUS_ID:33750008975", "eid": "2-s2.0-33750008975", "dc:title": "E-learning tools and web-resources for teaching reconfigurable systems", "dc:creator": "Sklyarov V.", "prism:publicationName": "IFIP International Federation for Information Processing", "prism:issn": "15715736", "prism:isbn": [{"@_fa": "true", "$": "0387346279"}, {"@_fa": "true", "$": "9780387346274"}], "prism:volume": "210", "prism:pageRange": "215-224", "prism:coverDate": "2006-10-20", "prism:coverDisplayDate": "2006", "prism:doi": "10.1007/978-0-387-34731-8_23", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ar", "subtypeDescription": "Article", "source-id": "4900153501", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfree2read"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Bronze"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85032185000"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85032185000?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85032185000&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85032185000&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85032185000", "dc:identifier": "SCOPUS_ID:85032185000", "eid": "2-s2.0-85032185000", "dc:title": "Intelligent systems engineering with reconfigurable computing", "dc:creator": "Skliarova L.", "prism:publicationName": "IFIP Advances in Information and Communication Technology", "prism:issn": "18684238", "prism:isbn": [{"@_fa": "true", "$": "9780387346557"}], "prism:volume": "218", "prism:pageRange": "161-170", "prism:coverDate": "2006-01-01", "prism:coverDisplayDate": "2006", "prism:doi": "10.1007/978-0-387-34749-3_17", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "19400157163", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfree2read"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Bronze"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84927608470"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84927608470?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84927608470&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84927608470&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84927608470", "dc:identifier": "SCOPUS_ID:84927608470", "eid": "2-s2.0-84927608470", "dc:title": "Recursive and iterative algorithms for N-ary search problems", "dc:creator": "Sklyarov V.", "prism:publicationName": "IFIP Advances in Information and Communication Technology", "prism:issn": "18684238", "prism:isbn": [{"@_fa": "true", "$": "9780387346557"}], "prism:volume": "218", "prism:pageRange": "81-90", "prism:coverDate": "2006-01-01", "prism:coverDisplayDate": "2006", "prism:doi": "10.1007/978-0-387-34749-3_9", "citedby-count": "13", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "19400157163", "openaccess": "1", "openaccessFlag": true, "freetoread": {"value": [{"$": "all"}, {"$": "publisherfree2read"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Bronze"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33750021650"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33750021650?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=33750021650&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=33750021650&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/33750021650", "dc:identifier": "SCOPUS_ID:33750021650", "eid": "2-s2.0-33750021650", "dc:title": "Design tools for reconfigurable embedded systems", "dc:creator": "Almeida M.", "prism:publicationName": "ICESS 2005 - Second International Conference on Embedded Software and Systems", "prism:isbn": [{"@_fa": "true", "$": "0769525121"}, {"@_fa": "true", "$": "9780769525129"}], "prism:volume": "2005", "prism:pageRange": "254-261", "prism:coverDate": "2005-12-01", "prism:coverDisplayDate": "2005", "prism:doi": "10.1109/ICESS.2005.47", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "1609884", "source-id": "5300152218", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33746910626"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33746910626?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=33746910626&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=33746910626&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/33746910626", "dc:identifier": "SCOPUS_ID:33746910626", "eid": "2-s2.0-33746910626", "dc:title": "FPGA-based implementation and comparison of recursive and iterative algorithms", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL", "prism:isbn": [{"@_fa": "true", "$": "0780393627"}, {"@_fa": "true", "$": "9780780393622"}], "prism:volume": "2005", "prism:pageRange": "235-240", "prism:coverDate": "2005-12-01", "prism:coverDisplayDate": "2005", "prism:doi": "10.1109/FPL.2005.1515728", "citedby-count": "31", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "1515728", "source-id": "4700152826", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33744931405"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33744931405?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=33744931405&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=33744931405&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/33744931405", "dc:identifier": "SCOPUS_ID:33744931405", "eid": "2-s2.0-33744931405", "dc:title": "Self-correction of FPGA-based control units", "dc:creator": "Skliarova I.", "prism:publicationName": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "prism:issn": "03029743", "prism:eIssn": "16113349", "prism:isbn": [{"@_fa": "true", "$": "3540308814"}, {"@_fa": "true", "$": "9783540308812"}], "prism:volume": "3820 LNCS", "prism:pageRange": "310-319", "prism:coverDate": "2005-12-01", "prism:coverDisplayDate": "2005", "prism:doi": "10.1007/11599555_31", "citedby-count": "5", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "25674", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/20344363169"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/20344363169?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=20344363169&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=20344363169&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/20344363169", "dc:identifier": "SCOPUS_ID:20344363169", "eid": "2-s2.0-20344363169", "dc:title": "Teaching reconfigurable systems: Methods, tools, tutorials, and projects", "dc:creator": "Sklyarov V.", "prism:publicationName": "IEEE Transactions on Education", "prism:issn": "00189359", "prism:volume": "48", "prism:issueIdentifier": "2", "prism:pageRange": "290-300", "prism:coverDate": "2005-05-01", "prism:coverDisplayDate": "May 2005", "prism:doi": "10.1109/TE.2004.842909", "citedby-count": "38", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "17344", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/8744233904"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/8744233904?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=8744233904&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=8744233904&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/8744233904", "dc:identifier": "SCOPUS_ID:8744233904", "eid": "2-s2.0-8744233904", "dc:title": "Reconfigurable hardware SAT solvers: A survey of systems", "dc:creator": "Skliarova I.", "prism:publicationName": "IEEE Transactions on Computers", "prism:issn": "00189340", "prism:volume": "53", "prism:issueIdentifier": "11", "prism:pageRange": "1449-1461", "prism:coverDate": "2004-11-01", "prism:coverDisplayDate": "November 2004", "prism:doi": "10.1109/TC.2004.102", "citedby-count": "68", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "25033", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/2442713051"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/2442713051?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=2442713051&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=2442713051&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/2442713051", "dc:identifier": "SCOPUS_ID:2442713051", "eid": "2-s2.0-2442713051", "dc:title": "A software/reconfigurable hardware SAT solver", "dc:creator": "Skliarova I.", "prism:publicationName": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems", "prism:issn": "10638210", "prism:volume": "12", "prism:issueIdentifier": "4", "prism:pageRange": "408-419", "prism:coverDate": "2004-04-01", "prism:coverDisplayDate": "April 2004", "prism:doi": "10.1109/TVLSI.2004.825859", "citedby-count": "44", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "12300", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryvor"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84947996377"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84947996377?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84947996377&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84947996377&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84947996377", "dc:identifier": "SCOPUS_ID:84947996377", "eid": "2-s2.0-84947996377", "dc:title": "Hardware/software implementation of FPGA-targeted matrix-oriented SAT solvers", "dc:creator": "Sklyarov V.", "prism:publicationName": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "prism:issn": "03029743", "prism:eIssn": "16113349", "prism:isbn": [{"@_fa": "true", "$": "3540229892"}, {"@_fa": "true", "$": "9783540229896"}], "prism:volume": "3203", "prism:pageRange": "922-926", "prism:coverDate": "2004-01-01", "prism:coverDisplayDate": "2004", "prism:doi": "10.1007/978-3-540-30117-2_100", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "25674", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/1642322114"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/1642322114?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=1642322114&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=1642322114&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/1642322114", "dc:identifier": "SCOPUS_ID:1642322114", "eid": "2-s2.0-1642322114", "dc:title": "Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms", "prism:isbn": [{"@_fa": "true", "$": "193241505X"}], "prism:pageRange": "127-133", "prism:coverDate": "2003-12-01", "prism:coverDisplayDate": "2003", "citedby-count": "11", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "66467", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/1642294944"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/1642294944?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=1642294944&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=1642294944&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/1642294944", "dc:identifier": "SCOPUS_ID:1642294944", "eid": "2-s2.0-1642294944", "dc:title": "Design of Digital Circuits on the Basis of Hardware Templates", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings of the International Conference on Embedded Systems and Applications", "prism:isbn": [{"@_fa": "true", "$": "1932415157"}], "prism:pageRange": "56-62", "prism:coverDate": "2003-12-01", "prism:coverDisplayDate": "2003", "citedby-count": "10", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "32213", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/0141963420"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/0141963420?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=0141963420&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=0141963420&origin=inward"}, {"@_fa": "true", "@ref": "full-text", "@href": "https://api.elsevier.com/content/article/eid/1-s2.0-S1383762103000675"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0141963420", "dc:identifier": "SCOPUS_ID:0141963420", "eid": "2-s2.0-0141963420", "dc:title": "The design and implementation of a reconfigurable processor for problems of combinatorial computation", "dc:creator": "Skliarova I.", "prism:publicationName": "Journal of Systems Architecture", "prism:issn": "13837621", "prism:volume": "49", "prism:issueIdentifier": "4-6", "prism:pageRange": "211-226", "prism:coverDate": "2003-09-01", "prism:coverDisplayDate": "September 2003", "prism:doi": "10.1016/S1383-7621(03)00067-5", "pii": "S1383762103000675", "citedby-count": "12", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Journal", "subtype": "ar", "subtypeDescription": "Article", "source-id": "12398", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/35248856040"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/35248856040?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=35248856040&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=35248856040&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/35248856040", "dc:identifier": "SCOPUS_ID:35248856040", "eid": "2-s2.0-35248856040", "dc:title": "High-level design tools for FPGA-based combinatorial accelerators", "dc:creator": "Sklyarov V.", "prism:publicationName": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "prism:issn": "03029743", "prism:eIssn": "16113349", "prism:isbn": [{"@_fa": "true", "$": "3540408223"}, {"@_fa": "true", "$": "9783540408222"}], "prism:volume": "2778", "prism:pageRange": "976-979", "prism:coverDate": "2003-01-01", "prism:coverDisplayDate": "2003", "prism:doi": "10.1007/978-3-540-45234-8_99", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ar", "subtypeDescription": "Article", "source-id": "25674", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/35248848429"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/35248848429?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=35248848429&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=35248848429&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/35248848429", "dc:identifier": "SCOPUS_ID:35248848429", "eid": "2-s2.0-35248848429", "dc:title": "Reconfigurable hardware SAT solvers: A survey of systems", "dc:creator": "Skliarova I.", "prism:publicationName": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "prism:issn": "03029743", "prism:eIssn": "16113349", "prism:isbn": [{"@_fa": "true", "$": "3540408223"}, {"@_fa": "true", "$": "9783540408222"}], "prism:volume": "2778", "prism:pageRange": "468-477", "prism:coverDate": "2003-01-01", "prism:coverDisplayDate": "2003", "prism:doi": "10.1007/978-3-540-45234-8_46", "citedby-count": "6", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "re", "subtypeDescription": "Review", "source-id": "25674", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/35248844586"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/35248844586?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=35248844586&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=35248844586&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/35248844586", "dc:identifier": "SCOPUS_ID:35248844586", "eid": "2-s2.0-35248844586", "dc:title": "Reconfigurable systems in education", "dc:creator": "Sklyarov V.", "prism:publicationName": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "prism:issn": "03029743", "prism:eIssn": "16113349", "prism:isbn": [{"@_fa": "true", "$": "3540408223"}, {"@_fa": "true", "$": "9783540408222"}], "prism:volume": "2778", "prism:pageRange": "1020-1023", "prism:coverDate": "2003-01-01", "prism:coverDisplayDate": "2003", "prism:doi": "10.1007/978-3-540-45234-8_110", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "ar", "subtypeDescription": "Article", "source-id": "25674", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/20344374529"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/20344374529?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=20344374529&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=20344374529&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/20344374529", "dc:identifier": "SCOPUS_ID:20344374529", "eid": "2-s2.0-20344374529", "dc:title": "Design tools and reusable libraries for FPGA-based digital circuits", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003", "prism:isbn": [{"@_fa": "true", "$": "0769520030"}, {"@_fa": "true", "$": "9780769520032"}], "prism:pageRange": "255-263", "prism:coverDate": "2003-01-01", "prism:coverDisplayDate": "2003", "prism:doi": "10.1109/DSD.2003.1231939", "citedby-count": "13", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "21100416480", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/20344362539"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/20344362539?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=20344362539&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=20344362539&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/20344362539", "dc:identifier": "SCOPUS_ID:20344362539", "eid": "2-s2.0-20344362539", "dc:title": "A dynamically reconfigurable accelerator for operations over Boolean and ternary vectors", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003", "prism:isbn": [{"@_fa": "true", "$": "0769520030"}, {"@_fa": "true", "$": "9780769520032"}], "prism:pageRange": "222-229", "prism:coverDate": "2003-01-01", "prism:coverDisplayDate": "2003", "prism:doi": "10.1109/DSD.2003.1231930", "citedby-count": "6", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "21100416480", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/0141977506"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/0141977506?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=0141977506&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=0141977506&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0141977506", "dc:identifier": "SCOPUS_ID:0141977506", "eid": "2-s2.0-0141977506", "dc:title": "A SAT solver using software and reconfigurable hardware", "dc:creator": "Skliarova I.", "prism:publicationName": "Proceedings -Design, Automation and Test in Europe, DATE", "prism:issn": "15301591", "prism:pageRange": "1094", "prism:coverDate": "2002-12-01", "prism:coverDisplayDate": "2002", "prism:doi": "10.1109/DATE.2002.998450", "citedby-count": "5", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "998450", "source-id": "5400152603", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84918852555"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84918852555?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84918852555&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84918852555&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84918852555", "dc:identifier": "SCOPUS_ID:84918852555", "eid": "2-s2.0-84918852555", "dc:title": "FPGA-based implementation of genetic algorithm for the traveling salesman problem and its industrial application", "dc:creator": "Skliarova I.", "prism:publicationName": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "prism:issn": "03029743", "prism:eIssn": "16113349", "prism:isbn": [{"@_fa": "true", "$": "3540437819"}, {"@_fa": "true", "$": "9783540437819"}], "prism:volume": "2358", "prism:pageRange": "77-87", "prism:coverDate": "2002-01-01", "prism:coverDisplayDate": "2002", "prism:doi": "10.1007/3-540-48035-8_9", "citedby-count": "6", "affiliation": [{"@_fa": "true", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Book Series", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "25674", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/0009975792"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/0009975792?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=0009975792&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=0009975792&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0009975792", "dc:identifier": "SCOPUS_ID:0009975792", "eid": "2-s2.0-0009975792", "dc:title": "Design and implementation of reconfigurable processor for problems of combinatorial computations", "dc:creator": "Skliarova I.", "prism:publicationName": "Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001", "prism:isbn": [{"@_fa": "true", "$": "0769512399"}, {"@_fa": "true", "$": "9780769512396"}], "prism:pageRange": "112-119", "prism:coverDate": "2001-01-01", "prism:coverDisplayDate": "2001", "prism:doi": "10.1109/DSD.2001.952250", "citedby-count": "6", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "952250", "source-id": "21100462811", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryvor"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84951727190"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84951727190?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84951727190&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84951727190&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84951727190", "dc:identifier": "SCOPUS_ID:84951727190", "eid": "2-s2.0-84951727190", "dc:title": "Exploiting FPGA-based architectures and design tools for problems of reconfigurable computations", "dc:creator": "Skliarova I.", "prism:publicationName": "Proceedings - 13th Symposium on Integrated Circuits and Systems Design", "prism:isbn": [{"@_fa": "true", "$": "076950843X"}, {"@_fa": "true", "$": "9780769508436"}], "prism:pageRange": "347-352", "prism:coverDate": "2000-01-01", "prism:coverDisplayDate": "2000", "prism:doi": "10.1109/SBCCI.2000.876053", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "876053", "source-id": "21100432083", "openaccess": "0", "openaccessFlag": false, "freetoread": {"value": [{"$": "all"}, {"$": "repository"}, {"$": "repositoryam"}]}, "freetoreadLabel": {"value": [{"$": "All Open Access"}, {"$": "Green"}]}}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/0033488533"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/0033488533?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=0033488533&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=0033488533&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0033488533", "dc:identifier": "SCOPUS_ID:0033488533", "eid": "2-s2.0-0033488533", "dc:title": "Development system for FPGA-based digital circuits", "dc:creator": "Sklyarov V.", "prism:publicationName": "IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings", "prism:issn": "10823409", "prism:pageRange": "266-267", "prism:coverDate": "1999-12-01", "prism:coverDisplayDate": "1999", "citedby-count": "2", "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "source-id": "14935", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84956868990"}, {"@_fa": "true", "@ref": "author-affiliation", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84956868990?field=author,affiliation"}, {"@_fa": "true", "@ref": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84956868990&origin=inward"}, {"@_fa": "true", "@ref": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84956868990&origin=inward"}], "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84956868990", "dc:identifier": "SCOPUS_ID:84956868990", "eid": "2-s2.0-84956868990", "dc:title": "Synthesis tools and design environment for dynamically reconfigurable FPGAs", "dc:creator": "Sklyarov V.", "prism:publicationName": "Proceedings - 11th Brazilian Symposium on Integrated Circuit Design, SBCCI 1998", "prism:isbn": [{"@_fa": "true", "$": "0818687045"}, {"@_fa": "true", "$": "9780818687044"}], "prism:volume": "1998-September", "prism:pageRange": "46-49", "prism:coverDate": "1998-01-01", "prism:coverDisplayDate": "1998", "prism:doi": "10.1109/SBCCI.1998.715408", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affilname": "Universidade de Aveiro", "affiliation-city": "Aveiro", "affiliation-country": "Portugal"}], "prism:aggregationType": "Conference Proceeding", "subtype": "cp", "subtypeDescription": "Conference Paper", "article-number": "715408", "source-id": "21100873829", "openaccess": "0", "openaccessFlag": false}]