=====
SETUP
-0.926
8.147
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.492
4.591
SPI_MCP3202/n304_s7
5.895
6.521
SPI_MCP3202/n304_s6
7.325
8.147
SPI_MCP3202/r_STATE_0_s2
8.147
=====
SETUP
-0.926
8.147
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.492
4.591
SPI_MCP3202/n303_s7
5.895
6.521
SPI_MCP3202/n303_s6
7.325
8.147
SPI_MCP3202/r_STATE_1_s1
8.147
=====
SETUP
-0.661
7.882
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.492
4.591
SPI_MCP3202/n257_s6
5.406
6.228
SPI_MCP3202/r_CS_s12
7.060
7.882
SPI_MCP3202/r_CS_s10
7.882
=====
SETUP
-0.418
7.996
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n290_s11
2.859
3.661
SPI_MCP3202/n290_s6
4.087
4.713
SPI_MCP3202/n294_s6
4.724
5.823
SPI_MCP3202/n298_s5
6.633
7.659
SPI_MCP3202/r_DATA_3_s0
7.996
=====
SETUP
-0.058
7.309
7.251
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n32_s4
1.857
2.889
SPI_MCP3202/n32_s3
2.894
3.926
SPI_MCP3202/n32_s2
3.931
5.030
SPI_MCP3202/n32_s5
5.036
5.858
SPI_MCP3202/sample_counter_0_s3
6.683
7.309
SPI_MCP3202/sample_counter_0_s1
7.309
=====
SETUP
-0.046
7.268
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/r_STATE_1_s11
2.523
3.555
SPI_MCP3202/n257_s11
4.369
5.191
SPI_MCP3202/n257_s7
5.197
6.223
SPI_MCP3202/n257_s5
6.642
7.268
SPI_MCP3202/r_MOSI_s1
7.268
=====
SETUP
0.018
7.203
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.492
4.591
SPI_MCP3202/n256_s6
6.381
7.203
SPI_MCP3202/r_SCK_enable_s1
7.203
=====
SETUP
0.255
6.996
7.251
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n15_s4
1.211
2.237
SPI_MCP3202/n12_s5
2.662
3.694
SPI_MCP3202/n9_s5
3.711
4.743
SPI_MCP3202/n7_s2
5.897
6.996
SPI_MCP3202/sample_counter_11_s0
6.996
=====
SETUP
0.255
6.996
7.251
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n15_s4
1.211
2.237
SPI_MCP3202/n12_s5
2.662
3.694
SPI_MCP3202/n9_s5
3.711
4.743
SPI_MCP3202/n8_s3
5.897
6.996
SPI_MCP3202/sample_counter_10_s0
6.996
=====
SETUP
0.381
7.197
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n290_s11
2.859
3.661
SPI_MCP3202/n290_s6
4.087
4.713
SPI_MCP3202/n294_s6
4.724
5.823
SPI_MCP3202/n294_s5
5.834
6.860
SPI_MCP3202/r_DATA_7_s0
7.197
=====
SETUP
0.532
6.719
7.251
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n15_s4
1.211
2.237
SPI_MCP3202/n12_s5
2.662
3.694
SPI_MCP3202/n9_s5
3.711
4.743
SPI_MCP3202/n9_s3
5.897
6.719
SPI_MCP3202/sample_counter_9_s0
6.719
=====
SETUP
0.639
6.969
7.608
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n32_s4
1.857
2.889
SPI_MCP3202/n32_s3
2.894
3.926
SPI_MCP3202/n32_s2
3.931
5.030
SPI_MCP3202/n32_s5
5.036
5.838
SPI_MCP3202/sample_counter_4_s0
6.969
=====
SETUP
0.643
6.935
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n290_s11
2.859
3.681
SPI_MCP3202/n296_s7
3.697
4.796
SPI_MCP3202/n296_s5
5.606
6.231
SPI_MCP3202/r_DATA_5_s0
6.935
=====
SETUP
0.643
6.965
7.608
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n32_s4
1.857
2.889
SPI_MCP3202/n32_s3
2.894
3.926
SPI_MCP3202/n32_s2
3.931
5.030
SPI_MCP3202/n32_s5
5.036
5.838
SPI_MCP3202/sample_counter_3_s0
6.965
=====
SETUP
0.905
6.673
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/r_STATE_1_s11
2.523
3.555
SPI_MCP3202/r_STATE_1_s6
4.700
5.522
SPI_MCP3202/r_STATE_1_s3
5.527
6.329
SPI_MCP3202/r_STATE_0_s2
6.673
=====
SETUP
0.905
6.673
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/r_STATE_1_s11
2.523
3.555
SPI_MCP3202/r_STATE_1_s6
4.700
5.522
SPI_MCP3202/r_STATE_1_s3
5.527
6.329
SPI_MCP3202/r_STATE_1_s1
6.673
=====
SETUP
0.924
6.654
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n290_s11
2.859
3.681
SPI_MCP3202/n296_s7
3.697
4.796
SPI_MCP3202/n297_s5
5.292
6.318
SPI_MCP3202/r_DATA_4_s0
6.654
=====
SETUP
0.965
6.643
7.608
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n32_s4
1.857
2.889
SPI_MCP3202/n32_s3
2.894
3.926
SPI_MCP3202/n32_s2
3.931
5.030
SPI_MCP3202/n32_s5
5.036
5.838
SPI_MCP3202/sample_counter_11_s0
6.643
=====
SETUP
0.965
6.643
7.608
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n32_s4
1.857
2.889
SPI_MCP3202/n32_s3
2.894
3.926
SPI_MCP3202/n32_s2
3.931
5.030
SPI_MCP3202/n32_s5
5.036
5.838
SPI_MCP3202/sample_counter_1_s0
6.643
=====
SETUP
0.965
6.643
7.608
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n32_s4
1.857
2.889
SPI_MCP3202/n32_s3
2.894
3.926
SPI_MCP3202/n32_s2
3.931
5.030
SPI_MCP3202/n32_s5
5.036
5.838
SPI_MCP3202/sample_counter_2_s0
6.643
=====
SETUP
0.965
6.643
7.608
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n32_s4
1.857
2.889
SPI_MCP3202/n32_s3
2.894
3.926
SPI_MCP3202/n32_s2
3.931
5.030
SPI_MCP3202/n32_s5
5.036
5.838
SPI_MCP3202/sample_counter_9_s0
6.643
=====
SETUP
0.965
6.643
7.608
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n32_s4
1.857
2.889
SPI_MCP3202/n32_s3
2.894
3.926
SPI_MCP3202/n32_s2
3.931
5.030
SPI_MCP3202/n32_s5
5.036
5.838
SPI_MCP3202/sample_counter_10_s0
6.643
=====
SETUP
0.984
6.594
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/r_STATE_1_s11
2.523
3.555
SPI_MCP3202/n302_s7
4.369
5.191
SPI_MCP3202/n302_s5
5.197
6.258
SPI_MCP3202/r_DV_s1
6.594
=====
SETUP
1.002
6.576
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n290_s11
2.859
3.681
SPI_MCP3202/n292_s6
3.697
4.758
SPI_MCP3202/n293_s5
5.179
6.240
SPI_MCP3202/r_DATA_8_s0
6.576
=====
SETUP
1.047
6.531
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n290_s11
2.859
3.661
SPI_MCP3202/n290_s6
4.087
4.712
SPI_MCP3202/n290_s5
5.133
6.194
SPI_MCP3202/r_DATA_11_s0
6.531
=====
HOLD
-0.685
0.374
1.059
n430_s0
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
0.062
1.121
1.059
sample_3_s0
0.185
0.518
audio_sample_word0[1]_3_s0
1.121
=====
HOLD
0.062
1.121
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.121
=====
HOLD
0.062
1.121
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.121
=====
HOLD
0.065
1.124
1.059
sample_11_s0
0.185
0.518
audio_sample_word0[1]_11_s0
1.124
=====
HOLD
0.080
1.139
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.139
=====
HOLD
0.101
1.160
1.059
csrn_108_r_s0
0.185
0.518
CpuDbo_7_s4
0.788
1.160
io_state_r_s5
1.160
=====
HOLD
0.114
1.173
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.173
=====
HOLD
0.114
1.173
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.173
=====
HOLD
0.118
1.921
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
1.921
=====
HOLD
0.118
1.921
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
1.921
=====
HOLD
0.118
1.921
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
1.921
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.374
1.433
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.433
=====
HOLD
0.416
1.474
1.059
sample_10_s0
0.185
0.518
audio_sample_word0[1]_10_s0
1.474
=====
HOLD
0.438
1.627
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.627
=====
HOLD
0.479
1.594
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.512
1.627
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.627
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_1_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s
1.594
