#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 08:04:18 2025
# Process ID: 106155
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.273 ; gain = 115.992 ; free physical = 575047 ; free virtual = 664139
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 106167
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2826.730 ; gain = 394.555 ; free physical = 586113 ; free virtual = 675205
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3436.105 ; gain = 1003.930 ; free physical = 584928 ; free virtual = 674028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3436.105 ; gain = 1003.930 ; free physical = 595792 ; free virtual = 684892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3444.109 ; gain = 1011.934 ; free physical = 595782 ; free virtual = 684882
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 4066.023 ; gain = 1633.848 ; free physical = 583928 ; free virtual = 673036
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               16 Bit    Registers := 1710  
	               12 Bit    Registers := 190   
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1713  
	   2 Input   15 Bit        Muxes := 2624  
	   2 Input   12 Bit        Muxes := 2820  
	   2 Input   11 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i_i_1_reg_89845_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i_i_1_reg_89845_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i_i_i_1_reg_89845_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i_i_1_reg_89845_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i_i_i_1_reg_89845_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i_i_1_reg_89845_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i_i_1_reg_89845_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i_i_1_reg_89845_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i_i_1_reg_89845_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i_i_1_reg_89845_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_90065_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90095_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90090_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_reg_90060_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i_i_reg_89840_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i1095_i_i_i_reg_89830_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i1093_i_i_i_reg_89820_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i_i_i_reg_89810_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_31850_reg[15]' (FDE) to 'reg_31730_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i_reg_90940_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90765_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_reg_90810_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90815_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_reg_90800_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_reg_90790_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_reg_90760_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_reg_90750_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_reg_90740_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90735_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_reg_90730_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_reg_90730_reg[15]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_reg_90720_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i71_i71_i71_i_i_reg_90720_reg[15] )
INFO: [Synth 8-3886] merging instance 'reg_31760_reg[15]' (FDE) to 'reg_31730_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31730_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i_i_i_reg_89900_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i_i_i_reg_90960_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i300_i_i_1_reg_91145_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90275_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90275_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90275_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i1889_i_i_reg_90270_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90275_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i1889_i_i_reg_90270_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90275_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i1889_i_i_reg_90270_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90275_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90275_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90275_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i1889_i_i_reg_90270_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90275_reg[10]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i1889_i_i_reg_90270_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_1_reg_90275_reg[11]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i1889_i_i_reg_90270_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i1889_i_i_reg_90270_reg[15]' (FDE) to 'agg_tmp_i_i_i_i613_i_i1887_i_i_reg_90260_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i1887_i_i_reg_90260_reg[15]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_90950_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_91245_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_90950_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91255_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91255_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_91245_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_91245_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91255_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91255_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_91245_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_90950_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91255_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_90950_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_91245_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_90950_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91255_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_90950_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_91245_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_91245_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91255_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91255_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_91245_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_91245_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91255_reg[8]' (FDE) to 'agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91255_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_91245_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_90950_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91255_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_90950_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i148_i_i_1_reg_91195_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_reg_91310_reg[15]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_89970_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_89970_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[9]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_89970_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91215_reg[11]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_89970_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_reg_91210_reg[15]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_89970_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_reg_91200_reg[15]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_89970_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90685_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_89970_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i1247_i_i_i_reg_89780_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_90340_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i_i_i_reg_90860_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i933_i933_i_i_reg_90500_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31870_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i_i_i_reg_90980_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i541_i_i_i_reg_90930_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i613_i_i_reg_90580_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i_i_i_reg_90880_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i30_i_i_i_i_reg_91340_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31810_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i540_i_i_reg_91080_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i56_i_reg_91350_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31684_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i2521_i_i_reg_90100_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31770_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_90115_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i_i_i_i_reg_89730_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:59 . Memory (MB): peak = 4195.895 ; gain = 1763.719 ; free physical = 569474 ; free virtual = 658667
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:17 . Memory (MB): peak = 4195.895 ; gain = 1763.719 ; free physical = 582049 ; free virtual = 671324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:02:27 . Memory (MB): peak = 4214.875 ; gain = 1782.699 ; free physical = 577734 ; free virtual = 667018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:49 . Memory (MB): peak = 4248.281 ; gain = 1816.105 ; free physical = 670599 ; free virtual = 758224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:50 . Memory (MB): peak = 4248.281 ; gain = 1816.105 ; free physical = 668488 ; free virtual = 756112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:56 . Memory (MB): peak = 4248.281 ; gain = 1816.105 ; free physical = 668640 ; free virtual = 756408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:56 . Memory (MB): peak = 4248.281 ; gain = 1816.105 ; free physical = 667716 ; free virtual = 755483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:41 ; elapsed = 00:03:26 . Memory (MB): peak = 4248.281 ; gain = 1816.105 ; free physical = 640919 ; free virtual = 717502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:42 ; elapsed = 00:03:27 . Memory (MB): peak = 4248.281 ; gain = 1816.105 ; free physical = 642646 ; free virtual = 719229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2624|
|3     |LUT1   |   438|
|4     |LUT2   |  7531|
|5     |LUT3   |  6721|
|6     |LUT4   | 28047|
|7     |LUT5   | 26769|
|8     |LUT6   | 28502|
|9     |MUXF7  |    65|
|10    |FDRE   | 28084|
|11    |FDSE   |    16|
|12    |IBUF   | 24004|
|13    |OBUF   |    88|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                   |Cells  |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                         | 152890|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |     75|
|3     |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w16_d2_S                                                  |     69|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                              |hls_dummy_fifo_w16_d2_S_ShiftReg_38                                      |     61|
|5     |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w16_d2_S_0                                                |     69|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                              |hls_dummy_fifo_w16_d2_S_ShiftReg_37                                      |     61|
|7     |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w16_d2_S_1                                                |     75|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                              |hls_dummy_fifo_w16_d2_S_ShiftReg_36                                      |     61|
|9     |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w16_d2_S_2                                                |     74|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                              |hls_dummy_fifo_w16_d2_S_ShiftReg_35                                      |     61|
|11    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w16_d2_S_3                                                |     70|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                              |hls_dummy_fifo_w16_d2_S_ShiftReg                                         |     61|
|13    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_5_4 | 128360|
|14    |    call_ret1279_operator_s_fu_28306                                |hls_dummy_operator_s                                                     |      2|
|15    |    call_ret1280_operator_s_fu_28316                                |hls_dummy_operator_s_4                                                   |      2|
|16    |    call_ret1281_operator_s_fu_28326                                |hls_dummy_operator_s_5                                                   |      2|
|17    |    call_ret1282_operator_s_fu_28334                                |hls_dummy_operator_s_6                                                   |      2|
|18    |    call_ret1283_operator_s_fu_28344                                |hls_dummy_operator_s_7                                                   |      2|
|19    |    call_ret1284_operator_s_fu_28354                                |hls_dummy_operator_s_8                                                   |      2|
|20    |    call_ret1285_operator_s_fu_28362                                |hls_dummy_operator_s_9                                                   |      2|
|21    |    call_ret1286_operator_s_fu_28370                                |hls_dummy_operator_s_10                                                  |      2|
|22    |    call_ret1287_operator_s_fu_28380                                |hls_dummy_operator_s_11                                                  |      2|
|23    |    call_ret1288_operator_s_fu_28390                                |hls_dummy_operator_s_12                                                  |      2|
|24    |    call_ret1289_operator_s_fu_28398                                |hls_dummy_operator_s_13                                                  |      2|
|25    |    call_ret1290_operator_s_fu_28408                                |hls_dummy_operator_s_14                                                  |      2|
|26    |    call_ret1291_operator_s_fu_28418                                |hls_dummy_operator_s_15                                                  |      2|
|27    |    call_ret1292_operator_s_fu_28426                                |hls_dummy_operator_s_16                                                  |      2|
|28    |    call_ret1313_operator_s_fu_28590                                |hls_dummy_operator_s_17                                                  |      2|
|29    |    call_ret1314_operator_s_fu_28600                                |hls_dummy_operator_s_18                                                  |      2|
|30    |    call_ret1315_operator_s_fu_28610                                |hls_dummy_operator_s_19                                                  |      2|
|31    |    call_ret1316_operator_s_fu_28618                                |hls_dummy_operator_s_20                                                  |      2|
|32    |    call_ret813_operator_s_fu_24594                                 |hls_dummy_operator_s_21                                                  |      2|
|33    |    call_ret814_operator_s_fu_24604                                 |hls_dummy_operator_s_22                                                  |      2|
|34    |    call_ret815_operator_s_fu_24614                                 |hls_dummy_operator_s_23                                                  |      2|
|35    |    call_ret816_operator_s_fu_24622                                 |hls_dummy_operator_s_24                                                  |      2|
|36    |    call_ret817_operator_s_fu_24632                                 |hls_dummy_operator_s_25                                                  |      2|
|37    |    call_ret818_operator_s_fu_24642                                 |hls_dummy_operator_s_26                                                  |      2|
|38    |    call_ret819_operator_s_fu_24650                                 |hls_dummy_operator_s_27                                                  |      2|
|39    |    grp_operator_s_fu_19346                                         |hls_dummy_operator_s_28                                                  |      2|
|40    |    grp_operator_s_fu_19356                                         |hls_dummy_operator_s_29                                                  |      2|
|41    |    grp_operator_s_fu_19366                                         |hls_dummy_operator_s_30                                                  |      2|
|42    |    grp_operator_s_fu_19374                                         |hls_dummy_operator_s_31                                                  |      2|
|43    |    grp_operator_s_fu_19384                                         |hls_dummy_operator_s_32                                                  |      2|
|44    |    grp_operator_s_fu_19394                                         |hls_dummy_operator_s_33                                                  |      2|
|45    |    grp_operator_s_fu_19402                                         |hls_dummy_operator_s_34                                                  |      2|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:42 ; elapsed = 00:03:27 . Memory (MB): peak = 4248.281 ; gain = 1816.105 ; free physical = 641533 ; free virtual = 718117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:45 ; elapsed = 00:03:30 . Memory (MB): peak = 4252.191 ; gain = 1820.016 ; free physical = 658067 ; free virtual = 734651
Synthesis Optimization Complete : Time (s): cpu = 00:02:45 ; elapsed = 00:03:30 . Memory (MB): peak = 4252.191 ; gain = 1820.016 ; free physical = 658011 ; free virtual = 734584
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4296.375 ; gain = 0.000 ; free physical = 652128 ; free virtual = 728749
INFO: [Netlist 29-17] Analyzing 26694 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_5_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4592.469 ; gain = 0.000 ; free physical = 622200 ; free virtual = 698949
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 24004 instances

Synth Design complete | Checksum: 20895b31
INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:26 ; elapsed = 00:04:12 . Memory (MB): peak = 4592.469 ; gain = 2184.195 ; free physical = 622585 ; free virtual = 699339
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16705.583; main = 3875.212; forked = 13342.031
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21746.652; main = 4592.473; forked = 17498.367
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4656.500 ; gain = 64.031 ; free physical = 613732 ; free virtual = 690610

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 4bdbd1a1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4782.891 ; gain = 126.391 ; free physical = 612539 ; free virtual = 689973

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 417 inverters resulting in an inversion of 915 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18768f544

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4919.844 ; gain = 0.000 ; free physical = 634516 ; free virtual = 711973
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 417 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18768f544

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4919.844 ; gain = 0.000 ; free physical = 624454 ; free virtual = 701911
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b3151665

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4919.844 ; gain = 0.000 ; free physical = 614005 ; free virtual = 691472
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 18e1e36c3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4919.844 ; gain = 0.000 ; free physical = 609131 ; free virtual = 686598
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1115ee5c4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 4919.844 ; gain = 0.000 ; free physical = 609048 ; free virtual = 686515
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             417  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b5608ce5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4919.844 ; gain = 0.000 ; free physical = 608516 ; free virtual = 685984

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b5608ce5

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4919.844 ; gain = 0.000 ; free physical = 608454 ; free virtual = 685925

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b5608ce5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4919.844 ; gain = 0.000 ; free physical = 608452 ; free virtual = 685924

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4919.844 ; gain = 0.000 ; free physical = 608451 ; free virtual = 685922
Ending Netlist Obfuscation Task | Checksum: b5608ce5

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4919.844 ; gain = 0.000 ; free physical = 608450 ; free virtual = 685921
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 4919.844 ; gain = 327.375 ; free physical = 608449 ; free virtual = 685921
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 08:09:31 2025...
