Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul  3 07:35:21 2023
| Host         : DESKTOP-1GS9U83 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MipsProcessor_control_sets_placed.rpt
| Design       : MipsProcessor
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           23 |
| No           | No                    | Yes                    |             128 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             160 |           56 |
| Yes          | No                    | Yes                    |              84 |           26 |
| Yes          | Yes                   | No                     |             864 |          372 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                          Enable Signal                         |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+----------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG     | u_ControlUnit/u_MainController/Opcode_Capture_0                | u_ControlUnit/u_MainController/reset_n                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG     | u_ControlUnit/u_MainController/FSM_onehot_c_state[11]_i_1_n_0  | u_ControlUnit/u_MainController/reset_n                        |                5 |             12 |         2.40 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[11]_6   | u_ControlUnit/u_MainController/InstructionRegister_reg[11]_2  |               12 |             32 |         2.67 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/FSM_onehot_c_state_reg[1]_1     | u_ControlUnit/u_MainController/FSM_onehot_c_state_reg[1]_0    |               12 |             32 |         2.67 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[11]_3   | u_ControlUnit/u_MainController/InstructionRegister_reg[11]    |               10 |             32 |         3.20 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]     | u_ControlUnit/u_MainController/InstructionRegister_reg[14]    |               15 |             32 |         2.13 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_1   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_1  |               14 |             32 |         2.29 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_0   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_0  |               15 |             32 |         2.13 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_2   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_2  |               20 |             32 |         1.60 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_3   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_3  |               13 |             32 |         2.46 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_5   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_6  |               11 |             32 |         2.91 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_4   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_5  |                8 |             32 |         4.00 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_75  |                                                               |               12 |             32 |         2.67 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_8   |                                                               |               10 |             32 |         3.20 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[17]     | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_7  |               10 |             32 |         3.20 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[17]_0   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_9  |               12 |             32 |         2.67 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[17]_103 |                                                               |               11 |             32 |         2.91 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[17]_2   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_12 |               14 |             32 |         2.29 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_74  |                                                               |               11 |             32 |         2.91 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_7   | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_6  |               18 |             32 |         1.78 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[16]_9   |                                                               |               12 |             32 |         2.67 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[17]_1   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_11 |               12 |             32 |         2.67 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[17]_6   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_18 |               12 |             32 |         2.67 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[17]_4   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_15 |               12 |             32 |         2.67 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[17]_5   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_17 |                9 |             32 |         3.56 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[17]_3   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_14 |                9 |             32 |         3.56 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[18]_1   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_10 |               14 |             32 |         2.29 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[18]_2   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_13 |               18 |             32 |         1.78 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[18]     | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_4  |               16 |             32 |         2.00 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[18]_3   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_16 |               13 |             32 |         2.46 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[18]_0   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_8  |               18 |             32 |         1.78 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[18]_4   | u_ControlUnit/u_MainController/InstructionRegister_reg[14]_19 |               21 |             32 |         1.52 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[11]_4   | u_ControlUnit/u_MainController/InstructionRegister_reg[11]_0  |               16 |             32 |         2.00 |
| ~reset_n_IBUF_BUFG | u_ControlUnit/u_MainController/InstructionRegister_reg[11]_5   | u_ControlUnit/u_MainController/InstructionRegister_reg[11]_1  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG     | u_ControlUnit/u_MainController/E[0]                            | u_ControlUnit/u_MainController/reset_n                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG     | u_ControlUnit/u_MainController/IRWrite                         | u_ControlUnit/u_MainController/reset_n                        |                7 |             34 |         4.86 |
|  clk_IBUF_BUFG     |                                                                |                                                               |               23 |             64 |         2.78 |
|  clk_IBUF_BUFG     |                                                                | u_ControlUnit/u_MainController/reset_n                        |               25 |            128 |         5.12 |
+--------------------+----------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


