
mesh-drones-FRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a64c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000036c  0800a760  0800a760  0000b760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aacc  0800aacc  0000c070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800aacc  0800aacc  0000c070  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800aacc  0800aacc  0000c070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aacc  0800aacc  0000bacc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aad0  0800aad0  0000bad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800aad4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042d0  20000070  0800ab44  0000c070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004340  0800ab44  0000c340  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f31a  00000000  00000000  0000c099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005204  00000000  00000000  0002b3b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ac8  00000000  00000000  000305b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000147d  00000000  00000000  00032080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001df64  00000000  00000000  000334fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cac7  00000000  00000000  00051461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099fad  00000000  00000000  0006df28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107ed5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000075d8  00000000  00000000  00107f18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0010f4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a744 	.word	0x0800a744

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	0800a744 	.word	0x0800a744

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <Command_Queue_init>:
 * command-handling tasks.
 *
 * @return Handle to the created queue, or NULL if creation failed.
 */

QueueHandle_t Command_Queue_init() {
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
    current_selected_drone_mutex_handle=xSemaphoreCreateMutex();
 8000940:	2001      	movs	r0, #1
 8000942:	f006 f87c 	bl	8006a3e <xQueueCreateMutex>
 8000946:	4603      	mov	r3, r0
 8000948:	4a12      	ldr	r2, [pc, #72]	@ (8000994 <Command_Queue_init+0x58>)
 800094a:	6013      	str	r3, [r2, #0]
    if (current_selected_drone_mutex_handle==NULL) {
 800094c:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <Command_Queue_init+0x58>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d107      	bne.n	8000964 <Command_Queue_init+0x28>
        log(FATAL, SYSTEM , "Could not create RC mutex ");
 8000954:	4a10      	ldr	r2, [pc, #64]	@ (8000998 <Command_Queue_init+0x5c>)
 8000956:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800095a:	2008      	movs	r0, #8
 800095c:	f001 fcae 	bl	80022bc <log>

        return NULL;
 8000960:	2300      	movs	r3, #0
 8000962:	e015      	b.n	8000990 <Command_Queue_init+0x54>
    }
command_queue = xQueueCreate(5,sizeof(Commands));
 8000964:	2200      	movs	r2, #0
 8000966:	2101      	movs	r1, #1
 8000968:	2005      	movs	r0, #5
 800096a:	f005 fff0 	bl	800694e <xQueueGenericCreate>
 800096e:	4603      	mov	r3, r0
 8000970:	4a0a      	ldr	r2, [pc, #40]	@ (800099c <Command_Queue_init+0x60>)
 8000972:	6013      	str	r3, [r2, #0]
    if (command_queue != NULL) {
 8000974:	4b09      	ldr	r3, [pc, #36]	@ (800099c <Command_Queue_init+0x60>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d002      	beq.n	8000982 <Command_Queue_init+0x46>
        return command_queue;
 800097c:	4b07      	ldr	r3, [pc, #28]	@ (800099c <Command_Queue_init+0x60>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	e006      	b.n	8000990 <Command_Queue_init+0x54>
    }else {
        log(FATAL, SYSTEM , "Could not create RC queue ");
 8000982:	4a07      	ldr	r2, [pc, #28]	@ (80009a0 <Command_Queue_init+0x64>)
 8000984:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000988:	2008      	movs	r0, #8
 800098a:	f001 fc97 	bl	80022bc <log>

        return NULL;
 800098e:	2300      	movs	r3, #0
    }

}
 8000990:	4618      	mov	r0, r3
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20000090 	.word	0x20000090
 8000998:	0800a760 	.word	0x0800a760
 800099c:	2000008c 	.word	0x2000008c
 80009a0:	0800a77c 	.word	0x0800a77c

080009a4 <send_command_fromISR>:
void send_command_fromISR(Commands cmd, BaseType_t *pxHigherPriorityTaskWoken) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b088      	sub	sp, #32
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	6039      	str	r1, [r7, #0]
 80009ae:	71fb      	strb	r3, [r7, #7]
    if (cmd!=SWITCH && current_selected_drone==0xff) { // its a command for me
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	2b0c      	cmp	r3, #12
 80009b4:	d00c      	beq.n	80009d0 <send_command_fromISR+0x2c>
 80009b6:	4b0f      	ldr	r3, [pc, #60]	@ (80009f4 <send_command_fromISR+0x50>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	2bff      	cmp	r3, #255	@ 0xff
 80009be:	d107      	bne.n	80009d0 <send_command_fromISR+0x2c>
        xQueueSendFromISR(command_queue, &cmd, pxHigherPriorityTaskWoken);
 80009c0:	4b0d      	ldr	r3, [pc, #52]	@ (80009f8 <send_command_fromISR+0x54>)
 80009c2:	6818      	ldr	r0, [r3, #0]
 80009c4:	1df9      	adds	r1, r7, #7
 80009c6:	2300      	movs	r3, #0
 80009c8:	683a      	ldr	r2, [r7, #0]
 80009ca:	f006 f953 	bl	8006c74 <xQueueGenericSendFromISR>
 80009ce:	e00c      	b.n	80009ea <send_command_fromISR+0x46>
    }else { // its a command to forward to another drone or its a switch
        uint8_t byte_array_to_router[sizeof(MeshPacket)];
        byte_array_to_router[0] = MANUAL_COMMAND_IDENTIFIER;
 80009d0:	2300      	movs	r3, #0
 80009d2:	723b      	strb	r3, [r7, #8]
        byte_array_to_router[1] = (uint8_t)cmd;
 80009d4:	79fb      	ldrb	r3, [r7, #7]
 80009d6:	727b      	strb	r3, [r7, #9]
        xQueueSendFromISR(rx_queue_handle, &byte_array_to_router, pxHigherPriorityTaskWoken);
 80009d8:	4b08      	ldr	r3, [pc, #32]	@ (80009fc <send_command_fromISR+0x58>)
 80009da:	6818      	ldr	r0, [r3, #0]
 80009dc:	f107 0108 	add.w	r1, r7, #8
 80009e0:	2300      	movs	r3, #0
 80009e2:	683a      	ldr	r2, [r7, #0]
 80009e4:	f006 f946 	bl	8006c74 <xQueueGenericSendFromISR>
    }



}
 80009e8:	bf00      	nop
 80009ea:	bf00      	nop
 80009ec:	3720      	adds	r7, #32
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	20000000 	.word	0x20000000
 80009f8:	2000008c 	.word	0x2000008c
 80009fc:	200000e0 	.word	0x200000e0

08000a00 <Drone_link_init>:

extern UART_HandleTypeDef huart2;
SemaphoreHandle_t dma_mutex_handle;
static bool arm_drone = true;

uint8_t Drone_link_init() {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
dma_mutex_handle = xSemaphoreCreateMutex();
 8000a04:	2001      	movs	r0, #1
 8000a06:	f006 f81a 	bl	8006a3e <xQueueCreateMutex>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	4a05      	ldr	r2, [pc, #20]	@ (8000a24 <Drone_link_init+0x24>)
 8000a0e:	6013      	str	r3, [r2, #0]

    if (dma_mutex_handle == NULL) {
 8000a10:	4b04      	ldr	r3, [pc, #16]	@ (8000a24 <Drone_link_init+0x24>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d101      	bne.n	8000a1c <Drone_link_init+0x1c>
        return 0;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	e000      	b.n	8000a1e <Drone_link_init+0x1e>
    }



    return 1;
 8000a1c:	2301      	movs	r3, #1
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000094 	.word	0x20000094

08000a28 <xDrone_link_task>:
 *
 * @param args Unused.
 */


void xDrone_link_task(void *args) {
 8000a28:	b5b0      	push	{r4, r5, r7, lr}
 8000a2a:	b08a      	sub	sp, #40	@ 0x28
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
    Commands current_command = STABLE;
 8000a30:	230b      	movs	r3, #11
 8000a32:	77fb      	strb	r3, [r7, #31]
    static uint8_t counter = MAX_COMMAND_TIME_COUNTER;
    MSP_RC_Frame msp_rc_frame = {
 8000a34:	f107 0308 	add.w	r3, r7, #8
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
 8000a44:	829a      	strh	r2, [r3, #20]
 8000a46:	2324      	movs	r3, #36	@ 0x24
 8000a48:	723b      	strb	r3, [r7, #8]
 8000a4a:	234d      	movs	r3, #77	@ 0x4d
 8000a4c:	727b      	strb	r3, [r7, #9]
 8000a4e:	233c      	movs	r3, #60	@ 0x3c
 8000a50:	72bb      	strb	r3, [r7, #10]
 8000a52:	2310      	movs	r3, #16
 8000a54:	72fb      	strb	r3, [r7, #11]
 8000a56:	23c8      	movs	r3, #200	@ 0xc8
 8000a58:	733b      	strb	r3, [r7, #12]
            .payload_size = MSP_PAYLOAD_SIZE,
            .command = MSP_SET_RAW_COMMANDS,
            .channels = {0}
        };
    /* Initialize RC frame ONCE */
    msp_rc_frame.channels[0] = 1500; // ROLL
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	f063 0323 	orn	r3, r3, #35	@ 0x23
 8000a60:	737b      	strb	r3, [r7, #13]
 8000a62:	2300      	movs	r3, #0
 8000a64:	f043 0305 	orr.w	r3, r3, #5
 8000a68:	73bb      	strb	r3, [r7, #14]
    msp_rc_frame.channels[1] = 1500; // PITCH
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	f063 0323 	orn	r3, r3, #35	@ 0x23
 8000a70:	73fb      	strb	r3, [r7, #15]
 8000a72:	2300      	movs	r3, #0
 8000a74:	f043 0305 	orr.w	r3, r3, #5
 8000a78:	743b      	strb	r3, [r7, #16]
    msp_rc_frame.channels[2] = 990;  // THROTTLE
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	f063 0321 	orn	r3, r3, #33	@ 0x21
 8000a80:	747b      	strb	r3, [r7, #17]
 8000a82:	2300      	movs	r3, #0
 8000a84:	f043 0303 	orr.w	r3, r3, #3
 8000a88:	74bb      	strb	r3, [r7, #18]
    msp_rc_frame.channels[3] = 1500; // YAW
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	f063 0323 	orn	r3, r3, #35	@ 0x23
 8000a90:	74fb      	strb	r3, [r7, #19]
 8000a92:	2300      	movs	r3, #0
 8000a94:	f043 0305 	orr.w	r3, r3, #5
 8000a98:	753b      	strb	r3, [r7, #20]
    msp_rc_frame.channels[4] = 1000; // AUX1 (ARM)
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	f063 0317 	orn	r3, r3, #23
 8000aa0:	757b      	strb	r3, [r7, #21]
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	f043 0303 	orr.w	r3, r3, #3
 8000aa8:	75bb      	strb	r3, [r7, #22]
    msp_rc_frame.channels[5] = 1005;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	f063 0312 	orn	r3, r3, #18
 8000ab0:	75fb      	strb	r3, [r7, #23]
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	f043 0303 	orr.w	r3, r3, #3
 8000ab8:	763b      	strb	r3, [r7, #24]
    msp_rc_frame.channels[6] = 1005;
 8000aba:	2300      	movs	r3, #0
 8000abc:	f063 0312 	orn	r3, r3, #18
 8000ac0:	767b      	strb	r3, [r7, #25]
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	f043 0303 	orr.w	r3, r3, #3
 8000ac8:	76bb      	strb	r3, [r7, #26]
    msp_rc_frame.channels[7] = 1005;
 8000aca:	2300      	movs	r3, #0
 8000acc:	f063 0312 	orn	r3, r3, #18
 8000ad0:	76fb      	strb	r3, [r7, #27]
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	f043 0303 	orr.w	r3, r3, #3
 8000ad8:	773b      	strb	r3, [r7, #28]

    for (;;) {

        /* Failsafe timeout */
        if (counter == 0) {
 8000ada:	4b89      	ldr	r3, [pc, #548]	@ (8000d00 <xDrone_link_task+0x2d8>)
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d104      	bne.n	8000aec <xDrone_link_task+0xc4>
            current_command = STABLE;
 8000ae2:	230b      	movs	r3, #11
 8000ae4:	77fb      	strb	r3, [r7, #31]
            counter = MAX_COMMAND_TIME_COUNTER;
 8000ae6:	4b86      	ldr	r3, [pc, #536]	@ (8000d00 <xDrone_link_task+0x2d8>)
 8000ae8:	2205      	movs	r2, #5
 8000aea:	701a      	strb	r2, [r3, #0]
        }

        if (xQueueReceive(command_queue, &current_command, pdMS_TO_TICKS(2))) {
 8000aec:	4b85      	ldr	r3, [pc, #532]	@ (8000d04 <xDrone_link_task+0x2dc>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f107 011f 	add.w	r1, r7, #31
 8000af4:	2202      	movs	r2, #2
 8000af6:	4618      	mov	r0, r3
 8000af8:	f006 f95a 	bl	8006db0 <xQueueReceive>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d002      	beq.n	8000b08 <xDrone_link_task+0xe0>
            counter = MAX_COMMAND_TIME_COUNTER;
 8000b02:	4b7f      	ldr	r3, [pc, #508]	@ (8000d00 <xDrone_link_task+0x2d8>)
 8000b04:	2205      	movs	r2, #5
 8000b06:	701a      	strb	r2, [r3, #0]
        }

        switch (current_command) {
 8000b08:	7ffb      	ldrb	r3, [r7, #31]
 8000b0a:	2b0f      	cmp	r3, #15
 8000b0c:	f200 8097 	bhi.w	8000c3e <xDrone_link_task+0x216>
 8000b10:	a201      	add	r2, pc, #4	@ (adr r2, 8000b18 <xDrone_link_task+0xf0>)
 8000b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b16:	bf00      	nop
 8000b18:	08000b9b 	.word	0x08000b9b
 8000b1c:	08000c3f 	.word	0x08000c3f
 8000b20:	08000c3f 	.word	0x08000c3f
 8000b24:	08000c3f 	.word	0x08000c3f
 8000b28:	08000c07 	.word	0x08000c07
 8000b2c:	08000c23 	.word	0x08000c23
 8000b30:	08000c3f 	.word	0x08000c3f
 8000b34:	08000c3f 	.word	0x08000c3f
 8000b38:	08000c3f 	.word	0x08000c3f
 8000b3c:	08000c3f 	.word	0x08000c3f
 8000b40:	08000c3f 	.word	0x08000c3f
 8000b44:	08000b59 	.word	0x08000b59
 8000b48:	08000c3f 	.word	0x08000c3f
 8000b4c:	08000bbd 	.word	0x08000bbd
 8000b50:	08000bd9 	.word	0x08000bd9
 8000b54:	08000bf5 	.word	0x08000bf5

            case STABLE:
                msp_rc_frame.channels[0] = 1500;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	f063 0323 	orn	r3, r3, #35	@ 0x23
 8000b5e:	737b      	strb	r3, [r7, #13]
 8000b60:	2300      	movs	r3, #0
 8000b62:	f043 0305 	orr.w	r3, r3, #5
 8000b66:	73bb      	strb	r3, [r7, #14]
                msp_rc_frame.channels[1] = 1500;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	f063 0323 	orn	r3, r3, #35	@ 0x23
 8000b6e:	73fb      	strb	r3, [r7, #15]
 8000b70:	2300      	movs	r3, #0
 8000b72:	f043 0305 	orr.w	r3, r3, #5
 8000b76:	743b      	strb	r3, [r7, #16]
                msp_rc_frame.channels[2] = 990;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	f063 0321 	orn	r3, r3, #33	@ 0x21
 8000b7e:	747b      	strb	r3, [r7, #17]
 8000b80:	2300      	movs	r3, #0
 8000b82:	f043 0303 	orr.w	r3, r3, #3
 8000b86:	74bb      	strb	r3, [r7, #18]
                msp_rc_frame.channels[3] = 1500;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	f063 0323 	orn	r3, r3, #35	@ 0x23
 8000b8e:	74fb      	strb	r3, [r7, #19]
 8000b90:	2300      	movs	r3, #0
 8000b92:	f043 0305 	orr.w	r3, r3, #5
 8000b96:	753b      	strb	r3, [r7, #20]
                break;
 8000b98:	e05a      	b.n	8000c50 <xDrone_link_task+0x228>

            case MOVE_FORWARD:
                msp_rc_frame.channels[1] = 1600; // PITCH
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ba0:	73fb      	strb	r3, [r7, #15]
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	f043 0306 	orr.w	r3, r3, #6
 8000ba8:	743b      	strb	r3, [r7, #16]
                msp_rc_frame.channels[2] = 1600; // THROTTLE
 8000baa:	2300      	movs	r3, #0
 8000bac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bb0:	747b      	strb	r3, [r7, #17]
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	f043 0306 	orr.w	r3, r3, #6
 8000bb8:	74bb      	strb	r3, [r7, #18]
                break;
 8000bba:	e049      	b.n	8000c50 <xDrone_link_task+0x228>

            case PITCH_UP:
                if (msp_rc_frame.channels[1] < 2000)
 8000bbc:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000bc6:	d23c      	bcs.n	8000c42 <xDrone_link_task+0x21a>
                    msp_rc_frame.channels[1] += 10;
 8000bc8:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	330a      	adds	r3, #10
 8000bd0:	b29b      	uxth	r3, r3
 8000bd2:	f8a7 300f 	strh.w	r3, [r7, #15]
                break;
 8000bd6:	e034      	b.n	8000c42 <xDrone_link_task+0x21a>

            case PITCH_DOWN:
                if (msp_rc_frame.channels[1] > 1000)
 8000bd8:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000be2:	d930      	bls.n	8000c46 <xDrone_link_task+0x21e>
                    msp_rc_frame.channels[1] -= 20;
 8000be4:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	3b14      	subs	r3, #20
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	f8a7 300f 	strh.w	r3, [r7, #15]
                break;
 8000bf2:	e028      	b.n	8000c46 <xDrone_link_task+0x21e>

            case ARM:
                msp_rc_frame.channels[4] = 2000; // AUX1
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	f063 032f 	orn	r3, r3, #47	@ 0x2f
 8000bfa:	757b      	strb	r3, [r7, #21]
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	f043 0307 	orr.w	r3, r3, #7
 8000c02:	75bb      	strb	r3, [r7, #22]
                break;
 8000c04:	e024      	b.n	8000c50 <xDrone_link_task+0x228>
            case INCREASE_THROTTLE: {
                if (msp_rc_frame.channels[2]<2000) {
 8000c06:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000c10:	d21b      	bcs.n	8000c4a <xDrone_link_task+0x222>
                    msp_rc_frame.channels[2] += 10;
 8000c12:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	330a      	adds	r3, #10
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	f8a7 3011 	strh.w	r3, [r7, #17]
                }
                break;
 8000c20:	e013      	b.n	8000c4a <xDrone_link_task+0x222>
            }
            case DECREASE_THROTTLE: {
                if (msp_rc_frame.channels[2]>980) {
 8000c22:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	f5b3 7f75 	cmp.w	r3, #980	@ 0x3d4
 8000c2c:	d90f      	bls.n	8000c4e <xDrone_link_task+0x226>
                    msp_rc_frame.channels[2] -= 10;
 8000c2e:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	3b0a      	subs	r3, #10
 8000c36:	b29b      	uxth	r3, r3
 8000c38:	f8a7 3011 	strh.w	r3, [r7, #17]
                }
                break;
 8000c3c:	e007      	b.n	8000c4e <xDrone_link_task+0x226>
            }
            default:
                break;
 8000c3e:	bf00      	nop
 8000c40:	e006      	b.n	8000c50 <xDrone_link_task+0x228>
                break;
 8000c42:	bf00      	nop
 8000c44:	e004      	b.n	8000c50 <xDrone_link_task+0x228>
                break;
 8000c46:	bf00      	nop
 8000c48:	e002      	b.n	8000c50 <xDrone_link_task+0x228>
                break;
 8000c4a:	bf00      	nop
 8000c4c:	e000      	b.n	8000c50 <xDrone_link_task+0x228>
                break;
 8000c4e:	bf00      	nop
        }

        /* MSP checksum */
        uint8_t *raw = (uint8_t *)&msp_rc_frame;
 8000c50:	f107 0308 	add.w	r3, r7, #8
 8000c54:	623b      	str	r3, [r7, #32]
        uint8_t checksum = 0;
 8000c56:	2300      	movs	r3, #0
 8000c58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        for (uint8_t i = 3; i < 5 + msp_rc_frame.payload_size; i++)
 8000c5c:	2303      	movs	r3, #3
 8000c5e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000c62:	e00e      	b.n	8000c82 <xDrone_link_task+0x25a>
            checksum ^= raw[i];
 8000c64:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000c68:	6a3a      	ldr	r2, [r7, #32]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	781a      	ldrb	r2, [r3, #0]
 8000c6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c72:	4053      	eors	r3, r2
 8000c74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        for (uint8_t i = 3; i < 5 + msp_rc_frame.payload_size; i++)
 8000c78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000c82:	7afb      	ldrb	r3, [r7, #11]
 8000c84:	1d1a      	adds	r2, r3, #4
 8000c86:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	daea      	bge.n	8000c64 <xDrone_link_task+0x23c>

        msp_rc_frame.checksum = checksum;
 8000c8e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c92:	777b      	strb	r3, [r7, #29]

        /* DMA send */
        if (xSemaphoreTake(dma_mutex_handle, 0)) {
 8000c94:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <xDrone_link_task+0x2e0>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f006 f96a 	bl	8006f74 <xQueueSemaphoreTake>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d027      	beq.n	8000cf6 <xDrone_link_task+0x2ce>

            if (!uart2_dma_busy) {
 8000ca6:	4b19      	ldr	r3, [pc, #100]	@ (8000d0c <xDrone_link_task+0x2e4>)
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	f083 0301 	eor.w	r3, r3, #1
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d018      	beq.n	8000ce8 <xDrone_link_task+0x2c0>
                static uint8_t buffer[sizeof(MSP_RC_Frame)];
                memcpy(buffer, &msp_rc_frame, sizeof(MSP_RC_Frame));
 8000cb6:	4b16      	ldr	r3, [pc, #88]	@ (8000d10 <xDrone_link_task+0x2e8>)
 8000cb8:	461c      	mov	r4, r3
 8000cba:	f107 0508 	add.w	r5, r7, #8
 8000cbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cc2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000cc6:	6020      	str	r0, [r4, #0]
 8000cc8:	3404      	adds	r4, #4
 8000cca:	8021      	strh	r1, [r4, #0]
                uart2_dma_busy = true;
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d0c <xDrone_link_task+0x2e4>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	701a      	strb	r2, [r3, #0]
                HAL_UART_Transmit_DMA(&huart2, buffer, sizeof(MSP_RC_Frame));
 8000cd2:	2216      	movs	r2, #22
 8000cd4:	490e      	ldr	r1, [pc, #56]	@ (8000d10 <xDrone_link_task+0x2e8>)
 8000cd6:	480f      	ldr	r0, [pc, #60]	@ (8000d14 <xDrone_link_task+0x2ec>)
 8000cd8:	f004 fd18 	bl	800570c <HAL_UART_Transmit_DMA>
                counter--;
 8000cdc:	4b08      	ldr	r3, [pc, #32]	@ (8000d00 <xDrone_link_task+0x2d8>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	b2da      	uxtb	r2, r3
 8000ce4:	4b06      	ldr	r3, [pc, #24]	@ (8000d00 <xDrone_link_task+0x2d8>)
 8000ce6:	701a      	strb	r2, [r3, #0]
            }

            xSemaphoreGive(dma_mutex_handle);
 8000ce8:	4b07      	ldr	r3, [pc, #28]	@ (8000d08 <xDrone_link_task+0x2e0>)
 8000cea:	6818      	ldr	r0, [r3, #0]
 8000cec:	2300      	movs	r3, #0
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	f005 febd 	bl	8006a70 <xQueueGenericSend>
        }

        vTaskDelay(pdMS_TO_TICKS(200));
 8000cf6:	20c8      	movs	r0, #200	@ 0xc8
 8000cf8:	f006 fe02 	bl	8007900 <vTaskDelay>
    for (;;) {
 8000cfc:	e6ed      	b.n	8000ada <xDrone_link_task+0xb2>
 8000cfe:	bf00      	nop
 8000d00:	20000001 	.word	0x20000001
 8000d04:	2000008c 	.word	0x2000008c
 8000d08:	20000094 	.word	0x20000094
 8000d0c:	2000030c 	.word	0x2000030c
 8000d10:	20000098 	.word	0x20000098
 8000d14:	20000368 	.word	0x20000368

08000d18 <newLoRa>:
                                          |    spreading factor = 7                    |
                                            |           bandwidth = 125 KHz        |
                                            |           coding rate = 4/5            |
                                            ----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000d18:	b4b0      	push	{r4, r5, r7}
 8000d1a:	b08f      	sub	sp, #60	@ 0x3c
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
    LoRa new_LoRa;

    new_LoRa.frequency             = 433       ;
 8000d20:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    new_LoRa.spredingFactor        = SF_7      ;
 8000d26:	2307      	movs	r3, #7
 8000d28:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    new_LoRa.bandWidth             = BW_125KHz ;
 8000d2c:	2307      	movs	r3, #7
 8000d2e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    new_LoRa.crcRate               = CR_4_5    ;
 8000d32:	2301      	movs	r3, #1
 8000d34:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    new_LoRa.power                 = POWER_20db;
 8000d38:	23ff      	movs	r3, #255	@ 0xff
 8000d3a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    new_LoRa.overCurrentProtection = 100       ;
 8000d3e:	2364      	movs	r3, #100	@ 0x64
 8000d40:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    new_LoRa.preamble              = 8         ;
 8000d44:	2308      	movs	r3, #8
 8000d46:	86bb      	strh	r3, [r7, #52]	@ 0x34

    return new_LoRa;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	461d      	mov	r5, r3
 8000d4c:	f107 040c 	add.w	r4, r7, #12
 8000d50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d58:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000d5c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	373c      	adds	r7, #60	@ 0x3c
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bcb0      	pop	{r4, r5, r7}
 8000d68:	4770      	bx	lr

08000d6a <LoRa_reset>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b082      	sub	sp, #8
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6898      	ldr	r0, [r3, #8]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	899b      	ldrh	r3, [r3, #12]
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f003 f823 	bl	8003dc8 <HAL_GPIO_WritePin>
    short_delay_ms(1);
 8000d82:	2001      	movs	r0, #1
 8000d84:	f000 fbae 	bl	80014e4 <short_delay_ms>
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6898      	ldr	r0, [r3, #8]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	899b      	ldrh	r3, [r3, #12]
 8000d90:	2201      	movs	r2, #1
 8000d92:	4619      	mov	r1, r3
 8000d94:	f003 f818 	bl	8003dc8 <HAL_GPIO_WritePin>
    short_delay_ms(100);
 8000d98:	2064      	movs	r0, #100	@ 0x64
 8000d9a:	f000 fba3 	bl	80014e4 <short_delay_ms>
}
 8000d9e:	bf00      	nop
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <LoRa_gotoMode>:
            LoRa* LoRa    --> LoRa object handler
            mode            --> select from defined modes

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b084      	sub	sp, #16
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
 8000dae:	6039      	str	r1, [r7, #0]
    uint8_t    read;
    uint8_t    data;

    read = LoRa_read(_LoRa, RegOpMode);
 8000db0:	2101      	movs	r1, #1
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f000 fa3a 	bl	800122c <LoRa_read>
 8000db8:	4603      	mov	r3, r0
 8000dba:	73bb      	strb	r3, [r7, #14]
    data = read;
 8000dbc:	7bbb      	ldrb	r3, [r7, #14]
 8000dbe:	73fb      	strb	r3, [r7, #15]

    if(mode == SLEEP_MODE){
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d107      	bne.n	8000dd6 <LoRa_gotoMode+0x30>
        data = (read & 0xF8) | 0x00;
 8000dc6:	7bbb      	ldrb	r3, [r7, #14]
 8000dc8:	f023 0307 	bic.w	r3, r3, #7
 8000dcc:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = SLEEP_MODE;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	61da      	str	r2, [r3, #28]
 8000dd4:	e03e      	b.n	8000e54 <LoRa_gotoMode+0xae>
    }else if (mode == STNBY_MODE){
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d10c      	bne.n	8000df6 <LoRa_gotoMode+0x50>
        data = (read & 0xF8) | 0x01;
 8000ddc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000de0:	f023 0307 	bic.w	r3, r3, #7
 8000de4:	b25b      	sxtb	r3, r3
 8000de6:	f043 0301 	orr.w	r3, r3, #1
 8000dea:	b25b      	sxtb	r3, r3
 8000dec:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = STNBY_MODE;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2201      	movs	r2, #1
 8000df2:	61da      	str	r2, [r3, #28]
 8000df4:	e02e      	b.n	8000e54 <LoRa_gotoMode+0xae>
    }else if (mode == TRANSMIT_MODE){
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	2b03      	cmp	r3, #3
 8000dfa:	d10c      	bne.n	8000e16 <LoRa_gotoMode+0x70>
        data = (read & 0xF8) | 0x03;
 8000dfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e00:	f023 0307 	bic.w	r3, r3, #7
 8000e04:	b25b      	sxtb	r3, r3
 8000e06:	f043 0303 	orr.w	r3, r3, #3
 8000e0a:	b25b      	sxtb	r3, r3
 8000e0c:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = TRANSMIT_MODE;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2203      	movs	r2, #3
 8000e12:	61da      	str	r2, [r3, #28]
 8000e14:	e01e      	b.n	8000e54 <LoRa_gotoMode+0xae>
    }else if (mode == RXCONTIN_MODE){
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	2b05      	cmp	r3, #5
 8000e1a:	d10c      	bne.n	8000e36 <LoRa_gotoMode+0x90>
        data = (read & 0xF8) | 0x05;
 8000e1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e20:	f023 0307 	bic.w	r3, r3, #7
 8000e24:	b25b      	sxtb	r3, r3
 8000e26:	f043 0305 	orr.w	r3, r3, #5
 8000e2a:	b25b      	sxtb	r3, r3
 8000e2c:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXCONTIN_MODE;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2205      	movs	r2, #5
 8000e32:	61da      	str	r2, [r3, #28]
 8000e34:	e00e      	b.n	8000e54 <LoRa_gotoMode+0xae>
    }else if (mode == RXSINGLE_MODE){
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	2b06      	cmp	r3, #6
 8000e3a:	d10b      	bne.n	8000e54 <LoRa_gotoMode+0xae>
        data = (read & 0xF8) | 0x06;
 8000e3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e40:	f023 0307 	bic.w	r3, r3, #7
 8000e44:	b25b      	sxtb	r3, r3
 8000e46:	f043 0306 	orr.w	r3, r3, #6
 8000e4a:	b25b      	sxtb	r3, r3
 8000e4c:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXSINGLE_MODE;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2206      	movs	r2, #6
 8000e52:	61da      	str	r2, [r3, #28]
    }

    LoRa_write(_LoRa, RegOpMode, data);
 8000e54:	7bfb      	ldrb	r3, [r7, #15]
 8000e56:	461a      	mov	r2, r3
 8000e58:	2101      	movs	r1, #1
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f000 fa00 	bl	8001260 <LoRa_write>
    //HAL_Delay(10);
}
 8000e60:	bf00      	nop
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <LoRa_readReg>:
            uint8_t* output     --> pointer to the beginning of output array
            uint16_t w_length   --> detemines number of bytes that you want to read

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	603b      	str	r3, [r7, #0]
 8000e74:	4613      	mov	r3, r2
 8000e76:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	6818      	ldr	r0, [r3, #0]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	889b      	ldrh	r3, [r3, #4]
 8000e80:	2200      	movs	r2, #0
 8000e82:	4619      	mov	r1, r3
 8000e84:	f002 ffa0 	bl	8003dc8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	6998      	ldr	r0, [r3, #24]
 8000e8c:	88fa      	ldrh	r2, [r7, #6]
 8000e8e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e92:	68b9      	ldr	r1, [r7, #8]
 8000e94:	f003 fc8c 	bl	80047b0 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000e98:	bf00      	nop
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	699b      	ldr	r3, [r3, #24]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f004 f88c 	bl	8004fbc <HAL_SPI_GetState>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b01      	cmp	r3, #1
 8000ea8:	d1f7      	bne.n	8000e9a <LoRa_readReg+0x32>
        ;
    HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	6998      	ldr	r0, [r3, #24]
 8000eae:	8b3a      	ldrh	r2, [r7, #24]
 8000eb0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000eb4:	6839      	ldr	r1, [r7, #0]
 8000eb6:	f003 fdbf 	bl	8004a38 <HAL_SPI_Receive>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000eba:	bf00      	nop
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f004 f87b 	bl	8004fbc <HAL_SPI_GetState>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d1f7      	bne.n	8000ebc <LoRa_readReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	6818      	ldr	r0, [r3, #0]
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	889b      	ldrh	r3, [r3, #4]
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	f002 ff76 	bl	8003dc8 <HAL_GPIO_WritePin>
}
 8000edc:	bf00      	nop
 8000ede:	3710      	adds	r7, #16
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <LoRa_writeReg>:
            uint8_t* output     --> pointer to the beginning of values array
            uint16_t w_length   --> detemines number of bytes that you want to send

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	603b      	str	r3, [r7, #0]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	6818      	ldr	r0, [r3, #0]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	889b      	ldrh	r3, [r3, #4]
 8000efc:	2200      	movs	r2, #0
 8000efe:	4619      	mov	r1, r3
 8000f00:	f002 ff62 	bl	8003dc8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	6998      	ldr	r0, [r3, #24]
 8000f08:	88fa      	ldrh	r2, [r7, #6]
 8000f0a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f0e:	68b9      	ldr	r1, [r7, #8]
 8000f10:	f003 fc4e 	bl	80047b0 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f14:	bf00      	nop
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	699b      	ldr	r3, [r3, #24]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f004 f84e 	bl	8004fbc <HAL_SPI_GetState>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d1f7      	bne.n	8000f16 <LoRa_writeReg+0x32>
        ;
    HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	6998      	ldr	r0, [r3, #24]
 8000f2a:	8b3a      	ldrh	r2, [r7, #24]
 8000f2c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f30:	6839      	ldr	r1, [r7, #0]
 8000f32:	f003 fc3d 	bl	80047b0 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f36:	bf00      	nop
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f004 f83d 	bl	8004fbc <HAL_SPI_GetState>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d1f7      	bne.n	8000f38 <LoRa_writeReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	6818      	ldr	r0, [r3, #0]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	889b      	ldrh	r3, [r3, #4]
 8000f50:	2201      	movs	r2, #1
 8000f52:	4619      	mov	r1, r3
 8000f54:	f002 ff38 	bl	8003dc8 <HAL_GPIO_WritePin>
}
 8000f58:	bf00      	nop
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <LoRa_setLowDaraRateOptimization>:
            LoRa*   LoRa         --> LoRa object handler
            uint8_t value        --> 0 to disable, otherwise to enable

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	460b      	mov	r3, r1
 8000f6a:	70fb      	strb	r3, [r7, #3]
    uint8_t data;
    uint8_t read;

    read = LoRa_read(_LoRa, RegModemConfig3);
 8000f6c:	2126      	movs	r1, #38	@ 0x26
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f000 f95c 	bl	800122c <LoRa_read>
 8000f74:	4603      	mov	r3, r0
 8000f76:	73bb      	strb	r3, [r7, #14]

    if(value)
 8000f78:	78fb      	ldrb	r3, [r7, #3]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d004      	beq.n	8000f88 <LoRa_setLowDaraRateOptimization+0x28>
        data = read | 0x08;
 8000f7e:	7bbb      	ldrb	r3, [r7, #14]
 8000f80:	f043 0308 	orr.w	r3, r3, #8
 8000f84:	73fb      	strb	r3, [r7, #15]
 8000f86:	e003      	b.n	8000f90 <LoRa_setLowDaraRateOptimization+0x30>
    else
        data = read & 0xF7;
 8000f88:	7bbb      	ldrb	r3, [r7, #14]
 8000f8a:	f023 0308 	bic.w	r3, r3, #8
 8000f8e:	73fb      	strb	r3, [r7, #15]

    LoRa_write(_LoRa, RegModemConfig3, data);
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	461a      	mov	r2, r3
 8000f94:	2126      	movs	r1, #38	@ 0x26
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f000 f962 	bl	8001260 <LoRa_write>
    // HAL_Delay(10);
}
 8000f9c:	bf00      	nop
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <LoRa_setAutoLDO>:
        arguments   :
            LoRa*   LoRa         --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b096      	sub	sp, #88	@ 0x58
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
    double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000fac:	4a17      	ldr	r2, [pc, #92]	@ (800100c <LoRa_setAutoLDO+0x68>)
 8000fae:	f107 0308 	add.w	r3, r7, #8
 8000fb2:	4611      	mov	r1, r2
 8000fb4:	2250      	movs	r2, #80	@ 0x50
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f008 fe3d 	bl	8009c36 <memcpy>

    LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	4093      	lsls	r3, r2
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fa13 	bl	80003f4 <__aeabi_i2d>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000fd4:	00db      	lsls	r3, r3, #3
 8000fd6:	3358      	adds	r3, #88	@ 0x58
 8000fd8:	443b      	add	r3, r7
 8000fda:	3b50      	subs	r3, #80	@ 0x50
 8000fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe0:	f7ff fb9c 	bl	800071c <__aeabi_ddiv>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	4610      	mov	r0, r2
 8000fea:	4619      	mov	r1, r3
 8000fec:	f7ff fc7e 	bl	80008ec <__aeabi_d2iz>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b10      	cmp	r3, #16
 8000ff4:	bfcc      	ite	gt
 8000ff6:	2301      	movgt	r3, #1
 8000ff8:	2300      	movle	r3, #0
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ffae 	bl	8000f60 <LoRa_setLowDaraRateOptimization>
}
 8001004:	bf00      	nop
 8001006:	3758      	adds	r7, #88	@ 0x58
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	0800a798 	.word	0x0800a798

08001010 <LoRa_setFrequency>:
//    data = F >> 0;
//    LoRa_write(_LoRa, RegFrLsb, data);
//    HAL_Delay(5);
//}

void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001010:	b580      	push	{r7, lr}
 8001012:	b088      	sub	sp, #32
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint32_t F = (freq * 524288) >> 5;
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	04db      	lsls	r3, r3, #19
 800101e:	115b      	asrs	r3, r3, #5
 8001020:	61fb      	str	r3, [r7, #28]

    // Write MSB
    data = F >> 16;
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	0c1b      	lsrs	r3, r3, #16
 8001026:	b2db      	uxtb	r3, r3
 8001028:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6818      	ldr	r0, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	889b      	ldrh	r3, [r3, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	4619      	mov	r1, r3
 8001036:	f002 fec7 	bl	8003dc8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6998      	ldr	r0, [r3, #24]
 800103e:	f107 011b 	add.w	r1, r7, #27
 8001042:	2364      	movs	r3, #100	@ 0x64
 8001044:	2201      	movs	r2, #1
 8001046:	f003 fbb3 	bl	80047b0 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6818      	ldr	r0, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	889b      	ldrh	r3, [r3, #4]
 8001052:	2201      	movs	r2, #1
 8001054:	4619      	mov	r1, r3
 8001056:	f002 feb7 	bl	8003dc8 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++); // ~5 ms crude delay
 800105a:	2300      	movs	r3, #0
 800105c:	617b      	str	r3, [r7, #20]
 800105e:	e002      	b.n	8001066 <LoRa_setFrequency+0x56>
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	3301      	adds	r3, #1
 8001064:	617b      	str	r3, [r7, #20]
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 800106c:	dbf8      	blt.n	8001060 <LoRa_setFrequency+0x50>

    // Write MID
    data = F >> 8;
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	0a1b      	lsrs	r3, r3, #8
 8001072:	b2db      	uxtb	r3, r3
 8001074:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	889b      	ldrh	r3, [r3, #4]
 800107e:	2200      	movs	r2, #0
 8001080:	4619      	mov	r1, r3
 8001082:	f002 fea1 	bl	8003dc8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6998      	ldr	r0, [r3, #24]
 800108a:	f107 011b 	add.w	r1, r7, #27
 800108e:	2364      	movs	r3, #100	@ 0x64
 8001090:	2201      	movs	r2, #1
 8001092:	f003 fb8d 	bl	80047b0 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6818      	ldr	r0, [r3, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	889b      	ldrh	r3, [r3, #4]
 800109e:	2201      	movs	r2, #1
 80010a0:	4619      	mov	r1, r3
 80010a2:	f002 fe91 	bl	8003dc8 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	e002      	b.n	80010b2 <LoRa_setFrequency+0xa2>
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	3301      	adds	r3, #1
 80010b0:	613b      	str	r3, [r7, #16]
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80010b8:	dbf8      	blt.n	80010ac <LoRa_setFrequency+0x9c>

    // Write LSB
    data = F >> 0;
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6818      	ldr	r0, [r3, #0]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	889b      	ldrh	r3, [r3, #4]
 80010c8:	2200      	movs	r2, #0
 80010ca:	4619      	mov	r1, r3
 80010cc:	f002 fe7c 	bl	8003dc8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6998      	ldr	r0, [r3, #24]
 80010d4:	f107 011b 	add.w	r1, r7, #27
 80010d8:	2364      	movs	r3, #100	@ 0x64
 80010da:	2201      	movs	r2, #1
 80010dc:	f003 fb68 	bl	80047b0 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6818      	ldr	r0, [r3, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	889b      	ldrh	r3, [r3, #4]
 80010e8:	2201      	movs	r2, #1
 80010ea:	4619      	mov	r1, r3
 80010ec:	f002 fe6c 	bl	8003dc8 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	e002      	b.n	80010fc <LoRa_setFrequency+0xec>
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	3301      	adds	r3, #1
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8001102:	dbf8      	blt.n	80010f6 <LoRa_setFrequency+0xe6>
}
 8001104:	bf00      	nop
 8001106:	bf00      	nop
 8001108:	3720      	adds	r7, #32
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <LoRa_setSpreadingFactor>:
            LoRa* LoRa        --> LoRa object handler
            int   SP          --> desired spreading factor e.g 7

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 800110e:	b580      	push	{r7, lr}
 8001110:	b084      	sub	sp, #16
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
 8001116:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint8_t read;

    if(SF>12)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	2b0c      	cmp	r3, #12
 800111c:	dd01      	ble.n	8001122 <LoRa_setSpreadingFactor+0x14>
        SF = 12;
 800111e:	230c      	movs	r3, #12
 8001120:	603b      	str	r3, [r7, #0]
    if(SF<7)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	2b06      	cmp	r3, #6
 8001126:	dc01      	bgt.n	800112c <LoRa_setSpreadingFactor+0x1e>
        SF = 7;
 8001128:	2307      	movs	r3, #7
 800112a:	603b      	str	r3, [r7, #0]

    read = LoRa_read(_LoRa, RegModemConfig2);
 800112c:	211e      	movs	r1, #30
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f000 f87c 	bl	800122c <LoRa_read>
 8001134:	4603      	mov	r3, r0
 8001136:	73fb      	strb	r3, [r7, #15]
    // HAL_Delay(10);

    data = (SF << 4) + (read & 0x0F);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	b2db      	uxtb	r3, r3
 800113c:	011b      	lsls	r3, r3, #4
 800113e:	b2da      	uxtb	r2, r3
 8001140:	7bfb      	ldrb	r3, [r7, #15]
 8001142:	f003 030f 	and.w	r3, r3, #15
 8001146:	b2db      	uxtb	r3, r3
 8001148:	4413      	add	r3, r2
 800114a:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);
 800114c:	7bbb      	ldrb	r3, [r7, #14]
 800114e:	461a      	mov	r2, r3
 8001150:	211e      	movs	r1, #30
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f000 f884 	bl	8001260 <LoRa_write>
    // HAL_Delay(10);

    LoRa_setAutoLDO(_LoRa);
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ff23 	bl	8000fa4 <LoRa_setAutoLDO>
}
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <LoRa_setPower>:
            LoRa* LoRa        --> LoRa object handler
            int   power       --> desired power like POWER_17db

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
 800116e:	460b      	mov	r3, r1
 8001170:	70fb      	strb	r3, [r7, #3]
    LoRa_write(_LoRa, RegPaConfig, power);
 8001172:	78fb      	ldrb	r3, [r7, #3]
 8001174:	461a      	mov	r2, r3
 8001176:	2109      	movs	r1, #9
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f000 f871 	bl	8001260 <LoRa_write>
    // HAL_Delay(10);
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
	...

08001188 <LoRa_setOCP>:
            LoRa* LoRa        --> LoRa object handler
            int   current     --> desired max currnet in mA, e.g 120

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	460b      	mov	r3, r1
 8001192:	70fb      	strb	r3, [r7, #3]
    uint8_t OcpTrim = 0;
 8001194:	2300      	movs	r3, #0
 8001196:	73fb      	strb	r3, [r7, #15]

    if(current<45)
 8001198:	78fb      	ldrb	r3, [r7, #3]
 800119a:	2b2c      	cmp	r3, #44	@ 0x2c
 800119c:	d801      	bhi.n	80011a2 <LoRa_setOCP+0x1a>
        current = 45;
 800119e:	232d      	movs	r3, #45	@ 0x2d
 80011a0:	70fb      	strb	r3, [r7, #3]
    if(current>240)
 80011a2:	78fb      	ldrb	r3, [r7, #3]
 80011a4:	2bf0      	cmp	r3, #240	@ 0xf0
 80011a6:	d901      	bls.n	80011ac <LoRa_setOCP+0x24>
        current = 240;
 80011a8:	23f0      	movs	r3, #240	@ 0xf0
 80011aa:	70fb      	strb	r3, [r7, #3]

    if(current <= 120)
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	2b78      	cmp	r3, #120	@ 0x78
 80011b0:	d809      	bhi.n	80011c6 <LoRa_setOCP+0x3e>
        OcpTrim = (current - 45)/5;
 80011b2:	78fb      	ldrb	r3, [r7, #3]
 80011b4:	3b2d      	subs	r3, #45	@ 0x2d
 80011b6:	4a10      	ldr	r2, [pc, #64]	@ (80011f8 <LoRa_setOCP+0x70>)
 80011b8:	fb82 1203 	smull	r1, r2, r2, r3
 80011bc:	1052      	asrs	r2, r2, #1
 80011be:	17db      	asrs	r3, r3, #31
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	73fb      	strb	r3, [r7, #15]
 80011c4:	e00b      	b.n	80011de <LoRa_setOCP+0x56>
    else if(current <= 240)
 80011c6:	78fb      	ldrb	r3, [r7, #3]
 80011c8:	2bf0      	cmp	r3, #240	@ 0xf0
 80011ca:	d808      	bhi.n	80011de <LoRa_setOCP+0x56>
        OcpTrim = (current + 30)/10;
 80011cc:	78fb      	ldrb	r3, [r7, #3]
 80011ce:	331e      	adds	r3, #30
 80011d0:	4a09      	ldr	r2, [pc, #36]	@ (80011f8 <LoRa_setOCP+0x70>)
 80011d2:	fb82 1203 	smull	r1, r2, r2, r3
 80011d6:	1092      	asrs	r2, r2, #2
 80011d8:	17db      	asrs	r3, r3, #31
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	73fb      	strb	r3, [r7, #15]

    OcpTrim = OcpTrim + (1 << 5);
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	3320      	adds	r3, #32
 80011e2:	73fb      	strb	r3, [r7, #15]
    LoRa_write(_LoRa, RegOcp, OcpTrim);
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
 80011e6:	461a      	mov	r2, r3
 80011e8:	210b      	movs	r1, #11
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f000 f838 	bl	8001260 <LoRa_write>
    // HAL_Delay(10);
}
 80011f0:	bf00      	nop
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	66666667 	.word	0x66666667

080011fc <LoRa_setTOMsb_setCRCon>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
    uint8_t read, data;

    read = LoRa_read(_LoRa, RegModemConfig2);
 8001204:	211e      	movs	r1, #30
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f000 f810 	bl	800122c <LoRa_read>
 800120c:	4603      	mov	r3, r0
 800120e:	73fb      	strb	r3, [r7, #15]

    data = read | 0x07;
 8001210:	7bfb      	ldrb	r3, [r7, #15]
 8001212:	f043 0307 	orr.w	r3, r3, #7
 8001216:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);\
 8001218:	7bbb      	ldrb	r3, [r7, #14]
 800121a:	461a      	mov	r2, r3
 800121c:	211e      	movs	r1, #30
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f000 f81e 	bl	8001260 <LoRa_write>
    // HAL_Delay(10);
}
 8001224:	bf00      	nop
 8001226:	3710      	adds	r7, #16
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <LoRa_read>:
            LoRa*   LoRa        --> LoRa object handler
            uint8_t address     --> address of the register e.g 0x1D

        returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af02      	add	r7, sp, #8
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	460b      	mov	r3, r1
 8001236:	70fb      	strb	r3, [r7, #3]
    uint8_t read_data;
    uint8_t data_addr;

    data_addr = address & 0x7F;
 8001238:	78fb      	ldrb	r3, [r7, #3]
 800123a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800123e:	b2db      	uxtb	r3, r3
 8001240:	73bb      	strb	r3, [r7, #14]
    LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001242:	f107 030f 	add.w	r3, r7, #15
 8001246:	f107 010e 	add.w	r1, r7, #14
 800124a:	2201      	movs	r2, #1
 800124c:	9200      	str	r2, [sp, #0]
 800124e:	2201      	movs	r2, #1
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff fe09 	bl	8000e68 <LoRa_readReg>
    //HAL_Delay(5);

    return read_data;
 8001256:	7bfb      	ldrb	r3, [r7, #15]
}
 8001258:	4618      	mov	r0, r3
 800125a:	3710      	adds	r7, #16
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <LoRa_write>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t value       --> value that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af02      	add	r7, sp, #8
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	460b      	mov	r3, r1
 800126a:	70fb      	strb	r3, [r7, #3]
 800126c:	4613      	mov	r3, r2
 800126e:	70bb      	strb	r3, [r7, #2]
    uint8_t data;
    uint8_t addr;

    addr = address | 0x80;
 8001270:	78fb      	ldrb	r3, [r7, #3]
 8001272:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001276:	b2db      	uxtb	r3, r3
 8001278:	73bb      	strb	r3, [r7, #14]
    data = value;
 800127a:	78bb      	ldrb	r3, [r7, #2]
 800127c:	73fb      	strb	r3, [r7, #15]
    LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 800127e:	f107 030f 	add.w	r3, r7, #15
 8001282:	f107 010e 	add.w	r1, r7, #14
 8001286:	2201      	movs	r2, #1
 8001288:	9200      	str	r2, [sp, #0]
 800128a:	2201      	movs	r2, #1
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7ff fe29 	bl	8000ee4 <LoRa_writeReg>
    //HAL_Delay(5);
}
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <LoRa_BurstWrite>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t *value      --> address of values that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 800129a:	b580      	push	{r7, lr}
 800129c:	b086      	sub	sp, #24
 800129e:	af00      	add	r7, sp, #0
 80012a0:	60f8      	str	r0, [r7, #12]
 80012a2:	607a      	str	r2, [r7, #4]
 80012a4:	461a      	mov	r2, r3
 80012a6:	460b      	mov	r3, r1
 80012a8:	72fb      	strb	r3, [r7, #11]
 80012aa:	4613      	mov	r3, r2
 80012ac:	72bb      	strb	r3, [r7, #10]
    uint8_t addr;
    addr = address | 0x80;
 80012ae:	7afb      	ldrb	r3, [r7, #11]
 80012b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	75fb      	strb	r3, [r7, #23]

    //NSS = 1
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	6818      	ldr	r0, [r3, #0]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	889b      	ldrh	r3, [r3, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	4619      	mov	r1, r3
 80012c4:	f002 fd80 	bl	8003dc8 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	6998      	ldr	r0, [r3, #24]
 80012cc:	f107 0117 	add.w	r1, r7, #23
 80012d0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80012d4:	2201      	movs	r2, #1
 80012d6:	f003 fa6b 	bl	80047b0 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80012da:	bf00      	nop
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f003 fe6b 	bl	8004fbc <HAL_SPI_GetState>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d1f7      	bne.n	80012dc <LoRa_BurstWrite+0x42>
        ;
    //Write data in FiFo
    HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	6998      	ldr	r0, [r3, #24]
 80012f0:	7abb      	ldrb	r3, [r7, #10]
 80012f2:	b29a      	uxth	r2, r3
 80012f4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80012f8:	6879      	ldr	r1, [r7, #4]
 80012fa:	f003 fa59 	bl	80047b0 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80012fe:	bf00      	nop
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	699b      	ldr	r3, [r3, #24]
 8001304:	4618      	mov	r0, r3
 8001306:	f003 fe59 	bl	8004fbc <HAL_SPI_GetState>
 800130a:	4603      	mov	r3, r0
 800130c:	2b01      	cmp	r3, #1
 800130e:	d1f7      	bne.n	8001300 <LoRa_BurstWrite+0x66>
        ;
    //NSS = 0
    //HAL_Delay(5);
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	6818      	ldr	r0, [r3, #0]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	889b      	ldrh	r3, [r3, #4]
 8001318:	2201      	movs	r2, #1
 800131a:	4619      	mov	r1, r3
 800131c:	f002 fd54 	bl	8003dc8 <HAL_GPIO_WritePin>
}
 8001320:	bf00      	nop
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <LoRa_isvalid>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]

    return 1;
 8001330:	2301      	movs	r3, #1
}
 8001332:	4618      	mov	r0, r3
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr

0800133c <LoRa_transmit>:
            uint8_t  data           --> A pointer to the data you wanna send
            uint8_t  length   --> Size of your data in Bytes
            uint16_t timeOut    --> Timeout in milliseconds
        returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	4611      	mov	r1, r2
 8001348:	461a      	mov	r2, r3
 800134a:	460b      	mov	r3, r1
 800134c:	71fb      	strb	r3, [r7, #7]
 800134e:	4613      	mov	r3, r2
 8001350:	80bb      	strh	r3, [r7, #4]
    uint8_t read;

    int mode = _LoRa->current_mode;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	69db      	ldr	r3, [r3, #28]
 8001356:	617b      	str	r3, [r7, #20]
    LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001358:	2101      	movs	r1, #1
 800135a:	68f8      	ldr	r0, [r7, #12]
 800135c:	f7ff fd23 	bl	8000da6 <LoRa_gotoMode>
    read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8001360:	210e      	movs	r1, #14
 8001362:	68f8      	ldr	r0, [r7, #12]
 8001364:	f7ff ff62 	bl	800122c <LoRa_read>
 8001368:	4603      	mov	r3, r0
 800136a:	74fb      	strb	r3, [r7, #19]
    LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800136c:	7cfb      	ldrb	r3, [r7, #19]
 800136e:	461a      	mov	r2, r3
 8001370:	210d      	movs	r1, #13
 8001372:	68f8      	ldr	r0, [r7, #12]
 8001374:	f7ff ff74 	bl	8001260 <LoRa_write>
    LoRa_write(_LoRa, RegPayloadLength, length);
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	461a      	mov	r2, r3
 800137c:	2122      	movs	r1, #34	@ 0x22
 800137e:	68f8      	ldr	r0, [r7, #12]
 8001380:	f7ff ff6e 	bl	8001260 <LoRa_write>
    LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	68ba      	ldr	r2, [r7, #8]
 8001388:	2100      	movs	r1, #0
 800138a:	68f8      	ldr	r0, [r7, #12]
 800138c:	f7ff ff85 	bl	800129a <LoRa_BurstWrite>
    LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001390:	2103      	movs	r1, #3
 8001392:	68f8      	ldr	r0, [r7, #12]
 8001394:	f7ff fd07 	bl	8000da6 <LoRa_gotoMode>
    while(1){
        read = LoRa_read(_LoRa, RegIrqFlags);
 8001398:	2112      	movs	r1, #18
 800139a:	68f8      	ldr	r0, [r7, #12]
 800139c:	f7ff ff46 	bl	800122c <LoRa_read>
 80013a0:	4603      	mov	r3, r0
 80013a2:	74fb      	strb	r3, [r7, #19]
        if((read & 0x08)!=0){
 80013a4:	7cfb      	ldrb	r3, [r7, #19]
 80013a6:	f003 0308 	and.w	r3, r3, #8
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d00a      	beq.n	80013c4 <LoRa_transmit+0x88>
            LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 80013ae:	22ff      	movs	r2, #255	@ 0xff
 80013b0:	2112      	movs	r1, #18
 80013b2:	68f8      	ldr	r0, [r7, #12]
 80013b4:	f7ff ff54 	bl	8001260 <LoRa_write>
            LoRa_gotoMode(_LoRa, mode);
 80013b8:	6979      	ldr	r1, [r7, #20]
 80013ba:	68f8      	ldr	r0, [r7, #12]
 80013bc:	f7ff fcf3 	bl	8000da6 <LoRa_gotoMode>
            return 1;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e00f      	b.n	80013e4 <LoRa_transmit+0xa8>
        }
        else{
            if(--timeout==0){
 80013c4:	88bb      	ldrh	r3, [r7, #4]
 80013c6:	3b01      	subs	r3, #1
 80013c8:	80bb      	strh	r3, [r7, #4]
 80013ca:	88bb      	ldrh	r3, [r7, #4]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d105      	bne.n	80013dc <LoRa_transmit+0xa0>
                LoRa_gotoMode(_LoRa, mode);
 80013d0:	6979      	ldr	r1, [r7, #20]
 80013d2:	68f8      	ldr	r0, [r7, #12]
 80013d4:	f7ff fce7 	bl	8000da6 <LoRa_gotoMode>
                return 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	e003      	b.n	80013e4 <LoRa_transmit+0xa8>
            }
        }
        HAL_Delay(1);
 80013dc:	2001      	movs	r0, #1
 80013de:	f001 ffc9 	bl	8003374 <HAL_Delay>
        read = LoRa_read(_LoRa, RegIrqFlags);
 80013e2:	e7d9      	b.n	8001398 <LoRa_transmit+0x5c>
    }
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3718      	adds	r7, #24
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <LoRa_startReceiving>:
        arguments   :
            LoRa*    LoRa     --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80013f4:	2105      	movs	r1, #5
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7ff fcd5 	bl	8000da6 <LoRa_gotoMode>
}
 80013fc:	bf00      	nop
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <LoRa_receive>:
            uint8_t  data           --> A pointer to the array that you want to write bytes in it
            uint8_t  length   --> Determines how many bytes you want to read

        returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b089      	sub	sp, #36	@ 0x24
 8001408:	af00      	add	r7, sp, #0
 800140a:	60f8      	str	r0, [r7, #12]
 800140c:	60b9      	str	r1, [r7, #8]
 800140e:	4613      	mov	r3, r2
 8001410:	71fb      	strb	r3, [r7, #7]
    uint8_t read;
    uint8_t number_of_bytes;
    uint8_t min = 0;
 8001412:	2300      	movs	r3, #0
 8001414:	77fb      	strb	r3, [r7, #31]

    for(int i=0; i<length; i++)
 8001416:	2300      	movs	r3, #0
 8001418:	61bb      	str	r3, [r7, #24]
 800141a:	e007      	b.n	800142c <LoRa_receive+0x28>
        data[i]=0;
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	68ba      	ldr	r2, [r7, #8]
 8001420:	4413      	add	r3, r2
 8001422:	2200      	movs	r2, #0
 8001424:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<length; i++)
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	3301      	adds	r3, #1
 800142a:	61bb      	str	r3, [r7, #24]
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	429a      	cmp	r2, r3
 8001432:	dbf3      	blt.n	800141c <LoRa_receive+0x18>

    LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001434:	2101      	movs	r1, #1
 8001436:	68f8      	ldr	r0, [r7, #12]
 8001438:	f7ff fcb5 	bl	8000da6 <LoRa_gotoMode>
    read = LoRa_read(_LoRa, RegIrqFlags);
 800143c:	2112      	movs	r1, #18
 800143e:	68f8      	ldr	r0, [r7, #12]
 8001440:	f7ff fef4 	bl	800122c <LoRa_read>
 8001444:	4603      	mov	r3, r0
 8001446:	74fb      	strb	r3, [r7, #19]
    if((read & 0x40) != 0){
 8001448:	7cfb      	ldrb	r3, [r7, #19]
 800144a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800144e:	2b00      	cmp	r3, #0
 8001450:	d02f      	beq.n	80014b2 <LoRa_receive+0xae>
        LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001452:	22ff      	movs	r2, #255	@ 0xff
 8001454:	2112      	movs	r1, #18
 8001456:	68f8      	ldr	r0, [r7, #12]
 8001458:	f7ff ff02 	bl	8001260 <LoRa_write>
        number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 800145c:	2113      	movs	r1, #19
 800145e:	68f8      	ldr	r0, [r7, #12]
 8001460:	f7ff fee4 	bl	800122c <LoRa_read>
 8001464:	4603      	mov	r3, r0
 8001466:	74bb      	strb	r3, [r7, #18]
        read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8001468:	2110      	movs	r1, #16
 800146a:	68f8      	ldr	r0, [r7, #12]
 800146c:	f7ff fede 	bl	800122c <LoRa_read>
 8001470:	4603      	mov	r3, r0
 8001472:	74fb      	strb	r3, [r7, #19]
        LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001474:	7cfb      	ldrb	r3, [r7, #19]
 8001476:	461a      	mov	r2, r3
 8001478:	210d      	movs	r1, #13
 800147a:	68f8      	ldr	r0, [r7, #12]
 800147c:	f7ff fef0 	bl	8001260 <LoRa_write>
        min = length >= number_of_bytes ? number_of_bytes : length;
 8001480:	7cba      	ldrb	r2, [r7, #18]
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	4293      	cmp	r3, r2
 8001486:	bf28      	it	cs
 8001488:	4613      	movcs	r3, r2
 800148a:	77fb      	strb	r3, [r7, #31]
        for(int i=0; i<min; i++)
 800148c:	2300      	movs	r3, #0
 800148e:	617b      	str	r3, [r7, #20]
 8001490:	e00b      	b.n	80014aa <LoRa_receive+0xa6>
            data[i] = LoRa_read(_LoRa, RegFiFo);
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	68ba      	ldr	r2, [r7, #8]
 8001496:	18d4      	adds	r4, r2, r3
 8001498:	2100      	movs	r1, #0
 800149a:	68f8      	ldr	r0, [r7, #12]
 800149c:	f7ff fec6 	bl	800122c <LoRa_read>
 80014a0:	4603      	mov	r3, r0
 80014a2:	7023      	strb	r3, [r4, #0]
        for(int i=0; i<min; i++)
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	3301      	adds	r3, #1
 80014a8:	617b      	str	r3, [r7, #20]
 80014aa:	7ffb      	ldrb	r3, [r7, #31]
 80014ac:	697a      	ldr	r2, [r7, #20]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	dbef      	blt.n	8001492 <LoRa_receive+0x8e>
    }
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80014b2:	2105      	movs	r1, #5
 80014b4:	68f8      	ldr	r0, [r7, #12]
 80014b6:	f7ff fc76 	bl	8000da6 <LoRa_gotoMode>
    return min;
 80014ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3724      	adds	r7, #36	@ 0x24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd90      	pop	{r4, r7, pc}

080014c4 <LoRa_getRSSI>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Returns the RSSI value of last received packet.
\* ----------------------------------------------------------------------------- */
int LoRa_getRSSI(LoRa* _LoRa){
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
    uint8_t read;
    read = LoRa_read(_LoRa, RegPktRssiValue);
 80014cc:	211a      	movs	r1, #26
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f7ff feac 	bl	800122c <LoRa_read>
 80014d4:	4603      	mov	r3, r0
 80014d6:	73fb      	strb	r3, [r7, #15]
    return -164 + read;
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	3ba4      	subs	r3, #164	@ 0xa4
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <short_delay_ms>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void short_delay_ms(uint32_t ms) {
 80014e4:	b480      	push	{r7}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
    volatile uint32_t count;
    while (ms--) {
 80014ec:	e008      	b.n	8001500 <short_delay_ms+0x1c>
        count = 8000; // tweak for ~1 ms
 80014ee:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80014f2:	60fb      	str	r3, [r7, #12]
        while (count--);
 80014f4:	bf00      	nop
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	1e5a      	subs	r2, r3, #1
 80014fa:	60fa      	str	r2, [r7, #12]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d1fa      	bne.n	80014f6 <short_delay_ms+0x12>
    while (ms--) {
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	1e5a      	subs	r2, r3, #1
 8001504:	607a      	str	r2, [r7, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1f1      	bne.n	80014ee <short_delay_ms+0xa>
    }
}
 800150a:	bf00      	nop
 800150c:	bf00      	nop
 800150e:	3714      	adds	r7, #20
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr

08001516 <LoRa_init>:

uint16_t LoRa_init(LoRa* _LoRa){
 8001516:	b580      	push	{r7, lr}
 8001518:	b084      	sub	sp, #16
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
    uint8_t    data;
    uint8_t    read;

    if(LoRa_isvalid(_LoRa)){
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff ff02 	bl	8001328 <LoRa_isvalid>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	f000 808b 	beq.w	8001642 <LoRa_init+0x12c>
        // goto sleep mode:
            LoRa_gotoMode(_LoRa, SLEEP_MODE);
 800152c:	2100      	movs	r1, #0
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff fc39 	bl	8000da6 <LoRa_gotoMode>
            // HAL_Delay(10);
        short_delay_ms(10);
 8001534:	200a      	movs	r0, #10
 8001536:	f7ff ffd5 	bl	80014e4 <short_delay_ms>

        // turn on LoRa mode:
            read = LoRa_read(_LoRa, RegOpMode);
 800153a:	2101      	movs	r1, #1
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff fe75 	bl	800122c <LoRa_read>
 8001542:	4603      	mov	r3, r0
 8001544:	73fb      	strb	r3, [r7, #15]
            // HAL_Delay(10);
        short_delay_ms(10);
 8001546:	200a      	movs	r0, #10
 8001548:	f7ff ffcc 	bl	80014e4 <short_delay_ms>

            data = read | 0x80;
 800154c:	7bfb      	ldrb	r3, [r7, #15]
 800154e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001552:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegOpMode, data);
 8001554:	7bbb      	ldrb	r3, [r7, #14]
 8001556:	461a      	mov	r2, r3
 8001558:	2101      	movs	r1, #1
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f7ff fe80 	bl	8001260 <LoRa_write>
            // HAL_Delay(100);
        short_delay_ms(100);
 8001560:	2064      	movs	r0, #100	@ 0x64
 8001562:	f7ff ffbf 	bl	80014e4 <short_delay_ms>

        // set frequency:
            LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6a1b      	ldr	r3, [r3, #32]
 800156a:	4619      	mov	r1, r3
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f7ff fd4f 	bl	8001010 <LoRa_setFrequency>

        // set output power gain:
            LoRa_setPower(_LoRa, _LoRa->power);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001578:	4619      	mov	r1, r3
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff fdf3 	bl	8001166 <LoRa_setPower>

        // set over current protection:
            LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001586:	4619      	mov	r1, r3
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff fdfd 	bl	8001188 <LoRa_setOCP>

        // set LNA gain:
            LoRa_write(_LoRa, RegLna, 0x23);
 800158e:	2223      	movs	r2, #35	@ 0x23
 8001590:	210c      	movs	r1, #12
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff fe64 	bl	8001260 <LoRa_write>

        // set spreading factor, CRC on, and Timeout Msb:
            LoRa_setTOMsb_setCRCon(_LoRa);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f7ff fe2f 	bl	80011fc <LoRa_setTOMsb_setCRCon>
            LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015a4:	4619      	mov	r1, r3
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff fdb1 	bl	800110e <LoRa_setSpreadingFactor>

        // set Timeout Lsb:
            LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 80015ac:	22ff      	movs	r2, #255	@ 0xff
 80015ae:	211f      	movs	r1, #31
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff fe55 	bl	8001260 <LoRa_write>

        // set bandwidth, coding rate and expilicit mode:
            // 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
            //       bits represent --> |   bandwidth   |     CR    |I/E|
            data = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	73bb      	strb	r3, [r7, #14]
            data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80015c0:	011b      	lsls	r3, r3, #4
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	4413      	add	r3, r2
 80015d0:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegModemConfig1, data);
 80015d2:	7bbb      	ldrb	r3, [r7, #14]
 80015d4:	461a      	mov	r2, r3
 80015d6:	211d      	movs	r1, #29
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f7ff fe41 	bl	8001260 <LoRa_write>
            LoRa_setAutoLDO(_LoRa);
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff fce0 	bl	8000fa4 <LoRa_setAutoLDO>

        // set preamble:
            LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015e8:	0a1b      	lsrs	r3, r3, #8
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	461a      	mov	r2, r3
 80015f0:	2120      	movs	r1, #32
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff fe34 	bl	8001260 <LoRa_write>
            LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	461a      	mov	r2, r3
 8001600:	2121      	movs	r1, #33	@ 0x21
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7ff fe2c 	bl	8001260 <LoRa_write>
        //     data = read | 0x3F;
        //     LoRa_write(_LoRa, RegDioMapping1, data);
        // // LoRa_write(_LoRa, RegDioMapping1, 0x00);


        LoRa_write(_LoRa, RegDioMapping1, 0x00); // DIO0DIO3 = RxDone
 8001608:	2200      	movs	r2, #0
 800160a:	2140      	movs	r1, #64	@ 0x40
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7ff fe27 	bl	8001260 <LoRa_write>



        // goto standby mode:
            LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001612:	2101      	movs	r1, #1
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff fbc6 	bl	8000da6 <LoRa_gotoMode>
            _LoRa->current_mode = STNBY_MODE;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2201      	movs	r2, #1
 800161e:	61da      	str	r2, [r3, #28]
            // HAL_Delay(10);
        short_delay_ms(10);
 8001620:	200a      	movs	r0, #10
 8001622:	f7ff ff5f 	bl	80014e4 <short_delay_ms>

            read = LoRa_read(_LoRa, RegVersion);
 8001626:	2142      	movs	r1, #66	@ 0x42
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7ff fdff 	bl	800122c <LoRa_read>
 800162e:	4603      	mov	r3, r0
 8001630:	73fb      	strb	r3, [r7, #15]
            if(read == 0x12)
 8001632:	7bfb      	ldrb	r3, [r7, #15]
 8001634:	2b12      	cmp	r3, #18
 8001636:	d101      	bne.n	800163c <LoRa_init+0x126>
                return LORA_OK;
 8001638:	23c8      	movs	r3, #200	@ 0xc8
 800163a:	e004      	b.n	8001646 <LoRa_init+0x130>
            else
                return LORA_NOT_FOUND;
 800163c:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001640:	e001      	b.n	8001646 <LoRa_init+0x130>
    }
    else {
        return LORA_UNAVAILABLE;
 8001642:	f240 13f7 	movw	r3, #503	@ 0x1f7
    }
}
 8001646:	4618      	mov	r0, r3
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <LoRa_Startup>:
 * resets and initializes the LoRa module, and starts continuous reception.
 *
 * @return 1 if initialization succeeds, 0 if it fails.
 */

uint8_t LoRa_Startup() {
 8001650:	b5b0      	push	{r4, r5, r7, lr}
 8001652:	b08c      	sub	sp, #48	@ 0x30
 8001654:	af00      	add	r7, sp, #0

    myLoRa = newLoRa();
 8001656:	4c22      	ldr	r4, [pc, #136]	@ (80016e0 <LoRa_Startup+0x90>)
 8001658:	463b      	mov	r3, r7
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff fb5c 	bl	8000d18 <newLoRa>
 8001660:	4625      	mov	r5, r4
 8001662:	463c      	mov	r4, r7
 8001664:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001666:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001668:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800166a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800166c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001670:	e885 0007 	stmia.w	r5, {r0, r1, r2}


    lora_mutex_handle = xSemaphoreCreateMutex();
 8001674:	2001      	movs	r0, #1
 8001676:	f005 f9e2 	bl	8006a3e <xQueueCreateMutex>
 800167a:	4603      	mov	r3, r0
 800167c:	4a19      	ldr	r2, [pc, #100]	@ (80016e4 <LoRa_Startup+0x94>)
 800167e:	6013      	str	r3, [r2, #0]


    myLoRa.CS_port = NSS_GPIO_Port;
 8001680:	4b17      	ldr	r3, [pc, #92]	@ (80016e0 <LoRa_Startup+0x90>)
 8001682:	4a19      	ldr	r2, [pc, #100]	@ (80016e8 <LoRa_Startup+0x98>)
 8001684:	601a      	str	r2, [r3, #0]
    myLoRa.CS_pin = NSS_Pin;
 8001686:	4b16      	ldr	r3, [pc, #88]	@ (80016e0 <LoRa_Startup+0x90>)
 8001688:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800168c:	809a      	strh	r2, [r3, #4]
    myLoRa.reset_port = RESET_GPIO_Port;
 800168e:	4b14      	ldr	r3, [pc, #80]	@ (80016e0 <LoRa_Startup+0x90>)
 8001690:	4a16      	ldr	r2, [pc, #88]	@ (80016ec <LoRa_Startup+0x9c>)
 8001692:	609a      	str	r2, [r3, #8]
    myLoRa.reset_pin = RESET_Pin;
 8001694:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <LoRa_Startup+0x90>)
 8001696:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800169a:	819a      	strh	r2, [r3, #12]
    myLoRa.DIO0_port = DID0_GPIO_Port;
 800169c:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <LoRa_Startup+0x90>)
 800169e:	4a13      	ldr	r2, [pc, #76]	@ (80016ec <LoRa_Startup+0x9c>)
 80016a0:	611a      	str	r2, [r3, #16]
    myLoRa.DIO0_pin = DID0_Pin;
 80016a2:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <LoRa_Startup+0x90>)
 80016a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016a8:	829a      	strh	r2, [r3, #20]
    myLoRa.power = POWER_17db;
 80016aa:	4b0d      	ldr	r3, [pc, #52]	@ (80016e0 <LoRa_Startup+0x90>)
 80016ac:	22fc      	movs	r2, #252	@ 0xfc
 80016ae:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    myLoRa.hSPIx = &hspi2;
 80016b2:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <LoRa_Startup+0x90>)
 80016b4:	4a0e      	ldr	r2, [pc, #56]	@ (80016f0 <LoRa_Startup+0xa0>)
 80016b6:	619a      	str	r2, [r3, #24]
    LoRa_reset(&myLoRa);
 80016b8:	4809      	ldr	r0, [pc, #36]	@ (80016e0 <LoRa_Startup+0x90>)
 80016ba:	f7ff fb56 	bl	8000d6a <LoRa_reset>

    if (LoRa_init(&myLoRa) !=200) {
 80016be:	4808      	ldr	r0, [pc, #32]	@ (80016e0 <LoRa_Startup+0x90>)
 80016c0:	f7ff ff29 	bl	8001516 <LoRa_init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2bc8      	cmp	r3, #200	@ 0xc8
 80016c8:	d001      	beq.n	80016ce <LoRa_Startup+0x7e>
        return 0;
 80016ca:	2300      	movs	r3, #0
 80016cc:	e003      	b.n	80016d6 <LoRa_Startup+0x86>
    }

    LoRa_startReceiving(&myLoRa);
 80016ce:	4804      	ldr	r0, [pc, #16]	@ (80016e0 <LoRa_Startup+0x90>)
 80016d0:	f7ff fe8c 	bl	80013ec <LoRa_startReceiving>





    return 1;
 80016d4:	2301      	movs	r3, #1
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3730      	adds	r7, #48	@ 0x30
 80016da:	46bd      	mov	sp, r7
 80016dc:	bdb0      	pop	{r4, r5, r7, pc}
 80016de:	bf00      	nop
 80016e0:	200000b0 	.word	0x200000b0
 80016e4:	200000dc 	.word	0x200000dc
 80016e8:	40010c00 	.word	0x40010c00
 80016ec:	40010800 	.word	0x40010800
 80016f0:	20000310 	.word	0x20000310

080016f4 <mesh_crc>:
 * @param len Number of bytes to include in the CRC computation.
 *
 * @return Computed 8-bit CRC value.
 */

uint8_t mesh_crc(const uint8_t *data, uint8_t len) {
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0x00;
 8001700:	2300      	movs	r3, #0
 8001702:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < len; i++) {
 8001704:	2300      	movs	r3, #0
 8001706:	73bb      	strb	r3, [r7, #14]
 8001708:	e022      	b.n	8001750 <mesh_crc+0x5c>
        crc ^= data[i];
 800170a:	7bbb      	ldrb	r3, [r7, #14]
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	4413      	add	r3, r2
 8001710:	781a      	ldrb	r2, [r3, #0]
 8001712:	7bfb      	ldrb	r3, [r7, #15]
 8001714:	4053      	eors	r3, r2
 8001716:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 8001718:	2300      	movs	r3, #0
 800171a:	737b      	strb	r3, [r7, #13]
 800171c:	e012      	b.n	8001744 <mesh_crc+0x50>
            if (crc & 0x80)
 800171e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001722:	2b00      	cmp	r3, #0
 8001724:	da08      	bge.n	8001738 <mesh_crc+0x44>
                crc = (crc << 1) ^ 0x07;
 8001726:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	b25b      	sxtb	r3, r3
 800172e:	f083 0307 	eor.w	r3, r3, #7
 8001732:	b25b      	sxtb	r3, r3
 8001734:	73fb      	strb	r3, [r7, #15]
 8001736:	e002      	b.n	800173e <mesh_crc+0x4a>
            else
                crc <<= 1;
 8001738:	7bfb      	ldrb	r3, [r7, #15]
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 800173e:	7b7b      	ldrb	r3, [r7, #13]
 8001740:	3301      	adds	r3, #1
 8001742:	737b      	strb	r3, [r7, #13]
 8001744:	7b7b      	ldrb	r3, [r7, #13]
 8001746:	2b07      	cmp	r3, #7
 8001748:	d9e9      	bls.n	800171e <mesh_crc+0x2a>
    for (uint8_t i = 0; i < len; i++) {
 800174a:	7bbb      	ldrb	r3, [r7, #14]
 800174c:	3301      	adds	r3, #1
 800174e:	73bb      	strb	r3, [r7, #14]
 8001750:	7bba      	ldrb	r2, [r7, #14]
 8001752:	78fb      	ldrb	r3, [r7, #3]
 8001754:	429a      	cmp	r2, r3
 8001756:	d3d8      	bcc.n	800170a <mesh_crc+0x16>
        }
    }
    return crc;
 8001758:	7bfb      	ldrb	r3, [r7, #15]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr

08001764 <mesh_build_packet>:
 *
 * @return true (non-zero) if packet was successfully built and validated, false (0) otherwise.
 */

int mesh_build_packet(MeshPacket *pkt, uint8_t src, uint8_t dst, uint8_t flags, uint8_t msg_id, const uint8_t *payload,
                       uint8_t length) {
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	4608      	mov	r0, r1
 800176e:	4611      	mov	r1, r2
 8001770:	461a      	mov	r2, r3
 8001772:	4603      	mov	r3, r0
 8001774:	70fb      	strb	r3, [r7, #3]
 8001776:	460b      	mov	r3, r1
 8001778:	70bb      	strb	r3, [r7, #2]
 800177a:	4613      	mov	r3, r2
 800177c:	707b      	strb	r3, [r7, #1]
    if (!pkt || !payload || length > MESH_MAX_PAYLOAD) return false;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d006      	beq.n	8001792 <mesh_build_packet+0x2e>
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d003      	beq.n	8001792 <mesh_build_packet+0x2e>
 800178a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800178e:	2b0a      	cmp	r3, #10
 8001790:	d901      	bls.n	8001796 <mesh_build_packet+0x32>
 8001792:	2300      	movs	r3, #0
 8001794:	e063      	b.n	800185e <mesh_build_packet+0xfa>

    pkt->preamble = MESH_PREAMBLE;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	22aa      	movs	r2, #170	@ 0xaa
 800179a:	701a      	strb	r2, [r3, #0]
    pkt->version = MESH_VERSION;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2201      	movs	r2, #1
 80017a0:	705a      	strb	r2, [r3, #1]
    pkt->flags     = flags;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	787a      	ldrb	r2, [r7, #1]
 80017a6:	709a      	strb	r2, [r3, #2]
    pkt->src_id    = src;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	78fa      	ldrb	r2, [r7, #3]
 80017ac:	70da      	strb	r2, [r3, #3]
    pkt->dst_id    = dst;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	78ba      	ldrb	r2, [r7, #2]
 80017b2:	711a      	strb	r2, [r3, #4]
    pkt->hop_count = 0;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	715a      	strb	r2, [r3, #5]
    pkt->max_hops  = 10;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	220a      	movs	r2, #10
 80017be:	719a      	strb	r2, [r3, #6]
    pkt->msg_id    = msg_id;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	7e3a      	ldrb	r2, [r7, #24]
 80017c4:	71da      	strb	r2, [r3, #7]
    pkt->length    = length;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80017cc:	721a      	strb	r2, [r3, #8]
    pkt->retry_count=5;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2205      	movs	r2, #5
 80017d2:	755a      	strb	r2, [r3, #21]
    if (payload && length > 0) {
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d00b      	beq.n	80017f2 <mesh_build_packet+0x8e>
 80017da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d007      	beq.n	80017f2 <mesh_build_packet+0x8e>
        memcpy(pkt->payload, payload, length);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	3309      	adds	r3, #9
 80017e6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80017ea:	69f9      	ldr	r1, [r7, #28]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f008 fa22 	bl	8009c36 <memcpy>
    }

    uint8_t *data = (uint8_t *)pkt;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	60fb      	str	r3, [r7, #12]
    pkt->crc = mesh_crc(data, offsetof(MeshPacket, crc));
 80017f6:	2113      	movs	r1, #19
 80017f8:	68f8      	ldr	r0, [r7, #12]
 80017fa:	f7ff ff7b 	bl	80016f4 <mesh_crc>
 80017fe:	4603      	mov	r3, r0
 8001800:	461a      	mov	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	74da      	strb	r2, [r3, #19]

    uint8_t computed_crc = mesh_crc((uint8_t*)pkt, offsetof(MeshPacket, crc));
 8001806:	2113      	movs	r1, #19
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7ff ff73 	bl	80016f4 <mesh_crc>
 800180e:	4603      	mov	r3, r0
 8001810:	72fb      	strb	r3, [r7, #11]
    if (computed_crc != pkt->crc)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	7cdb      	ldrb	r3, [r3, #19]
 8001816:	7afa      	ldrb	r2, [r7, #11]
 8001818:	429a      	cmp	r2, r3
 800181a:	d001      	beq.n	8001820 <mesh_build_packet+0xbc>
        return false;
 800181c:	2300      	movs	r3, #0
 800181e:	e01e      	b.n	800185e <mesh_build_packet+0xfa>

    // 2 Check all fields are logically valid
    if (pkt->preamble != 0xAA || pkt->version != 1)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2baa      	cmp	r3, #170	@ 0xaa
 8001826:	d103      	bne.n	8001830 <mesh_build_packet+0xcc>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	785b      	ldrb	r3, [r3, #1]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d001      	beq.n	8001834 <mesh_build_packet+0xd0>
        return false;
 8001830:	2300      	movs	r3, #0
 8001832:	e014      	b.n	800185e <mesh_build_packet+0xfa>
    if (pkt->length != length)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	7a1b      	ldrb	r3, [r3, #8]
 8001838:	f897 2020 	ldrb.w	r2, [r7, #32]
 800183c:	429a      	cmp	r2, r3
 800183e:	d001      	beq.n	8001844 <mesh_build_packet+0xe0>
        return false;
 8001840:	2300      	movs	r3, #0
 8001842:	e00c      	b.n	800185e <mesh_build_packet+0xfa>
    if (pkt->src_id != src || pkt->dst_id != dst)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	78db      	ldrb	r3, [r3, #3]
 8001848:	78fa      	ldrb	r2, [r7, #3]
 800184a:	429a      	cmp	r2, r3
 800184c:	d104      	bne.n	8001858 <mesh_build_packet+0xf4>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	791b      	ldrb	r3, [r3, #4]
 8001852:	78ba      	ldrb	r2, [r7, #2]
 8001854:	429a      	cmp	r2, r3
 8001856:	d001      	beq.n	800185c <mesh_build_packet+0xf8>
        return false;
 8001858:	2300      	movs	r3, #0
 800185a:	e000      	b.n	800185e <mesh_build_packet+0xfa>

    // Everything OK
    return true;
 800185c:	2301      	movs	r3, #1

}
 800185e:	4618      	mov	r0, r3
 8001860:	3710      	adds	r7, #16
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <xPing_task>:
 * the TX queue for transmission.
 *
 * @param args Pointer to Ping_task_args (unused in current implementation).
 */

void xPing_task(void *args) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b092      	sub	sp, #72	@ 0x48
 800186c:	af04      	add	r7, sp, #16
 800186e:	6078      	str	r0, [r7, #4]
    Ping_task_args *ping_args = (Ping_task_args *)args;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	633b      	str	r3, [r7, #48]	@ 0x30
    const TickType_t timeout_ticks = pdMS_TO_TICKS(MAX_NODE_TIMEOUT);
 8001874:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001878:	62fb      	str	r3, [r7, #44]	@ 0x2c
    MeshPacket packet = {0};
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
 8001884:	609a      	str	r2, [r3, #8]
 8001886:	60da      	str	r2, [r3, #12]
 8001888:	611a      	str	r2, [r3, #16]
 800188a:	829a      	strh	r2, [r3, #20]
  uint8_t payload[1]={PING_COMMAND};
 800188c:	2309      	movs	r3, #9
 800188e:	723b      	strb	r3, [r7, #8]
    mesh_build_packet(&packet,(uint8_t )mesh_id,BROADCAST_ADDRESS,0,0,payload,1);
 8001890:	4b3f      	ldr	r3, [pc, #252]	@ (8001990 <xPing_task+0x128>)
 8001892:	881b      	ldrh	r3, [r3, #0]
 8001894:	b2d9      	uxtb	r1, r3
 8001896:	f107 000c 	add.w	r0, r7, #12
 800189a:	2301      	movs	r3, #1
 800189c:	9302      	str	r3, [sp, #8]
 800189e:	f107 0308 	add.w	r3, r7, #8
 80018a2:	9301      	str	r3, [sp, #4]
 80018a4:	2300      	movs	r3, #0
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	2300      	movs	r3, #0
 80018aa:	22ff      	movs	r2, #255	@ 0xff
 80018ac:	f7ff ff5a 	bl	8001764 <mesh_build_packet>
    for (;;) {
        vTaskDelay(pdMS_TO_TICKS(PING_TIMING_INTERVAL_MS));
 80018b0:	f242 7010 	movw	r0, #10000	@ 0x2710
 80018b4:	f006 f824 	bl	8007900 <vTaskDelay>

        TickType_t now = xTaskGetTickCount();
 80018b8:	f006 f974 	bl	8007ba4 <xTaskGetTickCount>
 80018bc:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (xSemaphoreTake(network_data_mutex_handle, pdMS_TO_TICKS(100)) == pdTRUE) {
 80018be:	4b35      	ldr	r3, [pc, #212]	@ (8001994 <xPing_task+0x12c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2164      	movs	r1, #100	@ 0x64
 80018c4:	4618      	mov	r0, r3
 80018c6:	f005 fb55 	bl	8006f74 <xQueueSemaphoreTake>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d14e      	bne.n	800196e <xPing_task+0x106>
            for (int i = 0; i < MAX_NODES; ++i) {
 80018d0:	2300      	movs	r3, #0
 80018d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80018d4:	e041      	b.n	800195a <xPing_task+0xf2>
                if (connected_nodes[i].id != 0 &&
 80018d6:	4930      	ldr	r1, [pc, #192]	@ (8001998 <xPing_task+0x130>)
 80018d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018da:	4613      	mov	r3, r2
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	4413      	add	r3, r2
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	440b      	add	r3, r1
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d034      	beq.n	8001954 <xPing_task+0xec>
                    (now - connected_nodes[i].last_seen > timeout_ticks)) {
 80018ea:	492b      	ldr	r1, [pc, #172]	@ (8001998 <xPing_task+0x130>)
 80018ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018ee:	4613      	mov	r3, r2
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	4413      	add	r3, r2
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	440b      	add	r3, r1
 80018f8:	3308      	adds	r3, #8
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018fe:	1ad3      	subs	r3, r2, r3
                if (connected_nodes[i].id != 0 &&
 8001900:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001902:	429a      	cmp	r2, r3
 8001904:	d226      	bcs.n	8001954 <xPing_task+0xec>
                    // Node timed out
                    connected_nodes[i].id = 0;
 8001906:	4924      	ldr	r1, [pc, #144]	@ (8001998 <xPing_task+0x130>)
 8001908:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800190a:	4613      	mov	r3, r2
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	4413      	add	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	440b      	add	r3, r1
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
                    connected_nodes[i].rssi = 0;
 8001918:	491f      	ldr	r1, [pc, #124]	@ (8001998 <xPing_task+0x130>)
 800191a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800191c:	4613      	mov	r3, r2
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	4413      	add	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	440b      	add	r3, r1
 8001926:	3304      	adds	r3, #4
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
                    connected_nodes[i].type = 0;
 800192c:	491a      	ldr	r1, [pc, #104]	@ (8001998 <xPing_task+0x130>)
 800192e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001930:	4613      	mov	r3, r2
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	4413      	add	r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	440b      	add	r3, r1
 800193a:	3301      	adds	r3, #1
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
                    connected_nodes[i].last_seen = 0;
 8001940:	4915      	ldr	r1, [pc, #84]	@ (8001998 <xPing_task+0x130>)
 8001942:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001944:	4613      	mov	r3, r2
 8001946:	005b      	lsls	r3, r3, #1
 8001948:	4413      	add	r3, r2
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	440b      	add	r3, r1
 800194e:	3308      	adds	r3, #8
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < MAX_NODES; ++i) {
 8001954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001956:	3301      	adds	r3, #1
 8001958:	637b      	str	r3, [r7, #52]	@ 0x34
 800195a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800195c:	2b09      	cmp	r3, #9
 800195e:	ddba      	ble.n	80018d6 <xPing_task+0x6e>
                    }
            }
            xSemaphoreGive(network_data_mutex_handle);
 8001960:	4b0c      	ldr	r3, [pc, #48]	@ (8001994 <xPing_task+0x12c>)
 8001962:	6818      	ldr	r0, [r3, #0]
 8001964:	2300      	movs	r3, #0
 8001966:	2200      	movs	r2, #0
 8001968:	2100      	movs	r1, #0
 800196a:	f005 f881 	bl	8006a70 <xQueueGenericSend>
        }

        BaseType_t sent = xQueueSend(tx_Queue_handle, &packet, portMAX_DELAY);
 800196e:	4b0b      	ldr	r3, [pc, #44]	@ (800199c <xPing_task+0x134>)
 8001970:	6818      	ldr	r0, [r3, #0]
 8001972:	f107 010c 	add.w	r1, r7, #12
 8001976:	2300      	movs	r3, #0
 8001978:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800197c:	f005 f878 	bl	8006a70 <xQueueGenericSend>
 8001980:	6278      	str	r0, [r7, #36]	@ 0x24
        if (sent != pdTRUE) {
 8001982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001984:	2b01      	cmp	r3, #1
 8001986:	d093      	beq.n	80018b0 <xPing_task+0x48>
            printf("Ping task: Failed to send packet to TX queue!\n");
 8001988:	4805      	ldr	r0, [pc, #20]	@ (80019a0 <xPing_task+0x138>)
 800198a:	f007 ff65 	bl	8009858 <puts>
    for (;;) {
 800198e:	e78f      	b.n	80018b0 <xPing_task+0x48>
 8001990:	2000030e 	.word	0x2000030e
 8001994:	200002f0 	.word	0x200002f0
 8001998:	200000e8 	.word	0x200000e8
 800199c:	20000300 	.word	0x20000300
 80019a0:	0800a7e8 	.word	0x0800a7e8

080019a4 <RX_Queue_init>:
#include "stdio.h"
#include "../../Inc/Logger.h"

QueueHandle_t rx_queue_handle = NULL;

QueueHandle_t RX_Queue_init() {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
    rx_queue_handle = xQueueCreate(RX_QUEUE_LENGTH, RX_ITEM_SIZE);
 80019a8:	2200      	movs	r2, #0
 80019aa:	2116      	movs	r1, #22
 80019ac:	2005      	movs	r0, #5
 80019ae:	f004 ffce 	bl	800694e <xQueueGenericCreate>
 80019b2:	4603      	mov	r3, r0
 80019b4:	4a08      	ldr	r2, [pc, #32]	@ (80019d8 <RX_Queue_init+0x34>)
 80019b6:	6013      	str	r3, [r2, #0]
    if (rx_queue_handle != NULL) {
 80019b8:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <RX_Queue_init+0x34>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d002      	beq.n	80019c6 <RX_Queue_init+0x22>
        return rx_queue_handle;
 80019c0:	4b05      	ldr	r3, [pc, #20]	@ (80019d8 <RX_Queue_init+0x34>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	e006      	b.n	80019d4 <RX_Queue_init+0x30>
    }else {
        log(FATAL, SYSTEM , "Could not create RC queue ");
 80019c6:	4a05      	ldr	r2, [pc, #20]	@ (80019dc <RX_Queue_init+0x38>)
 80019c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019cc:	2008      	movs	r0, #8
 80019ce:	f000 fc75 	bl	80022bc <log>
        return NULL;
 80019d2:	2300      	movs	r3, #0





 80019d4:	4618      	mov	r0, r3
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	200000e0 	.word	0x200000e0
 80019dc:	0800a818 	.word	0x0800a818

080019e0 <LoRa_receive_safe>:
 * @param lora_mutex_handle Mutex protecting LoRa access.
 *
 * @return Number of bytes received.
 */

uint8_t LoRa_receive_safe(LoRa *lora, uint8_t *data, uint8_t length, SemaphoreHandle_t lora_mutex_handle) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	603b      	str	r3, [r7, #0]
 80019ec:	4613      	mov	r3, r2
 80019ee:	71fb      	strb	r3, [r7, #7]
    uint8_t bytes = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	75fb      	strb	r3, [r7, #23]
    if (xSemaphoreTake(lora_mutex_handle, portMAX_DELAY) == pdTRUE) {
 80019f4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019f8:	6838      	ldr	r0, [r7, #0]
 80019fa:	f005 fabb 	bl	8006f74 <xQueueSemaphoreTake>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d10d      	bne.n	8001a20 <LoRa_receive_safe+0x40>
        bytes = LoRa_receive(lora, data, length);
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	461a      	mov	r2, r3
 8001a08:	68b9      	ldr	r1, [r7, #8]
 8001a0a:	68f8      	ldr	r0, [r7, #12]
 8001a0c:	f7ff fcfa 	bl	8001404 <LoRa_receive>
 8001a10:	4603      	mov	r3, r0
 8001a12:	75fb      	strb	r3, [r7, #23]
        xSemaphoreGive(lora_mutex_handle);
 8001a14:	2300      	movs	r3, #0
 8001a16:	2200      	movs	r2, #0
 8001a18:	2100      	movs	r1, #0
 8001a1a:	6838      	ldr	r0, [r7, #0]
 8001a1c:	f005 f828 	bl	8006a70 <xQueueGenericSend>
    }
    return bytes;
 8001a20:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3718      	adds	r7, #24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
	...

08001a2c <xRX_Task>:
 * the RX queue for further processing.
 *
 * @param args Unused.
 */

void xRX_Task(void *args) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
    uint8_t received_bytes_array[sizeof(MeshPacket)];

    for (;;) {
        uint8_t notified = ulTaskNotifyTake(pdTRUE,portMAX_DELAY);
 8001a34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a38:	2001      	movs	r0, #1
 8001a3a:	f006 fd85 	bl	8008548 <ulTaskNotifyTake>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	77fb      	strb	r3, [r7, #31]
        log(INFO,LORA,"xRx received transmission");
 8001a42:	4a16      	ldr	r2, [pc, #88]	@ (8001a9c <xRX_Task+0x70>)
 8001a44:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a48:	2001      	movs	r0, #1
 8001a4a:	f000 fc37 	bl	80022bc <log>
        if (notified) {
 8001a4e:	7ffb      	ldrb	r3, [r7, #31]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d0ef      	beq.n	8001a34 <xRX_Task+0x8>
            if (LoRa_receive_safe(&myLoRa,
 8001a54:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <xRX_Task+0x74>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f107 0108 	add.w	r1, r7, #8
 8001a5c:	2216      	movs	r2, #22
 8001a5e:	4811      	ldr	r0, [pc, #68]	@ (8001aa4 <xRX_Task+0x78>)
 8001a60:	f7ff ffbe 	bl	80019e0 <LoRa_receive_safe>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d0e4      	beq.n	8001a34 <xRX_Task+0x8>
                received_bytes_array,
                sizeof(received_bytes_array),
                lora_mutex_handle)) {
                received_bytes_array[RSSI_INDEX]=LoRa_getRSSI(&myLoRa);
 8001a6a:	480e      	ldr	r0, [pc, #56]	@ (8001aa4 <xRX_Task+0x78>)
 8001a6c:	f7ff fd2a 	bl	80014c4 <LoRa_getRSSI>
 8001a70:	4603      	mov	r3, r0
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	773b      	strb	r3, [r7, #28]
                if (xQueueSend(rx_queue_handle,received_bytes_array,pdMS_TO_TICKS(2000))!=pdTRUE) {
 8001a76:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa8 <xRX_Task+0x7c>)
 8001a78:	6818      	ldr	r0, [r3, #0]
 8001a7a:	f107 0108 	add.w	r1, r7, #8
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001a84:	f004 fff4 	bl	8006a70 <xQueueGenericSend>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d0d2      	beq.n	8001a34 <xRX_Task+0x8>
                    log(WARNING,LORA,"xRx could not send byte array to rx queue");
 8001a8e:	4a07      	ldr	r2, [pc, #28]	@ (8001aac <xRX_Task+0x80>)
 8001a90:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a94:	2004      	movs	r0, #4
 8001a96:	f000 fc11 	bl	80022bc <log>
    for (;;) {
 8001a9a:	e7cb      	b.n	8001a34 <xRX_Task+0x8>
 8001a9c:	0800a834 	.word	0x0800a834
 8001aa0:	200000dc 	.word	0x200000dc
 8001aa4:	200000b0 	.word	0x200000b0
 8001aa8:	200000e0 	.word	0x200000e0
 8001aac:	0800a850 	.word	0x0800a850

08001ab0 <network_data_init>:
CompressedPacket last_received_packets[10] = {0};
CompressedPacket last_packets_sent[LAST_PACKETS_SENT_MAX] = {0};
SemaphoreHandle_t network_data_mutex_handle;


uint8_t network_data_init(void) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
    network_data_mutex_handle = xSemaphoreCreateMutex();
 8001ab4:	2001      	movs	r0, #1
 8001ab6:	f004 ffc2 	bl	8006a3e <xQueueCreateMutex>
 8001aba:	4603      	mov	r3, r0
 8001abc:	4a02      	ldr	r2, [pc, #8]	@ (8001ac8 <network_data_init+0x18>)
 8001abe:	6013      	str	r3, [r2, #0]
    return 1;
 8001ac0:	2301      	movs	r3, #1
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200002f0 	.word	0x200002f0

08001acc <add_connected_node>:
    }
    return -1; //i couldnt get the mutex ;
}


int add_connected_node(uint8_t id, uint8_t type, int rssi, SemaphoreHandle_t network_data_mutex) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60ba      	str	r2, [r7, #8]
 8001ad4:	607b      	str	r3, [r7, #4]
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	73fb      	strb	r3, [r7, #15]
 8001ada:	460b      	mov	r3, r1
 8001adc:	73bb      	strb	r3, [r7, #14]
    // Already exists? Update it


    if (xSemaphoreTake(network_data_mutex, portMAX_DELAY) == pdTRUE) {
 8001ade:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f005 fa46 	bl	8006f74 <xQueueSemaphoreTake>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d179      	bne.n	8001be2 <add_connected_node+0x116>
        int idx = find_node(id);
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f000 f8bb 	bl	8001c6c <find_node>
 8001af6:	6138      	str	r0, [r7, #16]


        if (idx >= 0) {
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	db27      	blt.n	8001b4e <add_connected_node+0x82>
            connected_nodes[idx].last_seen = xTaskGetTickCount();
 8001afe:	f006 f851 	bl	8007ba4 <xTaskGetTickCount>
 8001b02:	4601      	mov	r1, r0
 8001b04:	483a      	ldr	r0, [pc, #232]	@ (8001bf0 <add_connected_node+0x124>)
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	4413      	add	r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	4403      	add	r3, r0
 8001b12:	3308      	adds	r3, #8
 8001b14:	6019      	str	r1, [r3, #0]
            connected_nodes[idx].type = type;
 8001b16:	4936      	ldr	r1, [pc, #216]	@ (8001bf0 <add_connected_node+0x124>)
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	4413      	add	r3, r2
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	440b      	add	r3, r1
 8001b24:	3301      	adds	r3, #1
 8001b26:	7bba      	ldrb	r2, [r7, #14]
 8001b28:	701a      	strb	r2, [r3, #0]
            connected_nodes[idx].rssi = rssi;
 8001b2a:	4931      	ldr	r1, [pc, #196]	@ (8001bf0 <add_connected_node+0x124>)
 8001b2c:	693a      	ldr	r2, [r7, #16]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	4413      	add	r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	440b      	add	r3, r1
 8001b38:	3304      	adds	r3, #4
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	601a      	str	r2, [r3, #0]
            xSemaphoreGive(network_data_mutex);
 8001b3e:	2300      	movs	r3, #0
 8001b40:	2200      	movs	r2, #0
 8001b42:	2100      	movs	r1, #0
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f004 ff93 	bl	8006a70 <xQueueGenericSend>
            return idx;
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	e04b      	b.n	8001be6 <add_connected_node+0x11a>
        }

        // Find first empty slot
        for (int i = 0; i < MAX_NODES; i++) {
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	e03d      	b.n	8001bd0 <add_connected_node+0x104>
            if (connected_nodes[i].id == 0) {
 8001b54:	4926      	ldr	r1, [pc, #152]	@ (8001bf0 <add_connected_node+0x124>)
 8001b56:	697a      	ldr	r2, [r7, #20]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	440b      	add	r3, r1
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d130      	bne.n	8001bca <add_connected_node+0xfe>
                // empty slot
                connected_nodes[i].last_seen = xTaskGetTickCount();
 8001b68:	f006 f81c 	bl	8007ba4 <xTaskGetTickCount>
 8001b6c:	4601      	mov	r1, r0
 8001b6e:	4820      	ldr	r0, [pc, #128]	@ (8001bf0 <add_connected_node+0x124>)
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	4613      	mov	r3, r2
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	4413      	add	r3, r2
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	4403      	add	r3, r0
 8001b7c:	3308      	adds	r3, #8
 8001b7e:	6019      	str	r1, [r3, #0]
                connected_nodes[i].id = id;
 8001b80:	491b      	ldr	r1, [pc, #108]	@ (8001bf0 <add_connected_node+0x124>)
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	4613      	mov	r3, r2
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	4413      	add	r3, r2
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	440b      	add	r3, r1
 8001b8e:	7bfa      	ldrb	r2, [r7, #15]
 8001b90:	701a      	strb	r2, [r3, #0]
                connected_nodes[i].type = type;
 8001b92:	4917      	ldr	r1, [pc, #92]	@ (8001bf0 <add_connected_node+0x124>)
 8001b94:	697a      	ldr	r2, [r7, #20]
 8001b96:	4613      	mov	r3, r2
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	4413      	add	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	440b      	add	r3, r1
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	7bba      	ldrb	r2, [r7, #14]
 8001ba4:	701a      	strb	r2, [r3, #0]
                connected_nodes[i].rssi = rssi;
 8001ba6:	4912      	ldr	r1, [pc, #72]	@ (8001bf0 <add_connected_node+0x124>)
 8001ba8:	697a      	ldr	r2, [r7, #20]
 8001baa:	4613      	mov	r3, r2
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	4413      	add	r3, r2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	440b      	add	r3, r1
 8001bb4:	3304      	adds	r3, #4
 8001bb6:	68ba      	ldr	r2, [r7, #8]
 8001bb8:	601a      	str	r2, [r3, #0]
                xSemaphoreGive(network_data_mutex);
 8001bba:	2300      	movs	r3, #0
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f004 ff55 	bl	8006a70 <xQueueGenericSend>
                return i;
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	e00d      	b.n	8001be6 <add_connected_node+0x11a>
        for (int i = 0; i < MAX_NODES; i++) {
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	2b09      	cmp	r3, #9
 8001bd4:	ddbe      	ble.n	8001b54 <add_connected_node+0x88>
            }
        }
        xSemaphoreGive(network_data_mutex);
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2100      	movs	r1, #0
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f004 ff47 	bl	8006a70 <xQueueGenericSend>
    }


    return -1; // no empty slot
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	200000e8 	.word	0x200000e8

08001bf4 <find_node_safe>:

// Find a node by id. Returns index or -1 if not found
int find_node_safe(uint8_t id, SemaphoreHandle_t network_data_mutex) {
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	6039      	str	r1, [r7, #0]
 8001bfe:	71fb      	strb	r3, [r7, #7]
    if (xSemaphoreTake(network_data_mutex, portMAX_DELAY) == pdTRUE) {
 8001c00:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c04:	6838      	ldr	r0, [r7, #0]
 8001c06:	f005 f9b5 	bl	8006f74 <xQueueSemaphoreTake>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d124      	bne.n	8001c5a <find_node_safe+0x66>
        for (int i = 0; i < MAX_NODES; i++) {
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	e015      	b.n	8001c42 <find_node_safe+0x4e>
            if (connected_nodes[i].id == id) {
 8001c16:	4914      	ldr	r1, [pc, #80]	@ (8001c68 <find_node_safe+0x74>)
 8001c18:	68fa      	ldr	r2, [r7, #12]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	4413      	add	r3, r2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	440b      	add	r3, r1
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	79fa      	ldrb	r2, [r7, #7]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d107      	bne.n	8001c3c <find_node_safe+0x48>
                xSemaphoreGive(network_data_mutex);
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2100      	movs	r1, #0
 8001c32:	6838      	ldr	r0, [r7, #0]
 8001c34:	f004 ff1c 	bl	8006a70 <xQueueGenericSend>
                return i;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	e010      	b.n	8001c5e <find_node_safe+0x6a>
        for (int i = 0; i < MAX_NODES; i++) {
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	3301      	adds	r3, #1
 8001c40:	60fb      	str	r3, [r7, #12]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2b09      	cmp	r3, #9
 8001c46:	dde6      	ble.n	8001c16 <find_node_safe+0x22>
            }
        }
        xSemaphoreGive(network_data_mutex);
 8001c48:	2300      	movs	r3, #0
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	6838      	ldr	r0, [r7, #0]
 8001c50:	f004 ff0e 	bl	8006a70 <xQueueGenericSend>
        return -1;
 8001c54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c58:	e001      	b.n	8001c5e <find_node_safe+0x6a>
    }

    return -2;
 8001c5a:	f06f 0301 	mvn.w	r3, #1
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	200000e8 	.word	0x200000e8

08001c6c <find_node>:

int find_node(uint8_t id) {
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < MAX_NODES; i++) {
 8001c76:	2300      	movs	r3, #0
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	e00f      	b.n	8001c9c <find_node+0x30>
        if (connected_nodes[i].id == id) {
 8001c7c:	490c      	ldr	r1, [pc, #48]	@ (8001cb0 <find_node+0x44>)
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	4613      	mov	r3, r2
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	4413      	add	r3, r2
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	440b      	add	r3, r1
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	79fa      	ldrb	r2, [r7, #7]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d101      	bne.n	8001c96 <find_node+0x2a>
            return i;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	e007      	b.n	8001ca6 <find_node+0x3a>
    for (int i = 0; i < MAX_NODES; i++) {
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2b09      	cmp	r3, #9
 8001ca0:	ddec      	ble.n	8001c7c <find_node+0x10>
        }
    }
    return -1;
 8001ca2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	200000e8 	.word	0x200000e8

08001cb4 <compute_key>:
    connected_nodes[idx].rssi = 0;

    return idx;
}

inline uint8_t compute_key(uint8_t dst_id, uint8_t msg_id) {
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	460a      	mov	r2, r1
 8001cbe:	71fb      	strb	r3, [r7, #7]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	71bb      	strb	r3, [r7, #6]
    return dst_id ^ msg_id;
 8001cc4:	79fa      	ldrb	r2, [r7, #7]
 8001cc6:	79bb      	ldrb	r3, [r7, #6]
 8001cc8:	4053      	eors	r3, r2
 8001cca:	b2db      	uxtb	r3, r3
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bc80      	pop	{r7}
 8001cd4:	4770      	bx	lr
	...

08001cd8 <find_in_last_packets>:

int find_in_last_packets(uint8_t dst_id, uint8_t msg_id) {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	460a      	mov	r2, r1
 8001ce2:	71fb      	strb	r3, [r7, #7]
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	71bb      	strb	r3, [r7, #6]
    uint8_t key = compute_key(dst_id, msg_id);
 8001ce8:	79ba      	ldrb	r2, [r7, #6]
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	4611      	mov	r1, r2
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff ffe0 	bl	8001cb4 <compute_key>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	72fb      	strb	r3, [r7, #11]

    for (int i = 0; i < 10; i++) {
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	e01a      	b.n	8001d34 <find_in_last_packets+0x5c>
        if ((last_received_packets[i].dst_id ^ last_received_packets[i].msg_id) == key) {
 8001cfe:	4912      	ldr	r1, [pc, #72]	@ (8001d48 <find_in_last_packets+0x70>)
 8001d00:	68fa      	ldr	r2, [r7, #12]
 8001d02:	4613      	mov	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4413      	add	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	440b      	add	r3, r1
 8001d0c:	7819      	ldrb	r1, [r3, #0]
 8001d0e:	480e      	ldr	r0, [pc, #56]	@ (8001d48 <find_in_last_packets+0x70>)
 8001d10:	68fa      	ldr	r2, [r7, #12]
 8001d12:	4613      	mov	r3, r2
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	4413      	add	r3, r2
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	4403      	add	r3, r0
 8001d1c:	3302      	adds	r3, #2
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	404b      	eors	r3, r1
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	7afa      	ldrb	r2, [r7, #11]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d101      	bne.n	8001d2e <find_in_last_packets+0x56>
            return i; // return index
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	e007      	b.n	8001d3e <find_in_last_packets+0x66>
    for (int i = 0; i < 10; i++) {
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	3301      	adds	r3, #1
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2b09      	cmp	r3, #9
 8001d38:	dde1      	ble.n	8001cfe <find_in_last_packets+0x26>
        }
    }

    return -1; // not found
 8001d3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000160 	.word	0x20000160

08001d4c <get_global_msg_id>:
    // Clear entry
    memset(&last_received_packets[index], 0, sizeof(CompressedPacket));
}


uint8_t get_global_msg_id() {
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
    return ++global_msg_id;
 8001d50:	4b05      	ldr	r3, [pc, #20]	@ (8001d68 <get_global_msg_id+0x1c>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	3301      	adds	r3, #1
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	4b03      	ldr	r3, [pc, #12]	@ (8001d68 <get_global_msg_id+0x1c>)
 8001d5a:	701a      	strb	r2, [r3, #0]
 8001d5c:	4b02      	ldr	r3, [pc, #8]	@ (8001d68 <get_global_msg_id+0x1c>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr
 8001d68:	200000e4 	.word	0x200000e4

08001d6c <add_received_packet>:

void add_received_packet(CompressedPacket *pkt) {
 8001d6c:	b4b0      	push	{r4, r5, r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 10; i++) {
 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	e01b      	b.n	8001db2 <add_received_packet+0x46>
        if (last_received_packets[i].dst_id == 0) {
 8001d7a:	4915      	ldr	r1, [pc, #84]	@ (8001dd0 <add_received_packet+0x64>)
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4413      	add	r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	440b      	add	r3, r1
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d10e      	bne.n	8001dac <add_received_packet+0x40>
            last_received_packets[i] = *pkt;
 8001d8e:	4910      	ldr	r1, [pc, #64]	@ (8001dd0 <add_received_packet+0x64>)
 8001d90:	68fa      	ldr	r2, [r7, #12]
 8001d92:	4613      	mov	r3, r2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	4413      	add	r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	18ca      	adds	r2, r1, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4614      	mov	r4, r2
 8001da0:	461d      	mov	r5, r3
 8001da2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001da4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001da6:	682b      	ldr	r3, [r5, #0]
 8001da8:	6023      	str	r3, [r4, #0]
            return;
 8001daa:	e00d      	b.n	8001dc8 <add_received_packet+0x5c>
    for (int i = 0; i < 10; i++) {
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	3301      	adds	r3, #1
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	2b09      	cmp	r3, #9
 8001db6:	dde0      	ble.n	8001d7a <add_received_packet+0xe>
        }
    }

    // Table full  overwrite slot 0
    last_received_packets[0] = *pkt;
 8001db8:	4a05      	ldr	r2, [pc, #20]	@ (8001dd0 <add_received_packet+0x64>)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4614      	mov	r4, r2
 8001dbe:	461d      	mov	r5, r3
 8001dc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dc4:	682b      	ldr	r3, [r5, #0]
 8001dc6:	6023      	str	r3, [r4, #0]
}
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bcb0      	pop	{r4, r5, r7}
 8001dce:	4770      	bx	lr
 8001dd0:	20000160 	.word	0x20000160

08001dd4 <packet_key>:

static uint8_t fifo_start_sent = 0;
static uint8_t fifo_count_sent = 0;

// Compute key
static inline uint8_t packet_key(const CompressedPacket *pkt) {
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
    return pkt->dst_id ^ pkt->msg_id;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	781a      	ldrb	r2, [r3, #0]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	789b      	ldrb	r3, [r3, #2]
 8001de4:	4053      	eors	r3, r2
 8001de6:	b2db      	uxtb	r3, r3
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bc80      	pop	{r7}
 8001df0:	4770      	bx	lr
	...

08001df4 <last_packets_sent_remove>:
    }
    return NULL; // not found
}

// Remove a packet by key (dst_id ^ msg_id)
bool last_packets_sent_remove(uint8_t dst_id, uint8_t msg_id) {
 8001df4:	b5b0      	push	{r4, r5, r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	460a      	mov	r2, r1
 8001dfe:	71fb      	strb	r3, [r7, #7]
 8001e00:	4613      	mov	r3, r2
 8001e02:	71bb      	strb	r3, [r7, #6]
    uint8_t key = dst_id ^ msg_id;
 8001e04:	79fa      	ldrb	r2, [r7, #7]
 8001e06:	79bb      	ldrb	r3, [r7, #6]
 8001e08:	4053      	eors	r3, r2
 8001e0a:	737b      	strb	r3, [r7, #13]
    for (uint8_t i = 0; i < fifo_count_sent; i++) {
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	73fb      	strb	r3, [r7, #15]
 8001e10:	e070      	b.n	8001ef4 <last_packets_sent_remove+0x100>
        uint8_t idx = (fifo_start_sent + i) % LAST_PACKETS_SENT_MAX;
 8001e12:	4b3d      	ldr	r3, [pc, #244]	@ (8001f08 <last_packets_sent_remove+0x114>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	461a      	mov	r2, r3
 8001e18:	7bfb      	ldrb	r3, [r7, #15]
 8001e1a:	441a      	add	r2, r3
 8001e1c:	4b3b      	ldr	r3, [pc, #236]	@ (8001f0c <last_packets_sent_remove+0x118>)
 8001e1e:	fb83 1302 	smull	r1, r3, r3, r2
 8001e22:	1099      	asrs	r1, r3, #2
 8001e24:	17d3      	asrs	r3, r2, #31
 8001e26:	1ac9      	subs	r1, r1, r3
 8001e28:	460b      	mov	r3, r1
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	1ad1      	subs	r1, r2, r3
 8001e32:	460b      	mov	r3, r1
 8001e34:	733b      	strb	r3, [r7, #12]
        if (packet_key(&last_packets_sent[idx]) == key) {
 8001e36:	7b3a      	ldrb	r2, [r7, #12]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	4413      	add	r3, r2
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	4a33      	ldr	r2, [pc, #204]	@ (8001f10 <last_packets_sent_remove+0x11c>)
 8001e42:	4413      	add	r3, r2
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff ffc5 	bl	8001dd4 <packet_key>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	7b7b      	ldrb	r3, [r7, #13]
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d14c      	bne.n	8001eee <last_packets_sent_remove+0xfa>
            // shift everything after it left
            for (uint8_t j = i; j < fifo_count_sent - 1; j++) {
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	73bb      	strb	r3, [r7, #14]
 8001e58:	e03b      	b.n	8001ed2 <last_packets_sent_remove+0xde>
                uint8_t from = (fifo_start_sent + j + 1) % LAST_PACKETS_SENT_MAX;
 8001e5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001f08 <last_packets_sent_remove+0x114>)
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	461a      	mov	r2, r3
 8001e60:	7bbb      	ldrb	r3, [r7, #14]
 8001e62:	4413      	add	r3, r2
 8001e64:	1c5a      	adds	r2, r3, #1
 8001e66:	4b29      	ldr	r3, [pc, #164]	@ (8001f0c <last_packets_sent_remove+0x118>)
 8001e68:	fb83 1302 	smull	r1, r3, r3, r2
 8001e6c:	1099      	asrs	r1, r3, #2
 8001e6e:	17d3      	asrs	r3, r2, #31
 8001e70:	1ac9      	subs	r1, r1, r3
 8001e72:	460b      	mov	r3, r1
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	440b      	add	r3, r1
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	1ad1      	subs	r1, r2, r3
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	72fb      	strb	r3, [r7, #11]
                uint8_t to = (fifo_start_sent + j) % LAST_PACKETS_SENT_MAX;
 8001e80:	4b21      	ldr	r3, [pc, #132]	@ (8001f08 <last_packets_sent_remove+0x114>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	461a      	mov	r2, r3
 8001e86:	7bbb      	ldrb	r3, [r7, #14]
 8001e88:	441a      	add	r2, r3
 8001e8a:	4b20      	ldr	r3, [pc, #128]	@ (8001f0c <last_packets_sent_remove+0x118>)
 8001e8c:	fb83 1302 	smull	r1, r3, r3, r2
 8001e90:	1099      	asrs	r1, r3, #2
 8001e92:	17d3      	asrs	r3, r2, #31
 8001e94:	1ac9      	subs	r1, r1, r3
 8001e96:	460b      	mov	r3, r1
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	440b      	add	r3, r1
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	1ad1      	subs	r1, r2, r3
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	72bb      	strb	r3, [r7, #10]
                last_packets_sent[to] = last_packets_sent[from];
 8001ea4:	7afa      	ldrb	r2, [r7, #11]
 8001ea6:	7ab9      	ldrb	r1, [r7, #10]
 8001ea8:	4819      	ldr	r0, [pc, #100]	@ (8001f10 <last_packets_sent_remove+0x11c>)
 8001eaa:	460b      	mov	r3, r1
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	440b      	add	r3, r1
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	4418      	add	r0, r3
 8001eb4:	4916      	ldr	r1, [pc, #88]	@ (8001f10 <last_packets_sent_remove+0x11c>)
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	4413      	add	r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	4604      	mov	r4, r0
 8001ec2:	461d      	mov	r5, r3
 8001ec4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ec6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ec8:	682b      	ldr	r3, [r5, #0]
 8001eca:	6023      	str	r3, [r4, #0]
            for (uint8_t j = i; j < fifo_count_sent - 1; j++) {
 8001ecc:	7bbb      	ldrb	r3, [r7, #14]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	73bb      	strb	r3, [r7, #14]
 8001ed2:	7bba      	ldrb	r2, [r7, #14]
 8001ed4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f14 <last_packets_sent_remove+0x120>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	429a      	cmp	r2, r3
 8001edc:	dbbd      	blt.n	8001e5a <last_packets_sent_remove+0x66>
            }
            fifo_count_sent--;
 8001ede:	4b0d      	ldr	r3, [pc, #52]	@ (8001f14 <last_packets_sent_remove+0x120>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f14 <last_packets_sent_remove+0x120>)
 8001ee8:	701a      	strb	r2, [r3, #0]
            return true;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e008      	b.n	8001f00 <last_packets_sent_remove+0x10c>
    for (uint8_t i = 0; i < fifo_count_sent; i++) {
 8001eee:	7bfb      	ldrb	r3, [r7, #15]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	73fb      	strb	r3, [r7, #15]
 8001ef4:	4b07      	ldr	r3, [pc, #28]	@ (8001f14 <last_packets_sent_remove+0x120>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	7bfa      	ldrb	r2, [r7, #15]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d389      	bcc.n	8001e12 <last_packets_sent_remove+0x1e>
        }
    }
    return false;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bdb0      	pop	{r4, r5, r7, pc}
 8001f08:	200002f4 	.word	0x200002f4
 8001f0c:	66666667 	.word	0x66666667
 8001f10:	20000228 	.word	0x20000228
 8001f14:	200002f5 	.word	0x200002f5

08001f18 <routing_task>:
 *
 * Ensures safe access to shared network data and reliable delivery (ACK + history tracking).
 *
 * @param args Unused.
 */
void routing_task(void *args) {
 8001f18:	b5b0      	push	{r4, r5, r7, lr}
 8001f1a:	b09a      	sub	sp, #104	@ 0x68
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
    uint8_t received_byte_array[sizeof(MeshPacket)];
    MeshPacket pkt;
    CompressedPacket compressed_packet;
    MeshPacket packet_to_send;
    for (;;) {
        if (xQueueReceive(rx_queue_handle, received_byte_array,portMAX_DELAY) == pdPASS) {
 8001f20:	4b62      	ldr	r3, [pc, #392]	@ (80020ac <routing_task+0x194>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8001f28:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f004 ff3f 	bl	8006db0 <xQueueReceive>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d1f3      	bne.n	8001f20 <routing_task+0x8>
            if (received_byte_array[0] == MANUAL_COMMAND_IDENTIFIER) {
 8001f38:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d122      	bne.n	8001f86 <routing_task+0x6e>
                //MANUAL DRONE CONTROL
                Commands cmd = received_byte_array[1];
 8001f40:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001f44:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
                switch (cmd) {
 8001f48:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001f4c:	2b0c      	cmp	r3, #12
 8001f4e:	d107      	bne.n	8001f60 <routing_task+0x48>
                    case SWITCH: {
                        if (current_selected_drone == CURRENT_SELECTED_DRONE_THIS_DRONE) {
 8001f50:	4b57      	ldr	r3, [pc, #348]	@ (80020b0 <routing_task+0x198>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2bff      	cmp	r3, #255	@ 0xff
 8001f58:	d113      	bne.n	8001f82 <routing_task+0x6a>
                            safe_control_next_drone();
 8001f5a:	f000 f8e7 	bl	800212c <safe_control_next_drone>
                            continue;
 8001f5e:	e0a4      	b.n	80020aa <routing_task+0x192>
                        }
                    }


                    default: {
                        safe_build_forward_command(&packet_to_send, received_byte_array[1]);
 8001f60:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 8001f64:	f107 030c 	add.w	r3, r7, #12
 8001f68:	4611      	mov	r1, r2
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 f924 	bl	80021b8 <safe_build_forward_command>

                        xQueueSend(tx_Queue_handle, &packet_to_send, 10);
 8001f70:	4b50      	ldr	r3, [pc, #320]	@ (80020b4 <routing_task+0x19c>)
 8001f72:	6818      	ldr	r0, [r3, #0]
 8001f74:	f107 010c 	add.w	r1, r7, #12
 8001f78:	2300      	movs	r3, #0
 8001f7a:	220a      	movs	r2, #10
 8001f7c:	f004 fd78 	bl	8006a70 <xQueueGenericSend>
                    }
                }


                continue;
 8001f80:	e093      	b.n	80020aa <routing_task+0x192>
                            break;
 8001f82:	bf00      	nop
                continue;
 8001f84:	e091      	b.n	80020aa <routing_task+0x192>
            } /// END OF MANUAL CONTROL

            memcpy(&pkt, received_byte_array, sizeof(MeshPacket));
 8001f86:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001f8a:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 8001f8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f92:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001f96:	6020      	str	r0, [r4, #0]
 8001f98:	3404      	adds	r4, #4
 8001f9a:	8021      	strh	r1, [r4, #0]
            safe_updateRSSI_in_connected_nodes(&pkt);
 8001f9c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f000 f92f 	bl	8002204 <safe_updateRSSI_in_connected_nodes>

            Commands command = (Commands) pkt.payload[0];
 8001fa6:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8001faa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67


            if (pkt.dst_id == (uint8_t) mesh_id) {
 8001fae:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8001fb2:	4b41      	ldr	r3, [pc, #260]	@ (80020b8 <routing_task+0x1a0>)
 8001fb4:	881b      	ldrh	r3, [r3, #0]
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d125      	bne.n	8002008 <routing_task+0xf0>
                switch (command) {
 8001fbc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001fc0:	2b0a      	cmp	r3, #10
 8001fc2:	d108      	bne.n	8001fd6 <routing_task+0xbe>
                    case ACKNOWLEDGE: {
                        last_packets_sent_remove(pkt.src_id, pkt.msg_id);
 8001fc4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001fc8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001fcc:	4611      	mov	r1, r2
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff ff10 	bl	8001df4 <last_packets_sent_remove>
                        continue;
 8001fd4:	e069      	b.n	80020aa <routing_task+0x192>
                    }
                }


                Commands cmd_to_queue = command;
 8001fd6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001fda:	72fb      	strb	r3, [r7, #11]
                xQueueSend(command_queue, &cmd_to_queue, pdMS_TO_TICKS(20));
 8001fdc:	4b37      	ldr	r3, [pc, #220]	@ (80020bc <routing_task+0x1a4>)
 8001fde:	6818      	ldr	r0, [r3, #0]
 8001fe0:	f107 010b 	add.w	r1, r7, #11
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	2214      	movs	r2, #20
 8001fe8:	f004 fd42 	bl	8006a70 <xQueueGenericSend>

                build_ack(&packet_to_send);
 8001fec:	f107 030c 	add.w	r3, r7, #12
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f000 f93b 	bl	800226c <build_ack>
                xQueueSend(tx_Queue_handle, &packet_to_send, pdMS_TO_TICKS(100));
 8001ff6:	4b2f      	ldr	r3, [pc, #188]	@ (80020b4 <routing_task+0x19c>)
 8001ff8:	6818      	ldr	r0, [r3, #0]
 8001ffa:	f107 010c 	add.w	r1, r7, #12
 8001ffe:	2300      	movs	r3, #0
 8002000:	2264      	movs	r2, #100	@ 0x64
 8002002:	f004 fd35 	bl	8006a70 <xQueueGenericSend>


                continue;
 8002006:	e050      	b.n	80020aa <routing_task+0x192>
            }


            if (pkt.dst_id == BROADCAST_ADDRESS) {
 8002008:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800200c:	2bff      	cmp	r3, #255	@ 0xff
 800200e:	d10c      	bne.n	800202a <routing_task+0x112>
                switch (command) {
 8002010:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002014:	2b09      	cmp	r3, #9
 8002016:	d145      	bne.n	80020a4 <routing_task+0x18c>
                    case PING_COMMAND: {
                        add_connected_node(pkt.src_id, 0, 0, network_data_mutex_handle);
 8002018:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800201c:	4b28      	ldr	r3, [pc, #160]	@ (80020c0 <routing_task+0x1a8>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2200      	movs	r2, #0
 8002022:	2100      	movs	r1, #0
 8002024:	f7ff fd52 	bl	8001acc <add_connected_node>
                        continue;
 8002028:	e03f      	b.n	80020aa <routing_task+0x192>

                    default: continue;
                }
            }

            if (pkt.dst_id != mesh_id && pkt.dst_id != BROADCAST_ADDRESS) {
 800202a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800202e:	461a      	mov	r2, r3
 8002030:	4b21      	ldr	r3, [pc, #132]	@ (80020b8 <routing_task+0x1a0>)
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	429a      	cmp	r2, r3
 8002036:	f43f af73 	beq.w	8001f20 <routing_task+0x8>
 800203a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800203e:	2bff      	cmp	r3, #255	@ 0xff
 8002040:	f43f af6e 	beq.w	8001f20 <routing_task+0x8>
                // i need to forward this packet
                if (!find_in_last_packets(pkt.dst_id, pkt.msg_id)) {
 8002044:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002048:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800204c:	4611      	mov	r1, r2
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fe42 	bl	8001cd8 <find_in_last_packets>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d126      	bne.n	80020a8 <routing_task+0x190>
                    // i check if i didnt already got this packet
                    compressed_packet.dst_id = pkt.dst_id;
 800205a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800205e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                    compressed_packet.msg_id = pkt.msg_id;
 8002062:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002066:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                    memcpy(&compressed_packet.payload, pkt.payload, sizeof(pkt.payload));
 800206a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800206e:	f107 0241 	add.w	r2, r7, #65	@ 0x41
 8002072:	6810      	ldr	r0, [r2, #0]
 8002074:	6851      	ldr	r1, [r2, #4]
 8002076:	c303      	stmia	r3!, {r0, r1}
 8002078:	8912      	ldrh	r2, [r2, #8]
 800207a:	801a      	strh	r2, [r3, #0]


                    add_received_packet(&compressed_packet);
 800207c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff fe73 	bl	8001d6c <add_received_packet>
                    pkt.max_hops--;
 8002086:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800208a:	3b01      	subs	r3, #1
 800208c:	b2db      	uxtb	r3, r3
 800208e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
                    xQueueSend(tx_Queue_handle, &pkt, pdMS_TO_TICKS(100)); //forwarding
 8002092:	4b08      	ldr	r3, [pc, #32]	@ (80020b4 <routing_task+0x19c>)
 8002094:	6818      	ldr	r0, [r3, #0]
 8002096:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800209a:	2300      	movs	r3, #0
 800209c:	2264      	movs	r2, #100	@ 0x64
 800209e:	f004 fce7 	bl	8006a70 <xQueueGenericSend>
                    // i already sent this packet once
                    continue;
                }


                continue;
 80020a2:	e002      	b.n	80020aa <routing_task+0x192>
                    default: continue;
 80020a4:	bf00      	nop
 80020a6:	e73b      	b.n	8001f20 <routing_task+0x8>
                    continue;
 80020a8:	bf00      	nop
        if (xQueueReceive(rx_queue_handle, received_byte_array,portMAX_DELAY) == pdPASS) {
 80020aa:	e739      	b.n	8001f20 <routing_task+0x8>
 80020ac:	200000e0 	.word	0x200000e0
 80020b0:	20000000 	.word	0x20000000
 80020b4:	20000300 	.word	0x20000300
 80020b8:	2000030e 	.word	0x2000030e
 80020bc:	2000008c 	.word	0x2000008c
 80020c0:	200002f0 	.word	0x200002f0

080020c4 <control_next_drone>:
            }
        }
    }
}

void control_next_drone() {
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
    uint8_t temp = current_selected_drone;
 80020ca:	4b16      	ldr	r3, [pc, #88]	@ (8002124 <control_next_drone+0x60>)
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	70fb      	strb	r3, [r7, #3]

    for (int i = current_selected_drone + 1; i < MAX_NODES; ++i) {
 80020d0:	4b14      	ldr	r3, [pc, #80]	@ (8002124 <control_next_drone+0x60>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	3301      	adds	r3, #1
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	e011      	b.n	8002100 <control_next_drone+0x3c>
        if (connected_nodes[i].id != 0) {
 80020dc:	4912      	ldr	r1, [pc, #72]	@ (8002128 <control_next_drone+0x64>)
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	4613      	mov	r3, r2
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	4413      	add	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	440b      	add	r3, r1
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d004      	beq.n	80020fa <control_next_drone+0x36>
            current_selected_drone = i;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	b2da      	uxtb	r2, r3
 80020f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002124 <control_next_drone+0x60>)
 80020f6:	701a      	strb	r2, [r3, #0]
            break;
 80020f8:	e005      	b.n	8002106 <control_next_drone+0x42>
    for (int i = current_selected_drone + 1; i < MAX_NODES; ++i) {
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	3301      	adds	r3, #1
 80020fe:	607b      	str	r3, [r7, #4]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b09      	cmp	r3, #9
 8002104:	ddea      	ble.n	80020dc <control_next_drone+0x18>
        }
    }
    if (temp == current_selected_drone) {
 8002106:	4b07      	ldr	r3, [pc, #28]	@ (8002124 <control_next_drone+0x60>)
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	b2db      	uxtb	r3, r3
 800210c:	78fa      	ldrb	r2, [r7, #3]
 800210e:	429a      	cmp	r2, r3
 8002110:	d102      	bne.n	8002118 <control_next_drone+0x54>
        current_selected_drone = CURRENT_SELECTED_DRONE_THIS_DRONE;
 8002112:	4b04      	ldr	r3, [pc, #16]	@ (8002124 <control_next_drone+0x60>)
 8002114:	22ff      	movs	r2, #255	@ 0xff
 8002116:	701a      	strb	r2, [r3, #0]
    }
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	20000000 	.word	0x20000000
 8002128:	200000e8 	.word	0x200000e8

0800212c <safe_control_next_drone>:

void safe_control_next_drone() {
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
    if (xSemaphoreTake(network_data_mutex_handle, 10) == pdPASS) {
 8002130:	4b09      	ldr	r3, [pc, #36]	@ (8002158 <safe_control_next_drone+0x2c>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	210a      	movs	r1, #10
 8002136:	4618      	mov	r0, r3
 8002138:	f004 ff1c 	bl	8006f74 <xQueueSemaphoreTake>
 800213c:	4603      	mov	r3, r0
 800213e:	2b01      	cmp	r3, #1
 8002140:	d108      	bne.n	8002154 <safe_control_next_drone+0x28>
        control_next_drone();
 8002142:	f7ff ffbf 	bl	80020c4 <control_next_drone>
        xSemaphoreGive(network_data_mutex_handle);
 8002146:	4b04      	ldr	r3, [pc, #16]	@ (8002158 <safe_control_next_drone+0x2c>)
 8002148:	6818      	ldr	r0, [r3, #0]
 800214a:	2300      	movs	r3, #0
 800214c:	2200      	movs	r2, #0
 800214e:	2100      	movs	r1, #0
 8002150:	f004 fc8e 	bl	8006a70 <xQueueGenericSend>
    }
}
 8002154:	bf00      	nop
 8002156:	bd80      	pop	{r7, pc}
 8002158:	200002f0 	.word	0x200002f0

0800215c <build_forward_command>:
        log(WARNING, SYSTEM, "safe_control_myself timed out (network mutex)");
    }
}


MeshPacket *build_forward_command(MeshPacket *packet, uint8_t command) {
 800215c:	b580      	push	{r7, lr}
 800215e:	b088      	sub	sp, #32
 8002160:	af04      	add	r7, sp, #16
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	460b      	mov	r3, r1
 8002166:	70fb      	strb	r3, [r7, #3]
    uint8_t temp_address = connected_nodes[current_selected_drone].id;
 8002168:	4b10      	ldr	r3, [pc, #64]	@ (80021ac <build_forward_command+0x50>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	b2db      	uxtb	r3, r3
 800216e:	4619      	mov	r1, r3
 8002170:	4a0f      	ldr	r2, [pc, #60]	@ (80021b0 <build_forward_command+0x54>)
 8002172:	460b      	mov	r3, r1
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	440b      	add	r3, r1
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4413      	add	r3, r2
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	73fb      	strb	r3, [r7, #15]
    uint8_t packet_payload[1] = {command};
 8002180:	78fb      	ldrb	r3, [r7, #3]
 8002182:	733b      	strb	r3, [r7, #12]
    mesh_build_packet(packet,
 8002184:	4b0b      	ldr	r3, [pc, #44]	@ (80021b4 <build_forward_command+0x58>)
 8002186:	881b      	ldrh	r3, [r3, #0]
 8002188:	b2d9      	uxtb	r1, r3
 800218a:	7bfa      	ldrb	r2, [r7, #15]
 800218c:	2301      	movs	r3, #1
 800218e:	9302      	str	r3, [sp, #8]
 8002190:	f107 030c 	add.w	r3, r7, #12
 8002194:	9301      	str	r3, [sp, #4]
 8002196:	2300      	movs	r3, #0
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	2300      	movs	r3, #0
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f7ff fae1 	bl	8001764 <mesh_build_packet>
                      mesh_id,
                      temp_address,
                      0, 0, packet_payload, sizeof(packet_payload));
    return packet;
 80021a2:	687b      	ldr	r3, [r7, #4]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3710      	adds	r7, #16
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20000000 	.word	0x20000000
 80021b0:	200000e8 	.word	0x200000e8
 80021b4:	2000030e 	.word	0x2000030e

080021b8 <safe_build_forward_command>:

MeshPacket *safe_build_forward_command(MeshPacket *packet, uint8_t command) {
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	70fb      	strb	r3, [r7, #3]
    if (xSemaphoreTake(network_data_mutex_handle, 10) == pdPASS) {
 80021c4:	4b0d      	ldr	r3, [pc, #52]	@ (80021fc <safe_build_forward_command+0x44>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	210a      	movs	r1, #10
 80021ca:	4618      	mov	r0, r3
 80021cc:	f004 fed2 	bl	8006f74 <xQueueSemaphoreTake>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d106      	bne.n	80021e4 <safe_build_forward_command+0x2c>
        return build_forward_command(packet, command);
 80021d6:	78fb      	ldrb	r3, [r7, #3]
 80021d8:	4619      	mov	r1, r3
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7ff ffbe 	bl	800215c <build_forward_command>
 80021e0:	4603      	mov	r3, r0
 80021e2:	e006      	b.n	80021f2 <safe_build_forward_command+0x3a>
    } else {
        log(WARNING, SYSTEM, "safe_build_forward_command timed out (network mutex)");
 80021e4:	4a06      	ldr	r2, [pc, #24]	@ (8002200 <safe_build_forward_command+0x48>)
 80021e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80021ea:	2004      	movs	r0, #4
 80021ec:	f000 f866 	bl	80022bc <log>
        return NULL;
 80021f0:	2300      	movs	r3, #0
    }
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	200002f0 	.word	0x200002f0
 8002200:	0800a8ac 	.word	0x0800a8ac

08002204 <safe_updateRSSI_in_connected_nodes>:

void safe_updateRSSI_in_connected_nodes(MeshPacket *packet) {
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
    uint8_t source_node_local_index = find_node_safe(packet->src_id, network_data_mutex_handle);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	78db      	ldrb	r3, [r3, #3]
 8002210:	4a14      	ldr	r2, [pc, #80]	@ (8002264 <safe_updateRSSI_in_connected_nodes+0x60>)
 8002212:	6812      	ldr	r2, [r2, #0]
 8002214:	4611      	mov	r1, r2
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff fcec 	bl	8001bf4 <find_node_safe>
 800221c:	4603      	mov	r3, r0
 800221e:	73fb      	strb	r3, [r7, #15]
    if (source_node_local_index > -1) {
        if (xSemaphoreTake(network_data_mutex_handle, 10) == pdPASS) {
 8002220:	4b10      	ldr	r3, [pc, #64]	@ (8002264 <safe_updateRSSI_in_connected_nodes+0x60>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	210a      	movs	r1, #10
 8002226:	4618      	mov	r0, r3
 8002228:	f004 fea4 	bl	8006f74 <xQueueSemaphoreTake>
 800222c:	4603      	mov	r3, r0
 800222e:	2b01      	cmp	r3, #1
 8002230:	d113      	bne.n	800225a <safe_updateRSSI_in_connected_nodes+0x56>
            connected_nodes[source_node_local_index].rssi = packet->rssi;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8002238:	7bfa      	ldrb	r2, [r7, #15]
 800223a:	4618      	mov	r0, r3
 800223c:	490a      	ldr	r1, [pc, #40]	@ (8002268 <safe_updateRSSI_in_connected_nodes+0x64>)
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	440b      	add	r3, r1
 8002248:	3304      	adds	r3, #4
 800224a:	6018      	str	r0, [r3, #0]

            xSemaphoreGive(network_data_mutex_handle);
 800224c:	4b05      	ldr	r3, [pc, #20]	@ (8002264 <safe_updateRSSI_in_connected_nodes+0x60>)
 800224e:	6818      	ldr	r0, [r3, #0]
 8002250:	2300      	movs	r3, #0
 8002252:	2200      	movs	r2, #0
 8002254:	2100      	movs	r1, #0
 8002256:	f004 fc0b 	bl	8006a70 <xQueueGenericSend>
        }
    }
}
 800225a:	bf00      	nop
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	200002f0 	.word	0x200002f0
 8002268:	200000e8 	.word	0x200000e8

0800226c <build_ack>:

void build_ack(MeshPacket *packet) {
 800226c:	b580      	push	{r7, lr}
 800226e:	b088      	sub	sp, #32
 8002270:	af04      	add	r7, sp, #16
 8002272:	6078      	str	r0, [r7, #4]
    uint8_t ack_payload[1] = {ACKNOWLEDGE};
 8002274:	230a      	movs	r3, #10
 8002276:	733b      	strb	r3, [r7, #12]
    mesh_build_packet(&packet, mesh_id, packet->src_id, 0, 0, ack_payload, sizeof(ack_payload));
 8002278:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <build_ack+0x34>)
 800227a:	881b      	ldrh	r3, [r3, #0]
 800227c:	b2d9      	uxtb	r1, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	78da      	ldrb	r2, [r3, #3]
 8002282:	1d38      	adds	r0, r7, #4
 8002284:	2301      	movs	r3, #1
 8002286:	9302      	str	r3, [sp, #8]
 8002288:	f107 030c 	add.w	r3, r7, #12
 800228c:	9301      	str	r3, [sp, #4]
 800228e:	2300      	movs	r3, #0
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2300      	movs	r3, #0
 8002294:	f7ff fa66 	bl	8001764 <mesh_build_packet>
}
 8002298:	bf00      	nop
 800229a:	3710      	adds	r7, #16
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	2000030e 	.word	0x2000030e

080022a4 <logger_init>:
#include <stdio.h>
#include <string.h>
SemaphoreHandle_t uart3_mutex_handle = NULL;
uint32_t log_control_mask = 0x00;

void logger_init() {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
    uart3_mutex_handle = xSemaphoreCreateMutex();
 80022a8:	2001      	movs	r0, #1
 80022aa:	f004 fbc8 	bl	8006a3e <xQueueCreateMutex>
 80022ae:	4603      	mov	r3, r0
 80022b0:	4a01      	ldr	r2, [pc, #4]	@ (80022b8 <logger_init+0x14>)
 80022b2:	6013      	str	r3, [r2, #0]

    if (uart3_mutex_handle == NULL) {
        //TODO : handle error
    }
}
 80022b4:	bf00      	nop
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	200002f8 	.word	0x200002f8

080022bc <log>:

void log(LOG_SEVERITY severity, LOG_CATEGORY category, const char *msg) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	b0a8      	sub	sp, #160	@ 0xa0
 80022c0:	af02      	add	r7, sp, #8
 80022c2:	4603      	mov	r3, r0
 80022c4:	603a      	str	r2, [r7, #0]
 80022c6:	71fb      	strb	r3, [r7, #7]
 80022c8:	460b      	mov	r3, r1
 80022ca:	80bb      	strh	r3, [r7, #4]
    const char *severity_str = GetSeverityString(severity);
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	4618      	mov	r0, r3
 80022d0:	f000 f88e 	bl	80023f0 <GetSeverityString>
 80022d4:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    const char *category_str = GetCategoryString(category);
 80022d8:	88bb      	ldrh	r3, [r7, #4]
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 f8bc 	bl	8002458 <GetCategoryString>
 80022e0:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    char log_buffer[LOG_BUFFER_SIZE];

    uint32_t msg_mask = (uint32_t) severity | (uint32_t) category;
 80022e4:	79fa      	ldrb	r2, [r7, #7]
 80022e6:	88bb      	ldrh	r3, [r7, #4]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c


    if (msg_mask & log_control_mask == 0) {
 80022ee:	4b14      	ldr	r3, [pc, #80]	@ (8002340 <log+0x84>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	bf0c      	ite	eq
 80022f6:	2301      	moveq	r3, #1
 80022f8:	2300      	movne	r3, #0
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	461a      	mov	r2, r3
 80022fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002302:	4013      	ands	r3, r2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d017      	beq.n	8002338 <log+0x7c>

        int len = snprintf(
 8002308:	f107 0008 	add.w	r0, r7, #8
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	9301      	str	r3, [sp, #4]
 8002310:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002314:	9300      	str	r3, [sp, #0]
 8002316:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800231a:	4a0a      	ldr	r2, [pc, #40]	@ (8002344 <log+0x88>)
 800231c:	2180      	movs	r1, #128	@ 0x80
 800231e:	f007 faa3 	bl	8009868 <sniprintf>
 8002322:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
        "[%s] [%s] %s\r\n",                  // The complete, easy-to-read format string
        severity_str,                        // Arg 1: Severity string
        category_str,                        // Arg 2: Category string
        msg                                  // Arg 3: The actual log message
    );
        uart3_transmit_safe((uint8_t*)log_buffer, (uint16_t)len);
 8002326:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800232a:	b29a      	uxth	r2, r3
 800232c:	f107 0308 	add.w	r3, r7, #8
 8002330:	4611      	mov	r1, r2
 8002332:	4618      	mov	r0, r3
 8002334:	f000 f808 	bl	8002348 <uart3_transmit_safe>

    }
}
 8002338:	bf00      	nop
 800233a:	3798      	adds	r7, #152	@ 0x98
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	200002fc 	.word	0x200002fc
 8002344:	0800a8e4 	.word	0x0800a8e4

08002348 <uart3_transmit_safe>:


void uart3_transmit_safe(uint8_t *buffer, uint16_t len) {
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	460b      	mov	r3, r1
 8002352:	807b      	strh	r3, [r7, #2]
    if (len == 0) return;
 8002354:	887b      	ldrh	r3, [r7, #2]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d026      	beq.n	80023a8 <uart3_transmit_safe+0x60>

    if (xSemaphoreTake(uart3_mutex_handle, UART_MUTEX_TIMEOUT_MS) == pdTRUE) {
 800235a:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <uart3_transmit_safe+0x68>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002362:	4618      	mov	r0, r3
 8002364:	f004 fe06 	bl	8006f74 <xQueueSemaphoreTake>
 8002368:	4603      	mov	r3, r0
 800236a:	2b01      	cmp	r3, #1
 800236c:	d11d      	bne.n	80023aa <uart3_transmit_safe+0x62>
        uart3_dma_busy = pdTRUE;
 800236e:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <uart3_transmit_safe+0x6c>)
 8002370:	2201      	movs	r2, #1
 8002372:	701a      	strb	r2, [r3, #0]

        HAL_UART_Transmit_DMA(&huart3, buffer, len);
 8002374:	887b      	ldrh	r3, [r7, #2]
 8002376:	461a      	mov	r2, r3
 8002378:	6879      	ldr	r1, [r7, #4]
 800237a:	480f      	ldr	r0, [pc, #60]	@ (80023b8 <uart3_transmit_safe+0x70>)
 800237c:	f003 f9c6 	bl	800570c <HAL_UART_Transmit_DMA>

        while (uart3_dma_busy != pdTRUE) {
 8002380:	e002      	b.n	8002388 <uart3_transmit_safe+0x40>
            vTaskDelay(1);
 8002382:	2001      	movs	r0, #1
 8002384:	f005 fabc 	bl	8007900 <vTaskDelay>
        while (uart3_dma_busy != pdTRUE) {
 8002388:	4b0a      	ldr	r3, [pc, #40]	@ (80023b4 <uart3_transmit_safe+0x6c>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	b2db      	uxtb	r3, r3
 800238e:	f083 0301 	eor.w	r3, r3, #1
 8002392:	b2db      	uxtb	r3, r3
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1f4      	bne.n	8002382 <uart3_transmit_safe+0x3a>
        }

        xSemaphoreGive(uart3_mutex_handle);
 8002398:	4b05      	ldr	r3, [pc, #20]	@ (80023b0 <uart3_transmit_safe+0x68>)
 800239a:	6818      	ldr	r0, [r3, #0]
 800239c:	2300      	movs	r3, #0
 800239e:	2200      	movs	r2, #0
 80023a0:	2100      	movs	r1, #0
 80023a2:	f004 fb65 	bl	8006a70 <xQueueGenericSend>
 80023a6:	e000      	b.n	80023aa <uart3_transmit_safe+0x62>
    if (len == 0) return;
 80023a8:	bf00      	nop
    }
}
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	200002f8 	.word	0x200002f8
 80023b4:	2000030d 	.word	0x2000030d
 80023b8:	200003b0 	.word	0x200003b0

080023bc <_write>:
    uart3_transmit_safe(&data, 1);

    return ch;
}

int _write(int file, char *ptr, int len) {
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
    if (file == 1 || file == 2) {
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d002      	beq.n	80023d4 <_write+0x18>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d107      	bne.n	80023e4 <_write+0x28>
        uart3_transmit_safe((uint8_t *) ptr, len);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	4619      	mov	r1, r3
 80023da:	68b8      	ldr	r0, [r7, #8]
 80023dc:	f7ff ffb4 	bl	8002348 <uart3_transmit_safe>

        return len;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	e001      	b.n	80023e8 <_write+0x2c>
    }

    return -1;
 80023e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <GetSeverityString>:


const char *GetSeverityString(LOG_SEVERITY severity) {
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
    switch (severity) {
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	3b01      	subs	r3, #1
 80023fe:	2b07      	cmp	r3, #7
 8002400:	d81a      	bhi.n	8002438 <GetSeverityString+0x48>
 8002402:	a201      	add	r2, pc, #4	@ (adr r2, 8002408 <GetSeverityString+0x18>)
 8002404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002408:	08002429 	.word	0x08002429
 800240c:	0800242d 	.word	0x0800242d
 8002410:	08002439 	.word	0x08002439
 8002414:	08002431 	.word	0x08002431
 8002418:	08002439 	.word	0x08002439
 800241c:	08002439 	.word	0x08002439
 8002420:	08002439 	.word	0x08002439
 8002424:	08002435 	.word	0x08002435
        case INFO:
            return "INFO";
 8002428:	4b06      	ldr	r3, [pc, #24]	@ (8002444 <GetSeverityString+0x54>)
 800242a:	e006      	b.n	800243a <GetSeverityString+0x4a>
        case _DEBUG:
            return "DEBUG";
 800242c:	4b06      	ldr	r3, [pc, #24]	@ (8002448 <GetSeverityString+0x58>)
 800242e:	e004      	b.n	800243a <GetSeverityString+0x4a>
        case WARNING:
            return "WARNING";
 8002430:	4b06      	ldr	r3, [pc, #24]	@ (800244c <GetSeverityString+0x5c>)
 8002432:	e002      	b.n	800243a <GetSeverityString+0x4a>
        case FATAL:
            return "FATAL";
 8002434:	4b06      	ldr	r3, [pc, #24]	@ (8002450 <GetSeverityString+0x60>)
 8002436:	e000      	b.n	800243a <GetSeverityString+0x4a>
        default:
            return "UNKNOWN SEVERITY"; // Handle unexpected or uninitialized values
 8002438:	4b06      	ldr	r3, [pc, #24]	@ (8002454 <GetSeverityString+0x64>)
    }
}
 800243a:	4618      	mov	r0, r3
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr
 8002444:	0800a8f4 	.word	0x0800a8f4
 8002448:	0800a8fc 	.word	0x0800a8fc
 800244c:	0800a904 	.word	0x0800a904
 8002450:	0800a90c 	.word	0x0800a90c
 8002454:	0800a914 	.word	0x0800a914

08002458 <GetCategoryString>:


const char *GetCategoryString(LOG_CATEGORY category) {
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	80fb      	strh	r3, [r7, #6]
    switch (category) {
 8002462:	88fb      	ldrh	r3, [r7, #6]
 8002464:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002468:	d015      	beq.n	8002496 <GetCategoryString+0x3e>
 800246a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800246e:	dc14      	bgt.n	800249a <GetCategoryString+0x42>
 8002470:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002474:	d00d      	beq.n	8002492 <GetCategoryString+0x3a>
 8002476:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800247a:	dc0e      	bgt.n	800249a <GetCategoryString+0x42>
 800247c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002480:	d003      	beq.n	800248a <GetCategoryString+0x32>
 8002482:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002486:	d002      	beq.n	800248e <GetCategoryString+0x36>
 8002488:	e007      	b.n	800249a <GetCategoryString+0x42>
        case MESH:
            return "MESH";
 800248a:	4b07      	ldr	r3, [pc, #28]	@ (80024a8 <GetCategoryString+0x50>)
 800248c:	e006      	b.n	800249c <GetCategoryString+0x44>
        case SYSTEM:
            return "SYSTEM";
 800248e:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <GetCategoryString+0x54>)
 8002490:	e004      	b.n	800249c <GetCategoryString+0x44>
        case DRONE:
            return "DRONE";
 8002492:	4b07      	ldr	r3, [pc, #28]	@ (80024b0 <GetCategoryString+0x58>)
 8002494:	e002      	b.n	800249c <GetCategoryString+0x44>
        case LORA:
            return "LORA";
 8002496:	4b07      	ldr	r3, [pc, #28]	@ (80024b4 <GetCategoryString+0x5c>)
 8002498:	e000      	b.n	800249c <GetCategoryString+0x44>
        default:
            return "UNKNOWN CATEGORY"; // Handle unexpected values
 800249a:	4b07      	ldr	r3, [pc, #28]	@ (80024b8 <GetCategoryString+0x60>)
    }
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bc80      	pop	{r7}
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	0800a928 	.word	0x0800a928
 80024ac:	0800a930 	.word	0x0800a930
 80024b0:	0800a938 	.word	0x0800a938
 80024b4:	0800a940 	.word	0x0800a940
 80024b8:	0800a948 	.word	0x0800a948

080024bc <TX_Queue_init>:
 * The queue is used by tasks to enqueue packets for transmission over LoRa.
 *
 * @return Handle to the created queue, or NULL if creation failed.
 */

QueueHandle_t TX_Queue_init(void) {
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
    tx_Queue_handle = xQueueCreate(10, sizeof(MeshPacket));
 80024c0:	2200      	movs	r2, #0
 80024c2:	2116      	movs	r1, #22
 80024c4:	200a      	movs	r0, #10
 80024c6:	f004 fa42 	bl	800694e <xQueueGenericCreate>
 80024ca:	4603      	mov	r3, r0
 80024cc:	4a07      	ldr	r2, [pc, #28]	@ (80024ec <TX_Queue_init+0x30>)
 80024ce:	6013      	str	r3, [r2, #0]
    if (!tx_Queue_handle) {
 80024d0:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <TX_Queue_init+0x30>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d105      	bne.n	80024e4 <TX_Queue_init+0x28>
       log(FATAL,SYSTEM,"Could not create TX Queue ");
 80024d8:	4a05      	ldr	r2, [pc, #20]	@ (80024f0 <TX_Queue_init+0x34>)
 80024da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024de:	2008      	movs	r0, #8
 80024e0:	f7ff feec 	bl	80022bc <log>
    }
    return tx_Queue_handle;
 80024e4:	4b01      	ldr	r3, [pc, #4]	@ (80024ec <TX_Queue_init+0x30>)
 80024e6:	681b      	ldr	r3, [r3, #0]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	20000300 	.word	0x20000300
 80024f0:	0800a95c 	.word	0x0800a95c

080024f4 <LoRa_transmit_safe>:
 *
 * @return Transmission status (non-zero on success).
 */

uint8_t LoRa_transmit_safe(LoRa *lora, uint8_t *data, uint8_t length, uint16_t timeout,
                           SemaphoreHandle_t lora_mutex_handle) {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	4611      	mov	r1, r2
 8002500:	461a      	mov	r2, r3
 8002502:	460b      	mov	r3, r1
 8002504:	71fb      	strb	r3, [r7, #7]
 8002506:	4613      	mov	r3, r2
 8002508:	80bb      	strh	r3, [r7, #4]
    uint8_t status = 0;
 800250a:	2300      	movs	r3, #0
 800250c:	75fb      	strb	r3, [r7, #23]


    if (xSemaphoreTake(lora_mutex_handle, portMAX_DELAY) == pdTRUE) {
 800250e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002512:	6a38      	ldr	r0, [r7, #32]
 8002514:	f004 fd2e 	bl	8006f74 <xQueueSemaphoreTake>
 8002518:	4603      	mov	r3, r0
 800251a:	2b01      	cmp	r3, #1
 800251c:	d10d      	bne.n	800253a <LoRa_transmit_safe+0x46>
        status = LoRa_transmit(lora, data, length, timeout);
 800251e:	88bb      	ldrh	r3, [r7, #4]
 8002520:	79fa      	ldrb	r2, [r7, #7]
 8002522:	68b9      	ldr	r1, [r7, #8]
 8002524:	68f8      	ldr	r0, [r7, #12]
 8002526:	f7fe ff09 	bl	800133c <LoRa_transmit>
 800252a:	4603      	mov	r3, r0
 800252c:	75fb      	strb	r3, [r7, #23]
        xSemaphoreGive(lora_mutex_handle);
 800252e:	2300      	movs	r3, #0
 8002530:	2200      	movs	r2, #0
 8002532:	2100      	movs	r1, #0
 8002534:	6a38      	ldr	r0, [r7, #32]
 8002536:	f004 fa9b 	bl	8006a70 <xQueueGenericSend>
    }

    return status;
 800253a:	7dfb      	ldrb	r3, [r7, #23]
}
 800253c:	4618      	mov	r0, r3
 800253e:	3718      	adds	r7, #24
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <xTX_task>:
 * acknowledgment tracking and deduplication.
 *
 * @param args Unused.
 */

void xTX_task(void *args) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b090      	sub	sp, #64	@ 0x40
 8002548:	af02      	add	r7, sp, #8
 800254a:	6078      	str	r0, [r7, #4]
    MeshPacket packet_from_queue;
    CompressedPacket compressed_packet_from_queue;

    for (;;) {
        if (xQueueReceive(tx_Queue_handle, &packet_from_queue,portMAX_DELAY) == pdTRUE) {
 800254c:	4b28      	ldr	r3, [pc, #160]	@ (80025f0 <xTX_task+0xac>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f107 0120 	add.w	r1, r7, #32
 8002554:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002558:	4618      	mov	r0, r3
 800255a:	f004 fc29 	bl	8006db0 <xQueueReceive>
 800255e:	4603      	mov	r3, r0
 8002560:	2b01      	cmp	r3, #1
 8002562:	d1f3      	bne.n	800254c <xTX_task+0x8>
            packet_from_queue.msg_id = get_global_msg_id();
 8002564:	f7ff fbf2 	bl	8001d4c <get_global_msg_id>
 8002568:	4603      	mov	r3, r0
 800256a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if (LoRa_transmit_safe(
 800256e:	4b21      	ldr	r3, [pc, #132]	@ (80025f4 <xTX_task+0xb0>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f107 0120 	add.w	r1, r7, #32
 8002576:	9300      	str	r3, [sp, #0]
 8002578:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800257c:	2216      	movs	r2, #22
 800257e:	481e      	ldr	r0, [pc, #120]	@ (80025f8 <xTX_task+0xb4>)
 8002580:	f7ff ffb8 	bl	80024f4 <LoRa_transmit_safe>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d0e0      	beq.n	800254c <xTX_task+0x8>
                2000,
                lora_mutex_handle


            )) {
                uint8_t index_of_found_packet_sent = find_in_last_packets(
 800258a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800258e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002592:	4611      	mov	r1, r2
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff fb9f 	bl	8001cd8 <find_in_last_packets>
 800259a:	4603      	mov	r3, r0
 800259c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                    }


                } else {
                    // its already in sent packets
                    if (xSemaphoreTake(network_data_mutex_handle, pdMS_TO_TICKS(20))) {
 80025a0:	4b16      	ldr	r3, [pc, #88]	@ (80025fc <xTX_task+0xb8>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2114      	movs	r1, #20
 80025a6:	4618      	mov	r0, r3
 80025a8:	f004 fce4 	bl	8006f74 <xQueueSemaphoreTake>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d016      	beq.n	80025e0 <xTX_task+0x9c>
                        last_packets_sent[index_of_found_packet_sent].retries_count = packet_from_queue.retry_count-1;
 80025b2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80025b6:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80025ba:	3b01      	subs	r3, #1
 80025bc:	b2d8      	uxtb	r0, r3
 80025be:	4910      	ldr	r1, [pc, #64]	@ (8002600 <xTX_task+0xbc>)
 80025c0:	4613      	mov	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4413      	add	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	440b      	add	r3, r1
 80025ca:	3303      	adds	r3, #3
 80025cc:	4602      	mov	r2, r0
 80025ce:	701a      	strb	r2, [r3, #0]
                        xSemaphoreGive(network_data_mutex_handle);
 80025d0:	4b0a      	ldr	r3, [pc, #40]	@ (80025fc <xTX_task+0xb8>)
 80025d2:	6818      	ldr	r0, [r3, #0]
 80025d4:	2300      	movs	r3, #0
 80025d6:	2200      	movs	r2, #0
 80025d8:	2100      	movs	r1, #0
 80025da:	f004 fa49 	bl	8006a70 <xQueueGenericSend>
 80025de:	e7b5      	b.n	800254c <xTX_task+0x8>
                    }else {
                        log(WARNING,SYSTEM,"xTX task : : Could not get network mutex ");
 80025e0:	4a08      	ldr	r2, [pc, #32]	@ (8002604 <xTX_task+0xc0>)
 80025e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025e6:	2004      	movs	r0, #4
 80025e8:	f7ff fe68 	bl	80022bc <log>
        if (xQueueReceive(tx_Queue_handle, &packet_from_queue,portMAX_DELAY) == pdTRUE) {
 80025ec:	e7ae      	b.n	800254c <xTX_task+0x8>
 80025ee:	bf00      	nop
 80025f0:	20000300 	.word	0x20000300
 80025f4:	200000dc 	.word	0x200000dc
 80025f8:	200000b0 	.word	0x200000b0
 80025fc:	200002f0 	.word	0x200002f0
 8002600:	20000228 	.word	0x20000228
 8002604:	0800a978 	.word	0x0800a978

08002608 <flags_init>:
SemaphoreHandle_t get_flags_mutex(void) {
    return flags_mutex;
}

// Initialize the flags system
void flags_init(void) {
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
    // Create mutex
    flags_mutex = xSemaphoreCreateMutex();
 800260c:	2001      	movs	r0, #1
 800260e:	f004 fa16 	bl	8006a3e <xQueueCreateMutex>
 8002612:	4603      	mov	r3, r0
 8002614:	4a06      	ldr	r2, [pc, #24]	@ (8002630 <flags_init+0x28>)
 8002616:	6013      	str	r3, [r2, #0]
        // Handle failure (out of memory)
        // Could assert or halt
    }

    // Initialize all flags to false
    flags_instance.broadcasting = false;
 8002618:	4b06      	ldr	r3, [pc, #24]	@ (8002634 <flags_init+0x2c>)
 800261a:	2200      	movs	r2, #0
 800261c:	701a      	strb	r2, [r3, #0]
    flags_instance.connected = false;
 800261e:	4b05      	ldr	r3, [pc, #20]	@ (8002634 <flags_init+0x2c>)
 8002620:	2200      	movs	r2, #0
 8002622:	705a      	strb	r2, [r3, #1]
    flags_instance.reply_pending = false;
 8002624:	4b03      	ldr	r3, [pc, #12]	@ (8002634 <flags_init+0x2c>)
 8002626:	2200      	movs	r2, #0
 8002628:	709a      	strb	r2, [r3, #2]
}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	20000308 	.word	0x20000308
 8002634:	20000304 	.word	0x20000304

08002638 <get_unique_id_part>:
//
// Created by royivri on 11/8/25.
//

#include "id.h"
inline uint32_t get_unique_id_part(uint8_t index) {
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	71fb      	strb	r3, [r7, #7]
    return *((uint32_t *)(UNIQUE_ID_BASE + (index * 4)));
 8002642:	79fb      	ldrb	r3, [r7, #7]
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800264a:	f6a3 0318 	subw	r3, r3, #2072	@ 0x818
 800264e:	681b      	ldr	r3, [r3, #0]

}
 8002650:	4618      	mov	r0, r3
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
	...

0800265c <node_id_init>:



uint16_t mesh_id;

void node_id_init(void) {
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
    uint32_t id0 = get_unique_id_part(0);
 8002662:	2000      	movs	r0, #0
 8002664:	f7ff ffe8 	bl	8002638 <get_unique_id_part>
 8002668:	60f8      	str	r0, [r7, #12]
    uint32_t id1 = get_unique_id_part(1);
 800266a:	2001      	movs	r0, #1
 800266c:	f7ff ffe4 	bl	8002638 <get_unique_id_part>
 8002670:	60b8      	str	r0, [r7, #8]
    uint32_t id2 = get_unique_id_part(2);
 8002672:	2002      	movs	r0, #2
 8002674:	f7ff ffe0 	bl	8002638 <get_unique_id_part>
 8002678:	6078      	str	r0, [r7, #4]

    mesh_id = (uint16_t)((id0 ^ id1 ^ id2) & 0xFFFF);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	b29a      	uxth	r2, r3
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	b29b      	uxth	r3, r3
 8002682:	4053      	eors	r3, r2
 8002684:	b29a      	uxth	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	b29b      	uxth	r3, r3
 800268a:	4053      	eors	r3, r2
 800268c:	b29a      	uxth	r2, r3
 800268e:	4b03      	ldr	r3, [pc, #12]	@ (800269c <node_id_init+0x40>)
 8002690:	801a      	strh	r2, [r3, #0]
 8002692:	bf00      	nop
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	2000030e 	.word	0x2000030e

080026a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026a6:	f000 fe33 	bl	8003310 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026aa:	f000 f8b3 	bl	8002814 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026ae:	f000 f9a5 	bl	80029fc <MX_GPIO_Init>
  MX_DMA_Init();
 80026b2:	f000 f975 	bl	80029a0 <MX_DMA_Init>
  MX_SPI2_Init();
 80026b6:	f000 f8e9 	bl	800288c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80026ba:	f000 f91d 	bl	80028f8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80026be:	f000 f945 	bl	800294c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */


    flags_init();
 80026c2:	f7ff ffa1 	bl	8002608 <flags_init>
    node_id_init();
 80026c6:	f7ff ffc9 	bl	800265c <node_id_init>
    RX_Queue_init();
 80026ca:	f7ff f96b 	bl	80019a4 <RX_Queue_init>
    TX_Queue_init();
 80026ce:	f7ff fef5 	bl	80024bc <TX_Queue_init>
    Command_Queue_init();
 80026d2:	f7fe f933 	bl	800093c <Command_Queue_init>
    LoRa_Startup();
 80026d6:	f7fe ffbb 	bl	8001650 <LoRa_Startup>
    network_data_init();
 80026da:	f7ff f9e9 	bl	8001ab0 <network_data_init>
    Drone_link_init();
 80026de:	f7fe f98f 	bl	8000a00 <Drone_link_init>
    logger_init();
 80026e2:	f7ff fddf 	bl	80022a4 <logger_init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80026e6:	f003 fe73 	bl	80063d0 <osKernelInitialize>
    /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80026ea:	4a36      	ldr	r2, [pc, #216]	@ (80027c4 <main+0x124>)
 80026ec:	2100      	movs	r1, #0
 80026ee:	4836      	ldr	r0, [pc, #216]	@ (80027c8 <main+0x128>)
 80026f0:	f003 feb6 	bl	8006460 <osThreadNew>
 80026f4:	4603      	mov	r3, r0
 80026f6:	4a35      	ldr	r2, [pc, #212]	@ (80027cc <main+0x12c>)
 80026f8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */


        bool tasks_created_successfully =false;
 80026fa:	2300      	movs	r3, #0
 80026fc:	71fb      	strb	r3, [r7, #7]

        tasks_created_successfully = xTaskCreate(xRX_Task, "RX_Task", configMINIMAL_STACK_SIZE, 0, 6, &rxTaskHandle);
 80026fe:	4b34      	ldr	r3, [pc, #208]	@ (80027d0 <main+0x130>)
 8002700:	9301      	str	r3, [sp, #4]
 8002702:	2306      	movs	r3, #6
 8002704:	9300      	str	r3, [sp, #0]
 8002706:	2300      	movs	r3, #0
 8002708:	2280      	movs	r2, #128	@ 0x80
 800270a:	4932      	ldr	r1, [pc, #200]	@ (80027d4 <main+0x134>)
 800270c:	4832      	ldr	r0, [pc, #200]	@ (80027d8 <main+0x138>)
 800270e:	f004 ff25 	bl	800755c <xTaskCreate>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	bf14      	ite	ne
 8002718:	2301      	movne	r3, #1
 800271a:	2300      	moveq	r3, #0
 800271c:	71fb      	strb	r3, [r7, #7]
        tasks_created_successfully = xTaskCreate(routing_task, "Routing_Task", configMINIMAL_STACK_SIZE, 0, 5,
 800271e:	4b2f      	ldr	r3, [pc, #188]	@ (80027dc <main+0x13c>)
 8002720:	9301      	str	r3, [sp, #4]
 8002722:	2305      	movs	r3, #5
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	2300      	movs	r3, #0
 8002728:	2280      	movs	r2, #128	@ 0x80
 800272a:	492d      	ldr	r1, [pc, #180]	@ (80027e0 <main+0x140>)
 800272c:	482d      	ldr	r0, [pc, #180]	@ (80027e4 <main+0x144>)
 800272e:	f004 ff15 	bl	800755c <xTaskCreate>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	bf14      	ite	ne
 8002738:	2301      	movne	r3, #1
 800273a:	2300      	moveq	r3, #0
 800273c:	71fb      	strb	r3, [r7, #7]
                                                    &routingTaskHandle);
        tasks_created_successfully = xTaskCreate(xPing_task, "Ping Task", 500, 0, 5, &pingTaskHandle);
 800273e:	4b2a      	ldr	r3, [pc, #168]	@ (80027e8 <main+0x148>)
 8002740:	9301      	str	r3, [sp, #4]
 8002742:	2305      	movs	r3, #5
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	2300      	movs	r3, #0
 8002748:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800274c:	4927      	ldr	r1, [pc, #156]	@ (80027ec <main+0x14c>)
 800274e:	4828      	ldr	r0, [pc, #160]	@ (80027f0 <main+0x150>)
 8002750:	f004 ff04 	bl	800755c <xTaskCreate>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	bf14      	ite	ne
 800275a:	2301      	movne	r3, #1
 800275c:	2300      	moveq	r3, #0
 800275e:	71fb      	strb	r3, [r7, #7]
        tasks_created_successfully = xTaskCreate(xTX_task, "TX_Task", 500, 0, 5, &txTaskHandle);
 8002760:	4b24      	ldr	r3, [pc, #144]	@ (80027f4 <main+0x154>)
 8002762:	9301      	str	r3, [sp, #4]
 8002764:	2305      	movs	r3, #5
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	2300      	movs	r3, #0
 800276a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800276e:	4922      	ldr	r1, [pc, #136]	@ (80027f8 <main+0x158>)
 8002770:	4822      	ldr	r0, [pc, #136]	@ (80027fc <main+0x15c>)
 8002772:	f004 fef3 	bl	800755c <xTaskCreate>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	bf14      	ite	ne
 800277c:	2301      	movne	r3, #1
 800277e:	2300      	moveq	r3, #0
 8002780:	71fb      	strb	r3, [r7, #7]
        tasks_created_successfully = xTaskCreate(xDrone_link_task, "Drone_Link_Task", 300, 0, 5, &drone_linkTaskHandle);
 8002782:	4b1f      	ldr	r3, [pc, #124]	@ (8002800 <main+0x160>)
 8002784:	9301      	str	r3, [sp, #4]
 8002786:	2305      	movs	r3, #5
 8002788:	9300      	str	r3, [sp, #0]
 800278a:	2300      	movs	r3, #0
 800278c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002790:	491c      	ldr	r1, [pc, #112]	@ (8002804 <main+0x164>)
 8002792:	481d      	ldr	r0, [pc, #116]	@ (8002808 <main+0x168>)
 8002794:	f004 fee2 	bl	800755c <xTaskCreate>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	bf14      	ite	ne
 800279e:	2301      	movne	r3, #1
 80027a0:	2300      	moveq	r3, #0
 80027a2:	71fb      	strb	r3, [r7, #7]
        log(INFO,SYSTEM,tasks_created_successfully ? "all Tasks created successfully" : "a task did not create successfully");
 80027a4:	79fb      	ldrb	r3, [r7, #7]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <main+0x10e>
 80027aa:	4b18      	ldr	r3, [pc, #96]	@ (800280c <main+0x16c>)
 80027ac:	e000      	b.n	80027b0 <main+0x110>
 80027ae:	4b18      	ldr	r3, [pc, #96]	@ (8002810 <main+0x170>)
 80027b0:	461a      	mov	r2, r3
 80027b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027b6:	2001      	movs	r0, #1
 80027b8:	f7ff fd80 	bl	80022bc <log>
  /* USER CODE BEGIN RTOS_EVENTS */
    /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80027bc:	f003 fe2a 	bl	8006414 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    while (1) {
 80027c0:	bf00      	nop
 80027c2:	e7fd      	b.n	80027c0 <main+0x120>
 80027c4:	0800aa48 	.word	0x0800aa48
 80027c8:	08002c51 	.word	0x08002c51
 80027cc:	200004c4 	.word	0x200004c4
 80027d0:	200004c8 	.word	0x200004c8
 80027d4:	0800a9b0 	.word	0x0800a9b0
 80027d8:	08001a2d 	.word	0x08001a2d
 80027dc:	200004d0 	.word	0x200004d0
 80027e0:	0800a9b8 	.word	0x0800a9b8
 80027e4:	08001f19 	.word	0x08001f19
 80027e8:	200004d4 	.word	0x200004d4
 80027ec:	0800a9c8 	.word	0x0800a9c8
 80027f0:	08001869 	.word	0x08001869
 80027f4:	200004cc 	.word	0x200004cc
 80027f8:	0800a9d4 	.word	0x0800a9d4
 80027fc:	08002545 	.word	0x08002545
 8002800:	200004d8 	.word	0x200004d8
 8002804:	0800a9dc 	.word	0x0800a9dc
 8002808:	08000a29 	.word	0x08000a29
 800280c:	0800a9ec 	.word	0x0800a9ec
 8002810:	0800aa0c 	.word	0x0800aa0c

08002814 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b090      	sub	sp, #64	@ 0x40
 8002818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800281a:	f107 0318 	add.w	r3, r7, #24
 800281e:	2228      	movs	r2, #40	@ 0x28
 8002820:	2100      	movs	r1, #0
 8002822:	4618      	mov	r0, r3
 8002824:	f007 f92e 	bl	8009a84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002828:	1d3b      	adds	r3, r7, #4
 800282a:	2200      	movs	r2, #0
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	605a      	str	r2, [r3, #4]
 8002830:	609a      	str	r2, [r3, #8]
 8002832:	60da      	str	r2, [r3, #12]
 8002834:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002836:	2302      	movs	r3, #2
 8002838:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800283a:	2301      	movs	r3, #1
 800283c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800283e:	2310      	movs	r3, #16
 8002840:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002842:	2300      	movs	r3, #0
 8002844:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002846:	f107 0318 	add.w	r3, r7, #24
 800284a:	4618      	mov	r0, r3
 800284c:	f001 faec 	bl	8003e28 <HAL_RCC_OscConfig>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8002856:	f000 fa1d 	bl	8002c94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800285a:	230f      	movs	r3, #15
 800285c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800285e:	2300      	movs	r3, #0
 8002860:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002866:	2300      	movs	r3, #0
 8002868:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800286a:	2300      	movs	r3, #0
 800286c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800286e:	1d3b      	adds	r3, r7, #4
 8002870:	2100      	movs	r1, #0
 8002872:	4618      	mov	r0, r3
 8002874:	f001 fd5a 	bl	800432c <HAL_RCC_ClockConfig>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800287e:	f000 fa09 	bl	8002c94 <Error_Handler>
  }
}
 8002882:	bf00      	nop
 8002884:	3740      	adds	r7, #64	@ 0x40
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
	...

0800288c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002890:	4b17      	ldr	r3, [pc, #92]	@ (80028f0 <MX_SPI2_Init+0x64>)
 8002892:	4a18      	ldr	r2, [pc, #96]	@ (80028f4 <MX_SPI2_Init+0x68>)
 8002894:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002896:	4b16      	ldr	r3, [pc, #88]	@ (80028f0 <MX_SPI2_Init+0x64>)
 8002898:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800289c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800289e:	4b14      	ldr	r3, [pc, #80]	@ (80028f0 <MX_SPI2_Init+0x64>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80028a4:	4b12      	ldr	r3, [pc, #72]	@ (80028f0 <MX_SPI2_Init+0x64>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028aa:	4b11      	ldr	r3, [pc, #68]	@ (80028f0 <MX_SPI2_Init+0x64>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028b0:	4b0f      	ldr	r3, [pc, #60]	@ (80028f0 <MX_SPI2_Init+0x64>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80028b6:	4b0e      	ldr	r3, [pc, #56]	@ (80028f0 <MX_SPI2_Init+0x64>)
 80028b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028bc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80028be:	4b0c      	ldr	r3, [pc, #48]	@ (80028f0 <MX_SPI2_Init+0x64>)
 80028c0:	2220      	movs	r2, #32
 80028c2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028c4:	4b0a      	ldr	r3, [pc, #40]	@ (80028f0 <MX_SPI2_Init+0x64>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80028ca:	4b09      	ldr	r3, [pc, #36]	@ (80028f0 <MX_SPI2_Init+0x64>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028d0:	4b07      	ldr	r3, [pc, #28]	@ (80028f0 <MX_SPI2_Init+0x64>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80028d6:	4b06      	ldr	r3, [pc, #24]	@ (80028f0 <MX_SPI2_Init+0x64>)
 80028d8:	220a      	movs	r2, #10
 80028da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80028dc:	4804      	ldr	r0, [pc, #16]	@ (80028f0 <MX_SPI2_Init+0x64>)
 80028de:	f001 fee3 	bl	80046a8 <HAL_SPI_Init>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80028e8:	f000 f9d4 	bl	8002c94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80028ec:	bf00      	nop
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	20000310 	.word	0x20000310
 80028f4:	40003800 	.word	0x40003800

080028f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028fc:	4b11      	ldr	r3, [pc, #68]	@ (8002944 <MX_USART2_UART_Init+0x4c>)
 80028fe:	4a12      	ldr	r2, [pc, #72]	@ (8002948 <MX_USART2_UART_Init+0x50>)
 8002900:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002902:	4b10      	ldr	r3, [pc, #64]	@ (8002944 <MX_USART2_UART_Init+0x4c>)
 8002904:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002908:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800290a:	4b0e      	ldr	r3, [pc, #56]	@ (8002944 <MX_USART2_UART_Init+0x4c>)
 800290c:	2200      	movs	r2, #0
 800290e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002910:	4b0c      	ldr	r3, [pc, #48]	@ (8002944 <MX_USART2_UART_Init+0x4c>)
 8002912:	2200      	movs	r2, #0
 8002914:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002916:	4b0b      	ldr	r3, [pc, #44]	@ (8002944 <MX_USART2_UART_Init+0x4c>)
 8002918:	2200      	movs	r2, #0
 800291a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800291c:	4b09      	ldr	r3, [pc, #36]	@ (8002944 <MX_USART2_UART_Init+0x4c>)
 800291e:	220c      	movs	r2, #12
 8002920:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002922:	4b08      	ldr	r3, [pc, #32]	@ (8002944 <MX_USART2_UART_Init+0x4c>)
 8002924:	2200      	movs	r2, #0
 8002926:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002928:	4b06      	ldr	r3, [pc, #24]	@ (8002944 <MX_USART2_UART_Init+0x4c>)
 800292a:	2200      	movs	r2, #0
 800292c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800292e:	4805      	ldr	r0, [pc, #20]	@ (8002944 <MX_USART2_UART_Init+0x4c>)
 8002930:	f002 fe9c 	bl	800566c <HAL_UART_Init>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800293a:	f000 f9ab 	bl	8002c94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	20000368 	.word	0x20000368
 8002948:	40004400 	.word	0x40004400

0800294c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002950:	4b11      	ldr	r3, [pc, #68]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002952:	4a12      	ldr	r2, [pc, #72]	@ (800299c <MX_USART3_UART_Init+0x50>)
 8002954:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002956:	4b10      	ldr	r3, [pc, #64]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002958:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800295c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800295e:	4b0e      	ldr	r3, [pc, #56]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002960:	2200      	movs	r2, #0
 8002962:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002964:	4b0c      	ldr	r3, [pc, #48]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002966:	2200      	movs	r2, #0
 8002968:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800296a:	4b0b      	ldr	r3, [pc, #44]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 800296c:	2200      	movs	r2, #0
 800296e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002970:	4b09      	ldr	r3, [pc, #36]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002972:	220c      	movs	r2, #12
 8002974:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002976:	4b08      	ldr	r3, [pc, #32]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002978:	2200      	movs	r2, #0
 800297a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800297c:	4b06      	ldr	r3, [pc, #24]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 800297e:	2200      	movs	r2, #0
 8002980:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002982:	4805      	ldr	r0, [pc, #20]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002984:	f002 fe72 	bl	800566c <HAL_UART_Init>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800298e:	f000 f981 	bl	8002c94 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002992:	bf00      	nop
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	200003b0 	.word	0x200003b0
 800299c:	40004800 	.word	0x40004800

080029a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029a6:	4b14      	ldr	r3, [pc, #80]	@ (80029f8 <MX_DMA_Init+0x58>)
 80029a8:	695b      	ldr	r3, [r3, #20]
 80029aa:	4a13      	ldr	r2, [pc, #76]	@ (80029f8 <MX_DMA_Init+0x58>)
 80029ac:	f043 0301 	orr.w	r3, r3, #1
 80029b0:	6153      	str	r3, [r2, #20]
 80029b2:	4b11      	ldr	r3, [pc, #68]	@ (80029f8 <MX_DMA_Init+0x58>)
 80029b4:	695b      	ldr	r3, [r3, #20]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	607b      	str	r3, [r7, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80029be:	2200      	movs	r2, #0
 80029c0:	2105      	movs	r1, #5
 80029c2:	200c      	movs	r0, #12
 80029c4:	f000 fdaf 	bl	8003526 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80029c8:	200c      	movs	r0, #12
 80029ca:	f000 fdc8 	bl	800355e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80029ce:	2200      	movs	r2, #0
 80029d0:	2105      	movs	r1, #5
 80029d2:	200d      	movs	r0, #13
 80029d4:	f000 fda7 	bl	8003526 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80029d8:	200d      	movs	r0, #13
 80029da:	f000 fdc0 	bl	800355e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80029de:	2200      	movs	r2, #0
 80029e0:	2105      	movs	r1, #5
 80029e2:	2011      	movs	r0, #17
 80029e4:	f000 fd9f 	bl	8003526 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80029e8:	2011      	movs	r0, #17
 80029ea:	f000 fdb8 	bl	800355e <HAL_NVIC_EnableIRQ>

}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40021000 	.word	0x40021000

080029fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b088      	sub	sp, #32
 8002a00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a02:	f107 0310 	add.w	r3, r7, #16
 8002a06:	2200      	movs	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	605a      	str	r2, [r3, #4]
 8002a0c:	609a      	str	r2, [r3, #8]
 8002a0e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a10:	4b52      	ldr	r3, [pc, #328]	@ (8002b5c <MX_GPIO_Init+0x160>)
 8002a12:	699b      	ldr	r3, [r3, #24]
 8002a14:	4a51      	ldr	r2, [pc, #324]	@ (8002b5c <MX_GPIO_Init+0x160>)
 8002a16:	f043 0320 	orr.w	r3, r3, #32
 8002a1a:	6193      	str	r3, [r2, #24]
 8002a1c:	4b4f      	ldr	r3, [pc, #316]	@ (8002b5c <MX_GPIO_Init+0x160>)
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	f003 0320 	and.w	r3, r3, #32
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a28:	4b4c      	ldr	r3, [pc, #304]	@ (8002b5c <MX_GPIO_Init+0x160>)
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	4a4b      	ldr	r2, [pc, #300]	@ (8002b5c <MX_GPIO_Init+0x160>)
 8002a2e:	f043 0304 	orr.w	r3, r3, #4
 8002a32:	6193      	str	r3, [r2, #24]
 8002a34:	4b49      	ldr	r3, [pc, #292]	@ (8002b5c <MX_GPIO_Init+0x160>)
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	f003 0304 	and.w	r3, r3, #4
 8002a3c:	60bb      	str	r3, [r7, #8]
 8002a3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a40:	4b46      	ldr	r3, [pc, #280]	@ (8002b5c <MX_GPIO_Init+0x160>)
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	4a45      	ldr	r2, [pc, #276]	@ (8002b5c <MX_GPIO_Init+0x160>)
 8002a46:	f043 0308 	orr.w	r3, r3, #8
 8002a4a:	6193      	str	r3, [r2, #24]
 8002a4c:	4b43      	ldr	r3, [pc, #268]	@ (8002b5c <MX_GPIO_Init+0x160>)
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	f003 0308 	and.w	r3, r3, #8
 8002a54:	607b      	str	r3, [r7, #4]
 8002a56:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002a5e:	4840      	ldr	r0, [pc, #256]	@ (8002b60 <MX_GPIO_Init+0x164>)
 8002a60:	f001 f9b2 	bl	8003dc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8002a64:	2201      	movs	r2, #1
 8002a66:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a6a:	483e      	ldr	r0, [pc, #248]	@ (8002b64 <MX_GPIO_Init+0x168>)
 8002a6c:	f001 f9ac 	bl	8003dc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RECEIVING_LED_Pin|TRANSMITING_LED_Pin|OK_LED_Pin, GPIO_PIN_RESET);
 8002a70:	2200      	movs	r2, #0
 8002a72:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8002a76:	483a      	ldr	r0, [pc, #232]	@ (8002b60 <MX_GPIO_Init+0x164>)
 8002a78:	f001 f9a6 	bl	8003dc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PITCH_UP_BUTTON_Pin PITCH_DOWN_BUTTON_Pin */
  GPIO_InitStruct.Pin = PITCH_UP_BUTTON_Pin|PITCH_DOWN_BUTTON_Pin;
 8002a7c:	2360      	movs	r3, #96	@ 0x60
 8002a7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a80:	4b39      	ldr	r3, [pc, #228]	@ (8002b68 <MX_GPIO_Init+0x16c>)
 8002a82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002a84:	2302      	movs	r3, #2
 8002a86:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a88:	f107 0310 	add.w	r3, r7, #16
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4835      	ldr	r0, [pc, #212]	@ (8002b64 <MX_GPIO_Init+0x168>)
 8002a90:	f001 f816 	bl	8003ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RIGHT_BUTTON_Pin */
  GPIO_InitStruct.Pin = RIGHT_BUTTON_Pin;
 8002a94:	2380      	movs	r3, #128	@ 0x80
 8002a96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RIGHT_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002aa0:	f107 0310 	add.w	r3, r7, #16
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	482f      	ldr	r0, [pc, #188]	@ (8002b64 <MX_GPIO_Init+0x168>)
 8002aa8:	f001 f80a 	bl	8003ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEFT_BUTTON_Pin */
  GPIO_InitStruct.Pin = LEFT_BUTTON_Pin;
 8002aac:	2301      	movs	r3, #1
 8002aae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LEFT_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002ab8:	f107 0310 	add.w	r3, r7, #16
 8002abc:	4619      	mov	r1, r3
 8002abe:	4828      	ldr	r0, [pc, #160]	@ (8002b60 <MX_GPIO_Init+0x164>)
 8002ac0:	f000 fffe 	bl	8003ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWITCH_BUTTON_Pin BUTTON_Pin */
  GPIO_InitStruct.Pin = SWITCH_BUTTON_Pin|BUTTON_Pin;
 8002ac4:	2382      	movs	r3, #130	@ 0x82
 8002ac6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ac8:	4b27      	ldr	r3, [pc, #156]	@ (8002b68 <MX_GPIO_Init+0x16c>)
 8002aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002acc:	2302      	movs	r3, #2
 8002ace:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad0:	f107 0310 	add.w	r3, r7, #16
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4822      	ldr	r0, [pc, #136]	@ (8002b60 <MX_GPIO_Init+0x164>)
 8002ad8:	f000 fff2 	bl	8003ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RECEIVING_LED_Pin TRANSMITING_LED_Pin OK_LED_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RECEIVING_LED_Pin|TRANSMITING_LED_Pin|OK_LED_Pin;
 8002adc:	f44f 539a 	mov.w	r3, #4928	@ 0x1340
 8002ae0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aea:	2302      	movs	r3, #2
 8002aec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aee:	f107 0310 	add.w	r3, r7, #16
 8002af2:	4619      	mov	r1, r3
 8002af4:	481a      	ldr	r0, [pc, #104]	@ (8002b60 <MX_GPIO_Init+0x164>)
 8002af6:	f000 ffe3 	bl	8003ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8002afa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002afe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b00:	2301      	movs	r3, #1
 8002b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b04:	2300      	movs	r3, #0
 8002b06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8002b0c:	f107 0310 	add.w	r3, r7, #16
 8002b10:	4619      	mov	r1, r3
 8002b12:	4814      	ldr	r0, [pc, #80]	@ (8002b64 <MX_GPIO_Init+0x168>)
 8002b14:	f000 ffd4 	bl	8003ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DID0_Pin */
  GPIO_InitStruct.Pin = DID0_Pin;
 8002b18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b1e:	4b12      	ldr	r3, [pc, #72]	@ (8002b68 <MX_GPIO_Init+0x16c>)
 8002b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DID0_GPIO_Port, &GPIO_InitStruct);
 8002b26:	f107 0310 	add.w	r3, r7, #16
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	480d      	ldr	r0, [pc, #52]	@ (8002b64 <MX_GPIO_Init+0x168>)
 8002b2e:	f000 ffc7 	bl	8003ac0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002b32:	2200      	movs	r2, #0
 8002b34:	2105      	movs	r1, #5
 8002b36:	2007      	movs	r0, #7
 8002b38:	f000 fcf5 	bl	8003526 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002b3c:	2007      	movs	r0, #7
 8002b3e:	f000 fd0e 	bl	800355e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002b42:	2200      	movs	r2, #0
 8002b44:	2105      	movs	r1, #5
 8002b46:	2017      	movs	r0, #23
 8002b48:	f000 fced 	bl	8003526 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b4c:	2017      	movs	r0, #23
 8002b4e:	f000 fd06 	bl	800355e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002b52:	bf00      	nop
 8002b54:	3720      	adds	r7, #32
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	40010c00 	.word	0x40010c00
 8002b64:	40010800 	.word	0x40010800
 8002b68:	10110000 	.word	0x10110000

08002b6c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	80fb      	strh	r3, [r7, #6]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002b76:	2300      	movs	r3, #0
 8002b78:	60fb      	str	r3, [r7, #12]
    if (GPIO_Pin == DID0_Pin) {
 8002b7a:	88fb      	ldrh	r3, [r7, #6]
 8002b7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b80:	d113      	bne.n	8002baa <HAL_GPIO_EXTI_Callback+0x3e>
      vTaskNotifyGiveFromISR(rxTaskHandle, &xHigherPriorityTaskWoken);
 8002b82:	4b20      	ldr	r3, [pc, #128]	@ (8002c04 <HAL_GPIO_EXTI_Callback+0x98>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f107 020c 	add.w	r2, r7, #12
 8002b8a:	4611      	mov	r1, r2
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f005 fd27 	bl	80085e0 <vTaskNotifyGiveFromISR>
      portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d025      	beq.n	8002be4 <HAL_GPIO_EXTI_Callback+0x78>
 8002b98:	4b1b      	ldr	r3, [pc, #108]	@ (8002c08 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002b9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	f3bf 8f4f 	dsb	sy
 8002ba4:	f3bf 8f6f 	isb	sy
 8002ba8:	e01c      	b.n	8002be4 <HAL_GPIO_EXTI_Callback+0x78>
    }else if (GPIO_Pin ==SWITCH_BUTTON_Pin) {
 8002baa:	88fb      	ldrh	r3, [r7, #6]
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d106      	bne.n	8002bbe <HAL_GPIO_EXTI_Callback+0x52>
      //TODO : send command to current selected drone
      send_command_fromISR(SWITCH,&xHigherPriorityTaskWoken);
 8002bb0:	f107 030c 	add.w	r3, r7, #12
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	200c      	movs	r0, #12
 8002bb8:	f7fd fef4 	bl	80009a4 <send_command_fromISR>
 8002bbc:	e012      	b.n	8002be4 <HAL_GPIO_EXTI_Callback+0x78>

    }
    else if (GPIO_Pin ==PITCH_UP_BUTTON_Pin) {
 8002bbe:	88fb      	ldrh	r3, [r7, #6]
 8002bc0:	2b20      	cmp	r3, #32
 8002bc2:	d106      	bne.n	8002bd2 <HAL_GPIO_EXTI_Callback+0x66>
      send_command_fromISR(PITCH_UP,&xHigherPriorityTaskWoken);
 8002bc4:	f107 030c 	add.w	r3, r7, #12
 8002bc8:	4619      	mov	r1, r3
 8002bca:	200d      	movs	r0, #13
 8002bcc:	f7fd feea 	bl	80009a4 <send_command_fromISR>
 8002bd0:	e008      	b.n	8002be4 <HAL_GPIO_EXTI_Callback+0x78>

    }
    else if (GPIO_Pin ==PITCH_DOWN_BUTTON_Pin) {
 8002bd2:	88fb      	ldrh	r3, [r7, #6]
 8002bd4:	2b40      	cmp	r3, #64	@ 0x40
 8002bd6:	d105      	bne.n	8002be4 <HAL_GPIO_EXTI_Callback+0x78>
      send_command_fromISR(PITCH_DOWN, &xHigherPriorityTaskWoken);
 8002bd8:	f107 030c 	add.w	r3, r7, #12
 8002bdc:	4619      	mov	r1, r3
 8002bde:	200e      	movs	r0, #14
 8002be0:	f7fd fee0 	bl	80009a4 <send_command_fromISR>





  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d007      	beq.n	8002bfa <HAL_GPIO_EXTI_Callback+0x8e>
 8002bea:	4b07      	ldr	r3, [pc, #28]	@ (8002c08 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002bec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bf0:	601a      	str	r2, [r3, #0]
 8002bf2:	f3bf 8f4f 	dsb	sy
 8002bf6:	f3bf 8f6f 	isb	sy
}
 8002bfa:	bf00      	nop
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	200004c8 	.word	0x200004c8
 8002c08:	e000ed04 	.word	0xe000ed04

08002c0c <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a09      	ldr	r2, [pc, #36]	@ (8002c40 <HAL_UART_TxCpltCallback+0x34>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d103      	bne.n	8002c26 <HAL_UART_TxCpltCallback+0x1a>
    uart2_dma_busy = pdFALSE;
 8002c1e:	4b09      	ldr	r3, [pc, #36]	@ (8002c44 <HAL_UART_TxCpltCallback+0x38>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	701a      	strb	r2, [r3, #0]


  }else if (huart->Instance == USART3) {
    uart3_dma_busy = pdFALSE;
  }
}
 8002c24:	e007      	b.n	8002c36 <HAL_UART_TxCpltCallback+0x2a>
  }else if (huart->Instance == USART3) {
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a07      	ldr	r2, [pc, #28]	@ (8002c48 <HAL_UART_TxCpltCallback+0x3c>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d102      	bne.n	8002c36 <HAL_UART_TxCpltCallback+0x2a>
    uart3_dma_busy = pdFALSE;
 8002c30:	4b06      	ldr	r3, [pc, #24]	@ (8002c4c <HAL_UART_TxCpltCallback+0x40>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	701a      	strb	r2, [r3, #0]
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr
 8002c40:	40004400 	.word	0x40004400
 8002c44:	2000030c 	.word	0x2000030c
 8002c48:	40004800 	.word	0x40004800
 8002c4c:	2000030d 	.word	0x2000030d

08002c50 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
    vTaskDelete(defaultTaskHandle);
 8002c58:	4b04      	ldr	r3, [pc, #16]	@ (8002c6c <StartDefaultTask+0x1c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f004 fddb 	bl	8007818 <vTaskDelete>
    /* Infinite loop */
    for (;;) {
        osDelay(1);
 8002c62:	2001      	movs	r0, #1
 8002c64:	f003 fc8e 	bl	8006584 <osDelay>
 8002c68:	e7fb      	b.n	8002c62 <StartDefaultTask+0x12>
 8002c6a:	bf00      	nop
 8002c6c:	200004c4 	.word	0x200004c4

08002c70 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a04      	ldr	r2, [pc, #16]	@ (8002c90 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d101      	bne.n	8002c86 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002c82:	f000 fb5b 	bl	800333c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002c86:	bf00      	nop
 8002c88:	3708      	adds	r7, #8
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	40000400 	.word	0x40000400

08002c94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c98:	b672      	cpsid	i
}
 8002c9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8002c9c:	bf00      	nop
 8002c9e:	e7fd      	b.n	8002c9c <Error_Handler+0x8>

08002ca0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002ca6:	4b18      	ldr	r3, [pc, #96]	@ (8002d08 <HAL_MspInit+0x68>)
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	4a17      	ldr	r2, [pc, #92]	@ (8002d08 <HAL_MspInit+0x68>)
 8002cac:	f043 0301 	orr.w	r3, r3, #1
 8002cb0:	6193      	str	r3, [r2, #24]
 8002cb2:	4b15      	ldr	r3, [pc, #84]	@ (8002d08 <HAL_MspInit+0x68>)
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cbe:	4b12      	ldr	r3, [pc, #72]	@ (8002d08 <HAL_MspInit+0x68>)
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	4a11      	ldr	r2, [pc, #68]	@ (8002d08 <HAL_MspInit+0x68>)
 8002cc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cc8:	61d3      	str	r3, [r2, #28]
 8002cca:	4b0f      	ldr	r3, [pc, #60]	@ (8002d08 <HAL_MspInit+0x68>)
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cd2:	607b      	str	r3, [r7, #4]
 8002cd4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	210f      	movs	r1, #15
 8002cda:	f06f 0001 	mvn.w	r0, #1
 8002cde:	f000 fc22 	bl	8003526 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8002d0c <HAL_MspInit+0x6c>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002cf6:	60fb      	str	r3, [r7, #12]
 8002cf8:	4a04      	ldr	r2, [pc, #16]	@ (8002d0c <HAL_MspInit+0x6c>)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cfe:	bf00      	nop
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	40021000 	.word	0x40021000
 8002d0c:	40010000 	.word	0x40010000

08002d10 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b088      	sub	sp, #32
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d18:	f107 0310 	add.w	r3, r7, #16
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a1c      	ldr	r2, [pc, #112]	@ (8002d9c <HAL_SPI_MspInit+0x8c>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d131      	bne.n	8002d94 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d30:	4b1b      	ldr	r3, [pc, #108]	@ (8002da0 <HAL_SPI_MspInit+0x90>)
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	4a1a      	ldr	r2, [pc, #104]	@ (8002da0 <HAL_SPI_MspInit+0x90>)
 8002d36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d3a:	61d3      	str	r3, [r2, #28]
 8002d3c:	4b18      	ldr	r3, [pc, #96]	@ (8002da0 <HAL_SPI_MspInit+0x90>)
 8002d3e:	69db      	ldr	r3, [r3, #28]
 8002d40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d48:	4b15      	ldr	r3, [pc, #84]	@ (8002da0 <HAL_SPI_MspInit+0x90>)
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	4a14      	ldr	r2, [pc, #80]	@ (8002da0 <HAL_SPI_MspInit+0x90>)
 8002d4e:	f043 0308 	orr.w	r3, r3, #8
 8002d52:	6193      	str	r3, [r2, #24]
 8002d54:	4b12      	ldr	r3, [pc, #72]	@ (8002da0 <HAL_SPI_MspInit+0x90>)
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	f003 0308 	and.w	r3, r3, #8
 8002d5c:	60bb      	str	r3, [r7, #8]
 8002d5e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin;
 8002d60:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002d64:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d66:	2302      	movs	r3, #2
 8002d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d6e:	f107 0310 	add.w	r3, r7, #16
 8002d72:	4619      	mov	r1, r3
 8002d74:	480b      	ldr	r0, [pc, #44]	@ (8002da4 <HAL_SPI_MspInit+0x94>)
 8002d76:	f000 fea3 	bl	8003ac0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_Pin;
 8002d7a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002d7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d80:	2300      	movs	r3, #0
 8002d82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d84:	2300      	movs	r3, #0
 8002d86:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8002d88:	f107 0310 	add.w	r3, r7, #16
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4805      	ldr	r0, [pc, #20]	@ (8002da4 <HAL_SPI_MspInit+0x94>)
 8002d90:	f000 fe96 	bl	8003ac0 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002d94:	bf00      	nop
 8002d96:	3720      	adds	r7, #32
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	40003800 	.word	0x40003800
 8002da0:	40021000 	.word	0x40021000
 8002da4:	40010c00 	.word	0x40010c00

08002da8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b08a      	sub	sp, #40	@ 0x28
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db0:	f107 0318 	add.w	r3, r7, #24
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	605a      	str	r2, [r3, #4]
 8002dba:	609a      	str	r2, [r3, #8]
 8002dbc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a79      	ldr	r2, [pc, #484]	@ (8002fa8 <HAL_UART_MspInit+0x200>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d15f      	bne.n	8002e88 <HAL_UART_MspInit+0xe0>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002dc8:	4b78      	ldr	r3, [pc, #480]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002dca:	69db      	ldr	r3, [r3, #28]
 8002dcc:	4a77      	ldr	r2, [pc, #476]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002dce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dd2:	61d3      	str	r3, [r2, #28]
 8002dd4:	4b75      	ldr	r3, [pc, #468]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ddc:	617b      	str	r3, [r7, #20]
 8002dde:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002de0:	4b72      	ldr	r3, [pc, #456]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	4a71      	ldr	r2, [pc, #452]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002de6:	f043 0304 	orr.w	r3, r3, #4
 8002dea:	6193      	str	r3, [r2, #24]
 8002dec:	4b6f      	ldr	r3, [pc, #444]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002dee:	699b      	ldr	r3, [r3, #24]
 8002df0:	f003 0304 	and.w	r3, r3, #4
 8002df4:	613b      	str	r3, [r7, #16]
 8002df6:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002df8:	2304      	movs	r3, #4
 8002dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e00:	2303      	movs	r3, #3
 8002e02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e04:	f107 0318 	add.w	r3, r7, #24
 8002e08:	4619      	mov	r1, r3
 8002e0a:	4869      	ldr	r0, [pc, #420]	@ (8002fb0 <HAL_UART_MspInit+0x208>)
 8002e0c:	f000 fe58 	bl	8003ac0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002e10:	2308      	movs	r3, #8
 8002e12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e14:	2300      	movs	r3, #0
 8002e16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e1c:	f107 0318 	add.w	r3, r7, #24
 8002e20:	4619      	mov	r1, r3
 8002e22:	4863      	ldr	r0, [pc, #396]	@ (8002fb0 <HAL_UART_MspInit+0x208>)
 8002e24:	f000 fe4c 	bl	8003ac0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002e28:	4b62      	ldr	r3, [pc, #392]	@ (8002fb4 <HAL_UART_MspInit+0x20c>)
 8002e2a:	4a63      	ldr	r2, [pc, #396]	@ (8002fb8 <HAL_UART_MspInit+0x210>)
 8002e2c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e2e:	4b61      	ldr	r3, [pc, #388]	@ (8002fb4 <HAL_UART_MspInit+0x20c>)
 8002e30:	2210      	movs	r2, #16
 8002e32:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e34:	4b5f      	ldr	r3, [pc, #380]	@ (8002fb4 <HAL_UART_MspInit+0x20c>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e3a:	4b5e      	ldr	r3, [pc, #376]	@ (8002fb4 <HAL_UART_MspInit+0x20c>)
 8002e3c:	2280      	movs	r2, #128	@ 0x80
 8002e3e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e40:	4b5c      	ldr	r3, [pc, #368]	@ (8002fb4 <HAL_UART_MspInit+0x20c>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e46:	4b5b      	ldr	r3, [pc, #364]	@ (8002fb4 <HAL_UART_MspInit+0x20c>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002e4c:	4b59      	ldr	r3, [pc, #356]	@ (8002fb4 <HAL_UART_MspInit+0x20c>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002e52:	4b58      	ldr	r3, [pc, #352]	@ (8002fb4 <HAL_UART_MspInit+0x20c>)
 8002e54:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8002e58:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002e5a:	4856      	ldr	r0, [pc, #344]	@ (8002fb4 <HAL_UART_MspInit+0x20c>)
 8002e5c:	f000 fb8e 	bl	800357c <HAL_DMA_Init>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8002e66:	f7ff ff15 	bl	8002c94 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a51      	ldr	r2, [pc, #324]	@ (8002fb4 <HAL_UART_MspInit+0x20c>)
 8002e6e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002e70:	4a50      	ldr	r2, [pc, #320]	@ (8002fb4 <HAL_UART_MspInit+0x20c>)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002e76:	2200      	movs	r2, #0
 8002e78:	2105      	movs	r1, #5
 8002e7a:	2026      	movs	r0, #38	@ 0x26
 8002e7c:	f000 fb53 	bl	8003526 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002e80:	2026      	movs	r0, #38	@ 0x26
 8002e82:	f000 fb6c 	bl	800355e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002e86:	e08b      	b.n	8002fa0 <HAL_UART_MspInit+0x1f8>
  else if(huart->Instance==USART3)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a4b      	ldr	r2, [pc, #300]	@ (8002fbc <HAL_UART_MspInit+0x214>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	f040 8086 	bne.w	8002fa0 <HAL_UART_MspInit+0x1f8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002e94:	4b45      	ldr	r3, [pc, #276]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002e96:	69db      	ldr	r3, [r3, #28]
 8002e98:	4a44      	ldr	r2, [pc, #272]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002e9a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e9e:	61d3      	str	r3, [r2, #28]
 8002ea0:	4b42      	ldr	r3, [pc, #264]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002ea2:	69db      	ldr	r3, [r3, #28]
 8002ea4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eac:	4b3f      	ldr	r3, [pc, #252]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002eae:	699b      	ldr	r3, [r3, #24]
 8002eb0:	4a3e      	ldr	r2, [pc, #248]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002eb2:	f043 0308 	orr.w	r3, r3, #8
 8002eb6:	6193      	str	r3, [r2, #24]
 8002eb8:	4b3c      	ldr	r3, [pc, #240]	@ (8002fac <HAL_UART_MspInit+0x204>)
 8002eba:	699b      	ldr	r3, [r3, #24]
 8002ebc:	f003 0308 	and.w	r3, r3, #8
 8002ec0:	60bb      	str	r3, [r7, #8]
 8002ec2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ec4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ec8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eca:	2302      	movs	r3, #2
 8002ecc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ed2:	f107 0318 	add.w	r3, r7, #24
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	4839      	ldr	r0, [pc, #228]	@ (8002fc0 <HAL_UART_MspInit+0x218>)
 8002eda:	f000 fdf1 	bl	8003ac0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002ede:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ee2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eec:	f107 0318 	add.w	r3, r7, #24
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4833      	ldr	r0, [pc, #204]	@ (8002fc0 <HAL_UART_MspInit+0x218>)
 8002ef4:	f000 fde4 	bl	8003ac0 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8002ef8:	4b32      	ldr	r3, [pc, #200]	@ (8002fc4 <HAL_UART_MspInit+0x21c>)
 8002efa:	4a33      	ldr	r2, [pc, #204]	@ (8002fc8 <HAL_UART_MspInit+0x220>)
 8002efc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002efe:	4b31      	ldr	r3, [pc, #196]	@ (8002fc4 <HAL_UART_MspInit+0x21c>)
 8002f00:	2210      	movs	r2, #16
 8002f02:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f04:	4b2f      	ldr	r3, [pc, #188]	@ (8002fc4 <HAL_UART_MspInit+0x21c>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f0a:	4b2e      	ldr	r3, [pc, #184]	@ (8002fc4 <HAL_UART_MspInit+0x21c>)
 8002f0c:	2280      	movs	r2, #128	@ 0x80
 8002f0e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f10:	4b2c      	ldr	r3, [pc, #176]	@ (8002fc4 <HAL_UART_MspInit+0x21c>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f16:	4b2b      	ldr	r3, [pc, #172]	@ (8002fc4 <HAL_UART_MspInit+0x21c>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002f1c:	4b29      	ldr	r3, [pc, #164]	@ (8002fc4 <HAL_UART_MspInit+0x21c>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f22:	4b28      	ldr	r3, [pc, #160]	@ (8002fc4 <HAL_UART_MspInit+0x21c>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002f28:	4826      	ldr	r0, [pc, #152]	@ (8002fc4 <HAL_UART_MspInit+0x21c>)
 8002f2a:	f000 fb27 	bl	800357c <HAL_DMA_Init>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <HAL_UART_MspInit+0x190>
      Error_Handler();
 8002f34:	f7ff feae 	bl	8002c94 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a22      	ldr	r2, [pc, #136]	@ (8002fc4 <HAL_UART_MspInit+0x21c>)
 8002f3c:	639a      	str	r2, [r3, #56]	@ 0x38
 8002f3e:	4a21      	ldr	r2, [pc, #132]	@ (8002fc4 <HAL_UART_MspInit+0x21c>)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002f44:	4b21      	ldr	r3, [pc, #132]	@ (8002fcc <HAL_UART_MspInit+0x224>)
 8002f46:	4a22      	ldr	r2, [pc, #136]	@ (8002fd0 <HAL_UART_MspInit+0x228>)
 8002f48:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f4a:	4b20      	ldr	r3, [pc, #128]	@ (8002fcc <HAL_UART_MspInit+0x224>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f50:	4b1e      	ldr	r3, [pc, #120]	@ (8002fcc <HAL_UART_MspInit+0x224>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f56:	4b1d      	ldr	r3, [pc, #116]	@ (8002fcc <HAL_UART_MspInit+0x224>)
 8002f58:	2280      	movs	r2, #128	@ 0x80
 8002f5a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002fcc <HAL_UART_MspInit+0x224>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f62:	4b1a      	ldr	r3, [pc, #104]	@ (8002fcc <HAL_UART_MspInit+0x224>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002f68:	4b18      	ldr	r3, [pc, #96]	@ (8002fcc <HAL_UART_MspInit+0x224>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f6e:	4b17      	ldr	r3, [pc, #92]	@ (8002fcc <HAL_UART_MspInit+0x224>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002f74:	4815      	ldr	r0, [pc, #84]	@ (8002fcc <HAL_UART_MspInit+0x224>)
 8002f76:	f000 fb01 	bl	800357c <HAL_DMA_Init>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 8002f80:	f7ff fe88 	bl	8002c94 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a11      	ldr	r2, [pc, #68]	@ (8002fcc <HAL_UART_MspInit+0x224>)
 8002f88:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f8a:	4a10      	ldr	r2, [pc, #64]	@ (8002fcc <HAL_UART_MspInit+0x224>)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002f90:	2200      	movs	r2, #0
 8002f92:	2105      	movs	r1, #5
 8002f94:	2027      	movs	r0, #39	@ 0x27
 8002f96:	f000 fac6 	bl	8003526 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002f9a:	2027      	movs	r0, #39	@ 0x27
 8002f9c:	f000 fadf 	bl	800355e <HAL_NVIC_EnableIRQ>
}
 8002fa0:	bf00      	nop
 8002fa2:	3728      	adds	r7, #40	@ 0x28
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	40004400 	.word	0x40004400
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	40010800 	.word	0x40010800
 8002fb4:	200003f8 	.word	0x200003f8
 8002fb8:	40020080 	.word	0x40020080
 8002fbc:	40004800 	.word	0x40004800
 8002fc0:	40010c00 	.word	0x40010c00
 8002fc4:	2000043c 	.word	0x2000043c
 8002fc8:	4002001c 	.word	0x4002001c
 8002fcc:	20000480 	.word	0x20000480
 8002fd0:	40020030 	.word	0x40020030

08002fd4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08e      	sub	sp, #56	@ 0x38
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002fea:	4b34      	ldr	r3, [pc, #208]	@ (80030bc <HAL_InitTick+0xe8>)
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	4a33      	ldr	r2, [pc, #204]	@ (80030bc <HAL_InitTick+0xe8>)
 8002ff0:	f043 0302 	orr.w	r3, r3, #2
 8002ff4:	61d3      	str	r3, [r2, #28]
 8002ff6:	4b31      	ldr	r3, [pc, #196]	@ (80030bc <HAL_InitTick+0xe8>)
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003002:	f107 0210 	add.w	r2, r7, #16
 8003006:	f107 0314 	add.w	r3, r7, #20
 800300a:	4611      	mov	r1, r2
 800300c:	4618      	mov	r0, r3
 800300e:	f001 fafd 	bl	800460c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003012:	6a3b      	ldr	r3, [r7, #32]
 8003014:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003018:	2b00      	cmp	r3, #0
 800301a:	d103      	bne.n	8003024 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800301c:	f001 face 	bl	80045bc <HAL_RCC_GetPCLK1Freq>
 8003020:	6378      	str	r0, [r7, #52]	@ 0x34
 8003022:	e004      	b.n	800302e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003024:	f001 faca 	bl	80045bc <HAL_RCC_GetPCLK1Freq>
 8003028:	4603      	mov	r3, r0
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800302e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003030:	4a23      	ldr	r2, [pc, #140]	@ (80030c0 <HAL_InitTick+0xec>)
 8003032:	fba2 2303 	umull	r2, r3, r2, r3
 8003036:	0c9b      	lsrs	r3, r3, #18
 8003038:	3b01      	subs	r3, #1
 800303a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 800303c:	4b21      	ldr	r3, [pc, #132]	@ (80030c4 <HAL_InitTick+0xf0>)
 800303e:	4a22      	ldr	r2, [pc, #136]	@ (80030c8 <HAL_InitTick+0xf4>)
 8003040:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8003042:	4b20      	ldr	r3, [pc, #128]	@ (80030c4 <HAL_InitTick+0xf0>)
 8003044:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003048:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800304a:	4a1e      	ldr	r2, [pc, #120]	@ (80030c4 <HAL_InitTick+0xf0>)
 800304c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800304e:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8003050:	4b1c      	ldr	r3, [pc, #112]	@ (80030c4 <HAL_InitTick+0xf0>)
 8003052:	2200      	movs	r2, #0
 8003054:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003056:	4b1b      	ldr	r3, [pc, #108]	@ (80030c4 <HAL_InitTick+0xf0>)
 8003058:	2200      	movs	r2, #0
 800305a:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800305c:	4b19      	ldr	r3, [pc, #100]	@ (80030c4 <HAL_InitTick+0xf0>)
 800305e:	2200      	movs	r2, #0
 8003060:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8003062:	4818      	ldr	r0, [pc, #96]	@ (80030c4 <HAL_InitTick+0xf0>)
 8003064:	f002 f8c3 	bl	80051ee <HAL_TIM_Base_Init>
 8003068:	4603      	mov	r3, r0
 800306a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800306e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003072:	2b00      	cmp	r3, #0
 8003074:	d11b      	bne.n	80030ae <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8003076:	4813      	ldr	r0, [pc, #76]	@ (80030c4 <HAL_InitTick+0xf0>)
 8003078:	f002 f912 	bl	80052a0 <HAL_TIM_Base_Start_IT>
 800307c:	4603      	mov	r3, r0
 800307e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003082:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003086:	2b00      	cmp	r3, #0
 8003088:	d111      	bne.n	80030ae <HAL_InitTick+0xda>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800308a:	201d      	movs	r0, #29
 800308c:	f000 fa67 	bl	800355e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b0f      	cmp	r3, #15
 8003094:	d808      	bhi.n	80030a8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8003096:	2200      	movs	r2, #0
 8003098:	6879      	ldr	r1, [r7, #4]
 800309a:	201d      	movs	r0, #29
 800309c:	f000 fa43 	bl	8003526 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030a0:	4a0a      	ldr	r2, [pc, #40]	@ (80030cc <HAL_InitTick+0xf8>)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6013      	str	r3, [r2, #0]
 80030a6:	e002      	b.n	80030ae <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80030ae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3738      	adds	r7, #56	@ 0x38
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40021000 	.word	0x40021000
 80030c0:	431bde83 	.word	0x431bde83
 80030c4:	200004dc 	.word	0x200004dc
 80030c8:	40000400 	.word	0x40000400
 80030cc:	20000008 	.word	0x20000008

080030d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030d4:	bf00      	nop
 80030d6:	e7fd      	b.n	80030d4 <NMI_Handler+0x4>

080030d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030dc:	bf00      	nop
 80030de:	e7fd      	b.n	80030dc <HardFault_Handler+0x4>

080030e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030e4:	bf00      	nop
 80030e6:	e7fd      	b.n	80030e4 <MemManage_Handler+0x4>

080030e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030ec:	bf00      	nop
 80030ee:	e7fd      	b.n	80030ec <BusFault_Handler+0x4>

080030f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030f4:	bf00      	nop
 80030f6:	e7fd      	b.n	80030f4 <UsageFault_Handler+0x4>

080030f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030fc:	bf00      	nop
 80030fe:	46bd      	mov	sp, r7
 8003100:	bc80      	pop	{r7}
 8003102:	4770      	bx	lr

08003104 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SWITCH_BUTTON_Pin);
 8003108:	2002      	movs	r0, #2
 800310a:	f000 fe75 	bl	8003df8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800310e:	bf00      	nop
 8003110:	bd80      	pop	{r7, pc}
	...

08003114 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003118:	4802      	ldr	r0, [pc, #8]	@ (8003124 <DMA1_Channel2_IRQHandler+0x10>)
 800311a:	f000 fb9d 	bl	8003858 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800311e:	bf00      	nop
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	2000043c 	.word	0x2000043c

08003128 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800312c:	4802      	ldr	r0, [pc, #8]	@ (8003138 <DMA1_Channel3_IRQHandler+0x10>)
 800312e:	f000 fb93 	bl	8003858 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003132:	bf00      	nop
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20000480 	.word	0x20000480

0800313c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003140:	4802      	ldr	r0, [pc, #8]	@ (800314c <DMA1_Channel7_IRQHandler+0x10>)
 8003142:	f000 fb89 	bl	8003858 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8003146:	bf00      	nop
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	200003f8 	.word	0x200003f8

08003150 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PITCH_UP_BUTTON_Pin);
 8003154:	2020      	movs	r0, #32
 8003156:	f000 fe4f 	bl	8003df8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PITCH_DOWN_BUTTON_Pin);
 800315a:	2040      	movs	r0, #64	@ 0x40
 800315c:	f000 fe4c 	bl	8003df8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8003160:	2080      	movs	r0, #128	@ 0x80
 8003162:	f000 fe49 	bl	8003df8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DID0_Pin);
 8003166:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800316a:	f000 fe45 	bl	8003df8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800316e:	bf00      	nop
 8003170:	bd80      	pop	{r7, pc}
	...

08003174 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003178:	4802      	ldr	r0, [pc, #8]	@ (8003184 <TIM3_IRQHandler+0x10>)
 800317a:	f002 f8e3 	bl	8005344 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800317e:	bf00      	nop
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	200004dc 	.word	0x200004dc

08003188 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800318c:	4802      	ldr	r0, [pc, #8]	@ (8003198 <USART2_IRQHandler+0x10>)
 800318e:	f002 fb2d 	bl	80057ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003192:	bf00      	nop
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	20000368 	.word	0x20000368

0800319c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80031a0:	4802      	ldr	r0, [pc, #8]	@ (80031ac <USART3_IRQHandler+0x10>)
 80031a2:	f002 fb23 	bl	80057ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80031a6:	bf00      	nop
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	200003b0 	.word	0x200003b0

080031b0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031bc:	2300      	movs	r3, #0
 80031be:	617b      	str	r3, [r7, #20]
 80031c0:	e00a      	b.n	80031d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031c2:	f3af 8000 	nop.w
 80031c6:	4601      	mov	r1, r0
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	1c5a      	adds	r2, r3, #1
 80031cc:	60ba      	str	r2, [r7, #8]
 80031ce:	b2ca      	uxtb	r2, r1
 80031d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	3301      	adds	r3, #1
 80031d6:	617b      	str	r3, [r7, #20]
 80031d8:	697a      	ldr	r2, [r7, #20]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	429a      	cmp	r2, r3
 80031de:	dbf0      	blt.n	80031c2 <_read+0x12>
  }

  return len;
 80031e0:	687b      	ldr	r3, [r7, #4]
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3718      	adds	r7, #24
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}

080031ea <_close>:
  }
  return len;
}

int _close(int file)
{
 80031ea:	b480      	push	{r7}
 80031ec:	b083      	sub	sp, #12
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bc80      	pop	{r7}
 80031fe:	4770      	bx	lr

08003200 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003210:	605a      	str	r2, [r3, #4]
  return 0;
 8003212:	2300      	movs	r3, #0
}
 8003214:	4618      	mov	r0, r3
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	bc80      	pop	{r7}
 800321c:	4770      	bx	lr

0800321e <_isatty>:

int _isatty(int file)
{
 800321e:	b480      	push	{r7}
 8003220:	b083      	sub	sp, #12
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003226:	2301      	movs	r3, #1
}
 8003228:	4618      	mov	r0, r3
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	bc80      	pop	{r7}
 8003230:	4770      	bx	lr

08003232 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003232:	b480      	push	{r7}
 8003234:	b085      	sub	sp, #20
 8003236:	af00      	add	r7, sp, #0
 8003238:	60f8      	str	r0, [r7, #12]
 800323a:	60b9      	str	r1, [r7, #8]
 800323c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	bc80      	pop	{r7}
 8003248:	4770      	bx	lr
	...

0800324c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003254:	4a14      	ldr	r2, [pc, #80]	@ (80032a8 <_sbrk+0x5c>)
 8003256:	4b15      	ldr	r3, [pc, #84]	@ (80032ac <_sbrk+0x60>)
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003260:	4b13      	ldr	r3, [pc, #76]	@ (80032b0 <_sbrk+0x64>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d102      	bne.n	800326e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003268:	4b11      	ldr	r3, [pc, #68]	@ (80032b0 <_sbrk+0x64>)
 800326a:	4a12      	ldr	r2, [pc, #72]	@ (80032b4 <_sbrk+0x68>)
 800326c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800326e:	4b10      	ldr	r3, [pc, #64]	@ (80032b0 <_sbrk+0x64>)
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4413      	add	r3, r2
 8003276:	693a      	ldr	r2, [r7, #16]
 8003278:	429a      	cmp	r2, r3
 800327a:	d207      	bcs.n	800328c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800327c:	f006 fcae 	bl	8009bdc <__errno>
 8003280:	4603      	mov	r3, r0
 8003282:	220c      	movs	r2, #12
 8003284:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003286:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800328a:	e009      	b.n	80032a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800328c:	4b08      	ldr	r3, [pc, #32]	@ (80032b0 <_sbrk+0x64>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003292:	4b07      	ldr	r3, [pc, #28]	@ (80032b0 <_sbrk+0x64>)
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4413      	add	r3, r2
 800329a:	4a05      	ldr	r2, [pc, #20]	@ (80032b0 <_sbrk+0x64>)
 800329c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800329e:	68fb      	ldr	r3, [r7, #12]
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3718      	adds	r7, #24
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	20005000 	.word	0x20005000
 80032ac:	00000400 	.word	0x00000400
 80032b0:	20000524 	.word	0x20000524
 80032b4:	20004340 	.word	0x20004340

080032b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032bc:	bf00      	nop
 80032be:	46bd      	mov	sp, r7
 80032c0:	bc80      	pop	{r7}
 80032c2:	4770      	bx	lr

080032c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80032c4:	f7ff fff8 	bl	80032b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032c8:	480b      	ldr	r0, [pc, #44]	@ (80032f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80032ca:	490c      	ldr	r1, [pc, #48]	@ (80032fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80032cc:	4a0c      	ldr	r2, [pc, #48]	@ (8003300 <LoopFillZerobss+0x16>)
  movs r3, #0
 80032ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032d0:	e002      	b.n	80032d8 <LoopCopyDataInit>

080032d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032d6:	3304      	adds	r3, #4

080032d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032dc:	d3f9      	bcc.n	80032d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032de:	4a09      	ldr	r2, [pc, #36]	@ (8003304 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80032e0:	4c09      	ldr	r4, [pc, #36]	@ (8003308 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80032e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032e4:	e001      	b.n	80032ea <LoopFillZerobss>

080032e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032e8:	3204      	adds	r2, #4

080032ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032ec:	d3fb      	bcc.n	80032e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032ee:	f006 fc7b 	bl	8009be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032f2:	f7ff f9d5 	bl	80026a0 <main>
  bx lr
 80032f6:	4770      	bx	lr
  ldr r0, =_sdata
 80032f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032fc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8003300:	0800aad4 	.word	0x0800aad4
  ldr r2, =_sbss
 8003304:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8003308:	20004340 	.word	0x20004340

0800330c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800330c:	e7fe      	b.n	800330c <ADC1_2_IRQHandler>
	...

08003310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003314:	4b08      	ldr	r3, [pc, #32]	@ (8003338 <HAL_Init+0x28>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a07      	ldr	r2, [pc, #28]	@ (8003338 <HAL_Init+0x28>)
 800331a:	f043 0310 	orr.w	r3, r3, #16
 800331e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003320:	2003      	movs	r0, #3
 8003322:	f000 f8f5 	bl	8003510 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003326:	200f      	movs	r0, #15
 8003328:	f7ff fe54 	bl	8002fd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800332c:	f7ff fcb8 	bl	8002ca0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	40022000 	.word	0x40022000

0800333c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003340:	4b05      	ldr	r3, [pc, #20]	@ (8003358 <HAL_IncTick+0x1c>)
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	461a      	mov	r2, r3
 8003346:	4b05      	ldr	r3, [pc, #20]	@ (800335c <HAL_IncTick+0x20>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4413      	add	r3, r2
 800334c:	4a03      	ldr	r2, [pc, #12]	@ (800335c <HAL_IncTick+0x20>)
 800334e:	6013      	str	r3, [r2, #0]
}
 8003350:	bf00      	nop
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr
 8003358:	2000000c 	.word	0x2000000c
 800335c:	20000528 	.word	0x20000528

08003360 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  return uwTick;
 8003364:	4b02      	ldr	r3, [pc, #8]	@ (8003370 <HAL_GetTick+0x10>)
 8003366:	681b      	ldr	r3, [r3, #0]
}
 8003368:	4618      	mov	r0, r3
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr
 8003370:	20000528 	.word	0x20000528

08003374 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800337c:	f7ff fff0 	bl	8003360 <HAL_GetTick>
 8003380:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800338c:	d005      	beq.n	800339a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800338e:	4b0a      	ldr	r3, [pc, #40]	@ (80033b8 <HAL_Delay+0x44>)
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	461a      	mov	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	4413      	add	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800339a:	bf00      	nop
 800339c:	f7ff ffe0 	bl	8003360 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d8f7      	bhi.n	800339c <HAL_Delay+0x28>
  {
  }
}
 80033ac:	bf00      	nop
 80033ae:	bf00      	nop
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	2000000c 	.word	0x2000000c

080033bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f003 0307 	and.w	r3, r3, #7
 80033ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003400 <__NVIC_SetPriorityGrouping+0x44>)
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033d2:	68ba      	ldr	r2, [r7, #8]
 80033d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033d8:	4013      	ands	r3, r2
 80033da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033ee:	4a04      	ldr	r2, [pc, #16]	@ (8003400 <__NVIC_SetPriorityGrouping+0x44>)
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	60d3      	str	r3, [r2, #12]
}
 80033f4:	bf00      	nop
 80033f6:	3714      	adds	r7, #20
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bc80      	pop	{r7}
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	e000ed00 	.word	0xe000ed00

08003404 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003404:	b480      	push	{r7}
 8003406:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003408:	4b04      	ldr	r3, [pc, #16]	@ (800341c <__NVIC_GetPriorityGrouping+0x18>)
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	0a1b      	lsrs	r3, r3, #8
 800340e:	f003 0307 	and.w	r3, r3, #7
}
 8003412:	4618      	mov	r0, r3
 8003414:	46bd      	mov	sp, r7
 8003416:	bc80      	pop	{r7}
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	e000ed00 	.word	0xe000ed00

08003420 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	4603      	mov	r3, r0
 8003428:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800342a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342e:	2b00      	cmp	r3, #0
 8003430:	db0b      	blt.n	800344a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003432:	79fb      	ldrb	r3, [r7, #7]
 8003434:	f003 021f 	and.w	r2, r3, #31
 8003438:	4906      	ldr	r1, [pc, #24]	@ (8003454 <__NVIC_EnableIRQ+0x34>)
 800343a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343e:	095b      	lsrs	r3, r3, #5
 8003440:	2001      	movs	r0, #1
 8003442:	fa00 f202 	lsl.w	r2, r0, r2
 8003446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800344a:	bf00      	nop
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	bc80      	pop	{r7}
 8003452:	4770      	bx	lr
 8003454:	e000e100 	.word	0xe000e100

08003458 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	4603      	mov	r3, r0
 8003460:	6039      	str	r1, [r7, #0]
 8003462:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003468:	2b00      	cmp	r3, #0
 800346a:	db0a      	blt.n	8003482 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	b2da      	uxtb	r2, r3
 8003470:	490c      	ldr	r1, [pc, #48]	@ (80034a4 <__NVIC_SetPriority+0x4c>)
 8003472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003476:	0112      	lsls	r2, r2, #4
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	440b      	add	r3, r1
 800347c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003480:	e00a      	b.n	8003498 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	b2da      	uxtb	r2, r3
 8003486:	4908      	ldr	r1, [pc, #32]	@ (80034a8 <__NVIC_SetPriority+0x50>)
 8003488:	79fb      	ldrb	r3, [r7, #7]
 800348a:	f003 030f 	and.w	r3, r3, #15
 800348e:	3b04      	subs	r3, #4
 8003490:	0112      	lsls	r2, r2, #4
 8003492:	b2d2      	uxtb	r2, r2
 8003494:	440b      	add	r3, r1
 8003496:	761a      	strb	r2, [r3, #24]
}
 8003498:	bf00      	nop
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	bc80      	pop	{r7}
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	e000e100 	.word	0xe000e100
 80034a8:	e000ed00 	.word	0xe000ed00

080034ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b089      	sub	sp, #36	@ 0x24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f003 0307 	and.w	r3, r3, #7
 80034be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	f1c3 0307 	rsb	r3, r3, #7
 80034c6:	2b04      	cmp	r3, #4
 80034c8:	bf28      	it	cs
 80034ca:	2304      	movcs	r3, #4
 80034cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	3304      	adds	r3, #4
 80034d2:	2b06      	cmp	r3, #6
 80034d4:	d902      	bls.n	80034dc <NVIC_EncodePriority+0x30>
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	3b03      	subs	r3, #3
 80034da:	e000      	b.n	80034de <NVIC_EncodePriority+0x32>
 80034dc:	2300      	movs	r3, #0
 80034de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	43da      	mvns	r2, r3
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	401a      	ands	r2, r3
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034f4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	fa01 f303 	lsl.w	r3, r1, r3
 80034fe:	43d9      	mvns	r1, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003504:	4313      	orrs	r3, r2
         );
}
 8003506:	4618      	mov	r0, r3
 8003508:	3724      	adds	r7, #36	@ 0x24
 800350a:	46bd      	mov	sp, r7
 800350c:	bc80      	pop	{r7}
 800350e:	4770      	bx	lr

08003510 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7ff ff4f 	bl	80033bc <__NVIC_SetPriorityGrouping>
}
 800351e:	bf00      	nop
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003526:	b580      	push	{r7, lr}
 8003528:	b086      	sub	sp, #24
 800352a:	af00      	add	r7, sp, #0
 800352c:	4603      	mov	r3, r0
 800352e:	60b9      	str	r1, [r7, #8]
 8003530:	607a      	str	r2, [r7, #4]
 8003532:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003538:	f7ff ff64 	bl	8003404 <__NVIC_GetPriorityGrouping>
 800353c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	68b9      	ldr	r1, [r7, #8]
 8003542:	6978      	ldr	r0, [r7, #20]
 8003544:	f7ff ffb2 	bl	80034ac <NVIC_EncodePriority>
 8003548:	4602      	mov	r2, r0
 800354a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800354e:	4611      	mov	r1, r2
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff ff81 	bl	8003458 <__NVIC_SetPriority>
}
 8003556:	bf00      	nop
 8003558:	3718      	adds	r7, #24
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b082      	sub	sp, #8
 8003562:	af00      	add	r7, sp, #0
 8003564:	4603      	mov	r3, r0
 8003566:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356c:	4618      	mov	r0, r3
 800356e:	f7ff ff57 	bl	8003420 <__NVIC_EnableIRQ>
}
 8003572:	bf00      	nop
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
	...

0800357c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003584:	2300      	movs	r3, #0
 8003586:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e043      	b.n	800361a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	461a      	mov	r2, r3
 8003598:	4b22      	ldr	r3, [pc, #136]	@ (8003624 <HAL_DMA_Init+0xa8>)
 800359a:	4413      	add	r3, r2
 800359c:	4a22      	ldr	r2, [pc, #136]	@ (8003628 <HAL_DMA_Init+0xac>)
 800359e:	fba2 2303 	umull	r2, r3, r2, r3
 80035a2:	091b      	lsrs	r3, r3, #4
 80035a4:	009a      	lsls	r2, r3, #2
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a1f      	ldr	r2, [pc, #124]	@ (800362c <HAL_DMA_Init+0xb0>)
 80035ae:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80035c6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80035ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80035d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3714      	adds	r7, #20
 800361e:	46bd      	mov	sp, r7
 8003620:	bc80      	pop	{r7}
 8003622:	4770      	bx	lr
 8003624:	bffdfff8 	.word	0xbffdfff8
 8003628:	cccccccd 	.word	0xcccccccd
 800362c:	40020000 	.word	0x40020000

08003630 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
 800363c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800363e:	2300      	movs	r3, #0
 8003640:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003648:	2b01      	cmp	r3, #1
 800364a:	d101      	bne.n	8003650 <HAL_DMA_Start_IT+0x20>
 800364c:	2302      	movs	r3, #2
 800364e:	e04b      	b.n	80036e8 <HAL_DMA_Start_IT+0xb8>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b01      	cmp	r3, #1
 8003662:	d13a      	bne.n	80036da <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2202      	movs	r2, #2
 8003668:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 0201 	bic.w	r2, r2, #1
 8003680:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	68b9      	ldr	r1, [r7, #8]
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 f9eb 	bl	8003a64 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003692:	2b00      	cmp	r3, #0
 8003694:	d008      	beq.n	80036a8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f042 020e 	orr.w	r2, r2, #14
 80036a4:	601a      	str	r2, [r3, #0]
 80036a6:	e00f      	b.n	80036c8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 0204 	bic.w	r2, r2, #4
 80036b6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f042 020a 	orr.w	r2, r2, #10
 80036c6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 0201 	orr.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	e005      	b.n	80036e6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80036e2:	2302      	movs	r3, #2
 80036e4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80036e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3718      	adds	r7, #24
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036f8:	2300      	movs	r3, #0
 80036fa:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b02      	cmp	r3, #2
 8003706:	d008      	beq.n	800371a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2204      	movs	r2, #4
 800370c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e020      	b.n	800375c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 020e 	bic.w	r2, r2, #14
 8003728:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 0201 	bic.w	r2, r2, #1
 8003738:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003742:	2101      	movs	r1, #1
 8003744:	fa01 f202 	lsl.w	r2, r1, r2
 8003748:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800375a:	7bfb      	ldrb	r3, [r7, #15]
}
 800375c:	4618      	mov	r0, r3
 800375e:	3714      	adds	r7, #20
 8003760:	46bd      	mov	sp, r7
 8003762:	bc80      	pop	{r7}
 8003764:	4770      	bx	lr
	...

08003768 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003770:	2300      	movs	r3, #0
 8003772:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d005      	beq.n	800378c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2204      	movs	r2, #4
 8003784:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	73fb      	strb	r3, [r7, #15]
 800378a:	e051      	b.n	8003830 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f022 020e 	bic.w	r2, r2, #14
 800379a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 0201 	bic.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a22      	ldr	r2, [pc, #136]	@ (800383c <HAL_DMA_Abort_IT+0xd4>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d029      	beq.n	800380a <HAL_DMA_Abort_IT+0xa2>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a21      	ldr	r2, [pc, #132]	@ (8003840 <HAL_DMA_Abort_IT+0xd8>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d022      	beq.n	8003806 <HAL_DMA_Abort_IT+0x9e>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003844 <HAL_DMA_Abort_IT+0xdc>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d01a      	beq.n	8003800 <HAL_DMA_Abort_IT+0x98>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a1e      	ldr	r2, [pc, #120]	@ (8003848 <HAL_DMA_Abort_IT+0xe0>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d012      	beq.n	80037fa <HAL_DMA_Abort_IT+0x92>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a1c      	ldr	r2, [pc, #112]	@ (800384c <HAL_DMA_Abort_IT+0xe4>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d00a      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x8c>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a1b      	ldr	r2, [pc, #108]	@ (8003850 <HAL_DMA_Abort_IT+0xe8>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d102      	bne.n	80037ee <HAL_DMA_Abort_IT+0x86>
 80037e8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80037ec:	e00e      	b.n	800380c <HAL_DMA_Abort_IT+0xa4>
 80037ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80037f2:	e00b      	b.n	800380c <HAL_DMA_Abort_IT+0xa4>
 80037f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037f8:	e008      	b.n	800380c <HAL_DMA_Abort_IT+0xa4>
 80037fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037fe:	e005      	b.n	800380c <HAL_DMA_Abort_IT+0xa4>
 8003800:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003804:	e002      	b.n	800380c <HAL_DMA_Abort_IT+0xa4>
 8003806:	2310      	movs	r3, #16
 8003808:	e000      	b.n	800380c <HAL_DMA_Abort_IT+0xa4>
 800380a:	2301      	movs	r3, #1
 800380c:	4a11      	ldr	r2, [pc, #68]	@ (8003854 <HAL_DMA_Abort_IT+0xec>)
 800380e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003824:	2b00      	cmp	r3, #0
 8003826:	d003      	beq.n	8003830 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	4798      	blx	r3
    } 
  }
  return status;
 8003830:	7bfb      	ldrb	r3, [r7, #15]
}
 8003832:	4618      	mov	r0, r3
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	40020008 	.word	0x40020008
 8003840:	4002001c 	.word	0x4002001c
 8003844:	40020030 	.word	0x40020030
 8003848:	40020044 	.word	0x40020044
 800384c:	40020058 	.word	0x40020058
 8003850:	4002006c 	.word	0x4002006c
 8003854:	40020000 	.word	0x40020000

08003858 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003874:	2204      	movs	r2, #4
 8003876:	409a      	lsls	r2, r3
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	4013      	ands	r3, r2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d04f      	beq.n	8003920 <HAL_DMA_IRQHandler+0xc8>
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	f003 0304 	and.w	r3, r3, #4
 8003886:	2b00      	cmp	r3, #0
 8003888:	d04a      	beq.n	8003920 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0320 	and.w	r3, r3, #32
 8003894:	2b00      	cmp	r3, #0
 8003896:	d107      	bne.n	80038a8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f022 0204 	bic.w	r2, r2, #4
 80038a6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a66      	ldr	r2, [pc, #408]	@ (8003a48 <HAL_DMA_IRQHandler+0x1f0>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d029      	beq.n	8003906 <HAL_DMA_IRQHandler+0xae>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a65      	ldr	r2, [pc, #404]	@ (8003a4c <HAL_DMA_IRQHandler+0x1f4>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d022      	beq.n	8003902 <HAL_DMA_IRQHandler+0xaa>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a63      	ldr	r2, [pc, #396]	@ (8003a50 <HAL_DMA_IRQHandler+0x1f8>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d01a      	beq.n	80038fc <HAL_DMA_IRQHandler+0xa4>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a62      	ldr	r2, [pc, #392]	@ (8003a54 <HAL_DMA_IRQHandler+0x1fc>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d012      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x9e>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a60      	ldr	r2, [pc, #384]	@ (8003a58 <HAL_DMA_IRQHandler+0x200>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d00a      	beq.n	80038f0 <HAL_DMA_IRQHandler+0x98>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a5f      	ldr	r2, [pc, #380]	@ (8003a5c <HAL_DMA_IRQHandler+0x204>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d102      	bne.n	80038ea <HAL_DMA_IRQHandler+0x92>
 80038e4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80038e8:	e00e      	b.n	8003908 <HAL_DMA_IRQHandler+0xb0>
 80038ea:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80038ee:	e00b      	b.n	8003908 <HAL_DMA_IRQHandler+0xb0>
 80038f0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80038f4:	e008      	b.n	8003908 <HAL_DMA_IRQHandler+0xb0>
 80038f6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80038fa:	e005      	b.n	8003908 <HAL_DMA_IRQHandler+0xb0>
 80038fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003900:	e002      	b.n	8003908 <HAL_DMA_IRQHandler+0xb0>
 8003902:	2340      	movs	r3, #64	@ 0x40
 8003904:	e000      	b.n	8003908 <HAL_DMA_IRQHandler+0xb0>
 8003906:	2304      	movs	r3, #4
 8003908:	4a55      	ldr	r2, [pc, #340]	@ (8003a60 <HAL_DMA_IRQHandler+0x208>)
 800390a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 8094 	beq.w	8003a3e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800391e:	e08e      	b.n	8003a3e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003924:	2202      	movs	r2, #2
 8003926:	409a      	lsls	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	4013      	ands	r3, r2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d056      	beq.n	80039de <HAL_DMA_IRQHandler+0x186>
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d051      	beq.n	80039de <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0320 	and.w	r3, r3, #32
 8003944:	2b00      	cmp	r3, #0
 8003946:	d10b      	bne.n	8003960 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f022 020a 	bic.w	r2, r2, #10
 8003956:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a38      	ldr	r2, [pc, #224]	@ (8003a48 <HAL_DMA_IRQHandler+0x1f0>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d029      	beq.n	80039be <HAL_DMA_IRQHandler+0x166>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a37      	ldr	r2, [pc, #220]	@ (8003a4c <HAL_DMA_IRQHandler+0x1f4>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d022      	beq.n	80039ba <HAL_DMA_IRQHandler+0x162>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a35      	ldr	r2, [pc, #212]	@ (8003a50 <HAL_DMA_IRQHandler+0x1f8>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d01a      	beq.n	80039b4 <HAL_DMA_IRQHandler+0x15c>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a34      	ldr	r2, [pc, #208]	@ (8003a54 <HAL_DMA_IRQHandler+0x1fc>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d012      	beq.n	80039ae <HAL_DMA_IRQHandler+0x156>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a32      	ldr	r2, [pc, #200]	@ (8003a58 <HAL_DMA_IRQHandler+0x200>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d00a      	beq.n	80039a8 <HAL_DMA_IRQHandler+0x150>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a31      	ldr	r2, [pc, #196]	@ (8003a5c <HAL_DMA_IRQHandler+0x204>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d102      	bne.n	80039a2 <HAL_DMA_IRQHandler+0x14a>
 800399c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80039a0:	e00e      	b.n	80039c0 <HAL_DMA_IRQHandler+0x168>
 80039a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039a6:	e00b      	b.n	80039c0 <HAL_DMA_IRQHandler+0x168>
 80039a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80039ac:	e008      	b.n	80039c0 <HAL_DMA_IRQHandler+0x168>
 80039ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80039b2:	e005      	b.n	80039c0 <HAL_DMA_IRQHandler+0x168>
 80039b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80039b8:	e002      	b.n	80039c0 <HAL_DMA_IRQHandler+0x168>
 80039ba:	2320      	movs	r3, #32
 80039bc:	e000      	b.n	80039c0 <HAL_DMA_IRQHandler+0x168>
 80039be:	2302      	movs	r3, #2
 80039c0:	4a27      	ldr	r2, [pc, #156]	@ (8003a60 <HAL_DMA_IRQHandler+0x208>)
 80039c2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d034      	beq.n	8003a3e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80039dc:	e02f      	b.n	8003a3e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e2:	2208      	movs	r2, #8
 80039e4:	409a      	lsls	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	4013      	ands	r3, r2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d028      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x1e8>
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	f003 0308 	and.w	r3, r3, #8
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d023      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f022 020e 	bic.w	r2, r2, #14
 8003a06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a10:	2101      	movs	r1, #1
 8003a12:	fa01 f202 	lsl.w	r2, r1, r2
 8003a16:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d004      	beq.n	8003a40 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	4798      	blx	r3
    }
  }
  return;
 8003a3e:	bf00      	nop
 8003a40:	bf00      	nop
}
 8003a42:	3710      	adds	r7, #16
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	40020008 	.word	0x40020008
 8003a4c:	4002001c 	.word	0x4002001c
 8003a50:	40020030 	.word	0x40020030
 8003a54:	40020044 	.word	0x40020044
 8003a58:	40020058 	.word	0x40020058
 8003a5c:	4002006c 	.word	0x4002006c
 8003a60:	40020000 	.word	0x40020000

08003a64 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
 8003a70:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a80:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	2b10      	cmp	r3, #16
 8003a90:	d108      	bne.n	8003aa4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68ba      	ldr	r2, [r7, #8]
 8003aa0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003aa2:	e007      	b.n	8003ab4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68ba      	ldr	r2, [r7, #8]
 8003aaa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	60da      	str	r2, [r3, #12]
}
 8003ab4:	bf00      	nop
 8003ab6:	3714      	adds	r7, #20
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bc80      	pop	{r7}
 8003abc:	4770      	bx	lr
	...

08003ac0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b08b      	sub	sp, #44	@ 0x2c
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003aca:	2300      	movs	r3, #0
 8003acc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ad2:	e169      	b.n	8003da8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	69fa      	ldr	r2, [r7, #28]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	f040 8158 	bne.w	8003da2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	4a9a      	ldr	r2, [pc, #616]	@ (8003d60 <HAL_GPIO_Init+0x2a0>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d05e      	beq.n	8003bba <HAL_GPIO_Init+0xfa>
 8003afc:	4a98      	ldr	r2, [pc, #608]	@ (8003d60 <HAL_GPIO_Init+0x2a0>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d875      	bhi.n	8003bee <HAL_GPIO_Init+0x12e>
 8003b02:	4a98      	ldr	r2, [pc, #608]	@ (8003d64 <HAL_GPIO_Init+0x2a4>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d058      	beq.n	8003bba <HAL_GPIO_Init+0xfa>
 8003b08:	4a96      	ldr	r2, [pc, #600]	@ (8003d64 <HAL_GPIO_Init+0x2a4>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d86f      	bhi.n	8003bee <HAL_GPIO_Init+0x12e>
 8003b0e:	4a96      	ldr	r2, [pc, #600]	@ (8003d68 <HAL_GPIO_Init+0x2a8>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d052      	beq.n	8003bba <HAL_GPIO_Init+0xfa>
 8003b14:	4a94      	ldr	r2, [pc, #592]	@ (8003d68 <HAL_GPIO_Init+0x2a8>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d869      	bhi.n	8003bee <HAL_GPIO_Init+0x12e>
 8003b1a:	4a94      	ldr	r2, [pc, #592]	@ (8003d6c <HAL_GPIO_Init+0x2ac>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d04c      	beq.n	8003bba <HAL_GPIO_Init+0xfa>
 8003b20:	4a92      	ldr	r2, [pc, #584]	@ (8003d6c <HAL_GPIO_Init+0x2ac>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d863      	bhi.n	8003bee <HAL_GPIO_Init+0x12e>
 8003b26:	4a92      	ldr	r2, [pc, #584]	@ (8003d70 <HAL_GPIO_Init+0x2b0>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d046      	beq.n	8003bba <HAL_GPIO_Init+0xfa>
 8003b2c:	4a90      	ldr	r2, [pc, #576]	@ (8003d70 <HAL_GPIO_Init+0x2b0>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d85d      	bhi.n	8003bee <HAL_GPIO_Init+0x12e>
 8003b32:	2b12      	cmp	r3, #18
 8003b34:	d82a      	bhi.n	8003b8c <HAL_GPIO_Init+0xcc>
 8003b36:	2b12      	cmp	r3, #18
 8003b38:	d859      	bhi.n	8003bee <HAL_GPIO_Init+0x12e>
 8003b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8003b40 <HAL_GPIO_Init+0x80>)
 8003b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b40:	08003bbb 	.word	0x08003bbb
 8003b44:	08003b95 	.word	0x08003b95
 8003b48:	08003ba7 	.word	0x08003ba7
 8003b4c:	08003be9 	.word	0x08003be9
 8003b50:	08003bef 	.word	0x08003bef
 8003b54:	08003bef 	.word	0x08003bef
 8003b58:	08003bef 	.word	0x08003bef
 8003b5c:	08003bef 	.word	0x08003bef
 8003b60:	08003bef 	.word	0x08003bef
 8003b64:	08003bef 	.word	0x08003bef
 8003b68:	08003bef 	.word	0x08003bef
 8003b6c:	08003bef 	.word	0x08003bef
 8003b70:	08003bef 	.word	0x08003bef
 8003b74:	08003bef 	.word	0x08003bef
 8003b78:	08003bef 	.word	0x08003bef
 8003b7c:	08003bef 	.word	0x08003bef
 8003b80:	08003bef 	.word	0x08003bef
 8003b84:	08003b9d 	.word	0x08003b9d
 8003b88:	08003bb1 	.word	0x08003bb1
 8003b8c:	4a79      	ldr	r2, [pc, #484]	@ (8003d74 <HAL_GPIO_Init+0x2b4>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d013      	beq.n	8003bba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003b92:	e02c      	b.n	8003bee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	623b      	str	r3, [r7, #32]
          break;
 8003b9a:	e029      	b.n	8003bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	3304      	adds	r3, #4
 8003ba2:	623b      	str	r3, [r7, #32]
          break;
 8003ba4:	e024      	b.n	8003bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	3308      	adds	r3, #8
 8003bac:	623b      	str	r3, [r7, #32]
          break;
 8003bae:	e01f      	b.n	8003bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	330c      	adds	r3, #12
 8003bb6:	623b      	str	r3, [r7, #32]
          break;
 8003bb8:	e01a      	b.n	8003bf0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d102      	bne.n	8003bc8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003bc2:	2304      	movs	r3, #4
 8003bc4:	623b      	str	r3, [r7, #32]
          break;
 8003bc6:	e013      	b.n	8003bf0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d105      	bne.n	8003bdc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003bd0:	2308      	movs	r3, #8
 8003bd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	69fa      	ldr	r2, [r7, #28]
 8003bd8:	611a      	str	r2, [r3, #16]
          break;
 8003bda:	e009      	b.n	8003bf0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003bdc:	2308      	movs	r3, #8
 8003bde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	69fa      	ldr	r2, [r7, #28]
 8003be4:	615a      	str	r2, [r3, #20]
          break;
 8003be6:	e003      	b.n	8003bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003be8:	2300      	movs	r3, #0
 8003bea:	623b      	str	r3, [r7, #32]
          break;
 8003bec:	e000      	b.n	8003bf0 <HAL_GPIO_Init+0x130>
          break;
 8003bee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	2bff      	cmp	r3, #255	@ 0xff
 8003bf4:	d801      	bhi.n	8003bfa <HAL_GPIO_Init+0x13a>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	e001      	b.n	8003bfe <HAL_GPIO_Init+0x13e>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	3304      	adds	r3, #4
 8003bfe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	2bff      	cmp	r3, #255	@ 0xff
 8003c04:	d802      	bhi.n	8003c0c <HAL_GPIO_Init+0x14c>
 8003c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	e002      	b.n	8003c12 <HAL_GPIO_Init+0x152>
 8003c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0e:	3b08      	subs	r3, #8
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	210f      	movs	r1, #15
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c20:	43db      	mvns	r3, r3
 8003c22:	401a      	ands	r2, r3
 8003c24:	6a39      	ldr	r1, [r7, #32]
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	fa01 f303 	lsl.w	r3, r1, r3
 8003c2c:	431a      	orrs	r2, r3
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	f000 80b1 	beq.w	8003da2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003c40:	4b4d      	ldr	r3, [pc, #308]	@ (8003d78 <HAL_GPIO_Init+0x2b8>)
 8003c42:	699b      	ldr	r3, [r3, #24]
 8003c44:	4a4c      	ldr	r2, [pc, #304]	@ (8003d78 <HAL_GPIO_Init+0x2b8>)
 8003c46:	f043 0301 	orr.w	r3, r3, #1
 8003c4a:	6193      	str	r3, [r2, #24]
 8003c4c:	4b4a      	ldr	r3, [pc, #296]	@ (8003d78 <HAL_GPIO_Init+0x2b8>)
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	f003 0301 	and.w	r3, r3, #1
 8003c54:	60bb      	str	r3, [r7, #8]
 8003c56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003c58:	4a48      	ldr	r2, [pc, #288]	@ (8003d7c <HAL_GPIO_Init+0x2bc>)
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5c:	089b      	lsrs	r3, r3, #2
 8003c5e:	3302      	adds	r3, #2
 8003c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c68:	f003 0303 	and.w	r3, r3, #3
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	220f      	movs	r2, #15
 8003c70:	fa02 f303 	lsl.w	r3, r2, r3
 8003c74:	43db      	mvns	r3, r3
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	4013      	ands	r3, r2
 8003c7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a40      	ldr	r2, [pc, #256]	@ (8003d80 <HAL_GPIO_Init+0x2c0>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d013      	beq.n	8003cac <HAL_GPIO_Init+0x1ec>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a3f      	ldr	r2, [pc, #252]	@ (8003d84 <HAL_GPIO_Init+0x2c4>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d00d      	beq.n	8003ca8 <HAL_GPIO_Init+0x1e8>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4a3e      	ldr	r2, [pc, #248]	@ (8003d88 <HAL_GPIO_Init+0x2c8>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d007      	beq.n	8003ca4 <HAL_GPIO_Init+0x1e4>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a3d      	ldr	r2, [pc, #244]	@ (8003d8c <HAL_GPIO_Init+0x2cc>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d101      	bne.n	8003ca0 <HAL_GPIO_Init+0x1e0>
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e006      	b.n	8003cae <HAL_GPIO_Init+0x1ee>
 8003ca0:	2304      	movs	r3, #4
 8003ca2:	e004      	b.n	8003cae <HAL_GPIO_Init+0x1ee>
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	e002      	b.n	8003cae <HAL_GPIO_Init+0x1ee>
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e000      	b.n	8003cae <HAL_GPIO_Init+0x1ee>
 8003cac:	2300      	movs	r3, #0
 8003cae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cb0:	f002 0203 	and.w	r2, r2, #3
 8003cb4:	0092      	lsls	r2, r2, #2
 8003cb6:	4093      	lsls	r3, r2
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003cbe:	492f      	ldr	r1, [pc, #188]	@ (8003d7c <HAL_GPIO_Init+0x2bc>)
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc2:	089b      	lsrs	r3, r3, #2
 8003cc4:	3302      	adds	r3, #2
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d006      	beq.n	8003ce6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003cd8:	4b2d      	ldr	r3, [pc, #180]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	492c      	ldr	r1, [pc, #176]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	608b      	str	r3, [r1, #8]
 8003ce4:	e006      	b.n	8003cf4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003ce6:	4b2a      	ldr	r3, [pc, #168]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003ce8:	689a      	ldr	r2, [r3, #8]
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	43db      	mvns	r3, r3
 8003cee:	4928      	ldr	r1, [pc, #160]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d006      	beq.n	8003d0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003d00:	4b23      	ldr	r3, [pc, #140]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003d02:	68da      	ldr	r2, [r3, #12]
 8003d04:	4922      	ldr	r1, [pc, #136]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	60cb      	str	r3, [r1, #12]
 8003d0c:	e006      	b.n	8003d1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003d0e:	4b20      	ldr	r3, [pc, #128]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003d10:	68da      	ldr	r2, [r3, #12]
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	43db      	mvns	r3, r3
 8003d16:	491e      	ldr	r1, [pc, #120]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003d18:	4013      	ands	r3, r2
 8003d1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d006      	beq.n	8003d36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003d28:	4b19      	ldr	r3, [pc, #100]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003d2a:	685a      	ldr	r2, [r3, #4]
 8003d2c:	4918      	ldr	r1, [pc, #96]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	604b      	str	r3, [r1, #4]
 8003d34:	e006      	b.n	8003d44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003d36:	4b16      	ldr	r3, [pc, #88]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003d38:	685a      	ldr	r2, [r3, #4]
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	43db      	mvns	r3, r3
 8003d3e:	4914      	ldr	r1, [pc, #80]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003d40:	4013      	ands	r3, r2
 8003d42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d021      	beq.n	8003d94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003d50:	4b0f      	ldr	r3, [pc, #60]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	490e      	ldr	r1, [pc, #56]	@ (8003d90 <HAL_GPIO_Init+0x2d0>)
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	600b      	str	r3, [r1, #0]
 8003d5c:	e021      	b.n	8003da2 <HAL_GPIO_Init+0x2e2>
 8003d5e:	bf00      	nop
 8003d60:	10320000 	.word	0x10320000
 8003d64:	10310000 	.word	0x10310000
 8003d68:	10220000 	.word	0x10220000
 8003d6c:	10210000 	.word	0x10210000
 8003d70:	10120000 	.word	0x10120000
 8003d74:	10110000 	.word	0x10110000
 8003d78:	40021000 	.word	0x40021000
 8003d7c:	40010000 	.word	0x40010000
 8003d80:	40010800 	.word	0x40010800
 8003d84:	40010c00 	.word	0x40010c00
 8003d88:	40011000 	.word	0x40011000
 8003d8c:	40011400 	.word	0x40011400
 8003d90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003d94:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc4 <HAL_GPIO_Init+0x304>)
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	43db      	mvns	r3, r3
 8003d9c:	4909      	ldr	r1, [pc, #36]	@ (8003dc4 <HAL_GPIO_Init+0x304>)
 8003d9e:	4013      	ands	r3, r2
 8003da0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da4:	3301      	adds	r3, #1
 8003da6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dae:	fa22 f303 	lsr.w	r3, r2, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	f47f ae8e 	bne.w	8003ad4 <HAL_GPIO_Init+0x14>
  }
}
 8003db8:	bf00      	nop
 8003dba:	bf00      	nop
 8003dbc:	372c      	adds	r7, #44	@ 0x2c
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bc80      	pop	{r7}
 8003dc2:	4770      	bx	lr
 8003dc4:	40010400 	.word	0x40010400

08003dc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	807b      	strh	r3, [r7, #2]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003dd8:	787b      	ldrb	r3, [r7, #1]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d003      	beq.n	8003de6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dde:	887a      	ldrh	r2, [r7, #2]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003de4:	e003      	b.n	8003dee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003de6:	887b      	ldrh	r3, [r7, #2]
 8003de8:	041a      	lsls	r2, r3, #16
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	611a      	str	r2, [r3, #16]
}
 8003dee:	bf00      	nop
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bc80      	pop	{r7}
 8003df6:	4770      	bx	lr

08003df8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003e02:	4b08      	ldr	r3, [pc, #32]	@ (8003e24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e04:	695a      	ldr	r2, [r3, #20]
 8003e06:	88fb      	ldrh	r3, [r7, #6]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d006      	beq.n	8003e1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e0e:	4a05      	ldr	r2, [pc, #20]	@ (8003e24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e10:	88fb      	ldrh	r3, [r7, #6]
 8003e12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e14:	88fb      	ldrh	r3, [r7, #6]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7fe fea8 	bl	8002b6c <HAL_GPIO_EXTI_Callback>
  }
}
 8003e1c:	bf00      	nop
 8003e1e:	3708      	adds	r7, #8
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40010400 	.word	0x40010400

08003e28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b086      	sub	sp, #24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e272      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 8087 	beq.w	8003f56 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e48:	4b92      	ldr	r3, [pc, #584]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f003 030c 	and.w	r3, r3, #12
 8003e50:	2b04      	cmp	r3, #4
 8003e52:	d00c      	beq.n	8003e6e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003e54:	4b8f      	ldr	r3, [pc, #572]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f003 030c 	and.w	r3, r3, #12
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d112      	bne.n	8003e86 <HAL_RCC_OscConfig+0x5e>
 8003e60:	4b8c      	ldr	r3, [pc, #560]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e6c:	d10b      	bne.n	8003e86 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e6e:	4b89      	ldr	r3, [pc, #548]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d06c      	beq.n	8003f54 <HAL_RCC_OscConfig+0x12c>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d168      	bne.n	8003f54 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e24c      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e8e:	d106      	bne.n	8003e9e <HAL_RCC_OscConfig+0x76>
 8003e90:	4b80      	ldr	r3, [pc, #512]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a7f      	ldr	r2, [pc, #508]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003e96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e9a:	6013      	str	r3, [r2, #0]
 8003e9c:	e02e      	b.n	8003efc <HAL_RCC_OscConfig+0xd4>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d10c      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x98>
 8003ea6:	4b7b      	ldr	r3, [pc, #492]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a7a      	ldr	r2, [pc, #488]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003eac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eb0:	6013      	str	r3, [r2, #0]
 8003eb2:	4b78      	ldr	r3, [pc, #480]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a77      	ldr	r2, [pc, #476]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003eb8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ebc:	6013      	str	r3, [r2, #0]
 8003ebe:	e01d      	b.n	8003efc <HAL_RCC_OscConfig+0xd4>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ec8:	d10c      	bne.n	8003ee4 <HAL_RCC_OscConfig+0xbc>
 8003eca:	4b72      	ldr	r3, [pc, #456]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a71      	ldr	r2, [pc, #452]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003ed0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ed4:	6013      	str	r3, [r2, #0]
 8003ed6:	4b6f      	ldr	r3, [pc, #444]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a6e      	ldr	r2, [pc, #440]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003edc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ee0:	6013      	str	r3, [r2, #0]
 8003ee2:	e00b      	b.n	8003efc <HAL_RCC_OscConfig+0xd4>
 8003ee4:	4b6b      	ldr	r3, [pc, #428]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a6a      	ldr	r2, [pc, #424]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003eea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eee:	6013      	str	r3, [r2, #0]
 8003ef0:	4b68      	ldr	r3, [pc, #416]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a67      	ldr	r2, [pc, #412]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003ef6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003efa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d013      	beq.n	8003f2c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f04:	f7ff fa2c 	bl	8003360 <HAL_GetTick>
 8003f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f0a:	e008      	b.n	8003f1e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f0c:	f7ff fa28 	bl	8003360 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b64      	cmp	r3, #100	@ 0x64
 8003f18:	d901      	bls.n	8003f1e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e200      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f1e:	4b5d      	ldr	r3, [pc, #372]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d0f0      	beq.n	8003f0c <HAL_RCC_OscConfig+0xe4>
 8003f2a:	e014      	b.n	8003f56 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f2c:	f7ff fa18 	bl	8003360 <HAL_GetTick>
 8003f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f32:	e008      	b.n	8003f46 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f34:	f7ff fa14 	bl	8003360 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	2b64      	cmp	r3, #100	@ 0x64
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e1ec      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f46:	4b53      	ldr	r3, [pc, #332]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1f0      	bne.n	8003f34 <HAL_RCC_OscConfig+0x10c>
 8003f52:	e000      	b.n	8003f56 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d063      	beq.n	800402a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f62:	4b4c      	ldr	r3, [pc, #304]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f003 030c 	and.w	r3, r3, #12
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00b      	beq.n	8003f86 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003f6e:	4b49      	ldr	r3, [pc, #292]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f003 030c 	and.w	r3, r3, #12
 8003f76:	2b08      	cmp	r3, #8
 8003f78:	d11c      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x18c>
 8003f7a:	4b46      	ldr	r3, [pc, #280]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d116      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f86:	4b43      	ldr	r3, [pc, #268]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d005      	beq.n	8003f9e <HAL_RCC_OscConfig+0x176>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d001      	beq.n	8003f9e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e1c0      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	4939      	ldr	r1, [pc, #228]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fb2:	e03a      	b.n	800402a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d020      	beq.n	8003ffe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fbc:	4b36      	ldr	r3, [pc, #216]	@ (8004098 <HAL_RCC_OscConfig+0x270>)
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc2:	f7ff f9cd 	bl	8003360 <HAL_GetTick>
 8003fc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc8:	e008      	b.n	8003fdc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fca:	f7ff f9c9 	bl	8003360 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d901      	bls.n	8003fdc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e1a1      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fdc:	4b2d      	ldr	r3, [pc, #180]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0302 	and.w	r3, r3, #2
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d0f0      	beq.n	8003fca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe8:	4b2a      	ldr	r3, [pc, #168]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	00db      	lsls	r3, r3, #3
 8003ff6:	4927      	ldr	r1, [pc, #156]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	600b      	str	r3, [r1, #0]
 8003ffc:	e015      	b.n	800402a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ffe:	4b26      	ldr	r3, [pc, #152]	@ (8004098 <HAL_RCC_OscConfig+0x270>)
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004004:	f7ff f9ac 	bl	8003360 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800400a:	e008      	b.n	800401e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800400c:	f7ff f9a8 	bl	8003360 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b02      	cmp	r3, #2
 8004018:	d901      	bls.n	800401e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e180      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800401e:	4b1d      	ldr	r3, [pc, #116]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1f0      	bne.n	800400c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0308 	and.w	r3, r3, #8
 8004032:	2b00      	cmp	r3, #0
 8004034:	d03a      	beq.n	80040ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d019      	beq.n	8004072 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800403e:	4b17      	ldr	r3, [pc, #92]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8004040:	2201      	movs	r2, #1
 8004042:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004044:	f7ff f98c 	bl	8003360 <HAL_GetTick>
 8004048:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800404a:	e008      	b.n	800405e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800404c:	f7ff f988 	bl	8003360 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	2b02      	cmp	r3, #2
 8004058:	d901      	bls.n	800405e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e160      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800405e:	4b0d      	ldr	r3, [pc, #52]	@ (8004094 <HAL_RCC_OscConfig+0x26c>)
 8004060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d0f0      	beq.n	800404c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800406a:	2001      	movs	r0, #1
 800406c:	f000 fafe 	bl	800466c <RCC_Delay>
 8004070:	e01c      	b.n	80040ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004072:	4b0a      	ldr	r3, [pc, #40]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8004074:	2200      	movs	r2, #0
 8004076:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004078:	f7ff f972 	bl	8003360 <HAL_GetTick>
 800407c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800407e:	e00f      	b.n	80040a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004080:	f7ff f96e 	bl	8003360 <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	2b02      	cmp	r3, #2
 800408c:	d908      	bls.n	80040a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e146      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
 8004092:	bf00      	nop
 8004094:	40021000 	.word	0x40021000
 8004098:	42420000 	.word	0x42420000
 800409c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040a0:	4b92      	ldr	r3, [pc, #584]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 80040a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1e9      	bne.n	8004080 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	f000 80a6 	beq.w	8004206 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ba:	2300      	movs	r3, #0
 80040bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040be:	4b8b      	ldr	r3, [pc, #556]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10d      	bne.n	80040e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ca:	4b88      	ldr	r3, [pc, #544]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	4a87      	ldr	r2, [pc, #540]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 80040d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040d4:	61d3      	str	r3, [r2, #28]
 80040d6:	4b85      	ldr	r3, [pc, #532]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040de:	60bb      	str	r3, [r7, #8]
 80040e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040e2:	2301      	movs	r3, #1
 80040e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040e6:	4b82      	ldr	r3, [pc, #520]	@ (80042f0 <HAL_RCC_OscConfig+0x4c8>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d118      	bne.n	8004124 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040f2:	4b7f      	ldr	r3, [pc, #508]	@ (80042f0 <HAL_RCC_OscConfig+0x4c8>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a7e      	ldr	r2, [pc, #504]	@ (80042f0 <HAL_RCC_OscConfig+0x4c8>)
 80040f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040fe:	f7ff f92f 	bl	8003360 <HAL_GetTick>
 8004102:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004104:	e008      	b.n	8004118 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004106:	f7ff f92b 	bl	8003360 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	2b64      	cmp	r3, #100	@ 0x64
 8004112:	d901      	bls.n	8004118 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e103      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004118:	4b75      	ldr	r3, [pc, #468]	@ (80042f0 <HAL_RCC_OscConfig+0x4c8>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004120:	2b00      	cmp	r3, #0
 8004122:	d0f0      	beq.n	8004106 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d106      	bne.n	800413a <HAL_RCC_OscConfig+0x312>
 800412c:	4b6f      	ldr	r3, [pc, #444]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 800412e:	6a1b      	ldr	r3, [r3, #32]
 8004130:	4a6e      	ldr	r2, [pc, #440]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004132:	f043 0301 	orr.w	r3, r3, #1
 8004136:	6213      	str	r3, [r2, #32]
 8004138:	e02d      	b.n	8004196 <HAL_RCC_OscConfig+0x36e>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d10c      	bne.n	800415c <HAL_RCC_OscConfig+0x334>
 8004142:	4b6a      	ldr	r3, [pc, #424]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	4a69      	ldr	r2, [pc, #420]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004148:	f023 0301 	bic.w	r3, r3, #1
 800414c:	6213      	str	r3, [r2, #32]
 800414e:	4b67      	ldr	r3, [pc, #412]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004150:	6a1b      	ldr	r3, [r3, #32]
 8004152:	4a66      	ldr	r2, [pc, #408]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004154:	f023 0304 	bic.w	r3, r3, #4
 8004158:	6213      	str	r3, [r2, #32]
 800415a:	e01c      	b.n	8004196 <HAL_RCC_OscConfig+0x36e>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	2b05      	cmp	r3, #5
 8004162:	d10c      	bne.n	800417e <HAL_RCC_OscConfig+0x356>
 8004164:	4b61      	ldr	r3, [pc, #388]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	4a60      	ldr	r2, [pc, #384]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 800416a:	f043 0304 	orr.w	r3, r3, #4
 800416e:	6213      	str	r3, [r2, #32]
 8004170:	4b5e      	ldr	r3, [pc, #376]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004172:	6a1b      	ldr	r3, [r3, #32]
 8004174:	4a5d      	ldr	r2, [pc, #372]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004176:	f043 0301 	orr.w	r3, r3, #1
 800417a:	6213      	str	r3, [r2, #32]
 800417c:	e00b      	b.n	8004196 <HAL_RCC_OscConfig+0x36e>
 800417e:	4b5b      	ldr	r3, [pc, #364]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	4a5a      	ldr	r2, [pc, #360]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004184:	f023 0301 	bic.w	r3, r3, #1
 8004188:	6213      	str	r3, [r2, #32]
 800418a:	4b58      	ldr	r3, [pc, #352]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 800418c:	6a1b      	ldr	r3, [r3, #32]
 800418e:	4a57      	ldr	r2, [pc, #348]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004190:	f023 0304 	bic.w	r3, r3, #4
 8004194:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d015      	beq.n	80041ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800419e:	f7ff f8df 	bl	8003360 <HAL_GetTick>
 80041a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041a4:	e00a      	b.n	80041bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041a6:	f7ff f8db 	bl	8003360 <HAL_GetTick>
 80041aa:	4602      	mov	r2, r0
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d901      	bls.n	80041bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e0b1      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041bc:	4b4b      	ldr	r3, [pc, #300]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 80041be:	6a1b      	ldr	r3, [r3, #32]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d0ee      	beq.n	80041a6 <HAL_RCC_OscConfig+0x37e>
 80041c8:	e014      	b.n	80041f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ca:	f7ff f8c9 	bl	8003360 <HAL_GetTick>
 80041ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041d0:	e00a      	b.n	80041e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041d2:	f7ff f8c5 	bl	8003360 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d901      	bls.n	80041e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e09b      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041e8:	4b40      	ldr	r3, [pc, #256]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	f003 0302 	and.w	r3, r3, #2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1ee      	bne.n	80041d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80041f4:	7dfb      	ldrb	r3, [r7, #23]
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d105      	bne.n	8004206 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041fa:	4b3c      	ldr	r3, [pc, #240]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 80041fc:	69db      	ldr	r3, [r3, #28]
 80041fe:	4a3b      	ldr	r2, [pc, #236]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004200:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004204:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	69db      	ldr	r3, [r3, #28]
 800420a:	2b00      	cmp	r3, #0
 800420c:	f000 8087 	beq.w	800431e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004210:	4b36      	ldr	r3, [pc, #216]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f003 030c 	and.w	r3, r3, #12
 8004218:	2b08      	cmp	r3, #8
 800421a:	d061      	beq.n	80042e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	69db      	ldr	r3, [r3, #28]
 8004220:	2b02      	cmp	r3, #2
 8004222:	d146      	bne.n	80042b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004224:	4b33      	ldr	r3, [pc, #204]	@ (80042f4 <HAL_RCC_OscConfig+0x4cc>)
 8004226:	2200      	movs	r2, #0
 8004228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800422a:	f7ff f899 	bl	8003360 <HAL_GetTick>
 800422e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004230:	e008      	b.n	8004244 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004232:	f7ff f895 	bl	8003360 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	2b02      	cmp	r3, #2
 800423e:	d901      	bls.n	8004244 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e06d      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004244:	4b29      	ldr	r3, [pc, #164]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1f0      	bne.n	8004232 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a1b      	ldr	r3, [r3, #32]
 8004254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004258:	d108      	bne.n	800426c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800425a:	4b24      	ldr	r3, [pc, #144]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	4921      	ldr	r1, [pc, #132]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004268:	4313      	orrs	r3, r2
 800426a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800426c:	4b1f      	ldr	r3, [pc, #124]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a19      	ldr	r1, [r3, #32]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427c:	430b      	orrs	r3, r1
 800427e:	491b      	ldr	r1, [pc, #108]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 8004280:	4313      	orrs	r3, r2
 8004282:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004284:	4b1b      	ldr	r3, [pc, #108]	@ (80042f4 <HAL_RCC_OscConfig+0x4cc>)
 8004286:	2201      	movs	r2, #1
 8004288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800428a:	f7ff f869 	bl	8003360 <HAL_GetTick>
 800428e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004292:	f7ff f865 	bl	8003360 <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e03d      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042a4:	4b11      	ldr	r3, [pc, #68]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d0f0      	beq.n	8004292 <HAL_RCC_OscConfig+0x46a>
 80042b0:	e035      	b.n	800431e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042b2:	4b10      	ldr	r3, [pc, #64]	@ (80042f4 <HAL_RCC_OscConfig+0x4cc>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b8:	f7ff f852 	bl	8003360 <HAL_GetTick>
 80042bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042be:	e008      	b.n	80042d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042c0:	f7ff f84e 	bl	8003360 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d901      	bls.n	80042d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e026      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042d2:	4b06      	ldr	r3, [pc, #24]	@ (80042ec <HAL_RCC_OscConfig+0x4c4>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d1f0      	bne.n	80042c0 <HAL_RCC_OscConfig+0x498>
 80042de:	e01e      	b.n	800431e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d107      	bne.n	80042f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e019      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
 80042ec:	40021000 	.word	0x40021000
 80042f0:	40007000 	.word	0x40007000
 80042f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80042f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004328 <HAL_RCC_OscConfig+0x500>)
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a1b      	ldr	r3, [r3, #32]
 8004308:	429a      	cmp	r2, r3
 800430a:	d106      	bne.n	800431a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004316:	429a      	cmp	r2, r3
 8004318:	d001      	beq.n	800431e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e000      	b.n	8004320 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3718      	adds	r7, #24
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	40021000 	.word	0x40021000

0800432c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d101      	bne.n	8004340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e0d0      	b.n	80044e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004340:	4b6a      	ldr	r3, [pc, #424]	@ (80044ec <HAL_RCC_ClockConfig+0x1c0>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0307 	and.w	r3, r3, #7
 8004348:	683a      	ldr	r2, [r7, #0]
 800434a:	429a      	cmp	r2, r3
 800434c:	d910      	bls.n	8004370 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800434e:	4b67      	ldr	r3, [pc, #412]	@ (80044ec <HAL_RCC_ClockConfig+0x1c0>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f023 0207 	bic.w	r2, r3, #7
 8004356:	4965      	ldr	r1, [pc, #404]	@ (80044ec <HAL_RCC_ClockConfig+0x1c0>)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	4313      	orrs	r3, r2
 800435c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800435e:	4b63      	ldr	r3, [pc, #396]	@ (80044ec <HAL_RCC_ClockConfig+0x1c0>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0307 	and.w	r3, r3, #7
 8004366:	683a      	ldr	r2, [r7, #0]
 8004368:	429a      	cmp	r2, r3
 800436a:	d001      	beq.n	8004370 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e0b8      	b.n	80044e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d020      	beq.n	80043be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	2b00      	cmp	r3, #0
 8004386:	d005      	beq.n	8004394 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004388:	4b59      	ldr	r3, [pc, #356]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	4a58      	ldr	r2, [pc, #352]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 800438e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004392:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0308 	and.w	r3, r3, #8
 800439c:	2b00      	cmp	r3, #0
 800439e:	d005      	beq.n	80043ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043a0:	4b53      	ldr	r3, [pc, #332]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	4a52      	ldr	r2, [pc, #328]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80043a6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80043aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043ac:	4b50      	ldr	r3, [pc, #320]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	494d      	ldr	r1, [pc, #308]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0301 	and.w	r3, r3, #1
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d040      	beq.n	800444c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d107      	bne.n	80043e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043d2:	4b47      	ldr	r3, [pc, #284]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d115      	bne.n	800440a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e07f      	b.n	80044e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d107      	bne.n	80043fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ea:	4b41      	ldr	r3, [pc, #260]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d109      	bne.n	800440a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e073      	b.n	80044e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043fa:	4b3d      	ldr	r3, [pc, #244]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e06b      	b.n	80044e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800440a:	4b39      	ldr	r3, [pc, #228]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f023 0203 	bic.w	r2, r3, #3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	4936      	ldr	r1, [pc, #216]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004418:	4313      	orrs	r3, r2
 800441a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800441c:	f7fe ffa0 	bl	8003360 <HAL_GetTick>
 8004420:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004422:	e00a      	b.n	800443a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004424:	f7fe ff9c 	bl	8003360 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004432:	4293      	cmp	r3, r2
 8004434:	d901      	bls.n	800443a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e053      	b.n	80044e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800443a:	4b2d      	ldr	r3, [pc, #180]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f003 020c 	and.w	r2, r3, #12
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	429a      	cmp	r2, r3
 800444a:	d1eb      	bne.n	8004424 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800444c:	4b27      	ldr	r3, [pc, #156]	@ (80044ec <HAL_RCC_ClockConfig+0x1c0>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0307 	and.w	r3, r3, #7
 8004454:	683a      	ldr	r2, [r7, #0]
 8004456:	429a      	cmp	r2, r3
 8004458:	d210      	bcs.n	800447c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800445a:	4b24      	ldr	r3, [pc, #144]	@ (80044ec <HAL_RCC_ClockConfig+0x1c0>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f023 0207 	bic.w	r2, r3, #7
 8004462:	4922      	ldr	r1, [pc, #136]	@ (80044ec <HAL_RCC_ClockConfig+0x1c0>)
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	4313      	orrs	r3, r2
 8004468:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800446a:	4b20      	ldr	r3, [pc, #128]	@ (80044ec <HAL_RCC_ClockConfig+0x1c0>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0307 	and.w	r3, r3, #7
 8004472:	683a      	ldr	r2, [r7, #0]
 8004474:	429a      	cmp	r2, r3
 8004476:	d001      	beq.n	800447c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e032      	b.n	80044e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0304 	and.w	r3, r3, #4
 8004484:	2b00      	cmp	r3, #0
 8004486:	d008      	beq.n	800449a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004488:	4b19      	ldr	r3, [pc, #100]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	4916      	ldr	r1, [pc, #88]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004496:	4313      	orrs	r3, r2
 8004498:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0308 	and.w	r3, r3, #8
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d009      	beq.n	80044ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80044a6:	4b12      	ldr	r3, [pc, #72]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	691b      	ldr	r3, [r3, #16]
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	490e      	ldr	r1, [pc, #56]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044ba:	f000 f821 	bl	8004500 <HAL_RCC_GetSysClockFreq>
 80044be:	4602      	mov	r2, r0
 80044c0:	4b0b      	ldr	r3, [pc, #44]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	091b      	lsrs	r3, r3, #4
 80044c6:	f003 030f 	and.w	r3, r3, #15
 80044ca:	490a      	ldr	r1, [pc, #40]	@ (80044f4 <HAL_RCC_ClockConfig+0x1c8>)
 80044cc:	5ccb      	ldrb	r3, [r1, r3]
 80044ce:	fa22 f303 	lsr.w	r3, r2, r3
 80044d2:	4a09      	ldr	r2, [pc, #36]	@ (80044f8 <HAL_RCC_ClockConfig+0x1cc>)
 80044d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80044d6:	4b09      	ldr	r3, [pc, #36]	@ (80044fc <HAL_RCC_ClockConfig+0x1d0>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4618      	mov	r0, r3
 80044dc:	f7fe fd7a 	bl	8002fd4 <HAL_InitTick>

  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	40022000 	.word	0x40022000
 80044f0:	40021000 	.word	0x40021000
 80044f4:	0800aa6c 	.word	0x0800aa6c
 80044f8:	20000004 	.word	0x20000004
 80044fc:	20000008 	.word	0x20000008

08004500 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004506:	2300      	movs	r3, #0
 8004508:	60fb      	str	r3, [r7, #12]
 800450a:	2300      	movs	r3, #0
 800450c:	60bb      	str	r3, [r7, #8]
 800450e:	2300      	movs	r3, #0
 8004510:	617b      	str	r3, [r7, #20]
 8004512:	2300      	movs	r3, #0
 8004514:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004516:	2300      	movs	r3, #0
 8004518:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800451a:	4b1e      	ldr	r3, [pc, #120]	@ (8004594 <HAL_RCC_GetSysClockFreq+0x94>)
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f003 030c 	and.w	r3, r3, #12
 8004526:	2b04      	cmp	r3, #4
 8004528:	d002      	beq.n	8004530 <HAL_RCC_GetSysClockFreq+0x30>
 800452a:	2b08      	cmp	r3, #8
 800452c:	d003      	beq.n	8004536 <HAL_RCC_GetSysClockFreq+0x36>
 800452e:	e027      	b.n	8004580 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004530:	4b19      	ldr	r3, [pc, #100]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x98>)
 8004532:	613b      	str	r3, [r7, #16]
      break;
 8004534:	e027      	b.n	8004586 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	0c9b      	lsrs	r3, r3, #18
 800453a:	f003 030f 	and.w	r3, r3, #15
 800453e:	4a17      	ldr	r2, [pc, #92]	@ (800459c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004540:	5cd3      	ldrb	r3, [r2, r3]
 8004542:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d010      	beq.n	8004570 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800454e:	4b11      	ldr	r3, [pc, #68]	@ (8004594 <HAL_RCC_GetSysClockFreq+0x94>)
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	0c5b      	lsrs	r3, r3, #17
 8004554:	f003 0301 	and.w	r3, r3, #1
 8004558:	4a11      	ldr	r2, [pc, #68]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800455a:	5cd3      	ldrb	r3, [r2, r3]
 800455c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a0d      	ldr	r2, [pc, #52]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x98>)
 8004562:	fb03 f202 	mul.w	r2, r3, r2
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	fbb2 f3f3 	udiv	r3, r2, r3
 800456c:	617b      	str	r3, [r7, #20]
 800456e:	e004      	b.n	800457a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	4a0c      	ldr	r2, [pc, #48]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004574:	fb02 f303 	mul.w	r3, r2, r3
 8004578:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	613b      	str	r3, [r7, #16]
      break;
 800457e:	e002      	b.n	8004586 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004580:	4b05      	ldr	r3, [pc, #20]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x98>)
 8004582:	613b      	str	r3, [r7, #16]
      break;
 8004584:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004586:	693b      	ldr	r3, [r7, #16]
}
 8004588:	4618      	mov	r0, r3
 800458a:	371c      	adds	r7, #28
 800458c:	46bd      	mov	sp, r7
 800458e:	bc80      	pop	{r7}
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	40021000 	.word	0x40021000
 8004598:	007a1200 	.word	0x007a1200
 800459c:	0800aa84 	.word	0x0800aa84
 80045a0:	0800aa94 	.word	0x0800aa94
 80045a4:	003d0900 	.word	0x003d0900

080045a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045ac:	4b02      	ldr	r3, [pc, #8]	@ (80045b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80045ae:	681b      	ldr	r3, [r3, #0]
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bc80      	pop	{r7}
 80045b6:	4770      	bx	lr
 80045b8:	20000004 	.word	0x20000004

080045bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045c0:	f7ff fff2 	bl	80045a8 <HAL_RCC_GetHCLKFreq>
 80045c4:	4602      	mov	r2, r0
 80045c6:	4b05      	ldr	r3, [pc, #20]	@ (80045dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	0a1b      	lsrs	r3, r3, #8
 80045cc:	f003 0307 	and.w	r3, r3, #7
 80045d0:	4903      	ldr	r1, [pc, #12]	@ (80045e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045d2:	5ccb      	ldrb	r3, [r1, r3]
 80045d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045d8:	4618      	mov	r0, r3
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	40021000 	.word	0x40021000
 80045e0:	0800aa7c 	.word	0x0800aa7c

080045e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045e8:	f7ff ffde 	bl	80045a8 <HAL_RCC_GetHCLKFreq>
 80045ec:	4602      	mov	r2, r0
 80045ee:	4b05      	ldr	r3, [pc, #20]	@ (8004604 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	0adb      	lsrs	r3, r3, #11
 80045f4:	f003 0307 	and.w	r3, r3, #7
 80045f8:	4903      	ldr	r1, [pc, #12]	@ (8004608 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045fa:	5ccb      	ldrb	r3, [r1, r3]
 80045fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004600:	4618      	mov	r0, r3
 8004602:	bd80      	pop	{r7, pc}
 8004604:	40021000 	.word	0x40021000
 8004608:	0800aa7c 	.word	0x0800aa7c

0800460c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	220f      	movs	r2, #15
 800461a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800461c:	4b11      	ldr	r3, [pc, #68]	@ (8004664 <HAL_RCC_GetClockConfig+0x58>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f003 0203 	and.w	r2, r3, #3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004628:	4b0e      	ldr	r3, [pc, #56]	@ (8004664 <HAL_RCC_GetClockConfig+0x58>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004634:	4b0b      	ldr	r3, [pc, #44]	@ (8004664 <HAL_RCC_GetClockConfig+0x58>)
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004640:	4b08      	ldr	r3, [pc, #32]	@ (8004664 <HAL_RCC_GetClockConfig+0x58>)
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	08db      	lsrs	r3, r3, #3
 8004646:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800464e:	4b06      	ldr	r3, [pc, #24]	@ (8004668 <HAL_RCC_GetClockConfig+0x5c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0207 	and.w	r2, r3, #7
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800465a:	bf00      	nop
 800465c:	370c      	adds	r7, #12
 800465e:	46bd      	mov	sp, r7
 8004660:	bc80      	pop	{r7}
 8004662:	4770      	bx	lr
 8004664:	40021000 	.word	0x40021000
 8004668:	40022000 	.word	0x40022000

0800466c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004674:	4b0a      	ldr	r3, [pc, #40]	@ (80046a0 <RCC_Delay+0x34>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a0a      	ldr	r2, [pc, #40]	@ (80046a4 <RCC_Delay+0x38>)
 800467a:	fba2 2303 	umull	r2, r3, r2, r3
 800467e:	0a5b      	lsrs	r3, r3, #9
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	fb02 f303 	mul.w	r3, r2, r3
 8004686:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004688:	bf00      	nop
  }
  while (Delay --);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	1e5a      	subs	r2, r3, #1
 800468e:	60fa      	str	r2, [r7, #12]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d1f9      	bne.n	8004688 <RCC_Delay+0x1c>
}
 8004694:	bf00      	nop
 8004696:	bf00      	nop
 8004698:	3714      	adds	r7, #20
 800469a:	46bd      	mov	sp, r7
 800469c:	bc80      	pop	{r7}
 800469e:	4770      	bx	lr
 80046a0:	20000004 	.word	0x20000004
 80046a4:	10624dd3 	.word	0x10624dd3

080046a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e076      	b.n	80047a8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d108      	bne.n	80046d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046ca:	d009      	beq.n	80046e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	61da      	str	r2, [r3, #28]
 80046d2:	e005      	b.n	80046e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d106      	bne.n	8004700 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7fe fb08 	bl	8002d10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2202      	movs	r2, #2
 8004704:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004716:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004728:	431a      	orrs	r2, r3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004732:	431a      	orrs	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	691b      	ldr	r3, [r3, #16]
 8004738:	f003 0302 	and.w	r3, r3, #2
 800473c:	431a      	orrs	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	431a      	orrs	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	699b      	ldr	r3, [r3, #24]
 800474c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004750:	431a      	orrs	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	69db      	ldr	r3, [r3, #28]
 8004756:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a1b      	ldr	r3, [r3, #32]
 8004760:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004764:	ea42 0103 	orr.w	r1, r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800476c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	430a      	orrs	r2, r1
 8004776:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	0c1a      	lsrs	r2, r3, #16
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f002 0204 	and.w	r2, r2, #4
 8004786:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	69da      	ldr	r2, [r3, #28]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004796:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3708      	adds	r7, #8
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b088      	sub	sp, #32
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	603b      	str	r3, [r7, #0]
 80047bc:	4613      	mov	r3, r2
 80047be:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047c0:	f7fe fdce 	bl	8003360 <HAL_GetTick>
 80047c4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80047c6:	88fb      	ldrh	r3, [r7, #6]
 80047c8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d001      	beq.n	80047da <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80047d6:	2302      	movs	r3, #2
 80047d8:	e12a      	b.n	8004a30 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d002      	beq.n	80047e6 <HAL_SPI_Transmit+0x36>
 80047e0:	88fb      	ldrh	r3, [r7, #6]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d101      	bne.n	80047ea <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e122      	b.n	8004a30 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d101      	bne.n	80047f8 <HAL_SPI_Transmit+0x48>
 80047f4:	2302      	movs	r3, #2
 80047f6:	e11b      	b.n	8004a30 <HAL_SPI_Transmit+0x280>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2203      	movs	r2, #3
 8004804:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	88fa      	ldrh	r2, [r7, #6]
 8004818:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	88fa      	ldrh	r2, [r7, #6]
 800481e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004846:	d10f      	bne.n	8004868 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004856:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004866:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004872:	2b40      	cmp	r3, #64	@ 0x40
 8004874:	d007      	beq.n	8004886 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004884:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800488e:	d152      	bne.n	8004936 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <HAL_SPI_Transmit+0xee>
 8004898:	8b7b      	ldrh	r3, [r7, #26]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d145      	bne.n	800492a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a2:	881a      	ldrh	r2, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ae:	1c9a      	adds	r2, r3, #2
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	3b01      	subs	r3, #1
 80048bc:	b29a      	uxth	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048c2:	e032      	b.n	800492a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d112      	bne.n	80048f8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d6:	881a      	ldrh	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e2:	1c9a      	adds	r2, r3, #2
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	3b01      	subs	r3, #1
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80048f6:	e018      	b.n	800492a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048f8:	f7fe fd32 	bl	8003360 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	683a      	ldr	r2, [r7, #0]
 8004904:	429a      	cmp	r2, r3
 8004906:	d803      	bhi.n	8004910 <HAL_SPI_Transmit+0x160>
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800490e:	d102      	bne.n	8004916 <HAL_SPI_Transmit+0x166>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d109      	bne.n	800492a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2201      	movs	r2, #1
 800491a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e082      	b.n	8004a30 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800492e:	b29b      	uxth	r3, r3
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1c7      	bne.n	80048c4 <HAL_SPI_Transmit+0x114>
 8004934:	e053      	b.n	80049de <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <HAL_SPI_Transmit+0x194>
 800493e:	8b7b      	ldrh	r3, [r7, #26]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d147      	bne.n	80049d4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	330c      	adds	r3, #12
 800494e:	7812      	ldrb	r2, [r2, #0]
 8004950:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004956:	1c5a      	adds	r2, r3, #1
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004960:	b29b      	uxth	r3, r3
 8004962:	3b01      	subs	r3, #1
 8004964:	b29a      	uxth	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800496a:	e033      	b.n	80049d4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b02      	cmp	r3, #2
 8004978:	d113      	bne.n	80049a2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	330c      	adds	r3, #12
 8004984:	7812      	ldrb	r2, [r2, #0]
 8004986:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498c:	1c5a      	adds	r2, r3, #1
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004996:	b29b      	uxth	r3, r3
 8004998:	3b01      	subs	r3, #1
 800499a:	b29a      	uxth	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	86da      	strh	r2, [r3, #54]	@ 0x36
 80049a0:	e018      	b.n	80049d4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049a2:	f7fe fcdd 	bl	8003360 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	683a      	ldr	r2, [r7, #0]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d803      	bhi.n	80049ba <HAL_SPI_Transmit+0x20a>
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049b8:	d102      	bne.n	80049c0 <HAL_SPI_Transmit+0x210>
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d109      	bne.n	80049d4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e02d      	b.n	8004a30 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049d8:	b29b      	uxth	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1c6      	bne.n	800496c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049de:	69fa      	ldr	r2, [r7, #28]
 80049e0:	6839      	ldr	r1, [r7, #0]
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f000 fbd2 	bl	800518c <SPI_EndRxTxTransaction>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d002      	beq.n	80049f4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2220      	movs	r2, #32
 80049f2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d10a      	bne.n	8004a12 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049fc:	2300      	movs	r3, #0
 80049fe:	617b      	str	r3, [r7, #20]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	617b      	str	r3, [r7, #20]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	617b      	str	r3, [r7, #20]
 8004a10:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d001      	beq.n	8004a2e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e000      	b.n	8004a30 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004a2e:	2300      	movs	r3, #0
  }
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3720      	adds	r7, #32
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b088      	sub	sp, #32
 8004a3c:	af02      	add	r7, sp, #8
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	60b9      	str	r1, [r7, #8]
 8004a42:	603b      	str	r3, [r7, #0]
 8004a44:	4613      	mov	r3, r2
 8004a46:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d001      	beq.n	8004a58 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004a54:	2302      	movs	r3, #2
 8004a56:	e104      	b.n	8004c62 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a60:	d112      	bne.n	8004a88 <HAL_SPI_Receive+0x50>
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10e      	bne.n	8004a88 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2204      	movs	r2, #4
 8004a6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004a72:	88fa      	ldrh	r2, [r7, #6]
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	9300      	str	r3, [sp, #0]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	68ba      	ldr	r2, [r7, #8]
 8004a7c:	68b9      	ldr	r1, [r7, #8]
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 f8f3 	bl	8004c6a <HAL_SPI_TransmitReceive>
 8004a84:	4603      	mov	r3, r0
 8004a86:	e0ec      	b.n	8004c62 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a88:	f7fe fc6a 	bl	8003360 <HAL_GetTick>
 8004a8c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d002      	beq.n	8004a9a <HAL_SPI_Receive+0x62>
 8004a94:	88fb      	ldrh	r3, [r7, #6]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e0e1      	b.n	8004c62 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d101      	bne.n	8004aac <HAL_SPI_Receive+0x74>
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	e0da      	b.n	8004c62 <HAL_SPI_Receive+0x22a>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2204      	movs	r2, #4
 8004ab8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	68ba      	ldr	r2, [r7, #8]
 8004ac6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	88fa      	ldrh	r2, [r7, #6]
 8004acc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	88fa      	ldrh	r2, [r7, #6]
 8004ad2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2200      	movs	r2, #0
 8004af0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004afa:	d10f      	bne.n	8004b1c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b0a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004b1a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b26:	2b40      	cmp	r3, #64	@ 0x40
 8004b28:	d007      	beq.n	8004b3a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b38:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d170      	bne.n	8004c24 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004b42:	e035      	b.n	8004bb0 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d115      	bne.n	8004b7e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f103 020c 	add.w	r2, r3, #12
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b5e:	7812      	ldrb	r2, [r2, #0]
 8004b60:	b2d2      	uxtb	r2, r2
 8004b62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b68:	1c5a      	adds	r2, r3, #1
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	3b01      	subs	r3, #1
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b7c:	e018      	b.n	8004bb0 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b7e:	f7fe fbef 	bl	8003360 <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d803      	bhi.n	8004b96 <HAL_SPI_Receive+0x15e>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b94:	d102      	bne.n	8004b9c <HAL_SPI_Receive+0x164>
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d109      	bne.n	8004bb0 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e058      	b.n	8004c62 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1c4      	bne.n	8004b44 <HAL_SPI_Receive+0x10c>
 8004bba:	e038      	b.n	8004c2e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d113      	bne.n	8004bf2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68da      	ldr	r2, [r3, #12]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd4:	b292      	uxth	r2, r2
 8004bd6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bdc:	1c9a      	adds	r2, r3, #2
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	3b01      	subs	r3, #1
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bf0:	e018      	b.n	8004c24 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bf2:	f7fe fbb5 	bl	8003360 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	683a      	ldr	r2, [r7, #0]
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d803      	bhi.n	8004c0a <HAL_SPI_Receive+0x1d2>
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c08:	d102      	bne.n	8004c10 <HAL_SPI_Receive+0x1d8>
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d109      	bne.n	8004c24 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e01e      	b.n	8004c62 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d1c6      	bne.n	8004bbc <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	6839      	ldr	r1, [r7, #0]
 8004c32:	68f8      	ldr	r0, [r7, #12]
 8004c34:	f000 fa58 	bl	80050e8 <SPI_EndRxTransaction>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d002      	beq.n	8004c44 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2220      	movs	r2, #32
 8004c42:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d001      	beq.n	8004c60 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e000      	b.n	8004c62 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004c60:	2300      	movs	r3, #0
  }
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3718      	adds	r7, #24
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}

08004c6a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004c6a:	b580      	push	{r7, lr}
 8004c6c:	b08a      	sub	sp, #40	@ 0x28
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	60f8      	str	r0, [r7, #12]
 8004c72:	60b9      	str	r1, [r7, #8]
 8004c74:	607a      	str	r2, [r7, #4]
 8004c76:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c7c:	f7fe fb70 	bl	8003360 <HAL_GetTick>
 8004c80:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c88:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004c90:	887b      	ldrh	r3, [r7, #2]
 8004c92:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c94:	7ffb      	ldrb	r3, [r7, #31]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d00c      	beq.n	8004cb4 <HAL_SPI_TransmitReceive+0x4a>
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ca0:	d106      	bne.n	8004cb0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d102      	bne.n	8004cb0 <HAL_SPI_TransmitReceive+0x46>
 8004caa:	7ffb      	ldrb	r3, [r7, #31]
 8004cac:	2b04      	cmp	r3, #4
 8004cae:	d001      	beq.n	8004cb4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	e17f      	b.n	8004fb4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d005      	beq.n	8004cc6 <HAL_SPI_TransmitReceive+0x5c>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d002      	beq.n	8004cc6 <HAL_SPI_TransmitReceive+0x5c>
 8004cc0:	887b      	ldrh	r3, [r7, #2]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d101      	bne.n	8004cca <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e174      	b.n	8004fb4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d101      	bne.n	8004cd8 <HAL_SPI_TransmitReceive+0x6e>
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	e16d      	b.n	8004fb4 <HAL_SPI_TransmitReceive+0x34a>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	2b04      	cmp	r3, #4
 8004cea:	d003      	beq.n	8004cf4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2205      	movs	r2, #5
 8004cf0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	887a      	ldrh	r2, [r7, #2]
 8004d04:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	887a      	ldrh	r2, [r7, #2]
 8004d0a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	887a      	ldrh	r2, [r7, #2]
 8004d16:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	887a      	ldrh	r2, [r7, #2]
 8004d1c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2200      	movs	r2, #0
 8004d28:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d34:	2b40      	cmp	r3, #64	@ 0x40
 8004d36:	d007      	beq.n	8004d48 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d50:	d17e      	bne.n	8004e50 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d002      	beq.n	8004d60 <HAL_SPI_TransmitReceive+0xf6>
 8004d5a:	8afb      	ldrh	r3, [r7, #22]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d16c      	bne.n	8004e3a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d64:	881a      	ldrh	r2, [r3, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d70:	1c9a      	adds	r2, r3, #2
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d84:	e059      	b.n	8004e3a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d11b      	bne.n	8004dcc <HAL_SPI_TransmitReceive+0x162>
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d016      	beq.n	8004dcc <HAL_SPI_TransmitReceive+0x162>
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d113      	bne.n	8004dcc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da8:	881a      	ldrh	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db4:	1c9a      	adds	r2, r3, #2
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d119      	bne.n	8004e0e <HAL_SPI_TransmitReceive+0x1a4>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d014      	beq.n	8004e0e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68da      	ldr	r2, [r3, #12]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dee:	b292      	uxth	r2, r2
 8004df0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df6:	1c9a      	adds	r2, r3, #2
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	3b01      	subs	r3, #1
 8004e04:	b29a      	uxth	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e0e:	f7fe faa7 	bl	8003360 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	6a3b      	ldr	r3, [r7, #32]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d80d      	bhi.n	8004e3a <HAL_SPI_TransmitReceive+0x1d0>
 8004e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e24:	d009      	beq.n	8004e3a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e0bc      	b.n	8004fb4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1a0      	bne.n	8004d86 <HAL_SPI_TransmitReceive+0x11c>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d19b      	bne.n	8004d86 <HAL_SPI_TransmitReceive+0x11c>
 8004e4e:	e082      	b.n	8004f56 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d002      	beq.n	8004e5e <HAL_SPI_TransmitReceive+0x1f4>
 8004e58:	8afb      	ldrh	r3, [r7, #22]
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d171      	bne.n	8004f42 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	330c      	adds	r3, #12
 8004e68:	7812      	ldrb	r2, [r2, #0]
 8004e6a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	3b01      	subs	r3, #1
 8004e7e:	b29a      	uxth	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e84:	e05d      	b.n	8004f42 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	f003 0302 	and.w	r3, r3, #2
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d11c      	bne.n	8004ece <HAL_SPI_TransmitReceive+0x264>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d017      	beq.n	8004ece <HAL_SPI_TransmitReceive+0x264>
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d114      	bne.n	8004ece <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	330c      	adds	r3, #12
 8004eae:	7812      	ldrb	r2, [r2, #0]
 8004eb0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb6:	1c5a      	adds	r2, r3, #1
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	3b01      	subs	r3, #1
 8004ec4:	b29a      	uxth	r2, r3
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d119      	bne.n	8004f10 <HAL_SPI_TransmitReceive+0x2a6>
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d014      	beq.n	8004f10 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68da      	ldr	r2, [r3, #12]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef0:	b2d2      	uxtb	r2, r2
 8004ef2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef8:	1c5a      	adds	r2, r3, #1
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	3b01      	subs	r3, #1
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f10:	f7fe fa26 	bl	8003360 <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d803      	bhi.n	8004f28 <HAL_SPI_TransmitReceive+0x2be>
 8004f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f26:	d102      	bne.n	8004f2e <HAL_SPI_TransmitReceive+0x2c4>
 8004f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d109      	bne.n	8004f42 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2201      	movs	r2, #1
 8004f32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e038      	b.n	8004fb4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d19c      	bne.n	8004e86 <HAL_SPI_TransmitReceive+0x21c>
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d197      	bne.n	8004e86 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f56:	6a3a      	ldr	r2, [r7, #32]
 8004f58:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f5a:	68f8      	ldr	r0, [r7, #12]
 8004f5c:	f000 f916 	bl	800518c <SPI_EndRxTxTransaction>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d008      	beq.n	8004f78 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2220      	movs	r2, #32
 8004f6a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e01d      	b.n	8004fb4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d10a      	bne.n	8004f96 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f80:	2300      	movs	r3, #0
 8004f82:	613b      	str	r3, [r7, #16]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	613b      	str	r3, [r7, #16]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	613b      	str	r3, [r7, #16]
 8004f94:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2201      	movs	r2, #1
 8004f9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e000      	b.n	8004fb4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004fb2:	2300      	movs	r3, #0
  }
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3728      	adds	r7, #40	@ 0x28
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fca:	b2db      	uxtb	r3, r3
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	370c      	adds	r7, #12
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bc80      	pop	{r7}
 8004fd4:	4770      	bx	lr
	...

08004fd8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b088      	sub	sp, #32
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	603b      	str	r3, [r7, #0]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004fe8:	f7fe f9ba 	bl	8003360 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff0:	1a9b      	subs	r3, r3, r2
 8004ff2:	683a      	ldr	r2, [r7, #0]
 8004ff4:	4413      	add	r3, r2
 8004ff6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ff8:	f7fe f9b2 	bl	8003360 <HAL_GetTick>
 8004ffc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ffe:	4b39      	ldr	r3, [pc, #228]	@ (80050e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	015b      	lsls	r3, r3, #5
 8005004:	0d1b      	lsrs	r3, r3, #20
 8005006:	69fa      	ldr	r2, [r7, #28]
 8005008:	fb02 f303 	mul.w	r3, r2, r3
 800500c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800500e:	e054      	b.n	80050ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005016:	d050      	beq.n	80050ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005018:	f7fe f9a2 	bl	8003360 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	69fa      	ldr	r2, [r7, #28]
 8005024:	429a      	cmp	r2, r3
 8005026:	d902      	bls.n	800502e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d13d      	bne.n	80050aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800503c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005046:	d111      	bne.n	800506c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005050:	d004      	beq.n	800505c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800505a:	d107      	bne.n	800506c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800506a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005070:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005074:	d10f      	bne.n	8005096 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005094:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e017      	b.n	80050da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d101      	bne.n	80050b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80050b0:	2300      	movs	r3, #0
 80050b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	3b01      	subs	r3, #1
 80050b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	689a      	ldr	r2, [r3, #8]
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	4013      	ands	r3, r2
 80050c4:	68ba      	ldr	r2, [r7, #8]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	bf0c      	ite	eq
 80050ca:	2301      	moveq	r3, #1
 80050cc:	2300      	movne	r3, #0
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	461a      	mov	r2, r3
 80050d2:	79fb      	ldrb	r3, [r7, #7]
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d19b      	bne.n	8005010 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3720      	adds	r7, #32
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
 80050e2:	bf00      	nop
 80050e4:	20000004 	.word	0x20000004

080050e8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af02      	add	r7, sp, #8
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050fc:	d111      	bne.n	8005122 <SPI_EndRxTransaction+0x3a>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005106:	d004      	beq.n	8005112 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005110:	d107      	bne.n	8005122 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005120:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800512a:	d117      	bne.n	800515c <SPI_EndRxTransaction+0x74>
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005134:	d112      	bne.n	800515c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2200      	movs	r2, #0
 800513e:	2101      	movs	r1, #1
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f7ff ff49 	bl	8004fd8 <SPI_WaitFlagStateUntilTimeout>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d01a      	beq.n	8005182 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005150:	f043 0220 	orr.w	r2, r3, #32
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e013      	b.n	8005184 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	9300      	str	r3, [sp, #0]
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	2200      	movs	r2, #0
 8005164:	2180      	movs	r1, #128	@ 0x80
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f7ff ff36 	bl	8004fd8 <SPI_WaitFlagStateUntilTimeout>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d007      	beq.n	8005182 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005176:	f043 0220 	orr.w	r2, r3, #32
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e000      	b.n	8005184 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af02      	add	r7, sp, #8
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	9300      	str	r3, [sp, #0]
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	2201      	movs	r2, #1
 80051a0:	2102      	movs	r1, #2
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f7ff ff18 	bl	8004fd8 <SPI_WaitFlagStateUntilTimeout>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d007      	beq.n	80051be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051b2:	f043 0220 	orr.w	r2, r3, #32
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e013      	b.n	80051e6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	9300      	str	r3, [sp, #0]
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	2200      	movs	r2, #0
 80051c6:	2180      	movs	r1, #128	@ 0x80
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f7ff ff05 	bl	8004fd8 <SPI_WaitFlagStateUntilTimeout>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d007      	beq.n	80051e4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051d8:	f043 0220 	orr.w	r2, r3, #32
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80051e0:	2303      	movs	r3, #3
 80051e2:	e000      	b.n	80051e6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b082      	sub	sp, #8
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d101      	bne.n	8005200 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e041      	b.n	8005284 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b00      	cmp	r3, #0
 800520a:	d106      	bne.n	800521a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f000 f839 	bl	800528c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2202      	movs	r2, #2
 800521e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	3304      	adds	r3, #4
 800522a:	4619      	mov	r1, r3
 800522c:	4610      	mov	r0, r2
 800522e:	f000 f99d 	bl	800556c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2201      	movs	r2, #1
 800526e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2201      	movs	r2, #1
 8005276:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3708      	adds	r7, #8
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	bc80      	pop	{r7}
 800529c:	4770      	bx	lr
	...

080052a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d001      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e03a      	b.n	800532e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68da      	ldr	r2, [r3, #12]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f042 0201 	orr.w	r2, r2, #1
 80052ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a18      	ldr	r2, [pc, #96]	@ (8005338 <HAL_TIM_Base_Start_IT+0x98>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d00e      	beq.n	80052f8 <HAL_TIM_Base_Start_IT+0x58>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052e2:	d009      	beq.n	80052f8 <HAL_TIM_Base_Start_IT+0x58>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a14      	ldr	r2, [pc, #80]	@ (800533c <HAL_TIM_Base_Start_IT+0x9c>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d004      	beq.n	80052f8 <HAL_TIM_Base_Start_IT+0x58>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a13      	ldr	r2, [pc, #76]	@ (8005340 <HAL_TIM_Base_Start_IT+0xa0>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d111      	bne.n	800531c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	f003 0307 	and.w	r3, r3, #7
 8005302:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2b06      	cmp	r3, #6
 8005308:	d010      	beq.n	800532c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f042 0201 	orr.w	r2, r2, #1
 8005318:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800531a:	e007      	b.n	800532c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f042 0201 	orr.w	r2, r2, #1
 800532a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	3714      	adds	r7, #20
 8005332:	46bd      	mov	sp, r7
 8005334:	bc80      	pop	{r7}
 8005336:	4770      	bx	lr
 8005338:	40012c00 	.word	0x40012c00
 800533c:	40000400 	.word	0x40000400
 8005340:	40000800 	.word	0x40000800

08005344 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	f003 0302 	and.w	r3, r3, #2
 8005362:	2b00      	cmp	r3, #0
 8005364:	d020      	beq.n	80053a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f003 0302 	and.w	r3, r3, #2
 800536c:	2b00      	cmp	r3, #0
 800536e:	d01b      	beq.n	80053a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f06f 0202 	mvn.w	r2, #2
 8005378:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2201      	movs	r2, #1
 800537e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	699b      	ldr	r3, [r3, #24]
 8005386:	f003 0303 	and.w	r3, r3, #3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d003      	beq.n	8005396 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 f8d1 	bl	8005536 <HAL_TIM_IC_CaptureCallback>
 8005394:	e005      	b.n	80053a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 f8c4 	bl	8005524 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f8d3 	bl	8005548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	f003 0304 	and.w	r3, r3, #4
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d020      	beq.n	80053f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f003 0304 	and.w	r3, r3, #4
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d01b      	beq.n	80053f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f06f 0204 	mvn.w	r2, #4
 80053c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2202      	movs	r2, #2
 80053ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d003      	beq.n	80053e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f8ab 	bl	8005536 <HAL_TIM_IC_CaptureCallback>
 80053e0:	e005      	b.n	80053ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 f89e 	bl	8005524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 f8ad 	bl	8005548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	f003 0308 	and.w	r3, r3, #8
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d020      	beq.n	8005440 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f003 0308 	and.w	r3, r3, #8
 8005404:	2b00      	cmp	r3, #0
 8005406:	d01b      	beq.n	8005440 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f06f 0208 	mvn.w	r2, #8
 8005410:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2204      	movs	r2, #4
 8005416:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	69db      	ldr	r3, [r3, #28]
 800541e:	f003 0303 	and.w	r3, r3, #3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f885 	bl	8005536 <HAL_TIM_IC_CaptureCallback>
 800542c:	e005      	b.n	800543a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 f878 	bl	8005524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f000 f887 	bl	8005548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	f003 0310 	and.w	r3, r3, #16
 8005446:	2b00      	cmp	r3, #0
 8005448:	d020      	beq.n	800548c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f003 0310 	and.w	r3, r3, #16
 8005450:	2b00      	cmp	r3, #0
 8005452:	d01b      	beq.n	800548c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f06f 0210 	mvn.w	r2, #16
 800545c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2208      	movs	r2, #8
 8005462:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	69db      	ldr	r3, [r3, #28]
 800546a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800546e:	2b00      	cmp	r3, #0
 8005470:	d003      	beq.n	800547a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 f85f 	bl	8005536 <HAL_TIM_IC_CaptureCallback>
 8005478:	e005      	b.n	8005486 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f852 	bl	8005524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f000 f861 	bl	8005548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00c      	beq.n	80054b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	2b00      	cmp	r3, #0
 800549e:	d007      	beq.n	80054b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f06f 0201 	mvn.w	r2, #1
 80054a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f7fd fbe0 	bl	8002c70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d00c      	beq.n	80054d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d007      	beq.n	80054d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80054cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 f8c3 	bl	800565a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00c      	beq.n	80054f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d007      	beq.n	80054f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 f831 	bl	800555a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	f003 0320 	and.w	r3, r3, #32
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00c      	beq.n	800551c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f003 0320 	and.w	r3, r3, #32
 8005508:	2b00      	cmp	r3, #0
 800550a:	d007      	beq.n	800551c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f06f 0220 	mvn.w	r2, #32
 8005514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f896 	bl	8005648 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800551c:	bf00      	nop
 800551e:	3710      	adds	r7, #16
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800552c:	bf00      	nop
 800552e:	370c      	adds	r7, #12
 8005530:	46bd      	mov	sp, r7
 8005532:	bc80      	pop	{r7}
 8005534:	4770      	bx	lr

08005536 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005536:	b480      	push	{r7}
 8005538:	b083      	sub	sp, #12
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800553e:	bf00      	nop
 8005540:	370c      	adds	r7, #12
 8005542:	46bd      	mov	sp, r7
 8005544:	bc80      	pop	{r7}
 8005546:	4770      	bx	lr

08005548 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	bc80      	pop	{r7}
 8005558:	4770      	bx	lr

0800555a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800555a:	b480      	push	{r7}
 800555c:	b083      	sub	sp, #12
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005562:	bf00      	nop
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	bc80      	pop	{r7}
 800556a:	4770      	bx	lr

0800556c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800556c:	b480      	push	{r7}
 800556e:	b085      	sub	sp, #20
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a2f      	ldr	r2, [pc, #188]	@ (800563c <TIM_Base_SetConfig+0xd0>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d00b      	beq.n	800559c <TIM_Base_SetConfig+0x30>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800558a:	d007      	beq.n	800559c <TIM_Base_SetConfig+0x30>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	4a2c      	ldr	r2, [pc, #176]	@ (8005640 <TIM_Base_SetConfig+0xd4>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d003      	beq.n	800559c <TIM_Base_SetConfig+0x30>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a2b      	ldr	r2, [pc, #172]	@ (8005644 <TIM_Base_SetConfig+0xd8>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d108      	bne.n	80055ae <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a22      	ldr	r2, [pc, #136]	@ (800563c <TIM_Base_SetConfig+0xd0>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d00b      	beq.n	80055ce <TIM_Base_SetConfig+0x62>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055bc:	d007      	beq.n	80055ce <TIM_Base_SetConfig+0x62>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005640 <TIM_Base_SetConfig+0xd4>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d003      	beq.n	80055ce <TIM_Base_SetConfig+0x62>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a1e      	ldr	r2, [pc, #120]	@ (8005644 <TIM_Base_SetConfig+0xd8>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d108      	bne.n	80055e0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	68fa      	ldr	r2, [r7, #12]
 80055dc:	4313      	orrs	r3, r2
 80055de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	695b      	ldr	r3, [r3, #20]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	689a      	ldr	r2, [r3, #8]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4a0d      	ldr	r2, [pc, #52]	@ (800563c <TIM_Base_SetConfig+0xd0>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d103      	bne.n	8005614 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	691a      	ldr	r2, [r3, #16]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d005      	beq.n	8005632 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	f023 0201 	bic.w	r2, r3, #1
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	611a      	str	r2, [r3, #16]
  }
}
 8005632:	bf00      	nop
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	bc80      	pop	{r7}
 800563a:	4770      	bx	lr
 800563c:	40012c00 	.word	0x40012c00
 8005640:	40000400 	.word	0x40000400
 8005644:	40000800 	.word	0x40000800

08005648 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005648:	b480      	push	{r7}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005650:	bf00      	nop
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	bc80      	pop	{r7}
 8005658:	4770      	bx	lr

0800565a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800565a:	b480      	push	{r7}
 800565c:	b083      	sub	sp, #12
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005662:	bf00      	nop
 8005664:	370c      	adds	r7, #12
 8005666:	46bd      	mov	sp, r7
 8005668:	bc80      	pop	{r7}
 800566a:	4770      	bx	lr

0800566c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b082      	sub	sp, #8
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d101      	bne.n	800567e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e042      	b.n	8005704 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005684:	b2db      	uxtb	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	d106      	bne.n	8005698 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f7fd fb88 	bl	8002da8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2224      	movs	r2, #36	@ 0x24
 800569c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68da      	ldr	r2, [r3, #12]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 fdbb 	bl	800622c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	691a      	ldr	r2, [r3, #16]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	695a      	ldr	r2, [r3, #20]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	68da      	ldr	r2, [r3, #12]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2220      	movs	r2, #32
 80056f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2220      	movs	r2, #32
 80056f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005702:	2300      	movs	r3, #0
}
 8005704:	4618      	mov	r0, r3
 8005706:	3708      	adds	r7, #8
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}

0800570c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b08c      	sub	sp, #48	@ 0x30
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	4613      	mov	r3, r2
 8005718:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b20      	cmp	r3, #32
 8005724:	d156      	bne.n	80057d4 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d002      	beq.n	8005732 <HAL_UART_Transmit_DMA+0x26>
 800572c:	88fb      	ldrh	r3, [r7, #6]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d101      	bne.n	8005736 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e04f      	b.n	80057d6 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8005736:	68ba      	ldr	r2, [r7, #8]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	88fa      	ldrh	r2, [r7, #6]
 8005740:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	88fa      	ldrh	r2, [r7, #6]
 8005746:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2221      	movs	r2, #33	@ 0x21
 8005752:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800575a:	4a21      	ldr	r2, [pc, #132]	@ (80057e0 <HAL_UART_Transmit_DMA+0xd4>)
 800575c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005762:	4a20      	ldr	r2, [pc, #128]	@ (80057e4 <HAL_UART_Transmit_DMA+0xd8>)
 8005764:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800576a:	4a1f      	ldr	r2, [pc, #124]	@ (80057e8 <HAL_UART_Transmit_DMA+0xdc>)
 800576c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005772:	2200      	movs	r2, #0
 8005774:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8005776:	f107 0308 	add.w	r3, r7, #8
 800577a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005782:	6819      	ldr	r1, [r3, #0]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	3304      	adds	r3, #4
 800578a:	461a      	mov	r2, r3
 800578c:	88fb      	ldrh	r3, [r7, #6]
 800578e:	f7fd ff4f 	bl	8003630 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800579a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	3314      	adds	r3, #20
 80057a2:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	e853 3f00 	ldrex	r3, [r3]
 80057aa:	617b      	str	r3, [r7, #20]
   return(result);
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	3314      	adds	r3, #20
 80057ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057bc:	627a      	str	r2, [r7, #36]	@ 0x24
 80057be:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c0:	6a39      	ldr	r1, [r7, #32]
 80057c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057c4:	e841 2300 	strex	r3, r2, [r1]
 80057c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1e5      	bne.n	800579c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80057d0:	2300      	movs	r3, #0
 80057d2:	e000      	b.n	80057d6 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80057d4:	2302      	movs	r3, #2
  }
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3730      	adds	r7, #48	@ 0x30
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	08005d5d 	.word	0x08005d5d
 80057e4:	08005df7 	.word	0x08005df7
 80057e8:	08005e13 	.word	0x08005e13

080057ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b0ba      	sub	sp, #232	@ 0xe8
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005812:	2300      	movs	r3, #0
 8005814:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005818:	2300      	movs	r3, #0
 800581a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800581e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005822:	f003 030f 	and.w	r3, r3, #15
 8005826:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800582a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800582e:	2b00      	cmp	r3, #0
 8005830:	d10f      	bne.n	8005852 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005836:	f003 0320 	and.w	r3, r3, #32
 800583a:	2b00      	cmp	r3, #0
 800583c:	d009      	beq.n	8005852 <HAL_UART_IRQHandler+0x66>
 800583e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005842:	f003 0320 	and.w	r3, r3, #32
 8005846:	2b00      	cmp	r3, #0
 8005848:	d003      	beq.n	8005852 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 fc2f 	bl	80060ae <UART_Receive_IT>
      return;
 8005850:	e25b      	b.n	8005d0a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005852:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005856:	2b00      	cmp	r3, #0
 8005858:	f000 80de 	beq.w	8005a18 <HAL_UART_IRQHandler+0x22c>
 800585c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005860:	f003 0301 	and.w	r3, r3, #1
 8005864:	2b00      	cmp	r3, #0
 8005866:	d106      	bne.n	8005876 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800586c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005870:	2b00      	cmp	r3, #0
 8005872:	f000 80d1 	beq.w	8005a18 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800587a:	f003 0301 	and.w	r3, r3, #1
 800587e:	2b00      	cmp	r3, #0
 8005880:	d00b      	beq.n	800589a <HAL_UART_IRQHandler+0xae>
 8005882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800588a:	2b00      	cmp	r3, #0
 800588c:	d005      	beq.n	800589a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005892:	f043 0201 	orr.w	r2, r3, #1
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800589a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800589e:	f003 0304 	and.w	r3, r3, #4
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00b      	beq.n	80058be <HAL_UART_IRQHandler+0xd2>
 80058a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d005      	beq.n	80058be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058b6:	f043 0202 	orr.w	r2, r3, #2
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00b      	beq.n	80058e2 <HAL_UART_IRQHandler+0xf6>
 80058ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d005      	beq.n	80058e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058da:	f043 0204 	orr.w	r2, r3, #4
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80058e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058e6:	f003 0308 	and.w	r3, r3, #8
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d011      	beq.n	8005912 <HAL_UART_IRQHandler+0x126>
 80058ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058f2:	f003 0320 	and.w	r3, r3, #32
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d105      	bne.n	8005906 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80058fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058fe:	f003 0301 	and.w	r3, r3, #1
 8005902:	2b00      	cmp	r3, #0
 8005904:	d005      	beq.n	8005912 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590a:	f043 0208 	orr.w	r2, r3, #8
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005916:	2b00      	cmp	r3, #0
 8005918:	f000 81f2 	beq.w	8005d00 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800591c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005920:	f003 0320 	and.w	r3, r3, #32
 8005924:	2b00      	cmp	r3, #0
 8005926:	d008      	beq.n	800593a <HAL_UART_IRQHandler+0x14e>
 8005928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800592c:	f003 0320 	and.w	r3, r3, #32
 8005930:	2b00      	cmp	r3, #0
 8005932:	d002      	beq.n	800593a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 fbba 	bl	80060ae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005944:	2b00      	cmp	r3, #0
 8005946:	bf14      	ite	ne
 8005948:	2301      	movne	r3, #1
 800594a:	2300      	moveq	r3, #0
 800594c:	b2db      	uxtb	r3, r3
 800594e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005956:	f003 0308 	and.w	r3, r3, #8
 800595a:	2b00      	cmp	r3, #0
 800595c:	d103      	bne.n	8005966 <HAL_UART_IRQHandler+0x17a>
 800595e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005962:	2b00      	cmp	r3, #0
 8005964:	d04f      	beq.n	8005a06 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 fac4 	bl	8005ef4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005976:	2b00      	cmp	r3, #0
 8005978:	d041      	beq.n	80059fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	3314      	adds	r3, #20
 8005980:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005984:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005988:	e853 3f00 	ldrex	r3, [r3]
 800598c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005990:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005994:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005998:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	3314      	adds	r3, #20
 80059a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80059a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80059aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80059b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80059b6:	e841 2300 	strex	r3, r2, [r1]
 80059ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80059be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1d9      	bne.n	800597a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d013      	beq.n	80059f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059d2:	4a7e      	ldr	r2, [pc, #504]	@ (8005bcc <HAL_UART_IRQHandler+0x3e0>)
 80059d4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059da:	4618      	mov	r0, r3
 80059dc:	f7fd fec4 	bl	8003768 <HAL_DMA_Abort_IT>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d016      	beq.n	8005a14 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059ec:	687a      	ldr	r2, [r7, #4]
 80059ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80059f0:	4610      	mov	r0, r2
 80059f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059f4:	e00e      	b.n	8005a14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 f99c 	bl	8005d34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059fc:	e00a      	b.n	8005a14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 f998 	bl	8005d34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a04:	e006      	b.n	8005a14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f000 f994 	bl	8005d34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005a12:	e175      	b.n	8005d00 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a14:	bf00      	nop
    return;
 8005a16:	e173      	b.n	8005d00 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	f040 814f 	bne.w	8005cc0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a26:	f003 0310 	and.w	r3, r3, #16
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	f000 8148 	beq.w	8005cc0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005a30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a34:	f003 0310 	and.w	r3, r3, #16
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f000 8141 	beq.w	8005cc0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a3e:	2300      	movs	r3, #0
 8005a40:	60bb      	str	r3, [r7, #8]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	60bb      	str	r3, [r7, #8]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	60bb      	str	r3, [r7, #8]
 8005a52:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f000 80b6 	beq.w	8005bd0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f000 8145 	beq.w	8005d04 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a82:	429a      	cmp	r2, r3
 8005a84:	f080 813e 	bcs.w	8005d04 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a8e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a94:	699b      	ldr	r3, [r3, #24]
 8005a96:	2b20      	cmp	r3, #32
 8005a98:	f000 8088 	beq.w	8005bac <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	330c      	adds	r3, #12
 8005aa2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005aaa:	e853 3f00 	ldrex	r3, [r3]
 8005aae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005ab2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ab6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005aba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	330c      	adds	r3, #12
 8005ac4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005ac8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005acc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005ad4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005ad8:	e841 2300 	strex	r3, r2, [r1]
 8005adc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005ae0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d1d9      	bne.n	8005a9c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	3314      	adds	r3, #20
 8005aee:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005af2:	e853 3f00 	ldrex	r3, [r3]
 8005af6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005af8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005afa:	f023 0301 	bic.w	r3, r3, #1
 8005afe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	3314      	adds	r3, #20
 8005b08:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b0c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005b10:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b12:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b14:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005b18:	e841 2300 	strex	r3, r2, [r1]
 8005b1c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005b1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1e1      	bne.n	8005ae8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	3314      	adds	r3, #20
 8005b2a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b2e:	e853 3f00 	ldrex	r3, [r3]
 8005b32:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005b34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	3314      	adds	r3, #20
 8005b44:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005b48:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005b4a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005b4e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005b50:	e841 2300 	strex	r3, r2, [r1]
 8005b54:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005b56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1e3      	bne.n	8005b24 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2220      	movs	r2, #32
 8005b60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	330c      	adds	r3, #12
 8005b70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b74:	e853 3f00 	ldrex	r3, [r3]
 8005b78:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b7c:	f023 0310 	bic.w	r3, r3, #16
 8005b80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	330c      	adds	r3, #12
 8005b8a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005b8e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005b90:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b92:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b94:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b96:	e841 2300 	strex	r3, r2, [r1]
 8005b9a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1e3      	bne.n	8005b6a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7fd fda2 	bl	80036f0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2202      	movs	r2, #2
 8005bb0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 f8bf 	bl	8005d46 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005bc8:	e09c      	b.n	8005d04 <HAL_UART_IRQHandler+0x518>
 8005bca:	bf00      	nop
 8005bcc:	08005fb9 	.word	0x08005fb9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	f000 808e 	beq.w	8005d08 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005bec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	f000 8089 	beq.w	8005d08 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	330c      	adds	r3, #12
 8005bfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c00:	e853 3f00 	ldrex	r3, [r3]
 8005c04:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c0c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	330c      	adds	r3, #12
 8005c16:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005c1a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005c1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c22:	e841 2300 	strex	r3, r2, [r1]
 8005c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d1e3      	bne.n	8005bf6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	3314      	adds	r3, #20
 8005c34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c38:	e853 3f00 	ldrex	r3, [r3]
 8005c3c:	623b      	str	r3, [r7, #32]
   return(result);
 8005c3e:	6a3b      	ldr	r3, [r7, #32]
 8005c40:	f023 0301 	bic.w	r3, r3, #1
 8005c44:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	3314      	adds	r3, #20
 8005c4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005c52:	633a      	str	r2, [r7, #48]	@ 0x30
 8005c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c5a:	e841 2300 	strex	r3, r2, [r1]
 8005c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d1e3      	bne.n	8005c2e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	330c      	adds	r3, #12
 8005c7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	e853 3f00 	ldrex	r3, [r3]
 8005c82:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f023 0310 	bic.w	r3, r3, #16
 8005c8a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	330c      	adds	r3, #12
 8005c94:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005c98:	61fa      	str	r2, [r7, #28]
 8005c9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9c:	69b9      	ldr	r1, [r7, #24]
 8005c9e:	69fa      	ldr	r2, [r7, #28]
 8005ca0:	e841 2300 	strex	r3, r2, [r1]
 8005ca4:	617b      	str	r3, [r7, #20]
   return(result);
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d1e3      	bne.n	8005c74 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2202      	movs	r2, #2
 8005cb0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005cb2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005cb6:	4619      	mov	r1, r3
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 f844 	bl	8005d46 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005cbe:	e023      	b.n	8005d08 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005cc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d009      	beq.n	8005ce0 <HAL_UART_IRQHandler+0x4f4>
 8005ccc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d003      	beq.n	8005ce0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 f981 	bl	8005fe0 <UART_Transmit_IT>
    return;
 8005cde:	e014      	b.n	8005d0a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ce0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00e      	beq.n	8005d0a <HAL_UART_IRQHandler+0x51e>
 8005cec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d008      	beq.n	8005d0a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 f9c0 	bl	800607e <UART_EndTransmit_IT>
    return;
 8005cfe:	e004      	b.n	8005d0a <HAL_UART_IRQHandler+0x51e>
    return;
 8005d00:	bf00      	nop
 8005d02:	e002      	b.n	8005d0a <HAL_UART_IRQHandler+0x51e>
      return;
 8005d04:	bf00      	nop
 8005d06:	e000      	b.n	8005d0a <HAL_UART_IRQHandler+0x51e>
      return;
 8005d08:	bf00      	nop
  }
}
 8005d0a:	37e8      	adds	r7, #232	@ 0xe8
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005d18:	bf00      	nop
 8005d1a:	370c      	adds	r7, #12
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bc80      	pop	{r7}
 8005d20:	4770      	bx	lr

08005d22 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d22:	b480      	push	{r7}
 8005d24:	b083      	sub	sp, #12
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005d2a:	bf00      	nop
 8005d2c:	370c      	adds	r7, #12
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bc80      	pop	{r7}
 8005d32:	4770      	bx	lr

08005d34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bc80      	pop	{r7}
 8005d44:	4770      	bx	lr

08005d46 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
 8005d4e:	460b      	mov	r3, r1
 8005d50:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d52:	bf00      	nop
 8005d54:	370c      	adds	r7, #12
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bc80      	pop	{r7}
 8005d5a:	4770      	bx	lr

08005d5c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b090      	sub	sp, #64	@ 0x40
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0320 	and.w	r3, r3, #32
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d137      	bne.n	8005de8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005d78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	3314      	adds	r3, #20
 8005d84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	e853 3f00 	ldrex	r3, [r3]
 8005d8c:	623b      	str	r3, [r7, #32]
   return(result);
 8005d8e:	6a3b      	ldr	r3, [r7, #32]
 8005d90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	3314      	adds	r3, #20
 8005d9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005da4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005da6:	e841 2300 	strex	r3, r2, [r1]
 8005daa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1e5      	bne.n	8005d7e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005db2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	330c      	adds	r3, #12
 8005db8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	e853 3f00 	ldrex	r3, [r3]
 8005dc0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	330c      	adds	r3, #12
 8005dd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005dd2:	61fa      	str	r2, [r7, #28]
 8005dd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd6:	69b9      	ldr	r1, [r7, #24]
 8005dd8:	69fa      	ldr	r2, [r7, #28]
 8005dda:	e841 2300 	strex	r3, r2, [r1]
 8005dde:	617b      	str	r3, [r7, #20]
   return(result);
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1e5      	bne.n	8005db2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005de6:	e002      	b.n	8005dee <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005de8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005dea:	f7fc ff0f 	bl	8002c0c <HAL_UART_TxCpltCallback>
}
 8005dee:	bf00      	nop
 8005df0:	3740      	adds	r7, #64	@ 0x40
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b084      	sub	sp, #16
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e02:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005e04:	68f8      	ldr	r0, [r7, #12]
 8005e06:	f7ff ff83 	bl	8005d10 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e0a:	bf00      	nop
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b084      	sub	sp, #16
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e22:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	bf14      	ite	ne
 8005e32:	2301      	movne	r3, #1
 8005e34:	2300      	moveq	r3, #0
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b21      	cmp	r3, #33	@ 0x21
 8005e44:	d108      	bne.n	8005e58 <UART_DMAError+0x46>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d005      	beq.n	8005e58 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005e52:	68b8      	ldr	r0, [r7, #8]
 8005e54:	f000 f827 	bl	8005ea6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	bf14      	ite	ne
 8005e66:	2301      	movne	r3, #1
 8005e68:	2300      	moveq	r3, #0
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	2b22      	cmp	r3, #34	@ 0x22
 8005e78:	d108      	bne.n	8005e8c <UART_DMAError+0x7a>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d005      	beq.n	8005e8c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	2200      	movs	r2, #0
 8005e84:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005e86:	68b8      	ldr	r0, [r7, #8]
 8005e88:	f000 f834 	bl	8005ef4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e90:	f043 0210 	orr.w	r2, r3, #16
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e98:	68b8      	ldr	r0, [r7, #8]
 8005e9a:	f7ff ff4b 	bl	8005d34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e9e:	bf00      	nop
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b089      	sub	sp, #36	@ 0x24
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	330c      	adds	r3, #12
 8005eb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	e853 3f00 	ldrex	r3, [r3]
 8005ebc:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005ec4:	61fb      	str	r3, [r7, #28]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	330c      	adds	r3, #12
 8005ecc:	69fa      	ldr	r2, [r7, #28]
 8005ece:	61ba      	str	r2, [r7, #24]
 8005ed0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed2:	6979      	ldr	r1, [r7, #20]
 8005ed4:	69ba      	ldr	r2, [r7, #24]
 8005ed6:	e841 2300 	strex	r3, r2, [r1]
 8005eda:	613b      	str	r3, [r7, #16]
   return(result);
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1e5      	bne.n	8005eae <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2220      	movs	r2, #32
 8005ee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005eea:	bf00      	nop
 8005eec:	3724      	adds	r7, #36	@ 0x24
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bc80      	pop	{r7}
 8005ef2:	4770      	bx	lr

08005ef4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b095      	sub	sp, #84	@ 0x54
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	330c      	adds	r3, #12
 8005f02:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f06:	e853 3f00 	ldrex	r3, [r3]
 8005f0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	330c      	adds	r3, #12
 8005f1a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f1c:	643a      	str	r2, [r7, #64]	@ 0x40
 8005f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f24:	e841 2300 	strex	r3, r2, [r1]
 8005f28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d1e5      	bne.n	8005efc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	3314      	adds	r3, #20
 8005f36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f38:	6a3b      	ldr	r3, [r7, #32]
 8005f3a:	e853 3f00 	ldrex	r3, [r3]
 8005f3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f40:	69fb      	ldr	r3, [r7, #28]
 8005f42:	f023 0301 	bic.w	r3, r3, #1
 8005f46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	3314      	adds	r3, #20
 8005f4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f58:	e841 2300 	strex	r3, r2, [r1]
 8005f5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d1e5      	bne.n	8005f30 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d119      	bne.n	8005fa0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	330c      	adds	r3, #12
 8005f72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	e853 3f00 	ldrex	r3, [r3]
 8005f7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	f023 0310 	bic.w	r3, r3, #16
 8005f82:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	330c      	adds	r3, #12
 8005f8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f8c:	61ba      	str	r2, [r7, #24]
 8005f8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f90:	6979      	ldr	r1, [r7, #20]
 8005f92:	69ba      	ldr	r2, [r7, #24]
 8005f94:	e841 2300 	strex	r3, r2, [r1]
 8005f98:	613b      	str	r3, [r7, #16]
   return(result);
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1e5      	bne.n	8005f6c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2220      	movs	r2, #32
 8005fa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005fae:	bf00      	nop
 8005fb0:	3754      	adds	r7, #84	@ 0x54
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bc80      	pop	{r7}
 8005fb6:	4770      	bx	lr

08005fb8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f7ff feae 	bl	8005d34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fd8:	bf00      	nop
 8005fda:	3710      	adds	r7, #16
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}

08005fe0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b21      	cmp	r3, #33	@ 0x21
 8005ff2:	d13e      	bne.n	8006072 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ffc:	d114      	bne.n	8006028 <UART_Transmit_IT+0x48>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d110      	bne.n	8006028 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	881b      	ldrh	r3, [r3, #0]
 8006010:	461a      	mov	r2, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800601a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a1b      	ldr	r3, [r3, #32]
 8006020:	1c9a      	adds	r2, r3, #2
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	621a      	str	r2, [r3, #32]
 8006026:	e008      	b.n	800603a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a1b      	ldr	r3, [r3, #32]
 800602c:	1c59      	adds	r1, r3, #1
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	6211      	str	r1, [r2, #32]
 8006032:	781a      	ldrb	r2, [r3, #0]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800603e:	b29b      	uxth	r3, r3
 8006040:	3b01      	subs	r3, #1
 8006042:	b29b      	uxth	r3, r3
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	4619      	mov	r1, r3
 8006048:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10f      	bne.n	800606e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68da      	ldr	r2, [r3, #12]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800605c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68da      	ldr	r2, [r3, #12]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800606c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800606e:	2300      	movs	r3, #0
 8006070:	e000      	b.n	8006074 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006072:	2302      	movs	r3, #2
  }
}
 8006074:	4618      	mov	r0, r3
 8006076:	3714      	adds	r7, #20
 8006078:	46bd      	mov	sp, r7
 800607a:	bc80      	pop	{r7}
 800607c:	4770      	bx	lr

0800607e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b082      	sub	sp, #8
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	68da      	ldr	r2, [r3, #12]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006094:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2220      	movs	r2, #32
 800609a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f7fc fdb4 	bl	8002c0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3708      	adds	r7, #8
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b08c      	sub	sp, #48	@ 0x30
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	2b22      	cmp	r3, #34	@ 0x22
 80060c0:	f040 80ae 	bne.w	8006220 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060cc:	d117      	bne.n	80060fe <UART_Receive_IT+0x50>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d113      	bne.n	80060fe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80060d6:	2300      	movs	r3, #0
 80060d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060de:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060ec:	b29a      	uxth	r2, r3
 80060ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060f6:	1c9a      	adds	r2, r3, #2
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80060fc:	e026      	b.n	800614c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006102:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006104:	2300      	movs	r3, #0
 8006106:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006110:	d007      	beq.n	8006122 <UART_Receive_IT+0x74>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10a      	bne.n	8006130 <UART_Receive_IT+0x82>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	691b      	ldr	r3, [r3, #16]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d106      	bne.n	8006130 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	b2da      	uxtb	r2, r3
 800612a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800612c:	701a      	strb	r2, [r3, #0]
 800612e:	e008      	b.n	8006142 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	b2db      	uxtb	r3, r3
 8006138:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800613c:	b2da      	uxtb	r2, r3
 800613e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006140:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006146:	1c5a      	adds	r2, r3, #1
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006150:	b29b      	uxth	r3, r3
 8006152:	3b01      	subs	r3, #1
 8006154:	b29b      	uxth	r3, r3
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	4619      	mov	r1, r3
 800615a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800615c:	2b00      	cmp	r3, #0
 800615e:	d15d      	bne.n	800621c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68da      	ldr	r2, [r3, #12]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f022 0220 	bic.w	r2, r2, #32
 800616e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68da      	ldr	r2, [r3, #12]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800617e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	695a      	ldr	r2, [r3, #20]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 0201 	bic.w	r2, r2, #1
 800618e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2220      	movs	r2, #32
 8006194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d135      	bne.n	8006212 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	330c      	adds	r3, #12
 80061b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	e853 3f00 	ldrex	r3, [r3]
 80061ba:	613b      	str	r3, [r7, #16]
   return(result);
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	f023 0310 	bic.w	r3, r3, #16
 80061c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	330c      	adds	r3, #12
 80061ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061cc:	623a      	str	r2, [r7, #32]
 80061ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d0:	69f9      	ldr	r1, [r7, #28]
 80061d2:	6a3a      	ldr	r2, [r7, #32]
 80061d4:	e841 2300 	strex	r3, r2, [r1]
 80061d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1e5      	bne.n	80061ac <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 0310 	and.w	r3, r3, #16
 80061ea:	2b10      	cmp	r3, #16
 80061ec:	d10a      	bne.n	8006204 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061ee:	2300      	movs	r3, #0
 80061f0:	60fb      	str	r3, [r7, #12]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	60fb      	str	r3, [r7, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	60fb      	str	r3, [r7, #12]
 8006202:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006208:	4619      	mov	r1, r3
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f7ff fd9b 	bl	8005d46 <HAL_UARTEx_RxEventCallback>
 8006210:	e002      	b.n	8006218 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f7ff fd85 	bl	8005d22 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006218:	2300      	movs	r3, #0
 800621a:	e002      	b.n	8006222 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800621c:	2300      	movs	r3, #0
 800621e:	e000      	b.n	8006222 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006220:	2302      	movs	r3, #2
  }
}
 8006222:	4618      	mov	r0, r3
 8006224:	3730      	adds	r7, #48	@ 0x30
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}
	...

0800622c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	68da      	ldr	r2, [r3, #12]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	430a      	orrs	r2, r1
 8006248:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	689a      	ldr	r2, [r3, #8]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	691b      	ldr	r3, [r3, #16]
 8006252:	431a      	orrs	r2, r3
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	695b      	ldr	r3, [r3, #20]
 8006258:	4313      	orrs	r3, r2
 800625a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006266:	f023 030c 	bic.w	r3, r3, #12
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	6812      	ldr	r2, [r2, #0]
 800626e:	68b9      	ldr	r1, [r7, #8]
 8006270:	430b      	orrs	r3, r1
 8006272:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	695b      	ldr	r3, [r3, #20]
 800627a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	699a      	ldr	r2, [r3, #24]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	430a      	orrs	r2, r1
 8006288:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a2c      	ldr	r2, [pc, #176]	@ (8006340 <UART_SetConfig+0x114>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d103      	bne.n	800629c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006294:	f7fe f9a6 	bl	80045e4 <HAL_RCC_GetPCLK2Freq>
 8006298:	60f8      	str	r0, [r7, #12]
 800629a:	e002      	b.n	80062a2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800629c:	f7fe f98e 	bl	80045bc <HAL_RCC_GetPCLK1Freq>
 80062a0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	4613      	mov	r3, r2
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	4413      	add	r3, r2
 80062aa:	009a      	lsls	r2, r3, #2
 80062ac:	441a      	add	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062b8:	4a22      	ldr	r2, [pc, #136]	@ (8006344 <UART_SetConfig+0x118>)
 80062ba:	fba2 2303 	umull	r2, r3, r2, r3
 80062be:	095b      	lsrs	r3, r3, #5
 80062c0:	0119      	lsls	r1, r3, #4
 80062c2:	68fa      	ldr	r2, [r7, #12]
 80062c4:	4613      	mov	r3, r2
 80062c6:	009b      	lsls	r3, r3, #2
 80062c8:	4413      	add	r3, r2
 80062ca:	009a      	lsls	r2, r3, #2
 80062cc:	441a      	add	r2, r3
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80062d8:	4b1a      	ldr	r3, [pc, #104]	@ (8006344 <UART_SetConfig+0x118>)
 80062da:	fba3 0302 	umull	r0, r3, r3, r2
 80062de:	095b      	lsrs	r3, r3, #5
 80062e0:	2064      	movs	r0, #100	@ 0x64
 80062e2:	fb00 f303 	mul.w	r3, r0, r3
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	011b      	lsls	r3, r3, #4
 80062ea:	3332      	adds	r3, #50	@ 0x32
 80062ec:	4a15      	ldr	r2, [pc, #84]	@ (8006344 <UART_SetConfig+0x118>)
 80062ee:	fba2 2303 	umull	r2, r3, r2, r3
 80062f2:	095b      	lsrs	r3, r3, #5
 80062f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062f8:	4419      	add	r1, r3
 80062fa:	68fa      	ldr	r2, [r7, #12]
 80062fc:	4613      	mov	r3, r2
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	4413      	add	r3, r2
 8006302:	009a      	lsls	r2, r3, #2
 8006304:	441a      	add	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006310:	4b0c      	ldr	r3, [pc, #48]	@ (8006344 <UART_SetConfig+0x118>)
 8006312:	fba3 0302 	umull	r0, r3, r3, r2
 8006316:	095b      	lsrs	r3, r3, #5
 8006318:	2064      	movs	r0, #100	@ 0x64
 800631a:	fb00 f303 	mul.w	r3, r0, r3
 800631e:	1ad3      	subs	r3, r2, r3
 8006320:	011b      	lsls	r3, r3, #4
 8006322:	3332      	adds	r3, #50	@ 0x32
 8006324:	4a07      	ldr	r2, [pc, #28]	@ (8006344 <UART_SetConfig+0x118>)
 8006326:	fba2 2303 	umull	r2, r3, r2, r3
 800632a:	095b      	lsrs	r3, r3, #5
 800632c:	f003 020f 	and.w	r2, r3, #15
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	440a      	add	r2, r1
 8006336:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006338:	bf00      	nop
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	40013800 	.word	0x40013800
 8006344:	51eb851f 	.word	0x51eb851f

08006348 <__NVIC_SetPriority>:
{
 8006348:	b480      	push	{r7}
 800634a:	b083      	sub	sp, #12
 800634c:	af00      	add	r7, sp, #0
 800634e:	4603      	mov	r3, r0
 8006350:	6039      	str	r1, [r7, #0]
 8006352:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006358:	2b00      	cmp	r3, #0
 800635a:	db0a      	blt.n	8006372 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	b2da      	uxtb	r2, r3
 8006360:	490c      	ldr	r1, [pc, #48]	@ (8006394 <__NVIC_SetPriority+0x4c>)
 8006362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006366:	0112      	lsls	r2, r2, #4
 8006368:	b2d2      	uxtb	r2, r2
 800636a:	440b      	add	r3, r1
 800636c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006370:	e00a      	b.n	8006388 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	b2da      	uxtb	r2, r3
 8006376:	4908      	ldr	r1, [pc, #32]	@ (8006398 <__NVIC_SetPriority+0x50>)
 8006378:	79fb      	ldrb	r3, [r7, #7]
 800637a:	f003 030f 	and.w	r3, r3, #15
 800637e:	3b04      	subs	r3, #4
 8006380:	0112      	lsls	r2, r2, #4
 8006382:	b2d2      	uxtb	r2, r2
 8006384:	440b      	add	r3, r1
 8006386:	761a      	strb	r2, [r3, #24]
}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	bc80      	pop	{r7}
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	e000e100 	.word	0xe000e100
 8006398:	e000ed00 	.word	0xe000ed00

0800639c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800639c:	b580      	push	{r7, lr}
 800639e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80063a0:	4b05      	ldr	r3, [pc, #20]	@ (80063b8 <SysTick_Handler+0x1c>)
 80063a2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80063a4:	f001 ff42 	bl	800822c <xTaskGetSchedulerState>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d001      	beq.n	80063b2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80063ae:	f002 fecb 	bl	8009148 <xPortSysTickHandler>
  }
}
 80063b2:	bf00      	nop
 80063b4:	bd80      	pop	{r7, pc}
 80063b6:	bf00      	nop
 80063b8:	e000e010 	.word	0xe000e010

080063bc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80063bc:	b580      	push	{r7, lr}
 80063be:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80063c0:	2100      	movs	r1, #0
 80063c2:	f06f 0004 	mvn.w	r0, #4
 80063c6:	f7ff ffbf 	bl	8006348 <__NVIC_SetPriority>
#endif
}
 80063ca:	bf00      	nop
 80063cc:	bd80      	pop	{r7, pc}
	...

080063d0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063d6:	f3ef 8305 	mrs	r3, IPSR
 80063da:	603b      	str	r3, [r7, #0]
  return(result);
 80063dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d003      	beq.n	80063ea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80063e2:	f06f 0305 	mvn.w	r3, #5
 80063e6:	607b      	str	r3, [r7, #4]
 80063e8:	e00c      	b.n	8006404 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80063ea:	4b09      	ldr	r3, [pc, #36]	@ (8006410 <osKernelInitialize+0x40>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d105      	bne.n	80063fe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80063f2:	4b07      	ldr	r3, [pc, #28]	@ (8006410 <osKernelInitialize+0x40>)
 80063f4:	2201      	movs	r2, #1
 80063f6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80063f8:	2300      	movs	r3, #0
 80063fa:	607b      	str	r3, [r7, #4]
 80063fc:	e002      	b.n	8006404 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80063fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006402:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006404:	687b      	ldr	r3, [r7, #4]
}
 8006406:	4618      	mov	r0, r3
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	bc80      	pop	{r7}
 800640e:	4770      	bx	lr
 8006410:	2000052c 	.word	0x2000052c

08006414 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006414:	b580      	push	{r7, lr}
 8006416:	b082      	sub	sp, #8
 8006418:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800641a:	f3ef 8305 	mrs	r3, IPSR
 800641e:	603b      	str	r3, [r7, #0]
  return(result);
 8006420:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006422:	2b00      	cmp	r3, #0
 8006424:	d003      	beq.n	800642e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006426:	f06f 0305 	mvn.w	r3, #5
 800642a:	607b      	str	r3, [r7, #4]
 800642c:	e010      	b.n	8006450 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800642e:	4b0b      	ldr	r3, [pc, #44]	@ (800645c <osKernelStart+0x48>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2b01      	cmp	r3, #1
 8006434:	d109      	bne.n	800644a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006436:	f7ff ffc1 	bl	80063bc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800643a:	4b08      	ldr	r3, [pc, #32]	@ (800645c <osKernelStart+0x48>)
 800643c:	2202      	movs	r2, #2
 800643e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006440:	f001 fa94 	bl	800796c <vTaskStartScheduler>
      stat = osOK;
 8006444:	2300      	movs	r3, #0
 8006446:	607b      	str	r3, [r7, #4]
 8006448:	e002      	b.n	8006450 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800644a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800644e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006450:	687b      	ldr	r3, [r7, #4]
}
 8006452:	4618      	mov	r0, r3
 8006454:	3708      	adds	r7, #8
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	2000052c 	.word	0x2000052c

08006460 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006460:	b580      	push	{r7, lr}
 8006462:	b08e      	sub	sp, #56	@ 0x38
 8006464:	af04      	add	r7, sp, #16
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800646c:	2300      	movs	r3, #0
 800646e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006470:	f3ef 8305 	mrs	r3, IPSR
 8006474:	617b      	str	r3, [r7, #20]
  return(result);
 8006476:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006478:	2b00      	cmp	r3, #0
 800647a:	d17e      	bne.n	800657a <osThreadNew+0x11a>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d07b      	beq.n	800657a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006482:	2380      	movs	r3, #128	@ 0x80
 8006484:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006486:	2318      	movs	r3, #24
 8006488:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800648a:	2300      	movs	r3, #0
 800648c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800648e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006492:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d045      	beq.n	8006526 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d002      	beq.n	80064a8 <osThreadNew+0x48>
        name = attr->name;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	699b      	ldr	r3, [r3, #24]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d002      	beq.n	80064b6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	699b      	ldr	r3, [r3, #24]
 80064b4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80064b6:	69fb      	ldr	r3, [r7, #28]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d008      	beq.n	80064ce <osThreadNew+0x6e>
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	2b38      	cmp	r3, #56	@ 0x38
 80064c0:	d805      	bhi.n	80064ce <osThreadNew+0x6e>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d001      	beq.n	80064d2 <osThreadNew+0x72>
        return (NULL);
 80064ce:	2300      	movs	r3, #0
 80064d0:	e054      	b.n	800657c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	695b      	ldr	r3, [r3, #20]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d003      	beq.n	80064e2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	089b      	lsrs	r3, r3, #2
 80064e0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d00e      	beq.n	8006508 <osThreadNew+0xa8>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	2ba7      	cmp	r3, #167	@ 0xa7
 80064f0:	d90a      	bls.n	8006508 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d006      	beq.n	8006508 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	695b      	ldr	r3, [r3, #20]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d002      	beq.n	8006508 <osThreadNew+0xa8>
        mem = 1;
 8006502:	2301      	movs	r3, #1
 8006504:	61bb      	str	r3, [r7, #24]
 8006506:	e010      	b.n	800652a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d10c      	bne.n	800652a <osThreadNew+0xca>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	68db      	ldr	r3, [r3, #12]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d108      	bne.n	800652a <osThreadNew+0xca>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d104      	bne.n	800652a <osThreadNew+0xca>
          mem = 0;
 8006520:	2300      	movs	r3, #0
 8006522:	61bb      	str	r3, [r7, #24]
 8006524:	e001      	b.n	800652a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006526:	2300      	movs	r3, #0
 8006528:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800652a:	69bb      	ldr	r3, [r7, #24]
 800652c:	2b01      	cmp	r3, #1
 800652e:	d110      	bne.n	8006552 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006538:	9202      	str	r2, [sp, #8]
 800653a:	9301      	str	r3, [sp, #4]
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	9300      	str	r3, [sp, #0]
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	6a3a      	ldr	r2, [r7, #32]
 8006544:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f000 ffa8 	bl	800749c <xTaskCreateStatic>
 800654c:	4603      	mov	r3, r0
 800654e:	613b      	str	r3, [r7, #16]
 8006550:	e013      	b.n	800657a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d110      	bne.n	800657a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006558:	6a3b      	ldr	r3, [r7, #32]
 800655a:	b29a      	uxth	r2, r3
 800655c:	f107 0310 	add.w	r3, r7, #16
 8006560:	9301      	str	r3, [sp, #4]
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	9300      	str	r3, [sp, #0]
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f000 fff6 	bl	800755c <xTaskCreate>
 8006570:	4603      	mov	r3, r0
 8006572:	2b01      	cmp	r3, #1
 8006574:	d001      	beq.n	800657a <osThreadNew+0x11a>
            hTask = NULL;
 8006576:	2300      	movs	r3, #0
 8006578:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800657a:	693b      	ldr	r3, [r7, #16]
}
 800657c:	4618      	mov	r0, r3
 800657e:	3728      	adds	r7, #40	@ 0x28
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800658c:	f3ef 8305 	mrs	r3, IPSR
 8006590:	60bb      	str	r3, [r7, #8]
  return(result);
 8006592:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006594:	2b00      	cmp	r3, #0
 8006596:	d003      	beq.n	80065a0 <osDelay+0x1c>
    stat = osErrorISR;
 8006598:	f06f 0305 	mvn.w	r3, #5
 800659c:	60fb      	str	r3, [r7, #12]
 800659e:	e007      	b.n	80065b0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80065a0:	2300      	movs	r3, #0
 80065a2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d002      	beq.n	80065b0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f001 f9a8 	bl	8007900 <vTaskDelay>
    }
  }

  return (stat);
 80065b0:	68fb      	ldr	r3, [r7, #12]
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3710      	adds	r7, #16
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
	...

080065bc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	4a06      	ldr	r2, [pc, #24]	@ (80065e4 <vApplicationGetIdleTaskMemory+0x28>)
 80065cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	4a05      	ldr	r2, [pc, #20]	@ (80065e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80065d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2280      	movs	r2, #128	@ 0x80
 80065d8:	601a      	str	r2, [r3, #0]
}
 80065da:	bf00      	nop
 80065dc:	3714      	adds	r7, #20
 80065de:	46bd      	mov	sp, r7
 80065e0:	bc80      	pop	{r7}
 80065e2:	4770      	bx	lr
 80065e4:	20000530 	.word	0x20000530
 80065e8:	200005d8 	.word	0x200005d8

080065ec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80065ec:	b480      	push	{r7}
 80065ee:	b085      	sub	sp, #20
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	4a07      	ldr	r2, [pc, #28]	@ (8006618 <vApplicationGetTimerTaskMemory+0x2c>)
 80065fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	4a06      	ldr	r2, [pc, #24]	@ (800661c <vApplicationGetTimerTaskMemory+0x30>)
 8006602:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800660a:	601a      	str	r2, [r3, #0]
}
 800660c:	bf00      	nop
 800660e:	3714      	adds	r7, #20
 8006610:	46bd      	mov	sp, r7
 8006612:	bc80      	pop	{r7}
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	200007d8 	.word	0x200007d8
 800661c:	20000880 	.word	0x20000880

08006620 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f103 0208 	add.w	r2, r3, #8
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006638:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f103 0208 	add.w	r2, r3, #8
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f103 0208 	add.w	r2, r3, #8
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006654:	bf00      	nop
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	bc80      	pop	{r7}
 800665c:	4770      	bx	lr

0800665e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800665e:	b480      	push	{r7}
 8006660:	b083      	sub	sp, #12
 8006662:	af00      	add	r7, sp, #0
 8006664:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800666c:	bf00      	nop
 800666e:	370c      	adds	r7, #12
 8006670:	46bd      	mov	sp, r7
 8006672:	bc80      	pop	{r7}
 8006674:	4770      	bx	lr

08006676 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006676:	b480      	push	{r7}
 8006678:	b085      	sub	sp, #20
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
 800667e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	68fa      	ldr	r2, [r7, #12]
 800668a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	689a      	ldr	r2, [r3, #8]
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	683a      	ldr	r2, [r7, #0]
 800669a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	683a      	ldr	r2, [r7, #0]
 80066a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	1c5a      	adds	r2, r3, #1
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	601a      	str	r2, [r3, #0]
}
 80066b2:	bf00      	nop
 80066b4:	3714      	adds	r7, #20
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bc80      	pop	{r7}
 80066ba:	4770      	bx	lr

080066bc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066bc:	b480      	push	{r7}
 80066be:	b085      	sub	sp, #20
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066d2:	d103      	bne.n	80066dc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	60fb      	str	r3, [r7, #12]
 80066da:	e00c      	b.n	80066f6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	3308      	adds	r3, #8
 80066e0:	60fb      	str	r3, [r7, #12]
 80066e2:	e002      	b.n	80066ea <vListInsert+0x2e>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	60fb      	str	r3, [r7, #12]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	68ba      	ldr	r2, [r7, #8]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d2f6      	bcs.n	80066e4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	685a      	ldr	r2, [r3, #4]
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	683a      	ldr	r2, [r7, #0]
 8006704:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	683a      	ldr	r2, [r7, #0]
 8006710:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	1c5a      	adds	r2, r3, #1
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	601a      	str	r2, [r3, #0]
}
 8006722:	bf00      	nop
 8006724:	3714      	adds	r7, #20
 8006726:	46bd      	mov	sp, r7
 8006728:	bc80      	pop	{r7}
 800672a:	4770      	bx	lr

0800672c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	691b      	ldr	r3, [r3, #16]
 8006738:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	6892      	ldr	r2, [r2, #8]
 8006742:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	6852      	ldr	r2, [r2, #4]
 800674c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	429a      	cmp	r2, r3
 8006756:	d103      	bne.n	8006760 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689a      	ldr	r2, [r3, #8]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	1e5a      	subs	r2, r3, #1
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
}
 8006774:	4618      	mov	r0, r3
 8006776:	3714      	adds	r7, #20
 8006778:	46bd      	mov	sp, r7
 800677a:	bc80      	pop	{r7}
 800677c:	4770      	bx	lr
	...

08006780 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d10b      	bne.n	80067ac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006798:	f383 8811 	msr	BASEPRI, r3
 800679c:	f3bf 8f6f 	isb	sy
 80067a0:	f3bf 8f4f 	dsb	sy
 80067a4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80067a6:	bf00      	nop
 80067a8:	bf00      	nop
 80067aa:	e7fd      	b.n	80067a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80067ac:	f002 fc4e 	bl	800904c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b8:	68f9      	ldr	r1, [r7, #12]
 80067ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80067bc:	fb01 f303 	mul.w	r3, r1, r3
 80067c0:	441a      	add	r2, r3
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067dc:	3b01      	subs	r3, #1
 80067de:	68f9      	ldr	r1, [r7, #12]
 80067e0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80067e2:	fb01 f303 	mul.w	r3, r1, r3
 80067e6:	441a      	add	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	22ff      	movs	r2, #255	@ 0xff
 80067f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	22ff      	movs	r2, #255	@ 0xff
 80067f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d114      	bne.n	800682c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d01a      	beq.n	8006840 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	3310      	adds	r3, #16
 800680e:	4618      	mov	r0, r3
 8006810:	f001 fb46 	bl	8007ea0 <xTaskRemoveFromEventList>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d012      	beq.n	8006840 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800681a:	4b0d      	ldr	r3, [pc, #52]	@ (8006850 <xQueueGenericReset+0xd0>)
 800681c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006820:	601a      	str	r2, [r3, #0]
 8006822:	f3bf 8f4f 	dsb	sy
 8006826:	f3bf 8f6f 	isb	sy
 800682a:	e009      	b.n	8006840 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	3310      	adds	r3, #16
 8006830:	4618      	mov	r0, r3
 8006832:	f7ff fef5 	bl	8006620 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	3324      	adds	r3, #36	@ 0x24
 800683a:	4618      	mov	r0, r3
 800683c:	f7ff fef0 	bl	8006620 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006840:	f002 fc34 	bl	80090ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006844:	2301      	movs	r3, #1
}
 8006846:	4618      	mov	r0, r3
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	e000ed04 	.word	0xe000ed04

08006854 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006854:	b580      	push	{r7, lr}
 8006856:	b08e      	sub	sp, #56	@ 0x38
 8006858:	af02      	add	r7, sp, #8
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
 8006860:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d10b      	bne.n	8006880 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800686c:	f383 8811 	msr	BASEPRI, r3
 8006870:	f3bf 8f6f 	isb	sy
 8006874:	f3bf 8f4f 	dsb	sy
 8006878:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800687a:	bf00      	nop
 800687c:	bf00      	nop
 800687e:	e7fd      	b.n	800687c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d10b      	bne.n	800689e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688a:	f383 8811 	msr	BASEPRI, r3
 800688e:	f3bf 8f6f 	isb	sy
 8006892:	f3bf 8f4f 	dsb	sy
 8006896:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006898:	bf00      	nop
 800689a:	bf00      	nop
 800689c:	e7fd      	b.n	800689a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d002      	beq.n	80068aa <xQueueGenericCreateStatic+0x56>
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d001      	beq.n	80068ae <xQueueGenericCreateStatic+0x5a>
 80068aa:	2301      	movs	r3, #1
 80068ac:	e000      	b.n	80068b0 <xQueueGenericCreateStatic+0x5c>
 80068ae:	2300      	movs	r3, #0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d10b      	bne.n	80068cc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80068b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b8:	f383 8811 	msr	BASEPRI, r3
 80068bc:	f3bf 8f6f 	isb	sy
 80068c0:	f3bf 8f4f 	dsb	sy
 80068c4:	623b      	str	r3, [r7, #32]
}
 80068c6:	bf00      	nop
 80068c8:	bf00      	nop
 80068ca:	e7fd      	b.n	80068c8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d102      	bne.n	80068d8 <xQueueGenericCreateStatic+0x84>
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d101      	bne.n	80068dc <xQueueGenericCreateStatic+0x88>
 80068d8:	2301      	movs	r3, #1
 80068da:	e000      	b.n	80068de <xQueueGenericCreateStatic+0x8a>
 80068dc:	2300      	movs	r3, #0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d10b      	bne.n	80068fa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80068e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e6:	f383 8811 	msr	BASEPRI, r3
 80068ea:	f3bf 8f6f 	isb	sy
 80068ee:	f3bf 8f4f 	dsb	sy
 80068f2:	61fb      	str	r3, [r7, #28]
}
 80068f4:	bf00      	nop
 80068f6:	bf00      	nop
 80068f8:	e7fd      	b.n	80068f6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80068fa:	2350      	movs	r3, #80	@ 0x50
 80068fc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	2b50      	cmp	r3, #80	@ 0x50
 8006902:	d00b      	beq.n	800691c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	61bb      	str	r3, [r7, #24]
}
 8006916:	bf00      	nop
 8006918:	bf00      	nop
 800691a:	e7fd      	b.n	8006918 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800691c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006924:	2b00      	cmp	r3, #0
 8006926:	d00d      	beq.n	8006944 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800692a:	2201      	movs	r2, #1
 800692c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006930:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006936:	9300      	str	r3, [sp, #0]
 8006938:	4613      	mov	r3, r2
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	68b9      	ldr	r1, [r7, #8]
 800693e:	68f8      	ldr	r0, [r7, #12]
 8006940:	f000 f840 	bl	80069c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006946:	4618      	mov	r0, r3
 8006948:	3730      	adds	r7, #48	@ 0x30
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800694e:	b580      	push	{r7, lr}
 8006950:	b08a      	sub	sp, #40	@ 0x28
 8006952:	af02      	add	r7, sp, #8
 8006954:	60f8      	str	r0, [r7, #12]
 8006956:	60b9      	str	r1, [r7, #8]
 8006958:	4613      	mov	r3, r2
 800695a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d10b      	bne.n	800697a <xQueueGenericCreate+0x2c>
	__asm volatile
 8006962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006966:	f383 8811 	msr	BASEPRI, r3
 800696a:	f3bf 8f6f 	isb	sy
 800696e:	f3bf 8f4f 	dsb	sy
 8006972:	613b      	str	r3, [r7, #16]
}
 8006974:	bf00      	nop
 8006976:	bf00      	nop
 8006978:	e7fd      	b.n	8006976 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	68ba      	ldr	r2, [r7, #8]
 800697e:	fb02 f303 	mul.w	r3, r2, r3
 8006982:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	3350      	adds	r3, #80	@ 0x50
 8006988:	4618      	mov	r0, r3
 800698a:	f002 fc61 	bl	8009250 <pvPortMalloc>
 800698e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d011      	beq.n	80069ba <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	3350      	adds	r3, #80	@ 0x50
 800699e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80069a8:	79fa      	ldrb	r2, [r7, #7]
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	4613      	mov	r3, r2
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	68b9      	ldr	r1, [r7, #8]
 80069b4:	68f8      	ldr	r0, [r7, #12]
 80069b6:	f000 f805 	bl	80069c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80069ba:	69bb      	ldr	r3, [r7, #24]
	}
 80069bc:	4618      	mov	r0, r3
 80069be:	3720      	adds	r7, #32
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}

080069c4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	607a      	str	r2, [r7, #4]
 80069d0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d103      	bne.n	80069e0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	69ba      	ldr	r2, [r7, #24]
 80069dc:	601a      	str	r2, [r3, #0]
 80069de:	e002      	b.n	80069e6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80069e6:	69bb      	ldr	r3, [r7, #24]
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	68ba      	ldr	r2, [r7, #8]
 80069f0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80069f2:	2101      	movs	r1, #1
 80069f4:	69b8      	ldr	r0, [r7, #24]
 80069f6:	f7ff fec3 	bl	8006780 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	78fa      	ldrb	r2, [r7, #3]
 80069fe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006a02:	bf00      	nop
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b082      	sub	sp, #8
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d00e      	beq.n	8006a36 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	2100      	movs	r1, #0
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 f81d 	bl	8006a70 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006a36:	bf00      	nop
 8006a38:	3708      	adds	r7, #8
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006a3e:	b580      	push	{r7, lr}
 8006a40:	b086      	sub	sp, #24
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	4603      	mov	r3, r0
 8006a46:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	617b      	str	r3, [r7, #20]
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006a50:	79fb      	ldrb	r3, [r7, #7]
 8006a52:	461a      	mov	r2, r3
 8006a54:	6939      	ldr	r1, [r7, #16]
 8006a56:	6978      	ldr	r0, [r7, #20]
 8006a58:	f7ff ff79 	bl	800694e <xQueueGenericCreate>
 8006a5c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f7ff ffd3 	bl	8006a0a <prvInitialiseMutex>

		return xNewQueue;
 8006a64:	68fb      	ldr	r3, [r7, #12]
	}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3718      	adds	r7, #24
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
	...

08006a70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b08e      	sub	sp, #56	@ 0x38
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	60b9      	str	r1, [r7, #8]
 8006a7a:	607a      	str	r2, [r7, #4]
 8006a7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d10b      	bne.n	8006aa4 <xQueueGenericSend+0x34>
	__asm volatile
 8006a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a90:	f383 8811 	msr	BASEPRI, r3
 8006a94:	f3bf 8f6f 	isb	sy
 8006a98:	f3bf 8f4f 	dsb	sy
 8006a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006a9e:	bf00      	nop
 8006aa0:	bf00      	nop
 8006aa2:	e7fd      	b.n	8006aa0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d103      	bne.n	8006ab2 <xQueueGenericSend+0x42>
 8006aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <xQueueGenericSend+0x46>
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e000      	b.n	8006ab8 <xQueueGenericSend+0x48>
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d10b      	bne.n	8006ad4 <xQueueGenericSend+0x64>
	__asm volatile
 8006abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac0:	f383 8811 	msr	BASEPRI, r3
 8006ac4:	f3bf 8f6f 	isb	sy
 8006ac8:	f3bf 8f4f 	dsb	sy
 8006acc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006ace:	bf00      	nop
 8006ad0:	bf00      	nop
 8006ad2:	e7fd      	b.n	8006ad0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	2b02      	cmp	r3, #2
 8006ad8:	d103      	bne.n	8006ae2 <xQueueGenericSend+0x72>
 8006ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d101      	bne.n	8006ae6 <xQueueGenericSend+0x76>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e000      	b.n	8006ae8 <xQueueGenericSend+0x78>
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d10b      	bne.n	8006b04 <xQueueGenericSend+0x94>
	__asm volatile
 8006aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af0:	f383 8811 	msr	BASEPRI, r3
 8006af4:	f3bf 8f6f 	isb	sy
 8006af8:	f3bf 8f4f 	dsb	sy
 8006afc:	623b      	str	r3, [r7, #32]
}
 8006afe:	bf00      	nop
 8006b00:	bf00      	nop
 8006b02:	e7fd      	b.n	8006b00 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b04:	f001 fb92 	bl	800822c <xTaskGetSchedulerState>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d102      	bne.n	8006b14 <xQueueGenericSend+0xa4>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d101      	bne.n	8006b18 <xQueueGenericSend+0xa8>
 8006b14:	2301      	movs	r3, #1
 8006b16:	e000      	b.n	8006b1a <xQueueGenericSend+0xaa>
 8006b18:	2300      	movs	r3, #0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10b      	bne.n	8006b36 <xQueueGenericSend+0xc6>
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	61fb      	str	r3, [r7, #28]
}
 8006b30:	bf00      	nop
 8006b32:	bf00      	nop
 8006b34:	e7fd      	b.n	8006b32 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b36:	f002 fa89 	bl	800904c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d302      	bcc.n	8006b4c <xQueueGenericSend+0xdc>
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d129      	bne.n	8006ba0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006b4c:	683a      	ldr	r2, [r7, #0]
 8006b4e:	68b9      	ldr	r1, [r7, #8]
 8006b50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b52:	f000 fb36 	bl	80071c2 <prvCopyDataToQueue>
 8006b56:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d010      	beq.n	8006b82 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b62:	3324      	adds	r3, #36	@ 0x24
 8006b64:	4618      	mov	r0, r3
 8006b66:	f001 f99b 	bl	8007ea0 <xTaskRemoveFromEventList>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d013      	beq.n	8006b98 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006b70:	4b3f      	ldr	r3, [pc, #252]	@ (8006c70 <xQueueGenericSend+0x200>)
 8006b72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b76:	601a      	str	r2, [r3, #0]
 8006b78:	f3bf 8f4f 	dsb	sy
 8006b7c:	f3bf 8f6f 	isb	sy
 8006b80:	e00a      	b.n	8006b98 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d007      	beq.n	8006b98 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006b88:	4b39      	ldr	r3, [pc, #228]	@ (8006c70 <xQueueGenericSend+0x200>)
 8006b8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b8e:	601a      	str	r2, [r3, #0]
 8006b90:	f3bf 8f4f 	dsb	sy
 8006b94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006b98:	f002 fa88 	bl	80090ac <vPortExitCritical>
				return pdPASS;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e063      	b.n	8006c68 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d103      	bne.n	8006bae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ba6:	f002 fa81 	bl	80090ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006baa:	2300      	movs	r3, #0
 8006bac:	e05c      	b.n	8006c68 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d106      	bne.n	8006bc2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006bb4:	f107 0314 	add.w	r3, r7, #20
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f001 f9d5 	bl	8007f68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006bc2:	f002 fa73 	bl	80090ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bc6:	f000 ff41 	bl	8007a4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bca:	f002 fa3f 	bl	800904c <vPortEnterCritical>
 8006bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006bd4:	b25b      	sxtb	r3, r3
 8006bd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bda:	d103      	bne.n	8006be4 <xQueueGenericSend+0x174>
 8006bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bde:	2200      	movs	r2, #0
 8006be0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bea:	b25b      	sxtb	r3, r3
 8006bec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bf0:	d103      	bne.n	8006bfa <xQueueGenericSend+0x18a>
 8006bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006bfa:	f002 fa57 	bl	80090ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006bfe:	1d3a      	adds	r2, r7, #4
 8006c00:	f107 0314 	add.w	r3, r7, #20
 8006c04:	4611      	mov	r1, r2
 8006c06:	4618      	mov	r0, r3
 8006c08:	f001 f9c4 	bl	8007f94 <xTaskCheckForTimeOut>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d124      	bne.n	8006c5c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006c12:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c14:	f000 fbcd 	bl	80073b2 <prvIsQueueFull>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d018      	beq.n	8006c50 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c20:	3310      	adds	r3, #16
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	4611      	mov	r1, r2
 8006c26:	4618      	mov	r0, r3
 8006c28:	f001 f8e8 	bl	8007dfc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006c2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c2e:	f000 fb58 	bl	80072e2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006c32:	f000 ff19 	bl	8007a68 <xTaskResumeAll>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f47f af7c 	bne.w	8006b36 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006c70 <xQueueGenericSend+0x200>)
 8006c40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c44:	601a      	str	r2, [r3, #0]
 8006c46:	f3bf 8f4f 	dsb	sy
 8006c4a:	f3bf 8f6f 	isb	sy
 8006c4e:	e772      	b.n	8006b36 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006c50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c52:	f000 fb46 	bl	80072e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c56:	f000 ff07 	bl	8007a68 <xTaskResumeAll>
 8006c5a:	e76c      	b.n	8006b36 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006c5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c5e:	f000 fb40 	bl	80072e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c62:	f000 ff01 	bl	8007a68 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006c66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3738      	adds	r7, #56	@ 0x38
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	e000ed04 	.word	0xe000ed04

08006c74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b090      	sub	sp, #64	@ 0x40
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	607a      	str	r2, [r7, #4]
 8006c80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d10b      	bne.n	8006ca4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c90:	f383 8811 	msr	BASEPRI, r3
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	f3bf 8f4f 	dsb	sy
 8006c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006c9e:	bf00      	nop
 8006ca0:	bf00      	nop
 8006ca2:	e7fd      	b.n	8006ca0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d103      	bne.n	8006cb2 <xQueueGenericSendFromISR+0x3e>
 8006caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d101      	bne.n	8006cb6 <xQueueGenericSendFromISR+0x42>
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e000      	b.n	8006cb8 <xQueueGenericSendFromISR+0x44>
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d10b      	bne.n	8006cd4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc0:	f383 8811 	msr	BASEPRI, r3
 8006cc4:	f3bf 8f6f 	isb	sy
 8006cc8:	f3bf 8f4f 	dsb	sy
 8006ccc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006cce:	bf00      	nop
 8006cd0:	bf00      	nop
 8006cd2:	e7fd      	b.n	8006cd0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	d103      	bne.n	8006ce2 <xQueueGenericSendFromISR+0x6e>
 8006cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d101      	bne.n	8006ce6 <xQueueGenericSendFromISR+0x72>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e000      	b.n	8006ce8 <xQueueGenericSendFromISR+0x74>
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d10b      	bne.n	8006d04 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf0:	f383 8811 	msr	BASEPRI, r3
 8006cf4:	f3bf 8f6f 	isb	sy
 8006cf8:	f3bf 8f4f 	dsb	sy
 8006cfc:	623b      	str	r3, [r7, #32]
}
 8006cfe:	bf00      	nop
 8006d00:	bf00      	nop
 8006d02:	e7fd      	b.n	8006d00 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d04:	f002 fa64 	bl	80091d0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006d08:	f3ef 8211 	mrs	r2, BASEPRI
 8006d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d10:	f383 8811 	msr	BASEPRI, r3
 8006d14:	f3bf 8f6f 	isb	sy
 8006d18:	f3bf 8f4f 	dsb	sy
 8006d1c:	61fa      	str	r2, [r7, #28]
 8006d1e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006d20:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d22:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d302      	bcc.n	8006d36 <xQueueGenericSendFromISR+0xc2>
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d12f      	bne.n	8006d96 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d3c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	68b9      	ldr	r1, [r7, #8]
 8006d4a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006d4c:	f000 fa39 	bl	80071c2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006d50:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006d54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d58:	d112      	bne.n	8006d80 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d016      	beq.n	8006d90 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d64:	3324      	adds	r3, #36	@ 0x24
 8006d66:	4618      	mov	r0, r3
 8006d68:	f001 f89a 	bl	8007ea0 <xTaskRemoveFromEventList>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d00e      	beq.n	8006d90 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00b      	beq.n	8006d90 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	601a      	str	r2, [r3, #0]
 8006d7e:	e007      	b.n	8006d90 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006d80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006d84:	3301      	adds	r3, #1
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	b25a      	sxtb	r2, r3
 8006d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006d90:	2301      	movs	r3, #1
 8006d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006d94:	e001      	b.n	8006d9a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006d96:	2300      	movs	r3, #0
 8006d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d9c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006da4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3740      	adds	r7, #64	@ 0x40
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b08c      	sub	sp, #48	@ 0x30
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	60b9      	str	r1, [r7, #8]
 8006dba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d10b      	bne.n	8006de2 <xQueueReceive+0x32>
	__asm volatile
 8006dca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dce:	f383 8811 	msr	BASEPRI, r3
 8006dd2:	f3bf 8f6f 	isb	sy
 8006dd6:	f3bf 8f4f 	dsb	sy
 8006dda:	623b      	str	r3, [r7, #32]
}
 8006ddc:	bf00      	nop
 8006dde:	bf00      	nop
 8006de0:	e7fd      	b.n	8006dde <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d103      	bne.n	8006df0 <xQueueReceive+0x40>
 8006de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d101      	bne.n	8006df4 <xQueueReceive+0x44>
 8006df0:	2301      	movs	r3, #1
 8006df2:	e000      	b.n	8006df6 <xQueueReceive+0x46>
 8006df4:	2300      	movs	r3, #0
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d10b      	bne.n	8006e12 <xQueueReceive+0x62>
	__asm volatile
 8006dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dfe:	f383 8811 	msr	BASEPRI, r3
 8006e02:	f3bf 8f6f 	isb	sy
 8006e06:	f3bf 8f4f 	dsb	sy
 8006e0a:	61fb      	str	r3, [r7, #28]
}
 8006e0c:	bf00      	nop
 8006e0e:	bf00      	nop
 8006e10:	e7fd      	b.n	8006e0e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e12:	f001 fa0b 	bl	800822c <xTaskGetSchedulerState>
 8006e16:	4603      	mov	r3, r0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d102      	bne.n	8006e22 <xQueueReceive+0x72>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d101      	bne.n	8006e26 <xQueueReceive+0x76>
 8006e22:	2301      	movs	r3, #1
 8006e24:	e000      	b.n	8006e28 <xQueueReceive+0x78>
 8006e26:	2300      	movs	r3, #0
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d10b      	bne.n	8006e44 <xQueueReceive+0x94>
	__asm volatile
 8006e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e30:	f383 8811 	msr	BASEPRI, r3
 8006e34:	f3bf 8f6f 	isb	sy
 8006e38:	f3bf 8f4f 	dsb	sy
 8006e3c:	61bb      	str	r3, [r7, #24]
}
 8006e3e:	bf00      	nop
 8006e40:	bf00      	nop
 8006e42:	e7fd      	b.n	8006e40 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e44:	f002 f902 	bl	800904c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e4c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d01f      	beq.n	8006e94 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006e54:	68b9      	ldr	r1, [r7, #8]
 8006e56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e58:	f000 fa1d 	bl	8007296 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5e:	1e5a      	subs	r2, r3, #1
 8006e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e62:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e66:	691b      	ldr	r3, [r3, #16]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d00f      	beq.n	8006e8c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6e:	3310      	adds	r3, #16
 8006e70:	4618      	mov	r0, r3
 8006e72:	f001 f815 	bl	8007ea0 <xTaskRemoveFromEventList>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d007      	beq.n	8006e8c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006e7c:	4b3c      	ldr	r3, [pc, #240]	@ (8006f70 <xQueueReceive+0x1c0>)
 8006e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e82:	601a      	str	r2, [r3, #0]
 8006e84:	f3bf 8f4f 	dsb	sy
 8006e88:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006e8c:	f002 f90e 	bl	80090ac <vPortExitCritical>
				return pdPASS;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e069      	b.n	8006f68 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d103      	bne.n	8006ea2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006e9a:	f002 f907 	bl	80090ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	e062      	b.n	8006f68 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d106      	bne.n	8006eb6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ea8:	f107 0310 	add.w	r3, r7, #16
 8006eac:	4618      	mov	r0, r3
 8006eae:	f001 f85b 	bl	8007f68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006eb6:	f002 f8f9 	bl	80090ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006eba:	f000 fdc7 	bl	8007a4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ebe:	f002 f8c5 	bl	800904c <vPortEnterCritical>
 8006ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ec8:	b25b      	sxtb	r3, r3
 8006eca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ece:	d103      	bne.n	8006ed8 <xQueueReceive+0x128>
 8006ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ede:	b25b      	sxtb	r3, r3
 8006ee0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ee4:	d103      	bne.n	8006eee <xQueueReceive+0x13e>
 8006ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006eee:	f002 f8dd 	bl	80090ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006ef2:	1d3a      	adds	r2, r7, #4
 8006ef4:	f107 0310 	add.w	r3, r7, #16
 8006ef8:	4611      	mov	r1, r2
 8006efa:	4618      	mov	r0, r3
 8006efc:	f001 f84a 	bl	8007f94 <xTaskCheckForTimeOut>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d123      	bne.n	8006f4e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f08:	f000 fa3d 	bl	8007386 <prvIsQueueEmpty>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d017      	beq.n	8006f42 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f14:	3324      	adds	r3, #36	@ 0x24
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	4611      	mov	r1, r2
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f000 ff6e 	bl	8007dfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f22:	f000 f9de 	bl	80072e2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f26:	f000 fd9f 	bl	8007a68 <xTaskResumeAll>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d189      	bne.n	8006e44 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006f30:	4b0f      	ldr	r3, [pc, #60]	@ (8006f70 <xQueueReceive+0x1c0>)
 8006f32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f36:	601a      	str	r2, [r3, #0]
 8006f38:	f3bf 8f4f 	dsb	sy
 8006f3c:	f3bf 8f6f 	isb	sy
 8006f40:	e780      	b.n	8006e44 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006f42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f44:	f000 f9cd 	bl	80072e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f48:	f000 fd8e 	bl	8007a68 <xTaskResumeAll>
 8006f4c:	e77a      	b.n	8006e44 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006f4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f50:	f000 f9c7 	bl	80072e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006f54:	f000 fd88 	bl	8007a68 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f5a:	f000 fa14 	bl	8007386 <prvIsQueueEmpty>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	f43f af6f 	beq.w	8006e44 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006f66:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3730      	adds	r7, #48	@ 0x30
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}
 8006f70:	e000ed04 	.word	0xe000ed04

08006f74 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b08e      	sub	sp, #56	@ 0x38
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006f86:	2300      	movs	r3, #0
 8006f88:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d10b      	bne.n	8006fa8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f94:	f383 8811 	msr	BASEPRI, r3
 8006f98:	f3bf 8f6f 	isb	sy
 8006f9c:	f3bf 8f4f 	dsb	sy
 8006fa0:	623b      	str	r3, [r7, #32]
}
 8006fa2:	bf00      	nop
 8006fa4:	bf00      	nop
 8006fa6:	e7fd      	b.n	8006fa4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d00b      	beq.n	8006fc8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb4:	f383 8811 	msr	BASEPRI, r3
 8006fb8:	f3bf 8f6f 	isb	sy
 8006fbc:	f3bf 8f4f 	dsb	sy
 8006fc0:	61fb      	str	r3, [r7, #28]
}
 8006fc2:	bf00      	nop
 8006fc4:	bf00      	nop
 8006fc6:	e7fd      	b.n	8006fc4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006fc8:	f001 f930 	bl	800822c <xTaskGetSchedulerState>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d102      	bne.n	8006fd8 <xQueueSemaphoreTake+0x64>
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d101      	bne.n	8006fdc <xQueueSemaphoreTake+0x68>
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e000      	b.n	8006fde <xQueueSemaphoreTake+0x6a>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10b      	bne.n	8006ffa <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe6:	f383 8811 	msr	BASEPRI, r3
 8006fea:	f3bf 8f6f 	isb	sy
 8006fee:	f3bf 8f4f 	dsb	sy
 8006ff2:	61bb      	str	r3, [r7, #24]
}
 8006ff4:	bf00      	nop
 8006ff6:	bf00      	nop
 8006ff8:	e7fd      	b.n	8006ff6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ffa:	f002 f827 	bl	800904c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007002:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007006:	2b00      	cmp	r3, #0
 8007008:	d024      	beq.n	8007054 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800700a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800700c:	1e5a      	subs	r2, r3, #1
 800700e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007010:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d104      	bne.n	8007024 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800701a:	f001 fa81 	bl	8008520 <pvTaskIncrementMutexHeldCount>
 800701e:	4602      	mov	r2, r0
 8007020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007022:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007026:	691b      	ldr	r3, [r3, #16]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d00f      	beq.n	800704c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800702c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800702e:	3310      	adds	r3, #16
 8007030:	4618      	mov	r0, r3
 8007032:	f000 ff35 	bl	8007ea0 <xTaskRemoveFromEventList>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d007      	beq.n	800704c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800703c:	4b54      	ldr	r3, [pc, #336]	@ (8007190 <xQueueSemaphoreTake+0x21c>)
 800703e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007042:	601a      	str	r2, [r3, #0]
 8007044:	f3bf 8f4f 	dsb	sy
 8007048:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800704c:	f002 f82e 	bl	80090ac <vPortExitCritical>
				return pdPASS;
 8007050:	2301      	movs	r3, #1
 8007052:	e098      	b.n	8007186 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d112      	bne.n	8007080 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800705a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00b      	beq.n	8007078 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007064:	f383 8811 	msr	BASEPRI, r3
 8007068:	f3bf 8f6f 	isb	sy
 800706c:	f3bf 8f4f 	dsb	sy
 8007070:	617b      	str	r3, [r7, #20]
}
 8007072:	bf00      	nop
 8007074:	bf00      	nop
 8007076:	e7fd      	b.n	8007074 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007078:	f002 f818 	bl	80090ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800707c:	2300      	movs	r3, #0
 800707e:	e082      	b.n	8007186 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007082:	2b00      	cmp	r3, #0
 8007084:	d106      	bne.n	8007094 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007086:	f107 030c 	add.w	r3, r7, #12
 800708a:	4618      	mov	r0, r3
 800708c:	f000 ff6c 	bl	8007f68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007090:	2301      	movs	r3, #1
 8007092:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007094:	f002 f80a 	bl	80090ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007098:	f000 fcd8 	bl	8007a4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800709c:	f001 ffd6 	bl	800904c <vPortEnterCritical>
 80070a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070a6:	b25b      	sxtb	r3, r3
 80070a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070ac:	d103      	bne.n	80070b6 <xQueueSemaphoreTake+0x142>
 80070ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070bc:	b25b      	sxtb	r3, r3
 80070be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070c2:	d103      	bne.n	80070cc <xQueueSemaphoreTake+0x158>
 80070c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c6:	2200      	movs	r2, #0
 80070c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070cc:	f001 ffee 	bl	80090ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80070d0:	463a      	mov	r2, r7
 80070d2:	f107 030c 	add.w	r3, r7, #12
 80070d6:	4611      	mov	r1, r2
 80070d8:	4618      	mov	r0, r3
 80070da:	f000 ff5b 	bl	8007f94 <xTaskCheckForTimeOut>
 80070de:	4603      	mov	r3, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d132      	bne.n	800714a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80070e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80070e6:	f000 f94e 	bl	8007386 <prvIsQueueEmpty>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d026      	beq.n	800713e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80070f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d109      	bne.n	800710c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80070f8:	f001 ffa8 	bl	800904c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80070fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	4618      	mov	r0, r3
 8007102:	f001 f8b1 	bl	8008268 <xTaskPriorityInherit>
 8007106:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007108:	f001 ffd0 	bl	80090ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800710c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800710e:	3324      	adds	r3, #36	@ 0x24
 8007110:	683a      	ldr	r2, [r7, #0]
 8007112:	4611      	mov	r1, r2
 8007114:	4618      	mov	r0, r3
 8007116:	f000 fe71 	bl	8007dfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800711a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800711c:	f000 f8e1 	bl	80072e2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007120:	f000 fca2 	bl	8007a68 <xTaskResumeAll>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	f47f af67 	bne.w	8006ffa <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800712c:	4b18      	ldr	r3, [pc, #96]	@ (8007190 <xQueueSemaphoreTake+0x21c>)
 800712e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007132:	601a      	str	r2, [r3, #0]
 8007134:	f3bf 8f4f 	dsb	sy
 8007138:	f3bf 8f6f 	isb	sy
 800713c:	e75d      	b.n	8006ffa <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800713e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007140:	f000 f8cf 	bl	80072e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007144:	f000 fc90 	bl	8007a68 <xTaskResumeAll>
 8007148:	e757      	b.n	8006ffa <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800714a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800714c:	f000 f8c9 	bl	80072e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007150:	f000 fc8a 	bl	8007a68 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007154:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007156:	f000 f916 	bl	8007386 <prvIsQueueEmpty>
 800715a:	4603      	mov	r3, r0
 800715c:	2b00      	cmp	r3, #0
 800715e:	f43f af4c 	beq.w	8006ffa <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00d      	beq.n	8007184 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007168:	f001 ff70 	bl	800904c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800716c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800716e:	f000 f811 	bl	8007194 <prvGetDisinheritPriorityAfterTimeout>
 8007172:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800717a:	4618      	mov	r0, r3
 800717c:	f001 f94c 	bl	8008418 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007180:	f001 ff94 	bl	80090ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007184:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007186:	4618      	mov	r0, r3
 8007188:	3738      	adds	r7, #56	@ 0x38
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
 800718e:	bf00      	nop
 8007190:	e000ed04 	.word	0xe000ed04

08007194 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007194:	b480      	push	{r7}
 8007196:	b085      	sub	sp, #20
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d006      	beq.n	80071b2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80071ae:	60fb      	str	r3, [r7, #12]
 80071b0:	e001      	b.n	80071b6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80071b2:	2300      	movs	r3, #0
 80071b4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80071b6:	68fb      	ldr	r3, [r7, #12]
	}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	bc80      	pop	{r7}
 80071c0:	4770      	bx	lr

080071c2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80071c2:	b580      	push	{r7, lr}
 80071c4:	b086      	sub	sp, #24
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	60f8      	str	r0, [r7, #12]
 80071ca:	60b9      	str	r1, [r7, #8]
 80071cc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80071ce:	2300      	movs	r3, #0
 80071d0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071d6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d10d      	bne.n	80071fc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d14d      	bne.n	8007284 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	4618      	mov	r0, r3
 80071ee:	f001 f8a3 	bl	8008338 <xTaskPriorityDisinherit>
 80071f2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2200      	movs	r2, #0
 80071f8:	609a      	str	r2, [r3, #8]
 80071fa:	e043      	b.n	8007284 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d119      	bne.n	8007236 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	6858      	ldr	r0, [r3, #4]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800720a:	461a      	mov	r2, r3
 800720c:	68b9      	ldr	r1, [r7, #8]
 800720e:	f002 fd12 	bl	8009c36 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	685a      	ldr	r2, [r3, #4]
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800721a:	441a      	add	r2, r3
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	685a      	ldr	r2, [r3, #4]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	429a      	cmp	r2, r3
 800722a:	d32b      	bcc.n	8007284 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	605a      	str	r2, [r3, #4]
 8007234:	e026      	b.n	8007284 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	68d8      	ldr	r0, [r3, #12]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800723e:	461a      	mov	r2, r3
 8007240:	68b9      	ldr	r1, [r7, #8]
 8007242:	f002 fcf8 	bl	8009c36 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	68da      	ldr	r2, [r3, #12]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724e:	425b      	negs	r3, r3
 8007250:	441a      	add	r2, r3
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	68da      	ldr	r2, [r3, #12]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	429a      	cmp	r2, r3
 8007260:	d207      	bcs.n	8007272 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	689a      	ldr	r2, [r3, #8]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800726a:	425b      	negs	r3, r3
 800726c:	441a      	add	r2, r3
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2b02      	cmp	r3, #2
 8007276:	d105      	bne.n	8007284 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d002      	beq.n	8007284 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	3b01      	subs	r3, #1
 8007282:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	1c5a      	adds	r2, r3, #1
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800728c:	697b      	ldr	r3, [r7, #20]
}
 800728e:	4618      	mov	r0, r3
 8007290:	3718      	adds	r7, #24
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}

08007296 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007296:	b580      	push	{r7, lr}
 8007298:	b082      	sub	sp, #8
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
 800729e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d018      	beq.n	80072da <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	68da      	ldr	r2, [r3, #12]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072b0:	441a      	add	r2, r3
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	68da      	ldr	r2, [r3, #12]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d303      	bcc.n	80072ca <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	68d9      	ldr	r1, [r3, #12]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072d2:	461a      	mov	r2, r3
 80072d4:	6838      	ldr	r0, [r7, #0]
 80072d6:	f002 fcae 	bl	8009c36 <memcpy>
	}
}
 80072da:	bf00      	nop
 80072dc:	3708      	adds	r7, #8
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}

080072e2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80072e2:	b580      	push	{r7, lr}
 80072e4:	b084      	sub	sp, #16
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80072ea:	f001 feaf 	bl	800904c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072f4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80072f6:	e011      	b.n	800731c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d012      	beq.n	8007326 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	3324      	adds	r3, #36	@ 0x24
 8007304:	4618      	mov	r0, r3
 8007306:	f000 fdcb 	bl	8007ea0 <xTaskRemoveFromEventList>
 800730a:	4603      	mov	r3, r0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d001      	beq.n	8007314 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007310:	f000 fea4 	bl	800805c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007314:	7bfb      	ldrb	r3, [r7, #15]
 8007316:	3b01      	subs	r3, #1
 8007318:	b2db      	uxtb	r3, r3
 800731a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800731c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007320:	2b00      	cmp	r3, #0
 8007322:	dce9      	bgt.n	80072f8 <prvUnlockQueue+0x16>
 8007324:	e000      	b.n	8007328 <prvUnlockQueue+0x46>
					break;
 8007326:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	22ff      	movs	r2, #255	@ 0xff
 800732c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007330:	f001 febc 	bl	80090ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007334:	f001 fe8a 	bl	800904c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800733e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007340:	e011      	b.n	8007366 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	691b      	ldr	r3, [r3, #16]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d012      	beq.n	8007370 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	3310      	adds	r3, #16
 800734e:	4618      	mov	r0, r3
 8007350:	f000 fda6 	bl	8007ea0 <xTaskRemoveFromEventList>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d001      	beq.n	800735e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800735a:	f000 fe7f 	bl	800805c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800735e:	7bbb      	ldrb	r3, [r7, #14]
 8007360:	3b01      	subs	r3, #1
 8007362:	b2db      	uxtb	r3, r3
 8007364:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007366:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800736a:	2b00      	cmp	r3, #0
 800736c:	dce9      	bgt.n	8007342 <prvUnlockQueue+0x60>
 800736e:	e000      	b.n	8007372 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007370:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	22ff      	movs	r2, #255	@ 0xff
 8007376:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800737a:	f001 fe97 	bl	80090ac <vPortExitCritical>
}
 800737e:	bf00      	nop
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}

08007386 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007386:	b580      	push	{r7, lr}
 8007388:	b084      	sub	sp, #16
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800738e:	f001 fe5d 	bl	800904c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007396:	2b00      	cmp	r3, #0
 8007398:	d102      	bne.n	80073a0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800739a:	2301      	movs	r3, #1
 800739c:	60fb      	str	r3, [r7, #12]
 800739e:	e001      	b.n	80073a4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80073a0:	2300      	movs	r3, #0
 80073a2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80073a4:	f001 fe82 	bl	80090ac <vPortExitCritical>

	return xReturn;
 80073a8:	68fb      	ldr	r3, [r7, #12]
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3710      	adds	r7, #16
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b084      	sub	sp, #16
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80073ba:	f001 fe47 	bl	800904c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d102      	bne.n	80073d0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80073ca:	2301      	movs	r3, #1
 80073cc:	60fb      	str	r3, [r7, #12]
 80073ce:	e001      	b.n	80073d4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80073d0:	2300      	movs	r3, #0
 80073d2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80073d4:	f001 fe6a 	bl	80090ac <vPortExitCritical>

	return xReturn;
 80073d8:	68fb      	ldr	r3, [r7, #12]
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3710      	adds	r7, #16
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
	...

080073e4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80073e4:	b480      	push	{r7}
 80073e6:	b085      	sub	sp, #20
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80073ee:	2300      	movs	r3, #0
 80073f0:	60fb      	str	r3, [r7, #12]
 80073f2:	e014      	b.n	800741e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80073f4:	4a0e      	ldr	r2, [pc, #56]	@ (8007430 <vQueueAddToRegistry+0x4c>)
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d10b      	bne.n	8007418 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007400:	490b      	ldr	r1, [pc, #44]	@ (8007430 <vQueueAddToRegistry+0x4c>)
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	683a      	ldr	r2, [r7, #0]
 8007406:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800740a:	4a09      	ldr	r2, [pc, #36]	@ (8007430 <vQueueAddToRegistry+0x4c>)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	00db      	lsls	r3, r3, #3
 8007410:	4413      	add	r3, r2
 8007412:	687a      	ldr	r2, [r7, #4]
 8007414:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007416:	e006      	b.n	8007426 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	3301      	adds	r3, #1
 800741c:	60fb      	str	r3, [r7, #12]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2b07      	cmp	r3, #7
 8007422:	d9e7      	bls.n	80073f4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007424:	bf00      	nop
 8007426:	bf00      	nop
 8007428:	3714      	adds	r7, #20
 800742a:	46bd      	mov	sp, r7
 800742c:	bc80      	pop	{r7}
 800742e:	4770      	bx	lr
 8007430:	20000c80 	.word	0x20000c80

08007434 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007434:	b580      	push	{r7, lr}
 8007436:	b086      	sub	sp, #24
 8007438:	af00      	add	r7, sp, #0
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007444:	f001 fe02 	bl	800904c <vPortEnterCritical>
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800744e:	b25b      	sxtb	r3, r3
 8007450:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007454:	d103      	bne.n	800745e <vQueueWaitForMessageRestricted+0x2a>
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	2200      	movs	r2, #0
 800745a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007464:	b25b      	sxtb	r3, r3
 8007466:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800746a:	d103      	bne.n	8007474 <vQueueWaitForMessageRestricted+0x40>
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	2200      	movs	r2, #0
 8007470:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007474:	f001 fe1a 	bl	80090ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800747c:	2b00      	cmp	r3, #0
 800747e:	d106      	bne.n	800748e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	3324      	adds	r3, #36	@ 0x24
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	68b9      	ldr	r1, [r7, #8]
 8007488:	4618      	mov	r0, r3
 800748a:	f000 fcdd 	bl	8007e48 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800748e:	6978      	ldr	r0, [r7, #20]
 8007490:	f7ff ff27 	bl	80072e2 <prvUnlockQueue>
	}
 8007494:	bf00      	nop
 8007496:	3718      	adds	r7, #24
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800749c:	b580      	push	{r7, lr}
 800749e:	b08e      	sub	sp, #56	@ 0x38
 80074a0:	af04      	add	r7, sp, #16
 80074a2:	60f8      	str	r0, [r7, #12]
 80074a4:	60b9      	str	r1, [r7, #8]
 80074a6:	607a      	str	r2, [r7, #4]
 80074a8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80074aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10b      	bne.n	80074c8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80074b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b4:	f383 8811 	msr	BASEPRI, r3
 80074b8:	f3bf 8f6f 	isb	sy
 80074bc:	f3bf 8f4f 	dsb	sy
 80074c0:	623b      	str	r3, [r7, #32]
}
 80074c2:	bf00      	nop
 80074c4:	bf00      	nop
 80074c6:	e7fd      	b.n	80074c4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80074c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d10b      	bne.n	80074e6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80074ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d2:	f383 8811 	msr	BASEPRI, r3
 80074d6:	f3bf 8f6f 	isb	sy
 80074da:	f3bf 8f4f 	dsb	sy
 80074de:	61fb      	str	r3, [r7, #28]
}
 80074e0:	bf00      	nop
 80074e2:	bf00      	nop
 80074e4:	e7fd      	b.n	80074e2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80074e6:	23a8      	movs	r3, #168	@ 0xa8
 80074e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	2ba8      	cmp	r3, #168	@ 0xa8
 80074ee:	d00b      	beq.n	8007508 <xTaskCreateStatic+0x6c>
	__asm volatile
 80074f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f4:	f383 8811 	msr	BASEPRI, r3
 80074f8:	f3bf 8f6f 	isb	sy
 80074fc:	f3bf 8f4f 	dsb	sy
 8007500:	61bb      	str	r3, [r7, #24]
}
 8007502:	bf00      	nop
 8007504:	bf00      	nop
 8007506:	e7fd      	b.n	8007504 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007508:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800750a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800750c:	2b00      	cmp	r3, #0
 800750e:	d01e      	beq.n	800754e <xTaskCreateStatic+0xb2>
 8007510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007512:	2b00      	cmp	r3, #0
 8007514:	d01b      	beq.n	800754e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007518:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800751a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800751c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800751e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007522:	2202      	movs	r2, #2
 8007524:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007528:	2300      	movs	r3, #0
 800752a:	9303      	str	r3, [sp, #12]
 800752c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752e:	9302      	str	r3, [sp, #8]
 8007530:	f107 0314 	add.w	r3, r7, #20
 8007534:	9301      	str	r3, [sp, #4]
 8007536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007538:	9300      	str	r3, [sp, #0]
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	68b9      	ldr	r1, [r7, #8]
 8007540:	68f8      	ldr	r0, [r7, #12]
 8007542:	f000 f851 	bl	80075e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007546:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007548:	f000 f8f6 	bl	8007738 <prvAddNewTaskToReadyList>
 800754c:	e001      	b.n	8007552 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800754e:	2300      	movs	r3, #0
 8007550:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007552:	697b      	ldr	r3, [r7, #20]
	}
 8007554:	4618      	mov	r0, r3
 8007556:	3728      	adds	r7, #40	@ 0x28
 8007558:	46bd      	mov	sp, r7
 800755a:	bd80      	pop	{r7, pc}

0800755c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800755c:	b580      	push	{r7, lr}
 800755e:	b08c      	sub	sp, #48	@ 0x30
 8007560:	af04      	add	r7, sp, #16
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	603b      	str	r3, [r7, #0]
 8007568:	4613      	mov	r3, r2
 800756a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800756c:	88fb      	ldrh	r3, [r7, #6]
 800756e:	009b      	lsls	r3, r3, #2
 8007570:	4618      	mov	r0, r3
 8007572:	f001 fe6d 	bl	8009250 <pvPortMalloc>
 8007576:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d00e      	beq.n	800759c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800757e:	20a8      	movs	r0, #168	@ 0xa8
 8007580:	f001 fe66 	bl	8009250 <pvPortMalloc>
 8007584:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007586:	69fb      	ldr	r3, [r7, #28]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d003      	beq.n	8007594 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800758c:	69fb      	ldr	r3, [r7, #28]
 800758e:	697a      	ldr	r2, [r7, #20]
 8007590:	631a      	str	r2, [r3, #48]	@ 0x30
 8007592:	e005      	b.n	80075a0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007594:	6978      	ldr	r0, [r7, #20]
 8007596:	f001 ff29 	bl	80093ec <vPortFree>
 800759a:	e001      	b.n	80075a0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800759c:	2300      	movs	r3, #0
 800759e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d017      	beq.n	80075d6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80075a6:	69fb      	ldr	r3, [r7, #28]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80075ae:	88fa      	ldrh	r2, [r7, #6]
 80075b0:	2300      	movs	r3, #0
 80075b2:	9303      	str	r3, [sp, #12]
 80075b4:	69fb      	ldr	r3, [r7, #28]
 80075b6:	9302      	str	r3, [sp, #8]
 80075b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ba:	9301      	str	r3, [sp, #4]
 80075bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075be:	9300      	str	r3, [sp, #0]
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	68b9      	ldr	r1, [r7, #8]
 80075c4:	68f8      	ldr	r0, [r7, #12]
 80075c6:	f000 f80f 	bl	80075e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80075ca:	69f8      	ldr	r0, [r7, #28]
 80075cc:	f000 f8b4 	bl	8007738 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80075d0:	2301      	movs	r3, #1
 80075d2:	61bb      	str	r3, [r7, #24]
 80075d4:	e002      	b.n	80075dc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80075d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80075da:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80075dc:	69bb      	ldr	r3, [r7, #24]
	}
 80075de:	4618      	mov	r0, r3
 80075e0:	3720      	adds	r7, #32
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
	...

080075e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b088      	sub	sp, #32
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	607a      	str	r2, [r7, #4]
 80075f4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80075f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	461a      	mov	r2, r3
 8007600:	21a5      	movs	r1, #165	@ 0xa5
 8007602:	f002 fa3f 	bl	8009a84 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007608:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007610:	3b01      	subs	r3, #1
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	4413      	add	r3, r2
 8007616:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007618:	69bb      	ldr	r3, [r7, #24]
 800761a:	f023 0307 	bic.w	r3, r3, #7
 800761e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007620:	69bb      	ldr	r3, [r7, #24]
 8007622:	f003 0307 	and.w	r3, r3, #7
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00b      	beq.n	8007642 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800762a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762e:	f383 8811 	msr	BASEPRI, r3
 8007632:	f3bf 8f6f 	isb	sy
 8007636:	f3bf 8f4f 	dsb	sy
 800763a:	617b      	str	r3, [r7, #20]
}
 800763c:	bf00      	nop
 800763e:	bf00      	nop
 8007640:	e7fd      	b.n	800763e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d01f      	beq.n	8007688 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007648:	2300      	movs	r3, #0
 800764a:	61fb      	str	r3, [r7, #28]
 800764c:	e012      	b.n	8007674 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800764e:	68ba      	ldr	r2, [r7, #8]
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	4413      	add	r3, r2
 8007654:	7819      	ldrb	r1, [r3, #0]
 8007656:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007658:	69fb      	ldr	r3, [r7, #28]
 800765a:	4413      	add	r3, r2
 800765c:	3334      	adds	r3, #52	@ 0x34
 800765e:	460a      	mov	r2, r1
 8007660:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007662:	68ba      	ldr	r2, [r7, #8]
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	4413      	add	r3, r2
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d006      	beq.n	800767c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800766e:	69fb      	ldr	r3, [r7, #28]
 8007670:	3301      	adds	r3, #1
 8007672:	61fb      	str	r3, [r7, #28]
 8007674:	69fb      	ldr	r3, [r7, #28]
 8007676:	2b0f      	cmp	r3, #15
 8007678:	d9e9      	bls.n	800764e <prvInitialiseNewTask+0x66>
 800767a:	e000      	b.n	800767e <prvInitialiseNewTask+0x96>
			{
				break;
 800767c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800767e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007680:	2200      	movs	r2, #0
 8007682:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007686:	e003      	b.n	8007690 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768a:	2200      	movs	r2, #0
 800768c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007692:	2b37      	cmp	r3, #55	@ 0x37
 8007694:	d901      	bls.n	800769a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007696:	2337      	movs	r3, #55	@ 0x37
 8007698:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800769a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800769e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80076a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076a4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80076a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a8:	2200      	movs	r2, #0
 80076aa:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80076ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ae:	3304      	adds	r3, #4
 80076b0:	4618      	mov	r0, r3
 80076b2:	f7fe ffd4 	bl	800665e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80076b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b8:	3318      	adds	r3, #24
 80076ba:	4618      	mov	r0, r3
 80076bc:	f7fe ffcf 	bl	800665e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80076c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80076cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80076d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076d4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80076d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d8:	2200      	movs	r2, #0
 80076da:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80076de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e0:	2200      	movs	r2, #0
 80076e2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80076e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e8:	3354      	adds	r3, #84	@ 0x54
 80076ea:	224c      	movs	r2, #76	@ 0x4c
 80076ec:	2100      	movs	r1, #0
 80076ee:	4618      	mov	r0, r3
 80076f0:	f002 f9c8 	bl	8009a84 <memset>
 80076f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f6:	4a0d      	ldr	r2, [pc, #52]	@ (800772c <prvInitialiseNewTask+0x144>)
 80076f8:	659a      	str	r2, [r3, #88]	@ 0x58
 80076fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076fc:	4a0c      	ldr	r2, [pc, #48]	@ (8007730 <prvInitialiseNewTask+0x148>)
 80076fe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007702:	4a0c      	ldr	r2, [pc, #48]	@ (8007734 <prvInitialiseNewTask+0x14c>)
 8007704:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	68f9      	ldr	r1, [r7, #12]
 800770a:	69b8      	ldr	r0, [r7, #24]
 800770c:	f001 fbaa 	bl	8008e64 <pxPortInitialiseStack>
 8007710:	4602      	mov	r2, r0
 8007712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007714:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007718:	2b00      	cmp	r3, #0
 800771a:	d002      	beq.n	8007722 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800771c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800771e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007720:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007722:	bf00      	nop
 8007724:	3720      	adds	r7, #32
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}
 800772a:	bf00      	nop
 800772c:	200041f4 	.word	0x200041f4
 8007730:	2000425c 	.word	0x2000425c
 8007734:	200042c4 	.word	0x200042c4

08007738 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b082      	sub	sp, #8
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007740:	f001 fc84 	bl	800904c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007744:	4b2d      	ldr	r3, [pc, #180]	@ (80077fc <prvAddNewTaskToReadyList+0xc4>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3301      	adds	r3, #1
 800774a:	4a2c      	ldr	r2, [pc, #176]	@ (80077fc <prvAddNewTaskToReadyList+0xc4>)
 800774c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800774e:	4b2c      	ldr	r3, [pc, #176]	@ (8007800 <prvAddNewTaskToReadyList+0xc8>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d109      	bne.n	800776a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007756:	4a2a      	ldr	r2, [pc, #168]	@ (8007800 <prvAddNewTaskToReadyList+0xc8>)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800775c:	4b27      	ldr	r3, [pc, #156]	@ (80077fc <prvAddNewTaskToReadyList+0xc4>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2b01      	cmp	r3, #1
 8007762:	d110      	bne.n	8007786 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007764:	f000 fc9e 	bl	80080a4 <prvInitialiseTaskLists>
 8007768:	e00d      	b.n	8007786 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800776a:	4b26      	ldr	r3, [pc, #152]	@ (8007804 <prvAddNewTaskToReadyList+0xcc>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d109      	bne.n	8007786 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007772:	4b23      	ldr	r3, [pc, #140]	@ (8007800 <prvAddNewTaskToReadyList+0xc8>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800777c:	429a      	cmp	r2, r3
 800777e:	d802      	bhi.n	8007786 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007780:	4a1f      	ldr	r2, [pc, #124]	@ (8007800 <prvAddNewTaskToReadyList+0xc8>)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007786:	4b20      	ldr	r3, [pc, #128]	@ (8007808 <prvAddNewTaskToReadyList+0xd0>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	3301      	adds	r3, #1
 800778c:	4a1e      	ldr	r2, [pc, #120]	@ (8007808 <prvAddNewTaskToReadyList+0xd0>)
 800778e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007790:	4b1d      	ldr	r3, [pc, #116]	@ (8007808 <prvAddNewTaskToReadyList+0xd0>)
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800779c:	4b1b      	ldr	r3, [pc, #108]	@ (800780c <prvAddNewTaskToReadyList+0xd4>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d903      	bls.n	80077ac <prvAddNewTaskToReadyList+0x74>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a8:	4a18      	ldr	r2, [pc, #96]	@ (800780c <prvAddNewTaskToReadyList+0xd4>)
 80077aa:	6013      	str	r3, [r2, #0]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077b0:	4613      	mov	r3, r2
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	4413      	add	r3, r2
 80077b6:	009b      	lsls	r3, r3, #2
 80077b8:	4a15      	ldr	r2, [pc, #84]	@ (8007810 <prvAddNewTaskToReadyList+0xd8>)
 80077ba:	441a      	add	r2, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	3304      	adds	r3, #4
 80077c0:	4619      	mov	r1, r3
 80077c2:	4610      	mov	r0, r2
 80077c4:	f7fe ff57 	bl	8006676 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80077c8:	f001 fc70 	bl	80090ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80077cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007804 <prvAddNewTaskToReadyList+0xcc>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d00e      	beq.n	80077f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80077d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007800 <prvAddNewTaskToReadyList+0xc8>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077de:	429a      	cmp	r2, r3
 80077e0:	d207      	bcs.n	80077f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80077e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007814 <prvAddNewTaskToReadyList+0xdc>)
 80077e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	f3bf 8f4f 	dsb	sy
 80077ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077f2:	bf00      	nop
 80077f4:	3708      	adds	r7, #8
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
 80077fa:	bf00      	nop
 80077fc:	20001194 	.word	0x20001194
 8007800:	20000cc0 	.word	0x20000cc0
 8007804:	200011a0 	.word	0x200011a0
 8007808:	200011b0 	.word	0x200011b0
 800780c:	2000119c 	.word	0x2000119c
 8007810:	20000cc4 	.word	0x20000cc4
 8007814:	e000ed04 	.word	0xe000ed04

08007818 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007820:	f001 fc14 	bl	800904c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d102      	bne.n	8007830 <vTaskDelete+0x18>
 800782a:	4b2d      	ldr	r3, [pc, #180]	@ (80078e0 <vTaskDelete+0xc8>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	e000      	b.n	8007832 <vTaskDelete+0x1a>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	3304      	adds	r3, #4
 8007838:	4618      	mov	r0, r3
 800783a:	f7fe ff77 	bl	800672c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007842:	2b00      	cmp	r3, #0
 8007844:	d004      	beq.n	8007850 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	3318      	adds	r3, #24
 800784a:	4618      	mov	r0, r3
 800784c:	f7fe ff6e 	bl	800672c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8007850:	4b24      	ldr	r3, [pc, #144]	@ (80078e4 <vTaskDelete+0xcc>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	3301      	adds	r3, #1
 8007856:	4a23      	ldr	r2, [pc, #140]	@ (80078e4 <vTaskDelete+0xcc>)
 8007858:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800785a:	4b21      	ldr	r3, [pc, #132]	@ (80078e0 <vTaskDelete+0xc8>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68fa      	ldr	r2, [r7, #12]
 8007860:	429a      	cmp	r2, r3
 8007862:	d10b      	bne.n	800787c <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	3304      	adds	r3, #4
 8007868:	4619      	mov	r1, r3
 800786a:	481f      	ldr	r0, [pc, #124]	@ (80078e8 <vTaskDelete+0xd0>)
 800786c:	f7fe ff03 	bl	8006676 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8007870:	4b1e      	ldr	r3, [pc, #120]	@ (80078ec <vTaskDelete+0xd4>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	3301      	adds	r3, #1
 8007876:	4a1d      	ldr	r2, [pc, #116]	@ (80078ec <vTaskDelete+0xd4>)
 8007878:	6013      	str	r3, [r2, #0]
 800787a:	e009      	b.n	8007890 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800787c:	4b1c      	ldr	r3, [pc, #112]	@ (80078f0 <vTaskDelete+0xd8>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	3b01      	subs	r3, #1
 8007882:	4a1b      	ldr	r2, [pc, #108]	@ (80078f0 <vTaskDelete+0xd8>)
 8007884:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8007886:	68f8      	ldr	r0, [r7, #12]
 8007888:	f000 fc7a 	bl	8008180 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800788c:	f000 fcae 	bl	80081ec <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8007890:	f001 fc0c 	bl	80090ac <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8007894:	4b17      	ldr	r3, [pc, #92]	@ (80078f4 <vTaskDelete+0xdc>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d01c      	beq.n	80078d6 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 800789c:	4b10      	ldr	r3, [pc, #64]	@ (80078e0 <vTaskDelete+0xc8>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d117      	bne.n	80078d6 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80078a6:	4b14      	ldr	r3, [pc, #80]	@ (80078f8 <vTaskDelete+0xe0>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d00b      	beq.n	80078c6 <vTaskDelete+0xae>
	__asm volatile
 80078ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078b2:	f383 8811 	msr	BASEPRI, r3
 80078b6:	f3bf 8f6f 	isb	sy
 80078ba:	f3bf 8f4f 	dsb	sy
 80078be:	60bb      	str	r3, [r7, #8]
}
 80078c0:	bf00      	nop
 80078c2:	bf00      	nop
 80078c4:	e7fd      	b.n	80078c2 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80078c6:	4b0d      	ldr	r3, [pc, #52]	@ (80078fc <vTaskDelete+0xe4>)
 80078c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078cc:	601a      	str	r2, [r3, #0]
 80078ce:	f3bf 8f4f 	dsb	sy
 80078d2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80078d6:	bf00      	nop
 80078d8:	3710      	adds	r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	20000cc0 	.word	0x20000cc0
 80078e4:	200011b0 	.word	0x200011b0
 80078e8:	20001168 	.word	0x20001168
 80078ec:	2000117c 	.word	0x2000117c
 80078f0:	20001194 	.word	0x20001194
 80078f4:	200011a0 	.word	0x200011a0
 80078f8:	200011bc 	.word	0x200011bc
 80078fc:	e000ed04 	.word	0xe000ed04

08007900 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007908:	2300      	movs	r3, #0
 800790a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d018      	beq.n	8007944 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007912:	4b14      	ldr	r3, [pc, #80]	@ (8007964 <vTaskDelay+0x64>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d00b      	beq.n	8007932 <vTaskDelay+0x32>
	__asm volatile
 800791a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800791e:	f383 8811 	msr	BASEPRI, r3
 8007922:	f3bf 8f6f 	isb	sy
 8007926:	f3bf 8f4f 	dsb	sy
 800792a:	60bb      	str	r3, [r7, #8]
}
 800792c:	bf00      	nop
 800792e:	bf00      	nop
 8007930:	e7fd      	b.n	800792e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007932:	f000 f88b 	bl	8007a4c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007936:	2100      	movs	r1, #0
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 fee7 	bl	800870c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800793e:	f000 f893 	bl	8007a68 <xTaskResumeAll>
 8007942:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d107      	bne.n	800795a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800794a:	4b07      	ldr	r3, [pc, #28]	@ (8007968 <vTaskDelay+0x68>)
 800794c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007950:	601a      	str	r2, [r3, #0]
 8007952:	f3bf 8f4f 	dsb	sy
 8007956:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800795a:	bf00      	nop
 800795c:	3710      	adds	r7, #16
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop
 8007964:	200011bc 	.word	0x200011bc
 8007968:	e000ed04 	.word	0xe000ed04

0800796c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b08a      	sub	sp, #40	@ 0x28
 8007970:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007972:	2300      	movs	r3, #0
 8007974:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007976:	2300      	movs	r3, #0
 8007978:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800797a:	463a      	mov	r2, r7
 800797c:	1d39      	adds	r1, r7, #4
 800797e:	f107 0308 	add.w	r3, r7, #8
 8007982:	4618      	mov	r0, r3
 8007984:	f7fe fe1a 	bl	80065bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007988:	6839      	ldr	r1, [r7, #0]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	68ba      	ldr	r2, [r7, #8]
 800798e:	9202      	str	r2, [sp, #8]
 8007990:	9301      	str	r3, [sp, #4]
 8007992:	2300      	movs	r3, #0
 8007994:	9300      	str	r3, [sp, #0]
 8007996:	2300      	movs	r3, #0
 8007998:	460a      	mov	r2, r1
 800799a:	4924      	ldr	r1, [pc, #144]	@ (8007a2c <vTaskStartScheduler+0xc0>)
 800799c:	4824      	ldr	r0, [pc, #144]	@ (8007a30 <vTaskStartScheduler+0xc4>)
 800799e:	f7ff fd7d 	bl	800749c <xTaskCreateStatic>
 80079a2:	4603      	mov	r3, r0
 80079a4:	4a23      	ldr	r2, [pc, #140]	@ (8007a34 <vTaskStartScheduler+0xc8>)
 80079a6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80079a8:	4b22      	ldr	r3, [pc, #136]	@ (8007a34 <vTaskStartScheduler+0xc8>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d002      	beq.n	80079b6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80079b0:	2301      	movs	r3, #1
 80079b2:	617b      	str	r3, [r7, #20]
 80079b4:	e001      	b.n	80079ba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80079b6:	2300      	movs	r3, #0
 80079b8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d102      	bne.n	80079c6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80079c0:	f000 fef8 	bl	80087b4 <xTimerCreateTimerTask>
 80079c4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d11b      	bne.n	8007a04 <vTaskStartScheduler+0x98>
	__asm volatile
 80079cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d0:	f383 8811 	msr	BASEPRI, r3
 80079d4:	f3bf 8f6f 	isb	sy
 80079d8:	f3bf 8f4f 	dsb	sy
 80079dc:	613b      	str	r3, [r7, #16]
}
 80079de:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80079e0:	4b15      	ldr	r3, [pc, #84]	@ (8007a38 <vTaskStartScheduler+0xcc>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	3354      	adds	r3, #84	@ 0x54
 80079e6:	4a15      	ldr	r2, [pc, #84]	@ (8007a3c <vTaskStartScheduler+0xd0>)
 80079e8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80079ea:	4b15      	ldr	r3, [pc, #84]	@ (8007a40 <vTaskStartScheduler+0xd4>)
 80079ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80079f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80079f2:	4b14      	ldr	r3, [pc, #80]	@ (8007a44 <vTaskStartScheduler+0xd8>)
 80079f4:	2201      	movs	r2, #1
 80079f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80079f8:	4b13      	ldr	r3, [pc, #76]	@ (8007a48 <vTaskStartScheduler+0xdc>)
 80079fa:	2200      	movs	r2, #0
 80079fc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80079fe:	f001 fab3 	bl	8008f68 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007a02:	e00f      	b.n	8007a24 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a0a:	d10b      	bne.n	8007a24 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a10:	f383 8811 	msr	BASEPRI, r3
 8007a14:	f3bf 8f6f 	isb	sy
 8007a18:	f3bf 8f4f 	dsb	sy
 8007a1c:	60fb      	str	r3, [r7, #12]
}
 8007a1e:	bf00      	nop
 8007a20:	bf00      	nop
 8007a22:	e7fd      	b.n	8007a20 <vTaskStartScheduler+0xb4>
}
 8007a24:	bf00      	nop
 8007a26:	3718      	adds	r7, #24
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}
 8007a2c:	0800aa30 	.word	0x0800aa30
 8007a30:	08008075 	.word	0x08008075
 8007a34:	200011b8 	.word	0x200011b8
 8007a38:	20000cc0 	.word	0x20000cc0
 8007a3c:	20000020 	.word	0x20000020
 8007a40:	200011b4 	.word	0x200011b4
 8007a44:	200011a0 	.word	0x200011a0
 8007a48:	20001198 	.word	0x20001198

08007a4c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007a50:	4b04      	ldr	r3, [pc, #16]	@ (8007a64 <vTaskSuspendAll+0x18>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	3301      	adds	r3, #1
 8007a56:	4a03      	ldr	r2, [pc, #12]	@ (8007a64 <vTaskSuspendAll+0x18>)
 8007a58:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007a5a:	bf00      	nop
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bc80      	pop	{r7}
 8007a60:	4770      	bx	lr
 8007a62:	bf00      	nop
 8007a64:	200011bc 	.word	0x200011bc

08007a68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b084      	sub	sp, #16
 8007a6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007a72:	2300      	movs	r3, #0
 8007a74:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007a76:	4b42      	ldr	r3, [pc, #264]	@ (8007b80 <xTaskResumeAll+0x118>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d10b      	bne.n	8007a96 <xTaskResumeAll+0x2e>
	__asm volatile
 8007a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a82:	f383 8811 	msr	BASEPRI, r3
 8007a86:	f3bf 8f6f 	isb	sy
 8007a8a:	f3bf 8f4f 	dsb	sy
 8007a8e:	603b      	str	r3, [r7, #0]
}
 8007a90:	bf00      	nop
 8007a92:	bf00      	nop
 8007a94:	e7fd      	b.n	8007a92 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007a96:	f001 fad9 	bl	800904c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007a9a:	4b39      	ldr	r3, [pc, #228]	@ (8007b80 <xTaskResumeAll+0x118>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	3b01      	subs	r3, #1
 8007aa0:	4a37      	ldr	r2, [pc, #220]	@ (8007b80 <xTaskResumeAll+0x118>)
 8007aa2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007aa4:	4b36      	ldr	r3, [pc, #216]	@ (8007b80 <xTaskResumeAll+0x118>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d162      	bne.n	8007b72 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007aac:	4b35      	ldr	r3, [pc, #212]	@ (8007b84 <xTaskResumeAll+0x11c>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d05e      	beq.n	8007b72 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007ab4:	e02f      	b.n	8007b16 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ab6:	4b34      	ldr	r3, [pc, #208]	@ (8007b88 <xTaskResumeAll+0x120>)
 8007ab8:	68db      	ldr	r3, [r3, #12]
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	3318      	adds	r3, #24
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f7fe fe32 	bl	800672c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	3304      	adds	r3, #4
 8007acc:	4618      	mov	r0, r3
 8007ace:	f7fe fe2d 	bl	800672c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8007b8c <xTaskResumeAll+0x124>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d903      	bls.n	8007ae6 <xTaskResumeAll+0x7e>
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ae2:	4a2a      	ldr	r2, [pc, #168]	@ (8007b8c <xTaskResumeAll+0x124>)
 8007ae4:	6013      	str	r3, [r2, #0]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aea:	4613      	mov	r3, r2
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	4413      	add	r3, r2
 8007af0:	009b      	lsls	r3, r3, #2
 8007af2:	4a27      	ldr	r2, [pc, #156]	@ (8007b90 <xTaskResumeAll+0x128>)
 8007af4:	441a      	add	r2, r3
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	3304      	adds	r3, #4
 8007afa:	4619      	mov	r1, r3
 8007afc:	4610      	mov	r0, r2
 8007afe:	f7fe fdba 	bl	8006676 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b06:	4b23      	ldr	r3, [pc, #140]	@ (8007b94 <xTaskResumeAll+0x12c>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d302      	bcc.n	8007b16 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007b10:	4b21      	ldr	r3, [pc, #132]	@ (8007b98 <xTaskResumeAll+0x130>)
 8007b12:	2201      	movs	r2, #1
 8007b14:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b16:	4b1c      	ldr	r3, [pc, #112]	@ (8007b88 <xTaskResumeAll+0x120>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1cb      	bne.n	8007ab6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d001      	beq.n	8007b28 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007b24:	f000 fb62 	bl	80081ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007b28:	4b1c      	ldr	r3, [pc, #112]	@ (8007b9c <xTaskResumeAll+0x134>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d010      	beq.n	8007b56 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007b34:	f000 f844 	bl	8007bc0 <xTaskIncrementTick>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d002      	beq.n	8007b44 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007b3e:	4b16      	ldr	r3, [pc, #88]	@ (8007b98 <xTaskResumeAll+0x130>)
 8007b40:	2201      	movs	r2, #1
 8007b42:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	3b01      	subs	r3, #1
 8007b48:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d1f1      	bne.n	8007b34 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007b50:	4b12      	ldr	r3, [pc, #72]	@ (8007b9c <xTaskResumeAll+0x134>)
 8007b52:	2200      	movs	r2, #0
 8007b54:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007b56:	4b10      	ldr	r3, [pc, #64]	@ (8007b98 <xTaskResumeAll+0x130>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d009      	beq.n	8007b72 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007b62:	4b0f      	ldr	r3, [pc, #60]	@ (8007ba0 <xTaskResumeAll+0x138>)
 8007b64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b68:	601a      	str	r2, [r3, #0]
 8007b6a:	f3bf 8f4f 	dsb	sy
 8007b6e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b72:	f001 fa9b 	bl	80090ac <vPortExitCritical>

	return xAlreadyYielded;
 8007b76:	68bb      	ldr	r3, [r7, #8]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3710      	adds	r7, #16
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	200011bc 	.word	0x200011bc
 8007b84:	20001194 	.word	0x20001194
 8007b88:	20001154 	.word	0x20001154
 8007b8c:	2000119c 	.word	0x2000119c
 8007b90:	20000cc4 	.word	0x20000cc4
 8007b94:	20000cc0 	.word	0x20000cc0
 8007b98:	200011a8 	.word	0x200011a8
 8007b9c:	200011a4 	.word	0x200011a4
 8007ba0:	e000ed04 	.word	0xe000ed04

08007ba4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007baa:	4b04      	ldr	r3, [pc, #16]	@ (8007bbc <xTaskGetTickCount+0x18>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007bb0:	687b      	ldr	r3, [r7, #4]
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	370c      	adds	r7, #12
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bc80      	pop	{r7}
 8007bba:	4770      	bx	lr
 8007bbc:	20001198 	.word	0x20001198

08007bc0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b086      	sub	sp, #24
 8007bc4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bca:	4b4f      	ldr	r3, [pc, #316]	@ (8007d08 <xTaskIncrementTick+0x148>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	f040 8090 	bne.w	8007cf4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007bd4:	4b4d      	ldr	r3, [pc, #308]	@ (8007d0c <xTaskIncrementTick+0x14c>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	3301      	adds	r3, #1
 8007bda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007bdc:	4a4b      	ldr	r2, [pc, #300]	@ (8007d0c <xTaskIncrementTick+0x14c>)
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d121      	bne.n	8007c2c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007be8:	4b49      	ldr	r3, [pc, #292]	@ (8007d10 <xTaskIncrementTick+0x150>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d00b      	beq.n	8007c0a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf6:	f383 8811 	msr	BASEPRI, r3
 8007bfa:	f3bf 8f6f 	isb	sy
 8007bfe:	f3bf 8f4f 	dsb	sy
 8007c02:	603b      	str	r3, [r7, #0]
}
 8007c04:	bf00      	nop
 8007c06:	bf00      	nop
 8007c08:	e7fd      	b.n	8007c06 <xTaskIncrementTick+0x46>
 8007c0a:	4b41      	ldr	r3, [pc, #260]	@ (8007d10 <xTaskIncrementTick+0x150>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	60fb      	str	r3, [r7, #12]
 8007c10:	4b40      	ldr	r3, [pc, #256]	@ (8007d14 <xTaskIncrementTick+0x154>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a3e      	ldr	r2, [pc, #248]	@ (8007d10 <xTaskIncrementTick+0x150>)
 8007c16:	6013      	str	r3, [r2, #0]
 8007c18:	4a3e      	ldr	r2, [pc, #248]	@ (8007d14 <xTaskIncrementTick+0x154>)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6013      	str	r3, [r2, #0]
 8007c1e:	4b3e      	ldr	r3, [pc, #248]	@ (8007d18 <xTaskIncrementTick+0x158>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	3301      	adds	r3, #1
 8007c24:	4a3c      	ldr	r2, [pc, #240]	@ (8007d18 <xTaskIncrementTick+0x158>)
 8007c26:	6013      	str	r3, [r2, #0]
 8007c28:	f000 fae0 	bl	80081ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007c2c:	4b3b      	ldr	r3, [pc, #236]	@ (8007d1c <xTaskIncrementTick+0x15c>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	693a      	ldr	r2, [r7, #16]
 8007c32:	429a      	cmp	r2, r3
 8007c34:	d349      	bcc.n	8007cca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c36:	4b36      	ldr	r3, [pc, #216]	@ (8007d10 <xTaskIncrementTick+0x150>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d104      	bne.n	8007c4a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c40:	4b36      	ldr	r3, [pc, #216]	@ (8007d1c <xTaskIncrementTick+0x15c>)
 8007c42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007c46:	601a      	str	r2, [r3, #0]
					break;
 8007c48:	e03f      	b.n	8007cca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c4a:	4b31      	ldr	r3, [pc, #196]	@ (8007d10 <xTaskIncrementTick+0x150>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	68db      	ldr	r3, [r3, #12]
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007c5a:	693a      	ldr	r2, [r7, #16]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d203      	bcs.n	8007c6a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007c62:	4a2e      	ldr	r2, [pc, #184]	@ (8007d1c <xTaskIncrementTick+0x15c>)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007c68:	e02f      	b.n	8007cca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	3304      	adds	r3, #4
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f7fe fd5c 	bl	800672c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d004      	beq.n	8007c86 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	3318      	adds	r3, #24
 8007c80:	4618      	mov	r0, r3
 8007c82:	f7fe fd53 	bl	800672c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c8a:	4b25      	ldr	r3, [pc, #148]	@ (8007d20 <xTaskIncrementTick+0x160>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d903      	bls.n	8007c9a <xTaskIncrementTick+0xda>
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c96:	4a22      	ldr	r2, [pc, #136]	@ (8007d20 <xTaskIncrementTick+0x160>)
 8007c98:	6013      	str	r3, [r2, #0]
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c9e:	4613      	mov	r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	4413      	add	r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	4a1f      	ldr	r2, [pc, #124]	@ (8007d24 <xTaskIncrementTick+0x164>)
 8007ca8:	441a      	add	r2, r3
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	3304      	adds	r3, #4
 8007cae:	4619      	mov	r1, r3
 8007cb0:	4610      	mov	r0, r2
 8007cb2:	f7fe fce0 	bl	8006676 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cba:	4b1b      	ldr	r3, [pc, #108]	@ (8007d28 <xTaskIncrementTick+0x168>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d3b8      	bcc.n	8007c36 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007cc8:	e7b5      	b.n	8007c36 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007cca:	4b17      	ldr	r3, [pc, #92]	@ (8007d28 <xTaskIncrementTick+0x168>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cd0:	4914      	ldr	r1, [pc, #80]	@ (8007d24 <xTaskIncrementTick+0x164>)
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	4413      	add	r3, r2
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	440b      	add	r3, r1
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d901      	bls.n	8007ce6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007ce6:	4b11      	ldr	r3, [pc, #68]	@ (8007d2c <xTaskIncrementTick+0x16c>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d007      	beq.n	8007cfe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	617b      	str	r3, [r7, #20]
 8007cf2:	e004      	b.n	8007cfe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8007d30 <xTaskIncrementTick+0x170>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	4a0d      	ldr	r2, [pc, #52]	@ (8007d30 <xTaskIncrementTick+0x170>)
 8007cfc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007cfe:	697b      	ldr	r3, [r7, #20]
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3718      	adds	r7, #24
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	200011bc 	.word	0x200011bc
 8007d0c:	20001198 	.word	0x20001198
 8007d10:	2000114c 	.word	0x2000114c
 8007d14:	20001150 	.word	0x20001150
 8007d18:	200011ac 	.word	0x200011ac
 8007d1c:	200011b4 	.word	0x200011b4
 8007d20:	2000119c 	.word	0x2000119c
 8007d24:	20000cc4 	.word	0x20000cc4
 8007d28:	20000cc0 	.word	0x20000cc0
 8007d2c:	200011a8 	.word	0x200011a8
 8007d30:	200011a4 	.word	0x200011a4

08007d34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007d3a:	4b2a      	ldr	r3, [pc, #168]	@ (8007de4 <vTaskSwitchContext+0xb0>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d003      	beq.n	8007d4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007d42:	4b29      	ldr	r3, [pc, #164]	@ (8007de8 <vTaskSwitchContext+0xb4>)
 8007d44:	2201      	movs	r2, #1
 8007d46:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007d48:	e047      	b.n	8007dda <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007d4a:	4b27      	ldr	r3, [pc, #156]	@ (8007de8 <vTaskSwitchContext+0xb4>)
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d50:	4b26      	ldr	r3, [pc, #152]	@ (8007dec <vTaskSwitchContext+0xb8>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	60fb      	str	r3, [r7, #12]
 8007d56:	e011      	b.n	8007d7c <vTaskSwitchContext+0x48>
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d10b      	bne.n	8007d76 <vTaskSwitchContext+0x42>
	__asm volatile
 8007d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d62:	f383 8811 	msr	BASEPRI, r3
 8007d66:	f3bf 8f6f 	isb	sy
 8007d6a:	f3bf 8f4f 	dsb	sy
 8007d6e:	607b      	str	r3, [r7, #4]
}
 8007d70:	bf00      	nop
 8007d72:	bf00      	nop
 8007d74:	e7fd      	b.n	8007d72 <vTaskSwitchContext+0x3e>
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	3b01      	subs	r3, #1
 8007d7a:	60fb      	str	r3, [r7, #12]
 8007d7c:	491c      	ldr	r1, [pc, #112]	@ (8007df0 <vTaskSwitchContext+0xbc>)
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	4613      	mov	r3, r2
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	4413      	add	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	440b      	add	r3, r1
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d0e3      	beq.n	8007d58 <vTaskSwitchContext+0x24>
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	4613      	mov	r3, r2
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	4413      	add	r3, r2
 8007d98:	009b      	lsls	r3, r3, #2
 8007d9a:	4a15      	ldr	r2, [pc, #84]	@ (8007df0 <vTaskSwitchContext+0xbc>)
 8007d9c:	4413      	add	r3, r2
 8007d9e:	60bb      	str	r3, [r7, #8]
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	685a      	ldr	r2, [r3, #4]
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	605a      	str	r2, [r3, #4]
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	685a      	ldr	r2, [r3, #4]
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	3308      	adds	r3, #8
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d104      	bne.n	8007dc0 <vTaskSwitchContext+0x8c>
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	685a      	ldr	r2, [r3, #4]
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	605a      	str	r2, [r3, #4]
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	68db      	ldr	r3, [r3, #12]
 8007dc6:	4a0b      	ldr	r2, [pc, #44]	@ (8007df4 <vTaskSwitchContext+0xc0>)
 8007dc8:	6013      	str	r3, [r2, #0]
 8007dca:	4a08      	ldr	r2, [pc, #32]	@ (8007dec <vTaskSwitchContext+0xb8>)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007dd0:	4b08      	ldr	r3, [pc, #32]	@ (8007df4 <vTaskSwitchContext+0xc0>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	3354      	adds	r3, #84	@ 0x54
 8007dd6:	4a08      	ldr	r2, [pc, #32]	@ (8007df8 <vTaskSwitchContext+0xc4>)
 8007dd8:	6013      	str	r3, [r2, #0]
}
 8007dda:	bf00      	nop
 8007ddc:	3714      	adds	r7, #20
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bc80      	pop	{r7}
 8007de2:	4770      	bx	lr
 8007de4:	200011bc 	.word	0x200011bc
 8007de8:	200011a8 	.word	0x200011a8
 8007dec:	2000119c 	.word	0x2000119c
 8007df0:	20000cc4 	.word	0x20000cc4
 8007df4:	20000cc0 	.word	0x20000cc0
 8007df8:	20000020 	.word	0x20000020

08007dfc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b084      	sub	sp, #16
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d10b      	bne.n	8007e24 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e10:	f383 8811 	msr	BASEPRI, r3
 8007e14:	f3bf 8f6f 	isb	sy
 8007e18:	f3bf 8f4f 	dsb	sy
 8007e1c:	60fb      	str	r3, [r7, #12]
}
 8007e1e:	bf00      	nop
 8007e20:	bf00      	nop
 8007e22:	e7fd      	b.n	8007e20 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e24:	4b07      	ldr	r3, [pc, #28]	@ (8007e44 <vTaskPlaceOnEventList+0x48>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	3318      	adds	r3, #24
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f7fe fc45 	bl	80066bc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007e32:	2101      	movs	r1, #1
 8007e34:	6838      	ldr	r0, [r7, #0]
 8007e36:	f000 fc69 	bl	800870c <prvAddCurrentTaskToDelayedList>
}
 8007e3a:	bf00      	nop
 8007e3c:	3710      	adds	r7, #16
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}
 8007e42:	bf00      	nop
 8007e44:	20000cc0 	.word	0x20000cc0

08007e48 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b086      	sub	sp, #24
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d10b      	bne.n	8007e72 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e5e:	f383 8811 	msr	BASEPRI, r3
 8007e62:	f3bf 8f6f 	isb	sy
 8007e66:	f3bf 8f4f 	dsb	sy
 8007e6a:	617b      	str	r3, [r7, #20]
}
 8007e6c:	bf00      	nop
 8007e6e:	bf00      	nop
 8007e70:	e7fd      	b.n	8007e6e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e72:	4b0a      	ldr	r3, [pc, #40]	@ (8007e9c <vTaskPlaceOnEventListRestricted+0x54>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	3318      	adds	r3, #24
 8007e78:	4619      	mov	r1, r3
 8007e7a:	68f8      	ldr	r0, [r7, #12]
 8007e7c:	f7fe fbfb 	bl	8006676 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d002      	beq.n	8007e8c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007e86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007e8a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007e8c:	6879      	ldr	r1, [r7, #4]
 8007e8e:	68b8      	ldr	r0, [r7, #8]
 8007e90:	f000 fc3c 	bl	800870c <prvAddCurrentTaskToDelayedList>
	}
 8007e94:	bf00      	nop
 8007e96:	3718      	adds	r7, #24
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}
 8007e9c:	20000cc0 	.word	0x20000cc0

08007ea0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b086      	sub	sp, #24
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	68db      	ldr	r3, [r3, #12]
 8007eae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d10b      	bne.n	8007ece <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eba:	f383 8811 	msr	BASEPRI, r3
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	60fb      	str	r3, [r7, #12]
}
 8007ec8:	bf00      	nop
 8007eca:	bf00      	nop
 8007ecc:	e7fd      	b.n	8007eca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	3318      	adds	r3, #24
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f7fe fc2a 	bl	800672c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8007f50 <xTaskRemoveFromEventList+0xb0>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d11d      	bne.n	8007f1c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	3304      	adds	r3, #4
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f7fe fc21 	bl	800672c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eee:	4b19      	ldr	r3, [pc, #100]	@ (8007f54 <xTaskRemoveFromEventList+0xb4>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d903      	bls.n	8007efe <xTaskRemoveFromEventList+0x5e>
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007efa:	4a16      	ldr	r2, [pc, #88]	@ (8007f54 <xTaskRemoveFromEventList+0xb4>)
 8007efc:	6013      	str	r3, [r2, #0]
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f02:	4613      	mov	r3, r2
 8007f04:	009b      	lsls	r3, r3, #2
 8007f06:	4413      	add	r3, r2
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	4a13      	ldr	r2, [pc, #76]	@ (8007f58 <xTaskRemoveFromEventList+0xb8>)
 8007f0c:	441a      	add	r2, r3
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	3304      	adds	r3, #4
 8007f12:	4619      	mov	r1, r3
 8007f14:	4610      	mov	r0, r2
 8007f16:	f7fe fbae 	bl	8006676 <vListInsertEnd>
 8007f1a:	e005      	b.n	8007f28 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	3318      	adds	r3, #24
 8007f20:	4619      	mov	r1, r3
 8007f22:	480e      	ldr	r0, [pc, #56]	@ (8007f5c <xTaskRemoveFromEventList+0xbc>)
 8007f24:	f7fe fba7 	bl	8006676 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8007f60 <xTaskRemoveFromEventList+0xc0>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d905      	bls.n	8007f42 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007f36:	2301      	movs	r3, #1
 8007f38:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8007f64 <xTaskRemoveFromEventList+0xc4>)
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	601a      	str	r2, [r3, #0]
 8007f40:	e001      	b.n	8007f46 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007f42:	2300      	movs	r3, #0
 8007f44:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007f46:	697b      	ldr	r3, [r7, #20]
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	3718      	adds	r7, #24
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	200011bc 	.word	0x200011bc
 8007f54:	2000119c 	.word	0x2000119c
 8007f58:	20000cc4 	.word	0x20000cc4
 8007f5c:	20001154 	.word	0x20001154
 8007f60:	20000cc0 	.word	0x20000cc0
 8007f64:	200011a8 	.word	0x200011a8

08007f68 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b083      	sub	sp, #12
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007f70:	4b06      	ldr	r3, [pc, #24]	@ (8007f8c <vTaskInternalSetTimeOutState+0x24>)
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007f78:	4b05      	ldr	r3, [pc, #20]	@ (8007f90 <vTaskInternalSetTimeOutState+0x28>)
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	605a      	str	r2, [r3, #4]
}
 8007f80:	bf00      	nop
 8007f82:	370c      	adds	r7, #12
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bc80      	pop	{r7}
 8007f88:	4770      	bx	lr
 8007f8a:	bf00      	nop
 8007f8c:	200011ac 	.word	0x200011ac
 8007f90:	20001198 	.word	0x20001198

08007f94 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b088      	sub	sp, #32
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d10b      	bne.n	8007fbc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa8:	f383 8811 	msr	BASEPRI, r3
 8007fac:	f3bf 8f6f 	isb	sy
 8007fb0:	f3bf 8f4f 	dsb	sy
 8007fb4:	613b      	str	r3, [r7, #16]
}
 8007fb6:	bf00      	nop
 8007fb8:	bf00      	nop
 8007fba:	e7fd      	b.n	8007fb8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d10b      	bne.n	8007fda <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fc6:	f383 8811 	msr	BASEPRI, r3
 8007fca:	f3bf 8f6f 	isb	sy
 8007fce:	f3bf 8f4f 	dsb	sy
 8007fd2:	60fb      	str	r3, [r7, #12]
}
 8007fd4:	bf00      	nop
 8007fd6:	bf00      	nop
 8007fd8:	e7fd      	b.n	8007fd6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007fda:	f001 f837 	bl	800904c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007fde:	4b1d      	ldr	r3, [pc, #116]	@ (8008054 <xTaskCheckForTimeOut+0xc0>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	69ba      	ldr	r2, [r7, #24]
 8007fea:	1ad3      	subs	r3, r2, r3
 8007fec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ff6:	d102      	bne.n	8007ffe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	61fb      	str	r3, [r7, #28]
 8007ffc:	e023      	b.n	8008046 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	4b15      	ldr	r3, [pc, #84]	@ (8008058 <xTaskCheckForTimeOut+0xc4>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	429a      	cmp	r2, r3
 8008008:	d007      	beq.n	800801a <xTaskCheckForTimeOut+0x86>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	69ba      	ldr	r2, [r7, #24]
 8008010:	429a      	cmp	r2, r3
 8008012:	d302      	bcc.n	800801a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008014:	2301      	movs	r3, #1
 8008016:	61fb      	str	r3, [r7, #28]
 8008018:	e015      	b.n	8008046 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	697a      	ldr	r2, [r7, #20]
 8008020:	429a      	cmp	r2, r3
 8008022:	d20b      	bcs.n	800803c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	1ad2      	subs	r2, r2, r3
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f7ff ff99 	bl	8007f68 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008036:	2300      	movs	r3, #0
 8008038:	61fb      	str	r3, [r7, #28]
 800803a:	e004      	b.n	8008046 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	2200      	movs	r2, #0
 8008040:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008042:	2301      	movs	r3, #1
 8008044:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008046:	f001 f831 	bl	80090ac <vPortExitCritical>

	return xReturn;
 800804a:	69fb      	ldr	r3, [r7, #28]
}
 800804c:	4618      	mov	r0, r3
 800804e:	3720      	adds	r7, #32
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}
 8008054:	20001198 	.word	0x20001198
 8008058:	200011ac 	.word	0x200011ac

0800805c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800805c:	b480      	push	{r7}
 800805e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008060:	4b03      	ldr	r3, [pc, #12]	@ (8008070 <vTaskMissedYield+0x14>)
 8008062:	2201      	movs	r2, #1
 8008064:	601a      	str	r2, [r3, #0]
}
 8008066:	bf00      	nop
 8008068:	46bd      	mov	sp, r7
 800806a:	bc80      	pop	{r7}
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop
 8008070:	200011a8 	.word	0x200011a8

08008074 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b082      	sub	sp, #8
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800807c:	f000 f852 	bl	8008124 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008080:	4b06      	ldr	r3, [pc, #24]	@ (800809c <prvIdleTask+0x28>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	2b01      	cmp	r3, #1
 8008086:	d9f9      	bls.n	800807c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008088:	4b05      	ldr	r3, [pc, #20]	@ (80080a0 <prvIdleTask+0x2c>)
 800808a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800808e:	601a      	str	r2, [r3, #0]
 8008090:	f3bf 8f4f 	dsb	sy
 8008094:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008098:	e7f0      	b.n	800807c <prvIdleTask+0x8>
 800809a:	bf00      	nop
 800809c:	20000cc4 	.word	0x20000cc4
 80080a0:	e000ed04 	.word	0xe000ed04

080080a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80080aa:	2300      	movs	r3, #0
 80080ac:	607b      	str	r3, [r7, #4]
 80080ae:	e00c      	b.n	80080ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80080b0:	687a      	ldr	r2, [r7, #4]
 80080b2:	4613      	mov	r3, r2
 80080b4:	009b      	lsls	r3, r3, #2
 80080b6:	4413      	add	r3, r2
 80080b8:	009b      	lsls	r3, r3, #2
 80080ba:	4a12      	ldr	r2, [pc, #72]	@ (8008104 <prvInitialiseTaskLists+0x60>)
 80080bc:	4413      	add	r3, r2
 80080be:	4618      	mov	r0, r3
 80080c0:	f7fe faae 	bl	8006620 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	3301      	adds	r3, #1
 80080c8:	607b      	str	r3, [r7, #4]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2b37      	cmp	r3, #55	@ 0x37
 80080ce:	d9ef      	bls.n	80080b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80080d0:	480d      	ldr	r0, [pc, #52]	@ (8008108 <prvInitialiseTaskLists+0x64>)
 80080d2:	f7fe faa5 	bl	8006620 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80080d6:	480d      	ldr	r0, [pc, #52]	@ (800810c <prvInitialiseTaskLists+0x68>)
 80080d8:	f7fe faa2 	bl	8006620 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80080dc:	480c      	ldr	r0, [pc, #48]	@ (8008110 <prvInitialiseTaskLists+0x6c>)
 80080de:	f7fe fa9f 	bl	8006620 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80080e2:	480c      	ldr	r0, [pc, #48]	@ (8008114 <prvInitialiseTaskLists+0x70>)
 80080e4:	f7fe fa9c 	bl	8006620 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80080e8:	480b      	ldr	r0, [pc, #44]	@ (8008118 <prvInitialiseTaskLists+0x74>)
 80080ea:	f7fe fa99 	bl	8006620 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80080ee:	4b0b      	ldr	r3, [pc, #44]	@ (800811c <prvInitialiseTaskLists+0x78>)
 80080f0:	4a05      	ldr	r2, [pc, #20]	@ (8008108 <prvInitialiseTaskLists+0x64>)
 80080f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80080f4:	4b0a      	ldr	r3, [pc, #40]	@ (8008120 <prvInitialiseTaskLists+0x7c>)
 80080f6:	4a05      	ldr	r2, [pc, #20]	@ (800810c <prvInitialiseTaskLists+0x68>)
 80080f8:	601a      	str	r2, [r3, #0]
}
 80080fa:	bf00      	nop
 80080fc:	3708      	adds	r7, #8
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
 8008102:	bf00      	nop
 8008104:	20000cc4 	.word	0x20000cc4
 8008108:	20001124 	.word	0x20001124
 800810c:	20001138 	.word	0x20001138
 8008110:	20001154 	.word	0x20001154
 8008114:	20001168 	.word	0x20001168
 8008118:	20001180 	.word	0x20001180
 800811c:	2000114c 	.word	0x2000114c
 8008120:	20001150 	.word	0x20001150

08008124 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b082      	sub	sp, #8
 8008128:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800812a:	e019      	b.n	8008160 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800812c:	f000 ff8e 	bl	800904c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008130:	4b10      	ldr	r3, [pc, #64]	@ (8008174 <prvCheckTasksWaitingTermination+0x50>)
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	68db      	ldr	r3, [r3, #12]
 8008136:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	3304      	adds	r3, #4
 800813c:	4618      	mov	r0, r3
 800813e:	f7fe faf5 	bl	800672c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008142:	4b0d      	ldr	r3, [pc, #52]	@ (8008178 <prvCheckTasksWaitingTermination+0x54>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	3b01      	subs	r3, #1
 8008148:	4a0b      	ldr	r2, [pc, #44]	@ (8008178 <prvCheckTasksWaitingTermination+0x54>)
 800814a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800814c:	4b0b      	ldr	r3, [pc, #44]	@ (800817c <prvCheckTasksWaitingTermination+0x58>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	3b01      	subs	r3, #1
 8008152:	4a0a      	ldr	r2, [pc, #40]	@ (800817c <prvCheckTasksWaitingTermination+0x58>)
 8008154:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008156:	f000 ffa9 	bl	80090ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f000 f810 	bl	8008180 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008160:	4b06      	ldr	r3, [pc, #24]	@ (800817c <prvCheckTasksWaitingTermination+0x58>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1e1      	bne.n	800812c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008168:	bf00      	nop
 800816a:	bf00      	nop
 800816c:	3708      	adds	r7, #8
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	20001168 	.word	0x20001168
 8008178:	20001194 	.word	0x20001194
 800817c:	2000117c 	.word	0x2000117c

08008180 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008180:	b580      	push	{r7, lr}
 8008182:	b084      	sub	sp, #16
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	3354      	adds	r3, #84	@ 0x54
 800818c:	4618      	mov	r0, r3
 800818e:	f001 fc91 	bl	8009ab4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008198:	2b00      	cmp	r3, #0
 800819a:	d108      	bne.n	80081ae <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081a0:	4618      	mov	r0, r3
 80081a2:	f001 f923 	bl	80093ec <vPortFree>
				vPortFree( pxTCB );
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f001 f920 	bl	80093ec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80081ac:	e019      	b.n	80081e2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d103      	bne.n	80081c0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f001 f917 	bl	80093ec <vPortFree>
	}
 80081be:	e010      	b.n	80081e2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80081c6:	2b02      	cmp	r3, #2
 80081c8:	d00b      	beq.n	80081e2 <prvDeleteTCB+0x62>
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	60fb      	str	r3, [r7, #12]
}
 80081dc:	bf00      	nop
 80081de:	bf00      	nop
 80081e0:	e7fd      	b.n	80081de <prvDeleteTCB+0x5e>
	}
 80081e2:	bf00      	nop
 80081e4:	3710      	adds	r7, #16
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
	...

080081ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081f2:	4b0c      	ldr	r3, [pc, #48]	@ (8008224 <prvResetNextTaskUnblockTime+0x38>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d104      	bne.n	8008206 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80081fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008228 <prvResetNextTaskUnblockTime+0x3c>)
 80081fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008202:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008204:	e008      	b.n	8008218 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008206:	4b07      	ldr	r3, [pc, #28]	@ (8008224 <prvResetNextTaskUnblockTime+0x38>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	4a04      	ldr	r2, [pc, #16]	@ (8008228 <prvResetNextTaskUnblockTime+0x3c>)
 8008216:	6013      	str	r3, [r2, #0]
}
 8008218:	bf00      	nop
 800821a:	370c      	adds	r7, #12
 800821c:	46bd      	mov	sp, r7
 800821e:	bc80      	pop	{r7}
 8008220:	4770      	bx	lr
 8008222:	bf00      	nop
 8008224:	2000114c 	.word	0x2000114c
 8008228:	200011b4 	.word	0x200011b4

0800822c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008232:	4b0b      	ldr	r3, [pc, #44]	@ (8008260 <xTaskGetSchedulerState+0x34>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d102      	bne.n	8008240 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800823a:	2301      	movs	r3, #1
 800823c:	607b      	str	r3, [r7, #4]
 800823e:	e008      	b.n	8008252 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008240:	4b08      	ldr	r3, [pc, #32]	@ (8008264 <xTaskGetSchedulerState+0x38>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d102      	bne.n	800824e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008248:	2302      	movs	r3, #2
 800824a:	607b      	str	r3, [r7, #4]
 800824c:	e001      	b.n	8008252 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800824e:	2300      	movs	r3, #0
 8008250:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008252:	687b      	ldr	r3, [r7, #4]
	}
 8008254:	4618      	mov	r0, r3
 8008256:	370c      	adds	r7, #12
 8008258:	46bd      	mov	sp, r7
 800825a:	bc80      	pop	{r7}
 800825c:	4770      	bx	lr
 800825e:	bf00      	nop
 8008260:	200011a0 	.word	0x200011a0
 8008264:	200011bc 	.word	0x200011bc

08008268 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008268:	b580      	push	{r7, lr}
 800826a:	b084      	sub	sp, #16
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008274:	2300      	movs	r3, #0
 8008276:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d051      	beq.n	8008322 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008282:	4b2a      	ldr	r3, [pc, #168]	@ (800832c <xTaskPriorityInherit+0xc4>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008288:	429a      	cmp	r2, r3
 800828a:	d241      	bcs.n	8008310 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	699b      	ldr	r3, [r3, #24]
 8008290:	2b00      	cmp	r3, #0
 8008292:	db06      	blt.n	80082a2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008294:	4b25      	ldr	r3, [pc, #148]	@ (800832c <xTaskPriorityInherit+0xc4>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	6959      	ldr	r1, [r3, #20]
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082aa:	4613      	mov	r3, r2
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	4413      	add	r3, r2
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4a1f      	ldr	r2, [pc, #124]	@ (8008330 <xTaskPriorityInherit+0xc8>)
 80082b4:	4413      	add	r3, r2
 80082b6:	4299      	cmp	r1, r3
 80082b8:	d122      	bne.n	8008300 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	3304      	adds	r3, #4
 80082be:	4618      	mov	r0, r3
 80082c0:	f7fe fa34 	bl	800672c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80082c4:	4b19      	ldr	r3, [pc, #100]	@ (800832c <xTaskPriorityInherit+0xc4>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082d2:	4b18      	ldr	r3, [pc, #96]	@ (8008334 <xTaskPriorityInherit+0xcc>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d903      	bls.n	80082e2 <xTaskPriorityInherit+0x7a>
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082de:	4a15      	ldr	r2, [pc, #84]	@ (8008334 <xTaskPriorityInherit+0xcc>)
 80082e0:	6013      	str	r3, [r2, #0]
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082e6:	4613      	mov	r3, r2
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	4413      	add	r3, r2
 80082ec:	009b      	lsls	r3, r3, #2
 80082ee:	4a10      	ldr	r2, [pc, #64]	@ (8008330 <xTaskPriorityInherit+0xc8>)
 80082f0:	441a      	add	r2, r3
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	3304      	adds	r3, #4
 80082f6:	4619      	mov	r1, r3
 80082f8:	4610      	mov	r0, r2
 80082fa:	f7fe f9bc 	bl	8006676 <vListInsertEnd>
 80082fe:	e004      	b.n	800830a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008300:	4b0a      	ldr	r3, [pc, #40]	@ (800832c <xTaskPriorityInherit+0xc4>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800830a:	2301      	movs	r3, #1
 800830c:	60fb      	str	r3, [r7, #12]
 800830e:	e008      	b.n	8008322 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008314:	4b05      	ldr	r3, [pc, #20]	@ (800832c <xTaskPriorityInherit+0xc4>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800831a:	429a      	cmp	r2, r3
 800831c:	d201      	bcs.n	8008322 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800831e:	2301      	movs	r3, #1
 8008320:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008322:	68fb      	ldr	r3, [r7, #12]
	}
 8008324:	4618      	mov	r0, r3
 8008326:	3710      	adds	r7, #16
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}
 800832c:	20000cc0 	.word	0x20000cc0
 8008330:	20000cc4 	.word	0x20000cc4
 8008334:	2000119c 	.word	0x2000119c

08008338 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008338:	b580      	push	{r7, lr}
 800833a:	b086      	sub	sp, #24
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008344:	2300      	movs	r3, #0
 8008346:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d058      	beq.n	8008400 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800834e:	4b2f      	ldr	r3, [pc, #188]	@ (800840c <xTaskPriorityDisinherit+0xd4>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	693a      	ldr	r2, [r7, #16]
 8008354:	429a      	cmp	r2, r3
 8008356:	d00b      	beq.n	8008370 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835c:	f383 8811 	msr	BASEPRI, r3
 8008360:	f3bf 8f6f 	isb	sy
 8008364:	f3bf 8f4f 	dsb	sy
 8008368:	60fb      	str	r3, [r7, #12]
}
 800836a:	bf00      	nop
 800836c:	bf00      	nop
 800836e:	e7fd      	b.n	800836c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008374:	2b00      	cmp	r3, #0
 8008376:	d10b      	bne.n	8008390 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800837c:	f383 8811 	msr	BASEPRI, r3
 8008380:	f3bf 8f6f 	isb	sy
 8008384:	f3bf 8f4f 	dsb	sy
 8008388:	60bb      	str	r3, [r7, #8]
}
 800838a:	bf00      	nop
 800838c:	bf00      	nop
 800838e:	e7fd      	b.n	800838c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008394:	1e5a      	subs	r2, r3, #1
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083a2:	429a      	cmp	r2, r3
 80083a4:	d02c      	beq.n	8008400 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d128      	bne.n	8008400 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	3304      	adds	r3, #4
 80083b2:	4618      	mov	r0, r3
 80083b4:	f7fe f9ba 	bl	800672c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083d0:	4b0f      	ldr	r3, [pc, #60]	@ (8008410 <xTaskPriorityDisinherit+0xd8>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	429a      	cmp	r2, r3
 80083d6:	d903      	bls.n	80083e0 <xTaskPriorityDisinherit+0xa8>
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083dc:	4a0c      	ldr	r2, [pc, #48]	@ (8008410 <xTaskPriorityDisinherit+0xd8>)
 80083de:	6013      	str	r3, [r2, #0]
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083e4:	4613      	mov	r3, r2
 80083e6:	009b      	lsls	r3, r3, #2
 80083e8:	4413      	add	r3, r2
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	4a09      	ldr	r2, [pc, #36]	@ (8008414 <xTaskPriorityDisinherit+0xdc>)
 80083ee:	441a      	add	r2, r3
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	3304      	adds	r3, #4
 80083f4:	4619      	mov	r1, r3
 80083f6:	4610      	mov	r0, r2
 80083f8:	f7fe f93d 	bl	8006676 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80083fc:	2301      	movs	r3, #1
 80083fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008400:	697b      	ldr	r3, [r7, #20]
	}
 8008402:	4618      	mov	r0, r3
 8008404:	3718      	adds	r7, #24
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}
 800840a:	bf00      	nop
 800840c:	20000cc0 	.word	0x20000cc0
 8008410:	2000119c 	.word	0x2000119c
 8008414:	20000cc4 	.word	0x20000cc4

08008418 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008418:	b580      	push	{r7, lr}
 800841a:	b088      	sub	sp, #32
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008426:	2301      	movs	r3, #1
 8008428:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d06c      	beq.n	800850a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008434:	2b00      	cmp	r3, #0
 8008436:	d10b      	bne.n	8008450 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800843c:	f383 8811 	msr	BASEPRI, r3
 8008440:	f3bf 8f6f 	isb	sy
 8008444:	f3bf 8f4f 	dsb	sy
 8008448:	60fb      	str	r3, [r7, #12]
}
 800844a:	bf00      	nop
 800844c:	bf00      	nop
 800844e:	e7fd      	b.n	800844c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008450:	69bb      	ldr	r3, [r7, #24]
 8008452:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008454:	683a      	ldr	r2, [r7, #0]
 8008456:	429a      	cmp	r2, r3
 8008458:	d902      	bls.n	8008460 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	61fb      	str	r3, [r7, #28]
 800845e:	e002      	b.n	8008466 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008464:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800846a:	69fa      	ldr	r2, [r7, #28]
 800846c:	429a      	cmp	r2, r3
 800846e:	d04c      	beq.n	800850a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008470:	69bb      	ldr	r3, [r7, #24]
 8008472:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008474:	697a      	ldr	r2, [r7, #20]
 8008476:	429a      	cmp	r2, r3
 8008478:	d147      	bne.n	800850a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800847a:	4b26      	ldr	r3, [pc, #152]	@ (8008514 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	69ba      	ldr	r2, [r7, #24]
 8008480:	429a      	cmp	r2, r3
 8008482:	d10b      	bne.n	800849c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008488:	f383 8811 	msr	BASEPRI, r3
 800848c:	f3bf 8f6f 	isb	sy
 8008490:	f3bf 8f4f 	dsb	sy
 8008494:	60bb      	str	r3, [r7, #8]
}
 8008496:	bf00      	nop
 8008498:	bf00      	nop
 800849a:	e7fd      	b.n	8008498 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800849c:	69bb      	ldr	r3, [r7, #24]
 800849e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084a0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80084a2:	69bb      	ldr	r3, [r7, #24]
 80084a4:	69fa      	ldr	r2, [r7, #28]
 80084a6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80084a8:	69bb      	ldr	r3, [r7, #24]
 80084aa:	699b      	ldr	r3, [r3, #24]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	db04      	blt.n	80084ba <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80084b6:	69bb      	ldr	r3, [r7, #24]
 80084b8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80084ba:	69bb      	ldr	r3, [r7, #24]
 80084bc:	6959      	ldr	r1, [r3, #20]
 80084be:	693a      	ldr	r2, [r7, #16]
 80084c0:	4613      	mov	r3, r2
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	4413      	add	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4a13      	ldr	r2, [pc, #76]	@ (8008518 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80084ca:	4413      	add	r3, r2
 80084cc:	4299      	cmp	r1, r3
 80084ce:	d11c      	bne.n	800850a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084d0:	69bb      	ldr	r3, [r7, #24]
 80084d2:	3304      	adds	r3, #4
 80084d4:	4618      	mov	r0, r3
 80084d6:	f7fe f929 	bl	800672c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80084da:	69bb      	ldr	r3, [r7, #24]
 80084dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084de:	4b0f      	ldr	r3, [pc, #60]	@ (800851c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d903      	bls.n	80084ee <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80084e6:	69bb      	ldr	r3, [r7, #24]
 80084e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ea:	4a0c      	ldr	r2, [pc, #48]	@ (800851c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80084ec:	6013      	str	r3, [r2, #0]
 80084ee:	69bb      	ldr	r3, [r7, #24]
 80084f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084f2:	4613      	mov	r3, r2
 80084f4:	009b      	lsls	r3, r3, #2
 80084f6:	4413      	add	r3, r2
 80084f8:	009b      	lsls	r3, r3, #2
 80084fa:	4a07      	ldr	r2, [pc, #28]	@ (8008518 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80084fc:	441a      	add	r2, r3
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	3304      	adds	r3, #4
 8008502:	4619      	mov	r1, r3
 8008504:	4610      	mov	r0, r2
 8008506:	f7fe f8b6 	bl	8006676 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800850a:	bf00      	nop
 800850c:	3720      	adds	r7, #32
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}
 8008512:	bf00      	nop
 8008514:	20000cc0 	.word	0x20000cc0
 8008518:	20000cc4 	.word	0x20000cc4
 800851c:	2000119c 	.word	0x2000119c

08008520 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008520:	b480      	push	{r7}
 8008522:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008524:	4b07      	ldr	r3, [pc, #28]	@ (8008544 <pvTaskIncrementMutexHeldCount+0x24>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d004      	beq.n	8008536 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800852c:	4b05      	ldr	r3, [pc, #20]	@ (8008544 <pvTaskIncrementMutexHeldCount+0x24>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008532:	3201      	adds	r2, #1
 8008534:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008536:	4b03      	ldr	r3, [pc, #12]	@ (8008544 <pvTaskIncrementMutexHeldCount+0x24>)
 8008538:	681b      	ldr	r3, [r3, #0]
	}
 800853a:	4618      	mov	r0, r3
 800853c:	46bd      	mov	sp, r7
 800853e:	bc80      	pop	{r7}
 8008540:	4770      	bx	lr
 8008542:	bf00      	nop
 8008544:	20000cc0 	.word	0x20000cc0

08008548 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8008548:	b580      	push	{r7, lr}
 800854a:	b084      	sub	sp, #16
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
 8008550:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8008552:	f000 fd7b 	bl	800904c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8008556:	4b20      	ldr	r3, [pc, #128]	@ (80085d8 <ulTaskNotifyTake+0x90>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d113      	bne.n	800858a <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008562:	4b1d      	ldr	r3, [pc, #116]	@ (80085d8 <ulTaskNotifyTake+0x90>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d00b      	beq.n	800858a <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008572:	2101      	movs	r1, #1
 8008574:	6838      	ldr	r0, [r7, #0]
 8008576:	f000 f8c9 	bl	800870c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800857a:	4b18      	ldr	r3, [pc, #96]	@ (80085dc <ulTaskNotifyTake+0x94>)
 800857c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008580:	601a      	str	r2, [r3, #0]
 8008582:	f3bf 8f4f 	dsb	sy
 8008586:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800858a:	f000 fd8f 	bl	80090ac <vPortExitCritical>

		taskENTER_CRITICAL();
 800858e:	f000 fd5d 	bl	800904c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8008592:	4b11      	ldr	r3, [pc, #68]	@ (80085d8 <ulTaskNotifyTake+0x90>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800859a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00e      	beq.n	80085c0 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d005      	beq.n	80085b4 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80085a8:	4b0b      	ldr	r3, [pc, #44]	@ (80085d8 <ulTaskNotifyTake+0x90>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	2200      	movs	r2, #0
 80085ae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 80085b2:	e005      	b.n	80085c0 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80085b4:	4b08      	ldr	r3, [pc, #32]	@ (80085d8 <ulTaskNotifyTake+0x90>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	3a01      	subs	r2, #1
 80085bc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80085c0:	4b05      	ldr	r3, [pc, #20]	@ (80085d8 <ulTaskNotifyTake+0x90>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2200      	movs	r2, #0
 80085c6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80085ca:	f000 fd6f 	bl	80090ac <vPortExitCritical>

		return ulReturn;
 80085ce:	68fb      	ldr	r3, [r7, #12]
	}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}
 80085d8:	20000cc0 	.word	0x20000cc0
 80085dc:	e000ed04 	.word	0xe000ed04

080085e0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b08a      	sub	sp, #40	@ 0x28
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d10b      	bne.n	8008608 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 80085f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f4:	f383 8811 	msr	BASEPRI, r3
 80085f8:	f3bf 8f6f 	isb	sy
 80085fc:	f3bf 8f4f 	dsb	sy
 8008600:	61bb      	str	r3, [r7, #24]
}
 8008602:	bf00      	nop
 8008604:	bf00      	nop
 8008606:	e7fd      	b.n	8008604 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008608:	f000 fde2 	bl	80091d0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8008610:	f3ef 8211 	mrs	r2, BASEPRI
 8008614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008618:	f383 8811 	msr	BASEPRI, r3
 800861c:	f3bf 8f6f 	isb	sy
 8008620:	f3bf 8f4f 	dsb	sy
 8008624:	617a      	str	r2, [r7, #20]
 8008626:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008628:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800862a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800862c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800862e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008632:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008636:	2202      	movs	r2, #2
 8008638:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800863c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008642:	1c5a      	adds	r2, r3, #1
 8008644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008646:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800864a:	7ffb      	ldrb	r3, [r7, #31]
 800864c:	2b01      	cmp	r3, #1
 800864e:	d147      	bne.n	80086e0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008654:	2b00      	cmp	r3, #0
 8008656:	d00b      	beq.n	8008670 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8008658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800865c:	f383 8811 	msr	BASEPRI, r3
 8008660:	f3bf 8f6f 	isb	sy
 8008664:	f3bf 8f4f 	dsb	sy
 8008668:	60fb      	str	r3, [r7, #12]
}
 800866a:	bf00      	nop
 800866c:	bf00      	nop
 800866e:	e7fd      	b.n	800866c <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008670:	4b20      	ldr	r3, [pc, #128]	@ (80086f4 <vTaskNotifyGiveFromISR+0x114>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d11d      	bne.n	80086b4 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800867a:	3304      	adds	r3, #4
 800867c:	4618      	mov	r0, r3
 800867e:	f7fe f855 	bl	800672c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008686:	4b1c      	ldr	r3, [pc, #112]	@ (80086f8 <vTaskNotifyGiveFromISR+0x118>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	429a      	cmp	r2, r3
 800868c:	d903      	bls.n	8008696 <vTaskNotifyGiveFromISR+0xb6>
 800868e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008692:	4a19      	ldr	r2, [pc, #100]	@ (80086f8 <vTaskNotifyGiveFromISR+0x118>)
 8008694:	6013      	str	r3, [r2, #0]
 8008696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800869a:	4613      	mov	r3, r2
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	4413      	add	r3, r2
 80086a0:	009b      	lsls	r3, r3, #2
 80086a2:	4a16      	ldr	r2, [pc, #88]	@ (80086fc <vTaskNotifyGiveFromISR+0x11c>)
 80086a4:	441a      	add	r2, r3
 80086a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a8:	3304      	adds	r3, #4
 80086aa:	4619      	mov	r1, r3
 80086ac:	4610      	mov	r0, r2
 80086ae:	f7fd ffe2 	bl	8006676 <vListInsertEnd>
 80086b2:	e005      	b.n	80086c0 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80086b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b6:	3318      	adds	r3, #24
 80086b8:	4619      	mov	r1, r3
 80086ba:	4811      	ldr	r0, [pc, #68]	@ (8008700 <vTaskNotifyGiveFromISR+0x120>)
 80086bc:	f7fd ffdb 	bl	8006676 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80086c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086c4:	4b0f      	ldr	r3, [pc, #60]	@ (8008704 <vTaskNotifyGiveFromISR+0x124>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ca:	429a      	cmp	r2, r3
 80086cc:	d908      	bls.n	80086e0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d002      	beq.n	80086da <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	2201      	movs	r2, #1
 80086d8:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80086da:	4b0b      	ldr	r3, [pc, #44]	@ (8008708 <vTaskNotifyGiveFromISR+0x128>)
 80086dc:	2201      	movs	r2, #1
 80086de:	601a      	str	r2, [r3, #0]
 80086e0:	6a3b      	ldr	r3, [r7, #32]
 80086e2:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	f383 8811 	msr	BASEPRI, r3
}
 80086ea:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80086ec:	bf00      	nop
 80086ee:	3728      	adds	r7, #40	@ 0x28
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}
 80086f4:	200011bc 	.word	0x200011bc
 80086f8:	2000119c 	.word	0x2000119c
 80086fc:	20000cc4 	.word	0x20000cc4
 8008700:	20001154 	.word	0x20001154
 8008704:	20000cc0 	.word	0x20000cc0
 8008708:	200011a8 	.word	0x200011a8

0800870c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008716:	4b21      	ldr	r3, [pc, #132]	@ (800879c <prvAddCurrentTaskToDelayedList+0x90>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800871c:	4b20      	ldr	r3, [pc, #128]	@ (80087a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	3304      	adds	r3, #4
 8008722:	4618      	mov	r0, r3
 8008724:	f7fe f802 	bl	800672c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800872e:	d10a      	bne.n	8008746 <prvAddCurrentTaskToDelayedList+0x3a>
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d007      	beq.n	8008746 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008736:	4b1a      	ldr	r3, [pc, #104]	@ (80087a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	3304      	adds	r3, #4
 800873c:	4619      	mov	r1, r3
 800873e:	4819      	ldr	r0, [pc, #100]	@ (80087a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008740:	f7fd ff99 	bl	8006676 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008744:	e026      	b.n	8008794 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008746:	68fa      	ldr	r2, [r7, #12]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	4413      	add	r3, r2
 800874c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800874e:	4b14      	ldr	r3, [pc, #80]	@ (80087a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	68ba      	ldr	r2, [r7, #8]
 8008754:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008756:	68ba      	ldr	r2, [r7, #8]
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	429a      	cmp	r2, r3
 800875c:	d209      	bcs.n	8008772 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800875e:	4b12      	ldr	r3, [pc, #72]	@ (80087a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	4b0f      	ldr	r3, [pc, #60]	@ (80087a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	3304      	adds	r3, #4
 8008768:	4619      	mov	r1, r3
 800876a:	4610      	mov	r0, r2
 800876c:	f7fd ffa6 	bl	80066bc <vListInsert>
}
 8008770:	e010      	b.n	8008794 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008772:	4b0e      	ldr	r3, [pc, #56]	@ (80087ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8008774:	681a      	ldr	r2, [r3, #0]
 8008776:	4b0a      	ldr	r3, [pc, #40]	@ (80087a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	3304      	adds	r3, #4
 800877c:	4619      	mov	r1, r3
 800877e:	4610      	mov	r0, r2
 8008780:	f7fd ff9c 	bl	80066bc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008784:	4b0a      	ldr	r3, [pc, #40]	@ (80087b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	68ba      	ldr	r2, [r7, #8]
 800878a:	429a      	cmp	r2, r3
 800878c:	d202      	bcs.n	8008794 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800878e:	4a08      	ldr	r2, [pc, #32]	@ (80087b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	6013      	str	r3, [r2, #0]
}
 8008794:	bf00      	nop
 8008796:	3710      	adds	r7, #16
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}
 800879c:	20001198 	.word	0x20001198
 80087a0:	20000cc0 	.word	0x20000cc0
 80087a4:	20001180 	.word	0x20001180
 80087a8:	20001150 	.word	0x20001150
 80087ac:	2000114c 	.word	0x2000114c
 80087b0:	200011b4 	.word	0x200011b4

080087b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b08a      	sub	sp, #40	@ 0x28
 80087b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80087ba:	2300      	movs	r3, #0
 80087bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80087be:	f000 fb11 	bl	8008de4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80087c2:	4b1d      	ldr	r3, [pc, #116]	@ (8008838 <xTimerCreateTimerTask+0x84>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d021      	beq.n	800880e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80087ca:	2300      	movs	r3, #0
 80087cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80087ce:	2300      	movs	r3, #0
 80087d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80087d2:	1d3a      	adds	r2, r7, #4
 80087d4:	f107 0108 	add.w	r1, r7, #8
 80087d8:	f107 030c 	add.w	r3, r7, #12
 80087dc:	4618      	mov	r0, r3
 80087de:	f7fd ff05 	bl	80065ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80087e2:	6879      	ldr	r1, [r7, #4]
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	68fa      	ldr	r2, [r7, #12]
 80087e8:	9202      	str	r2, [sp, #8]
 80087ea:	9301      	str	r3, [sp, #4]
 80087ec:	2302      	movs	r3, #2
 80087ee:	9300      	str	r3, [sp, #0]
 80087f0:	2300      	movs	r3, #0
 80087f2:	460a      	mov	r2, r1
 80087f4:	4911      	ldr	r1, [pc, #68]	@ (800883c <xTimerCreateTimerTask+0x88>)
 80087f6:	4812      	ldr	r0, [pc, #72]	@ (8008840 <xTimerCreateTimerTask+0x8c>)
 80087f8:	f7fe fe50 	bl	800749c <xTaskCreateStatic>
 80087fc:	4603      	mov	r3, r0
 80087fe:	4a11      	ldr	r2, [pc, #68]	@ (8008844 <xTimerCreateTimerTask+0x90>)
 8008800:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008802:	4b10      	ldr	r3, [pc, #64]	@ (8008844 <xTimerCreateTimerTask+0x90>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d001      	beq.n	800880e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800880a:	2301      	movs	r3, #1
 800880c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d10b      	bne.n	800882c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008818:	f383 8811 	msr	BASEPRI, r3
 800881c:	f3bf 8f6f 	isb	sy
 8008820:	f3bf 8f4f 	dsb	sy
 8008824:	613b      	str	r3, [r7, #16]
}
 8008826:	bf00      	nop
 8008828:	bf00      	nop
 800882a:	e7fd      	b.n	8008828 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800882c:	697b      	ldr	r3, [r7, #20]
}
 800882e:	4618      	mov	r0, r3
 8008830:	3718      	adds	r7, #24
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	200011f0 	.word	0x200011f0
 800883c:	0800aa38 	.word	0x0800aa38
 8008840:	08008981 	.word	0x08008981
 8008844:	200011f4 	.word	0x200011f4

08008848 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b08a      	sub	sp, #40	@ 0x28
 800884c:	af00      	add	r7, sp, #0
 800884e:	60f8      	str	r0, [r7, #12]
 8008850:	60b9      	str	r1, [r7, #8]
 8008852:	607a      	str	r2, [r7, #4]
 8008854:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008856:	2300      	movs	r3, #0
 8008858:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d10b      	bne.n	8008878 <xTimerGenericCommand+0x30>
	__asm volatile
 8008860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008864:	f383 8811 	msr	BASEPRI, r3
 8008868:	f3bf 8f6f 	isb	sy
 800886c:	f3bf 8f4f 	dsb	sy
 8008870:	623b      	str	r3, [r7, #32]
}
 8008872:	bf00      	nop
 8008874:	bf00      	nop
 8008876:	e7fd      	b.n	8008874 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008878:	4b19      	ldr	r3, [pc, #100]	@ (80088e0 <xTimerGenericCommand+0x98>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d02a      	beq.n	80088d6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	2b05      	cmp	r3, #5
 8008890:	dc18      	bgt.n	80088c4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008892:	f7ff fccb 	bl	800822c <xTaskGetSchedulerState>
 8008896:	4603      	mov	r3, r0
 8008898:	2b02      	cmp	r3, #2
 800889a:	d109      	bne.n	80088b0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800889c:	4b10      	ldr	r3, [pc, #64]	@ (80088e0 <xTimerGenericCommand+0x98>)
 800889e:	6818      	ldr	r0, [r3, #0]
 80088a0:	f107 0110 	add.w	r1, r7, #16
 80088a4:	2300      	movs	r3, #0
 80088a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088a8:	f7fe f8e2 	bl	8006a70 <xQueueGenericSend>
 80088ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80088ae:	e012      	b.n	80088d6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80088b0:	4b0b      	ldr	r3, [pc, #44]	@ (80088e0 <xTimerGenericCommand+0x98>)
 80088b2:	6818      	ldr	r0, [r3, #0]
 80088b4:	f107 0110 	add.w	r1, r7, #16
 80088b8:	2300      	movs	r3, #0
 80088ba:	2200      	movs	r2, #0
 80088bc:	f7fe f8d8 	bl	8006a70 <xQueueGenericSend>
 80088c0:	6278      	str	r0, [r7, #36]	@ 0x24
 80088c2:	e008      	b.n	80088d6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80088c4:	4b06      	ldr	r3, [pc, #24]	@ (80088e0 <xTimerGenericCommand+0x98>)
 80088c6:	6818      	ldr	r0, [r3, #0]
 80088c8:	f107 0110 	add.w	r1, r7, #16
 80088cc:	2300      	movs	r3, #0
 80088ce:	683a      	ldr	r2, [r7, #0]
 80088d0:	f7fe f9d0 	bl	8006c74 <xQueueGenericSendFromISR>
 80088d4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80088d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3728      	adds	r7, #40	@ 0x28
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}
 80088e0:	200011f0 	.word	0x200011f0

080088e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b088      	sub	sp, #32
 80088e8:	af02      	add	r7, sp, #8
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088ee:	4b23      	ldr	r3, [pc, #140]	@ (800897c <prvProcessExpiredTimer+0x98>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	68db      	ldr	r3, [r3, #12]
 80088f4:	68db      	ldr	r3, [r3, #12]
 80088f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	3304      	adds	r3, #4
 80088fc:	4618      	mov	r0, r3
 80088fe:	f7fd ff15 	bl	800672c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008908:	f003 0304 	and.w	r3, r3, #4
 800890c:	2b00      	cmp	r3, #0
 800890e:	d023      	beq.n	8008958 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	699a      	ldr	r2, [r3, #24]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	18d1      	adds	r1, r2, r3
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	683a      	ldr	r2, [r7, #0]
 800891c:	6978      	ldr	r0, [r7, #20]
 800891e:	f000 f8d3 	bl	8008ac8 <prvInsertTimerInActiveList>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d020      	beq.n	800896a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008928:	2300      	movs	r3, #0
 800892a:	9300      	str	r3, [sp, #0]
 800892c:	2300      	movs	r3, #0
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	2100      	movs	r1, #0
 8008932:	6978      	ldr	r0, [r7, #20]
 8008934:	f7ff ff88 	bl	8008848 <xTimerGenericCommand>
 8008938:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d114      	bne.n	800896a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008944:	f383 8811 	msr	BASEPRI, r3
 8008948:	f3bf 8f6f 	isb	sy
 800894c:	f3bf 8f4f 	dsb	sy
 8008950:	60fb      	str	r3, [r7, #12]
}
 8008952:	bf00      	nop
 8008954:	bf00      	nop
 8008956:	e7fd      	b.n	8008954 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800895e:	f023 0301 	bic.w	r3, r3, #1
 8008962:	b2da      	uxtb	r2, r3
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	6a1b      	ldr	r3, [r3, #32]
 800896e:	6978      	ldr	r0, [r7, #20]
 8008970:	4798      	blx	r3
}
 8008972:	bf00      	nop
 8008974:	3718      	adds	r7, #24
 8008976:	46bd      	mov	sp, r7
 8008978:	bd80      	pop	{r7, pc}
 800897a:	bf00      	nop
 800897c:	200011e8 	.word	0x200011e8

08008980 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008988:	f107 0308 	add.w	r3, r7, #8
 800898c:	4618      	mov	r0, r3
 800898e:	f000 f859 	bl	8008a44 <prvGetNextExpireTime>
 8008992:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	4619      	mov	r1, r3
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f000 f805 	bl	80089a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800899e:	f000 f8d5 	bl	8008b4c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80089a2:	bf00      	nop
 80089a4:	e7f0      	b.n	8008988 <prvTimerTask+0x8>
	...

080089a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b084      	sub	sp, #16
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80089b2:	f7ff f84b 	bl	8007a4c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80089b6:	f107 0308 	add.w	r3, r7, #8
 80089ba:	4618      	mov	r0, r3
 80089bc:	f000 f864 	bl	8008a88 <prvSampleTimeNow>
 80089c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d130      	bne.n	8008a2a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d10a      	bne.n	80089e4 <prvProcessTimerOrBlockTask+0x3c>
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d806      	bhi.n	80089e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80089d6:	f7ff f847 	bl	8007a68 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80089da:	68f9      	ldr	r1, [r7, #12]
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f7ff ff81 	bl	80088e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80089e2:	e024      	b.n	8008a2e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d008      	beq.n	80089fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80089ea:	4b13      	ldr	r3, [pc, #76]	@ (8008a38 <prvProcessTimerOrBlockTask+0x90>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d101      	bne.n	80089f8 <prvProcessTimerOrBlockTask+0x50>
 80089f4:	2301      	movs	r3, #1
 80089f6:	e000      	b.n	80089fa <prvProcessTimerOrBlockTask+0x52>
 80089f8:	2300      	movs	r3, #0
 80089fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80089fc:	4b0f      	ldr	r3, [pc, #60]	@ (8008a3c <prvProcessTimerOrBlockTask+0x94>)
 80089fe:	6818      	ldr	r0, [r3, #0]
 8008a00:	687a      	ldr	r2, [r7, #4]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	1ad3      	subs	r3, r2, r3
 8008a06:	683a      	ldr	r2, [r7, #0]
 8008a08:	4619      	mov	r1, r3
 8008a0a:	f7fe fd13 	bl	8007434 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008a0e:	f7ff f82b 	bl	8007a68 <xTaskResumeAll>
 8008a12:	4603      	mov	r3, r0
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d10a      	bne.n	8008a2e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008a18:	4b09      	ldr	r3, [pc, #36]	@ (8008a40 <prvProcessTimerOrBlockTask+0x98>)
 8008a1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a1e:	601a      	str	r2, [r3, #0]
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	f3bf 8f6f 	isb	sy
}
 8008a28:	e001      	b.n	8008a2e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008a2a:	f7ff f81d 	bl	8007a68 <xTaskResumeAll>
}
 8008a2e:	bf00      	nop
 8008a30:	3710      	adds	r7, #16
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}
 8008a36:	bf00      	nop
 8008a38:	200011ec 	.word	0x200011ec
 8008a3c:	200011f0 	.word	0x200011f0
 8008a40:	e000ed04 	.word	0xe000ed04

08008a44 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008a44:	b480      	push	{r7}
 8008a46:	b085      	sub	sp, #20
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008a4c:	4b0d      	ldr	r3, [pc, #52]	@ (8008a84 <prvGetNextExpireTime+0x40>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d101      	bne.n	8008a5a <prvGetNextExpireTime+0x16>
 8008a56:	2201      	movs	r2, #1
 8008a58:	e000      	b.n	8008a5c <prvGetNextExpireTime+0x18>
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d105      	bne.n	8008a74 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008a68:	4b06      	ldr	r3, [pc, #24]	@ (8008a84 <prvGetNextExpireTime+0x40>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	68db      	ldr	r3, [r3, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	60fb      	str	r3, [r7, #12]
 8008a72:	e001      	b.n	8008a78 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008a74:	2300      	movs	r3, #0
 8008a76:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008a78:	68fb      	ldr	r3, [r7, #12]
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3714      	adds	r7, #20
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bc80      	pop	{r7}
 8008a82:	4770      	bx	lr
 8008a84:	200011e8 	.word	0x200011e8

08008a88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008a90:	f7ff f888 	bl	8007ba4 <xTaskGetTickCount>
 8008a94:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008a96:	4b0b      	ldr	r3, [pc, #44]	@ (8008ac4 <prvSampleTimeNow+0x3c>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	68fa      	ldr	r2, [r7, #12]
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d205      	bcs.n	8008aac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008aa0:	f000 f93a 	bl	8008d18 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	601a      	str	r2, [r3, #0]
 8008aaa:	e002      	b.n	8008ab2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008ab2:	4a04      	ldr	r2, [pc, #16]	@ (8008ac4 <prvSampleTimeNow+0x3c>)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3710      	adds	r7, #16
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}
 8008ac2:	bf00      	nop
 8008ac4:	200011f8 	.word	0x200011f8

08008ac8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b086      	sub	sp, #24
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	60f8      	str	r0, [r7, #12]
 8008ad0:	60b9      	str	r1, [r7, #8]
 8008ad2:	607a      	str	r2, [r7, #4]
 8008ad4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	68ba      	ldr	r2, [r7, #8]
 8008ade:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	68fa      	ldr	r2, [r7, #12]
 8008ae4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008ae6:	68ba      	ldr	r2, [r7, #8]
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d812      	bhi.n	8008b14 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	1ad2      	subs	r2, r2, r3
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	699b      	ldr	r3, [r3, #24]
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d302      	bcc.n	8008b02 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008afc:	2301      	movs	r3, #1
 8008afe:	617b      	str	r3, [r7, #20]
 8008b00:	e01b      	b.n	8008b3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008b02:	4b10      	ldr	r3, [pc, #64]	@ (8008b44 <prvInsertTimerInActiveList+0x7c>)
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	3304      	adds	r3, #4
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	4610      	mov	r0, r2
 8008b0e:	f7fd fdd5 	bl	80066bc <vListInsert>
 8008b12:	e012      	b.n	8008b3a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008b14:	687a      	ldr	r2, [r7, #4]
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d206      	bcs.n	8008b2a <prvInsertTimerInActiveList+0x62>
 8008b1c:	68ba      	ldr	r2, [r7, #8]
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d302      	bcc.n	8008b2a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008b24:	2301      	movs	r3, #1
 8008b26:	617b      	str	r3, [r7, #20]
 8008b28:	e007      	b.n	8008b3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008b2a:	4b07      	ldr	r3, [pc, #28]	@ (8008b48 <prvInsertTimerInActiveList+0x80>)
 8008b2c:	681a      	ldr	r2, [r3, #0]
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	3304      	adds	r3, #4
 8008b32:	4619      	mov	r1, r3
 8008b34:	4610      	mov	r0, r2
 8008b36:	f7fd fdc1 	bl	80066bc <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008b3a:	697b      	ldr	r3, [r7, #20]
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3718      	adds	r7, #24
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	200011ec 	.word	0x200011ec
 8008b48:	200011e8 	.word	0x200011e8

08008b4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b08e      	sub	sp, #56	@ 0x38
 8008b50:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008b52:	e0ce      	b.n	8008cf2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	da19      	bge.n	8008b8e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008b5a:	1d3b      	adds	r3, r7, #4
 8008b5c:	3304      	adds	r3, #4
 8008b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d10b      	bne.n	8008b7e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6a:	f383 8811 	msr	BASEPRI, r3
 8008b6e:	f3bf 8f6f 	isb	sy
 8008b72:	f3bf 8f4f 	dsb	sy
 8008b76:	61fb      	str	r3, [r7, #28]
}
 8008b78:	bf00      	nop
 8008b7a:	bf00      	nop
 8008b7c:	e7fd      	b.n	8008b7a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b84:	6850      	ldr	r0, [r2, #4]
 8008b86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b88:	6892      	ldr	r2, [r2, #8]
 8008b8a:	4611      	mov	r1, r2
 8008b8c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	f2c0 80ae 	blt.w	8008cf2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b9c:	695b      	ldr	r3, [r3, #20]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d004      	beq.n	8008bac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba4:	3304      	adds	r3, #4
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f7fd fdc0 	bl	800672c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008bac:	463b      	mov	r3, r7
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f7ff ff6a 	bl	8008a88 <prvSampleTimeNow>
 8008bb4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2b09      	cmp	r3, #9
 8008bba:	f200 8097 	bhi.w	8008cec <prvProcessReceivedCommands+0x1a0>
 8008bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8008bc4 <prvProcessReceivedCommands+0x78>)
 8008bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bc4:	08008bed 	.word	0x08008bed
 8008bc8:	08008bed 	.word	0x08008bed
 8008bcc:	08008bed 	.word	0x08008bed
 8008bd0:	08008c63 	.word	0x08008c63
 8008bd4:	08008c77 	.word	0x08008c77
 8008bd8:	08008cc3 	.word	0x08008cc3
 8008bdc:	08008bed 	.word	0x08008bed
 8008be0:	08008bed 	.word	0x08008bed
 8008be4:	08008c63 	.word	0x08008c63
 8008be8:	08008c77 	.word	0x08008c77
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008bf2:	f043 0301 	orr.w	r3, r3, #1
 8008bf6:	b2da      	uxtb	r2, r3
 8008bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bfa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008bfe:	68ba      	ldr	r2, [r7, #8]
 8008c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c02:	699b      	ldr	r3, [r3, #24]
 8008c04:	18d1      	adds	r1, r2, r3
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c0c:	f7ff ff5c 	bl	8008ac8 <prvInsertTimerInActiveList>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d06c      	beq.n	8008cf0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c18:	6a1b      	ldr	r3, [r3, #32]
 8008c1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c1c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c24:	f003 0304 	and.w	r3, r3, #4
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d061      	beq.n	8008cf0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008c2c:	68ba      	ldr	r2, [r7, #8]
 8008c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c30:	699b      	ldr	r3, [r3, #24]
 8008c32:	441a      	add	r2, r3
 8008c34:	2300      	movs	r3, #0
 8008c36:	9300      	str	r3, [sp, #0]
 8008c38:	2300      	movs	r3, #0
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c3e:	f7ff fe03 	bl	8008848 <xTimerGenericCommand>
 8008c42:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008c44:	6a3b      	ldr	r3, [r7, #32]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d152      	bne.n	8008cf0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c4e:	f383 8811 	msr	BASEPRI, r3
 8008c52:	f3bf 8f6f 	isb	sy
 8008c56:	f3bf 8f4f 	dsb	sy
 8008c5a:	61bb      	str	r3, [r7, #24]
}
 8008c5c:	bf00      	nop
 8008c5e:	bf00      	nop
 8008c60:	e7fd      	b.n	8008c5e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c68:	f023 0301 	bic.w	r3, r3, #1
 8008c6c:	b2da      	uxtb	r2, r3
 8008c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008c74:	e03d      	b.n	8008cf2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c7c:	f043 0301 	orr.w	r3, r3, #1
 8008c80:	b2da      	uxtb	r2, r3
 8008c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008c88:	68ba      	ldr	r2, [r7, #8]
 8008c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c90:	699b      	ldr	r3, [r3, #24]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d10b      	bne.n	8008cae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c9a:	f383 8811 	msr	BASEPRI, r3
 8008c9e:	f3bf 8f6f 	isb	sy
 8008ca2:	f3bf 8f4f 	dsb	sy
 8008ca6:	617b      	str	r3, [r7, #20]
}
 8008ca8:	bf00      	nop
 8008caa:	bf00      	nop
 8008cac:	e7fd      	b.n	8008caa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb0:	699a      	ldr	r2, [r3, #24]
 8008cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb4:	18d1      	adds	r1, r2, r3
 8008cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cbc:	f7ff ff04 	bl	8008ac8 <prvInsertTimerInActiveList>
					break;
 8008cc0:	e017      	b.n	8008cf2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cc8:	f003 0302 	and.w	r3, r3, #2
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d103      	bne.n	8008cd8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008cd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cd2:	f000 fb8b 	bl	80093ec <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008cd6:	e00c      	b.n	8008cf2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cde:	f023 0301 	bic.w	r3, r3, #1
 8008ce2:	b2da      	uxtb	r2, r3
 8008ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008cea:	e002      	b.n	8008cf2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008cec:	bf00      	nop
 8008cee:	e000      	b.n	8008cf2 <prvProcessReceivedCommands+0x1a6>
					break;
 8008cf0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008cf2:	4b08      	ldr	r3, [pc, #32]	@ (8008d14 <prvProcessReceivedCommands+0x1c8>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	1d39      	adds	r1, r7, #4
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f7fe f858 	bl	8006db0 <xQueueReceive>
 8008d00:	4603      	mov	r3, r0
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	f47f af26 	bne.w	8008b54 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008d08:	bf00      	nop
 8008d0a:	bf00      	nop
 8008d0c:	3730      	adds	r7, #48	@ 0x30
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
 8008d12:	bf00      	nop
 8008d14:	200011f0 	.word	0x200011f0

08008d18 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b088      	sub	sp, #32
 8008d1c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008d1e:	e049      	b.n	8008db4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d20:	4b2e      	ldr	r3, [pc, #184]	@ (8008ddc <prvSwitchTimerLists+0xc4>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d2a:	4b2c      	ldr	r3, [pc, #176]	@ (8008ddc <prvSwitchTimerLists+0xc4>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	68db      	ldr	r3, [r3, #12]
 8008d30:	68db      	ldr	r3, [r3, #12]
 8008d32:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	3304      	adds	r3, #4
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f7fd fcf7 	bl	800672c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	6a1b      	ldr	r3, [r3, #32]
 8008d42:	68f8      	ldr	r0, [r7, #12]
 8008d44:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d4c:	f003 0304 	and.w	r3, r3, #4
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d02f      	beq.n	8008db4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	699b      	ldr	r3, [r3, #24]
 8008d58:	693a      	ldr	r2, [r7, #16]
 8008d5a:	4413      	add	r3, r2
 8008d5c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008d5e:	68ba      	ldr	r2, [r7, #8]
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d90e      	bls.n	8008d84 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	68ba      	ldr	r2, [r7, #8]
 8008d6a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	68fa      	ldr	r2, [r7, #12]
 8008d70:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d72:	4b1a      	ldr	r3, [pc, #104]	@ (8008ddc <prvSwitchTimerLists+0xc4>)
 8008d74:	681a      	ldr	r2, [r3, #0]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	3304      	adds	r3, #4
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	4610      	mov	r0, r2
 8008d7e:	f7fd fc9d 	bl	80066bc <vListInsert>
 8008d82:	e017      	b.n	8008db4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d84:	2300      	movs	r3, #0
 8008d86:	9300      	str	r3, [sp, #0]
 8008d88:	2300      	movs	r3, #0
 8008d8a:	693a      	ldr	r2, [r7, #16]
 8008d8c:	2100      	movs	r1, #0
 8008d8e:	68f8      	ldr	r0, [r7, #12]
 8008d90:	f7ff fd5a 	bl	8008848 <xTimerGenericCommand>
 8008d94:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d10b      	bne.n	8008db4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da0:	f383 8811 	msr	BASEPRI, r3
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	f3bf 8f4f 	dsb	sy
 8008dac:	603b      	str	r3, [r7, #0]
}
 8008dae:	bf00      	nop
 8008db0:	bf00      	nop
 8008db2:	e7fd      	b.n	8008db0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008db4:	4b09      	ldr	r3, [pc, #36]	@ (8008ddc <prvSwitchTimerLists+0xc4>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d1b0      	bne.n	8008d20 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008dbe:	4b07      	ldr	r3, [pc, #28]	@ (8008ddc <prvSwitchTimerLists+0xc4>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008dc4:	4b06      	ldr	r3, [pc, #24]	@ (8008de0 <prvSwitchTimerLists+0xc8>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a04      	ldr	r2, [pc, #16]	@ (8008ddc <prvSwitchTimerLists+0xc4>)
 8008dca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008dcc:	4a04      	ldr	r2, [pc, #16]	@ (8008de0 <prvSwitchTimerLists+0xc8>)
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	6013      	str	r3, [r2, #0]
}
 8008dd2:	bf00      	nop
 8008dd4:	3718      	adds	r7, #24
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
 8008dda:	bf00      	nop
 8008ddc:	200011e8 	.word	0x200011e8
 8008de0:	200011ec 	.word	0x200011ec

08008de4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b082      	sub	sp, #8
 8008de8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008dea:	f000 f92f 	bl	800904c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008dee:	4b15      	ldr	r3, [pc, #84]	@ (8008e44 <prvCheckForValidListAndQueue+0x60>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d120      	bne.n	8008e38 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008df6:	4814      	ldr	r0, [pc, #80]	@ (8008e48 <prvCheckForValidListAndQueue+0x64>)
 8008df8:	f7fd fc12 	bl	8006620 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008dfc:	4813      	ldr	r0, [pc, #76]	@ (8008e4c <prvCheckForValidListAndQueue+0x68>)
 8008dfe:	f7fd fc0f 	bl	8006620 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008e02:	4b13      	ldr	r3, [pc, #76]	@ (8008e50 <prvCheckForValidListAndQueue+0x6c>)
 8008e04:	4a10      	ldr	r2, [pc, #64]	@ (8008e48 <prvCheckForValidListAndQueue+0x64>)
 8008e06:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008e08:	4b12      	ldr	r3, [pc, #72]	@ (8008e54 <prvCheckForValidListAndQueue+0x70>)
 8008e0a:	4a10      	ldr	r2, [pc, #64]	@ (8008e4c <prvCheckForValidListAndQueue+0x68>)
 8008e0c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008e0e:	2300      	movs	r3, #0
 8008e10:	9300      	str	r3, [sp, #0]
 8008e12:	4b11      	ldr	r3, [pc, #68]	@ (8008e58 <prvCheckForValidListAndQueue+0x74>)
 8008e14:	4a11      	ldr	r2, [pc, #68]	@ (8008e5c <prvCheckForValidListAndQueue+0x78>)
 8008e16:	2110      	movs	r1, #16
 8008e18:	200a      	movs	r0, #10
 8008e1a:	f7fd fd1b 	bl	8006854 <xQueueGenericCreateStatic>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	4a08      	ldr	r2, [pc, #32]	@ (8008e44 <prvCheckForValidListAndQueue+0x60>)
 8008e22:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008e24:	4b07      	ldr	r3, [pc, #28]	@ (8008e44 <prvCheckForValidListAndQueue+0x60>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d005      	beq.n	8008e38 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008e2c:	4b05      	ldr	r3, [pc, #20]	@ (8008e44 <prvCheckForValidListAndQueue+0x60>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	490b      	ldr	r1, [pc, #44]	@ (8008e60 <prvCheckForValidListAndQueue+0x7c>)
 8008e32:	4618      	mov	r0, r3
 8008e34:	f7fe fad6 	bl	80073e4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e38:	f000 f938 	bl	80090ac <vPortExitCritical>
}
 8008e3c:	bf00      	nop
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
 8008e42:	bf00      	nop
 8008e44:	200011f0 	.word	0x200011f0
 8008e48:	200011c0 	.word	0x200011c0
 8008e4c:	200011d4 	.word	0x200011d4
 8008e50:	200011e8 	.word	0x200011e8
 8008e54:	200011ec 	.word	0x200011ec
 8008e58:	2000129c 	.word	0x2000129c
 8008e5c:	200011fc 	.word	0x200011fc
 8008e60:	0800aa40 	.word	0x0800aa40

08008e64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008e64:	b480      	push	{r7}
 8008e66:	b085      	sub	sp, #20
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	60f8      	str	r0, [r7, #12]
 8008e6c:	60b9      	str	r1, [r7, #8]
 8008e6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	3b04      	subs	r3, #4
 8008e74:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008e7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	3b04      	subs	r3, #4
 8008e82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	f023 0201 	bic.w	r2, r3, #1
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	3b04      	subs	r3, #4
 8008e92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008e94:	4a08      	ldr	r2, [pc, #32]	@ (8008eb8 <pxPortInitialiseStack+0x54>)
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	3b14      	subs	r3, #20
 8008e9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	3b20      	subs	r3, #32
 8008eaa:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008eac:	68fb      	ldr	r3, [r7, #12]
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3714      	adds	r7, #20
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bc80      	pop	{r7}
 8008eb6:	4770      	bx	lr
 8008eb8:	08008ebd 	.word	0x08008ebd

08008ebc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b085      	sub	sp, #20
 8008ec0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008ec6:	4b12      	ldr	r3, [pc, #72]	@ (8008f10 <prvTaskExitError+0x54>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ece:	d00b      	beq.n	8008ee8 <prvTaskExitError+0x2c>
	__asm volatile
 8008ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed4:	f383 8811 	msr	BASEPRI, r3
 8008ed8:	f3bf 8f6f 	isb	sy
 8008edc:	f3bf 8f4f 	dsb	sy
 8008ee0:	60fb      	str	r3, [r7, #12]
}
 8008ee2:	bf00      	nop
 8008ee4:	bf00      	nop
 8008ee6:	e7fd      	b.n	8008ee4 <prvTaskExitError+0x28>
	__asm volatile
 8008ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eec:	f383 8811 	msr	BASEPRI, r3
 8008ef0:	f3bf 8f6f 	isb	sy
 8008ef4:	f3bf 8f4f 	dsb	sy
 8008ef8:	60bb      	str	r3, [r7, #8]
}
 8008efa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008efc:	bf00      	nop
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d0fc      	beq.n	8008efe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008f04:	bf00      	nop
 8008f06:	bf00      	nop
 8008f08:	3714      	adds	r7, #20
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bc80      	pop	{r7}
 8008f0e:	4770      	bx	lr
 8008f10:	20000010 	.word	0x20000010
	...

08008f20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008f20:	4b07      	ldr	r3, [pc, #28]	@ (8008f40 <pxCurrentTCBConst2>)
 8008f22:	6819      	ldr	r1, [r3, #0]
 8008f24:	6808      	ldr	r0, [r1, #0]
 8008f26:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008f2a:	f380 8809 	msr	PSP, r0
 8008f2e:	f3bf 8f6f 	isb	sy
 8008f32:	f04f 0000 	mov.w	r0, #0
 8008f36:	f380 8811 	msr	BASEPRI, r0
 8008f3a:	f04e 0e0d 	orr.w	lr, lr, #13
 8008f3e:	4770      	bx	lr

08008f40 <pxCurrentTCBConst2>:
 8008f40:	20000cc0 	.word	0x20000cc0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008f44:	bf00      	nop
 8008f46:	bf00      	nop

08008f48 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008f48:	4806      	ldr	r0, [pc, #24]	@ (8008f64 <prvPortStartFirstTask+0x1c>)
 8008f4a:	6800      	ldr	r0, [r0, #0]
 8008f4c:	6800      	ldr	r0, [r0, #0]
 8008f4e:	f380 8808 	msr	MSP, r0
 8008f52:	b662      	cpsie	i
 8008f54:	b661      	cpsie	f
 8008f56:	f3bf 8f4f 	dsb	sy
 8008f5a:	f3bf 8f6f 	isb	sy
 8008f5e:	df00      	svc	0
 8008f60:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008f62:	bf00      	nop
 8008f64:	e000ed08 	.word	0xe000ed08

08008f68 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b084      	sub	sp, #16
 8008f6c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008f6e:	4b32      	ldr	r3, [pc, #200]	@ (8009038 <xPortStartScheduler+0xd0>)
 8008f70:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	781b      	ldrb	r3, [r3, #0]
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	22ff      	movs	r2, #255	@ 0xff
 8008f7e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	781b      	ldrb	r3, [r3, #0]
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008f88:	78fb      	ldrb	r3, [r7, #3]
 8008f8a:	b2db      	uxtb	r3, r3
 8008f8c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008f90:	b2da      	uxtb	r2, r3
 8008f92:	4b2a      	ldr	r3, [pc, #168]	@ (800903c <xPortStartScheduler+0xd4>)
 8008f94:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008f96:	4b2a      	ldr	r3, [pc, #168]	@ (8009040 <xPortStartScheduler+0xd8>)
 8008f98:	2207      	movs	r2, #7
 8008f9a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f9c:	e009      	b.n	8008fb2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008f9e:	4b28      	ldr	r3, [pc, #160]	@ (8009040 <xPortStartScheduler+0xd8>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	3b01      	subs	r3, #1
 8008fa4:	4a26      	ldr	r2, [pc, #152]	@ (8009040 <xPortStartScheduler+0xd8>)
 8008fa6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008fa8:	78fb      	ldrb	r3, [r7, #3]
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	005b      	lsls	r3, r3, #1
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008fb2:	78fb      	ldrb	r3, [r7, #3]
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fba:	2b80      	cmp	r3, #128	@ 0x80
 8008fbc:	d0ef      	beq.n	8008f9e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008fbe:	4b20      	ldr	r3, [pc, #128]	@ (8009040 <xPortStartScheduler+0xd8>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f1c3 0307 	rsb	r3, r3, #7
 8008fc6:	2b04      	cmp	r3, #4
 8008fc8:	d00b      	beq.n	8008fe2 <xPortStartScheduler+0x7a>
	__asm volatile
 8008fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fce:	f383 8811 	msr	BASEPRI, r3
 8008fd2:	f3bf 8f6f 	isb	sy
 8008fd6:	f3bf 8f4f 	dsb	sy
 8008fda:	60bb      	str	r3, [r7, #8]
}
 8008fdc:	bf00      	nop
 8008fde:	bf00      	nop
 8008fe0:	e7fd      	b.n	8008fde <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008fe2:	4b17      	ldr	r3, [pc, #92]	@ (8009040 <xPortStartScheduler+0xd8>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	021b      	lsls	r3, r3, #8
 8008fe8:	4a15      	ldr	r2, [pc, #84]	@ (8009040 <xPortStartScheduler+0xd8>)
 8008fea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008fec:	4b14      	ldr	r3, [pc, #80]	@ (8009040 <xPortStartScheduler+0xd8>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ff4:	4a12      	ldr	r2, [pc, #72]	@ (8009040 <xPortStartScheduler+0xd8>)
 8008ff6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	b2da      	uxtb	r2, r3
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009000:	4b10      	ldr	r3, [pc, #64]	@ (8009044 <xPortStartScheduler+0xdc>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a0f      	ldr	r2, [pc, #60]	@ (8009044 <xPortStartScheduler+0xdc>)
 8009006:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800900a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800900c:	4b0d      	ldr	r3, [pc, #52]	@ (8009044 <xPortStartScheduler+0xdc>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a0c      	ldr	r2, [pc, #48]	@ (8009044 <xPortStartScheduler+0xdc>)
 8009012:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009016:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009018:	f000 f8b8 	bl	800918c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800901c:	4b0a      	ldr	r3, [pc, #40]	@ (8009048 <xPortStartScheduler+0xe0>)
 800901e:	2200      	movs	r2, #0
 8009020:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009022:	f7ff ff91 	bl	8008f48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009026:	f7fe fe85 	bl	8007d34 <vTaskSwitchContext>
	prvTaskExitError();
 800902a:	f7ff ff47 	bl	8008ebc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800902e:	2300      	movs	r3, #0
}
 8009030:	4618      	mov	r0, r3
 8009032:	3710      	adds	r7, #16
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}
 8009038:	e000e400 	.word	0xe000e400
 800903c:	200012ec 	.word	0x200012ec
 8009040:	200012f0 	.word	0x200012f0
 8009044:	e000ed20 	.word	0xe000ed20
 8009048:	20000010 	.word	0x20000010

0800904c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800904c:	b480      	push	{r7}
 800904e:	b083      	sub	sp, #12
 8009050:	af00      	add	r7, sp, #0
	__asm volatile
 8009052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009056:	f383 8811 	msr	BASEPRI, r3
 800905a:	f3bf 8f6f 	isb	sy
 800905e:	f3bf 8f4f 	dsb	sy
 8009062:	607b      	str	r3, [r7, #4]
}
 8009064:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009066:	4b0f      	ldr	r3, [pc, #60]	@ (80090a4 <vPortEnterCritical+0x58>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	3301      	adds	r3, #1
 800906c:	4a0d      	ldr	r2, [pc, #52]	@ (80090a4 <vPortEnterCritical+0x58>)
 800906e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009070:	4b0c      	ldr	r3, [pc, #48]	@ (80090a4 <vPortEnterCritical+0x58>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	2b01      	cmp	r3, #1
 8009076:	d110      	bne.n	800909a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009078:	4b0b      	ldr	r3, [pc, #44]	@ (80090a8 <vPortEnterCritical+0x5c>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	b2db      	uxtb	r3, r3
 800907e:	2b00      	cmp	r3, #0
 8009080:	d00b      	beq.n	800909a <vPortEnterCritical+0x4e>
	__asm volatile
 8009082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009086:	f383 8811 	msr	BASEPRI, r3
 800908a:	f3bf 8f6f 	isb	sy
 800908e:	f3bf 8f4f 	dsb	sy
 8009092:	603b      	str	r3, [r7, #0]
}
 8009094:	bf00      	nop
 8009096:	bf00      	nop
 8009098:	e7fd      	b.n	8009096 <vPortEnterCritical+0x4a>
	}
}
 800909a:	bf00      	nop
 800909c:	370c      	adds	r7, #12
 800909e:	46bd      	mov	sp, r7
 80090a0:	bc80      	pop	{r7}
 80090a2:	4770      	bx	lr
 80090a4:	20000010 	.word	0x20000010
 80090a8:	e000ed04 	.word	0xe000ed04

080090ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80090b2:	4b12      	ldr	r3, [pc, #72]	@ (80090fc <vPortExitCritical+0x50>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d10b      	bne.n	80090d2 <vPortExitCritical+0x26>
	__asm volatile
 80090ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090be:	f383 8811 	msr	BASEPRI, r3
 80090c2:	f3bf 8f6f 	isb	sy
 80090c6:	f3bf 8f4f 	dsb	sy
 80090ca:	607b      	str	r3, [r7, #4]
}
 80090cc:	bf00      	nop
 80090ce:	bf00      	nop
 80090d0:	e7fd      	b.n	80090ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80090d2:	4b0a      	ldr	r3, [pc, #40]	@ (80090fc <vPortExitCritical+0x50>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	3b01      	subs	r3, #1
 80090d8:	4a08      	ldr	r2, [pc, #32]	@ (80090fc <vPortExitCritical+0x50>)
 80090da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80090dc:	4b07      	ldr	r3, [pc, #28]	@ (80090fc <vPortExitCritical+0x50>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d105      	bne.n	80090f0 <vPortExitCritical+0x44>
 80090e4:	2300      	movs	r3, #0
 80090e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	f383 8811 	msr	BASEPRI, r3
}
 80090ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80090f0:	bf00      	nop
 80090f2:	370c      	adds	r7, #12
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bc80      	pop	{r7}
 80090f8:	4770      	bx	lr
 80090fa:	bf00      	nop
 80090fc:	20000010 	.word	0x20000010

08009100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009100:	f3ef 8009 	mrs	r0, PSP
 8009104:	f3bf 8f6f 	isb	sy
 8009108:	4b0d      	ldr	r3, [pc, #52]	@ (8009140 <pxCurrentTCBConst>)
 800910a:	681a      	ldr	r2, [r3, #0]
 800910c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009110:	6010      	str	r0, [r2, #0]
 8009112:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009116:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800911a:	f380 8811 	msr	BASEPRI, r0
 800911e:	f7fe fe09 	bl	8007d34 <vTaskSwitchContext>
 8009122:	f04f 0000 	mov.w	r0, #0
 8009126:	f380 8811 	msr	BASEPRI, r0
 800912a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800912e:	6819      	ldr	r1, [r3, #0]
 8009130:	6808      	ldr	r0, [r1, #0]
 8009132:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009136:	f380 8809 	msr	PSP, r0
 800913a:	f3bf 8f6f 	isb	sy
 800913e:	4770      	bx	lr

08009140 <pxCurrentTCBConst>:
 8009140:	20000cc0 	.word	0x20000cc0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009144:	bf00      	nop
 8009146:	bf00      	nop

08009148 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
	__asm volatile
 800914e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009152:	f383 8811 	msr	BASEPRI, r3
 8009156:	f3bf 8f6f 	isb	sy
 800915a:	f3bf 8f4f 	dsb	sy
 800915e:	607b      	str	r3, [r7, #4]
}
 8009160:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009162:	f7fe fd2d 	bl	8007bc0 <xTaskIncrementTick>
 8009166:	4603      	mov	r3, r0
 8009168:	2b00      	cmp	r3, #0
 800916a:	d003      	beq.n	8009174 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800916c:	4b06      	ldr	r3, [pc, #24]	@ (8009188 <xPortSysTickHandler+0x40>)
 800916e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009172:	601a      	str	r2, [r3, #0]
 8009174:	2300      	movs	r3, #0
 8009176:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	f383 8811 	msr	BASEPRI, r3
}
 800917e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009180:	bf00      	nop
 8009182:	3708      	adds	r7, #8
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}
 8009188:	e000ed04 	.word	0xe000ed04

0800918c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800918c:	b480      	push	{r7}
 800918e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009190:	4b0a      	ldr	r3, [pc, #40]	@ (80091bc <vPortSetupTimerInterrupt+0x30>)
 8009192:	2200      	movs	r2, #0
 8009194:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009196:	4b0a      	ldr	r3, [pc, #40]	@ (80091c0 <vPortSetupTimerInterrupt+0x34>)
 8009198:	2200      	movs	r2, #0
 800919a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800919c:	4b09      	ldr	r3, [pc, #36]	@ (80091c4 <vPortSetupTimerInterrupt+0x38>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	4a09      	ldr	r2, [pc, #36]	@ (80091c8 <vPortSetupTimerInterrupt+0x3c>)
 80091a2:	fba2 2303 	umull	r2, r3, r2, r3
 80091a6:	099b      	lsrs	r3, r3, #6
 80091a8:	4a08      	ldr	r2, [pc, #32]	@ (80091cc <vPortSetupTimerInterrupt+0x40>)
 80091aa:	3b01      	subs	r3, #1
 80091ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80091ae:	4b03      	ldr	r3, [pc, #12]	@ (80091bc <vPortSetupTimerInterrupt+0x30>)
 80091b0:	2207      	movs	r2, #7
 80091b2:	601a      	str	r2, [r3, #0]
}
 80091b4:	bf00      	nop
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bc80      	pop	{r7}
 80091ba:	4770      	bx	lr
 80091bc:	e000e010 	.word	0xe000e010
 80091c0:	e000e018 	.word	0xe000e018
 80091c4:	20000004 	.word	0x20000004
 80091c8:	10624dd3 	.word	0x10624dd3
 80091cc:	e000e014 	.word	0xe000e014

080091d0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80091d0:	b480      	push	{r7}
 80091d2:	b085      	sub	sp, #20
 80091d4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80091d6:	f3ef 8305 	mrs	r3, IPSR
 80091da:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	2b0f      	cmp	r3, #15
 80091e0:	d915      	bls.n	800920e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80091e2:	4a17      	ldr	r2, [pc, #92]	@ (8009240 <vPortValidateInterruptPriority+0x70>)
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	4413      	add	r3, r2
 80091e8:	781b      	ldrb	r3, [r3, #0]
 80091ea:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80091ec:	4b15      	ldr	r3, [pc, #84]	@ (8009244 <vPortValidateInterruptPriority+0x74>)
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	7afa      	ldrb	r2, [r7, #11]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d20b      	bcs.n	800920e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80091f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091fa:	f383 8811 	msr	BASEPRI, r3
 80091fe:	f3bf 8f6f 	isb	sy
 8009202:	f3bf 8f4f 	dsb	sy
 8009206:	607b      	str	r3, [r7, #4]
}
 8009208:	bf00      	nop
 800920a:	bf00      	nop
 800920c:	e7fd      	b.n	800920a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800920e:	4b0e      	ldr	r3, [pc, #56]	@ (8009248 <vPortValidateInterruptPriority+0x78>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009216:	4b0d      	ldr	r3, [pc, #52]	@ (800924c <vPortValidateInterruptPriority+0x7c>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	429a      	cmp	r2, r3
 800921c:	d90b      	bls.n	8009236 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800921e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009222:	f383 8811 	msr	BASEPRI, r3
 8009226:	f3bf 8f6f 	isb	sy
 800922a:	f3bf 8f4f 	dsb	sy
 800922e:	603b      	str	r3, [r7, #0]
}
 8009230:	bf00      	nop
 8009232:	bf00      	nop
 8009234:	e7fd      	b.n	8009232 <vPortValidateInterruptPriority+0x62>
	}
 8009236:	bf00      	nop
 8009238:	3714      	adds	r7, #20
 800923a:	46bd      	mov	sp, r7
 800923c:	bc80      	pop	{r7}
 800923e:	4770      	bx	lr
 8009240:	e000e3f0 	.word	0xe000e3f0
 8009244:	200012ec 	.word	0x200012ec
 8009248:	e000ed0c 	.word	0xe000ed0c
 800924c:	200012f0 	.word	0x200012f0

08009250 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b08a      	sub	sp, #40	@ 0x28
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009258:	2300      	movs	r3, #0
 800925a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800925c:	f7fe fbf6 	bl	8007a4c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009260:	4b5c      	ldr	r3, [pc, #368]	@ (80093d4 <pvPortMalloc+0x184>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d101      	bne.n	800926c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009268:	f000 f924 	bl	80094b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800926c:	4b5a      	ldr	r3, [pc, #360]	@ (80093d8 <pvPortMalloc+0x188>)
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	4013      	ands	r3, r2
 8009274:	2b00      	cmp	r3, #0
 8009276:	f040 8095 	bne.w	80093a4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d01e      	beq.n	80092be <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009280:	2208      	movs	r2, #8
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	4413      	add	r3, r2
 8009286:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f003 0307 	and.w	r3, r3, #7
 800928e:	2b00      	cmp	r3, #0
 8009290:	d015      	beq.n	80092be <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f023 0307 	bic.w	r3, r3, #7
 8009298:	3308      	adds	r3, #8
 800929a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f003 0307 	and.w	r3, r3, #7
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d00b      	beq.n	80092be <pvPortMalloc+0x6e>
	__asm volatile
 80092a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092aa:	f383 8811 	msr	BASEPRI, r3
 80092ae:	f3bf 8f6f 	isb	sy
 80092b2:	f3bf 8f4f 	dsb	sy
 80092b6:	617b      	str	r3, [r7, #20]
}
 80092b8:	bf00      	nop
 80092ba:	bf00      	nop
 80092bc:	e7fd      	b.n	80092ba <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d06f      	beq.n	80093a4 <pvPortMalloc+0x154>
 80092c4:	4b45      	ldr	r3, [pc, #276]	@ (80093dc <pvPortMalloc+0x18c>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	687a      	ldr	r2, [r7, #4]
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d86a      	bhi.n	80093a4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80092ce:	4b44      	ldr	r3, [pc, #272]	@ (80093e0 <pvPortMalloc+0x190>)
 80092d0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80092d2:	4b43      	ldr	r3, [pc, #268]	@ (80093e0 <pvPortMalloc+0x190>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80092d8:	e004      	b.n	80092e4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80092da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092dc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80092de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80092e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d903      	bls.n	80092f6 <pvPortMalloc+0xa6>
 80092ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d1f1      	bne.n	80092da <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80092f6:	4b37      	ldr	r3, [pc, #220]	@ (80093d4 <pvPortMalloc+0x184>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092fc:	429a      	cmp	r2, r3
 80092fe:	d051      	beq.n	80093a4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009300:	6a3b      	ldr	r3, [r7, #32]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	2208      	movs	r2, #8
 8009306:	4413      	add	r3, r2
 8009308:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800930a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800930c:	681a      	ldr	r2, [r3, #0]
 800930e:	6a3b      	ldr	r3, [r7, #32]
 8009310:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009314:	685a      	ldr	r2, [r3, #4]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	1ad2      	subs	r2, r2, r3
 800931a:	2308      	movs	r3, #8
 800931c:	005b      	lsls	r3, r3, #1
 800931e:	429a      	cmp	r2, r3
 8009320:	d920      	bls.n	8009364 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	4413      	add	r3, r2
 8009328:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	f003 0307 	and.w	r3, r3, #7
 8009330:	2b00      	cmp	r3, #0
 8009332:	d00b      	beq.n	800934c <pvPortMalloc+0xfc>
	__asm volatile
 8009334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009338:	f383 8811 	msr	BASEPRI, r3
 800933c:	f3bf 8f6f 	isb	sy
 8009340:	f3bf 8f4f 	dsb	sy
 8009344:	613b      	str	r3, [r7, #16]
}
 8009346:	bf00      	nop
 8009348:	bf00      	nop
 800934a:	e7fd      	b.n	8009348 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800934c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800934e:	685a      	ldr	r2, [r3, #4]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	1ad2      	subs	r2, r2, r3
 8009354:	69bb      	ldr	r3, [r7, #24]
 8009356:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800935e:	69b8      	ldr	r0, [r7, #24]
 8009360:	f000 f90a 	bl	8009578 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009364:	4b1d      	ldr	r3, [pc, #116]	@ (80093dc <pvPortMalloc+0x18c>)
 8009366:	681a      	ldr	r2, [r3, #0]
 8009368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	1ad3      	subs	r3, r2, r3
 800936e:	4a1b      	ldr	r2, [pc, #108]	@ (80093dc <pvPortMalloc+0x18c>)
 8009370:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009372:	4b1a      	ldr	r3, [pc, #104]	@ (80093dc <pvPortMalloc+0x18c>)
 8009374:	681a      	ldr	r2, [r3, #0]
 8009376:	4b1b      	ldr	r3, [pc, #108]	@ (80093e4 <pvPortMalloc+0x194>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	429a      	cmp	r2, r3
 800937c:	d203      	bcs.n	8009386 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800937e:	4b17      	ldr	r3, [pc, #92]	@ (80093dc <pvPortMalloc+0x18c>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a18      	ldr	r2, [pc, #96]	@ (80093e4 <pvPortMalloc+0x194>)
 8009384:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009388:	685a      	ldr	r2, [r3, #4]
 800938a:	4b13      	ldr	r3, [pc, #76]	@ (80093d8 <pvPortMalloc+0x188>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	431a      	orrs	r2, r3
 8009390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009392:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009396:	2200      	movs	r2, #0
 8009398:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800939a:	4b13      	ldr	r3, [pc, #76]	@ (80093e8 <pvPortMalloc+0x198>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	3301      	adds	r3, #1
 80093a0:	4a11      	ldr	r2, [pc, #68]	@ (80093e8 <pvPortMalloc+0x198>)
 80093a2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80093a4:	f7fe fb60 	bl	8007a68 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80093a8:	69fb      	ldr	r3, [r7, #28]
 80093aa:	f003 0307 	and.w	r3, r3, #7
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d00b      	beq.n	80093ca <pvPortMalloc+0x17a>
	__asm volatile
 80093b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b6:	f383 8811 	msr	BASEPRI, r3
 80093ba:	f3bf 8f6f 	isb	sy
 80093be:	f3bf 8f4f 	dsb	sy
 80093c2:	60fb      	str	r3, [r7, #12]
}
 80093c4:	bf00      	nop
 80093c6:	bf00      	nop
 80093c8:	e7fd      	b.n	80093c6 <pvPortMalloc+0x176>
	return pvReturn;
 80093ca:	69fb      	ldr	r3, [r7, #28]
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3728      	adds	r7, #40	@ 0x28
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}
 80093d4:	200041dc 	.word	0x200041dc
 80093d8:	200041f0 	.word	0x200041f0
 80093dc:	200041e0 	.word	0x200041e0
 80093e0:	200041d4 	.word	0x200041d4
 80093e4:	200041e4 	.word	0x200041e4
 80093e8:	200041e8 	.word	0x200041e8

080093ec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d04f      	beq.n	800949e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80093fe:	2308      	movs	r3, #8
 8009400:	425b      	negs	r3, r3
 8009402:	697a      	ldr	r2, [r7, #20]
 8009404:	4413      	add	r3, r2
 8009406:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	685a      	ldr	r2, [r3, #4]
 8009410:	4b25      	ldr	r3, [pc, #148]	@ (80094a8 <vPortFree+0xbc>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4013      	ands	r3, r2
 8009416:	2b00      	cmp	r3, #0
 8009418:	d10b      	bne.n	8009432 <vPortFree+0x46>
	__asm volatile
 800941a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800941e:	f383 8811 	msr	BASEPRI, r3
 8009422:	f3bf 8f6f 	isb	sy
 8009426:	f3bf 8f4f 	dsb	sy
 800942a:	60fb      	str	r3, [r7, #12]
}
 800942c:	bf00      	nop
 800942e:	bf00      	nop
 8009430:	e7fd      	b.n	800942e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d00b      	beq.n	8009452 <vPortFree+0x66>
	__asm volatile
 800943a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800943e:	f383 8811 	msr	BASEPRI, r3
 8009442:	f3bf 8f6f 	isb	sy
 8009446:	f3bf 8f4f 	dsb	sy
 800944a:	60bb      	str	r3, [r7, #8]
}
 800944c:	bf00      	nop
 800944e:	bf00      	nop
 8009450:	e7fd      	b.n	800944e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	685a      	ldr	r2, [r3, #4]
 8009456:	4b14      	ldr	r3, [pc, #80]	@ (80094a8 <vPortFree+0xbc>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4013      	ands	r3, r2
 800945c:	2b00      	cmp	r3, #0
 800945e:	d01e      	beq.n	800949e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d11a      	bne.n	800949e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	685a      	ldr	r2, [r3, #4]
 800946c:	4b0e      	ldr	r3, [pc, #56]	@ (80094a8 <vPortFree+0xbc>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	43db      	mvns	r3, r3
 8009472:	401a      	ands	r2, r3
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009478:	f7fe fae8 	bl	8007a4c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	685a      	ldr	r2, [r3, #4]
 8009480:	4b0a      	ldr	r3, [pc, #40]	@ (80094ac <vPortFree+0xc0>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4413      	add	r3, r2
 8009486:	4a09      	ldr	r2, [pc, #36]	@ (80094ac <vPortFree+0xc0>)
 8009488:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800948a:	6938      	ldr	r0, [r7, #16]
 800948c:	f000 f874 	bl	8009578 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009490:	4b07      	ldr	r3, [pc, #28]	@ (80094b0 <vPortFree+0xc4>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	3301      	adds	r3, #1
 8009496:	4a06      	ldr	r2, [pc, #24]	@ (80094b0 <vPortFree+0xc4>)
 8009498:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800949a:	f7fe fae5 	bl	8007a68 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800949e:	bf00      	nop
 80094a0:	3718      	adds	r7, #24
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}
 80094a6:	bf00      	nop
 80094a8:	200041f0 	.word	0x200041f0
 80094ac:	200041e0 	.word	0x200041e0
 80094b0:	200041ec 	.word	0x200041ec

080094b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80094b4:	b480      	push	{r7}
 80094b6:	b085      	sub	sp, #20
 80094b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80094ba:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 80094be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80094c0:	4b27      	ldr	r3, [pc, #156]	@ (8009560 <prvHeapInit+0xac>)
 80094c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f003 0307 	and.w	r3, r3, #7
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d00c      	beq.n	80094e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	3307      	adds	r3, #7
 80094d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f023 0307 	bic.w	r3, r3, #7
 80094da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80094dc:	68ba      	ldr	r2, [r7, #8]
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	1ad3      	subs	r3, r2, r3
 80094e2:	4a1f      	ldr	r2, [pc, #124]	@ (8009560 <prvHeapInit+0xac>)
 80094e4:	4413      	add	r3, r2
 80094e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80094ec:	4a1d      	ldr	r2, [pc, #116]	@ (8009564 <prvHeapInit+0xb0>)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80094f2:	4b1c      	ldr	r3, [pc, #112]	@ (8009564 <prvHeapInit+0xb0>)
 80094f4:	2200      	movs	r2, #0
 80094f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	68ba      	ldr	r2, [r7, #8]
 80094fc:	4413      	add	r3, r2
 80094fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009500:	2208      	movs	r2, #8
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	1a9b      	subs	r3, r3, r2
 8009506:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f023 0307 	bic.w	r3, r3, #7
 800950e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	4a15      	ldr	r2, [pc, #84]	@ (8009568 <prvHeapInit+0xb4>)
 8009514:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009516:	4b14      	ldr	r3, [pc, #80]	@ (8009568 <prvHeapInit+0xb4>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	2200      	movs	r2, #0
 800951c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800951e:	4b12      	ldr	r3, [pc, #72]	@ (8009568 <prvHeapInit+0xb4>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	2200      	movs	r2, #0
 8009524:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	68fa      	ldr	r2, [r7, #12]
 800952e:	1ad2      	subs	r2, r2, r3
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009534:	4b0c      	ldr	r3, [pc, #48]	@ (8009568 <prvHeapInit+0xb4>)
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	685b      	ldr	r3, [r3, #4]
 8009540:	4a0a      	ldr	r2, [pc, #40]	@ (800956c <prvHeapInit+0xb8>)
 8009542:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	4a09      	ldr	r2, [pc, #36]	@ (8009570 <prvHeapInit+0xbc>)
 800954a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800954c:	4b09      	ldr	r3, [pc, #36]	@ (8009574 <prvHeapInit+0xc0>)
 800954e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009552:	601a      	str	r2, [r3, #0]
}
 8009554:	bf00      	nop
 8009556:	3714      	adds	r7, #20
 8009558:	46bd      	mov	sp, r7
 800955a:	bc80      	pop	{r7}
 800955c:	4770      	bx	lr
 800955e:	bf00      	nop
 8009560:	200012f4 	.word	0x200012f4
 8009564:	200041d4 	.word	0x200041d4
 8009568:	200041dc 	.word	0x200041dc
 800956c:	200041e4 	.word	0x200041e4
 8009570:	200041e0 	.word	0x200041e0
 8009574:	200041f0 	.word	0x200041f0

08009578 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009578:	b480      	push	{r7}
 800957a:	b085      	sub	sp, #20
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009580:	4b27      	ldr	r3, [pc, #156]	@ (8009620 <prvInsertBlockIntoFreeList+0xa8>)
 8009582:	60fb      	str	r3, [r7, #12]
 8009584:	e002      	b.n	800958c <prvInsertBlockIntoFreeList+0x14>
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	60fb      	str	r3, [r7, #12]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	687a      	ldr	r2, [r7, #4]
 8009592:	429a      	cmp	r2, r3
 8009594:	d8f7      	bhi.n	8009586 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	68ba      	ldr	r2, [r7, #8]
 80095a0:	4413      	add	r3, r2
 80095a2:	687a      	ldr	r2, [r7, #4]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d108      	bne.n	80095ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	685a      	ldr	r2, [r3, #4]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	441a      	add	r2, r3
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	68ba      	ldr	r2, [r7, #8]
 80095c4:	441a      	add	r2, r3
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	429a      	cmp	r2, r3
 80095cc:	d118      	bne.n	8009600 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681a      	ldr	r2, [r3, #0]
 80095d2:	4b14      	ldr	r3, [pc, #80]	@ (8009624 <prvInsertBlockIntoFreeList+0xac>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d00d      	beq.n	80095f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	685a      	ldr	r2, [r3, #4]
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	685b      	ldr	r3, [r3, #4]
 80095e4:	441a      	add	r2, r3
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	681a      	ldr	r2, [r3, #0]
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	601a      	str	r2, [r3, #0]
 80095f4:	e008      	b.n	8009608 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80095f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009624 <prvInsertBlockIntoFreeList+0xac>)
 80095f8:	681a      	ldr	r2, [r3, #0]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	601a      	str	r2, [r3, #0]
 80095fe:	e003      	b.n	8009608 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681a      	ldr	r2, [r3, #0]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009608:	68fa      	ldr	r2, [r7, #12]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	429a      	cmp	r2, r3
 800960e:	d002      	beq.n	8009616 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	687a      	ldr	r2, [r7, #4]
 8009614:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009616:	bf00      	nop
 8009618:	3714      	adds	r7, #20
 800961a:	46bd      	mov	sp, r7
 800961c:	bc80      	pop	{r7}
 800961e:	4770      	bx	lr
 8009620:	200041d4 	.word	0x200041d4
 8009624:	200041dc 	.word	0x200041dc

08009628 <std>:
 8009628:	2300      	movs	r3, #0
 800962a:	b510      	push	{r4, lr}
 800962c:	4604      	mov	r4, r0
 800962e:	e9c0 3300 	strd	r3, r3, [r0]
 8009632:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009636:	6083      	str	r3, [r0, #8]
 8009638:	8181      	strh	r1, [r0, #12]
 800963a:	6643      	str	r3, [r0, #100]	@ 0x64
 800963c:	81c2      	strh	r2, [r0, #14]
 800963e:	6183      	str	r3, [r0, #24]
 8009640:	4619      	mov	r1, r3
 8009642:	2208      	movs	r2, #8
 8009644:	305c      	adds	r0, #92	@ 0x5c
 8009646:	f000 fa1d 	bl	8009a84 <memset>
 800964a:	4b0d      	ldr	r3, [pc, #52]	@ (8009680 <std+0x58>)
 800964c:	6224      	str	r4, [r4, #32]
 800964e:	6263      	str	r3, [r4, #36]	@ 0x24
 8009650:	4b0c      	ldr	r3, [pc, #48]	@ (8009684 <std+0x5c>)
 8009652:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009654:	4b0c      	ldr	r3, [pc, #48]	@ (8009688 <std+0x60>)
 8009656:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009658:	4b0c      	ldr	r3, [pc, #48]	@ (800968c <std+0x64>)
 800965a:	6323      	str	r3, [r4, #48]	@ 0x30
 800965c:	4b0c      	ldr	r3, [pc, #48]	@ (8009690 <std+0x68>)
 800965e:	429c      	cmp	r4, r3
 8009660:	d006      	beq.n	8009670 <std+0x48>
 8009662:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009666:	4294      	cmp	r4, r2
 8009668:	d002      	beq.n	8009670 <std+0x48>
 800966a:	33d0      	adds	r3, #208	@ 0xd0
 800966c:	429c      	cmp	r4, r3
 800966e:	d105      	bne.n	800967c <std+0x54>
 8009670:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009678:	f000 bada 	b.w	8009c30 <__retarget_lock_init_recursive>
 800967c:	bd10      	pop	{r4, pc}
 800967e:	bf00      	nop
 8009680:	080098d5 	.word	0x080098d5
 8009684:	080098f7 	.word	0x080098f7
 8009688:	0800992f 	.word	0x0800992f
 800968c:	08009953 	.word	0x08009953
 8009690:	200041f4 	.word	0x200041f4

08009694 <stdio_exit_handler>:
 8009694:	4a02      	ldr	r2, [pc, #8]	@ (80096a0 <stdio_exit_handler+0xc>)
 8009696:	4903      	ldr	r1, [pc, #12]	@ (80096a4 <stdio_exit_handler+0x10>)
 8009698:	4803      	ldr	r0, [pc, #12]	@ (80096a8 <stdio_exit_handler+0x14>)
 800969a:	f000 b869 	b.w	8009770 <_fwalk_sglue>
 800969e:	bf00      	nop
 80096a0:	20000014 	.word	0x20000014
 80096a4:	0800a511 	.word	0x0800a511
 80096a8:	20000024 	.word	0x20000024

080096ac <cleanup_stdio>:
 80096ac:	6841      	ldr	r1, [r0, #4]
 80096ae:	4b0c      	ldr	r3, [pc, #48]	@ (80096e0 <cleanup_stdio+0x34>)
 80096b0:	b510      	push	{r4, lr}
 80096b2:	4299      	cmp	r1, r3
 80096b4:	4604      	mov	r4, r0
 80096b6:	d001      	beq.n	80096bc <cleanup_stdio+0x10>
 80096b8:	f000 ff2a 	bl	800a510 <_fflush_r>
 80096bc:	68a1      	ldr	r1, [r4, #8]
 80096be:	4b09      	ldr	r3, [pc, #36]	@ (80096e4 <cleanup_stdio+0x38>)
 80096c0:	4299      	cmp	r1, r3
 80096c2:	d002      	beq.n	80096ca <cleanup_stdio+0x1e>
 80096c4:	4620      	mov	r0, r4
 80096c6:	f000 ff23 	bl	800a510 <_fflush_r>
 80096ca:	68e1      	ldr	r1, [r4, #12]
 80096cc:	4b06      	ldr	r3, [pc, #24]	@ (80096e8 <cleanup_stdio+0x3c>)
 80096ce:	4299      	cmp	r1, r3
 80096d0:	d004      	beq.n	80096dc <cleanup_stdio+0x30>
 80096d2:	4620      	mov	r0, r4
 80096d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096d8:	f000 bf1a 	b.w	800a510 <_fflush_r>
 80096dc:	bd10      	pop	{r4, pc}
 80096de:	bf00      	nop
 80096e0:	200041f4 	.word	0x200041f4
 80096e4:	2000425c 	.word	0x2000425c
 80096e8:	200042c4 	.word	0x200042c4

080096ec <global_stdio_init.part.0>:
 80096ec:	b510      	push	{r4, lr}
 80096ee:	4b0b      	ldr	r3, [pc, #44]	@ (800971c <global_stdio_init.part.0+0x30>)
 80096f0:	4c0b      	ldr	r4, [pc, #44]	@ (8009720 <global_stdio_init.part.0+0x34>)
 80096f2:	4a0c      	ldr	r2, [pc, #48]	@ (8009724 <global_stdio_init.part.0+0x38>)
 80096f4:	4620      	mov	r0, r4
 80096f6:	601a      	str	r2, [r3, #0]
 80096f8:	2104      	movs	r1, #4
 80096fa:	2200      	movs	r2, #0
 80096fc:	f7ff ff94 	bl	8009628 <std>
 8009700:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009704:	2201      	movs	r2, #1
 8009706:	2109      	movs	r1, #9
 8009708:	f7ff ff8e 	bl	8009628 <std>
 800970c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009710:	2202      	movs	r2, #2
 8009712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009716:	2112      	movs	r1, #18
 8009718:	f7ff bf86 	b.w	8009628 <std>
 800971c:	2000432c 	.word	0x2000432c
 8009720:	200041f4 	.word	0x200041f4
 8009724:	08009695 	.word	0x08009695

08009728 <__sfp_lock_acquire>:
 8009728:	4801      	ldr	r0, [pc, #4]	@ (8009730 <__sfp_lock_acquire+0x8>)
 800972a:	f000 ba82 	b.w	8009c32 <__retarget_lock_acquire_recursive>
 800972e:	bf00      	nop
 8009730:	20004335 	.word	0x20004335

08009734 <__sfp_lock_release>:
 8009734:	4801      	ldr	r0, [pc, #4]	@ (800973c <__sfp_lock_release+0x8>)
 8009736:	f000 ba7d 	b.w	8009c34 <__retarget_lock_release_recursive>
 800973a:	bf00      	nop
 800973c:	20004335 	.word	0x20004335

08009740 <__sinit>:
 8009740:	b510      	push	{r4, lr}
 8009742:	4604      	mov	r4, r0
 8009744:	f7ff fff0 	bl	8009728 <__sfp_lock_acquire>
 8009748:	6a23      	ldr	r3, [r4, #32]
 800974a:	b11b      	cbz	r3, 8009754 <__sinit+0x14>
 800974c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009750:	f7ff bff0 	b.w	8009734 <__sfp_lock_release>
 8009754:	4b04      	ldr	r3, [pc, #16]	@ (8009768 <__sinit+0x28>)
 8009756:	6223      	str	r3, [r4, #32]
 8009758:	4b04      	ldr	r3, [pc, #16]	@ (800976c <__sinit+0x2c>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d1f5      	bne.n	800974c <__sinit+0xc>
 8009760:	f7ff ffc4 	bl	80096ec <global_stdio_init.part.0>
 8009764:	e7f2      	b.n	800974c <__sinit+0xc>
 8009766:	bf00      	nop
 8009768:	080096ad 	.word	0x080096ad
 800976c:	2000432c 	.word	0x2000432c

08009770 <_fwalk_sglue>:
 8009770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009774:	4607      	mov	r7, r0
 8009776:	4688      	mov	r8, r1
 8009778:	4614      	mov	r4, r2
 800977a:	2600      	movs	r6, #0
 800977c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009780:	f1b9 0901 	subs.w	r9, r9, #1
 8009784:	d505      	bpl.n	8009792 <_fwalk_sglue+0x22>
 8009786:	6824      	ldr	r4, [r4, #0]
 8009788:	2c00      	cmp	r4, #0
 800978a:	d1f7      	bne.n	800977c <_fwalk_sglue+0xc>
 800978c:	4630      	mov	r0, r6
 800978e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009792:	89ab      	ldrh	r3, [r5, #12]
 8009794:	2b01      	cmp	r3, #1
 8009796:	d907      	bls.n	80097a8 <_fwalk_sglue+0x38>
 8009798:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800979c:	3301      	adds	r3, #1
 800979e:	d003      	beq.n	80097a8 <_fwalk_sglue+0x38>
 80097a0:	4629      	mov	r1, r5
 80097a2:	4638      	mov	r0, r7
 80097a4:	47c0      	blx	r8
 80097a6:	4306      	orrs	r6, r0
 80097a8:	3568      	adds	r5, #104	@ 0x68
 80097aa:	e7e9      	b.n	8009780 <_fwalk_sglue+0x10>

080097ac <_puts_r>:
 80097ac:	6a03      	ldr	r3, [r0, #32]
 80097ae:	b570      	push	{r4, r5, r6, lr}
 80097b0:	4605      	mov	r5, r0
 80097b2:	460e      	mov	r6, r1
 80097b4:	6884      	ldr	r4, [r0, #8]
 80097b6:	b90b      	cbnz	r3, 80097bc <_puts_r+0x10>
 80097b8:	f7ff ffc2 	bl	8009740 <__sinit>
 80097bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80097be:	07db      	lsls	r3, r3, #31
 80097c0:	d405      	bmi.n	80097ce <_puts_r+0x22>
 80097c2:	89a3      	ldrh	r3, [r4, #12]
 80097c4:	0598      	lsls	r0, r3, #22
 80097c6:	d402      	bmi.n	80097ce <_puts_r+0x22>
 80097c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80097ca:	f000 fa32 	bl	8009c32 <__retarget_lock_acquire_recursive>
 80097ce:	89a3      	ldrh	r3, [r4, #12]
 80097d0:	0719      	lsls	r1, r3, #28
 80097d2:	d502      	bpl.n	80097da <_puts_r+0x2e>
 80097d4:	6923      	ldr	r3, [r4, #16]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d135      	bne.n	8009846 <_puts_r+0x9a>
 80097da:	4621      	mov	r1, r4
 80097dc:	4628      	mov	r0, r5
 80097de:	f000 f8fb 	bl	80099d8 <__swsetup_r>
 80097e2:	b380      	cbz	r0, 8009846 <_puts_r+0x9a>
 80097e4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80097e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80097ea:	07da      	lsls	r2, r3, #31
 80097ec:	d405      	bmi.n	80097fa <_puts_r+0x4e>
 80097ee:	89a3      	ldrh	r3, [r4, #12]
 80097f0:	059b      	lsls	r3, r3, #22
 80097f2:	d402      	bmi.n	80097fa <_puts_r+0x4e>
 80097f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80097f6:	f000 fa1d 	bl	8009c34 <__retarget_lock_release_recursive>
 80097fa:	4628      	mov	r0, r5
 80097fc:	bd70      	pop	{r4, r5, r6, pc}
 80097fe:	2b00      	cmp	r3, #0
 8009800:	da04      	bge.n	800980c <_puts_r+0x60>
 8009802:	69a2      	ldr	r2, [r4, #24]
 8009804:	429a      	cmp	r2, r3
 8009806:	dc17      	bgt.n	8009838 <_puts_r+0x8c>
 8009808:	290a      	cmp	r1, #10
 800980a:	d015      	beq.n	8009838 <_puts_r+0x8c>
 800980c:	6823      	ldr	r3, [r4, #0]
 800980e:	1c5a      	adds	r2, r3, #1
 8009810:	6022      	str	r2, [r4, #0]
 8009812:	7019      	strb	r1, [r3, #0]
 8009814:	68a3      	ldr	r3, [r4, #8]
 8009816:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800981a:	3b01      	subs	r3, #1
 800981c:	60a3      	str	r3, [r4, #8]
 800981e:	2900      	cmp	r1, #0
 8009820:	d1ed      	bne.n	80097fe <_puts_r+0x52>
 8009822:	2b00      	cmp	r3, #0
 8009824:	da11      	bge.n	800984a <_puts_r+0x9e>
 8009826:	4622      	mov	r2, r4
 8009828:	210a      	movs	r1, #10
 800982a:	4628      	mov	r0, r5
 800982c:	f000 f895 	bl	800995a <__swbuf_r>
 8009830:	3001      	adds	r0, #1
 8009832:	d0d7      	beq.n	80097e4 <_puts_r+0x38>
 8009834:	250a      	movs	r5, #10
 8009836:	e7d7      	b.n	80097e8 <_puts_r+0x3c>
 8009838:	4622      	mov	r2, r4
 800983a:	4628      	mov	r0, r5
 800983c:	f000 f88d 	bl	800995a <__swbuf_r>
 8009840:	3001      	adds	r0, #1
 8009842:	d1e7      	bne.n	8009814 <_puts_r+0x68>
 8009844:	e7ce      	b.n	80097e4 <_puts_r+0x38>
 8009846:	3e01      	subs	r6, #1
 8009848:	e7e4      	b.n	8009814 <_puts_r+0x68>
 800984a:	6823      	ldr	r3, [r4, #0]
 800984c:	1c5a      	adds	r2, r3, #1
 800984e:	6022      	str	r2, [r4, #0]
 8009850:	220a      	movs	r2, #10
 8009852:	701a      	strb	r2, [r3, #0]
 8009854:	e7ee      	b.n	8009834 <_puts_r+0x88>
	...

08009858 <puts>:
 8009858:	4b02      	ldr	r3, [pc, #8]	@ (8009864 <puts+0xc>)
 800985a:	4601      	mov	r1, r0
 800985c:	6818      	ldr	r0, [r3, #0]
 800985e:	f7ff bfa5 	b.w	80097ac <_puts_r>
 8009862:	bf00      	nop
 8009864:	20000020 	.word	0x20000020

08009868 <sniprintf>:
 8009868:	b40c      	push	{r2, r3}
 800986a:	b530      	push	{r4, r5, lr}
 800986c:	4b18      	ldr	r3, [pc, #96]	@ (80098d0 <sniprintf+0x68>)
 800986e:	1e0c      	subs	r4, r1, #0
 8009870:	681d      	ldr	r5, [r3, #0]
 8009872:	b09d      	sub	sp, #116	@ 0x74
 8009874:	da08      	bge.n	8009888 <sniprintf+0x20>
 8009876:	238b      	movs	r3, #139	@ 0x8b
 8009878:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800987c:	602b      	str	r3, [r5, #0]
 800987e:	b01d      	add	sp, #116	@ 0x74
 8009880:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009884:	b002      	add	sp, #8
 8009886:	4770      	bx	lr
 8009888:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800988c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009890:	f04f 0300 	mov.w	r3, #0
 8009894:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009896:	bf0c      	ite	eq
 8009898:	4623      	moveq	r3, r4
 800989a:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800989e:	9304      	str	r3, [sp, #16]
 80098a0:	9307      	str	r3, [sp, #28]
 80098a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80098a6:	9002      	str	r0, [sp, #8]
 80098a8:	9006      	str	r0, [sp, #24]
 80098aa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80098ae:	4628      	mov	r0, r5
 80098b0:	ab21      	add	r3, sp, #132	@ 0x84
 80098b2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80098b4:	a902      	add	r1, sp, #8
 80098b6:	9301      	str	r3, [sp, #4]
 80098b8:	f000 fb1e 	bl	8009ef8 <_svfiprintf_r>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	bfbc      	itt	lt
 80098c0:	238b      	movlt	r3, #139	@ 0x8b
 80098c2:	602b      	strlt	r3, [r5, #0]
 80098c4:	2c00      	cmp	r4, #0
 80098c6:	d0da      	beq.n	800987e <sniprintf+0x16>
 80098c8:	2200      	movs	r2, #0
 80098ca:	9b02      	ldr	r3, [sp, #8]
 80098cc:	701a      	strb	r2, [r3, #0]
 80098ce:	e7d6      	b.n	800987e <sniprintf+0x16>
 80098d0:	20000020 	.word	0x20000020

080098d4 <__sread>:
 80098d4:	b510      	push	{r4, lr}
 80098d6:	460c      	mov	r4, r1
 80098d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098dc:	f000 f95a 	bl	8009b94 <_read_r>
 80098e0:	2800      	cmp	r0, #0
 80098e2:	bfab      	itete	ge
 80098e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80098e6:	89a3      	ldrhlt	r3, [r4, #12]
 80098e8:	181b      	addge	r3, r3, r0
 80098ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80098ee:	bfac      	ite	ge
 80098f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80098f2:	81a3      	strhlt	r3, [r4, #12]
 80098f4:	bd10      	pop	{r4, pc}

080098f6 <__swrite>:
 80098f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098fa:	461f      	mov	r7, r3
 80098fc:	898b      	ldrh	r3, [r1, #12]
 80098fe:	4605      	mov	r5, r0
 8009900:	05db      	lsls	r3, r3, #23
 8009902:	460c      	mov	r4, r1
 8009904:	4616      	mov	r6, r2
 8009906:	d505      	bpl.n	8009914 <__swrite+0x1e>
 8009908:	2302      	movs	r3, #2
 800990a:	2200      	movs	r2, #0
 800990c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009910:	f000 f92e 	bl	8009b70 <_lseek_r>
 8009914:	89a3      	ldrh	r3, [r4, #12]
 8009916:	4632      	mov	r2, r6
 8009918:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800991c:	81a3      	strh	r3, [r4, #12]
 800991e:	4628      	mov	r0, r5
 8009920:	463b      	mov	r3, r7
 8009922:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009926:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800992a:	f000 b945 	b.w	8009bb8 <_write_r>

0800992e <__sseek>:
 800992e:	b510      	push	{r4, lr}
 8009930:	460c      	mov	r4, r1
 8009932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009936:	f000 f91b 	bl	8009b70 <_lseek_r>
 800993a:	1c43      	adds	r3, r0, #1
 800993c:	89a3      	ldrh	r3, [r4, #12]
 800993e:	bf15      	itete	ne
 8009940:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009942:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009946:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800994a:	81a3      	strheq	r3, [r4, #12]
 800994c:	bf18      	it	ne
 800994e:	81a3      	strhne	r3, [r4, #12]
 8009950:	bd10      	pop	{r4, pc}

08009952 <__sclose>:
 8009952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009956:	f000 b89d 	b.w	8009a94 <_close_r>

0800995a <__swbuf_r>:
 800995a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800995c:	460e      	mov	r6, r1
 800995e:	4614      	mov	r4, r2
 8009960:	4605      	mov	r5, r0
 8009962:	b118      	cbz	r0, 800996c <__swbuf_r+0x12>
 8009964:	6a03      	ldr	r3, [r0, #32]
 8009966:	b90b      	cbnz	r3, 800996c <__swbuf_r+0x12>
 8009968:	f7ff feea 	bl	8009740 <__sinit>
 800996c:	69a3      	ldr	r3, [r4, #24]
 800996e:	60a3      	str	r3, [r4, #8]
 8009970:	89a3      	ldrh	r3, [r4, #12]
 8009972:	071a      	lsls	r2, r3, #28
 8009974:	d501      	bpl.n	800997a <__swbuf_r+0x20>
 8009976:	6923      	ldr	r3, [r4, #16]
 8009978:	b943      	cbnz	r3, 800998c <__swbuf_r+0x32>
 800997a:	4621      	mov	r1, r4
 800997c:	4628      	mov	r0, r5
 800997e:	f000 f82b 	bl	80099d8 <__swsetup_r>
 8009982:	b118      	cbz	r0, 800998c <__swbuf_r+0x32>
 8009984:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009988:	4638      	mov	r0, r7
 800998a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800998c:	6823      	ldr	r3, [r4, #0]
 800998e:	6922      	ldr	r2, [r4, #16]
 8009990:	b2f6      	uxtb	r6, r6
 8009992:	1a98      	subs	r0, r3, r2
 8009994:	6963      	ldr	r3, [r4, #20]
 8009996:	4637      	mov	r7, r6
 8009998:	4283      	cmp	r3, r0
 800999a:	dc05      	bgt.n	80099a8 <__swbuf_r+0x4e>
 800999c:	4621      	mov	r1, r4
 800999e:	4628      	mov	r0, r5
 80099a0:	f000 fdb6 	bl	800a510 <_fflush_r>
 80099a4:	2800      	cmp	r0, #0
 80099a6:	d1ed      	bne.n	8009984 <__swbuf_r+0x2a>
 80099a8:	68a3      	ldr	r3, [r4, #8]
 80099aa:	3b01      	subs	r3, #1
 80099ac:	60a3      	str	r3, [r4, #8]
 80099ae:	6823      	ldr	r3, [r4, #0]
 80099b0:	1c5a      	adds	r2, r3, #1
 80099b2:	6022      	str	r2, [r4, #0]
 80099b4:	701e      	strb	r6, [r3, #0]
 80099b6:	6962      	ldr	r2, [r4, #20]
 80099b8:	1c43      	adds	r3, r0, #1
 80099ba:	429a      	cmp	r2, r3
 80099bc:	d004      	beq.n	80099c8 <__swbuf_r+0x6e>
 80099be:	89a3      	ldrh	r3, [r4, #12]
 80099c0:	07db      	lsls	r3, r3, #31
 80099c2:	d5e1      	bpl.n	8009988 <__swbuf_r+0x2e>
 80099c4:	2e0a      	cmp	r6, #10
 80099c6:	d1df      	bne.n	8009988 <__swbuf_r+0x2e>
 80099c8:	4621      	mov	r1, r4
 80099ca:	4628      	mov	r0, r5
 80099cc:	f000 fda0 	bl	800a510 <_fflush_r>
 80099d0:	2800      	cmp	r0, #0
 80099d2:	d0d9      	beq.n	8009988 <__swbuf_r+0x2e>
 80099d4:	e7d6      	b.n	8009984 <__swbuf_r+0x2a>
	...

080099d8 <__swsetup_r>:
 80099d8:	b538      	push	{r3, r4, r5, lr}
 80099da:	4b29      	ldr	r3, [pc, #164]	@ (8009a80 <__swsetup_r+0xa8>)
 80099dc:	4605      	mov	r5, r0
 80099de:	6818      	ldr	r0, [r3, #0]
 80099e0:	460c      	mov	r4, r1
 80099e2:	b118      	cbz	r0, 80099ec <__swsetup_r+0x14>
 80099e4:	6a03      	ldr	r3, [r0, #32]
 80099e6:	b90b      	cbnz	r3, 80099ec <__swsetup_r+0x14>
 80099e8:	f7ff feaa 	bl	8009740 <__sinit>
 80099ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099f0:	0719      	lsls	r1, r3, #28
 80099f2:	d422      	bmi.n	8009a3a <__swsetup_r+0x62>
 80099f4:	06da      	lsls	r2, r3, #27
 80099f6:	d407      	bmi.n	8009a08 <__swsetup_r+0x30>
 80099f8:	2209      	movs	r2, #9
 80099fa:	602a      	str	r2, [r5, #0]
 80099fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a04:	81a3      	strh	r3, [r4, #12]
 8009a06:	e033      	b.n	8009a70 <__swsetup_r+0x98>
 8009a08:	0758      	lsls	r0, r3, #29
 8009a0a:	d512      	bpl.n	8009a32 <__swsetup_r+0x5a>
 8009a0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a0e:	b141      	cbz	r1, 8009a22 <__swsetup_r+0x4a>
 8009a10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a14:	4299      	cmp	r1, r3
 8009a16:	d002      	beq.n	8009a1e <__swsetup_r+0x46>
 8009a18:	4628      	mov	r0, r5
 8009a1a:	f000 f91b 	bl	8009c54 <_free_r>
 8009a1e:	2300      	movs	r3, #0
 8009a20:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a22:	89a3      	ldrh	r3, [r4, #12]
 8009a24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009a28:	81a3      	strh	r3, [r4, #12]
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	6063      	str	r3, [r4, #4]
 8009a2e:	6923      	ldr	r3, [r4, #16]
 8009a30:	6023      	str	r3, [r4, #0]
 8009a32:	89a3      	ldrh	r3, [r4, #12]
 8009a34:	f043 0308 	orr.w	r3, r3, #8
 8009a38:	81a3      	strh	r3, [r4, #12]
 8009a3a:	6923      	ldr	r3, [r4, #16]
 8009a3c:	b94b      	cbnz	r3, 8009a52 <__swsetup_r+0x7a>
 8009a3e:	89a3      	ldrh	r3, [r4, #12]
 8009a40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009a44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a48:	d003      	beq.n	8009a52 <__swsetup_r+0x7a>
 8009a4a:	4621      	mov	r1, r4
 8009a4c:	4628      	mov	r0, r5
 8009a4e:	f000 fdac 	bl	800a5aa <__smakebuf_r>
 8009a52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a56:	f013 0201 	ands.w	r2, r3, #1
 8009a5a:	d00a      	beq.n	8009a72 <__swsetup_r+0x9a>
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	60a2      	str	r2, [r4, #8]
 8009a60:	6962      	ldr	r2, [r4, #20]
 8009a62:	4252      	negs	r2, r2
 8009a64:	61a2      	str	r2, [r4, #24]
 8009a66:	6922      	ldr	r2, [r4, #16]
 8009a68:	b942      	cbnz	r2, 8009a7c <__swsetup_r+0xa4>
 8009a6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009a6e:	d1c5      	bne.n	80099fc <__swsetup_r+0x24>
 8009a70:	bd38      	pop	{r3, r4, r5, pc}
 8009a72:	0799      	lsls	r1, r3, #30
 8009a74:	bf58      	it	pl
 8009a76:	6962      	ldrpl	r2, [r4, #20]
 8009a78:	60a2      	str	r2, [r4, #8]
 8009a7a:	e7f4      	b.n	8009a66 <__swsetup_r+0x8e>
 8009a7c:	2000      	movs	r0, #0
 8009a7e:	e7f7      	b.n	8009a70 <__swsetup_r+0x98>
 8009a80:	20000020 	.word	0x20000020

08009a84 <memset>:
 8009a84:	4603      	mov	r3, r0
 8009a86:	4402      	add	r2, r0
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d100      	bne.n	8009a8e <memset+0xa>
 8009a8c:	4770      	bx	lr
 8009a8e:	f803 1b01 	strb.w	r1, [r3], #1
 8009a92:	e7f9      	b.n	8009a88 <memset+0x4>

08009a94 <_close_r>:
 8009a94:	b538      	push	{r3, r4, r5, lr}
 8009a96:	2300      	movs	r3, #0
 8009a98:	4d05      	ldr	r5, [pc, #20]	@ (8009ab0 <_close_r+0x1c>)
 8009a9a:	4604      	mov	r4, r0
 8009a9c:	4608      	mov	r0, r1
 8009a9e:	602b      	str	r3, [r5, #0]
 8009aa0:	f7f9 fba3 	bl	80031ea <_close>
 8009aa4:	1c43      	adds	r3, r0, #1
 8009aa6:	d102      	bne.n	8009aae <_close_r+0x1a>
 8009aa8:	682b      	ldr	r3, [r5, #0]
 8009aaa:	b103      	cbz	r3, 8009aae <_close_r+0x1a>
 8009aac:	6023      	str	r3, [r4, #0]
 8009aae:	bd38      	pop	{r3, r4, r5, pc}
 8009ab0:	20004330 	.word	0x20004330

08009ab4 <_reclaim_reent>:
 8009ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8009b6c <_reclaim_reent+0xb8>)
 8009ab6:	b570      	push	{r4, r5, r6, lr}
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4604      	mov	r4, r0
 8009abc:	4283      	cmp	r3, r0
 8009abe:	d053      	beq.n	8009b68 <_reclaim_reent+0xb4>
 8009ac0:	69c3      	ldr	r3, [r0, #28]
 8009ac2:	b31b      	cbz	r3, 8009b0c <_reclaim_reent+0x58>
 8009ac4:	68db      	ldr	r3, [r3, #12]
 8009ac6:	b163      	cbz	r3, 8009ae2 <_reclaim_reent+0x2e>
 8009ac8:	2500      	movs	r5, #0
 8009aca:	69e3      	ldr	r3, [r4, #28]
 8009acc:	68db      	ldr	r3, [r3, #12]
 8009ace:	5959      	ldr	r1, [r3, r5]
 8009ad0:	b9b1      	cbnz	r1, 8009b00 <_reclaim_reent+0x4c>
 8009ad2:	3504      	adds	r5, #4
 8009ad4:	2d80      	cmp	r5, #128	@ 0x80
 8009ad6:	d1f8      	bne.n	8009aca <_reclaim_reent+0x16>
 8009ad8:	69e3      	ldr	r3, [r4, #28]
 8009ada:	4620      	mov	r0, r4
 8009adc:	68d9      	ldr	r1, [r3, #12]
 8009ade:	f000 f8b9 	bl	8009c54 <_free_r>
 8009ae2:	69e3      	ldr	r3, [r4, #28]
 8009ae4:	6819      	ldr	r1, [r3, #0]
 8009ae6:	b111      	cbz	r1, 8009aee <_reclaim_reent+0x3a>
 8009ae8:	4620      	mov	r0, r4
 8009aea:	f000 f8b3 	bl	8009c54 <_free_r>
 8009aee:	69e3      	ldr	r3, [r4, #28]
 8009af0:	689d      	ldr	r5, [r3, #8]
 8009af2:	b15d      	cbz	r5, 8009b0c <_reclaim_reent+0x58>
 8009af4:	4629      	mov	r1, r5
 8009af6:	4620      	mov	r0, r4
 8009af8:	682d      	ldr	r5, [r5, #0]
 8009afa:	f000 f8ab 	bl	8009c54 <_free_r>
 8009afe:	e7f8      	b.n	8009af2 <_reclaim_reent+0x3e>
 8009b00:	680e      	ldr	r6, [r1, #0]
 8009b02:	4620      	mov	r0, r4
 8009b04:	f000 f8a6 	bl	8009c54 <_free_r>
 8009b08:	4631      	mov	r1, r6
 8009b0a:	e7e1      	b.n	8009ad0 <_reclaim_reent+0x1c>
 8009b0c:	6961      	ldr	r1, [r4, #20]
 8009b0e:	b111      	cbz	r1, 8009b16 <_reclaim_reent+0x62>
 8009b10:	4620      	mov	r0, r4
 8009b12:	f000 f89f 	bl	8009c54 <_free_r>
 8009b16:	69e1      	ldr	r1, [r4, #28]
 8009b18:	b111      	cbz	r1, 8009b20 <_reclaim_reent+0x6c>
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	f000 f89a 	bl	8009c54 <_free_r>
 8009b20:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009b22:	b111      	cbz	r1, 8009b2a <_reclaim_reent+0x76>
 8009b24:	4620      	mov	r0, r4
 8009b26:	f000 f895 	bl	8009c54 <_free_r>
 8009b2a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b2c:	b111      	cbz	r1, 8009b34 <_reclaim_reent+0x80>
 8009b2e:	4620      	mov	r0, r4
 8009b30:	f000 f890 	bl	8009c54 <_free_r>
 8009b34:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009b36:	b111      	cbz	r1, 8009b3e <_reclaim_reent+0x8a>
 8009b38:	4620      	mov	r0, r4
 8009b3a:	f000 f88b 	bl	8009c54 <_free_r>
 8009b3e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009b40:	b111      	cbz	r1, 8009b48 <_reclaim_reent+0x94>
 8009b42:	4620      	mov	r0, r4
 8009b44:	f000 f886 	bl	8009c54 <_free_r>
 8009b48:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009b4a:	b111      	cbz	r1, 8009b52 <_reclaim_reent+0x9e>
 8009b4c:	4620      	mov	r0, r4
 8009b4e:	f000 f881 	bl	8009c54 <_free_r>
 8009b52:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009b54:	b111      	cbz	r1, 8009b5c <_reclaim_reent+0xa8>
 8009b56:	4620      	mov	r0, r4
 8009b58:	f000 f87c 	bl	8009c54 <_free_r>
 8009b5c:	6a23      	ldr	r3, [r4, #32]
 8009b5e:	b11b      	cbz	r3, 8009b68 <_reclaim_reent+0xb4>
 8009b60:	4620      	mov	r0, r4
 8009b62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009b66:	4718      	bx	r3
 8009b68:	bd70      	pop	{r4, r5, r6, pc}
 8009b6a:	bf00      	nop
 8009b6c:	20000020 	.word	0x20000020

08009b70 <_lseek_r>:
 8009b70:	b538      	push	{r3, r4, r5, lr}
 8009b72:	4604      	mov	r4, r0
 8009b74:	4608      	mov	r0, r1
 8009b76:	4611      	mov	r1, r2
 8009b78:	2200      	movs	r2, #0
 8009b7a:	4d05      	ldr	r5, [pc, #20]	@ (8009b90 <_lseek_r+0x20>)
 8009b7c:	602a      	str	r2, [r5, #0]
 8009b7e:	461a      	mov	r2, r3
 8009b80:	f7f9 fb57 	bl	8003232 <_lseek>
 8009b84:	1c43      	adds	r3, r0, #1
 8009b86:	d102      	bne.n	8009b8e <_lseek_r+0x1e>
 8009b88:	682b      	ldr	r3, [r5, #0]
 8009b8a:	b103      	cbz	r3, 8009b8e <_lseek_r+0x1e>
 8009b8c:	6023      	str	r3, [r4, #0]
 8009b8e:	bd38      	pop	{r3, r4, r5, pc}
 8009b90:	20004330 	.word	0x20004330

08009b94 <_read_r>:
 8009b94:	b538      	push	{r3, r4, r5, lr}
 8009b96:	4604      	mov	r4, r0
 8009b98:	4608      	mov	r0, r1
 8009b9a:	4611      	mov	r1, r2
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	4d05      	ldr	r5, [pc, #20]	@ (8009bb4 <_read_r+0x20>)
 8009ba0:	602a      	str	r2, [r5, #0]
 8009ba2:	461a      	mov	r2, r3
 8009ba4:	f7f9 fb04 	bl	80031b0 <_read>
 8009ba8:	1c43      	adds	r3, r0, #1
 8009baa:	d102      	bne.n	8009bb2 <_read_r+0x1e>
 8009bac:	682b      	ldr	r3, [r5, #0]
 8009bae:	b103      	cbz	r3, 8009bb2 <_read_r+0x1e>
 8009bb0:	6023      	str	r3, [r4, #0]
 8009bb2:	bd38      	pop	{r3, r4, r5, pc}
 8009bb4:	20004330 	.word	0x20004330

08009bb8 <_write_r>:
 8009bb8:	b538      	push	{r3, r4, r5, lr}
 8009bba:	4604      	mov	r4, r0
 8009bbc:	4608      	mov	r0, r1
 8009bbe:	4611      	mov	r1, r2
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	4d05      	ldr	r5, [pc, #20]	@ (8009bd8 <_write_r+0x20>)
 8009bc4:	602a      	str	r2, [r5, #0]
 8009bc6:	461a      	mov	r2, r3
 8009bc8:	f7f8 fbf8 	bl	80023bc <_write>
 8009bcc:	1c43      	adds	r3, r0, #1
 8009bce:	d102      	bne.n	8009bd6 <_write_r+0x1e>
 8009bd0:	682b      	ldr	r3, [r5, #0]
 8009bd2:	b103      	cbz	r3, 8009bd6 <_write_r+0x1e>
 8009bd4:	6023      	str	r3, [r4, #0]
 8009bd6:	bd38      	pop	{r3, r4, r5, pc}
 8009bd8:	20004330 	.word	0x20004330

08009bdc <__errno>:
 8009bdc:	4b01      	ldr	r3, [pc, #4]	@ (8009be4 <__errno+0x8>)
 8009bde:	6818      	ldr	r0, [r3, #0]
 8009be0:	4770      	bx	lr
 8009be2:	bf00      	nop
 8009be4:	20000020 	.word	0x20000020

08009be8 <__libc_init_array>:
 8009be8:	b570      	push	{r4, r5, r6, lr}
 8009bea:	2600      	movs	r6, #0
 8009bec:	4d0c      	ldr	r5, [pc, #48]	@ (8009c20 <__libc_init_array+0x38>)
 8009bee:	4c0d      	ldr	r4, [pc, #52]	@ (8009c24 <__libc_init_array+0x3c>)
 8009bf0:	1b64      	subs	r4, r4, r5
 8009bf2:	10a4      	asrs	r4, r4, #2
 8009bf4:	42a6      	cmp	r6, r4
 8009bf6:	d109      	bne.n	8009c0c <__libc_init_array+0x24>
 8009bf8:	f000 fda4 	bl	800a744 <_init>
 8009bfc:	2600      	movs	r6, #0
 8009bfe:	4d0a      	ldr	r5, [pc, #40]	@ (8009c28 <__libc_init_array+0x40>)
 8009c00:	4c0a      	ldr	r4, [pc, #40]	@ (8009c2c <__libc_init_array+0x44>)
 8009c02:	1b64      	subs	r4, r4, r5
 8009c04:	10a4      	asrs	r4, r4, #2
 8009c06:	42a6      	cmp	r6, r4
 8009c08:	d105      	bne.n	8009c16 <__libc_init_array+0x2e>
 8009c0a:	bd70      	pop	{r4, r5, r6, pc}
 8009c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c10:	4798      	blx	r3
 8009c12:	3601      	adds	r6, #1
 8009c14:	e7ee      	b.n	8009bf4 <__libc_init_array+0xc>
 8009c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c1a:	4798      	blx	r3
 8009c1c:	3601      	adds	r6, #1
 8009c1e:	e7f2      	b.n	8009c06 <__libc_init_array+0x1e>
 8009c20:	0800aacc 	.word	0x0800aacc
 8009c24:	0800aacc 	.word	0x0800aacc
 8009c28:	0800aacc 	.word	0x0800aacc
 8009c2c:	0800aad0 	.word	0x0800aad0

08009c30 <__retarget_lock_init_recursive>:
 8009c30:	4770      	bx	lr

08009c32 <__retarget_lock_acquire_recursive>:
 8009c32:	4770      	bx	lr

08009c34 <__retarget_lock_release_recursive>:
 8009c34:	4770      	bx	lr

08009c36 <memcpy>:
 8009c36:	440a      	add	r2, r1
 8009c38:	4291      	cmp	r1, r2
 8009c3a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009c3e:	d100      	bne.n	8009c42 <memcpy+0xc>
 8009c40:	4770      	bx	lr
 8009c42:	b510      	push	{r4, lr}
 8009c44:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c48:	4291      	cmp	r1, r2
 8009c4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c4e:	d1f9      	bne.n	8009c44 <memcpy+0xe>
 8009c50:	bd10      	pop	{r4, pc}
	...

08009c54 <_free_r>:
 8009c54:	b538      	push	{r3, r4, r5, lr}
 8009c56:	4605      	mov	r5, r0
 8009c58:	2900      	cmp	r1, #0
 8009c5a:	d040      	beq.n	8009cde <_free_r+0x8a>
 8009c5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c60:	1f0c      	subs	r4, r1, #4
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	bfb8      	it	lt
 8009c66:	18e4      	addlt	r4, r4, r3
 8009c68:	f000 f8de 	bl	8009e28 <__malloc_lock>
 8009c6c:	4a1c      	ldr	r2, [pc, #112]	@ (8009ce0 <_free_r+0x8c>)
 8009c6e:	6813      	ldr	r3, [r2, #0]
 8009c70:	b933      	cbnz	r3, 8009c80 <_free_r+0x2c>
 8009c72:	6063      	str	r3, [r4, #4]
 8009c74:	6014      	str	r4, [r2, #0]
 8009c76:	4628      	mov	r0, r5
 8009c78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c7c:	f000 b8da 	b.w	8009e34 <__malloc_unlock>
 8009c80:	42a3      	cmp	r3, r4
 8009c82:	d908      	bls.n	8009c96 <_free_r+0x42>
 8009c84:	6820      	ldr	r0, [r4, #0]
 8009c86:	1821      	adds	r1, r4, r0
 8009c88:	428b      	cmp	r3, r1
 8009c8a:	bf01      	itttt	eq
 8009c8c:	6819      	ldreq	r1, [r3, #0]
 8009c8e:	685b      	ldreq	r3, [r3, #4]
 8009c90:	1809      	addeq	r1, r1, r0
 8009c92:	6021      	streq	r1, [r4, #0]
 8009c94:	e7ed      	b.n	8009c72 <_free_r+0x1e>
 8009c96:	461a      	mov	r2, r3
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	b10b      	cbz	r3, 8009ca0 <_free_r+0x4c>
 8009c9c:	42a3      	cmp	r3, r4
 8009c9e:	d9fa      	bls.n	8009c96 <_free_r+0x42>
 8009ca0:	6811      	ldr	r1, [r2, #0]
 8009ca2:	1850      	adds	r0, r2, r1
 8009ca4:	42a0      	cmp	r0, r4
 8009ca6:	d10b      	bne.n	8009cc0 <_free_r+0x6c>
 8009ca8:	6820      	ldr	r0, [r4, #0]
 8009caa:	4401      	add	r1, r0
 8009cac:	1850      	adds	r0, r2, r1
 8009cae:	4283      	cmp	r3, r0
 8009cb0:	6011      	str	r1, [r2, #0]
 8009cb2:	d1e0      	bne.n	8009c76 <_free_r+0x22>
 8009cb4:	6818      	ldr	r0, [r3, #0]
 8009cb6:	685b      	ldr	r3, [r3, #4]
 8009cb8:	4408      	add	r0, r1
 8009cba:	6010      	str	r0, [r2, #0]
 8009cbc:	6053      	str	r3, [r2, #4]
 8009cbe:	e7da      	b.n	8009c76 <_free_r+0x22>
 8009cc0:	d902      	bls.n	8009cc8 <_free_r+0x74>
 8009cc2:	230c      	movs	r3, #12
 8009cc4:	602b      	str	r3, [r5, #0]
 8009cc6:	e7d6      	b.n	8009c76 <_free_r+0x22>
 8009cc8:	6820      	ldr	r0, [r4, #0]
 8009cca:	1821      	adds	r1, r4, r0
 8009ccc:	428b      	cmp	r3, r1
 8009cce:	bf01      	itttt	eq
 8009cd0:	6819      	ldreq	r1, [r3, #0]
 8009cd2:	685b      	ldreq	r3, [r3, #4]
 8009cd4:	1809      	addeq	r1, r1, r0
 8009cd6:	6021      	streq	r1, [r4, #0]
 8009cd8:	6063      	str	r3, [r4, #4]
 8009cda:	6054      	str	r4, [r2, #4]
 8009cdc:	e7cb      	b.n	8009c76 <_free_r+0x22>
 8009cde:	bd38      	pop	{r3, r4, r5, pc}
 8009ce0:	2000433c 	.word	0x2000433c

08009ce4 <sbrk_aligned>:
 8009ce4:	b570      	push	{r4, r5, r6, lr}
 8009ce6:	4e0f      	ldr	r6, [pc, #60]	@ (8009d24 <sbrk_aligned+0x40>)
 8009ce8:	460c      	mov	r4, r1
 8009cea:	6831      	ldr	r1, [r6, #0]
 8009cec:	4605      	mov	r5, r0
 8009cee:	b911      	cbnz	r1, 8009cf6 <sbrk_aligned+0x12>
 8009cf0:	f000 fcd4 	bl	800a69c <_sbrk_r>
 8009cf4:	6030      	str	r0, [r6, #0]
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	f000 fccf 	bl	800a69c <_sbrk_r>
 8009cfe:	1c43      	adds	r3, r0, #1
 8009d00:	d103      	bne.n	8009d0a <sbrk_aligned+0x26>
 8009d02:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009d06:	4620      	mov	r0, r4
 8009d08:	bd70      	pop	{r4, r5, r6, pc}
 8009d0a:	1cc4      	adds	r4, r0, #3
 8009d0c:	f024 0403 	bic.w	r4, r4, #3
 8009d10:	42a0      	cmp	r0, r4
 8009d12:	d0f8      	beq.n	8009d06 <sbrk_aligned+0x22>
 8009d14:	1a21      	subs	r1, r4, r0
 8009d16:	4628      	mov	r0, r5
 8009d18:	f000 fcc0 	bl	800a69c <_sbrk_r>
 8009d1c:	3001      	adds	r0, #1
 8009d1e:	d1f2      	bne.n	8009d06 <sbrk_aligned+0x22>
 8009d20:	e7ef      	b.n	8009d02 <sbrk_aligned+0x1e>
 8009d22:	bf00      	nop
 8009d24:	20004338 	.word	0x20004338

08009d28 <_malloc_r>:
 8009d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d2c:	1ccd      	adds	r5, r1, #3
 8009d2e:	f025 0503 	bic.w	r5, r5, #3
 8009d32:	3508      	adds	r5, #8
 8009d34:	2d0c      	cmp	r5, #12
 8009d36:	bf38      	it	cc
 8009d38:	250c      	movcc	r5, #12
 8009d3a:	2d00      	cmp	r5, #0
 8009d3c:	4606      	mov	r6, r0
 8009d3e:	db01      	blt.n	8009d44 <_malloc_r+0x1c>
 8009d40:	42a9      	cmp	r1, r5
 8009d42:	d904      	bls.n	8009d4e <_malloc_r+0x26>
 8009d44:	230c      	movs	r3, #12
 8009d46:	6033      	str	r3, [r6, #0]
 8009d48:	2000      	movs	r0, #0
 8009d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009e24 <_malloc_r+0xfc>
 8009d52:	f000 f869 	bl	8009e28 <__malloc_lock>
 8009d56:	f8d8 3000 	ldr.w	r3, [r8]
 8009d5a:	461c      	mov	r4, r3
 8009d5c:	bb44      	cbnz	r4, 8009db0 <_malloc_r+0x88>
 8009d5e:	4629      	mov	r1, r5
 8009d60:	4630      	mov	r0, r6
 8009d62:	f7ff ffbf 	bl	8009ce4 <sbrk_aligned>
 8009d66:	1c43      	adds	r3, r0, #1
 8009d68:	4604      	mov	r4, r0
 8009d6a:	d158      	bne.n	8009e1e <_malloc_r+0xf6>
 8009d6c:	f8d8 4000 	ldr.w	r4, [r8]
 8009d70:	4627      	mov	r7, r4
 8009d72:	2f00      	cmp	r7, #0
 8009d74:	d143      	bne.n	8009dfe <_malloc_r+0xd6>
 8009d76:	2c00      	cmp	r4, #0
 8009d78:	d04b      	beq.n	8009e12 <_malloc_r+0xea>
 8009d7a:	6823      	ldr	r3, [r4, #0]
 8009d7c:	4639      	mov	r1, r7
 8009d7e:	4630      	mov	r0, r6
 8009d80:	eb04 0903 	add.w	r9, r4, r3
 8009d84:	f000 fc8a 	bl	800a69c <_sbrk_r>
 8009d88:	4581      	cmp	r9, r0
 8009d8a:	d142      	bne.n	8009e12 <_malloc_r+0xea>
 8009d8c:	6821      	ldr	r1, [r4, #0]
 8009d8e:	4630      	mov	r0, r6
 8009d90:	1a6d      	subs	r5, r5, r1
 8009d92:	4629      	mov	r1, r5
 8009d94:	f7ff ffa6 	bl	8009ce4 <sbrk_aligned>
 8009d98:	3001      	adds	r0, #1
 8009d9a:	d03a      	beq.n	8009e12 <_malloc_r+0xea>
 8009d9c:	6823      	ldr	r3, [r4, #0]
 8009d9e:	442b      	add	r3, r5
 8009da0:	6023      	str	r3, [r4, #0]
 8009da2:	f8d8 3000 	ldr.w	r3, [r8]
 8009da6:	685a      	ldr	r2, [r3, #4]
 8009da8:	bb62      	cbnz	r2, 8009e04 <_malloc_r+0xdc>
 8009daa:	f8c8 7000 	str.w	r7, [r8]
 8009dae:	e00f      	b.n	8009dd0 <_malloc_r+0xa8>
 8009db0:	6822      	ldr	r2, [r4, #0]
 8009db2:	1b52      	subs	r2, r2, r5
 8009db4:	d420      	bmi.n	8009df8 <_malloc_r+0xd0>
 8009db6:	2a0b      	cmp	r2, #11
 8009db8:	d917      	bls.n	8009dea <_malloc_r+0xc2>
 8009dba:	1961      	adds	r1, r4, r5
 8009dbc:	42a3      	cmp	r3, r4
 8009dbe:	6025      	str	r5, [r4, #0]
 8009dc0:	bf18      	it	ne
 8009dc2:	6059      	strne	r1, [r3, #4]
 8009dc4:	6863      	ldr	r3, [r4, #4]
 8009dc6:	bf08      	it	eq
 8009dc8:	f8c8 1000 	streq.w	r1, [r8]
 8009dcc:	5162      	str	r2, [r4, r5]
 8009dce:	604b      	str	r3, [r1, #4]
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	f000 f82f 	bl	8009e34 <__malloc_unlock>
 8009dd6:	f104 000b 	add.w	r0, r4, #11
 8009dda:	1d23      	adds	r3, r4, #4
 8009ddc:	f020 0007 	bic.w	r0, r0, #7
 8009de0:	1ac2      	subs	r2, r0, r3
 8009de2:	bf1c      	itt	ne
 8009de4:	1a1b      	subne	r3, r3, r0
 8009de6:	50a3      	strne	r3, [r4, r2]
 8009de8:	e7af      	b.n	8009d4a <_malloc_r+0x22>
 8009dea:	6862      	ldr	r2, [r4, #4]
 8009dec:	42a3      	cmp	r3, r4
 8009dee:	bf0c      	ite	eq
 8009df0:	f8c8 2000 	streq.w	r2, [r8]
 8009df4:	605a      	strne	r2, [r3, #4]
 8009df6:	e7eb      	b.n	8009dd0 <_malloc_r+0xa8>
 8009df8:	4623      	mov	r3, r4
 8009dfa:	6864      	ldr	r4, [r4, #4]
 8009dfc:	e7ae      	b.n	8009d5c <_malloc_r+0x34>
 8009dfe:	463c      	mov	r4, r7
 8009e00:	687f      	ldr	r7, [r7, #4]
 8009e02:	e7b6      	b.n	8009d72 <_malloc_r+0x4a>
 8009e04:	461a      	mov	r2, r3
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	42a3      	cmp	r3, r4
 8009e0a:	d1fb      	bne.n	8009e04 <_malloc_r+0xdc>
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	6053      	str	r3, [r2, #4]
 8009e10:	e7de      	b.n	8009dd0 <_malloc_r+0xa8>
 8009e12:	230c      	movs	r3, #12
 8009e14:	4630      	mov	r0, r6
 8009e16:	6033      	str	r3, [r6, #0]
 8009e18:	f000 f80c 	bl	8009e34 <__malloc_unlock>
 8009e1c:	e794      	b.n	8009d48 <_malloc_r+0x20>
 8009e1e:	6005      	str	r5, [r0, #0]
 8009e20:	e7d6      	b.n	8009dd0 <_malloc_r+0xa8>
 8009e22:	bf00      	nop
 8009e24:	2000433c 	.word	0x2000433c

08009e28 <__malloc_lock>:
 8009e28:	4801      	ldr	r0, [pc, #4]	@ (8009e30 <__malloc_lock+0x8>)
 8009e2a:	f7ff bf02 	b.w	8009c32 <__retarget_lock_acquire_recursive>
 8009e2e:	bf00      	nop
 8009e30:	20004334 	.word	0x20004334

08009e34 <__malloc_unlock>:
 8009e34:	4801      	ldr	r0, [pc, #4]	@ (8009e3c <__malloc_unlock+0x8>)
 8009e36:	f7ff befd 	b.w	8009c34 <__retarget_lock_release_recursive>
 8009e3a:	bf00      	nop
 8009e3c:	20004334 	.word	0x20004334

08009e40 <__ssputs_r>:
 8009e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e44:	461f      	mov	r7, r3
 8009e46:	688e      	ldr	r6, [r1, #8]
 8009e48:	4682      	mov	sl, r0
 8009e4a:	42be      	cmp	r6, r7
 8009e4c:	460c      	mov	r4, r1
 8009e4e:	4690      	mov	r8, r2
 8009e50:	680b      	ldr	r3, [r1, #0]
 8009e52:	d82d      	bhi.n	8009eb0 <__ssputs_r+0x70>
 8009e54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009e5c:	d026      	beq.n	8009eac <__ssputs_r+0x6c>
 8009e5e:	6965      	ldr	r5, [r4, #20]
 8009e60:	6909      	ldr	r1, [r1, #16]
 8009e62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e66:	eba3 0901 	sub.w	r9, r3, r1
 8009e6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e6e:	1c7b      	adds	r3, r7, #1
 8009e70:	444b      	add	r3, r9
 8009e72:	106d      	asrs	r5, r5, #1
 8009e74:	429d      	cmp	r5, r3
 8009e76:	bf38      	it	cc
 8009e78:	461d      	movcc	r5, r3
 8009e7a:	0553      	lsls	r3, r2, #21
 8009e7c:	d527      	bpl.n	8009ece <__ssputs_r+0x8e>
 8009e7e:	4629      	mov	r1, r5
 8009e80:	f7ff ff52 	bl	8009d28 <_malloc_r>
 8009e84:	4606      	mov	r6, r0
 8009e86:	b360      	cbz	r0, 8009ee2 <__ssputs_r+0xa2>
 8009e88:	464a      	mov	r2, r9
 8009e8a:	6921      	ldr	r1, [r4, #16]
 8009e8c:	f7ff fed3 	bl	8009c36 <memcpy>
 8009e90:	89a3      	ldrh	r3, [r4, #12]
 8009e92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e9a:	81a3      	strh	r3, [r4, #12]
 8009e9c:	6126      	str	r6, [r4, #16]
 8009e9e:	444e      	add	r6, r9
 8009ea0:	6026      	str	r6, [r4, #0]
 8009ea2:	463e      	mov	r6, r7
 8009ea4:	6165      	str	r5, [r4, #20]
 8009ea6:	eba5 0509 	sub.w	r5, r5, r9
 8009eaa:	60a5      	str	r5, [r4, #8]
 8009eac:	42be      	cmp	r6, r7
 8009eae:	d900      	bls.n	8009eb2 <__ssputs_r+0x72>
 8009eb0:	463e      	mov	r6, r7
 8009eb2:	4632      	mov	r2, r6
 8009eb4:	4641      	mov	r1, r8
 8009eb6:	6820      	ldr	r0, [r4, #0]
 8009eb8:	f000 fbb3 	bl	800a622 <memmove>
 8009ebc:	2000      	movs	r0, #0
 8009ebe:	68a3      	ldr	r3, [r4, #8]
 8009ec0:	1b9b      	subs	r3, r3, r6
 8009ec2:	60a3      	str	r3, [r4, #8]
 8009ec4:	6823      	ldr	r3, [r4, #0]
 8009ec6:	4433      	add	r3, r6
 8009ec8:	6023      	str	r3, [r4, #0]
 8009eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ece:	462a      	mov	r2, r5
 8009ed0:	f000 fc02 	bl	800a6d8 <_realloc_r>
 8009ed4:	4606      	mov	r6, r0
 8009ed6:	2800      	cmp	r0, #0
 8009ed8:	d1e0      	bne.n	8009e9c <__ssputs_r+0x5c>
 8009eda:	4650      	mov	r0, sl
 8009edc:	6921      	ldr	r1, [r4, #16]
 8009ede:	f7ff feb9 	bl	8009c54 <_free_r>
 8009ee2:	230c      	movs	r3, #12
 8009ee4:	f8ca 3000 	str.w	r3, [sl]
 8009ee8:	89a3      	ldrh	r3, [r4, #12]
 8009eea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009eee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ef2:	81a3      	strh	r3, [r4, #12]
 8009ef4:	e7e9      	b.n	8009eca <__ssputs_r+0x8a>
	...

08009ef8 <_svfiprintf_r>:
 8009ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009efc:	4698      	mov	r8, r3
 8009efe:	898b      	ldrh	r3, [r1, #12]
 8009f00:	4607      	mov	r7, r0
 8009f02:	061b      	lsls	r3, r3, #24
 8009f04:	460d      	mov	r5, r1
 8009f06:	4614      	mov	r4, r2
 8009f08:	b09d      	sub	sp, #116	@ 0x74
 8009f0a:	d510      	bpl.n	8009f2e <_svfiprintf_r+0x36>
 8009f0c:	690b      	ldr	r3, [r1, #16]
 8009f0e:	b973      	cbnz	r3, 8009f2e <_svfiprintf_r+0x36>
 8009f10:	2140      	movs	r1, #64	@ 0x40
 8009f12:	f7ff ff09 	bl	8009d28 <_malloc_r>
 8009f16:	6028      	str	r0, [r5, #0]
 8009f18:	6128      	str	r0, [r5, #16]
 8009f1a:	b930      	cbnz	r0, 8009f2a <_svfiprintf_r+0x32>
 8009f1c:	230c      	movs	r3, #12
 8009f1e:	603b      	str	r3, [r7, #0]
 8009f20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f24:	b01d      	add	sp, #116	@ 0x74
 8009f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f2a:	2340      	movs	r3, #64	@ 0x40
 8009f2c:	616b      	str	r3, [r5, #20]
 8009f2e:	2300      	movs	r3, #0
 8009f30:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f32:	2320      	movs	r3, #32
 8009f34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f38:	2330      	movs	r3, #48	@ 0x30
 8009f3a:	f04f 0901 	mov.w	r9, #1
 8009f3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f42:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800a0dc <_svfiprintf_r+0x1e4>
 8009f46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f4a:	4623      	mov	r3, r4
 8009f4c:	469a      	mov	sl, r3
 8009f4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f52:	b10a      	cbz	r2, 8009f58 <_svfiprintf_r+0x60>
 8009f54:	2a25      	cmp	r2, #37	@ 0x25
 8009f56:	d1f9      	bne.n	8009f4c <_svfiprintf_r+0x54>
 8009f58:	ebba 0b04 	subs.w	fp, sl, r4
 8009f5c:	d00b      	beq.n	8009f76 <_svfiprintf_r+0x7e>
 8009f5e:	465b      	mov	r3, fp
 8009f60:	4622      	mov	r2, r4
 8009f62:	4629      	mov	r1, r5
 8009f64:	4638      	mov	r0, r7
 8009f66:	f7ff ff6b 	bl	8009e40 <__ssputs_r>
 8009f6a:	3001      	adds	r0, #1
 8009f6c:	f000 80a7 	beq.w	800a0be <_svfiprintf_r+0x1c6>
 8009f70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f72:	445a      	add	r2, fp
 8009f74:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f76:	f89a 3000 	ldrb.w	r3, [sl]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	f000 809f 	beq.w	800a0be <_svfiprintf_r+0x1c6>
 8009f80:	2300      	movs	r3, #0
 8009f82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009f86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f8a:	f10a 0a01 	add.w	sl, sl, #1
 8009f8e:	9304      	str	r3, [sp, #16]
 8009f90:	9307      	str	r3, [sp, #28]
 8009f92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f96:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f98:	4654      	mov	r4, sl
 8009f9a:	2205      	movs	r2, #5
 8009f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fa0:	484e      	ldr	r0, [pc, #312]	@ (800a0dc <_svfiprintf_r+0x1e4>)
 8009fa2:	f000 fb8b 	bl	800a6bc <memchr>
 8009fa6:	9a04      	ldr	r2, [sp, #16]
 8009fa8:	b9d8      	cbnz	r0, 8009fe2 <_svfiprintf_r+0xea>
 8009faa:	06d0      	lsls	r0, r2, #27
 8009fac:	bf44      	itt	mi
 8009fae:	2320      	movmi	r3, #32
 8009fb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fb4:	0711      	lsls	r1, r2, #28
 8009fb6:	bf44      	itt	mi
 8009fb8:	232b      	movmi	r3, #43	@ 0x2b
 8009fba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fbe:	f89a 3000 	ldrb.w	r3, [sl]
 8009fc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fc4:	d015      	beq.n	8009ff2 <_svfiprintf_r+0xfa>
 8009fc6:	4654      	mov	r4, sl
 8009fc8:	2000      	movs	r0, #0
 8009fca:	f04f 0c0a 	mov.w	ip, #10
 8009fce:	9a07      	ldr	r2, [sp, #28]
 8009fd0:	4621      	mov	r1, r4
 8009fd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fd6:	3b30      	subs	r3, #48	@ 0x30
 8009fd8:	2b09      	cmp	r3, #9
 8009fda:	d94b      	bls.n	800a074 <_svfiprintf_r+0x17c>
 8009fdc:	b1b0      	cbz	r0, 800a00c <_svfiprintf_r+0x114>
 8009fde:	9207      	str	r2, [sp, #28]
 8009fe0:	e014      	b.n	800a00c <_svfiprintf_r+0x114>
 8009fe2:	eba0 0308 	sub.w	r3, r0, r8
 8009fe6:	fa09 f303 	lsl.w	r3, r9, r3
 8009fea:	4313      	orrs	r3, r2
 8009fec:	46a2      	mov	sl, r4
 8009fee:	9304      	str	r3, [sp, #16]
 8009ff0:	e7d2      	b.n	8009f98 <_svfiprintf_r+0xa0>
 8009ff2:	9b03      	ldr	r3, [sp, #12]
 8009ff4:	1d19      	adds	r1, r3, #4
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	9103      	str	r1, [sp, #12]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	bfbb      	ittet	lt
 8009ffe:	425b      	neglt	r3, r3
 800a000:	f042 0202 	orrlt.w	r2, r2, #2
 800a004:	9307      	strge	r3, [sp, #28]
 800a006:	9307      	strlt	r3, [sp, #28]
 800a008:	bfb8      	it	lt
 800a00a:	9204      	strlt	r2, [sp, #16]
 800a00c:	7823      	ldrb	r3, [r4, #0]
 800a00e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a010:	d10a      	bne.n	800a028 <_svfiprintf_r+0x130>
 800a012:	7863      	ldrb	r3, [r4, #1]
 800a014:	2b2a      	cmp	r3, #42	@ 0x2a
 800a016:	d132      	bne.n	800a07e <_svfiprintf_r+0x186>
 800a018:	9b03      	ldr	r3, [sp, #12]
 800a01a:	3402      	adds	r4, #2
 800a01c:	1d1a      	adds	r2, r3, #4
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	9203      	str	r2, [sp, #12]
 800a022:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a026:	9305      	str	r3, [sp, #20]
 800a028:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800a0e0 <_svfiprintf_r+0x1e8>
 800a02c:	2203      	movs	r2, #3
 800a02e:	4650      	mov	r0, sl
 800a030:	7821      	ldrb	r1, [r4, #0]
 800a032:	f000 fb43 	bl	800a6bc <memchr>
 800a036:	b138      	cbz	r0, 800a048 <_svfiprintf_r+0x150>
 800a038:	2240      	movs	r2, #64	@ 0x40
 800a03a:	9b04      	ldr	r3, [sp, #16]
 800a03c:	eba0 000a 	sub.w	r0, r0, sl
 800a040:	4082      	lsls	r2, r0
 800a042:	4313      	orrs	r3, r2
 800a044:	3401      	adds	r4, #1
 800a046:	9304      	str	r3, [sp, #16]
 800a048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a04c:	2206      	movs	r2, #6
 800a04e:	4825      	ldr	r0, [pc, #148]	@ (800a0e4 <_svfiprintf_r+0x1ec>)
 800a050:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a054:	f000 fb32 	bl	800a6bc <memchr>
 800a058:	2800      	cmp	r0, #0
 800a05a:	d036      	beq.n	800a0ca <_svfiprintf_r+0x1d2>
 800a05c:	4b22      	ldr	r3, [pc, #136]	@ (800a0e8 <_svfiprintf_r+0x1f0>)
 800a05e:	bb1b      	cbnz	r3, 800a0a8 <_svfiprintf_r+0x1b0>
 800a060:	9b03      	ldr	r3, [sp, #12]
 800a062:	3307      	adds	r3, #7
 800a064:	f023 0307 	bic.w	r3, r3, #7
 800a068:	3308      	adds	r3, #8
 800a06a:	9303      	str	r3, [sp, #12]
 800a06c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a06e:	4433      	add	r3, r6
 800a070:	9309      	str	r3, [sp, #36]	@ 0x24
 800a072:	e76a      	b.n	8009f4a <_svfiprintf_r+0x52>
 800a074:	460c      	mov	r4, r1
 800a076:	2001      	movs	r0, #1
 800a078:	fb0c 3202 	mla	r2, ip, r2, r3
 800a07c:	e7a8      	b.n	8009fd0 <_svfiprintf_r+0xd8>
 800a07e:	2300      	movs	r3, #0
 800a080:	f04f 0c0a 	mov.w	ip, #10
 800a084:	4619      	mov	r1, r3
 800a086:	3401      	adds	r4, #1
 800a088:	9305      	str	r3, [sp, #20]
 800a08a:	4620      	mov	r0, r4
 800a08c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a090:	3a30      	subs	r2, #48	@ 0x30
 800a092:	2a09      	cmp	r2, #9
 800a094:	d903      	bls.n	800a09e <_svfiprintf_r+0x1a6>
 800a096:	2b00      	cmp	r3, #0
 800a098:	d0c6      	beq.n	800a028 <_svfiprintf_r+0x130>
 800a09a:	9105      	str	r1, [sp, #20]
 800a09c:	e7c4      	b.n	800a028 <_svfiprintf_r+0x130>
 800a09e:	4604      	mov	r4, r0
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0a6:	e7f0      	b.n	800a08a <_svfiprintf_r+0x192>
 800a0a8:	ab03      	add	r3, sp, #12
 800a0aa:	9300      	str	r3, [sp, #0]
 800a0ac:	462a      	mov	r2, r5
 800a0ae:	4638      	mov	r0, r7
 800a0b0:	4b0e      	ldr	r3, [pc, #56]	@ (800a0ec <_svfiprintf_r+0x1f4>)
 800a0b2:	a904      	add	r1, sp, #16
 800a0b4:	f3af 8000 	nop.w
 800a0b8:	1c42      	adds	r2, r0, #1
 800a0ba:	4606      	mov	r6, r0
 800a0bc:	d1d6      	bne.n	800a06c <_svfiprintf_r+0x174>
 800a0be:	89ab      	ldrh	r3, [r5, #12]
 800a0c0:	065b      	lsls	r3, r3, #25
 800a0c2:	f53f af2d 	bmi.w	8009f20 <_svfiprintf_r+0x28>
 800a0c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0c8:	e72c      	b.n	8009f24 <_svfiprintf_r+0x2c>
 800a0ca:	ab03      	add	r3, sp, #12
 800a0cc:	9300      	str	r3, [sp, #0]
 800a0ce:	462a      	mov	r2, r5
 800a0d0:	4638      	mov	r0, r7
 800a0d2:	4b06      	ldr	r3, [pc, #24]	@ (800a0ec <_svfiprintf_r+0x1f4>)
 800a0d4:	a904      	add	r1, sp, #16
 800a0d6:	f000 f87d 	bl	800a1d4 <_printf_i>
 800a0da:	e7ed      	b.n	800a0b8 <_svfiprintf_r+0x1c0>
 800a0dc:	0800aa96 	.word	0x0800aa96
 800a0e0:	0800aa9c 	.word	0x0800aa9c
 800a0e4:	0800aaa0 	.word	0x0800aaa0
 800a0e8:	00000000 	.word	0x00000000
 800a0ec:	08009e41 	.word	0x08009e41

0800a0f0 <_printf_common>:
 800a0f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0f4:	4616      	mov	r6, r2
 800a0f6:	4698      	mov	r8, r3
 800a0f8:	688a      	ldr	r2, [r1, #8]
 800a0fa:	690b      	ldr	r3, [r1, #16]
 800a0fc:	4607      	mov	r7, r0
 800a0fe:	4293      	cmp	r3, r2
 800a100:	bfb8      	it	lt
 800a102:	4613      	movlt	r3, r2
 800a104:	6033      	str	r3, [r6, #0]
 800a106:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a10a:	460c      	mov	r4, r1
 800a10c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a110:	b10a      	cbz	r2, 800a116 <_printf_common+0x26>
 800a112:	3301      	adds	r3, #1
 800a114:	6033      	str	r3, [r6, #0]
 800a116:	6823      	ldr	r3, [r4, #0]
 800a118:	0699      	lsls	r1, r3, #26
 800a11a:	bf42      	ittt	mi
 800a11c:	6833      	ldrmi	r3, [r6, #0]
 800a11e:	3302      	addmi	r3, #2
 800a120:	6033      	strmi	r3, [r6, #0]
 800a122:	6825      	ldr	r5, [r4, #0]
 800a124:	f015 0506 	ands.w	r5, r5, #6
 800a128:	d106      	bne.n	800a138 <_printf_common+0x48>
 800a12a:	f104 0a19 	add.w	sl, r4, #25
 800a12e:	68e3      	ldr	r3, [r4, #12]
 800a130:	6832      	ldr	r2, [r6, #0]
 800a132:	1a9b      	subs	r3, r3, r2
 800a134:	42ab      	cmp	r3, r5
 800a136:	dc2b      	bgt.n	800a190 <_printf_common+0xa0>
 800a138:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a13c:	6822      	ldr	r2, [r4, #0]
 800a13e:	3b00      	subs	r3, #0
 800a140:	bf18      	it	ne
 800a142:	2301      	movne	r3, #1
 800a144:	0692      	lsls	r2, r2, #26
 800a146:	d430      	bmi.n	800a1aa <_printf_common+0xba>
 800a148:	4641      	mov	r1, r8
 800a14a:	4638      	mov	r0, r7
 800a14c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a150:	47c8      	blx	r9
 800a152:	3001      	adds	r0, #1
 800a154:	d023      	beq.n	800a19e <_printf_common+0xae>
 800a156:	6823      	ldr	r3, [r4, #0]
 800a158:	6922      	ldr	r2, [r4, #16]
 800a15a:	f003 0306 	and.w	r3, r3, #6
 800a15e:	2b04      	cmp	r3, #4
 800a160:	bf14      	ite	ne
 800a162:	2500      	movne	r5, #0
 800a164:	6833      	ldreq	r3, [r6, #0]
 800a166:	f04f 0600 	mov.w	r6, #0
 800a16a:	bf08      	it	eq
 800a16c:	68e5      	ldreq	r5, [r4, #12]
 800a16e:	f104 041a 	add.w	r4, r4, #26
 800a172:	bf08      	it	eq
 800a174:	1aed      	subeq	r5, r5, r3
 800a176:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a17a:	bf08      	it	eq
 800a17c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a180:	4293      	cmp	r3, r2
 800a182:	bfc4      	itt	gt
 800a184:	1a9b      	subgt	r3, r3, r2
 800a186:	18ed      	addgt	r5, r5, r3
 800a188:	42b5      	cmp	r5, r6
 800a18a:	d11a      	bne.n	800a1c2 <_printf_common+0xd2>
 800a18c:	2000      	movs	r0, #0
 800a18e:	e008      	b.n	800a1a2 <_printf_common+0xb2>
 800a190:	2301      	movs	r3, #1
 800a192:	4652      	mov	r2, sl
 800a194:	4641      	mov	r1, r8
 800a196:	4638      	mov	r0, r7
 800a198:	47c8      	blx	r9
 800a19a:	3001      	adds	r0, #1
 800a19c:	d103      	bne.n	800a1a6 <_printf_common+0xb6>
 800a19e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1a6:	3501      	adds	r5, #1
 800a1a8:	e7c1      	b.n	800a12e <_printf_common+0x3e>
 800a1aa:	2030      	movs	r0, #48	@ 0x30
 800a1ac:	18e1      	adds	r1, r4, r3
 800a1ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a1b2:	1c5a      	adds	r2, r3, #1
 800a1b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a1b8:	4422      	add	r2, r4
 800a1ba:	3302      	adds	r3, #2
 800a1bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a1c0:	e7c2      	b.n	800a148 <_printf_common+0x58>
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	4622      	mov	r2, r4
 800a1c6:	4641      	mov	r1, r8
 800a1c8:	4638      	mov	r0, r7
 800a1ca:	47c8      	blx	r9
 800a1cc:	3001      	adds	r0, #1
 800a1ce:	d0e6      	beq.n	800a19e <_printf_common+0xae>
 800a1d0:	3601      	adds	r6, #1
 800a1d2:	e7d9      	b.n	800a188 <_printf_common+0x98>

0800a1d4 <_printf_i>:
 800a1d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1d8:	7e0f      	ldrb	r7, [r1, #24]
 800a1da:	4691      	mov	r9, r2
 800a1dc:	2f78      	cmp	r7, #120	@ 0x78
 800a1de:	4680      	mov	r8, r0
 800a1e0:	460c      	mov	r4, r1
 800a1e2:	469a      	mov	sl, r3
 800a1e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1ea:	d807      	bhi.n	800a1fc <_printf_i+0x28>
 800a1ec:	2f62      	cmp	r7, #98	@ 0x62
 800a1ee:	d80a      	bhi.n	800a206 <_printf_i+0x32>
 800a1f0:	2f00      	cmp	r7, #0
 800a1f2:	f000 80d1 	beq.w	800a398 <_printf_i+0x1c4>
 800a1f6:	2f58      	cmp	r7, #88	@ 0x58
 800a1f8:	f000 80b8 	beq.w	800a36c <_printf_i+0x198>
 800a1fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a200:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a204:	e03a      	b.n	800a27c <_printf_i+0xa8>
 800a206:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a20a:	2b15      	cmp	r3, #21
 800a20c:	d8f6      	bhi.n	800a1fc <_printf_i+0x28>
 800a20e:	a101      	add	r1, pc, #4	@ (adr r1, 800a214 <_printf_i+0x40>)
 800a210:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a214:	0800a26d 	.word	0x0800a26d
 800a218:	0800a281 	.word	0x0800a281
 800a21c:	0800a1fd 	.word	0x0800a1fd
 800a220:	0800a1fd 	.word	0x0800a1fd
 800a224:	0800a1fd 	.word	0x0800a1fd
 800a228:	0800a1fd 	.word	0x0800a1fd
 800a22c:	0800a281 	.word	0x0800a281
 800a230:	0800a1fd 	.word	0x0800a1fd
 800a234:	0800a1fd 	.word	0x0800a1fd
 800a238:	0800a1fd 	.word	0x0800a1fd
 800a23c:	0800a1fd 	.word	0x0800a1fd
 800a240:	0800a37f 	.word	0x0800a37f
 800a244:	0800a2ab 	.word	0x0800a2ab
 800a248:	0800a339 	.word	0x0800a339
 800a24c:	0800a1fd 	.word	0x0800a1fd
 800a250:	0800a1fd 	.word	0x0800a1fd
 800a254:	0800a3a1 	.word	0x0800a3a1
 800a258:	0800a1fd 	.word	0x0800a1fd
 800a25c:	0800a2ab 	.word	0x0800a2ab
 800a260:	0800a1fd 	.word	0x0800a1fd
 800a264:	0800a1fd 	.word	0x0800a1fd
 800a268:	0800a341 	.word	0x0800a341
 800a26c:	6833      	ldr	r3, [r6, #0]
 800a26e:	1d1a      	adds	r2, r3, #4
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	6032      	str	r2, [r6, #0]
 800a274:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a278:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a27c:	2301      	movs	r3, #1
 800a27e:	e09c      	b.n	800a3ba <_printf_i+0x1e6>
 800a280:	6833      	ldr	r3, [r6, #0]
 800a282:	6820      	ldr	r0, [r4, #0]
 800a284:	1d19      	adds	r1, r3, #4
 800a286:	6031      	str	r1, [r6, #0]
 800a288:	0606      	lsls	r6, r0, #24
 800a28a:	d501      	bpl.n	800a290 <_printf_i+0xbc>
 800a28c:	681d      	ldr	r5, [r3, #0]
 800a28e:	e003      	b.n	800a298 <_printf_i+0xc4>
 800a290:	0645      	lsls	r5, r0, #25
 800a292:	d5fb      	bpl.n	800a28c <_printf_i+0xb8>
 800a294:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a298:	2d00      	cmp	r5, #0
 800a29a:	da03      	bge.n	800a2a4 <_printf_i+0xd0>
 800a29c:	232d      	movs	r3, #45	@ 0x2d
 800a29e:	426d      	negs	r5, r5
 800a2a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2a4:	230a      	movs	r3, #10
 800a2a6:	4858      	ldr	r0, [pc, #352]	@ (800a408 <_printf_i+0x234>)
 800a2a8:	e011      	b.n	800a2ce <_printf_i+0xfa>
 800a2aa:	6821      	ldr	r1, [r4, #0]
 800a2ac:	6833      	ldr	r3, [r6, #0]
 800a2ae:	0608      	lsls	r0, r1, #24
 800a2b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a2b4:	d402      	bmi.n	800a2bc <_printf_i+0xe8>
 800a2b6:	0649      	lsls	r1, r1, #25
 800a2b8:	bf48      	it	mi
 800a2ba:	b2ad      	uxthmi	r5, r5
 800a2bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a2be:	6033      	str	r3, [r6, #0]
 800a2c0:	bf14      	ite	ne
 800a2c2:	230a      	movne	r3, #10
 800a2c4:	2308      	moveq	r3, #8
 800a2c6:	4850      	ldr	r0, [pc, #320]	@ (800a408 <_printf_i+0x234>)
 800a2c8:	2100      	movs	r1, #0
 800a2ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a2ce:	6866      	ldr	r6, [r4, #4]
 800a2d0:	2e00      	cmp	r6, #0
 800a2d2:	60a6      	str	r6, [r4, #8]
 800a2d4:	db05      	blt.n	800a2e2 <_printf_i+0x10e>
 800a2d6:	6821      	ldr	r1, [r4, #0]
 800a2d8:	432e      	orrs	r6, r5
 800a2da:	f021 0104 	bic.w	r1, r1, #4
 800a2de:	6021      	str	r1, [r4, #0]
 800a2e0:	d04b      	beq.n	800a37a <_printf_i+0x1a6>
 800a2e2:	4616      	mov	r6, r2
 800a2e4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2e8:	fb03 5711 	mls	r7, r3, r1, r5
 800a2ec:	5dc7      	ldrb	r7, [r0, r7]
 800a2ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a2f2:	462f      	mov	r7, r5
 800a2f4:	42bb      	cmp	r3, r7
 800a2f6:	460d      	mov	r5, r1
 800a2f8:	d9f4      	bls.n	800a2e4 <_printf_i+0x110>
 800a2fa:	2b08      	cmp	r3, #8
 800a2fc:	d10b      	bne.n	800a316 <_printf_i+0x142>
 800a2fe:	6823      	ldr	r3, [r4, #0]
 800a300:	07df      	lsls	r7, r3, #31
 800a302:	d508      	bpl.n	800a316 <_printf_i+0x142>
 800a304:	6923      	ldr	r3, [r4, #16]
 800a306:	6861      	ldr	r1, [r4, #4]
 800a308:	4299      	cmp	r1, r3
 800a30a:	bfde      	ittt	le
 800a30c:	2330      	movle	r3, #48	@ 0x30
 800a30e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a312:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a316:	1b92      	subs	r2, r2, r6
 800a318:	6122      	str	r2, [r4, #16]
 800a31a:	464b      	mov	r3, r9
 800a31c:	4621      	mov	r1, r4
 800a31e:	4640      	mov	r0, r8
 800a320:	f8cd a000 	str.w	sl, [sp]
 800a324:	aa03      	add	r2, sp, #12
 800a326:	f7ff fee3 	bl	800a0f0 <_printf_common>
 800a32a:	3001      	adds	r0, #1
 800a32c:	d14a      	bne.n	800a3c4 <_printf_i+0x1f0>
 800a32e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a332:	b004      	add	sp, #16
 800a334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a338:	6823      	ldr	r3, [r4, #0]
 800a33a:	f043 0320 	orr.w	r3, r3, #32
 800a33e:	6023      	str	r3, [r4, #0]
 800a340:	2778      	movs	r7, #120	@ 0x78
 800a342:	4832      	ldr	r0, [pc, #200]	@ (800a40c <_printf_i+0x238>)
 800a344:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a348:	6823      	ldr	r3, [r4, #0]
 800a34a:	6831      	ldr	r1, [r6, #0]
 800a34c:	061f      	lsls	r7, r3, #24
 800a34e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a352:	d402      	bmi.n	800a35a <_printf_i+0x186>
 800a354:	065f      	lsls	r7, r3, #25
 800a356:	bf48      	it	mi
 800a358:	b2ad      	uxthmi	r5, r5
 800a35a:	6031      	str	r1, [r6, #0]
 800a35c:	07d9      	lsls	r1, r3, #31
 800a35e:	bf44      	itt	mi
 800a360:	f043 0320 	orrmi.w	r3, r3, #32
 800a364:	6023      	strmi	r3, [r4, #0]
 800a366:	b11d      	cbz	r5, 800a370 <_printf_i+0x19c>
 800a368:	2310      	movs	r3, #16
 800a36a:	e7ad      	b.n	800a2c8 <_printf_i+0xf4>
 800a36c:	4826      	ldr	r0, [pc, #152]	@ (800a408 <_printf_i+0x234>)
 800a36e:	e7e9      	b.n	800a344 <_printf_i+0x170>
 800a370:	6823      	ldr	r3, [r4, #0]
 800a372:	f023 0320 	bic.w	r3, r3, #32
 800a376:	6023      	str	r3, [r4, #0]
 800a378:	e7f6      	b.n	800a368 <_printf_i+0x194>
 800a37a:	4616      	mov	r6, r2
 800a37c:	e7bd      	b.n	800a2fa <_printf_i+0x126>
 800a37e:	6833      	ldr	r3, [r6, #0]
 800a380:	6825      	ldr	r5, [r4, #0]
 800a382:	1d18      	adds	r0, r3, #4
 800a384:	6961      	ldr	r1, [r4, #20]
 800a386:	6030      	str	r0, [r6, #0]
 800a388:	062e      	lsls	r6, r5, #24
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	d501      	bpl.n	800a392 <_printf_i+0x1be>
 800a38e:	6019      	str	r1, [r3, #0]
 800a390:	e002      	b.n	800a398 <_printf_i+0x1c4>
 800a392:	0668      	lsls	r0, r5, #25
 800a394:	d5fb      	bpl.n	800a38e <_printf_i+0x1ba>
 800a396:	8019      	strh	r1, [r3, #0]
 800a398:	2300      	movs	r3, #0
 800a39a:	4616      	mov	r6, r2
 800a39c:	6123      	str	r3, [r4, #16]
 800a39e:	e7bc      	b.n	800a31a <_printf_i+0x146>
 800a3a0:	6833      	ldr	r3, [r6, #0]
 800a3a2:	2100      	movs	r1, #0
 800a3a4:	1d1a      	adds	r2, r3, #4
 800a3a6:	6032      	str	r2, [r6, #0]
 800a3a8:	681e      	ldr	r6, [r3, #0]
 800a3aa:	6862      	ldr	r2, [r4, #4]
 800a3ac:	4630      	mov	r0, r6
 800a3ae:	f000 f985 	bl	800a6bc <memchr>
 800a3b2:	b108      	cbz	r0, 800a3b8 <_printf_i+0x1e4>
 800a3b4:	1b80      	subs	r0, r0, r6
 800a3b6:	6060      	str	r0, [r4, #4]
 800a3b8:	6863      	ldr	r3, [r4, #4]
 800a3ba:	6123      	str	r3, [r4, #16]
 800a3bc:	2300      	movs	r3, #0
 800a3be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3c2:	e7aa      	b.n	800a31a <_printf_i+0x146>
 800a3c4:	4632      	mov	r2, r6
 800a3c6:	4649      	mov	r1, r9
 800a3c8:	4640      	mov	r0, r8
 800a3ca:	6923      	ldr	r3, [r4, #16]
 800a3cc:	47d0      	blx	sl
 800a3ce:	3001      	adds	r0, #1
 800a3d0:	d0ad      	beq.n	800a32e <_printf_i+0x15a>
 800a3d2:	6823      	ldr	r3, [r4, #0]
 800a3d4:	079b      	lsls	r3, r3, #30
 800a3d6:	d413      	bmi.n	800a400 <_printf_i+0x22c>
 800a3d8:	68e0      	ldr	r0, [r4, #12]
 800a3da:	9b03      	ldr	r3, [sp, #12]
 800a3dc:	4298      	cmp	r0, r3
 800a3de:	bfb8      	it	lt
 800a3e0:	4618      	movlt	r0, r3
 800a3e2:	e7a6      	b.n	800a332 <_printf_i+0x15e>
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	4632      	mov	r2, r6
 800a3e8:	4649      	mov	r1, r9
 800a3ea:	4640      	mov	r0, r8
 800a3ec:	47d0      	blx	sl
 800a3ee:	3001      	adds	r0, #1
 800a3f0:	d09d      	beq.n	800a32e <_printf_i+0x15a>
 800a3f2:	3501      	adds	r5, #1
 800a3f4:	68e3      	ldr	r3, [r4, #12]
 800a3f6:	9903      	ldr	r1, [sp, #12]
 800a3f8:	1a5b      	subs	r3, r3, r1
 800a3fa:	42ab      	cmp	r3, r5
 800a3fc:	dcf2      	bgt.n	800a3e4 <_printf_i+0x210>
 800a3fe:	e7eb      	b.n	800a3d8 <_printf_i+0x204>
 800a400:	2500      	movs	r5, #0
 800a402:	f104 0619 	add.w	r6, r4, #25
 800a406:	e7f5      	b.n	800a3f4 <_printf_i+0x220>
 800a408:	0800aaa7 	.word	0x0800aaa7
 800a40c:	0800aab8 	.word	0x0800aab8

0800a410 <__sflush_r>:
 800a410:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a416:	0716      	lsls	r6, r2, #28
 800a418:	4605      	mov	r5, r0
 800a41a:	460c      	mov	r4, r1
 800a41c:	d454      	bmi.n	800a4c8 <__sflush_r+0xb8>
 800a41e:	684b      	ldr	r3, [r1, #4]
 800a420:	2b00      	cmp	r3, #0
 800a422:	dc02      	bgt.n	800a42a <__sflush_r+0x1a>
 800a424:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a426:	2b00      	cmp	r3, #0
 800a428:	dd48      	ble.n	800a4bc <__sflush_r+0xac>
 800a42a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a42c:	2e00      	cmp	r6, #0
 800a42e:	d045      	beq.n	800a4bc <__sflush_r+0xac>
 800a430:	2300      	movs	r3, #0
 800a432:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a436:	682f      	ldr	r7, [r5, #0]
 800a438:	6a21      	ldr	r1, [r4, #32]
 800a43a:	602b      	str	r3, [r5, #0]
 800a43c:	d030      	beq.n	800a4a0 <__sflush_r+0x90>
 800a43e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a440:	89a3      	ldrh	r3, [r4, #12]
 800a442:	0759      	lsls	r1, r3, #29
 800a444:	d505      	bpl.n	800a452 <__sflush_r+0x42>
 800a446:	6863      	ldr	r3, [r4, #4]
 800a448:	1ad2      	subs	r2, r2, r3
 800a44a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a44c:	b10b      	cbz	r3, 800a452 <__sflush_r+0x42>
 800a44e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a450:	1ad2      	subs	r2, r2, r3
 800a452:	2300      	movs	r3, #0
 800a454:	4628      	mov	r0, r5
 800a456:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a458:	6a21      	ldr	r1, [r4, #32]
 800a45a:	47b0      	blx	r6
 800a45c:	1c43      	adds	r3, r0, #1
 800a45e:	89a3      	ldrh	r3, [r4, #12]
 800a460:	d106      	bne.n	800a470 <__sflush_r+0x60>
 800a462:	6829      	ldr	r1, [r5, #0]
 800a464:	291d      	cmp	r1, #29
 800a466:	d82b      	bhi.n	800a4c0 <__sflush_r+0xb0>
 800a468:	4a28      	ldr	r2, [pc, #160]	@ (800a50c <__sflush_r+0xfc>)
 800a46a:	40ca      	lsrs	r2, r1
 800a46c:	07d6      	lsls	r6, r2, #31
 800a46e:	d527      	bpl.n	800a4c0 <__sflush_r+0xb0>
 800a470:	2200      	movs	r2, #0
 800a472:	6062      	str	r2, [r4, #4]
 800a474:	6922      	ldr	r2, [r4, #16]
 800a476:	04d9      	lsls	r1, r3, #19
 800a478:	6022      	str	r2, [r4, #0]
 800a47a:	d504      	bpl.n	800a486 <__sflush_r+0x76>
 800a47c:	1c42      	adds	r2, r0, #1
 800a47e:	d101      	bne.n	800a484 <__sflush_r+0x74>
 800a480:	682b      	ldr	r3, [r5, #0]
 800a482:	b903      	cbnz	r3, 800a486 <__sflush_r+0x76>
 800a484:	6560      	str	r0, [r4, #84]	@ 0x54
 800a486:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a488:	602f      	str	r7, [r5, #0]
 800a48a:	b1b9      	cbz	r1, 800a4bc <__sflush_r+0xac>
 800a48c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a490:	4299      	cmp	r1, r3
 800a492:	d002      	beq.n	800a49a <__sflush_r+0x8a>
 800a494:	4628      	mov	r0, r5
 800a496:	f7ff fbdd 	bl	8009c54 <_free_r>
 800a49a:	2300      	movs	r3, #0
 800a49c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a49e:	e00d      	b.n	800a4bc <__sflush_r+0xac>
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	4628      	mov	r0, r5
 800a4a4:	47b0      	blx	r6
 800a4a6:	4602      	mov	r2, r0
 800a4a8:	1c50      	adds	r0, r2, #1
 800a4aa:	d1c9      	bne.n	800a440 <__sflush_r+0x30>
 800a4ac:	682b      	ldr	r3, [r5, #0]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d0c6      	beq.n	800a440 <__sflush_r+0x30>
 800a4b2:	2b1d      	cmp	r3, #29
 800a4b4:	d001      	beq.n	800a4ba <__sflush_r+0xaa>
 800a4b6:	2b16      	cmp	r3, #22
 800a4b8:	d11d      	bne.n	800a4f6 <__sflush_r+0xe6>
 800a4ba:	602f      	str	r7, [r5, #0]
 800a4bc:	2000      	movs	r0, #0
 800a4be:	e021      	b.n	800a504 <__sflush_r+0xf4>
 800a4c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4c4:	b21b      	sxth	r3, r3
 800a4c6:	e01a      	b.n	800a4fe <__sflush_r+0xee>
 800a4c8:	690f      	ldr	r7, [r1, #16]
 800a4ca:	2f00      	cmp	r7, #0
 800a4cc:	d0f6      	beq.n	800a4bc <__sflush_r+0xac>
 800a4ce:	0793      	lsls	r3, r2, #30
 800a4d0:	bf18      	it	ne
 800a4d2:	2300      	movne	r3, #0
 800a4d4:	680e      	ldr	r6, [r1, #0]
 800a4d6:	bf08      	it	eq
 800a4d8:	694b      	ldreq	r3, [r1, #20]
 800a4da:	1bf6      	subs	r6, r6, r7
 800a4dc:	600f      	str	r7, [r1, #0]
 800a4de:	608b      	str	r3, [r1, #8]
 800a4e0:	2e00      	cmp	r6, #0
 800a4e2:	ddeb      	ble.n	800a4bc <__sflush_r+0xac>
 800a4e4:	4633      	mov	r3, r6
 800a4e6:	463a      	mov	r2, r7
 800a4e8:	4628      	mov	r0, r5
 800a4ea:	6a21      	ldr	r1, [r4, #32]
 800a4ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a4f0:	47e0      	blx	ip
 800a4f2:	2800      	cmp	r0, #0
 800a4f4:	dc07      	bgt.n	800a506 <__sflush_r+0xf6>
 800a4f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a502:	81a3      	strh	r3, [r4, #12]
 800a504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a506:	4407      	add	r7, r0
 800a508:	1a36      	subs	r6, r6, r0
 800a50a:	e7e9      	b.n	800a4e0 <__sflush_r+0xd0>
 800a50c:	20400001 	.word	0x20400001

0800a510 <_fflush_r>:
 800a510:	b538      	push	{r3, r4, r5, lr}
 800a512:	690b      	ldr	r3, [r1, #16]
 800a514:	4605      	mov	r5, r0
 800a516:	460c      	mov	r4, r1
 800a518:	b913      	cbnz	r3, 800a520 <_fflush_r+0x10>
 800a51a:	2500      	movs	r5, #0
 800a51c:	4628      	mov	r0, r5
 800a51e:	bd38      	pop	{r3, r4, r5, pc}
 800a520:	b118      	cbz	r0, 800a52a <_fflush_r+0x1a>
 800a522:	6a03      	ldr	r3, [r0, #32]
 800a524:	b90b      	cbnz	r3, 800a52a <_fflush_r+0x1a>
 800a526:	f7ff f90b 	bl	8009740 <__sinit>
 800a52a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d0f3      	beq.n	800a51a <_fflush_r+0xa>
 800a532:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a534:	07d0      	lsls	r0, r2, #31
 800a536:	d404      	bmi.n	800a542 <_fflush_r+0x32>
 800a538:	0599      	lsls	r1, r3, #22
 800a53a:	d402      	bmi.n	800a542 <_fflush_r+0x32>
 800a53c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a53e:	f7ff fb78 	bl	8009c32 <__retarget_lock_acquire_recursive>
 800a542:	4628      	mov	r0, r5
 800a544:	4621      	mov	r1, r4
 800a546:	f7ff ff63 	bl	800a410 <__sflush_r>
 800a54a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a54c:	4605      	mov	r5, r0
 800a54e:	07da      	lsls	r2, r3, #31
 800a550:	d4e4      	bmi.n	800a51c <_fflush_r+0xc>
 800a552:	89a3      	ldrh	r3, [r4, #12]
 800a554:	059b      	lsls	r3, r3, #22
 800a556:	d4e1      	bmi.n	800a51c <_fflush_r+0xc>
 800a558:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a55a:	f7ff fb6b 	bl	8009c34 <__retarget_lock_release_recursive>
 800a55e:	e7dd      	b.n	800a51c <_fflush_r+0xc>

0800a560 <__swhatbuf_r>:
 800a560:	b570      	push	{r4, r5, r6, lr}
 800a562:	460c      	mov	r4, r1
 800a564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a568:	4615      	mov	r5, r2
 800a56a:	2900      	cmp	r1, #0
 800a56c:	461e      	mov	r6, r3
 800a56e:	b096      	sub	sp, #88	@ 0x58
 800a570:	da0c      	bge.n	800a58c <__swhatbuf_r+0x2c>
 800a572:	89a3      	ldrh	r3, [r4, #12]
 800a574:	2100      	movs	r1, #0
 800a576:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a57a:	bf14      	ite	ne
 800a57c:	2340      	movne	r3, #64	@ 0x40
 800a57e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a582:	2000      	movs	r0, #0
 800a584:	6031      	str	r1, [r6, #0]
 800a586:	602b      	str	r3, [r5, #0]
 800a588:	b016      	add	sp, #88	@ 0x58
 800a58a:	bd70      	pop	{r4, r5, r6, pc}
 800a58c:	466a      	mov	r2, sp
 800a58e:	f000 f863 	bl	800a658 <_fstat_r>
 800a592:	2800      	cmp	r0, #0
 800a594:	dbed      	blt.n	800a572 <__swhatbuf_r+0x12>
 800a596:	9901      	ldr	r1, [sp, #4]
 800a598:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a59c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a5a0:	4259      	negs	r1, r3
 800a5a2:	4159      	adcs	r1, r3
 800a5a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a5a8:	e7eb      	b.n	800a582 <__swhatbuf_r+0x22>

0800a5aa <__smakebuf_r>:
 800a5aa:	898b      	ldrh	r3, [r1, #12]
 800a5ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5ae:	079d      	lsls	r5, r3, #30
 800a5b0:	4606      	mov	r6, r0
 800a5b2:	460c      	mov	r4, r1
 800a5b4:	d507      	bpl.n	800a5c6 <__smakebuf_r+0x1c>
 800a5b6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a5ba:	6023      	str	r3, [r4, #0]
 800a5bc:	6123      	str	r3, [r4, #16]
 800a5be:	2301      	movs	r3, #1
 800a5c0:	6163      	str	r3, [r4, #20]
 800a5c2:	b003      	add	sp, #12
 800a5c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5c6:	466a      	mov	r2, sp
 800a5c8:	ab01      	add	r3, sp, #4
 800a5ca:	f7ff ffc9 	bl	800a560 <__swhatbuf_r>
 800a5ce:	9f00      	ldr	r7, [sp, #0]
 800a5d0:	4605      	mov	r5, r0
 800a5d2:	4639      	mov	r1, r7
 800a5d4:	4630      	mov	r0, r6
 800a5d6:	f7ff fba7 	bl	8009d28 <_malloc_r>
 800a5da:	b948      	cbnz	r0, 800a5f0 <__smakebuf_r+0x46>
 800a5dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5e0:	059a      	lsls	r2, r3, #22
 800a5e2:	d4ee      	bmi.n	800a5c2 <__smakebuf_r+0x18>
 800a5e4:	f023 0303 	bic.w	r3, r3, #3
 800a5e8:	f043 0302 	orr.w	r3, r3, #2
 800a5ec:	81a3      	strh	r3, [r4, #12]
 800a5ee:	e7e2      	b.n	800a5b6 <__smakebuf_r+0xc>
 800a5f0:	89a3      	ldrh	r3, [r4, #12]
 800a5f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a5f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5fa:	81a3      	strh	r3, [r4, #12]
 800a5fc:	9b01      	ldr	r3, [sp, #4]
 800a5fe:	6020      	str	r0, [r4, #0]
 800a600:	b15b      	cbz	r3, 800a61a <__smakebuf_r+0x70>
 800a602:	4630      	mov	r0, r6
 800a604:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a608:	f000 f838 	bl	800a67c <_isatty_r>
 800a60c:	b128      	cbz	r0, 800a61a <__smakebuf_r+0x70>
 800a60e:	89a3      	ldrh	r3, [r4, #12]
 800a610:	f023 0303 	bic.w	r3, r3, #3
 800a614:	f043 0301 	orr.w	r3, r3, #1
 800a618:	81a3      	strh	r3, [r4, #12]
 800a61a:	89a3      	ldrh	r3, [r4, #12]
 800a61c:	431d      	orrs	r5, r3
 800a61e:	81a5      	strh	r5, [r4, #12]
 800a620:	e7cf      	b.n	800a5c2 <__smakebuf_r+0x18>

0800a622 <memmove>:
 800a622:	4288      	cmp	r0, r1
 800a624:	b510      	push	{r4, lr}
 800a626:	eb01 0402 	add.w	r4, r1, r2
 800a62a:	d902      	bls.n	800a632 <memmove+0x10>
 800a62c:	4284      	cmp	r4, r0
 800a62e:	4623      	mov	r3, r4
 800a630:	d807      	bhi.n	800a642 <memmove+0x20>
 800a632:	1e43      	subs	r3, r0, #1
 800a634:	42a1      	cmp	r1, r4
 800a636:	d008      	beq.n	800a64a <memmove+0x28>
 800a638:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a63c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a640:	e7f8      	b.n	800a634 <memmove+0x12>
 800a642:	4601      	mov	r1, r0
 800a644:	4402      	add	r2, r0
 800a646:	428a      	cmp	r2, r1
 800a648:	d100      	bne.n	800a64c <memmove+0x2a>
 800a64a:	bd10      	pop	{r4, pc}
 800a64c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a650:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a654:	e7f7      	b.n	800a646 <memmove+0x24>
	...

0800a658 <_fstat_r>:
 800a658:	b538      	push	{r3, r4, r5, lr}
 800a65a:	2300      	movs	r3, #0
 800a65c:	4d06      	ldr	r5, [pc, #24]	@ (800a678 <_fstat_r+0x20>)
 800a65e:	4604      	mov	r4, r0
 800a660:	4608      	mov	r0, r1
 800a662:	4611      	mov	r1, r2
 800a664:	602b      	str	r3, [r5, #0]
 800a666:	f7f8 fdcb 	bl	8003200 <_fstat>
 800a66a:	1c43      	adds	r3, r0, #1
 800a66c:	d102      	bne.n	800a674 <_fstat_r+0x1c>
 800a66e:	682b      	ldr	r3, [r5, #0]
 800a670:	b103      	cbz	r3, 800a674 <_fstat_r+0x1c>
 800a672:	6023      	str	r3, [r4, #0]
 800a674:	bd38      	pop	{r3, r4, r5, pc}
 800a676:	bf00      	nop
 800a678:	20004330 	.word	0x20004330

0800a67c <_isatty_r>:
 800a67c:	b538      	push	{r3, r4, r5, lr}
 800a67e:	2300      	movs	r3, #0
 800a680:	4d05      	ldr	r5, [pc, #20]	@ (800a698 <_isatty_r+0x1c>)
 800a682:	4604      	mov	r4, r0
 800a684:	4608      	mov	r0, r1
 800a686:	602b      	str	r3, [r5, #0]
 800a688:	f7f8 fdc9 	bl	800321e <_isatty>
 800a68c:	1c43      	adds	r3, r0, #1
 800a68e:	d102      	bne.n	800a696 <_isatty_r+0x1a>
 800a690:	682b      	ldr	r3, [r5, #0]
 800a692:	b103      	cbz	r3, 800a696 <_isatty_r+0x1a>
 800a694:	6023      	str	r3, [r4, #0]
 800a696:	bd38      	pop	{r3, r4, r5, pc}
 800a698:	20004330 	.word	0x20004330

0800a69c <_sbrk_r>:
 800a69c:	b538      	push	{r3, r4, r5, lr}
 800a69e:	2300      	movs	r3, #0
 800a6a0:	4d05      	ldr	r5, [pc, #20]	@ (800a6b8 <_sbrk_r+0x1c>)
 800a6a2:	4604      	mov	r4, r0
 800a6a4:	4608      	mov	r0, r1
 800a6a6:	602b      	str	r3, [r5, #0]
 800a6a8:	f7f8 fdd0 	bl	800324c <_sbrk>
 800a6ac:	1c43      	adds	r3, r0, #1
 800a6ae:	d102      	bne.n	800a6b6 <_sbrk_r+0x1a>
 800a6b0:	682b      	ldr	r3, [r5, #0]
 800a6b2:	b103      	cbz	r3, 800a6b6 <_sbrk_r+0x1a>
 800a6b4:	6023      	str	r3, [r4, #0]
 800a6b6:	bd38      	pop	{r3, r4, r5, pc}
 800a6b8:	20004330 	.word	0x20004330

0800a6bc <memchr>:
 800a6bc:	4603      	mov	r3, r0
 800a6be:	b510      	push	{r4, lr}
 800a6c0:	b2c9      	uxtb	r1, r1
 800a6c2:	4402      	add	r2, r0
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	d101      	bne.n	800a6ce <memchr+0x12>
 800a6ca:	2000      	movs	r0, #0
 800a6cc:	e003      	b.n	800a6d6 <memchr+0x1a>
 800a6ce:	7804      	ldrb	r4, [r0, #0]
 800a6d0:	3301      	adds	r3, #1
 800a6d2:	428c      	cmp	r4, r1
 800a6d4:	d1f6      	bne.n	800a6c4 <memchr+0x8>
 800a6d6:	bd10      	pop	{r4, pc}

0800a6d8 <_realloc_r>:
 800a6d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6dc:	4607      	mov	r7, r0
 800a6de:	4614      	mov	r4, r2
 800a6e0:	460d      	mov	r5, r1
 800a6e2:	b921      	cbnz	r1, 800a6ee <_realloc_r+0x16>
 800a6e4:	4611      	mov	r1, r2
 800a6e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ea:	f7ff bb1d 	b.w	8009d28 <_malloc_r>
 800a6ee:	b92a      	cbnz	r2, 800a6fc <_realloc_r+0x24>
 800a6f0:	f7ff fab0 	bl	8009c54 <_free_r>
 800a6f4:	4625      	mov	r5, r4
 800a6f6:	4628      	mov	r0, r5
 800a6f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6fc:	f000 f81a 	bl	800a734 <_malloc_usable_size_r>
 800a700:	4284      	cmp	r4, r0
 800a702:	4606      	mov	r6, r0
 800a704:	d802      	bhi.n	800a70c <_realloc_r+0x34>
 800a706:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a70a:	d8f4      	bhi.n	800a6f6 <_realloc_r+0x1e>
 800a70c:	4621      	mov	r1, r4
 800a70e:	4638      	mov	r0, r7
 800a710:	f7ff fb0a 	bl	8009d28 <_malloc_r>
 800a714:	4680      	mov	r8, r0
 800a716:	b908      	cbnz	r0, 800a71c <_realloc_r+0x44>
 800a718:	4645      	mov	r5, r8
 800a71a:	e7ec      	b.n	800a6f6 <_realloc_r+0x1e>
 800a71c:	42b4      	cmp	r4, r6
 800a71e:	4622      	mov	r2, r4
 800a720:	4629      	mov	r1, r5
 800a722:	bf28      	it	cs
 800a724:	4632      	movcs	r2, r6
 800a726:	f7ff fa86 	bl	8009c36 <memcpy>
 800a72a:	4629      	mov	r1, r5
 800a72c:	4638      	mov	r0, r7
 800a72e:	f7ff fa91 	bl	8009c54 <_free_r>
 800a732:	e7f1      	b.n	800a718 <_realloc_r+0x40>

0800a734 <_malloc_usable_size_r>:
 800a734:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a738:	1f18      	subs	r0, r3, #4
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	bfbc      	itt	lt
 800a73e:	580b      	ldrlt	r3, [r1, r0]
 800a740:	18c0      	addlt	r0, r0, r3
 800a742:	4770      	bx	lr

0800a744 <_init>:
 800a744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a746:	bf00      	nop
 800a748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a74a:	bc08      	pop	{r3}
 800a74c:	469e      	mov	lr, r3
 800a74e:	4770      	bx	lr

0800a750 <_fini>:
 800a750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a752:	bf00      	nop
 800a754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a756:	bc08      	pop	{r3}
 800a758:	469e      	mov	lr, r3
 800a75a:	4770      	bx	lr
