Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 26 15:05:52 2024
| Host         : MOERJIE_PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   234 |
|    Minimum number of control sets                        |   234 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   915 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   234 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    94 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |    77 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1333 |          409 |
| No           | No                    | Yes                    |             178 |           56 |
| No           | Yes                   | No                     |             213 |           75 |
| Yes          | No                    | No                     |             943 |          355 |
| Yes          | No                    | Yes                    |            1501 |          287 |
| Yes          | Yes                   | No                     |             293 |           78 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                             | top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                              | top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                             | top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/PolarityShift_1/inst/dataTemp[7]_i_1_n_0                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/PolarityShift_0/inst/dataTemp[7]_i_1_n_0                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[5]_113[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[9]_109[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[14]_104[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[17]_101[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[18]_100[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[29]_89[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[21]_97[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[1]_117[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[2]_116[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[11]_107[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[12]_106[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[16]_102[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[19]_99[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[24]_94[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[31]_87[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[25]_93[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[28]_90[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[13]_105[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[20]_98[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[10]_108[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[15]_103[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[23]_95[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[30]_88[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[22]_96[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[27]_91[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[26]_92[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[6]_112[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[39]_79[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[35]_83[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[5]_113[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[8]_110[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[32]_86[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[38]_80[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[4]_114[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[33]_85[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[37]_81[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[36]_82[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/paritycount_1[3]_i_1_n_0                                                                                                                                                                        | top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0                                                                                                                                                                      |                3 |              4 |         1.33 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[7]_111[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/EN_Gen_0/inst/sourceGen                                                                                                                                                                                                                            | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[3]_115[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[9]_109[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/EN_Gen_0/inst/dec2binGen                                                                                                                                                                                                                           | top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[34]_84[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                         | top_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[35]_83[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[26]_92[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[18]_100[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[1]_117[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[29]_89[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[2]_116[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[22]_96[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[30]_88[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[31]_87[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[11]_107[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[12]_106[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[13]_105[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[19]_99[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[14]_104[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[15]_103[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[17]_101[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[16]_102[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[23]_95[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[21]_97[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[20]_98[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[24]_94[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[25]_93[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[28]_90[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[10]_108[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[27]_91[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[3]_115[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[36]_82[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[33]_85[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[4]_114[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[32]_86[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[34]_84[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[7]_111[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[37]_81[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[8]_110[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[39]_79[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[38]_80[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[6]_112[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                          |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                           |                3 |              7 |         2.33 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/bitinreg_1_i_1_n_0                                                                                                                                                                                     | top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0                                                                                                                                                                    |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  clk_0_IBUF_BUFG                        | top_i/EN_Gen_0/inst/dec2binGen                                                                                                                                                                                                                           | top_i/dec2bin_0/inst/u_dec2bin_tc/reset_n_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                               | top_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_6                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/dec2bin_0/inst/u_dec2bin_tc/E[0]                                                                                                                                                                                                                   | top_i/dec2bin_0/inst/u_dec2bin_tc/reset_n_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[44]                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/Integer_Input_RS_Encoder_HDL_Optimized_out_10                                                                                                                                                   | top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0                                                                                                                                                                      |                4 |              8 |         2.00 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[44]                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                            | top_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                       |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/EN_Gen_0/inst/sourceGen_i_2_n_0                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                  |                3 |             13 |         4.33 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                 | top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                 | top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                              |                4 |             13 |         3.25 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  clk_0_IBUF_BUFG                        | top_i/EN_Gen_0/inst/sourceGen                                                                                                                                                                                                                            | top_i/alphaScramble_0/inst/alpha1_out1[0]_i_2_n_0                                                                                                                                                                                       |                3 |             15 |         5.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                  |                8 |             16 |         2.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_10_out                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_9_out                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0                                                                                                                                                                      |                5 |             18 |         3.60 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_10_out                                                                                                                                                                                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |                6 |             24 |         4.00 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_8_out                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  clk_0_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_7_out                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_6_out                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |               11 |             40 |         3.64 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_5_out                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_4_out                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_9_out                                                                                                                                                                                         | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |                8 |             41 |         5.12 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  clk_0_IBUF_BUFG                        | top_i/EN_Gen_0/inst/sourceGen                                                                                                                                                                                                                            | top_i/sigSource_0/inst/u_MATLAB_Function/reset_n_0                                                                                                                                                                                      |               12 |             43 |         3.58 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_3_out                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             48 |         3.00 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_2_out                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             48 |         3.00 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_0_out                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             56 |         3.50 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_1_out                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             56 |         3.50 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_8_out                                                                                                                                                                                         | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |               11 |             58 |         5.27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |             63 |         2.10 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_7_out                                                                                                                                                                                         | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |               11 |             75 |         6.82 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_4                                                                                                                                                |                                                                                                                                                                                                                                         |               38 |             84 |         2.21 |
|  clk_0_IBUF_BUFG                        | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_4                                                                                                                                                |                                                                                                                                                                                                                                         |               34 |             84 |         2.47 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_6_out                                                                                                                                                                                         | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |               14 |             92 |         6.57 |
|  clk_0_IBUF_BUFG                        | top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_5_out                                                                                                                                                                                         | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |               17 |            109 |         6.41 |
|  clk_0_IBUF_BUFG                        | top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg16                                                                                                                                                                                     | top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0                                                                                                                                                                      |               44 |            120 |         2.73 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_4_out                                                                                                                                                                                         | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |               17 |            126 |         7.41 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_3_out                                                                                                                                                                                         | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |               23 |            143 |         6.22 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_2_out                                                                                                                                                                                         | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |               28 |            160 |         5.71 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_1_out                                                                                                                                                                                         | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |               32 |            177 |         5.53 |
|  clk_0_IBUF_BUFG                        | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/p_0_out                                                                                                                                                                                         | top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0                                                                                                                                                          |               31 |            194 |         6.26 |
|  clk_0_IBUF_BUFG                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              379 |           1505 |         3.97 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


