#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Aug 21 21:12:49 2024
# Process ID: 12552
# Current directory: C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9436 C:\Users\DELL\Desktop\CW4.team\adc_8channel V2\adc_8channel_sd_eth_1600_v1\adc_8channel\adc_8channel.xpr
# Log file: C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/vivado.log
# Journal file: C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1098.844 ; gain = 308.391
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Data_Count {false} CONFIG.Full_Threshold_Assert_Value {65533} CONFIG.Full_Threshold_Negate_Value {65532}] [get_ips fifo5]
generate_target all [get_files  {{C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/fifo5/fifo5.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo5'...
catch { config_ip_cache -export [get_ips -all fifo5] }
export_ip_user_files -of_objects [get_files {{C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/fifo5/fifo5.xci}}] -no_script -sync -force -quiet
reset_run fifo5_synth_1
launch_runs -jobs 24 fifo5_synth_1
[Wed Aug 21 21:14:01 2024] Launched fifo5_synth_1...
Run output will be captured here: C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.runs/fifo5_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/fifo5/fifo5.xci}}] -directory {C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.ip_user_files} -ipstatic_source_dir {C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.cache/compile_simlib/modelsim} {questa=C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.cache/compile_simlib/questa} {riviera=C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.cache/compile_simlib/riviera} {activehdl=C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xci' is already up-to-date
[Wed Aug 21 21:19:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.runs/synth_1/runme.log
[Wed Aug 21 21:19:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.runs/impl_1/runme.log
set_property -dict [list CONFIG.Write_Data_Count {false} CONFIG.Read_Data_Count {true}] [get_ips fifo5]
generate_target all [get_files  {{C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/fifo5/fifo5.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo5'...
catch { config_ip_cache -export [get_ips -all fifo5] }
export_ip_user_files -of_objects [get_files {{C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/fifo5/fifo5.xci}}] -no_script -sync -force -quiet
reset_run fifo5_synth_1
launch_runs -jobs 24 fifo5_synth_1
[Wed Aug 21 21:47:10 2024] Launched fifo5_synth_1...
Run output will be captured here: C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.runs/fifo5_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/fifo5/fifo5.xci}}] -directory {C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.ip_user_files} -ipstatic_source_dir {C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.cache/compile_simlib/modelsim} {questa=C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.cache/compile_simlib/questa} {riviera=C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.cache/compile_simlib/riviera} {activehdl=C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xci' is already up-to-date
WARNING: [HDL 9-687] Illegal redeclaration of module <mac_test>. [C:/Users/DELL/Desktop/CW4.team/adc_ethernet_v3.1.1/adc_ethernet/adc_ethernet.srcs/sources_1/new/mac_test.v:4]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'mac_test()' found in library 'xil_defaultlib'
Duplicate found at line 4 of file C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/new/mac_test.v
	(Active) Duplicate found at line 4 of file C:/Users/DELL/Desktop/CW4.team/adc_ethernet_v3.1.1/adc_ethernet/adc_ethernet.srcs/sources_1/new/mac_test.v
[Wed Aug 21 21:49:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xci' is already up-to-date
[Wed Aug 21 21:50:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4692 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/.Xil/Vivado-12552-DESKTOP-3JDODKJ/dcp32/top_board.xdc]
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/.Xil/Vivado-12552-DESKTOP-3JDODKJ/dcp32/top_board.xdc]
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/.Xil/Vivado-12552-DESKTOP-3JDODKJ/dcp32/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xdc:57]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2655.398 ; gain = 424.840
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/.Xil/Vivado-12552-DESKTOP-3JDODKJ/dcp32/top_early.xdc]
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/.Xil/Vivado-12552-DESKTOP-3JDODKJ/dcp32/top.xdc]
WARNING: [Constraints 18-619] A clock with name 'adc1_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:239]
WARNING: [Constraints 18-619] A clock with name 'adc2_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:240]
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/.Xil/Vivado-12552-DESKTOP-3JDODKJ/dcp32/top.xdc]
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/.Xil/Vivado-12552-DESKTOP-3JDODKJ/dcp32/top_late.xdc]
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/.Xil/Vivado-12552-DESKTOP-3JDODKJ/dcp32/top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2874.656 ; gain = 33.504
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2874.656 ; gain = 33.504
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2350 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2284 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 53 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 3048.320 ; gain = 1725.504
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3897.246 ; gain = 830.535
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.srcs/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.xci' is already up-to-date
[Wed Aug 21 22:13:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/DELL/Desktop/CW4.team/adc_8channel V2/adc_8channel_sd_eth_1600_v1/adc_8channel/adc_8channel.runs/impl_1/runme.log
