<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 429</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page429-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce429.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:760px;white-space:nowrap" class="ft00">Vol. 3A&#160;11-17</p>
<p style="position:absolute;top:47px;left:686px;white-space:nowrap" class="ft01">MEMORY CACHE CONTROL</p>
<p style="position:absolute;top:100px;left:122px;white-space:nowrap" class="ft05">remove&#160;code from the cache completely, a second&#160;WBINVD instruction&#160;must be executed after the&#160;<br/>MTRRs have&#160;been disabled.<br/>For Intel Atom processors, setting the CD&#160;flag forces all physical memory to observe UC&#160;semantics&#160;<br/>(without requiring memory type of physical memory&#160;to&#160;be&#160;set explicitly).&#160;Consequently, software&#160;<br/>does&#160;not need&#160;to&#160;issue&#160;a second WBINVD as&#160;some&#160;other processor generations&#160;might require.&#160;</p>
<p style="position:absolute;top:221px;left:69px;white-space:nowrap" class="ft03">11.5.4&#160;</p>
<p style="position:absolute;top:221px;left:149px;white-space:nowrap" class="ft03">Disabling and Enabling the L3 Cache</p>
<p style="position:absolute;top:252px;left:69px;white-space:nowrap" class="ft05">On&#160;processors&#160;based on&#160;Intel NetBurst&#160;microarchitecture,&#160;the&#160;third-level cache can be&#160;disabled by&#160;bit 6 of the&#160;<br/>IA32_MISC_ENABLE MSR.&#160;The&#160;third-level&#160;cache&#160;disable&#160;flag&#160;(bit 6&#160;of the&#160;IA32_MISC_ENABLE&#160;MSR) allows the&#160;L3&#160;<br/>cache to&#160;be&#160;disabled&#160;and enabled,&#160;independently of the&#160;L1&#160;and&#160;L2 caches. Prior to&#160;using&#160;this control&#160;to&#160;disable&#160;or&#160;<br/>enable&#160;the&#160;L3&#160;cache,&#160;software should&#160;disable and flush&#160;all&#160;the&#160;processor caches, as&#160;described&#160;earlie<a href="o_fe12b1e2a880e0ce-428.html">r in Section&#160;<br/>11.5.3, “Preventing Caching,” to&#160;</a>prevent of loss of information&#160;stored&#160;in the&#160;L3 cache. After the L3 cache has been&#160;<br/>disabled&#160;or enabled, caching&#160;for&#160;the whole processor can&#160;be&#160;restored.<br/>Newer Intel 64&#160;processor with&#160;L3&#160;do&#160;not&#160;support&#160;IA32_MISC_ENABLE[bit 6],&#160;the procedure described&#160;in&#160;<a href="o_fe12b1e2a880e0ce-428.html">Section&#160;<br/>11.5.3,&#160;“Preventing Caching,” ap</a>ply to&#160;the&#160;entire&#160;cache&#160;hierarchy.</p>
<p style="position:absolute;top:425px;left:69px;white-space:nowrap" class="ft03">11.5.5&#160;</p>
<p style="position:absolute;top:425px;left:149px;white-space:nowrap" class="ft03">Cache Management Instructions</p>
<p style="position:absolute;top:456px;left:69px;white-space:nowrap" class="ft05">The Intel 64&#160;and IA-32 architectures provide several&#160;instructions for managing&#160;the L1, L2, and L3 caches. The INVD&#160;<br/>and&#160;WBINVD instructions are privileged&#160;instructions&#160;and&#160;operate&#160;on&#160;the L1, L2 and&#160;L3 caches&#160;as a&#160;whole. The&#160;<br/>PREFETCHh,&#160;CLFLUSH and CLFLUSHOPT&#160;instructions and the&#160;non-temporal move&#160;instructions (MOVNTI, MOVNTQ,&#160;<br/>MOVNTDQ,&#160;MOVNTPS,&#160;and&#160;MOVNTPD)&#160;offer&#160;more&#160;granular&#160;control&#160;over caching, and are available to&#160;all&#160;privileged&#160;<br/>levels.<br/>The&#160;INVD and&#160;WBINVD instructions are&#160;used to&#160;invalidate the&#160;contents of&#160;the&#160;L1, L2,&#160;and L3&#160;caches.&#160;The&#160;INVD&#160;<br/>instruction invalidates&#160;all internal&#160;cache&#160;entries, then&#160;generates a&#160;special-function bus cycle that&#160;indicates&#160;that&#160;<br/>external caches&#160;also&#160;should be&#160;invalidated. The&#160;INVD&#160;instruction should&#160;be&#160;used&#160;with&#160;care.&#160;It does not force&#160;a&#160;<br/>write-back&#160;of&#160;modified&#160;cache lines; therefore,&#160;data stored&#160;in&#160;the caches&#160;and not&#160;written&#160;back to&#160;system&#160;memory&#160;<br/>will&#160;be&#160;lost. Unless there&#160;is&#160;a specific requirement or&#160;benefit to&#160;invalidating the&#160;caches without&#160;writing back&#160;the&#160;<br/>modified lines&#160;(such as, during&#160;testing&#160;or fault recovery&#160;where&#160;cache coherency&#160;with&#160;main&#160;memory&#160;is&#160;not a&#160;<br/>concern), software&#160;should use&#160;the WBINVD&#160;instruction.&#160;<br/>The WBINVD instruction first writes&#160;back any modified lines&#160;in all the internal caches, then invalidates the contents&#160;<br/>of both the L1, L2, and L3 caches. It&#160;ensures&#160;that cache&#160;coherency with main&#160;memory is maintained regardless of&#160;<br/>the write&#160;policy in effect (that is, write-through or&#160;write-back). Following&#160;this operation,&#160;the WBINVD&#160;instruction&#160;<br/>generates one (P6 family&#160;processors) or two (Pentium and&#160;Intel486 processors) special-function bus cycles to indi-<br/>cate to&#160;external cache&#160;controllers that&#160;write-back of&#160;modified&#160;data&#160;followed by invalidation of&#160;external&#160;caches&#160;<br/>should occur.&#160;The amount of&#160;time&#160;or cycles for WBINVD to&#160;complete will vary due to the size of different cache&#160;hier-<br/>archies and other&#160;factors. As a&#160;consequence, the&#160;use&#160;of&#160;the WBINVD&#160;instruction&#160;can have&#160;an impact&#160;on&#160;inter-<br/>rupt/event response&#160;time.<br/>The PREFETCH<i>h</i>&#160;instructions allow a program to&#160;suggest&#160;to the&#160;processor&#160;that&#160;a cache&#160;line from a&#160;specified location&#160;<br/>in system memory be&#160;prefetched&#160;into the&#160;cache&#160;hierarchy (see<a href="o_fe12b1e2a880e0ce-431.html">&#160;Section 11.8,&#160;“Explicit&#160;Caching”).<br/></a>The CLFLUSH&#160;and CLFLUSHOPT&#160;instructions allow selected&#160;cache&#160;lines&#160;to&#160;be&#160;flushed from memory. These&#160;instruc-<br/>tions&#160;give a&#160;program&#160;the ability to&#160;explicitly free&#160;up cache&#160;space, when it&#160;is known that&#160;cached&#160;section of&#160;system&#160;<br/>memory will not be&#160;accessed in the&#160;near&#160;future.<br/>The&#160;non-temporal move&#160;instructions (MOVNTI, MOVNTQ,&#160;MOVNTDQ,&#160;MOVNTPS,&#160;and MOVNTPD) allow data to&#160;be&#160;<br/>moved from the&#160;processor’s registers&#160;directly into&#160;system&#160;memory&#160;without being&#160;also written&#160;into&#160;the L1,&#160;L2,&#160;<br/>and/or L3 caches. These instructions can&#160;be&#160;used&#160;to&#160;prevent cache&#160;pollution&#160;when&#160;operating on data&#160;that is going&#160;<br/>to be modified&#160;only once before being stored back into&#160;system memory.&#160;These instructions&#160;operate&#160;on&#160;data&#160;in&#160;the&#160;<br/>general-purpose,&#160;MMX,&#160;and&#160;XMM&#160;registers.</p>
</div>
</body>
</html>
