-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlResourceGrid\LTE_MIB_H_ip_src_ltehdlResourceGrid_wr_en_calculator.vhd
-- Created: 2022-05-23 17:26:46
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlResourceGrid_wr_en_calculator
-- Source Path: ltehdlResourceGrid/MemoryBank Write Controller/LTE Memory Bank Write Controller/wr_en calculator
-- Hierarchy Level: 6
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY LTE_MIB_H_ip_src_ltehdlResourceGrid_wr_en_calculator IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        enb_1                             :   IN    std_logic;
        shift                             :   IN    std_logic;
        rst                               :   IN    std_logic;
        en_flag                           :   OUT   std_logic_vector(13 DOWNTO 0)  -- ufix14
        );
END LTE_MIB_H_ip_src_ltehdlResourceGrid_wr_en_calculator;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlResourceGrid_wr_en_calculator IS

  -- Signals
  SIGNAL Constant2_out1                   : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL Enabled_Delay_iv                 : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL stateControl_1                   : std_logic;
  SIGNAL delayMatch_reg                   : std_logic_vector(0 TO 20);  -- ufix1 [21]
  SIGNAL stateControl_2                   : std_logic;
  SIGNAL enb_1_2_0_gated                  : std_logic;
  SIGNAL Enabled_Delay_out1               : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL Bit_Shift_out1                   : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL Switch_out1                      : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL Enabled_Delay_toDel              : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL Switch1_out1                     : unsigned(13 DOWNTO 0);  -- ufix14

BEGIN
  Constant2_out1 <= to_unsigned(16#0000#, 14);

  
  switch_compare_1 <= '1' WHEN shift > '0' ELSE
      '0';

  Enabled_Delay_iv <= to_unsigned(16#0001#, 14);

  stateControl_1 <= '1';

  delayMatch_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        delayMatch_reg <= (OTHERS => '0');
      ELSIF enb_1_2_0 = '1' THEN
        delayMatch_reg(0) <= stateControl_1;
        delayMatch_reg(1 TO 20) <= delayMatch_reg(0 TO 19);
      END IF;
    END IF;
  END PROCESS delayMatch_process;

  stateControl_2 <= delayMatch_reg(20);

  enb_1_2_0_gated <= stateControl_2 AND enb_1_2_0;

  Bit_Shift_out1 <= Enabled_Delay_out1 sll 1;

  
  Switch_out1 <= Enabled_Delay_out1 WHEN switch_compare_1 = '0' ELSE
      Bit_Shift_out1;

  
  Enabled_Delay_toDel <= Switch_out1 WHEN rst = '0' ELSE
      Enabled_Delay_iv;

  Enabled_Delay_lowered_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Enabled_Delay_out1 <= to_unsigned(16#0001#, 14);
      ELSIF enb_1_2_0_gated = '1' THEN
        Enabled_Delay_out1 <= Enabled_Delay_toDel;
      END IF;
    END IF;
  END PROCESS Enabled_Delay_lowered_process;


  
  Switch1_out1 <= Constant2_out1 WHEN enb_1 = '0' ELSE
      Enabled_Delay_out1;

  en_flag <= std_logic_vector(Switch1_out1);

END rtl;

