<<<<<<< HEAD
/mnt/hgfs/xsc/pro/git_pro/pythonToolsForVerilog/sim/testTest/test_case0.sv
=======
/home/IC/xsc/pythonToolsForVerilog/sim/testTest/test_case0.sv
>>>>>>> 51f05884d12d5605490827a74c95fc41601c853c
