# Basic AND logic gate
#
# in_1  -1-+---\
#          | &  |-3- out
# in_2  -2-+---/

.chipsets:
.links:
in_1:1 gate:1
in_2:1 gate:2
out:1 gate:3
