# Verilog-Practice
[ ]( )
## Introduction
#### Modules
#### Simulation and Synthesis 

## Combinational Logic 
####  i. [Half Adder](https://github.com/Tafhimbn/Verilog-Practice/blob/main/Half_adder.v) -  [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/Half_adder_test.v)
<img src="https://user-images.githubusercontent.com/47665581/203012397-d25b2ecc-8a96-4e29-8f4e-8185b5a72c7a.png" width="300" height="200">  <img src="https://user-images.githubusercontent.com/47665581/203013026-8fd1aa10-359f-4fed-a9e7-086e762ec4e5.png" width="300" height="200">

####  ii. [Full Adder ]( https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_adder.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_adder_test.v)
<img src="https://user-images.githubusercontent.com/47665581/203013452-617268fd-4fd1-45e5-a6e8-14e3050cc158.png" width="300" height="200">  <img src="https://media.geeksforgeeks.org/wp-content/uploads/2-41.jpg" width="300" height="200">

#### iii. [Half Subtractor](https://github.com/Tafhimbn/Verilog-Practice/blob/main/half_subtractor.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/half_subtractor_test.v)
<img src="https://user-images.githubusercontent.com/47665581/202918094-e84c8dfc-9234-4114-bd37-80de7f3649cc.png" width="300" height="200">  <img src="https://user-images.githubusercontent.com/47665581/202918117-0e570bd1-386a-4b7a-bb95-b46ccad3d983.png" width="300" height="200">

#### iv. [Full Subtractor](https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_subtractor.v)  - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_subtractor_test.v)
<img src="https://user-images.githubusercontent.com/47665581/202918071-6423a668-93d3-440d-b564-04b000f78918.png" width="300" height="200">  <img src="https://user-images.githubusercontent.com/47665581/202918019-decb0a13-cae8-49bd-b910-54e9b7129547.png" width="300" height="200">

#### v. [N-bit Adder](https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_adder_n_bit.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_adder_n_bit_test.v)


#### vi. [Magnitude Comparator](https://github.com/Tafhimbn/Verilog-Practice/blob/main/comparator%20_4_Bit_IC7485.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/comparator%20_4_Bit_IC7485_test.v)
<img src="https://user-images.githubusercontent.com/47665581/203226869-12c51813-0ed7-4064-b27a-33d35b1cc456.png" width="300" height="200">

#### vii. [Decoder](https://github.com/Tafhimbn/Verilog-Practice/blob/main/decoder.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/decoder_test.v)
<img src="https://user-images.githubusercontent.com/47665581/203227936-01799089-9f21-4589-8b00-98b7b617fdcf.png" width="300" height="200">  <img src="https://user-images.githubusercontent.com/47665581/203228078-82b32e71-6ed9-4d7e-95be-54612d8b8db9.png" width="300" height="200">

#### viii. [Encoder](https://github.com/Tafhimbn/Verilog-Practice/blob/main/encoder.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/encoder_test.v)
<img src="https://user-images.githubusercontent.com/47665581/203236420-6791f7d9-e0f9-4c3f-87f9-f5a93236eb0c.png" width="300" height="200">   <img src="https://media.geeksforgeeks.org/wp-content/uploads/truth-table-4x2-encoder.jpg" width="300" height="200">   

#### ix. [Multiplexer](_) - [Test bench](_)
<img src="_" width="300" height="200">

#### xii. [De-multiplexer](_) - [Test bench](_)
<img src="_" width="300" height="200">

## Sequential Logic

#### flip flop
#### SR flip flop
#### JK flip flop
#### D flip flop
#### T flip flop
#### Master slave flip flop
#### Register
#### counters

## Memory unit

#### Shift register
#### Counters
#### Ripple counter
#### Ring counter
#### Johnson counter
#### Latches





### Bitwise Operators


4.2.2 Comments and White Space ....................... 178
4.2.3 Reduction Operators ............................. 178
4.2.4 Conditional Assignment ........................... 179
4.2.5 Internal Variables ................................ 180
4.2.6 Precedence ....................................... 182
4.2.7 Numbers ........................................ 183
4.2.8 Z’s and X’s ....................................... 184
4.2.9 Bit Swizzling ..................................... 186
4.2.10 Delays ........................................... 186

4.3 Structural Modeling ...................................... 188

4.4 Sequential Logic ......................................... 191
4.4.1 Registers ......................................... 191
4.4.2 Resettable Registers............................... 192
4.4.3 Enabled Registers ................................ 194
4.4.4 Multiple Registers ................................ 195
4.4.5 Latches .......................................... 196

4.5 More Combinational Logic ............................... 196
4.5.1 Case Statements .................................. 199
4.5.2 If Statements ..................................... 200
4.5.3 Truth Tables with Don’t Cares ..................... 203
4.5.4 Blocking and Nonblocking Assignments ............ 203
4.6 Finite State Machines ..................................... 207
4.7 Data Types .............................................. 211
4.7.1 SystemVerilog .................................... 212
4.7.2 VHDL .......................................... 213
4.8 Parameterized Modules
