INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/COMP-541/Lab2B/Lab2b.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/new/add_sub_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/new/adder4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/new/bitmap_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitmap_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/Lab8/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/new/memIO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memIO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/Lab8/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/lab6/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/new/signExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/new/smem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/Lab8/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/new/vgadisplaydriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgadisplaydriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/new/vgatimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/new/xycounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sim_1/imports/Project/tester_screentest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_screentest
INFO: [VRFC 10-311] analyzing module selfcheck_nopause
