<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1658" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1658{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1658{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1658{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1658{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1658{left:96px;bottom:979px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_1658{left:96px;bottom:957px;letter-spacing:0.57px;word-spacing:0.01px;}
#t7_1658{left:96px;bottom:936px;letter-spacing:0.18px;word-spacing:-0.03px;}
#t8_1658{left:96px;bottom:915px;letter-spacing:0.08px;word-spacing:-0.44px;}
#t9_1658{left:96px;bottom:879px;letter-spacing:0.31px;}
#ta_1658{left:96px;bottom:858px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_1658{left:96px;bottom:823px;letter-spacing:0.13px;word-spacing:-0.37px;}
#tc_1658{left:96px;bottom:801px;letter-spacing:0.26px;word-spacing:0.02px;}
#td_1658{left:96px;bottom:780px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_1658{left:96px;bottom:745px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_1658{left:96px;bottom:515px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tg_1658{left:96px;bottom:417px;letter-spacing:0.13px;word-spacing:-0.83px;}
#th_1658{left:96px;bottom:396px;letter-spacing:0.62px;word-spacing:-0.01px;}
#ti_1658{left:96px;bottom:375px;letter-spacing:0.33px;word-spacing:-0.01px;}
#tj_1658{left:96px;bottom:353px;letter-spacing:0.13px;word-spacing:-0.74px;}
#tk_1658{left:96px;bottom:332px;letter-spacing:0.1px;word-spacing:-0.53px;}
#tl_1658{left:96px;bottom:297px;letter-spacing:0.88px;word-spacing:-0.03px;}
#tm_1658{left:96px;bottom:275px;letter-spacing:0.36px;}
#tn_1658{left:96px;bottom:254px;letter-spacing:0.14px;word-spacing:-0.22px;}
#to_1658{left:96px;bottom:233px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tp_1658{left:96px;bottom:197px;letter-spacing:0.12px;word-spacing:-0.69px;}
#tq_1658{left:96px;bottom:176px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tr_1658{left:96px;bottom:1013px;letter-spacing:0.2px;}
#ts_1658{left:348px;bottom:1013px;letter-spacing:0.2px;word-spacing:-0.72px;}
#tt_1658{left:145px;bottom:696px;letter-spacing:0.12px;word-spacing:0.07px;}
#tu_1658{left:473px;bottom:696px;letter-spacing:0.13px;}
#tv_1658{left:190px;bottom:662px;}
#tw_1658{left:298px;bottom:668px;letter-spacing:0.1px;}
#tx_1658{left:298px;bottom:652px;letter-spacing:0.14px;}
#ty_1658{left:190px;bottom:617px;}
#tz_1658{left:298px;bottom:624px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t10_1658{left:298px;bottom:607px;letter-spacing:0.14px;}
#t11_1658{left:190px;bottom:583px;}
#t12_1658{left:298px;bottom:583px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t13_1658{left:190px;bottom:558px;}
#t14_1658{left:298px;bottom:558px;letter-spacing:0.11px;}
#t15_1658{left:141px;bottom:485px;letter-spacing:0.12px;}
#t16_1658{left:337px;bottom:485px;letter-spacing:0.13px;}
#t17_1658{left:578px;bottom:485px;letter-spacing:-0.28px;}
#t18_1658{left:155px;bottom:461px;letter-spacing:-0.94px;}
#t19_1658{left:303px;bottom:461px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1a_1658{left:574px;bottom:461px;letter-spacing:0.14px;}
#t1b_1658{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1658{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1658{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1658{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s4_1658{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s5_1658{font-size:15px;font-family:Arial_61s;color:#000;}
.s6_1658{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1658" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1658Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1658" style="-webkit-user-select: none;"><object width="935" height="1210" data="1658/1658.svg" type="image/svg+xml" id="pdf1658" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1658" class="t s1_1658">System Instruction Reference </span><span id="t2_1658" class="t s1_1658">391 </span>
<span id="t3_1658" class="t s1_1658">24594—Rev. 3.35—June 2023 </span><span id="t4_1658" class="t s1_1658">AMD64 Technology </span>
<span id="t5_1658" class="t s2_1658">Invalidates the TLB entry or entries on the logical processor for a given PCID in the local TLB based </span>
<span id="t6_1658" class="t s2_1658">on the operation type specified in the register operand and the PCID and virtual (linear) address </span>
<span id="t7_1658" class="t s2_1658">specified by the descriptor in the memory operand. (See “Process Context Identifier” in Chapter 5 of </span>
<span id="t8_1658" class="t s2_1658">APM Volume 2 for more information on PCIDs.) </span>
<span id="t9_1658" class="t s2_1658">The register operand is always 64 bits in 64-bit mode and 32 bits outside 64-bit mode regardless of </span>
<span id="ta_1658" class="t s2_1658">value of CS.D. </span>
<span id="tb_1658" class="t s2_1658">The operation type is specified in the register operand bits [1:0]. The operation type determines which </span>
<span id="tc_1658" class="t s2_1658">components of the address (VA, PCID) are valid for comparison in the TLB and whether to include </span>
<span id="td_1658" class="t s2_1658">global valid bits in the invalidation process. </span>
<span id="te_1658" class="t s2_1658">The operation types are: </span>
<span id="tf_1658" class="t s2_1658">The descriptor in the memory operand is formatted as follows: </span>
<span id="tg_1658" class="t s2_1658">This instruction invalidates the TLB entry or entries, regardless of the page size (4 Kbytes, 2 Mbytes, 4 </span>
<span id="th_1658" class="t s2_1658">Mbytes, or 1 Gbyte). It may invalidate any number of additional TLB entries, in addition to the </span>
<span id="ti_1658" class="t s2_1658">targeted entry or entries to accomplish the specified function. INVPCID follows the same rules for </span>
<span id="tj_1658" class="t s2_1658">cached upper TLB entries as INVLPG which is controlled by EFER.TCE. (See Section 3, “Translation </span>
<span id="tk_1658" class="t s2_1658">Cache Extension” in APM Volume 2 for more information on EFER.TCE.) </span>
<span id="tl_1658" class="t s2_1658">If PCID is disabled (CR4.PCID = 0), all TLB entries are being cached with PCID = 0. When </span>
<span id="tm_1658" class="t s2_1658">CR4.PCID = 0, executing INVPCID with type 0 and 1 is only allowed if the PCID specified in the </span>
<span id="tn_1658" class="t s2_1658">descriptor is zero. Furthermore, when CR4.PCID = 0, executing INVPCID with type 2 or 3 invalidate </span>
<span id="to_1658" class="t s2_1658">mappings only for PCID = 0. </span>
<span id="tp_1658" class="t s2_1658">INVPCID is a serializing instruction and a privileged instruction. The current privilege level must be 0 </span>
<span id="tq_1658" class="t s2_1658">to execute this instruction. </span>
<span id="tr_1658" class="t s3_1658">INVPCID </span><span id="ts_1658" class="t s3_1658">Invalidate TLB Entry(s) in a Specified PCID </span>
<span id="tt_1658" class="t s4_1658">reg32/64 [1:0] </span><span id="tu_1658" class="t s4_1658">Action </span>
<span id="tv_1658" class="t s5_1658">0 </span>
<span id="tw_1658" class="t s5_1658">Invalidate TLB entries that match {PCID, VA} excluding </span>
<span id="tx_1658" class="t s5_1658">Global </span>
<span id="ty_1658" class="t s5_1658">1 </span>
<span id="tz_1658" class="t s5_1658">Invalidate all TLB entries that match {PCID} excluding </span>
<span id="t10_1658" class="t s5_1658">Global </span>
<span id="t11_1658" class="t s5_1658">2 </span><span id="t12_1658" class="t s5_1658">Invalidate all TLB entries including Global </span>
<span id="t13_1658" class="t s5_1658">3 </span><span id="t14_1658" class="t s5_1658">Invalidate all TLB entries excluding Global </span>
<span id="t15_1658" class="t s5_1658">127:64 </span><span id="t16_1658" class="t s5_1658">63:12 </span><span id="t17_1658" class="t s5_1658">11:0 </span>
<span id="t18_1658" class="t s5_1658">VA </span><span id="t19_1658" class="t s5_1658">Reserved, MBZ </span><span id="t1a_1658" class="t s5_1658">PCID </span>
<span id="t1b_1658" class="t s6_1658">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
