{
  "repositories": [
    {
      "author": "hsoft",
      "name": "collapseos",
      "href": "https://github.com/hsoft/collapseos",
      "description": "Bootstrap post-collapse technology",
      "language": "Assembly",
      "stars": 1354,
      "forks": 64,
      "starsInPeriod": 684
    },
    {
      "author": "SpinalHDL",
      "name": "VexRiscv",
      "href": "https://github.com/SpinalHDL/VexRiscv",
      "description": "A FPGA friendly 32 bit RISC-V CPU implementation",
      "language": "Assembly",
      "stars": 608,
      "forks": 74,
      "starsInPeriod": 2
    }
  ]
}