
*** Running vivado
    with args -log system_clk.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_clk.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_clk.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.738 ; gain = 72.996 ; free physical = 10711 ; free virtual = 28065
INFO: [Synth 8-638] synthesizing module 'system_clk' [/home/alga/workspace/github/CSI2Rx/project/IPcore/system_clk/system_clk.v:70]
INFO: [Synth 8-638] synthesizing module 'system_clk_clk_wiz' [/home/alga/workspace/github/CSI2Rx/project/IPcore/system_clk/system_clk_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/alga/workspace/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/home/alga/workspace/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/home/alga/workspace/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (2#1) [/home/alga/workspace/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/alga/workspace/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/home/alga/workspace/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'system_clk_clk_wiz' (4#1) [/home/alga/workspace/github/CSI2Rx/project/IPcore/system_clk/system_clk_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'system_clk' (5#1) [/home/alga/workspace/github/CSI2Rx/project/IPcore/system_clk/system_clk.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1252.238 ; gain = 113.496 ; free physical = 10718 ; free virtual = 28072
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1252.238 ; gain = 113.496 ; free physical = 10717 ; free virtual = 28071
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1562.902 ; gain = 0.000 ; free physical = 10468 ; free virtual = 27822
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.902 ; gain = 424.160 ; free physical = 10547 ; free virtual = 27901
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.902 ; gain = 424.160 ; free physical = 10547 ; free virtual = 27901
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.902 ; gain = 424.160 ; free physical = 10549 ; free virtual = 27903
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.902 ; gain = 424.160 ; free physical = 10549 ; free virtual = 27903
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.902 ; gain = 424.160 ; free physical = 10549 ; free virtual = 27903
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.902 ; gain = 424.160 ; free physical = 10425 ; free virtual = 27779
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.902 ; gain = 424.160 ; free physical = 10425 ; free virtual = 27779
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1567.902 ; gain = 429.160 ; free physical = 10424 ; free virtual = 27778
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1567.902 ; gain = 429.160 ; free physical = 10424 ; free virtual = 27778
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1567.902 ; gain = 429.160 ; free physical = 10424 ; free virtual = 27778
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1567.902 ; gain = 429.160 ; free physical = 10424 ; free virtual = 27778
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1567.902 ; gain = 429.160 ; free physical = 10424 ; free virtual = 27778
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1567.902 ; gain = 429.160 ; free physical = 10424 ; free virtual = 27778
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1567.902 ; gain = 429.160 ; free physical = 10424 ; free virtual = 27778

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1567.902 ; gain = 429.160 ; free physical = 10424 ; free virtual = 27778
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1574.902 ; gain = 448.746 ; free physical = 10440 ; free virtual = 27794
