
kalibrering_avstanssensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005784  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800590c  0800590c  0000690c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005944  08005944  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005944  08005944  0000700c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005944  08005944  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005944  08005944  00006944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005948  08005948  00006948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800594c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000700c  2**0
                  CONTENTS
 10 .bss          00000148  2000000c  2000000c  0000700c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000154  20000154  0000700c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010fff  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022fe  00000000  00000000  0001803b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e70  00000000  00000000  0001a340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b72  00000000  00000000  0001b1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e1b2  00000000  00000000  0001bd22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001288c  00000000  00000000  00039ed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bc5d6  00000000  00000000  0004c760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00108d36  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003d00  00000000  00000000  00108d7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  0010ca7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080058f4 	.word	0x080058f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080058f4 	.word	0x080058f4

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 fbca 	bl	8000964 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f816 	bl	8000200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f96c 	bl	80004b0 <MX_GPIO_Init>
  MX_ADC3_Init();
 80001d8:	f000 f870 	bl	80002bc <MX_ADC3_Init>
  MX_TIM4_Init();
 80001dc:	f000 f8de 	bl	800039c <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80001e0:	f000 f936 	bl	8000450 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); // Start PWM on TIM4 Channel 1
 80001e4:	2100      	movs	r1, #0
 80001e6:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <main+0x30>)
 80001e8:	f003 fc86 	bl	8003af8 <HAL_TIM_PWM_Start>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED); // Calibrate ADC3
 80001ec:	2100      	movs	r1, #0
 80001ee:	4803      	ldr	r0, [pc, #12]	@ (80001fc <main+0x34>)
 80001f0:	f001 f823 	bl	800123a <HAL_ADCEx_Calibration_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001f4:	bf00      	nop
 80001f6:	e7fd      	b.n	80001f4 <main+0x2c>
 80001f8:	20000078 	.word	0x20000078
 80001fc:	20000028 	.word	0x20000028

08000200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b09e      	sub	sp, #120	@ 0x78
 8000204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000206:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800020a:	2228      	movs	r2, #40	@ 0x28
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f005 fb44 	bl	800589c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000214:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000218:	2200      	movs	r2, #0
 800021a:	601a      	str	r2, [r3, #0]
 800021c:	605a      	str	r2, [r3, #4]
 800021e:	609a      	str	r2, [r3, #8]
 8000220:	60da      	str	r2, [r3, #12]
 8000222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000224:	463b      	mov	r3, r7
 8000226:	223c      	movs	r2, #60	@ 0x3c
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f005 fb36 	bl	800589c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000230:	2301      	movs	r3, #1
 8000232:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000234:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000238:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800023a:	2300      	movs	r3, #0
 800023c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800023e:	2301      	movs	r3, #1
 8000240:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000242:	2302      	movs	r3, #2
 8000244:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000246:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800024a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800024c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000250:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000252:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000256:	4618      	mov	r0, r3
 8000258:	f002 f828 	bl	80022ac <HAL_RCC_OscConfig>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d001      	beq.n	8000266 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000262:	f000 f9f7 	bl	8000654 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000266:	230f      	movs	r3, #15
 8000268:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800026a:	2302      	movs	r3, #2
 800026c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026e:	2300      	movs	r3, #0
 8000270:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000272:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000276:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000278:	2300      	movs	r3, #0
 800027a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800027c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000280:	2102      	movs	r1, #2
 8000282:	4618      	mov	r0, r3
 8000284:	f003 f820 	bl	80032c8 <HAL_RCC_ClockConfig>
 8000288:	4603      	mov	r3, r0
 800028a:	2b00      	cmp	r3, #0
 800028c:	d001      	beq.n	8000292 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800028e:	f000 f9e1 	bl	8000654 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC34;
 8000292:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000296:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000298:	2300      	movs	r3, #0
 800029a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800029c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80002a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002a2:	463b      	mov	r3, r7
 80002a4:	4618      	mov	r0, r3
 80002a6:	f003 fa21 	bl	80036ec <HAL_RCCEx_PeriphCLKConfig>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d001      	beq.n	80002b4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002b0:	f000 f9d0 	bl	8000654 <Error_Handler>
  }
}
 80002b4:	bf00      	nop
 80002b6:	3778      	adds	r7, #120	@ 0x78
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}

080002bc <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b08a      	sub	sp, #40	@ 0x28
 80002c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80002c2:	f107 031c 	add.w	r3, r7, #28
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	605a      	str	r2, [r3, #4]
 80002cc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002ce:	1d3b      	adds	r3, r7, #4
 80002d0:	2200      	movs	r2, #0
 80002d2:	601a      	str	r2, [r3, #0]
 80002d4:	605a      	str	r2, [r3, #4]
 80002d6:	609a      	str	r2, [r3, #8]
 80002d8:	60da      	str	r2, [r3, #12]
 80002da:	611a      	str	r2, [r3, #16]
 80002dc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80002de:	4b2d      	ldr	r3, [pc, #180]	@ (8000394 <MX_ADC3_Init+0xd8>)
 80002e0:	4a2d      	ldr	r2, [pc, #180]	@ (8000398 <MX_ADC3_Init+0xdc>)
 80002e2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002e4:	4b2b      	ldr	r3, [pc, #172]	@ (8000394 <MX_ADC3_Init+0xd8>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80002ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000394 <MX_ADC3_Init+0xd8>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002f0:	4b28      	ldr	r3, [pc, #160]	@ (8000394 <MX_ADC3_Init+0xd8>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80002f6:	4b27      	ldr	r3, [pc, #156]	@ (8000394 <MX_ADC3_Init+0xd8>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80002fc:	4b25      	ldr	r3, [pc, #148]	@ (8000394 <MX_ADC3_Init+0xd8>)
 80002fe:	2200      	movs	r2, #0
 8000300:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000304:	4b23      	ldr	r3, [pc, #140]	@ (8000394 <MX_ADC3_Init+0xd8>)
 8000306:	2200      	movs	r2, #0
 8000308:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800030a:	4b22      	ldr	r3, [pc, #136]	@ (8000394 <MX_ADC3_Init+0xd8>)
 800030c:	2201      	movs	r2, #1
 800030e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000310:	4b20      	ldr	r3, [pc, #128]	@ (8000394 <MX_ADC3_Init+0xd8>)
 8000312:	2200      	movs	r2, #0
 8000314:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000316:	4b1f      	ldr	r3, [pc, #124]	@ (8000394 <MX_ADC3_Init+0xd8>)
 8000318:	2201      	movs	r2, #1
 800031a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800031c:	4b1d      	ldr	r3, [pc, #116]	@ (8000394 <MX_ADC3_Init+0xd8>)
 800031e:	2200      	movs	r2, #0
 8000320:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000324:	4b1b      	ldr	r3, [pc, #108]	@ (8000394 <MX_ADC3_Init+0xd8>)
 8000326:	2204      	movs	r2, #4
 8000328:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800032a:	4b1a      	ldr	r3, [pc, #104]	@ (8000394 <MX_ADC3_Init+0xd8>)
 800032c:	2200      	movs	r2, #0
 800032e:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000330:	4b18      	ldr	r3, [pc, #96]	@ (8000394 <MX_ADC3_Init+0xd8>)
 8000332:	2200      	movs	r2, #0
 8000334:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000336:	4817      	ldr	r0, [pc, #92]	@ (8000394 <MX_ADC3_Init+0xd8>)
 8000338:	f000 fb7a 	bl	8000a30 <HAL_ADC_Init>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d001      	beq.n	8000346 <MX_ADC3_Init+0x8a>
  {
    Error_Handler();
 8000342:	f000 f987 	bl	8000654 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000346:	2300      	movs	r3, #0
 8000348:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 800034a:	f107 031c 	add.w	r3, r7, #28
 800034e:	4619      	mov	r1, r3
 8000350:	4810      	ldr	r0, [pc, #64]	@ (8000394 <MX_ADC3_Init+0xd8>)
 8000352:	f001 facf 	bl	80018f4 <HAL_ADCEx_MultiModeConfigChannel>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d001      	beq.n	8000360 <MX_ADC3_Init+0xa4>
  {
    Error_Handler();
 800035c:	f000 f97a 	bl	8000654 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000360:	2301      	movs	r3, #1
 8000362:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000364:	2301      	movs	r3, #1
 8000366:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000368:	2300      	movs	r3, #0
 800036a:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800036c:	2300      	movs	r3, #0
 800036e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000370:	2300      	movs	r3, #0
 8000372:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000374:	2300      	movs	r3, #0
 8000376:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000378:	1d3b      	adds	r3, r7, #4
 800037a:	4619      	mov	r1, r3
 800037c:	4805      	ldr	r0, [pc, #20]	@ (8000394 <MX_ADC3_Init+0xd8>)
 800037e:	f000 ffcf 	bl	8001320 <HAL_ADC_ConfigChannel>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <MX_ADC3_Init+0xd0>
  {
    Error_Handler();
 8000388:	f000 f964 	bl	8000654 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800038c:	bf00      	nop
 800038e:	3728      	adds	r7, #40	@ 0x28
 8000390:	46bd      	mov	sp, r7
 8000392:	bd80      	pop	{r7, pc}
 8000394:	20000028 	.word	0x20000028
 8000398:	50000400 	.word	0x50000400

0800039c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b08a      	sub	sp, #40	@ 0x28
 80003a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003a2:	f107 031c 	add.w	r3, r7, #28
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003ae:	463b      	mov	r3, r7
 80003b0:	2200      	movs	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
 80003b4:	605a      	str	r2, [r3, #4]
 80003b6:	609a      	str	r2, [r3, #8]
 80003b8:	60da      	str	r2, [r3, #12]
 80003ba:	611a      	str	r2, [r3, #16]
 80003bc:	615a      	str	r2, [r3, #20]
 80003be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80003c0:	4b21      	ldr	r3, [pc, #132]	@ (8000448 <MX_TIM4_Init+0xac>)
 80003c2:	4a22      	ldr	r2, [pc, #136]	@ (800044c <MX_TIM4_Init+0xb0>)
 80003c4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 80003c6:	4b20      	ldr	r3, [pc, #128]	@ (8000448 <MX_TIM4_Init+0xac>)
 80003c8:	2247      	movs	r2, #71	@ 0x47
 80003ca:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000448 <MX_TIM4_Init+0xac>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 249;
 80003d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000448 <MX_TIM4_Init+0xac>)
 80003d4:	22f9      	movs	r2, #249	@ 0xf9
 80003d6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000448 <MX_TIM4_Init+0xac>)
 80003da:	2200      	movs	r2, #0
 80003dc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003de:	4b1a      	ldr	r3, [pc, #104]	@ (8000448 <MX_TIM4_Init+0xac>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80003e4:	4818      	ldr	r0, [pc, #96]	@ (8000448 <MX_TIM4_Init+0xac>)
 80003e6:	f003 fb2f 	bl	8003a48 <HAL_TIM_PWM_Init>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80003f0:	f000 f930 	bl	8000654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003f4:	2300      	movs	r3, #0
 80003f6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003f8:	2300      	movs	r3, #0
 80003fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80003fc:	f107 031c 	add.w	r3, r7, #28
 8000400:	4619      	mov	r1, r3
 8000402:	4811      	ldr	r0, [pc, #68]	@ (8000448 <MX_TIM4_Init+0xac>)
 8000404:	f004 f924 	bl	8004650 <HAL_TIMEx_MasterConfigSynchronization>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800040e:	f000 f921 	bl	8000654 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000412:	2360      	movs	r3, #96	@ 0x60
 8000414:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 125;
 8000416:	237d      	movs	r3, #125	@ 0x7d
 8000418:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800041a:	2300      	movs	r3, #0
 800041c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800041e:	2300      	movs	r3, #0
 8000420:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000422:	463b      	mov	r3, r7
 8000424:	2200      	movs	r2, #0
 8000426:	4619      	mov	r1, r3
 8000428:	4807      	ldr	r0, [pc, #28]	@ (8000448 <MX_TIM4_Init+0xac>)
 800042a:	f003 fc65 	bl	8003cf8 <HAL_TIM_PWM_ConfigChannel>
 800042e:	4603      	mov	r3, r0
 8000430:	2b00      	cmp	r3, #0
 8000432:	d001      	beq.n	8000438 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8000434:	f000 f90e 	bl	8000654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000438:	4803      	ldr	r0, [pc, #12]	@ (8000448 <MX_TIM4_Init+0xac>)
 800043a:	f000 f995 	bl	8000768 <HAL_TIM_MspPostInit>

}
 800043e:	bf00      	nop
 8000440:	3728      	adds	r7, #40	@ 0x28
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	20000078 	.word	0x20000078
 800044c:	40000800 	.word	0x40000800

08000450 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000454:	4b14      	ldr	r3, [pc, #80]	@ (80004a8 <MX_USART2_UART_Init+0x58>)
 8000456:	4a15      	ldr	r2, [pc, #84]	@ (80004ac <MX_USART2_UART_Init+0x5c>)
 8000458:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800045a:	4b13      	ldr	r3, [pc, #76]	@ (80004a8 <MX_USART2_UART_Init+0x58>)
 800045c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000460:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000462:	4b11      	ldr	r3, [pc, #68]	@ (80004a8 <MX_USART2_UART_Init+0x58>)
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000468:	4b0f      	ldr	r3, [pc, #60]	@ (80004a8 <MX_USART2_UART_Init+0x58>)
 800046a:	2200      	movs	r2, #0
 800046c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800046e:	4b0e      	ldr	r3, [pc, #56]	@ (80004a8 <MX_USART2_UART_Init+0x58>)
 8000470:	2200      	movs	r2, #0
 8000472:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000474:	4b0c      	ldr	r3, [pc, #48]	@ (80004a8 <MX_USART2_UART_Init+0x58>)
 8000476:	220c      	movs	r2, #12
 8000478:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800047a:	4b0b      	ldr	r3, [pc, #44]	@ (80004a8 <MX_USART2_UART_Init+0x58>)
 800047c:	2200      	movs	r2, #0
 800047e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000480:	4b09      	ldr	r3, [pc, #36]	@ (80004a8 <MX_USART2_UART_Init+0x58>)
 8000482:	2200      	movs	r2, #0
 8000484:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000486:	4b08      	ldr	r3, [pc, #32]	@ (80004a8 <MX_USART2_UART_Init+0x58>)
 8000488:	2200      	movs	r2, #0
 800048a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800048c:	4b06      	ldr	r3, [pc, #24]	@ (80004a8 <MX_USART2_UART_Init+0x58>)
 800048e:	2200      	movs	r2, #0
 8000490:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000492:	4805      	ldr	r0, [pc, #20]	@ (80004a8 <MX_USART2_UART_Init+0x58>)
 8000494:	f004 f95c 	bl	8004750 <HAL_UART_Init>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d001      	beq.n	80004a2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800049e:	f000 f8d9 	bl	8000654 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	200000c4 	.word	0x200000c4
 80004ac:	40004400 	.word	0x40004400

080004b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b08a      	sub	sp, #40	@ 0x28
 80004b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b6:	f107 0314 	add.w	r3, r7, #20
 80004ba:	2200      	movs	r2, #0
 80004bc:	601a      	str	r2, [r3, #0]
 80004be:	605a      	str	r2, [r3, #4]
 80004c0:	609a      	str	r2, [r3, #8]
 80004c2:	60da      	str	r2, [r3, #12]
 80004c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004c6:	4b2b      	ldr	r3, [pc, #172]	@ (8000574 <MX_GPIO_Init+0xc4>)
 80004c8:	695b      	ldr	r3, [r3, #20]
 80004ca:	4a2a      	ldr	r2, [pc, #168]	@ (8000574 <MX_GPIO_Init+0xc4>)
 80004cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80004d0:	6153      	str	r3, [r2, #20]
 80004d2:	4b28      	ldr	r3, [pc, #160]	@ (8000574 <MX_GPIO_Init+0xc4>)
 80004d4:	695b      	ldr	r3, [r3, #20]
 80004d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80004da:	613b      	str	r3, [r7, #16]
 80004dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004de:	4b25      	ldr	r3, [pc, #148]	@ (8000574 <MX_GPIO_Init+0xc4>)
 80004e0:	695b      	ldr	r3, [r3, #20]
 80004e2:	4a24      	ldr	r2, [pc, #144]	@ (8000574 <MX_GPIO_Init+0xc4>)
 80004e4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80004e8:	6153      	str	r3, [r2, #20]
 80004ea:	4b22      	ldr	r3, [pc, #136]	@ (8000574 <MX_GPIO_Init+0xc4>)
 80004ec:	695b      	ldr	r3, [r3, #20]
 80004ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000574 <MX_GPIO_Init+0xc4>)
 80004f8:	695b      	ldr	r3, [r3, #20]
 80004fa:	4a1e      	ldr	r2, [pc, #120]	@ (8000574 <MX_GPIO_Init+0xc4>)
 80004fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000500:	6153      	str	r3, [r2, #20]
 8000502:	4b1c      	ldr	r3, [pc, #112]	@ (8000574 <MX_GPIO_Init+0xc4>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800050a:	60bb      	str	r3, [r7, #8]
 800050c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800050e:	4b19      	ldr	r3, [pc, #100]	@ (8000574 <MX_GPIO_Init+0xc4>)
 8000510:	695b      	ldr	r3, [r3, #20]
 8000512:	4a18      	ldr	r2, [pc, #96]	@ (8000574 <MX_GPIO_Init+0xc4>)
 8000514:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000518:	6153      	str	r3, [r2, #20]
 800051a:	4b16      	ldr	r3, [pc, #88]	@ (8000574 <MX_GPIO_Init+0xc4>)
 800051c:	695b      	ldr	r3, [r3, #20]
 800051e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000522:	607b      	str	r3, [r7, #4]
 8000524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000526:	4b13      	ldr	r3, [pc, #76]	@ (8000574 <MX_GPIO_Init+0xc4>)
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	4a12      	ldr	r2, [pc, #72]	@ (8000574 <MX_GPIO_Init+0xc4>)
 800052c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000530:	6153      	str	r3, [r2, #20]
 8000532:	4b10      	ldr	r3, [pc, #64]	@ (8000574 <MX_GPIO_Init+0xc4>)
 8000534:	695b      	ldr	r3, [r3, #20]
 8000536:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800053a:	603b      	str	r3, [r7, #0]
 800053c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800053e:	2301      	movs	r3, #1
 8000540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000542:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000548:	2300      	movs	r3, #0
 800054a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800054c:	f107 0314 	add.w	r3, r7, #20
 8000550:	4619      	mov	r1, r3
 8000552:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000556:	f001 fd17 	bl	8001f88 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800055a:	2200      	movs	r2, #0
 800055c:	2100      	movs	r1, #0
 800055e:	2006      	movs	r0, #6
 8000560:	f001 fc5f 	bl	8001e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000564:	2006      	movs	r0, #6
 8000566:	f001 fc78 	bl	8001e5a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800056a:	bf00      	nop
 800056c:	3728      	adds	r7, #40	@ 0x28
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40021000 	.word	0x40021000

08000578 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b086      	sub	sp, #24
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == B1_Pin) // Check if the interrupt is from pin PA0
 8000582:	88fb      	ldrh	r3, [r7, #6]
 8000584:	2b01      	cmp	r3, #1
 8000586:	d15a      	bne.n	800063e <HAL_GPIO_EXTI_Callback+0xc6>
  {

	 uint16_t pos;
	 button_press_count++;
 8000588:	4b2f      	ldr	r3, [pc, #188]	@ (8000648 <HAL_GPIO_EXTI_Callback+0xd0>)
 800058a:	881b      	ldrh	r3, [r3, #0]
 800058c:	b29b      	uxth	r3, r3
 800058e:	3301      	adds	r3, #1
 8000590:	b29a      	uxth	r2, r3
 8000592:	4b2d      	ldr	r3, [pc, #180]	@ (8000648 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000594:	801a      	strh	r2, [r3, #0]
	 HAL_ADC_Start(&hadc3); // Start ADC conversion
 8000596:	482d      	ldr	r0, [pc, #180]	@ (800064c <HAL_GPIO_EXTI_Callback+0xd4>)
 8000598:	f000 fc2a 	bl	8000df0 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc3, 10); // Wait for conversion to complete
 800059c:	210a      	movs	r1, #10
 800059e:	482b      	ldr	r0, [pc, #172]	@ (800064c <HAL_GPIO_EXTI_Callback+0xd4>)
 80005a0:	f000 fd3c 	bl	800101c <HAL_ADC_PollForConversion>
	 uint16_t adc_value = HAL_ADC_GetValue(&hadc3); // Get the ADC value
 80005a4:	4829      	ldr	r0, [pc, #164]	@ (800064c <HAL_GPIO_EXTI_Callback+0xd4>)
 80005a6:	f000 fe3b 	bl	8001220 <HAL_ADC_GetValue>
 80005aa:	4603      	mov	r3, r0
 80005ac:	82bb      	strh	r3, [r7, #20]
	 uint16_t adc_mV = (adc_value * 3000) / 4096;
 80005ae:	8abb      	ldrh	r3, [r7, #20]
 80005b0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80005b4:	fb02 f303 	mul.w	r3, r2, r3
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	da01      	bge.n	80005c0 <HAL_GPIO_EXTI_Callback+0x48>
 80005bc:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80005c0:	131b      	asrs	r3, r3, #12
 80005c2:	827b      	strh	r3, [r7, #18]
	 

	 if (button_press_count == 1) pos = 150;
 80005c4:	4b20      	ldr	r3, [pc, #128]	@ (8000648 <HAL_GPIO_EXTI_Callback+0xd0>)
 80005c6:	881b      	ldrh	r3, [r3, #0]
 80005c8:	b29b      	uxth	r3, r3
 80005ca:	2b01      	cmp	r3, #1
 80005cc:	d102      	bne.n	80005d4 <HAL_GPIO_EXTI_Callback+0x5c>
 80005ce:	2396      	movs	r3, #150	@ 0x96
 80005d0:	82fb      	strh	r3, [r7, #22]
 80005d2:	e00c      	b.n	80005ee <HAL_GPIO_EXTI_Callback+0x76>
	 else pos = 200 + (uint16_t)(button_press_count - 2) * 100;
 80005d4:	4b1c      	ldr	r3, [pc, #112]	@ (8000648 <HAL_GPIO_EXTI_Callback+0xd0>)
 80005d6:	881b      	ldrh	r3, [r3, #0]
 80005d8:	b29b      	uxth	r3, r3
 80005da:	461a      	mov	r2, r3
 80005dc:	0092      	lsls	r2, r2, #2
 80005de:	4413      	add	r3, r2
 80005e0:	461a      	mov	r2, r3
 80005e2:	0091      	lsls	r1, r2, #2
 80005e4:	461a      	mov	r2, r3
 80005e6:	460b      	mov	r3, r1
 80005e8:	4413      	add	r3, r2
 80005ea:	009b      	lsls	r3, r3, #2
 80005ec:	82fb      	strh	r3, [r7, #22]
	 
	 if (pos <= 1000)
 80005ee:	8afb      	ldrh	r3, [r7, #22]
 80005f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80005f4:	d817      	bhi.n	8000626 <HAL_GPIO_EXTI_Callback+0xae>
     {
		 uint8_t data_buffer[4];
		 data_buffer[0] = pos & 0xFF; // Low byte
 80005f6:	8afb      	ldrh	r3, [r7, #22]
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	733b      	strb	r3, [r7, #12]
		 data_buffer[1] = (pos >> 8) & 0xFF; // High byte
 80005fc:	8afb      	ldrh	r3, [r7, #22]
 80005fe:	0a1b      	lsrs	r3, r3, #8
 8000600:	b29b      	uxth	r3, r3
 8000602:	b2db      	uxtb	r3, r3
 8000604:	737b      	strb	r3, [r7, #13]
		 data_buffer[2] = adc_mV & 0xFF; // Low byte
 8000606:	8a7b      	ldrh	r3, [r7, #18]
 8000608:	b2db      	uxtb	r3, r3
 800060a:	73bb      	strb	r3, [r7, #14]
		 data_buffer[3] = (adc_mV >> 8) & 0xFF; // High byte
 800060c:	8a7b      	ldrh	r3, [r7, #18]
 800060e:	0a1b      	lsrs	r3, r3, #8
 8000610:	b29b      	uxth	r3, r3
 8000612:	b2db      	uxtb	r3, r3
 8000614:	73fb      	strb	r3, [r7, #15]
		 HAL_UART_Transmit_IT(&huart2, data_buffer, sizeof(data_buffer)); // Transmit data over UART
 8000616:	f107 030c 	add.w	r3, r7, #12
 800061a:	2204      	movs	r2, #4
 800061c:	4619      	mov	r1, r3
 800061e:	480c      	ldr	r0, [pc, #48]	@ (8000650 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000620:	f004 f8e4 	bl	80047ec <HAL_UART_Transmit_IT>
		 HAL_UART_Transmit_IT(&huart2, (uint8_t*)data_buffer, sizeof(data_buffer)); // Transmit zeros over UART
		 button_press_count = 0; // Reset count if exceeds 1000
	 }
	 
  }
}
 8000624:	e00b      	b.n	800063e <HAL_GPIO_EXTI_Callback+0xc6>
		 uint8_t data_buffer[4] = {0, 0, 0, 0};
 8000626:	2300      	movs	r3, #0
 8000628:	60bb      	str	r3, [r7, #8]
		 HAL_UART_Transmit_IT(&huart2, (uint8_t*)data_buffer, sizeof(data_buffer)); // Transmit zeros over UART
 800062a:	f107 0308 	add.w	r3, r7, #8
 800062e:	2204      	movs	r2, #4
 8000630:	4619      	mov	r1, r3
 8000632:	4807      	ldr	r0, [pc, #28]	@ (8000650 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000634:	f004 f8da 	bl	80047ec <HAL_UART_Transmit_IT>
		 button_press_count = 0; // Reset count if exceeds 1000
 8000638:	4b03      	ldr	r3, [pc, #12]	@ (8000648 <HAL_GPIO_EXTI_Callback+0xd0>)
 800063a:	2200      	movs	r2, #0
 800063c:	801a      	strh	r2, [r3, #0]
}
 800063e:	bf00      	nop
 8000640:	3718      	adds	r7, #24
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	2000014c 	.word	0x2000014c
 800064c:	20000028 	.word	0x20000028
 8000650:	200000c4 	.word	0x200000c4

08000654 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000658:	b672      	cpsid	i
}
 800065a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <Error_Handler+0x8>

08000660 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000666:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <HAL_MspInit+0x44>)
 8000668:	699b      	ldr	r3, [r3, #24]
 800066a:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <HAL_MspInit+0x44>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6193      	str	r3, [r2, #24]
 8000672:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <HAL_MspInit+0x44>)
 8000674:	699b      	ldr	r3, [r3, #24]
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800067e:	4b09      	ldr	r3, [pc, #36]	@ (80006a4 <HAL_MspInit+0x44>)
 8000680:	69db      	ldr	r3, [r3, #28]
 8000682:	4a08      	ldr	r2, [pc, #32]	@ (80006a4 <HAL_MspInit+0x44>)
 8000684:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000688:	61d3      	str	r3, [r2, #28]
 800068a:	4b06      	ldr	r3, [pc, #24]	@ (80006a4 <HAL_MspInit+0x44>)
 800068c:	69db      	ldr	r3, [r3, #28]
 800068e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000692:	603b      	str	r3, [r7, #0]
 8000694:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000696:	2007      	movs	r0, #7
 8000698:	f001 fbb8 	bl	8001e0c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800069c:	bf00      	nop
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	40021000 	.word	0x40021000

080006a8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b08a      	sub	sp, #40	@ 0x28
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b0:	f107 0314 	add.w	r3, r7, #20
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a15      	ldr	r2, [pc, #84]	@ (800071c <HAL_ADC_MspInit+0x74>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d123      	bne.n	8000712 <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC34_CLK_ENABLE();
 80006ca:	4b15      	ldr	r3, [pc, #84]	@ (8000720 <HAL_ADC_MspInit+0x78>)
 80006cc:	695b      	ldr	r3, [r3, #20]
 80006ce:	4a14      	ldr	r2, [pc, #80]	@ (8000720 <HAL_ADC_MspInit+0x78>)
 80006d0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80006d4:	6153      	str	r3, [r2, #20]
 80006d6:	4b12      	ldr	r3, [pc, #72]	@ (8000720 <HAL_ADC_MspInit+0x78>)
 80006d8:	695b      	ldr	r3, [r3, #20]
 80006da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80006de:	613b      	str	r3, [r7, #16]
 80006e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <HAL_ADC_MspInit+0x78>)
 80006e4:	695b      	ldr	r3, [r3, #20]
 80006e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000720 <HAL_ADC_MspInit+0x78>)
 80006e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80006ec:	6153      	str	r3, [r2, #20]
 80006ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <HAL_ADC_MspInit+0x78>)
 80006f0:	695b      	ldr	r3, [r3, #20]
 80006f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PB1     ------> ADC3_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80006fa:	2302      	movs	r3, #2
 80006fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006fe:	2303      	movs	r3, #3
 8000700:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000702:	2300      	movs	r3, #0
 8000704:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000706:	f107 0314 	add.w	r3, r7, #20
 800070a:	4619      	mov	r1, r3
 800070c:	4805      	ldr	r0, [pc, #20]	@ (8000724 <HAL_ADC_MspInit+0x7c>)
 800070e:	f001 fc3b 	bl	8001f88 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8000712:	bf00      	nop
 8000714:	3728      	adds	r7, #40	@ 0x28
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	50000400 	.word	0x50000400
 8000720:	40021000 	.word	0x40021000
 8000724:	48000400 	.word	0x48000400

08000728 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000728:	b480      	push	{r7}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a0a      	ldr	r2, [pc, #40]	@ (8000760 <HAL_TIM_PWM_MspInit+0x38>)
 8000736:	4293      	cmp	r3, r2
 8000738:	d10b      	bne.n	8000752 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800073a:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <HAL_TIM_PWM_MspInit+0x3c>)
 800073c:	69db      	ldr	r3, [r3, #28]
 800073e:	4a09      	ldr	r2, [pc, #36]	@ (8000764 <HAL_TIM_PWM_MspInit+0x3c>)
 8000740:	f043 0304 	orr.w	r3, r3, #4
 8000744:	61d3      	str	r3, [r2, #28]
 8000746:	4b07      	ldr	r3, [pc, #28]	@ (8000764 <HAL_TIM_PWM_MspInit+0x3c>)
 8000748:	69db      	ldr	r3, [r3, #28]
 800074a:	f003 0304 	and.w	r3, r3, #4
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8000752:	bf00      	nop
 8000754:	3714      	adds	r7, #20
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	40000800 	.word	0x40000800
 8000764:	40021000 	.word	0x40021000

08000768 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b088      	sub	sp, #32
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000770:	f107 030c 	add.w	r3, r7, #12
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	605a      	str	r2, [r3, #4]
 800077a:	609a      	str	r2, [r3, #8]
 800077c:	60da      	str	r2, [r3, #12]
 800077e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a11      	ldr	r2, [pc, #68]	@ (80007cc <HAL_TIM_MspPostInit+0x64>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d11c      	bne.n	80007c4 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800078a:	4b11      	ldr	r3, [pc, #68]	@ (80007d0 <HAL_TIM_MspPostInit+0x68>)
 800078c:	695b      	ldr	r3, [r3, #20]
 800078e:	4a10      	ldr	r2, [pc, #64]	@ (80007d0 <HAL_TIM_MspPostInit+0x68>)
 8000790:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000794:	6153      	str	r3, [r2, #20]
 8000796:	4b0e      	ldr	r3, [pc, #56]	@ (80007d0 <HAL_TIM_MspPostInit+0x68>)
 8000798:	695b      	ldr	r3, [r3, #20]
 800079a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800079e:	60bb      	str	r3, [r7, #8]
 80007a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a8:	2302      	movs	r3, #2
 80007aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ac:	2300      	movs	r3, #0
 80007ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80007b4:	2302      	movs	r3, #2
 80007b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007b8:	f107 030c 	add.w	r3, r7, #12
 80007bc:	4619      	mov	r1, r3
 80007be:	4805      	ldr	r0, [pc, #20]	@ (80007d4 <HAL_TIM_MspPostInit+0x6c>)
 80007c0:	f001 fbe2 	bl	8001f88 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80007c4:	bf00      	nop
 80007c6:	3720      	adds	r7, #32
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40000800 	.word	0x40000800
 80007d0:	40021000 	.word	0x40021000
 80007d4:	48000c00 	.word	0x48000c00

080007d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08a      	sub	sp, #40	@ 0x28
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e0:	f107 0314 	add.w	r3, r7, #20
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	605a      	str	r2, [r3, #4]
 80007ea:	609a      	str	r2, [r3, #8]
 80007ec:	60da      	str	r2, [r3, #12]
 80007ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a1b      	ldr	r2, [pc, #108]	@ (8000864 <HAL_UART_MspInit+0x8c>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d130      	bne.n	800085c <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000868 <HAL_UART_MspInit+0x90>)
 80007fc:	69db      	ldr	r3, [r3, #28]
 80007fe:	4a1a      	ldr	r2, [pc, #104]	@ (8000868 <HAL_UART_MspInit+0x90>)
 8000800:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000804:	61d3      	str	r3, [r2, #28]
 8000806:	4b18      	ldr	r3, [pc, #96]	@ (8000868 <HAL_UART_MspInit+0x90>)
 8000808:	69db      	ldr	r3, [r3, #28]
 800080a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800080e:	613b      	str	r3, [r7, #16]
 8000810:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	4b15      	ldr	r3, [pc, #84]	@ (8000868 <HAL_UART_MspInit+0x90>)
 8000814:	695b      	ldr	r3, [r3, #20]
 8000816:	4a14      	ldr	r2, [pc, #80]	@ (8000868 <HAL_UART_MspInit+0x90>)
 8000818:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800081c:	6153      	str	r3, [r2, #20]
 800081e:	4b12      	ldr	r3, [pc, #72]	@ (8000868 <HAL_UART_MspInit+0x90>)
 8000820:	695b      	ldr	r3, [r3, #20]
 8000822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800082a:	230c      	movs	r3, #12
 800082c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082e:	2302      	movs	r3, #2
 8000830:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000836:	2303      	movs	r3, #3
 8000838:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800083a:	2307      	movs	r3, #7
 800083c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083e:	f107 0314 	add.w	r3, r7, #20
 8000842:	4619      	mov	r1, r3
 8000844:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000848:	f001 fb9e 	bl	8001f88 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800084c:	2200      	movs	r2, #0
 800084e:	2100      	movs	r1, #0
 8000850:	2026      	movs	r0, #38	@ 0x26
 8000852:	f001 fae6 	bl	8001e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000856:	2026      	movs	r0, #38	@ 0x26
 8000858:	f001 faff 	bl	8001e5a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800085c:	bf00      	nop
 800085e:	3728      	adds	r7, #40	@ 0x28
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40004400 	.word	0x40004400
 8000868:	40021000 	.word	0x40021000

0800086c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000870:	bf00      	nop
 8000872:	e7fd      	b.n	8000870 <NMI_Handler+0x4>

08000874 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <HardFault_Handler+0x4>

0800087c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000880:	bf00      	nop
 8000882:	e7fd      	b.n	8000880 <MemManage_Handler+0x4>

08000884 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000888:	bf00      	nop
 800088a:	e7fd      	b.n	8000888 <BusFault_Handler+0x4>

0800088c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000890:	bf00      	nop
 8000892:	e7fd      	b.n	8000890 <UsageFault_Handler+0x4>

08000894 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr

080008a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008a2:	b480      	push	{r7}
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008a6:	bf00      	nop
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr

080008b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008c2:	f000 f895 	bl	80009f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}

080008ca <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80008ce:	2001      	movs	r0, #1
 80008d0:	f001 fcd4 	bl	800227c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80008dc:	4802      	ldr	r0, [pc, #8]	@ (80008e8 <USART2_IRQHandler+0x10>)
 80008de:	f003 ffe3 	bl	80048a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	200000c4 	.word	0x200000c4

080008ec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008f0:	4b06      	ldr	r3, [pc, #24]	@ (800090c <SystemInit+0x20>)
 80008f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008f6:	4a05      	ldr	r2, [pc, #20]	@ (800090c <SystemInit+0x20>)
 80008f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000900:	bf00      	nop
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	e000ed00 	.word	0xe000ed00

08000910 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000910:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000948 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000914:	f7ff ffea 	bl	80008ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000918:	480c      	ldr	r0, [pc, #48]	@ (800094c <LoopForever+0x6>)
  ldr r1, =_edata
 800091a:	490d      	ldr	r1, [pc, #52]	@ (8000950 <LoopForever+0xa>)
  ldr r2, =_sidata
 800091c:	4a0d      	ldr	r2, [pc, #52]	@ (8000954 <LoopForever+0xe>)
  movs r3, #0
 800091e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000920:	e002      	b.n	8000928 <LoopCopyDataInit>

08000922 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000922:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000924:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000926:	3304      	adds	r3, #4

08000928 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000928:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800092a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800092c:	d3f9      	bcc.n	8000922 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800092e:	4a0a      	ldr	r2, [pc, #40]	@ (8000958 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000930:	4c0a      	ldr	r4, [pc, #40]	@ (800095c <LoopForever+0x16>)
  movs r3, #0
 8000932:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000934:	e001      	b.n	800093a <LoopFillZerobss>

08000936 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000936:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000938:	3204      	adds	r2, #4

0800093a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800093a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800093c:	d3fb      	bcc.n	8000936 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800093e:	f004 ffb5 	bl	80058ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000942:	f7ff fc41 	bl	80001c8 <main>

08000946 <LoopForever>:

LoopForever:
    b LoopForever
 8000946:	e7fe      	b.n	8000946 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000948:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800094c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000950:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000954:	0800594c 	.word	0x0800594c
  ldr r2, =_sbss
 8000958:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800095c:	20000154 	.word	0x20000154

08000960 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000960:	e7fe      	b.n	8000960 <ADC1_2_IRQHandler>
	...

08000964 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000968:	4b08      	ldr	r3, [pc, #32]	@ (800098c <HAL_Init+0x28>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a07      	ldr	r2, [pc, #28]	@ (800098c <HAL_Init+0x28>)
 800096e:	f043 0310 	orr.w	r3, r3, #16
 8000972:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000974:	2003      	movs	r0, #3
 8000976:	f001 fa49 	bl	8001e0c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800097a:	2000      	movs	r0, #0
 800097c:	f000 f808 	bl	8000990 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000980:	f7ff fe6e 	bl	8000660 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000984:	2300      	movs	r3, #0
}
 8000986:	4618      	mov	r0, r3
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40022000 	.word	0x40022000

08000990 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000998:	4b12      	ldr	r3, [pc, #72]	@ (80009e4 <HAL_InitTick+0x54>)
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	4b12      	ldr	r3, [pc, #72]	@ (80009e8 <HAL_InitTick+0x58>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	4619      	mov	r1, r3
 80009a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ae:	4618      	mov	r0, r3
 80009b0:	f001 fa61 	bl	8001e76 <HAL_SYSTICK_Config>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
 80009bc:	e00e      	b.n	80009dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2b0f      	cmp	r3, #15
 80009c2:	d80a      	bhi.n	80009da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009c4:	2200      	movs	r2, #0
 80009c6:	6879      	ldr	r1, [r7, #4]
 80009c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009cc:	f001 fa29 	bl	8001e22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d0:	4a06      	ldr	r2, [pc, #24]	@ (80009ec <HAL_InitTick+0x5c>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80009d6:	2300      	movs	r3, #0
 80009d8:	e000      	b.n	80009dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009da:	2301      	movs	r3, #1
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000000 	.word	0x20000000
 80009e8:	20000008 	.word	0x20000008
 80009ec:	20000004 	.word	0x20000004

080009f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009f4:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <HAL_IncTick+0x20>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	461a      	mov	r2, r3
 80009fa:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <HAL_IncTick+0x24>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4413      	add	r3, r2
 8000a00:	4a04      	ldr	r2, [pc, #16]	@ (8000a14 <HAL_IncTick+0x24>)
 8000a02:	6013      	str	r3, [r2, #0]
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	20000008 	.word	0x20000008
 8000a14:	20000150 	.word	0x20000150

08000a18 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a1c:	4b03      	ldr	r3, [pc, #12]	@ (8000a2c <HAL_GetTick+0x14>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	20000150 	.word	0x20000150

08000a30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b09a      	sub	sp, #104	@ 0x68
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000a42:	2300      	movs	r3, #0
 8000a44:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d101      	bne.n	8000a50 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	e1c9      	b.n	8000de4 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	691b      	ldr	r3, [r3, #16]
 8000a54:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5a:	f003 0310 	and.w	r3, r3, #16
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d176      	bne.n	8000b50 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d152      	bne.n	8000b10 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2200      	movs	r2, #0
 8000a74:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2200      	movs	r2, #0
 8000a7a:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2200      	movs	r2, #0
 8000a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f7ff fe0f 	bl	80006a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	689b      	ldr	r3, [r3, #8]
 8000a90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d13b      	bne.n	8000b10 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f001 f881 	bl	8001ba0 <ADC_Disable>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa8:	f003 0310 	and.w	r3, r3, #16
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d12f      	bne.n	8000b10 <HAL_ADC_Init+0xe0>
 8000ab0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d12b      	bne.n	8000b10 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000abc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000ac0:	f023 0302 	bic.w	r3, r3, #2
 8000ac4:	f043 0202 	orr.w	r2, r3, #2
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	689a      	ldr	r2, [r3, #8]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8000ada:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	689a      	ldr	r2, [r3, #8]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000aea:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000aec:	4b86      	ldr	r3, [pc, #536]	@ (8000d08 <HAL_ADC_Init+0x2d8>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a86      	ldr	r2, [pc, #536]	@ (8000d0c <HAL_ADC_Init+0x2dc>)
 8000af2:	fba2 2303 	umull	r2, r3, r2, r3
 8000af6:	0c9a      	lsrs	r2, r3, #18
 8000af8:	4613      	mov	r3, r2
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	4413      	add	r3, r2
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b02:	e002      	b.n	8000b0a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	3b01      	subs	r3, #1
 8000b08:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b0a:	68bb      	ldr	r3, [r7, #8]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d1f9      	bne.n	8000b04 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d007      	beq.n	8000b2e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b2c:	d110      	bne.n	8000b50 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b32:	f023 0312 	bic.w	r3, r3, #18
 8000b36:	f043 0210 	orr.w	r2, r3, #16
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b42:	f043 0201 	orr.w	r2, r3, #1
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b54:	f003 0310 	and.w	r3, r3, #16
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	f040 8136 	bne.w	8000dca <HAL_ADC_Init+0x39a>
 8000b5e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	f040 8131 	bne.w	8000dca <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	689b      	ldr	r3, [r3, #8]
 8000b6e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	f040 8129 	bne.w	8000dca <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000b80:	f043 0202 	orr.w	r2, r3, #2
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000b90:	d004      	beq.n	8000b9c <HAL_ADC_Init+0x16c>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4a5e      	ldr	r2, [pc, #376]	@ (8000d10 <HAL_ADC_Init+0x2e0>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d101      	bne.n	8000ba0 <HAL_ADC_Init+0x170>
 8000b9c:	4b5d      	ldr	r3, [pc, #372]	@ (8000d14 <HAL_ADC_Init+0x2e4>)
 8000b9e:	e000      	b.n	8000ba2 <HAL_ADC_Init+0x172>
 8000ba0:	4b5d      	ldr	r3, [pc, #372]	@ (8000d18 <HAL_ADC_Init+0x2e8>)
 8000ba2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000bac:	d102      	bne.n	8000bb4 <HAL_ADC_Init+0x184>
 8000bae:	4b58      	ldr	r3, [pc, #352]	@ (8000d10 <HAL_ADC_Init+0x2e0>)
 8000bb0:	60fb      	str	r3, [r7, #12]
 8000bb2:	e01a      	b.n	8000bea <HAL_ADC_Init+0x1ba>
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a55      	ldr	r2, [pc, #340]	@ (8000d10 <HAL_ADC_Init+0x2e0>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d103      	bne.n	8000bc6 <HAL_ADC_Init+0x196>
 8000bbe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	e011      	b.n	8000bea <HAL_ADC_Init+0x1ba>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a54      	ldr	r2, [pc, #336]	@ (8000d1c <HAL_ADC_Init+0x2ec>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d102      	bne.n	8000bd6 <HAL_ADC_Init+0x1a6>
 8000bd0:	4b53      	ldr	r3, [pc, #332]	@ (8000d20 <HAL_ADC_Init+0x2f0>)
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	e009      	b.n	8000bea <HAL_ADC_Init+0x1ba>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a51      	ldr	r2, [pc, #324]	@ (8000d20 <HAL_ADC_Init+0x2f0>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d102      	bne.n	8000be6 <HAL_ADC_Init+0x1b6>
 8000be0:	4b4e      	ldr	r3, [pc, #312]	@ (8000d1c <HAL_ADC_Init+0x2ec>)
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	e001      	b.n	8000bea <HAL_ADC_Init+0x1ba>
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	689b      	ldr	r3, [r3, #8]
 8000bf0:	f003 0303 	and.w	r3, r3, #3
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d108      	bne.n	8000c0a <HAL_ADC_Init+0x1da>
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f003 0301 	and.w	r3, r3, #1
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d101      	bne.n	8000c0a <HAL_ADC_Init+0x1da>
 8000c06:	2301      	movs	r3, #1
 8000c08:	e000      	b.n	8000c0c <HAL_ADC_Init+0x1dc>
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d11c      	bne.n	8000c4a <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c10:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d010      	beq.n	8000c38 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	689b      	ldr	r3, [r3, #8]
 8000c1a:	f003 0303 	and.w	r3, r3, #3
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d107      	bne.n	8000c32 <HAL_ADC_Init+0x202>
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d101      	bne.n	8000c32 <HAL_ADC_Init+0x202>
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e000      	b.n	8000c34 <HAL_ADC_Init+0x204>
 8000c32:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d108      	bne.n	8000c4a <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000c38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000c3a:	689b      	ldr	r3, [r3, #8]
 8000c3c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	431a      	orrs	r2, r3
 8000c46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000c48:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	7e5b      	ldrb	r3, [r3, #25]
 8000c4e:	035b      	lsls	r3, r3, #13
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000c54:	2a01      	cmp	r2, #1
 8000c56:	d002      	beq.n	8000c5e <HAL_ADC_Init+0x22e>
 8000c58:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c5c:	e000      	b.n	8000c60 <HAL_ADC_Init+0x230>
 8000c5e:	2200      	movs	r2, #0
 8000c60:	431a      	orrs	r2, r3
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	68db      	ldr	r3, [r3, #12]
 8000c66:	431a      	orrs	r2, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	689b      	ldr	r3, [r3, #8]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000c70:	4313      	orrs	r3, r2
 8000c72:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d11b      	bne.n	8000cb6 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	7e5b      	ldrb	r3, [r3, #25]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d109      	bne.n	8000c9a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c8a:	3b01      	subs	r3, #1
 8000c8c:	045a      	lsls	r2, r3, #17
 8000c8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000c90:	4313      	orrs	r3, r2
 8000c92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c96:	663b      	str	r3, [r7, #96]	@ 0x60
 8000c98:	e00d      	b.n	8000cb6 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000ca2:	f043 0220 	orr.w	r2, r3, #32
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cae:	f043 0201 	orr.w	r2, r3, #1
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cba:	2b01      	cmp	r3, #1
 8000cbc:	d03a      	beq.n	8000d34 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a16      	ldr	r2, [pc, #88]	@ (8000d1c <HAL_ADC_Init+0x2ec>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d004      	beq.n	8000cd2 <HAL_ADC_Init+0x2a2>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a14      	ldr	r2, [pc, #80]	@ (8000d20 <HAL_ADC_Init+0x2f0>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d128      	bne.n	8000d24 <HAL_ADC_Init+0x2f4>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cd6:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8000cda:	d012      	beq.n	8000d02 <HAL_ADC_Init+0x2d2>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ce0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000ce4:	d00a      	beq.n	8000cfc <HAL_ADC_Init+0x2cc>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cea:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8000cee:	d002      	beq.n	8000cf6 <HAL_ADC_Init+0x2c6>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cf4:	e018      	b.n	8000d28 <HAL_ADC_Init+0x2f8>
 8000cf6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cfa:	e015      	b.n	8000d28 <HAL_ADC_Init+0x2f8>
 8000cfc:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8000d00:	e012      	b.n	8000d28 <HAL_ADC_Init+0x2f8>
 8000d02:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000d06:	e00f      	b.n	8000d28 <HAL_ADC_Init+0x2f8>
 8000d08:	20000000 	.word	0x20000000
 8000d0c:	431bde83 	.word	0x431bde83
 8000d10:	50000100 	.word	0x50000100
 8000d14:	50000300 	.word	0x50000300
 8000d18:	50000700 	.word	0x50000700
 8000d1c:	50000400 	.word	0x50000400
 8000d20:	50000500 	.word	0x50000500
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d28:	687a      	ldr	r2, [r7, #4]
 8000d2a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000d30:	4313      	orrs	r3, r2
 8000d32:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	f003 030c 	and.w	r3, r3, #12
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d114      	bne.n	8000d6c <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	68db      	ldr	r3, [r3, #12]
 8000d48:	687a      	ldr	r2, [r7, #4]
 8000d4a:	6812      	ldr	r2, [r2, #0]
 8000d4c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000d50:	f023 0302 	bic.w	r3, r3, #2
 8000d54:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	7e1b      	ldrb	r3, [r3, #24]
 8000d5a:	039a      	lsls	r2, r3, #14
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	4313      	orrs	r3, r2
 8000d66:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	68da      	ldr	r2, [r3, #12]
 8000d72:	4b1e      	ldr	r3, [pc, #120]	@ (8000dec <HAL_ADC_Init+0x3bc>)
 8000d74:	4013      	ands	r3, r2
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	6812      	ldr	r2, [r2, #0]
 8000d7a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000d7c:	430b      	orrs	r3, r1
 8000d7e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	691b      	ldr	r3, [r3, #16]
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d10c      	bne.n	8000da2 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	f023 010f 	bic.w	r1, r3, #15
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	69db      	ldr	r3, [r3, #28]
 8000d96:	1e5a      	subs	r2, r3, #1
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000da0:	e007      	b.n	8000db2 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f022 020f 	bic.w	r2, r2, #15
 8000db0:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2200      	movs	r2, #0
 8000db6:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dbc:	f023 0303 	bic.w	r3, r3, #3
 8000dc0:	f043 0201 	orr.w	r2, r3, #1
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	641a      	str	r2, [r3, #64]	@ 0x40
 8000dc8:	e00a      	b.n	8000de0 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dce:	f023 0312 	bic.w	r3, r3, #18
 8000dd2:	f043 0210 	orr.w	r2, r3, #16
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000dda:	2301      	movs	r3, #1
 8000ddc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000de0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3768      	adds	r7, #104	@ 0x68
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	fff0c007 	.word	0xfff0c007

08000df0 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f003 0304 	and.w	r3, r3, #4
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	f040 80f9 	bne.w	8000ffe <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d101      	bne.n	8000e1a <HAL_ADC_Start+0x2a>
 8000e16:	2302      	movs	r3, #2
 8000e18:	e0f4      	b.n	8001004 <HAL_ADC_Start+0x214>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f000 fe58 	bl	8001ad8 <ADC_Enable>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f040 80e0 	bne.w	8000ff4 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e38:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000e3c:	f023 0301 	bic.w	r3, r3, #1
 8000e40:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e50:	d004      	beq.n	8000e5c <HAL_ADC_Start+0x6c>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a6d      	ldr	r2, [pc, #436]	@ (800100c <HAL_ADC_Start+0x21c>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d106      	bne.n	8000e6a <HAL_ADC_Start+0x7a>
 8000e5c:	4b6c      	ldr	r3, [pc, #432]	@ (8001010 <HAL_ADC_Start+0x220>)
 8000e5e:	689b      	ldr	r3, [r3, #8]
 8000e60:	f003 031f 	and.w	r3, r3, #31
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d010      	beq.n	8000e8a <HAL_ADC_Start+0x9a>
 8000e68:	e005      	b.n	8000e76 <HAL_ADC_Start+0x86>
 8000e6a:	4b6a      	ldr	r3, [pc, #424]	@ (8001014 <HAL_ADC_Start+0x224>)
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	f003 031f 	and.w	r3, r3, #31
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d009      	beq.n	8000e8a <HAL_ADC_Start+0x9a>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e7e:	d004      	beq.n	8000e8a <HAL_ADC_Start+0x9a>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a64      	ldr	r2, [pc, #400]	@ (8001018 <HAL_ADC_Start+0x228>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d115      	bne.n	8000eb6 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e8e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d036      	beq.n	8000f12 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000eac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000eb4:	e02d      	b.n	8000f12 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000eca:	d004      	beq.n	8000ed6 <HAL_ADC_Start+0xe6>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a4e      	ldr	r2, [pc, #312]	@ (800100c <HAL_ADC_Start+0x21c>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d10a      	bne.n	8000eec <HAL_ADC_Start+0xfc>
 8000ed6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	bf14      	ite	ne
 8000ee4:	2301      	movne	r3, #1
 8000ee6:	2300      	moveq	r3, #0
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	e008      	b.n	8000efe <HAL_ADC_Start+0x10e>
 8000eec:	4b4a      	ldr	r3, [pc, #296]	@ (8001018 <HAL_ADC_Start+0x228>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	bf14      	ite	ne
 8000ef8:	2301      	movne	r3, #1
 8000efa:	2300      	moveq	r3, #0
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d007      	beq.n	8000f12 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f06:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000f0a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000f1e:	d106      	bne.n	8000f2e <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f24:	f023 0206 	bic.w	r2, r3, #6
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	645a      	str	r2, [r3, #68]	@ 0x44
 8000f2c:	e002      	b.n	8000f34 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2200      	movs	r2, #0
 8000f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	221c      	movs	r2, #28
 8000f42:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f4c:	d004      	beq.n	8000f58 <HAL_ADC_Start+0x168>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a2e      	ldr	r2, [pc, #184]	@ (800100c <HAL_ADC_Start+0x21c>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d106      	bne.n	8000f66 <HAL_ADC_Start+0x176>
 8000f58:	4b2d      	ldr	r3, [pc, #180]	@ (8001010 <HAL_ADC_Start+0x220>)
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	f003 031f 	and.w	r3, r3, #31
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d03e      	beq.n	8000fe2 <HAL_ADC_Start+0x1f2>
 8000f64:	e005      	b.n	8000f72 <HAL_ADC_Start+0x182>
 8000f66:	4b2b      	ldr	r3, [pc, #172]	@ (8001014 <HAL_ADC_Start+0x224>)
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	f003 031f 	and.w	r3, r3, #31
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d037      	beq.n	8000fe2 <HAL_ADC_Start+0x1f2>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f7a:	d004      	beq.n	8000f86 <HAL_ADC_Start+0x196>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a22      	ldr	r2, [pc, #136]	@ (800100c <HAL_ADC_Start+0x21c>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d106      	bne.n	8000f94 <HAL_ADC_Start+0x1a4>
 8000f86:	4b22      	ldr	r3, [pc, #136]	@ (8001010 <HAL_ADC_Start+0x220>)
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	f003 031f 	and.w	r3, r3, #31
 8000f8e:	2b05      	cmp	r3, #5
 8000f90:	d027      	beq.n	8000fe2 <HAL_ADC_Start+0x1f2>
 8000f92:	e005      	b.n	8000fa0 <HAL_ADC_Start+0x1b0>
 8000f94:	4b1f      	ldr	r3, [pc, #124]	@ (8001014 <HAL_ADC_Start+0x224>)
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	f003 031f 	and.w	r3, r3, #31
 8000f9c:	2b05      	cmp	r3, #5
 8000f9e:	d020      	beq.n	8000fe2 <HAL_ADC_Start+0x1f2>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fa8:	d004      	beq.n	8000fb4 <HAL_ADC_Start+0x1c4>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a17      	ldr	r2, [pc, #92]	@ (800100c <HAL_ADC_Start+0x21c>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d106      	bne.n	8000fc2 <HAL_ADC_Start+0x1d2>
 8000fb4:	4b16      	ldr	r3, [pc, #88]	@ (8001010 <HAL_ADC_Start+0x220>)
 8000fb6:	689b      	ldr	r3, [r3, #8]
 8000fb8:	f003 031f 	and.w	r3, r3, #31
 8000fbc:	2b09      	cmp	r3, #9
 8000fbe:	d010      	beq.n	8000fe2 <HAL_ADC_Start+0x1f2>
 8000fc0:	e005      	b.n	8000fce <HAL_ADC_Start+0x1de>
 8000fc2:	4b14      	ldr	r3, [pc, #80]	@ (8001014 <HAL_ADC_Start+0x224>)
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	f003 031f 	and.w	r3, r3, #31
 8000fca:	2b09      	cmp	r3, #9
 8000fcc:	d009      	beq.n	8000fe2 <HAL_ADC_Start+0x1f2>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fd6:	d004      	beq.n	8000fe2 <HAL_ADC_Start+0x1f2>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a0e      	ldr	r2, [pc, #56]	@ (8001018 <HAL_ADC_Start+0x228>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d10f      	bne.n	8001002 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	689a      	ldr	r2, [r3, #8]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f042 0204 	orr.w	r2, r2, #4
 8000ff0:	609a      	str	r2, [r3, #8]
 8000ff2:	e006      	b.n	8001002 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8000ffc:	e001      	b.n	8001002 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000ffe:	2302      	movs	r3, #2
 8001000:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001002:	7bfb      	ldrb	r3, [r7, #15]
}
 8001004:	4618      	mov	r0, r3
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	50000100 	.word	0x50000100
 8001010:	50000300 	.word	0x50000300
 8001014:	50000700 	.word	0x50000700
 8001018:	50000400 	.word	0x50000400

0800101c <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001026:	2300      	movs	r3, #0
 8001028:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	695b      	ldr	r3, [r3, #20]
 800102e:	2b08      	cmp	r3, #8
 8001030:	d102      	bne.n	8001038 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001032:	2308      	movs	r3, #8
 8001034:	617b      	str	r3, [r7, #20]
 8001036:	e03a      	b.n	80010ae <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001040:	d004      	beq.n	800104c <HAL_ADC_PollForConversion+0x30>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a72      	ldr	r2, [pc, #456]	@ (8001210 <HAL_ADC_PollForConversion+0x1f4>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d101      	bne.n	8001050 <HAL_ADC_PollForConversion+0x34>
 800104c:	4b71      	ldr	r3, [pc, #452]	@ (8001214 <HAL_ADC_PollForConversion+0x1f8>)
 800104e:	e000      	b.n	8001052 <HAL_ADC_PollForConversion+0x36>
 8001050:	4b71      	ldr	r3, [pc, #452]	@ (8001218 <HAL_ADC_PollForConversion+0x1fc>)
 8001052:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	f003 031f 	and.w	r3, r3, #31
 800105c:	2b00      	cmp	r3, #0
 800105e:	d112      	bne.n	8001086 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	68db      	ldr	r3, [r3, #12]
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	2b01      	cmp	r3, #1
 800106c:	d11d      	bne.n	80010aa <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001072:	f043 0220 	orr.w	r2, r3, #32
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e0bf      	b.n	8001206 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800108e:	2b00      	cmp	r3, #0
 8001090:	d00b      	beq.n	80010aa <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001096:	f043 0220 	orr.w	r2, r3, #32
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e0ad      	b.n	8001206 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80010aa:	230c      	movs	r3, #12
 80010ac:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80010b6:	d004      	beq.n	80010c2 <HAL_ADC_PollForConversion+0xa6>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a54      	ldr	r2, [pc, #336]	@ (8001210 <HAL_ADC_PollForConversion+0x1f4>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d106      	bne.n	80010d0 <HAL_ADC_PollForConversion+0xb4>
 80010c2:	4b54      	ldr	r3, [pc, #336]	@ (8001214 <HAL_ADC_PollForConversion+0x1f8>)
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	f003 031f 	and.w	r3, r3, #31
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d010      	beq.n	80010f0 <HAL_ADC_PollForConversion+0xd4>
 80010ce:	e005      	b.n	80010dc <HAL_ADC_PollForConversion+0xc0>
 80010d0:	4b51      	ldr	r3, [pc, #324]	@ (8001218 <HAL_ADC_PollForConversion+0x1fc>)
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	f003 031f 	and.w	r3, r3, #31
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d009      	beq.n	80010f0 <HAL_ADC_PollForConversion+0xd4>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80010e4:	d004      	beq.n	80010f0 <HAL_ADC_PollForConversion+0xd4>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a4c      	ldr	r2, [pc, #304]	@ (800121c <HAL_ADC_PollForConversion+0x200>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d104      	bne.n	80010fa <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	e00f      	b.n	800111a <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001102:	d004      	beq.n	800110e <HAL_ADC_PollForConversion+0xf2>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a41      	ldr	r2, [pc, #260]	@ (8001210 <HAL_ADC_PollForConversion+0x1f4>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d102      	bne.n	8001114 <HAL_ADC_PollForConversion+0xf8>
 800110e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001112:	e000      	b.n	8001116 <HAL_ADC_PollForConversion+0xfa>
 8001114:	4b41      	ldr	r3, [pc, #260]	@ (800121c <HAL_ADC_PollForConversion+0x200>)
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800111a:	f7ff fc7d 	bl	8000a18 <HAL_GetTick>
 800111e:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001120:	e021      	b.n	8001166 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001128:	d01d      	beq.n	8001166 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d007      	beq.n	8001140 <HAL_ADC_PollForConversion+0x124>
 8001130:	f7ff fc72 	bl	8000a18 <HAL_GetTick>
 8001134:	4602      	mov	r2, r0
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	683a      	ldr	r2, [r7, #0]
 800113c:	429a      	cmp	r2, r3
 800113e:	d212      	bcs.n	8001166 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	4013      	ands	r3, r2
 800114a:	2b00      	cmp	r3, #0
 800114c:	d10b      	bne.n	8001166 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001152:	f043 0204 	orr.w	r2, r3, #4
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2200      	movs	r2, #0
 800115e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e04f      	b.n	8001206 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	4013      	ands	r3, r2
 8001170:	2b00      	cmp	r3, #0
 8001172:	d0d6      	beq.n	8001122 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001178:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	68db      	ldr	r3, [r3, #12]
 8001186:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800118a:	2b00      	cmp	r3, #0
 800118c:	d131      	bne.n	80011f2 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001194:	2b00      	cmp	r3, #0
 8001196:	d12c      	bne.n	80011f2 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0308 	and.w	r3, r3, #8
 80011a2:	2b08      	cmp	r3, #8
 80011a4:	d125      	bne.n	80011f2 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	689b      	ldr	r3, [r3, #8]
 80011ac:	f003 0304 	and.w	r3, r3, #4
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d112      	bne.n	80011da <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d112      	bne.n	80011f2 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d0:	f043 0201 	orr.w	r2, r3, #1
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	641a      	str	r2, [r3, #64]	@ 0x40
 80011d8:	e00b      	b.n	80011f2 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011de:	f043 0220 	orr.w	r2, r3, #32
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ea:	f043 0201 	orr.w	r2, r3, #1
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d103      	bne.n	8001204 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	697a      	ldr	r2, [r7, #20]
 8001202:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3718      	adds	r7, #24
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	50000100 	.word	0x50000100
 8001214:	50000300 	.word	0x50000300
 8001218:	50000700 	.word	0x50000700
 800121c:	50000400 	.word	0x50000400

08001220 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800122e:	4618      	mov	r0, r3
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr

0800123a <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b084      	sub	sp, #16
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
 8001242:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001244:	2300      	movs	r3, #0
 8001246:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800124e:	2b01      	cmp	r3, #1
 8001250:	d101      	bne.n	8001256 <HAL_ADCEx_Calibration_Start+0x1c>
 8001252:	2302      	movs	r3, #2
 8001254:	e05f      	b.n	8001316 <HAL_ADCEx_Calibration_Start+0xdc>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2201      	movs	r2, #1
 800125a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f000 fc9e 	bl	8001ba0 <ADC_Disable>
 8001264:	4603      	mov	r3, r0
 8001266:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001268:	7bfb      	ldrb	r3, [r7, #15]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d14e      	bne.n	800130c <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2201      	movs	r2, #1
 8001272:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	689a      	ldr	r2, [r3, #8]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8001282:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d107      	bne.n	800129a <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	689a      	ldr	r2, [r3, #8]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001298:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	689a      	ldr	r2, [r3, #8]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80012a8:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80012aa:	f7ff fbb5 	bl	8000a18 <HAL_GetTick>
 80012ae:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80012b0:	e01c      	b.n	80012ec <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80012b2:	f7ff fbb1 	bl	8000a18 <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b0a      	cmp	r3, #10
 80012be:	d915      	bls.n	80012ec <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80012ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80012ce:	d10d      	bne.n	80012ec <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d4:	f023 0312 	bic.w	r3, r3, #18
 80012d8:	f043 0210 	orr.w	r2, r3, #16
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e014      	b.n	8001316 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80012f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80012fa:	d0da      	beq.n	80012b2 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001300:	f023 0303 	bic.w	r3, r3, #3
 8001304:	f043 0201 	orr.w	r2, r3, #1
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001314:	7bfb      	ldrb	r3, [r7, #15]
}
 8001316:	4618      	mov	r0, r3
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001320:	b480      	push	{r7}
 8001322:	b09b      	sub	sp, #108	@ 0x6c
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800132a:	2300      	movs	r3, #0
 800132c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001330:	2300      	movs	r3, #0
 8001332:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800133a:	2b01      	cmp	r3, #1
 800133c:	d101      	bne.n	8001342 <HAL_ADC_ConfigChannel+0x22>
 800133e:	2302      	movs	r3, #2
 8001340:	e2c8      	b.n	80018d4 <HAL_ADC_ConfigChannel+0x5b4>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2201      	movs	r2, #1
 8001346:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	f003 0304 	and.w	r3, r3, #4
 8001354:	2b00      	cmp	r3, #0
 8001356:	f040 82ac 	bne.w	80018b2 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	2b04      	cmp	r3, #4
 8001360:	d81c      	bhi.n	800139c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	4613      	mov	r3, r2
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	4413      	add	r3, r2
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	461a      	mov	r2, r3
 8001376:	231f      	movs	r3, #31
 8001378:	4093      	lsls	r3, r2
 800137a:	43db      	mvns	r3, r3
 800137c:	4019      	ands	r1, r3
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	6818      	ldr	r0, [r3, #0]
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685a      	ldr	r2, [r3, #4]
 8001386:	4613      	mov	r3, r2
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	4413      	add	r3, r2
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	fa00 f203 	lsl.w	r2, r0, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	430a      	orrs	r2, r1
 8001398:	631a      	str	r2, [r3, #48]	@ 0x30
 800139a:	e063      	b.n	8001464 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2b09      	cmp	r3, #9
 80013a2:	d81e      	bhi.n	80013e2 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	685a      	ldr	r2, [r3, #4]
 80013ae:	4613      	mov	r3, r2
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	4413      	add	r3, r2
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	3b1e      	subs	r3, #30
 80013b8:	221f      	movs	r2, #31
 80013ba:	fa02 f303 	lsl.w	r3, r2, r3
 80013be:	43db      	mvns	r3, r3
 80013c0:	4019      	ands	r1, r3
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	6818      	ldr	r0, [r3, #0]
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685a      	ldr	r2, [r3, #4]
 80013ca:	4613      	mov	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	4413      	add	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	3b1e      	subs	r3, #30
 80013d4:	fa00 f203 	lsl.w	r2, r0, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	430a      	orrs	r2, r1
 80013de:	635a      	str	r2, [r3, #52]	@ 0x34
 80013e0:	e040      	b.n	8001464 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	2b0e      	cmp	r3, #14
 80013e8:	d81e      	bhi.n	8001428 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685a      	ldr	r2, [r3, #4]
 80013f4:	4613      	mov	r3, r2
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	4413      	add	r3, r2
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	3b3c      	subs	r3, #60	@ 0x3c
 80013fe:	221f      	movs	r2, #31
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	43db      	mvns	r3, r3
 8001406:	4019      	ands	r1, r3
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	6818      	ldr	r0, [r3, #0]
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685a      	ldr	r2, [r3, #4]
 8001410:	4613      	mov	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4413      	add	r3, r2
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	3b3c      	subs	r3, #60	@ 0x3c
 800141a:	fa00 f203 	lsl.w	r2, r0, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	430a      	orrs	r2, r1
 8001424:	639a      	str	r2, [r3, #56]	@ 0x38
 8001426:	e01d      	b.n	8001464 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	685a      	ldr	r2, [r3, #4]
 8001432:	4613      	mov	r3, r2
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	4413      	add	r3, r2
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	3b5a      	subs	r3, #90	@ 0x5a
 800143c:	221f      	movs	r2, #31
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	43db      	mvns	r3, r3
 8001444:	4019      	ands	r1, r3
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	6818      	ldr	r0, [r3, #0]
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685a      	ldr	r2, [r3, #4]
 800144e:	4613      	mov	r3, r2
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	4413      	add	r3, r2
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	3b5a      	subs	r3, #90	@ 0x5a
 8001458:	fa00 f203 	lsl.w	r2, r0, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	430a      	orrs	r2, r1
 8001462:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	f003 030c 	and.w	r3, r3, #12
 800146e:	2b00      	cmp	r3, #0
 8001470:	f040 80e5 	bne.w	800163e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b09      	cmp	r3, #9
 800147a:	d91c      	bls.n	80014b6 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	6999      	ldr	r1, [r3, #24]
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	4613      	mov	r3, r2
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	4413      	add	r3, r2
 800148c:	3b1e      	subs	r3, #30
 800148e:	2207      	movs	r2, #7
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	43db      	mvns	r3, r3
 8001496:	4019      	ands	r1, r3
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	6898      	ldr	r0, [r3, #8]
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4613      	mov	r3, r2
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	4413      	add	r3, r2
 80014a6:	3b1e      	subs	r3, #30
 80014a8:	fa00 f203 	lsl.w	r2, r0, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	430a      	orrs	r2, r1
 80014b2:	619a      	str	r2, [r3, #24]
 80014b4:	e019      	b.n	80014ea <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	6959      	ldr	r1, [r3, #20]
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4613      	mov	r3, r2
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	4413      	add	r3, r2
 80014c6:	2207      	movs	r2, #7
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	4019      	ands	r1, r3
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	6898      	ldr	r0, [r3, #8]
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4613      	mov	r3, r2
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	4413      	add	r3, r2
 80014de:	fa00 f203 	lsl.w	r2, r0, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	430a      	orrs	r2, r1
 80014e8:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	695a      	ldr	r2, [r3, #20]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	08db      	lsrs	r3, r3, #3
 80014f6:	f003 0303 	and.w	r3, r3, #3
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	691b      	ldr	r3, [r3, #16]
 8001506:	3b01      	subs	r3, #1
 8001508:	2b03      	cmp	r3, #3
 800150a:	d84f      	bhi.n	80015ac <HAL_ADC_ConfigChannel+0x28c>
 800150c:	a201      	add	r2, pc, #4	@ (adr r2, 8001514 <HAL_ADC_ConfigChannel+0x1f4>)
 800150e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001512:	bf00      	nop
 8001514:	08001525 	.word	0x08001525
 8001518:	08001547 	.word	0x08001547
 800151c:	08001569 	.word	0x08001569
 8001520:	0800158b 	.word	0x0800158b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800152a:	4b99      	ldr	r3, [pc, #612]	@ (8001790 <HAL_ADC_ConfigChannel+0x470>)
 800152c:	4013      	ands	r3, r2
 800152e:	683a      	ldr	r2, [r7, #0]
 8001530:	6812      	ldr	r2, [r2, #0]
 8001532:	0691      	lsls	r1, r2, #26
 8001534:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001536:	430a      	orrs	r2, r1
 8001538:	431a      	orrs	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001542:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001544:	e07b      	b.n	800163e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800154c:	4b90      	ldr	r3, [pc, #576]	@ (8001790 <HAL_ADC_ConfigChannel+0x470>)
 800154e:	4013      	ands	r3, r2
 8001550:	683a      	ldr	r2, [r7, #0]
 8001552:	6812      	ldr	r2, [r2, #0]
 8001554:	0691      	lsls	r1, r2, #26
 8001556:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001558:	430a      	orrs	r2, r1
 800155a:	431a      	orrs	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001564:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001566:	e06a      	b.n	800163e <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800156e:	4b88      	ldr	r3, [pc, #544]	@ (8001790 <HAL_ADC_ConfigChannel+0x470>)
 8001570:	4013      	ands	r3, r2
 8001572:	683a      	ldr	r2, [r7, #0]
 8001574:	6812      	ldr	r2, [r2, #0]
 8001576:	0691      	lsls	r1, r2, #26
 8001578:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800157a:	430a      	orrs	r2, r1
 800157c:	431a      	orrs	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001586:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001588:	e059      	b.n	800163e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001590:	4b7f      	ldr	r3, [pc, #508]	@ (8001790 <HAL_ADC_ConfigChannel+0x470>)
 8001592:	4013      	ands	r3, r2
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	6812      	ldr	r2, [r2, #0]
 8001598:	0691      	lsls	r1, r2, #26
 800159a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800159c:	430a      	orrs	r2, r1
 800159e:	431a      	orrs	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80015a8:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80015aa:	e048      	b.n	800163e <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	069b      	lsls	r3, r3, #26
 80015bc:	429a      	cmp	r2, r3
 80015be:	d107      	bne.n	80015d0 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80015ce:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80015d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	069b      	lsls	r3, r3, #26
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d107      	bne.n	80015f4 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80015f2:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80015fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	069b      	lsls	r3, r3, #26
 8001604:	429a      	cmp	r2, r3
 8001606:	d107      	bne.n	8001618 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001616:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800161e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	069b      	lsls	r3, r3, #26
 8001628:	429a      	cmp	r2, r3
 800162a:	d107      	bne.n	800163c <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800163a:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 800163c:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	f003 0303 	and.w	r3, r3, #3
 8001648:	2b01      	cmp	r3, #1
 800164a:	d108      	bne.n	800165e <HAL_ADC_ConfigChannel+0x33e>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	2b01      	cmp	r3, #1
 8001658:	d101      	bne.n	800165e <HAL_ADC_ConfigChannel+0x33e>
 800165a:	2301      	movs	r3, #1
 800165c:	e000      	b.n	8001660 <HAL_ADC_ConfigChannel+0x340>
 800165e:	2300      	movs	r3, #0
 8001660:	2b00      	cmp	r3, #0
 8001662:	f040 8131 	bne.w	80018c8 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d00f      	beq.n	800168e <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2201      	movs	r2, #1
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	43da      	mvns	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	400a      	ands	r2, r1
 8001688:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 800168c:	e049      	b.n	8001722 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2201      	movs	r2, #1
 800169c:	409a      	lsls	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	430a      	orrs	r2, r1
 80016a4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b09      	cmp	r3, #9
 80016ae:	d91c      	bls.n	80016ea <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	6999      	ldr	r1, [r3, #24]
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	4613      	mov	r3, r2
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	4413      	add	r3, r2
 80016c0:	3b1b      	subs	r3, #27
 80016c2:	2207      	movs	r2, #7
 80016c4:	fa02 f303 	lsl.w	r3, r2, r3
 80016c8:	43db      	mvns	r3, r3
 80016ca:	4019      	ands	r1, r3
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	6898      	ldr	r0, [r3, #8]
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4613      	mov	r3, r2
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4413      	add	r3, r2
 80016da:	3b1b      	subs	r3, #27
 80016dc:	fa00 f203 	lsl.w	r2, r0, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	430a      	orrs	r2, r1
 80016e6:	619a      	str	r2, [r3, #24]
 80016e8:	e01b      	b.n	8001722 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6959      	ldr	r1, [r3, #20]
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	1c5a      	adds	r2, r3, #1
 80016f6:	4613      	mov	r3, r2
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	4413      	add	r3, r2
 80016fc:	2207      	movs	r2, #7
 80016fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001702:	43db      	mvns	r3, r3
 8001704:	4019      	ands	r1, r3
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	6898      	ldr	r0, [r3, #8]
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	1c5a      	adds	r2, r3, #1
 8001710:	4613      	mov	r3, r2
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	4413      	add	r3, r2
 8001716:	fa00 f203 	lsl.w	r2, r0, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	430a      	orrs	r2, r1
 8001720:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800172a:	d004      	beq.n	8001736 <HAL_ADC_ConfigChannel+0x416>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a18      	ldr	r2, [pc, #96]	@ (8001794 <HAL_ADC_ConfigChannel+0x474>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d101      	bne.n	800173a <HAL_ADC_ConfigChannel+0x41a>
 8001736:	4b18      	ldr	r3, [pc, #96]	@ (8001798 <HAL_ADC_ConfigChannel+0x478>)
 8001738:	e000      	b.n	800173c <HAL_ADC_ConfigChannel+0x41c>
 800173a:	4b18      	ldr	r3, [pc, #96]	@ (800179c <HAL_ADC_ConfigChannel+0x47c>)
 800173c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2b10      	cmp	r3, #16
 8001744:	d105      	bne.n	8001752 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001746:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800174e:	2b00      	cmp	r3, #0
 8001750:	d015      	beq.n	800177e <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001756:	2b11      	cmp	r3, #17
 8001758:	d105      	bne.n	8001766 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800175a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001762:	2b00      	cmp	r3, #0
 8001764:	d00b      	beq.n	800177e <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800176a:	2b12      	cmp	r3, #18
 800176c:	f040 80ac 	bne.w	80018c8 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001770:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001778:	2b00      	cmp	r3, #0
 800177a:	f040 80a5 	bne.w	80018c8 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001786:	d10b      	bne.n	80017a0 <HAL_ADC_ConfigChannel+0x480>
 8001788:	4b02      	ldr	r3, [pc, #8]	@ (8001794 <HAL_ADC_ConfigChannel+0x474>)
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	e023      	b.n	80017d6 <HAL_ADC_ConfigChannel+0x4b6>
 800178e:	bf00      	nop
 8001790:	83fff000 	.word	0x83fff000
 8001794:	50000100 	.word	0x50000100
 8001798:	50000300 	.word	0x50000300
 800179c:	50000700 	.word	0x50000700
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a4e      	ldr	r2, [pc, #312]	@ (80018e0 <HAL_ADC_ConfigChannel+0x5c0>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d103      	bne.n	80017b2 <HAL_ADC_ConfigChannel+0x492>
 80017aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	e011      	b.n	80017d6 <HAL_ADC_ConfigChannel+0x4b6>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a4b      	ldr	r2, [pc, #300]	@ (80018e4 <HAL_ADC_ConfigChannel+0x5c4>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d102      	bne.n	80017c2 <HAL_ADC_ConfigChannel+0x4a2>
 80017bc:	4b4a      	ldr	r3, [pc, #296]	@ (80018e8 <HAL_ADC_ConfigChannel+0x5c8>)
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	e009      	b.n	80017d6 <HAL_ADC_ConfigChannel+0x4b6>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a48      	ldr	r2, [pc, #288]	@ (80018e8 <HAL_ADC_ConfigChannel+0x5c8>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d102      	bne.n	80017d2 <HAL_ADC_ConfigChannel+0x4b2>
 80017cc:	4b45      	ldr	r3, [pc, #276]	@ (80018e4 <HAL_ADC_ConfigChannel+0x5c4>)
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	e001      	b.n	80017d6 <HAL_ADC_ConfigChannel+0x4b6>
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f003 0303 	and.w	r3, r3, #3
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d108      	bne.n	80017f6 <HAL_ADC_ConfigChannel+0x4d6>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d101      	bne.n	80017f6 <HAL_ADC_ConfigChannel+0x4d6>
 80017f2:	2301      	movs	r3, #1
 80017f4:	e000      	b.n	80017f8 <HAL_ADC_ConfigChannel+0x4d8>
 80017f6:	2300      	movs	r3, #0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d150      	bne.n	800189e <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80017fc:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d010      	beq.n	8001824 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f003 0303 	and.w	r3, r3, #3
 800180a:	2b01      	cmp	r3, #1
 800180c:	d107      	bne.n	800181e <HAL_ADC_ConfigChannel+0x4fe>
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	2b01      	cmp	r3, #1
 8001818:	d101      	bne.n	800181e <HAL_ADC_ConfigChannel+0x4fe>
 800181a:	2301      	movs	r3, #1
 800181c:	e000      	b.n	8001820 <HAL_ADC_ConfigChannel+0x500>
 800181e:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001820:	2b00      	cmp	r3, #0
 8001822:	d13c      	bne.n	800189e <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b10      	cmp	r3, #16
 800182a:	d11d      	bne.n	8001868 <HAL_ADC_ConfigChannel+0x548>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001834:	d118      	bne.n	8001868 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001836:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800183e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001840:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001842:	4b2a      	ldr	r3, [pc, #168]	@ (80018ec <HAL_ADC_ConfigChannel+0x5cc>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a2a      	ldr	r2, [pc, #168]	@ (80018f0 <HAL_ADC_ConfigChannel+0x5d0>)
 8001848:	fba2 2303 	umull	r2, r3, r2, r3
 800184c:	0c9a      	lsrs	r2, r3, #18
 800184e:	4613      	mov	r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001858:	e002      	b.n	8001860 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	3b01      	subs	r3, #1
 800185e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1f9      	bne.n	800185a <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001866:	e02e      	b.n	80018c6 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b11      	cmp	r3, #17
 800186e:	d10b      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x568>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001878:	d106      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800187a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8001882:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001884:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001886:	e01e      	b.n	80018c6 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b12      	cmp	r3, #18
 800188e:	d11a      	bne.n	80018c6 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001890:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001898:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800189a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800189c:	e013      	b.n	80018c6 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a2:	f043 0220 	orr.w	r2, r3, #32
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80018b0:	e00a      	b.n	80018c8 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b6:	f043 0220 	orr.w	r2, r3, #32
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80018c4:	e000      	b.n	80018c8 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80018c6:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80018d0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	376c      	adds	r7, #108	@ 0x6c
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	50000100 	.word	0x50000100
 80018e4:	50000400 	.word	0x50000400
 80018e8:	50000500 	.word	0x50000500
 80018ec:	20000000 	.word	0x20000000
 80018f0:	431bde83 	.word	0x431bde83

080018f4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b099      	sub	sp, #100	@ 0x64
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018fe:	2300      	movs	r3, #0
 8001900:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800190c:	d102      	bne.n	8001914 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800190e:	4b6d      	ldr	r3, [pc, #436]	@ (8001ac4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001910:	60bb      	str	r3, [r7, #8]
 8001912:	e01a      	b.n	800194a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a6a      	ldr	r2, [pc, #424]	@ (8001ac4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d103      	bne.n	8001926 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800191e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001922:	60bb      	str	r3, [r7, #8]
 8001924:	e011      	b.n	800194a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a67      	ldr	r2, [pc, #412]	@ (8001ac8 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d102      	bne.n	8001936 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001930:	4b66      	ldr	r3, [pc, #408]	@ (8001acc <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	e009      	b.n	800194a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a64      	ldr	r2, [pc, #400]	@ (8001acc <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d102      	bne.n	8001946 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001940:	4b61      	ldr	r3, [pc, #388]	@ (8001ac8 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	e001      	b.n	800194a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001946:	2300      	movs	r3, #0
 8001948:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d101      	bne.n	8001954 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	e0b0      	b.n	8001ab6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800195a:	2b01      	cmp	r3, #1
 800195c:	d101      	bne.n	8001962 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800195e:	2302      	movs	r3, #2
 8001960:	e0a9      	b.n	8001ab6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2201      	movs	r2, #1
 8001966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	f003 0304 	and.w	r3, r3, #4
 8001974:	2b00      	cmp	r3, #0
 8001976:	f040 808d 	bne.w	8001a94 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	f003 0304 	and.w	r3, r3, #4
 8001982:	2b00      	cmp	r3, #0
 8001984:	f040 8086 	bne.w	8001a94 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001990:	d004      	beq.n	800199c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a4b      	ldr	r2, [pc, #300]	@ (8001ac4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d101      	bne.n	80019a0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800199c:	4b4c      	ldr	r3, [pc, #304]	@ (8001ad0 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800199e:	e000      	b.n	80019a2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80019a0:	4b4c      	ldr	r3, [pc, #304]	@ (8001ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80019a2:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d040      	beq.n	8001a2e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80019ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	6859      	ldr	r1, [r3, #4]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80019be:	035b      	lsls	r3, r3, #13
 80019c0:	430b      	orrs	r3, r1
 80019c2:	431a      	orrs	r2, r3
 80019c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019c6:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	f003 0303 	and.w	r3, r3, #3
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d108      	bne.n	80019e8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0301 	and.w	r3, r3, #1
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d101      	bne.n	80019e8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80019e4:	2301      	movs	r3, #1
 80019e6:	e000      	b.n	80019ea <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80019e8:	2300      	movs	r3, #0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d15c      	bne.n	8001aa8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f003 0303 	and.w	r3, r3, #3
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d107      	bne.n	8001a0a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d101      	bne.n	8001a0a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001a06:	2301      	movs	r3, #1
 8001a08:	e000      	b.n	8001a0c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001a0a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d14b      	bne.n	8001aa8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001a10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001a18:	f023 030f 	bic.w	r3, r3, #15
 8001a1c:	683a      	ldr	r2, [r7, #0]
 8001a1e:	6811      	ldr	r1, [r2, #0]
 8001a20:	683a      	ldr	r2, [r7, #0]
 8001a22:	6892      	ldr	r2, [r2, #8]
 8001a24:	430a      	orrs	r2, r1
 8001a26:	431a      	orrs	r2, r3
 8001a28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a2a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001a2c:	e03c      	b.n	8001aa8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001a2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001a36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a38:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d108      	bne.n	8001a5a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d101      	bne.n	8001a5a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001a56:	2301      	movs	r3, #1
 8001a58:	e000      	b.n	8001a5c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d123      	bne.n	8001aa8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f003 0303 	and.w	r3, r3, #3
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d107      	bne.n	8001a7c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 0301 	and.w	r3, r3, #1
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d101      	bne.n	8001a7c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e000      	b.n	8001a7e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8001a7c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d112      	bne.n	8001aa8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001a82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001a8a:	f023 030f 	bic.w	r3, r3, #15
 8001a8e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001a90:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001a92:	e009      	b.n	8001aa8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a98:	f043 0220 	orr.w	r2, r3, #32
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001aa6:	e000      	b.n	8001aaa <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001aa8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2200      	movs	r2, #0
 8001aae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001ab2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3764      	adds	r7, #100	@ 0x64
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	50000100 	.word	0x50000100
 8001ac8:	50000400 	.word	0x50000400
 8001acc:	50000500 	.word	0x50000500
 8001ad0:	50000300 	.word	0x50000300
 8001ad4:	50000700 	.word	0x50000700

08001ad8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f003 0303 	and.w	r3, r3, #3
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d108      	bne.n	8001b04 <ADC_Enable+0x2c>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d101      	bne.n	8001b04 <ADC_Enable+0x2c>
 8001b00:	2301      	movs	r3, #1
 8001b02:	e000      	b.n	8001b06 <ADC_Enable+0x2e>
 8001b04:	2300      	movs	r3, #0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d143      	bne.n	8001b92 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	689a      	ldr	r2, [r3, #8]
 8001b10:	4b22      	ldr	r3, [pc, #136]	@ (8001b9c <ADC_Enable+0xc4>)
 8001b12:	4013      	ands	r3, r2
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d00d      	beq.n	8001b34 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1c:	f043 0210 	orr.w	r2, r3, #16
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b28:	f043 0201 	orr.w	r2, r3, #1
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e02f      	b.n	8001b94 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	689a      	ldr	r2, [r3, #8]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f042 0201 	orr.w	r2, r2, #1
 8001b42:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001b44:	f7fe ff68 	bl	8000a18 <HAL_GetTick>
 8001b48:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b4a:	e01b      	b.n	8001b84 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b4c:	f7fe ff64 	bl	8000a18 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d914      	bls.n	8001b84 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d00d      	beq.n	8001b84 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6c:	f043 0210 	orr.w	r2, r3, #16
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b78:	f043 0201 	orr.w	r2, r3, #1
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e007      	b.n	8001b94 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d1dc      	bne.n	8001b4c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001b92:	2300      	movs	r3, #0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3710      	adds	r7, #16
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	8000003f 	.word	0x8000003f

08001ba0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f003 0303 	and.w	r3, r3, #3
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d108      	bne.n	8001bcc <ADC_Disable+0x2c>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d101      	bne.n	8001bcc <ADC_Disable+0x2c>
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e000      	b.n	8001bce <ADC_Disable+0x2e>
 8001bcc:	2300      	movs	r3, #0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d047      	beq.n	8001c62 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f003 030d 	and.w	r3, r3, #13
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d10f      	bne.n	8001c00 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f042 0202 	orr.w	r2, r2, #2
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2203      	movs	r2, #3
 8001bf6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001bf8:	f7fe ff0e 	bl	8000a18 <HAL_GetTick>
 8001bfc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001bfe:	e029      	b.n	8001c54 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c04:	f043 0210 	orr.w	r2, r3, #16
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c10:	f043 0201 	orr.w	r2, r3, #1
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e023      	b.n	8001c64 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001c1c:	f7fe fefc 	bl	8000a18 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d914      	bls.n	8001c54 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f003 0301 	and.w	r3, r3, #1
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d10d      	bne.n	8001c54 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3c:	f043 0210 	orr.w	r2, r3, #16
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c48:	f043 0201 	orr.w	r2, r3, #1
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e007      	b.n	8001c64 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d0dc      	beq.n	8001c1c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c62:	2300      	movs	r3, #0
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3710      	adds	r7, #16
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f003 0307 	and.w	r3, r3, #7
 8001c7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c82:	68ba      	ldr	r2, [r7, #8]
 8001c84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c88:	4013      	ands	r3, r2
 8001c8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c9e:	4a04      	ldr	r2, [pc, #16]	@ (8001cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	60d3      	str	r3, [r2, #12]
}
 8001ca4:	bf00      	nop
 8001ca6:	3714      	adds	r7, #20
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	e000ed00 	.word	0xe000ed00

08001cb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cb8:	4b04      	ldr	r3, [pc, #16]	@ (8001ccc <__NVIC_GetPriorityGrouping+0x18>)
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	0a1b      	lsrs	r3, r3, #8
 8001cbe:	f003 0307 	and.w	r3, r3, #7
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr
 8001ccc:	e000ed00 	.word	0xe000ed00

08001cd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	db0b      	blt.n	8001cfa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ce2:	79fb      	ldrb	r3, [r7, #7]
 8001ce4:	f003 021f 	and.w	r2, r3, #31
 8001ce8:	4907      	ldr	r1, [pc, #28]	@ (8001d08 <__NVIC_EnableIRQ+0x38>)
 8001cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cee:	095b      	lsrs	r3, r3, #5
 8001cf0:	2001      	movs	r0, #1
 8001cf2:	fa00 f202 	lsl.w	r2, r0, r2
 8001cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cfa:	bf00      	nop
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	e000e100 	.word	0xe000e100

08001d0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	4603      	mov	r3, r0
 8001d14:	6039      	str	r1, [r7, #0]
 8001d16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	db0a      	blt.n	8001d36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	490c      	ldr	r1, [pc, #48]	@ (8001d58 <__NVIC_SetPriority+0x4c>)
 8001d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2a:	0112      	lsls	r2, r2, #4
 8001d2c:	b2d2      	uxtb	r2, r2
 8001d2e:	440b      	add	r3, r1
 8001d30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d34:	e00a      	b.n	8001d4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	b2da      	uxtb	r2, r3
 8001d3a:	4908      	ldr	r1, [pc, #32]	@ (8001d5c <__NVIC_SetPriority+0x50>)
 8001d3c:	79fb      	ldrb	r3, [r7, #7]
 8001d3e:	f003 030f 	and.w	r3, r3, #15
 8001d42:	3b04      	subs	r3, #4
 8001d44:	0112      	lsls	r2, r2, #4
 8001d46:	b2d2      	uxtb	r2, r2
 8001d48:	440b      	add	r3, r1
 8001d4a:	761a      	strb	r2, [r3, #24]
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	e000e100 	.word	0xe000e100
 8001d5c:	e000ed00 	.word	0xe000ed00

08001d60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b089      	sub	sp, #36	@ 0x24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f003 0307 	and.w	r3, r3, #7
 8001d72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	f1c3 0307 	rsb	r3, r3, #7
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	bf28      	it	cs
 8001d7e:	2304      	movcs	r3, #4
 8001d80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	3304      	adds	r3, #4
 8001d86:	2b06      	cmp	r3, #6
 8001d88:	d902      	bls.n	8001d90 <NVIC_EncodePriority+0x30>
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	3b03      	subs	r3, #3
 8001d8e:	e000      	b.n	8001d92 <NVIC_EncodePriority+0x32>
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	43da      	mvns	r2, r3
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	401a      	ands	r2, r3
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001da8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	fa01 f303 	lsl.w	r3, r1, r3
 8001db2:	43d9      	mvns	r1, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001db8:	4313      	orrs	r3, r2
         );
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3724      	adds	r7, #36	@ 0x24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
	...

08001dc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001dd8:	d301      	bcc.n	8001dde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e00f      	b.n	8001dfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dde:	4a0a      	ldr	r2, [pc, #40]	@ (8001e08 <SysTick_Config+0x40>)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	3b01      	subs	r3, #1
 8001de4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001de6:	210f      	movs	r1, #15
 8001de8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001dec:	f7ff ff8e 	bl	8001d0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001df0:	4b05      	ldr	r3, [pc, #20]	@ (8001e08 <SysTick_Config+0x40>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001df6:	4b04      	ldr	r3, [pc, #16]	@ (8001e08 <SysTick_Config+0x40>)
 8001df8:	2207      	movs	r2, #7
 8001dfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	e000e010 	.word	0xe000e010

08001e0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f7ff ff29 	bl	8001c6c <__NVIC_SetPriorityGrouping>
}
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b086      	sub	sp, #24
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	4603      	mov	r3, r0
 8001e2a:	60b9      	str	r1, [r7, #8]
 8001e2c:	607a      	str	r2, [r7, #4]
 8001e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e34:	f7ff ff3e 	bl	8001cb4 <__NVIC_GetPriorityGrouping>
 8001e38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	68b9      	ldr	r1, [r7, #8]
 8001e3e:	6978      	ldr	r0, [r7, #20]
 8001e40:	f7ff ff8e 	bl	8001d60 <NVIC_EncodePriority>
 8001e44:	4602      	mov	r2, r0
 8001e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e4a:	4611      	mov	r1, r2
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff ff5d 	bl	8001d0c <__NVIC_SetPriority>
}
 8001e52:	bf00      	nop
 8001e54:	3718      	adds	r7, #24
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b082      	sub	sp, #8
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	4603      	mov	r3, r0
 8001e62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff ff31 	bl	8001cd0 <__NVIC_EnableIRQ>
}
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b082      	sub	sp, #8
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7ff ffa2 	bl	8001dc8 <SysTick_Config>
 8001e84:	4603      	mov	r3, r0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b083      	sub	sp, #12
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d101      	bne.n	8001ea0 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e02e      	b.n	8001efe <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d008      	beq.n	8001ebc <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2204      	movs	r2, #4
 8001eae:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e020      	b.n	8001efe <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f022 020e 	bic.w	r2, r2, #14
 8001eca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 0201 	bic.w	r2, r2, #1
 8001eda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ee4:	2101      	movs	r1, #1
 8001ee6:	fa01 f202 	lsl.w	r2, r1, r2
 8001eea:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b084      	sub	sp, #16
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f12:	2300      	movs	r3, #0
 8001f14:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d005      	beq.n	8001f2c <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2204      	movs	r2, #4
 8001f24:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	73fb      	strb	r3, [r7, #15]
 8001f2a:	e027      	b.n	8001f7c <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f022 020e 	bic.w	r2, r2, #14
 8001f3a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f022 0201 	bic.w	r2, r2, #1
 8001f4a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f54:	2101      	movs	r1, #1
 8001f56:	fa01 f202 	lsl.w	r2, r1, r2
 8001f5a:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d003      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	4798      	blx	r3
    }
  }
  return status;
 8001f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
	...

08001f88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b087      	sub	sp, #28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f96:	e154      	b.n	8002242 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	2101      	movs	r1, #1
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f000 8146 	beq.w	800223c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f003 0303 	and.w	r3, r3, #3
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d005      	beq.n	8001fc8 <HAL_GPIO_Init+0x40>
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 0303 	and.w	r3, r3, #3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d130      	bne.n	800202a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	2203      	movs	r2, #3
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	68da      	ldr	r2, [r3, #12]
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ffe:	2201      	movs	r2, #1
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43db      	mvns	r3, r3
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	4013      	ands	r3, r2
 800200c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	091b      	lsrs	r3, r3, #4
 8002014:	f003 0201 	and.w	r2, r3, #1
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	4313      	orrs	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f003 0303 	and.w	r3, r3, #3
 8002032:	2b03      	cmp	r3, #3
 8002034:	d017      	beq.n	8002066 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	2203      	movs	r2, #3
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	4013      	ands	r3, r2
 800204c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	693a      	ldr	r2, [r7, #16]
 800205c:	4313      	orrs	r3, r2
 800205e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f003 0303 	and.w	r3, r3, #3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d123      	bne.n	80020ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	08da      	lsrs	r2, r3, #3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	3208      	adds	r2, #8
 800207a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800207e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	220f      	movs	r2, #15
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	43db      	mvns	r3, r3
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	4013      	ands	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	691a      	ldr	r2, [r3, #16]
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	08da      	lsrs	r2, r3, #3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	3208      	adds	r2, #8
 80020b4:	6939      	ldr	r1, [r7, #16]
 80020b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	2203      	movs	r2, #3
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	43db      	mvns	r3, r3
 80020cc:	693a      	ldr	r2, [r7, #16]
 80020ce:	4013      	ands	r3, r2
 80020d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f003 0203 	and.w	r2, r3, #3
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	693a      	ldr	r2, [r7, #16]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f000 80a0 	beq.w	800223c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020fc:	4b58      	ldr	r3, [pc, #352]	@ (8002260 <HAL_GPIO_Init+0x2d8>)
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	4a57      	ldr	r2, [pc, #348]	@ (8002260 <HAL_GPIO_Init+0x2d8>)
 8002102:	f043 0301 	orr.w	r3, r3, #1
 8002106:	6193      	str	r3, [r2, #24]
 8002108:	4b55      	ldr	r3, [pc, #340]	@ (8002260 <HAL_GPIO_Init+0x2d8>)
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	60bb      	str	r3, [r7, #8]
 8002112:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002114:	4a53      	ldr	r2, [pc, #332]	@ (8002264 <HAL_GPIO_Init+0x2dc>)
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	089b      	lsrs	r3, r3, #2
 800211a:	3302      	adds	r3, #2
 800211c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002120:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	f003 0303 	and.w	r3, r3, #3
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	220f      	movs	r2, #15
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	43db      	mvns	r3, r3
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	4013      	ands	r3, r2
 8002136:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800213e:	d019      	beq.n	8002174 <HAL_GPIO_Init+0x1ec>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a49      	ldr	r2, [pc, #292]	@ (8002268 <HAL_GPIO_Init+0x2e0>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d013      	beq.n	8002170 <HAL_GPIO_Init+0x1e8>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a48      	ldr	r2, [pc, #288]	@ (800226c <HAL_GPIO_Init+0x2e4>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d00d      	beq.n	800216c <HAL_GPIO_Init+0x1e4>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a47      	ldr	r2, [pc, #284]	@ (8002270 <HAL_GPIO_Init+0x2e8>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d007      	beq.n	8002168 <HAL_GPIO_Init+0x1e0>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a46      	ldr	r2, [pc, #280]	@ (8002274 <HAL_GPIO_Init+0x2ec>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d101      	bne.n	8002164 <HAL_GPIO_Init+0x1dc>
 8002160:	2304      	movs	r3, #4
 8002162:	e008      	b.n	8002176 <HAL_GPIO_Init+0x1ee>
 8002164:	2305      	movs	r3, #5
 8002166:	e006      	b.n	8002176 <HAL_GPIO_Init+0x1ee>
 8002168:	2303      	movs	r3, #3
 800216a:	e004      	b.n	8002176 <HAL_GPIO_Init+0x1ee>
 800216c:	2302      	movs	r3, #2
 800216e:	e002      	b.n	8002176 <HAL_GPIO_Init+0x1ee>
 8002170:	2301      	movs	r3, #1
 8002172:	e000      	b.n	8002176 <HAL_GPIO_Init+0x1ee>
 8002174:	2300      	movs	r3, #0
 8002176:	697a      	ldr	r2, [r7, #20]
 8002178:	f002 0203 	and.w	r2, r2, #3
 800217c:	0092      	lsls	r2, r2, #2
 800217e:	4093      	lsls	r3, r2
 8002180:	693a      	ldr	r2, [r7, #16]
 8002182:	4313      	orrs	r3, r2
 8002184:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002186:	4937      	ldr	r1, [pc, #220]	@ (8002264 <HAL_GPIO_Init+0x2dc>)
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	089b      	lsrs	r3, r3, #2
 800218c:	3302      	adds	r3, #2
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002194:	4b38      	ldr	r3, [pc, #224]	@ (8002278 <HAL_GPIO_Init+0x2f0>)
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	43db      	mvns	r3, r3
 800219e:	693a      	ldr	r2, [r7, #16]
 80021a0:	4013      	ands	r3, r2
 80021a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d003      	beq.n	80021b8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80021b8:	4a2f      	ldr	r2, [pc, #188]	@ (8002278 <HAL_GPIO_Init+0x2f0>)
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021be:	4b2e      	ldr	r3, [pc, #184]	@ (8002278 <HAL_GPIO_Init+0x2f0>)
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	43db      	mvns	r3, r3
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	4013      	ands	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4313      	orrs	r3, r2
 80021e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80021e2:	4a25      	ldr	r2, [pc, #148]	@ (8002278 <HAL_GPIO_Init+0x2f0>)
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021e8:	4b23      	ldr	r3, [pc, #140]	@ (8002278 <HAL_GPIO_Init+0x2f0>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	43db      	mvns	r3, r3
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	4013      	ands	r3, r2
 80021f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d003      	beq.n	800220c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002204:	693a      	ldr	r2, [r7, #16]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	4313      	orrs	r3, r2
 800220a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800220c:	4a1a      	ldr	r2, [pc, #104]	@ (8002278 <HAL_GPIO_Init+0x2f0>)
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002212:	4b19      	ldr	r3, [pc, #100]	@ (8002278 <HAL_GPIO_Init+0x2f0>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	43db      	mvns	r3, r3
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	4013      	ands	r3, r2
 8002220:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4313      	orrs	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002236:	4a10      	ldr	r2, [pc, #64]	@ (8002278 <HAL_GPIO_Init+0x2f0>)
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	3301      	adds	r3, #1
 8002240:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	fa22 f303 	lsr.w	r3, r2, r3
 800224c:	2b00      	cmp	r3, #0
 800224e:	f47f aea3 	bne.w	8001f98 <HAL_GPIO_Init+0x10>
  }
}
 8002252:	bf00      	nop
 8002254:	bf00      	nop
 8002256:	371c      	adds	r7, #28
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	40021000 	.word	0x40021000
 8002264:	40010000 	.word	0x40010000
 8002268:	48000400 	.word	0x48000400
 800226c:	48000800 	.word	0x48000800
 8002270:	48000c00 	.word	0x48000c00
 8002274:	48001000 	.word	0x48001000
 8002278:	40010400 	.word	0x40010400

0800227c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002286:	4b08      	ldr	r3, [pc, #32]	@ (80022a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002288:	695a      	ldr	r2, [r3, #20]
 800228a:	88fb      	ldrh	r3, [r7, #6]
 800228c:	4013      	ands	r3, r2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d006      	beq.n	80022a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002292:	4a05      	ldr	r2, [pc, #20]	@ (80022a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002294:	88fb      	ldrh	r3, [r7, #6]
 8002296:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002298:	88fb      	ldrh	r3, [r7, #6]
 800229a:	4618      	mov	r0, r3
 800229c:	f7fe f96c 	bl	8000578 <HAL_GPIO_EXTI_Callback>
  }
}
 80022a0:	bf00      	nop
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	40010400 	.word	0x40010400

080022ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022bc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d102      	bne.n	80022d2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	f000 bff4 	b.w	80032ba <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	f000 816d 	beq.w	80025c2 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80022e8:	4bb4      	ldr	r3, [pc, #720]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 030c 	and.w	r3, r3, #12
 80022f0:	2b04      	cmp	r3, #4
 80022f2:	d00c      	beq.n	800230e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022f4:	4bb1      	ldr	r3, [pc, #708]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f003 030c 	and.w	r3, r3, #12
 80022fc:	2b08      	cmp	r3, #8
 80022fe:	d157      	bne.n	80023b0 <HAL_RCC_OscConfig+0x104>
 8002300:	4bae      	ldr	r3, [pc, #696]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002308:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800230c:	d150      	bne.n	80023b0 <HAL_RCC_OscConfig+0x104>
 800230e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002312:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002316:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800231a:	fa93 f3a3 	rbit	r3, r3
 800231e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002322:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002326:	fab3 f383 	clz	r3, r3
 800232a:	b2db      	uxtb	r3, r3
 800232c:	2b3f      	cmp	r3, #63	@ 0x3f
 800232e:	d802      	bhi.n	8002336 <HAL_RCC_OscConfig+0x8a>
 8002330:	4ba2      	ldr	r3, [pc, #648]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	e015      	b.n	8002362 <HAL_RCC_OscConfig+0xb6>
 8002336:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800233a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002342:	fa93 f3a3 	rbit	r3, r3
 8002346:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800234a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800234e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002352:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002356:	fa93 f3a3 	rbit	r3, r3
 800235a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800235e:	4b97      	ldr	r3, [pc, #604]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 8002360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002362:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002366:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800236a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800236e:	fa92 f2a2 	rbit	r2, r2
 8002372:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002376:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800237a:	fab2 f282 	clz	r2, r2
 800237e:	b2d2      	uxtb	r2, r2
 8002380:	f042 0220 	orr.w	r2, r2, #32
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	f002 021f 	and.w	r2, r2, #31
 800238a:	2101      	movs	r1, #1
 800238c:	fa01 f202 	lsl.w	r2, r1, r2
 8002390:	4013      	ands	r3, r2
 8002392:	2b00      	cmp	r3, #0
 8002394:	f000 8114 	beq.w	80025c0 <HAL_RCC_OscConfig+0x314>
 8002398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800239c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	f040 810b 	bne.w	80025c0 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	f000 bf85 	b.w	80032ba <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023c0:	d106      	bne.n	80023d0 <HAL_RCC_OscConfig+0x124>
 80023c2:	4b7e      	ldr	r3, [pc, #504]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a7d      	ldr	r2, [pc, #500]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 80023c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	e036      	b.n	800243e <HAL_RCC_OscConfig+0x192>
 80023d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023d4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d10c      	bne.n	80023fa <HAL_RCC_OscConfig+0x14e>
 80023e0:	4b76      	ldr	r3, [pc, #472]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a75      	ldr	r2, [pc, #468]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 80023e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023ea:	6013      	str	r3, [r2, #0]
 80023ec:	4b73      	ldr	r3, [pc, #460]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a72      	ldr	r2, [pc, #456]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 80023f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023f6:	6013      	str	r3, [r2, #0]
 80023f8:	e021      	b.n	800243e <HAL_RCC_OscConfig+0x192>
 80023fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800240a:	d10c      	bne.n	8002426 <HAL_RCC_OscConfig+0x17a>
 800240c:	4b6b      	ldr	r3, [pc, #428]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a6a      	ldr	r2, [pc, #424]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 8002412:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002416:	6013      	str	r3, [r2, #0]
 8002418:	4b68      	ldr	r3, [pc, #416]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a67      	ldr	r2, [pc, #412]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 800241e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002422:	6013      	str	r3, [r2, #0]
 8002424:	e00b      	b.n	800243e <HAL_RCC_OscConfig+0x192>
 8002426:	4b65      	ldr	r3, [pc, #404]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a64      	ldr	r2, [pc, #400]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 800242c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002430:	6013      	str	r3, [r2, #0]
 8002432:	4b62      	ldr	r3, [pc, #392]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a61      	ldr	r2, [pc, #388]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 8002438:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800243c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800243e:	4b5f      	ldr	r3, [pc, #380]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 8002440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002442:	f023 020f 	bic.w	r2, r3, #15
 8002446:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800244a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	495a      	ldr	r1, [pc, #360]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 8002454:	4313      	orrs	r3, r2
 8002456:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002458:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800245c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d054      	beq.n	8002512 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002468:	f7fe fad6 	bl	8000a18 <HAL_GetTick>
 800246c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002470:	e00a      	b.n	8002488 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002472:	f7fe fad1 	bl	8000a18 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b64      	cmp	r3, #100	@ 0x64
 8002480:	d902      	bls.n	8002488 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	f000 bf19 	b.w	80032ba <HAL_RCC_OscConfig+0x100e>
 8002488:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800248c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002490:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002494:	fa93 f3a3 	rbit	r3, r3
 8002498:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800249c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024a0:	fab3 f383 	clz	r3, r3
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80024a8:	d802      	bhi.n	80024b0 <HAL_RCC_OscConfig+0x204>
 80024aa:	4b44      	ldr	r3, [pc, #272]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	e015      	b.n	80024dc <HAL_RCC_OscConfig+0x230>
 80024b0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024b4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80024bc:	fa93 f3a3 	rbit	r3, r3
 80024c0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80024c4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024c8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80024cc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80024d0:	fa93 f3a3 	rbit	r3, r3
 80024d4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80024d8:	4b38      	ldr	r3, [pc, #224]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 80024da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80024e0:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80024e4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80024e8:	fa92 f2a2 	rbit	r2, r2
 80024ec:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80024f0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80024f4:	fab2 f282 	clz	r2, r2
 80024f8:	b2d2      	uxtb	r2, r2
 80024fa:	f042 0220 	orr.w	r2, r2, #32
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	f002 021f 	and.w	r2, r2, #31
 8002504:	2101      	movs	r1, #1
 8002506:	fa01 f202 	lsl.w	r2, r1, r2
 800250a:	4013      	ands	r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d0b0      	beq.n	8002472 <HAL_RCC_OscConfig+0x1c6>
 8002510:	e057      	b.n	80025c2 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002512:	f7fe fa81 	bl	8000a18 <HAL_GetTick>
 8002516:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800251a:	e00a      	b.n	8002532 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800251c:	f7fe fa7c 	bl	8000a18 <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	2b64      	cmp	r3, #100	@ 0x64
 800252a:	d902      	bls.n	8002532 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	f000 bec4 	b.w	80032ba <HAL_RCC_OscConfig+0x100e>
 8002532:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002536:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800253e:	fa93 f3a3 	rbit	r3, r3
 8002542:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002546:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800254a:	fab3 f383 	clz	r3, r3
 800254e:	b2db      	uxtb	r3, r3
 8002550:	2b3f      	cmp	r3, #63	@ 0x3f
 8002552:	d802      	bhi.n	800255a <HAL_RCC_OscConfig+0x2ae>
 8002554:	4b19      	ldr	r3, [pc, #100]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	e015      	b.n	8002586 <HAL_RCC_OscConfig+0x2da>
 800255a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800255e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002562:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002566:	fa93 f3a3 	rbit	r3, r3
 800256a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800256e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002572:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002576:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800257a:	fa93 f3a3 	rbit	r3, r3
 800257e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002582:	4b0e      	ldr	r3, [pc, #56]	@ (80025bc <HAL_RCC_OscConfig+0x310>)
 8002584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002586:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800258a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800258e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002592:	fa92 f2a2 	rbit	r2, r2
 8002596:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800259a:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800259e:	fab2 f282 	clz	r2, r2
 80025a2:	b2d2      	uxtb	r2, r2
 80025a4:	f042 0220 	orr.w	r2, r2, #32
 80025a8:	b2d2      	uxtb	r2, r2
 80025aa:	f002 021f 	and.w	r2, r2, #31
 80025ae:	2101      	movs	r1, #1
 80025b0:	fa01 f202 	lsl.w	r2, r1, r2
 80025b4:	4013      	ands	r3, r2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1b0      	bne.n	800251c <HAL_RCC_OscConfig+0x270>
 80025ba:	e002      	b.n	80025c2 <HAL_RCC_OscConfig+0x316>
 80025bc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 816c 	beq.w	80028b0 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80025d8:	4bcc      	ldr	r3, [pc, #816]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 030c 	and.w	r3, r3, #12
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d00b      	beq.n	80025fc <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80025e4:	4bc9      	ldr	r3, [pc, #804]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f003 030c 	and.w	r3, r3, #12
 80025ec:	2b08      	cmp	r3, #8
 80025ee:	d16d      	bne.n	80026cc <HAL_RCC_OscConfig+0x420>
 80025f0:	4bc6      	ldr	r3, [pc, #792]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d167      	bne.n	80026cc <HAL_RCC_OscConfig+0x420>
 80025fc:	2302      	movs	r3, #2
 80025fe:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002602:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002606:	fa93 f3a3 	rbit	r3, r3
 800260a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800260e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002612:	fab3 f383 	clz	r3, r3
 8002616:	b2db      	uxtb	r3, r3
 8002618:	2b3f      	cmp	r3, #63	@ 0x3f
 800261a:	d802      	bhi.n	8002622 <HAL_RCC_OscConfig+0x376>
 800261c:	4bbb      	ldr	r3, [pc, #748]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	e013      	b.n	800264a <HAL_RCC_OscConfig+0x39e>
 8002622:	2302      	movs	r3, #2
 8002624:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002628:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800262c:	fa93 f3a3 	rbit	r3, r3
 8002630:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002634:	2302      	movs	r3, #2
 8002636:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800263a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800263e:	fa93 f3a3 	rbit	r3, r3
 8002642:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002646:	4bb1      	ldr	r3, [pc, #708]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 8002648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264a:	2202      	movs	r2, #2
 800264c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002650:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002654:	fa92 f2a2 	rbit	r2, r2
 8002658:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800265c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002660:	fab2 f282 	clz	r2, r2
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	f042 0220 	orr.w	r2, r2, #32
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	f002 021f 	and.w	r2, r2, #31
 8002670:	2101      	movs	r1, #1
 8002672:	fa01 f202 	lsl.w	r2, r1, r2
 8002676:	4013      	ands	r3, r2
 8002678:	2b00      	cmp	r3, #0
 800267a:	d00a      	beq.n	8002692 <HAL_RCC_OscConfig+0x3e6>
 800267c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002680:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	691b      	ldr	r3, [r3, #16]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d002      	beq.n	8002692 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	f000 be14 	b.w	80032ba <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002692:	4b9e      	ldr	r3, [pc, #632]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800269a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800269e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	21f8      	movs	r1, #248	@ 0xf8
 80026a8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ac:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80026b0:	fa91 f1a1 	rbit	r1, r1
 80026b4:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80026b8:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80026bc:	fab1 f181 	clz	r1, r1
 80026c0:	b2c9      	uxtb	r1, r1
 80026c2:	408b      	lsls	r3, r1
 80026c4:	4991      	ldr	r1, [pc, #580]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ca:	e0f1      	b.n	80028b0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f000 8083 	beq.w	80027e4 <HAL_RCC_OscConfig+0x538>
 80026de:	2301      	movs	r3, #1
 80026e0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80026e8:	fa93 f3a3 	rbit	r3, r3
 80026ec:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80026f0:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026f4:	fab3 f383 	clz	r3, r3
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80026fe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	461a      	mov	r2, r3
 8002706:	2301      	movs	r3, #1
 8002708:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270a:	f7fe f985 	bl	8000a18 <HAL_GetTick>
 800270e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002712:	e00a      	b.n	800272a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002714:	f7fe f980 	bl	8000a18 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d902      	bls.n	800272a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	f000 bdc8 	b.w	80032ba <HAL_RCC_OscConfig+0x100e>
 800272a:	2302      	movs	r3, #2
 800272c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002730:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002734:	fa93 f3a3 	rbit	r3, r3
 8002738:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800273c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002740:	fab3 f383 	clz	r3, r3
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b3f      	cmp	r3, #63	@ 0x3f
 8002748:	d802      	bhi.n	8002750 <HAL_RCC_OscConfig+0x4a4>
 800274a:	4b70      	ldr	r3, [pc, #448]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	e013      	b.n	8002778 <HAL_RCC_OscConfig+0x4cc>
 8002750:	2302      	movs	r3, #2
 8002752:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002756:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800275a:	fa93 f3a3 	rbit	r3, r3
 800275e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002762:	2302      	movs	r3, #2
 8002764:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002768:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800276c:	fa93 f3a3 	rbit	r3, r3
 8002770:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002774:	4b65      	ldr	r3, [pc, #404]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 8002776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002778:	2202      	movs	r2, #2
 800277a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800277e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002782:	fa92 f2a2 	rbit	r2, r2
 8002786:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800278a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800278e:	fab2 f282 	clz	r2, r2
 8002792:	b2d2      	uxtb	r2, r2
 8002794:	f042 0220 	orr.w	r2, r2, #32
 8002798:	b2d2      	uxtb	r2, r2
 800279a:	f002 021f 	and.w	r2, r2, #31
 800279e:	2101      	movs	r1, #1
 80027a0:	fa01 f202 	lsl.w	r2, r1, r2
 80027a4:	4013      	ands	r3, r2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d0b4      	beq.n	8002714 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027aa:	4b58      	ldr	r3, [pc, #352]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	695b      	ldr	r3, [r3, #20]
 80027be:	21f8      	movs	r1, #248	@ 0xf8
 80027c0:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80027c8:	fa91 f1a1 	rbit	r1, r1
 80027cc:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80027d0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80027d4:	fab1 f181 	clz	r1, r1
 80027d8:	b2c9      	uxtb	r1, r1
 80027da:	408b      	lsls	r3, r1
 80027dc:	494b      	ldr	r1, [pc, #300]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	600b      	str	r3, [r1, #0]
 80027e2:	e065      	b.n	80028b0 <HAL_RCC_OscConfig+0x604>
 80027e4:	2301      	movs	r3, #1
 80027e6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ea:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027ee:	fa93 f3a3 	rbit	r3, r3
 80027f2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80027f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027fa:	fab3 f383 	clz	r3, r3
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002804:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	461a      	mov	r2, r3
 800280c:	2300      	movs	r3, #0
 800280e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002810:	f7fe f902 	bl	8000a18 <HAL_GetTick>
 8002814:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002818:	e00a      	b.n	8002830 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800281a:	f7fe f8fd 	bl	8000a18 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d902      	bls.n	8002830 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	f000 bd45 	b.w	80032ba <HAL_RCC_OscConfig+0x100e>
 8002830:	2302      	movs	r3, #2
 8002832:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002836:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800283a:	fa93 f3a3 	rbit	r3, r3
 800283e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002842:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002846:	fab3 f383 	clz	r3, r3
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b3f      	cmp	r3, #63	@ 0x3f
 800284e:	d802      	bhi.n	8002856 <HAL_RCC_OscConfig+0x5aa>
 8002850:	4b2e      	ldr	r3, [pc, #184]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	e013      	b.n	800287e <HAL_RCC_OscConfig+0x5d2>
 8002856:	2302      	movs	r3, #2
 8002858:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800285c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002860:	fa93 f3a3 	rbit	r3, r3
 8002864:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002868:	2302      	movs	r3, #2
 800286a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800286e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002872:	fa93 f3a3 	rbit	r3, r3
 8002876:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800287a:	4b24      	ldr	r3, [pc, #144]	@ (800290c <HAL_RCC_OscConfig+0x660>)
 800287c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287e:	2202      	movs	r2, #2
 8002880:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002884:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002888:	fa92 f2a2 	rbit	r2, r2
 800288c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002890:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002894:	fab2 f282 	clz	r2, r2
 8002898:	b2d2      	uxtb	r2, r2
 800289a:	f042 0220 	orr.w	r2, r2, #32
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	f002 021f 	and.w	r2, r2, #31
 80028a4:	2101      	movs	r1, #1
 80028a6:	fa01 f202 	lsl.w	r2, r1, r2
 80028aa:	4013      	ands	r3, r2
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d1b4      	bne.n	800281a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0308 	and.w	r3, r3, #8
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 8115 	beq.w	8002af0 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d07e      	beq.n	80029d4 <HAL_RCC_OscConfig+0x728>
 80028d6:	2301      	movs	r3, #1
 80028d8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028dc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80028e0:	fa93 f3a3 	rbit	r3, r3
 80028e4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80028e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028ec:	fab3 f383 	clz	r3, r3
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	461a      	mov	r2, r3
 80028f4:	4b06      	ldr	r3, [pc, #24]	@ (8002910 <HAL_RCC_OscConfig+0x664>)
 80028f6:	4413      	add	r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	461a      	mov	r2, r3
 80028fc:	2301      	movs	r3, #1
 80028fe:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002900:	f7fe f88a 	bl	8000a18 <HAL_GetTick>
 8002904:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002908:	e00f      	b.n	800292a <HAL_RCC_OscConfig+0x67e>
 800290a:	bf00      	nop
 800290c:	40021000 	.word	0x40021000
 8002910:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002914:	f7fe f880 	bl	8000a18 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	2b02      	cmp	r3, #2
 8002922:	d902      	bls.n	800292a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	f000 bcc8 	b.w	80032ba <HAL_RCC_OscConfig+0x100e>
 800292a:	2302      	movs	r3, #2
 800292c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002930:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002934:	fa93 f3a3 	rbit	r3, r3
 8002938:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800293c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002940:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002944:	2202      	movs	r2, #2
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800294c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	fa93 f2a3 	rbit	r2, r3
 8002956:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800295a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002964:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002968:	2202      	movs	r2, #2
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002970:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	fa93 f2a3 	rbit	r2, r3
 800297a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800297e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002982:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002984:	4bb0      	ldr	r3, [pc, #704]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002986:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002988:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800298c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002990:	2102      	movs	r1, #2
 8002992:	6019      	str	r1, [r3, #0]
 8002994:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002998:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	fa93 f1a3 	rbit	r1, r3
 80029a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80029aa:	6019      	str	r1, [r3, #0]
  return result;
 80029ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	fab3 f383 	clz	r3, r3
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	2101      	movs	r1, #1
 80029c8:	fa01 f303 	lsl.w	r3, r1, r3
 80029cc:	4013      	ands	r3, r2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d0a0      	beq.n	8002914 <HAL_RCC_OscConfig+0x668>
 80029d2:	e08d      	b.n	8002af0 <HAL_RCC_OscConfig+0x844>
 80029d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029d8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80029dc:	2201      	movs	r2, #1
 80029de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029e4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	fa93 f2a3 	rbit	r2, r3
 80029ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029f2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80029f6:	601a      	str	r2, [r3, #0]
  return result;
 80029f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029fc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002a00:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a02:	fab3 f383 	clz	r3, r3
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4b90      	ldr	r3, [pc, #576]	@ (8002c4c <HAL_RCC_OscConfig+0x9a0>)
 8002a0c:	4413      	add	r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	461a      	mov	r2, r3
 8002a12:	2300      	movs	r3, #0
 8002a14:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a16:	f7fd ffff 	bl	8000a18 <HAL_GetTick>
 8002a1a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a1e:	e00a      	b.n	8002a36 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a20:	f7fd fffa 	bl	8000a18 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d902      	bls.n	8002a36 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	f000 bc42 	b.w	80032ba <HAL_RCC_OscConfig+0x100e>
 8002a36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a3a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002a3e:	2202      	movs	r2, #2
 8002a40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a46:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	fa93 f2a3 	rbit	r2, r3
 8002a50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a54:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002a58:	601a      	str	r2, [r3, #0]
 8002a5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a5e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002a62:	2202      	movs	r2, #2
 8002a64:	601a      	str	r2, [r3, #0]
 8002a66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a6a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	fa93 f2a3 	rbit	r2, r3
 8002a74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a78:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002a7c:	601a      	str	r2, [r3, #0]
 8002a7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a82:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002a86:	2202      	movs	r2, #2
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a8e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	fa93 f2a3 	rbit	r2, r3
 8002a98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a9c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002aa0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aa2:	4b69      	ldr	r3, [pc, #420]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002aa4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002aa6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aaa:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002aae:	2102      	movs	r1, #2
 8002ab0:	6019      	str	r1, [r3, #0]
 8002ab2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	fa93 f1a3 	rbit	r1, r3
 8002ac0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002ac8:	6019      	str	r1, [r3, #0]
  return result;
 8002aca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ace:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	fab3 f383 	clz	r3, r3
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	f003 031f 	and.w	r3, r3, #31
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aea:	4013      	ands	r3, r2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d197      	bne.n	8002a20 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002af0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0304 	and.w	r3, r3, #4
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f000 819e 	beq.w	8002e42 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b06:	2300      	movs	r3, #0
 8002b08:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b0c:	4b4e      	ldr	r3, [pc, #312]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002b0e:	69db      	ldr	r3, [r3, #28]
 8002b10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d116      	bne.n	8002b46 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b18:	4b4b      	ldr	r3, [pc, #300]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002b1a:	69db      	ldr	r3, [r3, #28]
 8002b1c:	4a4a      	ldr	r2, [pc, #296]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002b1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b22:	61d3      	str	r3, [r2, #28]
 8002b24:	4b48      	ldr	r3, [pc, #288]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002b2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b30:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b3a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002b3e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002b40:	2301      	movs	r3, #1
 8002b42:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b46:	4b42      	ldr	r3, [pc, #264]	@ (8002c50 <HAL_RCC_OscConfig+0x9a4>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d11a      	bne.n	8002b88 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b52:	4b3f      	ldr	r3, [pc, #252]	@ (8002c50 <HAL_RCC_OscConfig+0x9a4>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a3e      	ldr	r2, [pc, #248]	@ (8002c50 <HAL_RCC_OscConfig+0x9a4>)
 8002b58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b5c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b5e:	f7fd ff5b 	bl	8000a18 <HAL_GetTick>
 8002b62:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b66:	e009      	b.n	8002b7c <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b68:	f7fd ff56 	bl	8000a18 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b64      	cmp	r3, #100	@ 0x64
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e39e      	b.n	80032ba <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b7c:	4b34      	ldr	r3, [pc, #208]	@ (8002c50 <HAL_RCC_OscConfig+0x9a4>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d0ef      	beq.n	8002b68 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b8c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d106      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x8fa>
 8002b98:	4b2b      	ldr	r3, [pc, #172]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002b9a:	6a1b      	ldr	r3, [r3, #32]
 8002b9c:	4a2a      	ldr	r2, [pc, #168]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002b9e:	f043 0301 	orr.w	r3, r3, #1
 8002ba2:	6213      	str	r3, [r2, #32]
 8002ba4:	e035      	b.n	8002c12 <HAL_RCC_OscConfig+0x966>
 8002ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002baa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10c      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x924>
 8002bb6:	4b24      	ldr	r3, [pc, #144]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
 8002bba:	4a23      	ldr	r2, [pc, #140]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002bbc:	f023 0301 	bic.w	r3, r3, #1
 8002bc0:	6213      	str	r3, [r2, #32]
 8002bc2:	4b21      	ldr	r3, [pc, #132]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	4a20      	ldr	r2, [pc, #128]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002bc8:	f023 0304 	bic.w	r3, r3, #4
 8002bcc:	6213      	str	r3, [r2, #32]
 8002bce:	e020      	b.n	8002c12 <HAL_RCC_OscConfig+0x966>
 8002bd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bd4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	2b05      	cmp	r3, #5
 8002bde:	d10c      	bne.n	8002bfa <HAL_RCC_OscConfig+0x94e>
 8002be0:	4b19      	ldr	r3, [pc, #100]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002be2:	6a1b      	ldr	r3, [r3, #32]
 8002be4:	4a18      	ldr	r2, [pc, #96]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002be6:	f043 0304 	orr.w	r3, r3, #4
 8002bea:	6213      	str	r3, [r2, #32]
 8002bec:	4b16      	ldr	r3, [pc, #88]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002bee:	6a1b      	ldr	r3, [r3, #32]
 8002bf0:	4a15      	ldr	r2, [pc, #84]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002bf2:	f043 0301 	orr.w	r3, r3, #1
 8002bf6:	6213      	str	r3, [r2, #32]
 8002bf8:	e00b      	b.n	8002c12 <HAL_RCC_OscConfig+0x966>
 8002bfa:	4b13      	ldr	r3, [pc, #76]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	4a12      	ldr	r2, [pc, #72]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002c00:	f023 0301 	bic.w	r3, r3, #1
 8002c04:	6213      	str	r3, [r2, #32]
 8002c06:	4b10      	ldr	r3, [pc, #64]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	4a0f      	ldr	r2, [pc, #60]	@ (8002c48 <HAL_RCC_OscConfig+0x99c>)
 8002c0c:	f023 0304 	bic.w	r3, r3, #4
 8002c10:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c16:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 8087 	beq.w	8002d32 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c24:	f7fd fef8 	bl	8000a18 <HAL_GetTick>
 8002c28:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c2c:	e012      	b.n	8002c54 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c2e:	f7fd fef3 	bl	8000a18 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d908      	bls.n	8002c54 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e339      	b.n	80032ba <HAL_RCC_OscConfig+0x100e>
 8002c46:	bf00      	nop
 8002c48:	40021000 	.word	0x40021000
 8002c4c:	10908120 	.word	0x10908120
 8002c50:	40007000 	.word	0x40007000
 8002c54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c58:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c64:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	fa93 f2a3 	rbit	r2, r3
 8002c6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c72:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c7c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002c80:	2202      	movs	r2, #2
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c88:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	fa93 f2a3 	rbit	r2, r3
 8002c92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c96:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002c9a:	601a      	str	r2, [r3, #0]
  return result;
 8002c9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002ca4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ca6:	fab3 f383 	clz	r3, r3
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d102      	bne.n	8002cbc <HAL_RCC_OscConfig+0xa10>
 8002cb6:	4b98      	ldr	r3, [pc, #608]	@ (8002f18 <HAL_RCC_OscConfig+0xc6c>)
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	e013      	b.n	8002ce4 <HAL_RCC_OscConfig+0xa38>
 8002cbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cc0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002cc4:	2202      	movs	r2, #2
 8002cc6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ccc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	fa93 f2a3 	rbit	r2, r3
 8002cd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cda:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	4b8d      	ldr	r3, [pc, #564]	@ (8002f18 <HAL_RCC_OscConfig+0xc6c>)
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ce8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002cec:	2102      	movs	r1, #2
 8002cee:	6011      	str	r1, [r2, #0]
 8002cf0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cf4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002cf8:	6812      	ldr	r2, [r2, #0]
 8002cfa:	fa92 f1a2 	rbit	r1, r2
 8002cfe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d02:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002d06:	6011      	str	r1, [r2, #0]
  return result;
 8002d08:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d0c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002d10:	6812      	ldr	r2, [r2, #0]
 8002d12:	fab2 f282 	clz	r2, r2
 8002d16:	b2d2      	uxtb	r2, r2
 8002d18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	f002 021f 	and.w	r2, r2, #31
 8002d22:	2101      	movs	r1, #1
 8002d24:	fa01 f202 	lsl.w	r2, r1, r2
 8002d28:	4013      	ands	r3, r2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f43f af7f 	beq.w	8002c2e <HAL_RCC_OscConfig+0x982>
 8002d30:	e07d      	b.n	8002e2e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d32:	f7fd fe71 	bl	8000a18 <HAL_GetTick>
 8002d36:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d3a:	e00b      	b.n	8002d54 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d3c:	f7fd fe6c 	bl	8000a18 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e2b2      	b.n	80032ba <HAL_RCC_OscConfig+0x100e>
 8002d54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d58:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d64:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	fa93 f2a3 	rbit	r2, r3
 8002d6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d72:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d7c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002d80:	2202      	movs	r2, #2
 8002d82:	601a      	str	r2, [r3, #0]
 8002d84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d88:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	fa93 f2a3 	rbit	r2, r3
 8002d92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d96:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002d9a:	601a      	str	r2, [r3, #0]
  return result;
 8002d9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002da0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002da4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002da6:	fab3 f383 	clz	r3, r3
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d102      	bne.n	8002dbc <HAL_RCC_OscConfig+0xb10>
 8002db6:	4b58      	ldr	r3, [pc, #352]	@ (8002f18 <HAL_RCC_OscConfig+0xc6c>)
 8002db8:	6a1b      	ldr	r3, [r3, #32]
 8002dba:	e013      	b.n	8002de4 <HAL_RCC_OscConfig+0xb38>
 8002dbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dcc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	fa93 f2a3 	rbit	r2, r3
 8002dd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dda:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	4b4d      	ldr	r3, [pc, #308]	@ (8002f18 <HAL_RCC_OscConfig+0xc6c>)
 8002de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002de8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002dec:	2102      	movs	r1, #2
 8002dee:	6011      	str	r1, [r2, #0]
 8002df0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002df4:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002df8:	6812      	ldr	r2, [r2, #0]
 8002dfa:	fa92 f1a2 	rbit	r1, r2
 8002dfe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e02:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002e06:	6011      	str	r1, [r2, #0]
  return result;
 8002e08:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e0c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002e10:	6812      	ldr	r2, [r2, #0]
 8002e12:	fab2 f282 	clz	r2, r2
 8002e16:	b2d2      	uxtb	r2, r2
 8002e18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e1c:	b2d2      	uxtb	r2, r2
 8002e1e:	f002 021f 	and.w	r2, r2, #31
 8002e22:	2101      	movs	r1, #1
 8002e24:	fa01 f202 	lsl.w	r2, r1, r2
 8002e28:	4013      	ands	r3, r2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d186      	bne.n	8002d3c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e2e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d105      	bne.n	8002e42 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e36:	4b38      	ldr	r3, [pc, #224]	@ (8002f18 <HAL_RCC_OscConfig+0xc6c>)
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	4a37      	ldr	r2, [pc, #220]	@ (8002f18 <HAL_RCC_OscConfig+0xc6c>)
 8002e3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e40:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	f000 8232 	beq.w	80032b8 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e54:	4b30      	ldr	r3, [pc, #192]	@ (8002f18 <HAL_RCC_OscConfig+0xc6c>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f003 030c 	and.w	r3, r3, #12
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	f000 8201 	beq.w	8003264 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e66:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	69db      	ldr	r3, [r3, #28]
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	f040 8157 	bne.w	8003122 <HAL_RCC_OscConfig+0xe76>
 8002e74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e78:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002e7c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002e80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e86:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	fa93 f2a3 	rbit	r2, r3
 8002e90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e94:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002e98:	601a      	str	r2, [r3, #0]
  return result;
 8002e9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e9e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002ea2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea4:	fab3 f383 	clz	r3, r3
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002eae:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eba:	f7fd fdad 	bl	8000a18 <HAL_GetTick>
 8002ebe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ec2:	e009      	b.n	8002ed8 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ec4:	f7fd fda8 	bl	8000a18 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e1f0      	b.n	80032ba <HAL_RCC_OscConfig+0x100e>
 8002ed8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002edc:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002ee0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ee4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eea:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	fa93 f2a3 	rbit	r2, r3
 8002ef4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ef8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002efc:	601a      	str	r2, [r3, #0]
  return result;
 8002efe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f02:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002f06:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f08:	fab3 f383 	clz	r3, r3
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f10:	d804      	bhi.n	8002f1c <HAL_RCC_OscConfig+0xc70>
 8002f12:	4b01      	ldr	r3, [pc, #4]	@ (8002f18 <HAL_RCC_OscConfig+0xc6c>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	e029      	b.n	8002f6c <HAL_RCC_OscConfig+0xcc0>
 8002f18:	40021000 	.word	0x40021000
 8002f1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f20:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002f24:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f2e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	fa93 f2a3 	rbit	r2, r3
 8002f38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f3c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f46:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002f4a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f4e:	601a      	str	r2, [r3, #0]
 8002f50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f54:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	fa93 f2a3 	rbit	r2, r3
 8002f5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f62:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002f66:	601a      	str	r2, [r3, #0]
 8002f68:	4bc3      	ldr	r3, [pc, #780]	@ (8003278 <HAL_RCC_OscConfig+0xfcc>)
 8002f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f70:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002f74:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002f78:	6011      	str	r1, [r2, #0]
 8002f7a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f7e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	fa92 f1a2 	rbit	r1, r2
 8002f88:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f8c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002f90:	6011      	str	r1, [r2, #0]
  return result;
 8002f92:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f96:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002f9a:	6812      	ldr	r2, [r2, #0]
 8002f9c:	fab2 f282 	clz	r2, r2
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	f042 0220 	orr.w	r2, r2, #32
 8002fa6:	b2d2      	uxtb	r2, r2
 8002fa8:	f002 021f 	and.w	r2, r2, #31
 8002fac:	2101      	movs	r1, #1
 8002fae:	fa01 f202 	lsl.w	r2, r1, r2
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d185      	bne.n	8002ec4 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fb8:	4baf      	ldr	r3, [pc, #700]	@ (8003278 <HAL_RCC_OscConfig+0xfcc>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002fc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002fcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	6a1b      	ldr	r3, [r3, #32]
 8002fd8:	430b      	orrs	r3, r1
 8002fda:	49a7      	ldr	r1, [pc, #668]	@ (8003278 <HAL_RCC_OscConfig+0xfcc>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	604b      	str	r3, [r1, #4]
 8002fe0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002fe8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002fec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ff2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	fa93 f2a3 	rbit	r2, r3
 8002ffc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003000:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003004:	601a      	str	r2, [r3, #0]
  return result;
 8003006:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800300a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800300e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003010:	fab3 f383 	clz	r3, r3
 8003014:	b2db      	uxtb	r3, r3
 8003016:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800301a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	461a      	mov	r2, r3
 8003022:	2301      	movs	r3, #1
 8003024:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003026:	f7fd fcf7 	bl	8000a18 <HAL_GetTick>
 800302a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800302e:	e009      	b.n	8003044 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003030:	f7fd fcf2 	bl	8000a18 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	2b02      	cmp	r3, #2
 800303e:	d901      	bls.n	8003044 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e13a      	b.n	80032ba <HAL_RCC_OscConfig+0x100e>
 8003044:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003048:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800304c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003050:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003052:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003056:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	fa93 f2a3 	rbit	r2, r3
 8003060:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003064:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003068:	601a      	str	r2, [r3, #0]
  return result;
 800306a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800306e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003072:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003074:	fab3 f383 	clz	r3, r3
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b3f      	cmp	r3, #63	@ 0x3f
 800307c:	d802      	bhi.n	8003084 <HAL_RCC_OscConfig+0xdd8>
 800307e:	4b7e      	ldr	r3, [pc, #504]	@ (8003278 <HAL_RCC_OscConfig+0xfcc>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	e027      	b.n	80030d4 <HAL_RCC_OscConfig+0xe28>
 8003084:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003088:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800308c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003090:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003092:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003096:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	fa93 f2a3 	rbit	r2, r3
 80030a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80030a8:	601a      	str	r2, [r3, #0]
 80030aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ae:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80030b2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030b6:	601a      	str	r2, [r3, #0]
 80030b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030bc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	fa93 f2a3 	rbit	r2, r3
 80030c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ca:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	4b69      	ldr	r3, [pc, #420]	@ (8003278 <HAL_RCC_OscConfig+0xfcc>)
 80030d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030d8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80030dc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80030e0:	6011      	str	r1, [r2, #0]
 80030e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030e6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80030ea:	6812      	ldr	r2, [r2, #0]
 80030ec:	fa92 f1a2 	rbit	r1, r2
 80030f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030f4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80030f8:	6011      	str	r1, [r2, #0]
  return result;
 80030fa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030fe:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003102:	6812      	ldr	r2, [r2, #0]
 8003104:	fab2 f282 	clz	r2, r2
 8003108:	b2d2      	uxtb	r2, r2
 800310a:	f042 0220 	orr.w	r2, r2, #32
 800310e:	b2d2      	uxtb	r2, r2
 8003110:	f002 021f 	and.w	r2, r2, #31
 8003114:	2101      	movs	r1, #1
 8003116:	fa01 f202 	lsl.w	r2, r1, r2
 800311a:	4013      	ands	r3, r2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d087      	beq.n	8003030 <HAL_RCC_OscConfig+0xd84>
 8003120:	e0ca      	b.n	80032b8 <HAL_RCC_OscConfig+0x100c>
 8003122:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003126:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800312a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800312e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003130:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003134:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	fa93 f2a3 	rbit	r2, r3
 800313e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003142:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003146:	601a      	str	r2, [r3, #0]
  return result;
 8003148:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800314c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003150:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003152:	fab3 f383 	clz	r3, r3
 8003156:	b2db      	uxtb	r3, r3
 8003158:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800315c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	461a      	mov	r2, r3
 8003164:	2300      	movs	r3, #0
 8003166:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003168:	f7fd fc56 	bl	8000a18 <HAL_GetTick>
 800316c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003170:	e009      	b.n	8003186 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003172:	f7fd fc51 	bl	8000a18 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e099      	b.n	80032ba <HAL_RCC_OscConfig+0x100e>
 8003186:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800318a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800318e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003192:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003194:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003198:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	fa93 f2a3 	rbit	r2, r3
 80031a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80031aa:	601a      	str	r2, [r3, #0]
  return result;
 80031ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80031b4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031b6:	fab3 f383 	clz	r3, r3
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80031be:	d802      	bhi.n	80031c6 <HAL_RCC_OscConfig+0xf1a>
 80031c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003278 <HAL_RCC_OscConfig+0xfcc>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	e027      	b.n	8003216 <HAL_RCC_OscConfig+0xf6a>
 80031c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ca:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80031ce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80031d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	fa93 f2a3 	rbit	r2, r3
 80031e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80031ea:	601a      	str	r2, [r3, #0]
 80031ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f0:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80031f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80031f8:	601a      	str	r2, [r3, #0]
 80031fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031fe:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	fa93 f2a3 	rbit	r2, r3
 8003208:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800320c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	4b19      	ldr	r3, [pc, #100]	@ (8003278 <HAL_RCC_OscConfig+0xfcc>)
 8003214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003216:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800321a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800321e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003222:	6011      	str	r1, [r2, #0]
 8003224:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003228:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800322c:	6812      	ldr	r2, [r2, #0]
 800322e:	fa92 f1a2 	rbit	r1, r2
 8003232:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003236:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800323a:	6011      	str	r1, [r2, #0]
  return result;
 800323c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003240:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003244:	6812      	ldr	r2, [r2, #0]
 8003246:	fab2 f282 	clz	r2, r2
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	f042 0220 	orr.w	r2, r2, #32
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	f002 021f 	and.w	r2, r2, #31
 8003256:	2101      	movs	r1, #1
 8003258:	fa01 f202 	lsl.w	r2, r1, r2
 800325c:	4013      	ands	r3, r2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d187      	bne.n	8003172 <HAL_RCC_OscConfig+0xec6>
 8003262:	e029      	b.n	80032b8 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003264:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003268:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	69db      	ldr	r3, [r3, #28]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d103      	bne.n	800327c <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e020      	b.n	80032ba <HAL_RCC_OscConfig+0x100e>
 8003278:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800327c:	4b11      	ldr	r3, [pc, #68]	@ (80032c4 <HAL_RCC_OscConfig+0x1018>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003284:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003288:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800328c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003290:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	6a1b      	ldr	r3, [r3, #32]
 8003298:	429a      	cmp	r2, r3
 800329a:	d10b      	bne.n	80032b4 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800329c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80032a0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80032a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d001      	beq.n	80032b8 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e000      	b.n	80032ba <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40021000 	.word	0x40021000

080032c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b09e      	sub	sp, #120	@ 0x78
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e154      	b.n	800358a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032e0:	4b89      	ldr	r3, [pc, #548]	@ (8003508 <HAL_RCC_ClockConfig+0x240>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	683a      	ldr	r2, [r7, #0]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d910      	bls.n	8003310 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ee:	4b86      	ldr	r3, [pc, #536]	@ (8003508 <HAL_RCC_ClockConfig+0x240>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f023 0207 	bic.w	r2, r3, #7
 80032f6:	4984      	ldr	r1, [pc, #528]	@ (8003508 <HAL_RCC_ClockConfig+0x240>)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032fe:	4b82      	ldr	r3, [pc, #520]	@ (8003508 <HAL_RCC_ClockConfig+0x240>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	429a      	cmp	r2, r3
 800330a:	d001      	beq.n	8003310 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e13c      	b.n	800358a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d008      	beq.n	800332e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800331c:	4b7b      	ldr	r3, [pc, #492]	@ (800350c <HAL_RCC_ClockConfig+0x244>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	4978      	ldr	r1, [pc, #480]	@ (800350c <HAL_RCC_ClockConfig+0x244>)
 800332a:	4313      	orrs	r3, r2
 800332c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0301 	and.w	r3, r3, #1
 8003336:	2b00      	cmp	r3, #0
 8003338:	f000 80cd 	beq.w	80034d6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d137      	bne.n	80033b4 <HAL_RCC_ClockConfig+0xec>
 8003344:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003348:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800334c:	fa93 f3a3 	rbit	r3, r3
 8003350:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003352:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003354:	fab3 f383 	clz	r3, r3
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b3f      	cmp	r3, #63	@ 0x3f
 800335c:	d802      	bhi.n	8003364 <HAL_RCC_ClockConfig+0x9c>
 800335e:	4b6b      	ldr	r3, [pc, #428]	@ (800350c <HAL_RCC_ClockConfig+0x244>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	e00f      	b.n	8003384 <HAL_RCC_ClockConfig+0xbc>
 8003364:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003368:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800336a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800336c:	fa93 f3a3 	rbit	r3, r3
 8003370:	667b      	str	r3, [r7, #100]	@ 0x64
 8003372:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003376:	663b      	str	r3, [r7, #96]	@ 0x60
 8003378:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800337a:	fa93 f3a3 	rbit	r3, r3
 800337e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003380:	4b62      	ldr	r3, [pc, #392]	@ (800350c <HAL_RCC_ClockConfig+0x244>)
 8003382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003384:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003388:	65ba      	str	r2, [r7, #88]	@ 0x58
 800338a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800338c:	fa92 f2a2 	rbit	r2, r2
 8003390:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003392:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003394:	fab2 f282 	clz	r2, r2
 8003398:	b2d2      	uxtb	r2, r2
 800339a:	f042 0220 	orr.w	r2, r2, #32
 800339e:	b2d2      	uxtb	r2, r2
 80033a0:	f002 021f 	and.w	r2, r2, #31
 80033a4:	2101      	movs	r1, #1
 80033a6:	fa01 f202 	lsl.w	r2, r1, r2
 80033aa:	4013      	ands	r3, r2
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d171      	bne.n	8003494 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e0ea      	b.n	800358a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d137      	bne.n	800342c <HAL_RCC_ClockConfig+0x164>
 80033bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033c0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033c4:	fa93 f3a3 	rbit	r3, r3
 80033c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80033ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033cc:	fab3 f383 	clz	r3, r3
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b3f      	cmp	r3, #63	@ 0x3f
 80033d4:	d802      	bhi.n	80033dc <HAL_RCC_ClockConfig+0x114>
 80033d6:	4b4d      	ldr	r3, [pc, #308]	@ (800350c <HAL_RCC_ClockConfig+0x244>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	e00f      	b.n	80033fc <HAL_RCC_ClockConfig+0x134>
 80033dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80033e4:	fa93 f3a3 	rbit	r3, r3
 80033e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80033ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80033f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033f2:	fa93 f3a3 	rbit	r3, r3
 80033f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033f8:	4b44      	ldr	r3, [pc, #272]	@ (800350c <HAL_RCC_ClockConfig+0x244>)
 80033fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003400:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003402:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003404:	fa92 f2a2 	rbit	r2, r2
 8003408:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800340a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800340c:	fab2 f282 	clz	r2, r2
 8003410:	b2d2      	uxtb	r2, r2
 8003412:	f042 0220 	orr.w	r2, r2, #32
 8003416:	b2d2      	uxtb	r2, r2
 8003418:	f002 021f 	and.w	r2, r2, #31
 800341c:	2101      	movs	r1, #1
 800341e:	fa01 f202 	lsl.w	r2, r1, r2
 8003422:	4013      	ands	r3, r2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d135      	bne.n	8003494 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e0ae      	b.n	800358a <HAL_RCC_ClockConfig+0x2c2>
 800342c:	2302      	movs	r3, #2
 800342e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003432:	fa93 f3a3 	rbit	r3, r3
 8003436:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800343a:	fab3 f383 	clz	r3, r3
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b3f      	cmp	r3, #63	@ 0x3f
 8003442:	d802      	bhi.n	800344a <HAL_RCC_ClockConfig+0x182>
 8003444:	4b31      	ldr	r3, [pc, #196]	@ (800350c <HAL_RCC_ClockConfig+0x244>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	e00d      	b.n	8003466 <HAL_RCC_ClockConfig+0x19e>
 800344a:	2302      	movs	r3, #2
 800344c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003450:	fa93 f3a3 	rbit	r3, r3
 8003454:	627b      	str	r3, [r7, #36]	@ 0x24
 8003456:	2302      	movs	r3, #2
 8003458:	623b      	str	r3, [r7, #32]
 800345a:	6a3b      	ldr	r3, [r7, #32]
 800345c:	fa93 f3a3 	rbit	r3, r3
 8003460:	61fb      	str	r3, [r7, #28]
 8003462:	4b2a      	ldr	r3, [pc, #168]	@ (800350c <HAL_RCC_ClockConfig+0x244>)
 8003464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003466:	2202      	movs	r2, #2
 8003468:	61ba      	str	r2, [r7, #24]
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	fa92 f2a2 	rbit	r2, r2
 8003470:	617a      	str	r2, [r7, #20]
  return result;
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	fab2 f282 	clz	r2, r2
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	f042 0220 	orr.w	r2, r2, #32
 800347e:	b2d2      	uxtb	r2, r2
 8003480:	f002 021f 	and.w	r2, r2, #31
 8003484:	2101      	movs	r1, #1
 8003486:	fa01 f202 	lsl.w	r2, r1, r2
 800348a:	4013      	ands	r3, r2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d101      	bne.n	8003494 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e07a      	b.n	800358a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003494:	4b1d      	ldr	r3, [pc, #116]	@ (800350c <HAL_RCC_ClockConfig+0x244>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f023 0203 	bic.w	r2, r3, #3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	491a      	ldr	r1, [pc, #104]	@ (800350c <HAL_RCC_ClockConfig+0x244>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034a6:	f7fd fab7 	bl	8000a18 <HAL_GetTick>
 80034aa:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ac:	e00a      	b.n	80034c4 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034ae:	f7fd fab3 	bl	8000a18 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034bc:	4293      	cmp	r3, r2
 80034be:	d901      	bls.n	80034c4 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e062      	b.n	800358a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034c4:	4b11      	ldr	r3, [pc, #68]	@ (800350c <HAL_RCC_ClockConfig+0x244>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f003 020c 	and.w	r2, r3, #12
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d1eb      	bne.n	80034ae <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003508 <HAL_RCC_ClockConfig+0x240>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0307 	and.w	r3, r3, #7
 80034de:	683a      	ldr	r2, [r7, #0]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d215      	bcs.n	8003510 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034e4:	4b08      	ldr	r3, [pc, #32]	@ (8003508 <HAL_RCC_ClockConfig+0x240>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f023 0207 	bic.w	r2, r3, #7
 80034ec:	4906      	ldr	r1, [pc, #24]	@ (8003508 <HAL_RCC_ClockConfig+0x240>)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034f4:	4b04      	ldr	r3, [pc, #16]	@ (8003508 <HAL_RCC_ClockConfig+0x240>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0307 	and.w	r3, r3, #7
 80034fc:	683a      	ldr	r2, [r7, #0]
 80034fe:	429a      	cmp	r2, r3
 8003500:	d006      	beq.n	8003510 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e041      	b.n	800358a <HAL_RCC_ClockConfig+0x2c2>
 8003506:	bf00      	nop
 8003508:	40022000 	.word	0x40022000
 800350c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0304 	and.w	r3, r3, #4
 8003518:	2b00      	cmp	r3, #0
 800351a:	d008      	beq.n	800352e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800351c:	4b1d      	ldr	r3, [pc, #116]	@ (8003594 <HAL_RCC_ClockConfig+0x2cc>)
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	491a      	ldr	r1, [pc, #104]	@ (8003594 <HAL_RCC_ClockConfig+0x2cc>)
 800352a:	4313      	orrs	r3, r2
 800352c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0308 	and.w	r3, r3, #8
 8003536:	2b00      	cmp	r3, #0
 8003538:	d009      	beq.n	800354e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800353a:	4b16      	ldr	r3, [pc, #88]	@ (8003594 <HAL_RCC_ClockConfig+0x2cc>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	4912      	ldr	r1, [pc, #72]	@ (8003594 <HAL_RCC_ClockConfig+0x2cc>)
 800354a:	4313      	orrs	r3, r2
 800354c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800354e:	f000 f829 	bl	80035a4 <HAL_RCC_GetSysClockFreq>
 8003552:	4601      	mov	r1, r0
 8003554:	4b0f      	ldr	r3, [pc, #60]	@ (8003594 <HAL_RCC_ClockConfig+0x2cc>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800355c:	22f0      	movs	r2, #240	@ 0xf0
 800355e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	fa92 f2a2 	rbit	r2, r2
 8003566:	60fa      	str	r2, [r7, #12]
  return result;
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	fab2 f282 	clz	r2, r2
 800356e:	b2d2      	uxtb	r2, r2
 8003570:	40d3      	lsrs	r3, r2
 8003572:	4a09      	ldr	r2, [pc, #36]	@ (8003598 <HAL_RCC_ClockConfig+0x2d0>)
 8003574:	5cd3      	ldrb	r3, [r2, r3]
 8003576:	fa21 f303 	lsr.w	r3, r1, r3
 800357a:	4a08      	ldr	r2, [pc, #32]	@ (800359c <HAL_RCC_ClockConfig+0x2d4>)
 800357c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800357e:	4b08      	ldr	r3, [pc, #32]	@ (80035a0 <HAL_RCC_ClockConfig+0x2d8>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f7fd fa04 	bl	8000990 <HAL_InitTick>
  
  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3778      	adds	r7, #120	@ 0x78
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40021000 	.word	0x40021000
 8003598:	0800590c 	.word	0x0800590c
 800359c:	20000000 	.word	0x20000000
 80035a0:	20000004 	.word	0x20000004

080035a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b087      	sub	sp, #28
 80035a8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035aa:	2300      	movs	r3, #0
 80035ac:	60fb      	str	r3, [r7, #12]
 80035ae:	2300      	movs	r3, #0
 80035b0:	60bb      	str	r3, [r7, #8]
 80035b2:	2300      	movs	r3, #0
 80035b4:	617b      	str	r3, [r7, #20]
 80035b6:	2300      	movs	r3, #0
 80035b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80035be:	4b1e      	ldr	r3, [pc, #120]	@ (8003638 <HAL_RCC_GetSysClockFreq+0x94>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f003 030c 	and.w	r3, r3, #12
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	d002      	beq.n	80035d4 <HAL_RCC_GetSysClockFreq+0x30>
 80035ce:	2b08      	cmp	r3, #8
 80035d0:	d003      	beq.n	80035da <HAL_RCC_GetSysClockFreq+0x36>
 80035d2:	e026      	b.n	8003622 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035d4:	4b19      	ldr	r3, [pc, #100]	@ (800363c <HAL_RCC_GetSysClockFreq+0x98>)
 80035d6:	613b      	str	r3, [r7, #16]
      break;
 80035d8:	e026      	b.n	8003628 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	0c9b      	lsrs	r3, r3, #18
 80035de:	f003 030f 	and.w	r3, r3, #15
 80035e2:	4a17      	ldr	r2, [pc, #92]	@ (8003640 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035e4:	5cd3      	ldrb	r3, [r2, r3]
 80035e6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80035e8:	4b13      	ldr	r3, [pc, #76]	@ (8003638 <HAL_RCC_GetSysClockFreq+0x94>)
 80035ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ec:	f003 030f 	and.w	r3, r3, #15
 80035f0:	4a14      	ldr	r2, [pc, #80]	@ (8003644 <HAL_RCC_GetSysClockFreq+0xa0>)
 80035f2:	5cd3      	ldrb	r3, [r2, r3]
 80035f4:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d008      	beq.n	8003612 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003600:	4a0e      	ldr	r2, [pc, #56]	@ (800363c <HAL_RCC_GetSysClockFreq+0x98>)
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	fbb2 f2f3 	udiv	r2, r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	fb02 f303 	mul.w	r3, r2, r3
 800360e:	617b      	str	r3, [r7, #20]
 8003610:	e004      	b.n	800361c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a0c      	ldr	r2, [pc, #48]	@ (8003648 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003616:	fb02 f303 	mul.w	r3, r2, r3
 800361a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	613b      	str	r3, [r7, #16]
      break;
 8003620:	e002      	b.n	8003628 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003622:	4b06      	ldr	r3, [pc, #24]	@ (800363c <HAL_RCC_GetSysClockFreq+0x98>)
 8003624:	613b      	str	r3, [r7, #16]
      break;
 8003626:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003628:	693b      	ldr	r3, [r7, #16]
}
 800362a:	4618      	mov	r0, r3
 800362c:	371c      	adds	r7, #28
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	40021000 	.word	0x40021000
 800363c:	007a1200 	.word	0x007a1200
 8003640:	08005924 	.word	0x08005924
 8003644:	08005934 	.word	0x08005934
 8003648:	003d0900 	.word	0x003d0900

0800364c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800364c:	b480      	push	{r7}
 800364e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003650:	4b03      	ldr	r3, [pc, #12]	@ (8003660 <HAL_RCC_GetHCLKFreq+0x14>)
 8003652:	681b      	ldr	r3, [r3, #0]
}
 8003654:	4618      	mov	r0, r3
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	20000000 	.word	0x20000000

08003664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800366a:	f7ff ffef 	bl	800364c <HAL_RCC_GetHCLKFreq>
 800366e:	4601      	mov	r1, r0
 8003670:	4b0b      	ldr	r3, [pc, #44]	@ (80036a0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003678:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800367c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	fa92 f2a2 	rbit	r2, r2
 8003684:	603a      	str	r2, [r7, #0]
  return result;
 8003686:	683a      	ldr	r2, [r7, #0]
 8003688:	fab2 f282 	clz	r2, r2
 800368c:	b2d2      	uxtb	r2, r2
 800368e:	40d3      	lsrs	r3, r2
 8003690:	4a04      	ldr	r2, [pc, #16]	@ (80036a4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003692:	5cd3      	ldrb	r3, [r2, r3]
 8003694:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003698:	4618      	mov	r0, r3
 800369a:	3708      	adds	r7, #8
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40021000 	.word	0x40021000
 80036a4:	0800591c 	.word	0x0800591c

080036a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80036ae:	f7ff ffcd 	bl	800364c <HAL_RCC_GetHCLKFreq>
 80036b2:	4601      	mov	r1, r0
 80036b4:	4b0b      	ldr	r3, [pc, #44]	@ (80036e4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80036bc:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80036c0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	fa92 f2a2 	rbit	r2, r2
 80036c8:	603a      	str	r2, [r7, #0]
  return result;
 80036ca:	683a      	ldr	r2, [r7, #0]
 80036cc:	fab2 f282 	clz	r2, r2
 80036d0:	b2d2      	uxtb	r2, r2
 80036d2:	40d3      	lsrs	r3, r2
 80036d4:	4a04      	ldr	r2, [pc, #16]	@ (80036e8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80036d6:	5cd3      	ldrb	r3, [r2, r3]
 80036d8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80036dc:	4618      	mov	r0, r3
 80036de:	3708      	adds	r7, #8
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40021000 	.word	0x40021000
 80036e8:	0800591c 	.word	0x0800591c

080036ec <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b092      	sub	sp, #72	@ 0x48
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036f4:	2300      	movs	r3, #0
 80036f6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80036f8:	2300      	movs	r3, #0
 80036fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80036fc:	2300      	movs	r3, #0
 80036fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800370a:	2b00      	cmp	r3, #0
 800370c:	f000 80d2 	beq.w	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003710:	4b4d      	ldr	r3, [pc, #308]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003712:	69db      	ldr	r3, [r3, #28]
 8003714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d10e      	bne.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800371c:	4b4a      	ldr	r3, [pc, #296]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800371e:	69db      	ldr	r3, [r3, #28]
 8003720:	4a49      	ldr	r2, [pc, #292]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003722:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003726:	61d3      	str	r3, [r2, #28]
 8003728:	4b47      	ldr	r3, [pc, #284]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800372a:	69db      	ldr	r3, [r3, #28]
 800372c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003730:	60bb      	str	r3, [r7, #8]
 8003732:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003734:	2301      	movs	r3, #1
 8003736:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800373a:	4b44      	ldr	r3, [pc, #272]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003742:	2b00      	cmp	r3, #0
 8003744:	d118      	bne.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003746:	4b41      	ldr	r3, [pc, #260]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a40      	ldr	r2, [pc, #256]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003750:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003752:	f7fd f961 	bl	8000a18 <HAL_GetTick>
 8003756:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003758:	e008      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800375a:	f7fd f95d 	bl	8000a18 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	2b64      	cmp	r3, #100	@ 0x64
 8003766:	d901      	bls.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e167      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800376c:	4b37      	ldr	r3, [pc, #220]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003774:	2b00      	cmp	r3, #0
 8003776:	d0f0      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003778:	4b33      	ldr	r3, [pc, #204]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003780:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003784:	2b00      	cmp	r3, #0
 8003786:	f000 8082 	beq.w	800388e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003792:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003794:	429a      	cmp	r2, r3
 8003796:	d07a      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003798:	4b2b      	ldr	r3, [pc, #172]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800379a:	6a1b      	ldr	r3, [r3, #32]
 800379c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037a6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037aa:	fa93 f3a3 	rbit	r3, r3
 80037ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80037b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037b2:	fab3 f383 	clz	r3, r3
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	461a      	mov	r2, r3
 80037ba:	4b25      	ldr	r3, [pc, #148]	@ (8003850 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037bc:	4413      	add	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	461a      	mov	r2, r3
 80037c2:	2301      	movs	r3, #1
 80037c4:	6013      	str	r3, [r2, #0]
 80037c6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ce:	fa93 f3a3 	rbit	r3, r3
 80037d2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80037d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037d6:	fab3 f383 	clz	r3, r3
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	461a      	mov	r2, r3
 80037de:	4b1c      	ldr	r3, [pc, #112]	@ (8003850 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037e0:	4413      	add	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	461a      	mov	r2, r3
 80037e6:	2300      	movs	r3, #0
 80037e8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037ea:	4a17      	ldr	r2, [pc, #92]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80037ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ee:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037f2:	f003 0301 	and.w	r3, r3, #1
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d049      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037fa:	f7fd f90d 	bl	8000a18 <HAL_GetTick>
 80037fe:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003800:	e00a      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003802:	f7fd f909 	bl	8000a18 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003810:	4293      	cmp	r3, r2
 8003812:	d901      	bls.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e111      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x350>
 8003818:	2302      	movs	r3, #2
 800381a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800381e:	fa93 f3a3 	rbit	r3, r3
 8003822:	627b      	str	r3, [r7, #36]	@ 0x24
 8003824:	2302      	movs	r3, #2
 8003826:	623b      	str	r3, [r7, #32]
 8003828:	6a3b      	ldr	r3, [r7, #32]
 800382a:	fa93 f3a3 	rbit	r3, r3
 800382e:	61fb      	str	r3, [r7, #28]
  return result;
 8003830:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003832:	fab3 f383 	clz	r3, r3
 8003836:	b2db      	uxtb	r3, r3
 8003838:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b00      	cmp	r3, #0
 8003840:	d108      	bne.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003842:	4b01      	ldr	r3, [pc, #4]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	e00d      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003848:	40021000 	.word	0x40021000
 800384c:	40007000 	.word	0x40007000
 8003850:	10908100 	.word	0x10908100
 8003854:	2302      	movs	r3, #2
 8003856:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	fa93 f3a3 	rbit	r3, r3
 800385e:	617b      	str	r3, [r7, #20]
 8003860:	4b78      	ldr	r3, [pc, #480]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003864:	2202      	movs	r2, #2
 8003866:	613a      	str	r2, [r7, #16]
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	fa92 f2a2 	rbit	r2, r2
 800386e:	60fa      	str	r2, [r7, #12]
  return result;
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	fab2 f282 	clz	r2, r2
 8003876:	b2d2      	uxtb	r2, r2
 8003878:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800387c:	b2d2      	uxtb	r2, r2
 800387e:	f002 021f 	and.w	r2, r2, #31
 8003882:	2101      	movs	r1, #1
 8003884:	fa01 f202 	lsl.w	r2, r1, r2
 8003888:	4013      	ands	r3, r2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0b9      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800388e:	4b6d      	ldr	r3, [pc, #436]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	496a      	ldr	r1, [pc, #424]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800389c:	4313      	orrs	r3, r2
 800389e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038a0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d105      	bne.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038a8:	4b66      	ldr	r3, [pc, #408]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	4a65      	ldr	r2, [pc, #404]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80038ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0301 	and.w	r3, r3, #1
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d008      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038c0:	4b60      	ldr	r3, [pc, #384]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80038c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c4:	f023 0203 	bic.w	r2, r3, #3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	495d      	ldr	r1, [pc, #372]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d008      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038de:	4b59      	ldr	r3, [pc, #356]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80038e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	4956      	ldr	r1, [pc, #344]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d008      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038fc:	4b51      	ldr	r3, [pc, #324]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80038fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003900:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	691b      	ldr	r3, [r3, #16]
 8003908:	494e      	ldr	r1, [pc, #312]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800390a:	4313      	orrs	r3, r2
 800390c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0320 	and.w	r3, r3, #32
 8003916:	2b00      	cmp	r3, #0
 8003918:	d008      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800391a:	4b4a      	ldr	r3, [pc, #296]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800391c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391e:	f023 0210 	bic.w	r2, r3, #16
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	4947      	ldr	r1, [pc, #284]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003928:	4313      	orrs	r3, r2
 800392a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d008      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003938:	4b42      	ldr	r3, [pc, #264]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003944:	493f      	ldr	r1, [pc, #252]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003946:	4313      	orrs	r3, r2
 8003948:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003952:	2b00      	cmp	r3, #0
 8003954:	d008      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003956:	4b3b      	ldr	r3, [pc, #236]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395a:	f023 0220 	bic.w	r2, r3, #32
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	4938      	ldr	r1, [pc, #224]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003964:	4313      	orrs	r3, r2
 8003966:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0308 	and.w	r3, r3, #8
 8003970:	2b00      	cmp	r3, #0
 8003972:	d008      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003974:	4b33      	ldr	r3, [pc, #204]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003978:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	4930      	ldr	r1, [pc, #192]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003982:	4313      	orrs	r3, r2
 8003984:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0310 	and.w	r3, r3, #16
 800398e:	2b00      	cmp	r3, #0
 8003990:	d008      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003992:	4b2c      	ldr	r3, [pc, #176]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003996:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	699b      	ldr	r3, [r3, #24]
 800399e:	4929      	ldr	r1, [pc, #164]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d008      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80039b0:	4b24      	ldr	r3, [pc, #144]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039bc:	4921      	ldr	r1, [pc, #132]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d008      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80039ce:	4b1d      	ldr	r3, [pc, #116]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039d2:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039da:	491a      	ldr	r1, [pc, #104]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d008      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80039ec:	4b15      	ldr	r3, [pc, #84]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f0:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f8:	4912      	ldr	r1, [pc, #72]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d008      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a16:	490b      	ldr	r1, [pc, #44]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d008      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003a28:	4b06      	ldr	r3, [pc, #24]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a34:	4903      	ldr	r1, [pc, #12]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3748      	adds	r7, #72	@ 0x48
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	40021000 	.word	0x40021000

08003a48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e049      	b.n	8003aee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d106      	bne.n	8003a74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7fc fe5a 	bl	8000728 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2202      	movs	r2, #2
 8003a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	3304      	adds	r3, #4
 8003a84:	4619      	mov	r1, r3
 8003a86:	4610      	mov	r0, r2
 8003a88:	f000 fa4a 	bl	8003f20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
	...

08003af8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d109      	bne.n	8003b1c <HAL_TIM_PWM_Start+0x24>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	bf14      	ite	ne
 8003b14:	2301      	movne	r3, #1
 8003b16:	2300      	moveq	r3, #0
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	e03c      	b.n	8003b96 <HAL_TIM_PWM_Start+0x9e>
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	d109      	bne.n	8003b36 <HAL_TIM_PWM_Start+0x3e>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	bf14      	ite	ne
 8003b2e:	2301      	movne	r3, #1
 8003b30:	2300      	moveq	r3, #0
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	e02f      	b.n	8003b96 <HAL_TIM_PWM_Start+0x9e>
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	2b08      	cmp	r3, #8
 8003b3a:	d109      	bne.n	8003b50 <HAL_TIM_PWM_Start+0x58>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	bf14      	ite	ne
 8003b48:	2301      	movne	r3, #1
 8003b4a:	2300      	moveq	r3, #0
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	e022      	b.n	8003b96 <HAL_TIM_PWM_Start+0x9e>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	2b0c      	cmp	r3, #12
 8003b54:	d109      	bne.n	8003b6a <HAL_TIM_PWM_Start+0x72>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	bf14      	ite	ne
 8003b62:	2301      	movne	r3, #1
 8003b64:	2300      	moveq	r3, #0
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	e015      	b.n	8003b96 <HAL_TIM_PWM_Start+0x9e>
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	2b10      	cmp	r3, #16
 8003b6e:	d109      	bne.n	8003b84 <HAL_TIM_PWM_Start+0x8c>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	bf14      	ite	ne
 8003b7c:	2301      	movne	r3, #1
 8003b7e:	2300      	moveq	r3, #0
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	e008      	b.n	8003b96 <HAL_TIM_PWM_Start+0x9e>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	bf14      	ite	ne
 8003b90:	2301      	movne	r3, #1
 8003b92:	2300      	moveq	r3, #0
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e097      	b.n	8003cce <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d104      	bne.n	8003bae <HAL_TIM_PWM_Start+0xb6>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bac:	e023      	b.n	8003bf6 <HAL_TIM_PWM_Start+0xfe>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	2b04      	cmp	r3, #4
 8003bb2:	d104      	bne.n	8003bbe <HAL_TIM_PWM_Start+0xc6>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bbc:	e01b      	b.n	8003bf6 <HAL_TIM_PWM_Start+0xfe>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d104      	bne.n	8003bce <HAL_TIM_PWM_Start+0xd6>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bcc:	e013      	b.n	8003bf6 <HAL_TIM_PWM_Start+0xfe>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	2b0c      	cmp	r3, #12
 8003bd2:	d104      	bne.n	8003bde <HAL_TIM_PWM_Start+0xe6>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003bdc:	e00b      	b.n	8003bf6 <HAL_TIM_PWM_Start+0xfe>
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2b10      	cmp	r3, #16
 8003be2:	d104      	bne.n	8003bee <HAL_TIM_PWM_Start+0xf6>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003bec:	e003      	b.n	8003bf6 <HAL_TIM_PWM_Start+0xfe>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2202      	movs	r2, #2
 8003bf2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	6839      	ldr	r1, [r7, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 fd00 	bl	8004604 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a33      	ldr	r2, [pc, #204]	@ (8003cd8 <HAL_TIM_PWM_Start+0x1e0>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d013      	beq.n	8003c36 <HAL_TIM_PWM_Start+0x13e>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a32      	ldr	r2, [pc, #200]	@ (8003cdc <HAL_TIM_PWM_Start+0x1e4>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d00e      	beq.n	8003c36 <HAL_TIM_PWM_Start+0x13e>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a30      	ldr	r2, [pc, #192]	@ (8003ce0 <HAL_TIM_PWM_Start+0x1e8>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d009      	beq.n	8003c36 <HAL_TIM_PWM_Start+0x13e>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a2f      	ldr	r2, [pc, #188]	@ (8003ce4 <HAL_TIM_PWM_Start+0x1ec>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d004      	beq.n	8003c36 <HAL_TIM_PWM_Start+0x13e>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a2d      	ldr	r2, [pc, #180]	@ (8003ce8 <HAL_TIM_PWM_Start+0x1f0>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d101      	bne.n	8003c3a <HAL_TIM_PWM_Start+0x142>
 8003c36:	2301      	movs	r3, #1
 8003c38:	e000      	b.n	8003c3c <HAL_TIM_PWM_Start+0x144>
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d007      	beq.n	8003c50 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c4e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a20      	ldr	r2, [pc, #128]	@ (8003cd8 <HAL_TIM_PWM_Start+0x1e0>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d018      	beq.n	8003c8c <HAL_TIM_PWM_Start+0x194>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c62:	d013      	beq.n	8003c8c <HAL_TIM_PWM_Start+0x194>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a20      	ldr	r2, [pc, #128]	@ (8003cec <HAL_TIM_PWM_Start+0x1f4>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d00e      	beq.n	8003c8c <HAL_TIM_PWM_Start+0x194>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a1f      	ldr	r2, [pc, #124]	@ (8003cf0 <HAL_TIM_PWM_Start+0x1f8>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d009      	beq.n	8003c8c <HAL_TIM_PWM_Start+0x194>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a17      	ldr	r2, [pc, #92]	@ (8003cdc <HAL_TIM_PWM_Start+0x1e4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d004      	beq.n	8003c8c <HAL_TIM_PWM_Start+0x194>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a16      	ldr	r2, [pc, #88]	@ (8003ce0 <HAL_TIM_PWM_Start+0x1e8>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d115      	bne.n	8003cb8 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689a      	ldr	r2, [r3, #8]
 8003c92:	4b18      	ldr	r3, [pc, #96]	@ (8003cf4 <HAL_TIM_PWM_Start+0x1fc>)
 8003c94:	4013      	ands	r3, r2
 8003c96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2b06      	cmp	r3, #6
 8003c9c:	d015      	beq.n	8003cca <HAL_TIM_PWM_Start+0x1d2>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ca4:	d011      	beq.n	8003cca <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f042 0201 	orr.w	r2, r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb6:	e008      	b.n	8003cca <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f042 0201 	orr.w	r2, r2, #1
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	e000      	b.n	8003ccc <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	40012c00 	.word	0x40012c00
 8003cdc:	40013400 	.word	0x40013400
 8003ce0:	40014000 	.word	0x40014000
 8003ce4:	40014400 	.word	0x40014400
 8003ce8:	40014800 	.word	0x40014800
 8003cec:	40000400 	.word	0x40000400
 8003cf0:	40000800 	.word	0x40000800
 8003cf4:	00010007 	.word	0x00010007

08003cf8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b086      	sub	sp, #24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d04:	2300      	movs	r3, #0
 8003d06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d101      	bne.n	8003d16 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003d12:	2302      	movs	r3, #2
 8003d14:	e0ff      	b.n	8003f16 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b14      	cmp	r3, #20
 8003d22:	f200 80f0 	bhi.w	8003f06 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003d26:	a201      	add	r2, pc, #4	@ (adr r2, 8003d2c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d2c:	08003d81 	.word	0x08003d81
 8003d30:	08003f07 	.word	0x08003f07
 8003d34:	08003f07 	.word	0x08003f07
 8003d38:	08003f07 	.word	0x08003f07
 8003d3c:	08003dc1 	.word	0x08003dc1
 8003d40:	08003f07 	.word	0x08003f07
 8003d44:	08003f07 	.word	0x08003f07
 8003d48:	08003f07 	.word	0x08003f07
 8003d4c:	08003e03 	.word	0x08003e03
 8003d50:	08003f07 	.word	0x08003f07
 8003d54:	08003f07 	.word	0x08003f07
 8003d58:	08003f07 	.word	0x08003f07
 8003d5c:	08003e43 	.word	0x08003e43
 8003d60:	08003f07 	.word	0x08003f07
 8003d64:	08003f07 	.word	0x08003f07
 8003d68:	08003f07 	.word	0x08003f07
 8003d6c:	08003e85 	.word	0x08003e85
 8003d70:	08003f07 	.word	0x08003f07
 8003d74:	08003f07 	.word	0x08003f07
 8003d78:	08003f07 	.word	0x08003f07
 8003d7c:	08003ec5 	.word	0x08003ec5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68b9      	ldr	r1, [r7, #8]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f000 f966 	bl	8004058 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699a      	ldr	r2, [r3, #24]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f042 0208 	orr.w	r2, r2, #8
 8003d9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	699a      	ldr	r2, [r3, #24]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0204 	bic.w	r2, r2, #4
 8003daa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	6999      	ldr	r1, [r3, #24]
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	691a      	ldr	r2, [r3, #16]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	619a      	str	r2, [r3, #24]
      break;
 8003dbe:	e0a5      	b.n	8003f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68b9      	ldr	r1, [r7, #8]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f000 f9d6 	bl	8004178 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	699a      	ldr	r2, [r3, #24]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003dda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	699a      	ldr	r2, [r3, #24]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	6999      	ldr	r1, [r3, #24]
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	021a      	lsls	r2, r3, #8
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	619a      	str	r2, [r3, #24]
      break;
 8003e00:	e084      	b.n	8003f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	68b9      	ldr	r1, [r7, #8]
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f000 fa3f 	bl	800428c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	69da      	ldr	r2, [r3, #28]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f042 0208 	orr.w	r2, r2, #8
 8003e1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	69da      	ldr	r2, [r3, #28]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f022 0204 	bic.w	r2, r2, #4
 8003e2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	69d9      	ldr	r1, [r3, #28]
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	691a      	ldr	r2, [r3, #16]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	430a      	orrs	r2, r1
 8003e3e:	61da      	str	r2, [r3, #28]
      break;
 8003e40:	e064      	b.n	8003f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68b9      	ldr	r1, [r7, #8]
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f000 faa7 	bl	800439c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	69da      	ldr	r2, [r3, #28]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	69da      	ldr	r2, [r3, #28]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	69d9      	ldr	r1, [r3, #28]
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	021a      	lsls	r2, r3, #8
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	61da      	str	r2, [r3, #28]
      break;
 8003e82:	e043      	b.n	8003f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68b9      	ldr	r1, [r7, #8]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f000 faf0 	bl	8004470 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f042 0208 	orr.w	r2, r2, #8
 8003e9e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0204 	bic.w	r2, r2, #4
 8003eae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	691a      	ldr	r2, [r3, #16]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003ec2:	e023      	b.n	8003f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68b9      	ldr	r1, [r7, #8]
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f000 fb34 	bl	8004538 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ede:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003eee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	021a      	lsls	r2, r3, #8
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	430a      	orrs	r2, r1
 8003f02:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003f04:	e002      	b.n	8003f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	75fb      	strb	r3, [r7, #23]
      break;
 8003f0a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003f14:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3718      	adds	r7, #24
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop

08003f20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a42      	ldr	r2, [pc, #264]	@ (800403c <TIM_Base_SetConfig+0x11c>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d00f      	beq.n	8003f58 <TIM_Base_SetConfig+0x38>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f3e:	d00b      	beq.n	8003f58 <TIM_Base_SetConfig+0x38>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a3f      	ldr	r2, [pc, #252]	@ (8004040 <TIM_Base_SetConfig+0x120>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d007      	beq.n	8003f58 <TIM_Base_SetConfig+0x38>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a3e      	ldr	r2, [pc, #248]	@ (8004044 <TIM_Base_SetConfig+0x124>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d003      	beq.n	8003f58 <TIM_Base_SetConfig+0x38>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a3d      	ldr	r2, [pc, #244]	@ (8004048 <TIM_Base_SetConfig+0x128>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d108      	bne.n	8003f6a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a33      	ldr	r2, [pc, #204]	@ (800403c <TIM_Base_SetConfig+0x11c>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d01b      	beq.n	8003faa <TIM_Base_SetConfig+0x8a>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f78:	d017      	beq.n	8003faa <TIM_Base_SetConfig+0x8a>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a30      	ldr	r2, [pc, #192]	@ (8004040 <TIM_Base_SetConfig+0x120>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d013      	beq.n	8003faa <TIM_Base_SetConfig+0x8a>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a2f      	ldr	r2, [pc, #188]	@ (8004044 <TIM_Base_SetConfig+0x124>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d00f      	beq.n	8003faa <TIM_Base_SetConfig+0x8a>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a2e      	ldr	r2, [pc, #184]	@ (8004048 <TIM_Base_SetConfig+0x128>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d00b      	beq.n	8003faa <TIM_Base_SetConfig+0x8a>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a2d      	ldr	r2, [pc, #180]	@ (800404c <TIM_Base_SetConfig+0x12c>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d007      	beq.n	8003faa <TIM_Base_SetConfig+0x8a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a2c      	ldr	r2, [pc, #176]	@ (8004050 <TIM_Base_SetConfig+0x130>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d003      	beq.n	8003faa <TIM_Base_SetConfig+0x8a>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a2b      	ldr	r2, [pc, #172]	@ (8004054 <TIM_Base_SetConfig+0x134>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d108      	bne.n	8003fbc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4a16      	ldr	r2, [pc, #88]	@ (800403c <TIM_Base_SetConfig+0x11c>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d00f      	beq.n	8004008 <TIM_Base_SetConfig+0xe8>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a17      	ldr	r2, [pc, #92]	@ (8004048 <TIM_Base_SetConfig+0x128>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d00b      	beq.n	8004008 <TIM_Base_SetConfig+0xe8>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a16      	ldr	r2, [pc, #88]	@ (800404c <TIM_Base_SetConfig+0x12c>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d007      	beq.n	8004008 <TIM_Base_SetConfig+0xe8>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	4a15      	ldr	r2, [pc, #84]	@ (8004050 <TIM_Base_SetConfig+0x130>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d003      	beq.n	8004008 <TIM_Base_SetConfig+0xe8>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a14      	ldr	r2, [pc, #80]	@ (8004054 <TIM_Base_SetConfig+0x134>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d103      	bne.n	8004010 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	691a      	ldr	r2, [r3, #16]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	f003 0301 	and.w	r3, r3, #1
 800401e:	2b01      	cmp	r3, #1
 8004020:	d105      	bne.n	800402e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	f023 0201 	bic.w	r2, r3, #1
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	611a      	str	r2, [r3, #16]
  }
}
 800402e:	bf00      	nop
 8004030:	3714      	adds	r7, #20
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40012c00 	.word	0x40012c00
 8004040:	40000400 	.word	0x40000400
 8004044:	40000800 	.word	0x40000800
 8004048:	40013400 	.word	0x40013400
 800404c:	40014000 	.word	0x40014000
 8004050:	40014400 	.word	0x40014400
 8004054:	40014800 	.word	0x40014800

08004058 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004058:	b480      	push	{r7}
 800405a:	b087      	sub	sp, #28
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	f023 0201 	bic.w	r2, r3, #1
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004086:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800408a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f023 0303 	bic.w	r3, r3, #3
 8004092:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	4313      	orrs	r3, r2
 800409c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f023 0302 	bic.w	r3, r3, #2
 80040a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a2c      	ldr	r2, [pc, #176]	@ (8004164 <TIM_OC1_SetConfig+0x10c>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d00f      	beq.n	80040d8 <TIM_OC1_SetConfig+0x80>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a2b      	ldr	r2, [pc, #172]	@ (8004168 <TIM_OC1_SetConfig+0x110>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d00b      	beq.n	80040d8 <TIM_OC1_SetConfig+0x80>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a2a      	ldr	r2, [pc, #168]	@ (800416c <TIM_OC1_SetConfig+0x114>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d007      	beq.n	80040d8 <TIM_OC1_SetConfig+0x80>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a29      	ldr	r2, [pc, #164]	@ (8004170 <TIM_OC1_SetConfig+0x118>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d003      	beq.n	80040d8 <TIM_OC1_SetConfig+0x80>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a28      	ldr	r2, [pc, #160]	@ (8004174 <TIM_OC1_SetConfig+0x11c>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d10c      	bne.n	80040f2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	f023 0308 	bic.w	r3, r3, #8
 80040de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	697a      	ldr	r2, [r7, #20]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f023 0304 	bic.w	r3, r3, #4
 80040f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a1b      	ldr	r2, [pc, #108]	@ (8004164 <TIM_OC1_SetConfig+0x10c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d00f      	beq.n	800411a <TIM_OC1_SetConfig+0xc2>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a1a      	ldr	r2, [pc, #104]	@ (8004168 <TIM_OC1_SetConfig+0x110>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d00b      	beq.n	800411a <TIM_OC1_SetConfig+0xc2>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a19      	ldr	r2, [pc, #100]	@ (800416c <TIM_OC1_SetConfig+0x114>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d007      	beq.n	800411a <TIM_OC1_SetConfig+0xc2>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a18      	ldr	r2, [pc, #96]	@ (8004170 <TIM_OC1_SetConfig+0x118>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d003      	beq.n	800411a <TIM_OC1_SetConfig+0xc2>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a17      	ldr	r2, [pc, #92]	@ (8004174 <TIM_OC1_SetConfig+0x11c>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d111      	bne.n	800413e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004120:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004128:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	4313      	orrs	r3, r2
 8004132:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	4313      	orrs	r3, r2
 800413c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	621a      	str	r2, [r3, #32]
}
 8004158:	bf00      	nop
 800415a:	371c      	adds	r7, #28
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr
 8004164:	40012c00 	.word	0x40012c00
 8004168:	40013400 	.word	0x40013400
 800416c:	40014000 	.word	0x40014000
 8004170:	40014400 	.word	0x40014400
 8004174:	40014800 	.word	0x40014800

08004178 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004178:	b480      	push	{r7}
 800417a:	b087      	sub	sp, #28
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a1b      	ldr	r3, [r3, #32]
 800418c:	f023 0210 	bic.w	r2, r3, #16
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	021b      	lsls	r3, r3, #8
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	4313      	orrs	r3, r2
 80041be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	f023 0320 	bic.w	r3, r3, #32
 80041c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	011b      	lsls	r3, r3, #4
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a28      	ldr	r2, [pc, #160]	@ (8004278 <TIM_OC2_SetConfig+0x100>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d003      	beq.n	80041e4 <TIM_OC2_SetConfig+0x6c>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a27      	ldr	r2, [pc, #156]	@ (800427c <TIM_OC2_SetConfig+0x104>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d10d      	bne.n	8004200 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	011b      	lsls	r3, r3, #4
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a1d      	ldr	r2, [pc, #116]	@ (8004278 <TIM_OC2_SetConfig+0x100>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d00f      	beq.n	8004228 <TIM_OC2_SetConfig+0xb0>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a1c      	ldr	r2, [pc, #112]	@ (800427c <TIM_OC2_SetConfig+0x104>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d00b      	beq.n	8004228 <TIM_OC2_SetConfig+0xb0>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a1b      	ldr	r2, [pc, #108]	@ (8004280 <TIM_OC2_SetConfig+0x108>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d007      	beq.n	8004228 <TIM_OC2_SetConfig+0xb0>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a1a      	ldr	r2, [pc, #104]	@ (8004284 <TIM_OC2_SetConfig+0x10c>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d003      	beq.n	8004228 <TIM_OC2_SetConfig+0xb0>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a19      	ldr	r2, [pc, #100]	@ (8004288 <TIM_OC2_SetConfig+0x110>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d113      	bne.n	8004250 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800422e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004236:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	693a      	ldr	r2, [r7, #16]
 8004240:	4313      	orrs	r3, r2
 8004242:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	4313      	orrs	r3, r2
 800424e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	693a      	ldr	r2, [r7, #16]
 8004254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	685a      	ldr	r2, [r3, #4]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	621a      	str	r2, [r3, #32]
}
 800426a:	bf00      	nop
 800426c:	371c      	adds	r7, #28
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	40012c00 	.word	0x40012c00
 800427c:	40013400 	.word	0x40013400
 8004280:	40014000 	.word	0x40014000
 8004284:	40014400 	.word	0x40014400
 8004288:	40014800 	.word	0x40014800

0800428c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800428c:	b480      	push	{r7}
 800428e:	b087      	sub	sp, #28
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	69db      	ldr	r3, [r3, #28]
 80042b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f023 0303 	bic.w	r3, r3, #3
 80042c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68fa      	ldr	r2, [r7, #12]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80042d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	021b      	lsls	r3, r3, #8
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a27      	ldr	r2, [pc, #156]	@ (8004388 <TIM_OC3_SetConfig+0xfc>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d003      	beq.n	80042f6 <TIM_OC3_SetConfig+0x6a>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a26      	ldr	r2, [pc, #152]	@ (800438c <TIM_OC3_SetConfig+0x100>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d10d      	bne.n	8004312 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	021b      	lsls	r3, r3, #8
 8004304:	697a      	ldr	r2, [r7, #20]
 8004306:	4313      	orrs	r3, r2
 8004308:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004310:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a1c      	ldr	r2, [pc, #112]	@ (8004388 <TIM_OC3_SetConfig+0xfc>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d00f      	beq.n	800433a <TIM_OC3_SetConfig+0xae>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a1b      	ldr	r2, [pc, #108]	@ (800438c <TIM_OC3_SetConfig+0x100>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d00b      	beq.n	800433a <TIM_OC3_SetConfig+0xae>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a1a      	ldr	r2, [pc, #104]	@ (8004390 <TIM_OC3_SetConfig+0x104>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d007      	beq.n	800433a <TIM_OC3_SetConfig+0xae>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a19      	ldr	r2, [pc, #100]	@ (8004394 <TIM_OC3_SetConfig+0x108>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d003      	beq.n	800433a <TIM_OC3_SetConfig+0xae>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a18      	ldr	r2, [pc, #96]	@ (8004398 <TIM_OC3_SetConfig+0x10c>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d113      	bne.n	8004362 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004340:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004348:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	011b      	lsls	r3, r3, #4
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	4313      	orrs	r3, r2
 8004354:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	011b      	lsls	r3, r3, #4
 800435c:	693a      	ldr	r2, [r7, #16]
 800435e:	4313      	orrs	r3, r2
 8004360:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	621a      	str	r2, [r3, #32]
}
 800437c:	bf00      	nop
 800437e:	371c      	adds	r7, #28
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr
 8004388:	40012c00 	.word	0x40012c00
 800438c:	40013400 	.word	0x40013400
 8004390:	40014000 	.word	0x40014000
 8004394:	40014400 	.word	0x40014400
 8004398:	40014800 	.word	0x40014800

0800439c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800439c:	b480      	push	{r7}
 800439e:	b087      	sub	sp, #28
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a1b      	ldr	r3, [r3, #32]
 80043b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	021b      	lsls	r3, r3, #8
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80043ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	031b      	lsls	r3, r3, #12
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a18      	ldr	r2, [pc, #96]	@ (800445c <TIM_OC4_SetConfig+0xc0>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d00f      	beq.n	8004420 <TIM_OC4_SetConfig+0x84>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a17      	ldr	r2, [pc, #92]	@ (8004460 <TIM_OC4_SetConfig+0xc4>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d00b      	beq.n	8004420 <TIM_OC4_SetConfig+0x84>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a16      	ldr	r2, [pc, #88]	@ (8004464 <TIM_OC4_SetConfig+0xc8>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d007      	beq.n	8004420 <TIM_OC4_SetConfig+0x84>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a15      	ldr	r2, [pc, #84]	@ (8004468 <TIM_OC4_SetConfig+0xcc>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d003      	beq.n	8004420 <TIM_OC4_SetConfig+0x84>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a14      	ldr	r2, [pc, #80]	@ (800446c <TIM_OC4_SetConfig+0xd0>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d109      	bne.n	8004434 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004426:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	019b      	lsls	r3, r3, #6
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	4313      	orrs	r3, r2
 8004432:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	68fa      	ldr	r2, [r7, #12]
 800443e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	685a      	ldr	r2, [r3, #4]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	621a      	str	r2, [r3, #32]
}
 800444e:	bf00      	nop
 8004450:	371c      	adds	r7, #28
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	40012c00 	.word	0x40012c00
 8004460:	40013400 	.word	0x40013400
 8004464:	40014000 	.word	0x40014000
 8004468:	40014400 	.word	0x40014400
 800446c:	40014800 	.word	0x40014800

08004470 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004470:	b480      	push	{r7}
 8004472:	b087      	sub	sp, #28
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a1b      	ldr	r3, [r3, #32]
 8004484:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800449e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80044b4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	041b      	lsls	r3, r3, #16
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4313      	orrs	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a17      	ldr	r2, [pc, #92]	@ (8004524 <TIM_OC5_SetConfig+0xb4>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d00f      	beq.n	80044ea <TIM_OC5_SetConfig+0x7a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a16      	ldr	r2, [pc, #88]	@ (8004528 <TIM_OC5_SetConfig+0xb8>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d00b      	beq.n	80044ea <TIM_OC5_SetConfig+0x7a>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a15      	ldr	r2, [pc, #84]	@ (800452c <TIM_OC5_SetConfig+0xbc>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d007      	beq.n	80044ea <TIM_OC5_SetConfig+0x7a>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a14      	ldr	r2, [pc, #80]	@ (8004530 <TIM_OC5_SetConfig+0xc0>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d003      	beq.n	80044ea <TIM_OC5_SetConfig+0x7a>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a13      	ldr	r2, [pc, #76]	@ (8004534 <TIM_OC5_SetConfig+0xc4>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d109      	bne.n	80044fe <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044f0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	021b      	lsls	r3, r3, #8
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	685a      	ldr	r2, [r3, #4]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	621a      	str	r2, [r3, #32]
}
 8004518:	bf00      	nop
 800451a:	371c      	adds	r7, #28
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	40012c00 	.word	0x40012c00
 8004528:	40013400 	.word	0x40013400
 800452c:	40014000 	.word	0x40014000
 8004530:	40014400 	.word	0x40014400
 8004534:	40014800 	.word	0x40014800

08004538 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004538:	b480      	push	{r7}
 800453a:	b087      	sub	sp, #28
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a1b      	ldr	r3, [r3, #32]
 800454c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800455e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004566:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800456a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	021b      	lsls	r3, r3, #8
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	4313      	orrs	r3, r2
 8004576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800457e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	051b      	lsls	r3, r3, #20
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	4313      	orrs	r3, r2
 800458a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4a18      	ldr	r2, [pc, #96]	@ (80045f0 <TIM_OC6_SetConfig+0xb8>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d00f      	beq.n	80045b4 <TIM_OC6_SetConfig+0x7c>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a17      	ldr	r2, [pc, #92]	@ (80045f4 <TIM_OC6_SetConfig+0xbc>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d00b      	beq.n	80045b4 <TIM_OC6_SetConfig+0x7c>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a16      	ldr	r2, [pc, #88]	@ (80045f8 <TIM_OC6_SetConfig+0xc0>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d007      	beq.n	80045b4 <TIM_OC6_SetConfig+0x7c>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a15      	ldr	r2, [pc, #84]	@ (80045fc <TIM_OC6_SetConfig+0xc4>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d003      	beq.n	80045b4 <TIM_OC6_SetConfig+0x7c>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4a14      	ldr	r2, [pc, #80]	@ (8004600 <TIM_OC6_SetConfig+0xc8>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d109      	bne.n	80045c8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045ba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	029b      	lsls	r3, r3, #10
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	697a      	ldr	r2, [r7, #20]
 80045cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	685a      	ldr	r2, [r3, #4]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	621a      	str	r2, [r3, #32]
}
 80045e2:	bf00      	nop
 80045e4:	371c      	adds	r7, #28
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop
 80045f0:	40012c00 	.word	0x40012c00
 80045f4:	40013400 	.word	0x40013400
 80045f8:	40014000 	.word	0x40014000
 80045fc:	40014400 	.word	0x40014400
 8004600:	40014800 	.word	0x40014800

08004604 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004604:	b480      	push	{r7}
 8004606:	b087      	sub	sp, #28
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	f003 031f 	and.w	r3, r3, #31
 8004616:	2201      	movs	r2, #1
 8004618:	fa02 f303 	lsl.w	r3, r2, r3
 800461c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6a1a      	ldr	r2, [r3, #32]
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	43db      	mvns	r3, r3
 8004626:	401a      	ands	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6a1a      	ldr	r2, [r3, #32]
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	f003 031f 	and.w	r3, r3, #31
 8004636:	6879      	ldr	r1, [r7, #4]
 8004638:	fa01 f303 	lsl.w	r3, r1, r3
 800463c:	431a      	orrs	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	621a      	str	r2, [r3, #32]
}
 8004642:	bf00      	nop
 8004644:	371c      	adds	r7, #28
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
	...

08004650 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004650:	b480      	push	{r7}
 8004652:	b085      	sub	sp, #20
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004660:	2b01      	cmp	r3, #1
 8004662:	d101      	bne.n	8004668 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004664:	2302      	movs	r3, #2
 8004666:	e063      	b.n	8004730 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2202      	movs	r2, #2
 8004674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a2b      	ldr	r2, [pc, #172]	@ (800473c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d004      	beq.n	800469c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a2a      	ldr	r2, [pc, #168]	@ (8004740 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d108      	bne.n	80046ae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80046a2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	68fa      	ldr	r2, [r7, #12]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	4313      	orrs	r3, r2
 80046be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a1b      	ldr	r2, [pc, #108]	@ (800473c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d018      	beq.n	8004704 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046da:	d013      	beq.n	8004704 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a18      	ldr	r2, [pc, #96]	@ (8004744 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d00e      	beq.n	8004704 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a17      	ldr	r2, [pc, #92]	@ (8004748 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d009      	beq.n	8004704 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a12      	ldr	r2, [pc, #72]	@ (8004740 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d004      	beq.n	8004704 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a13      	ldr	r2, [pc, #76]	@ (800474c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d10c      	bne.n	800471e <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800470a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	4313      	orrs	r3, r2
 8004714:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68ba      	ldr	r2, [r7, #8]
 800471c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	3714      	adds	r7, #20
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr
 800473c:	40012c00 	.word	0x40012c00
 8004740:	40013400 	.word	0x40013400
 8004744:	40000400 	.word	0x40000400
 8004748:	40000800 	.word	0x40000800
 800474c:	40014000 	.word	0x40014000

08004750 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e040      	b.n	80047e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004766:	2b00      	cmp	r3, #0
 8004768:	d106      	bne.n	8004778 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f7fc f830 	bl	80007d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2224      	movs	r2, #36	@ 0x24
 800477c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f022 0201 	bic.w	r2, r2, #1
 800478c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004792:	2b00      	cmp	r3, #0
 8004794:	d002      	beq.n	800479c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f000 fd60 	bl	800525c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 fb89 	bl	8004eb4 <UART_SetConfig>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d101      	bne.n	80047ac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e01b      	b.n	80047e4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80047ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	689a      	ldr	r2, [r3, #8]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80047ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f042 0201 	orr.w	r2, r2, #1
 80047da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f000 fddf 	bl	80053a0 <UART_CheckIdleState>
 80047e2:	4603      	mov	r3, r0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3708      	adds	r7, #8
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b08b      	sub	sp, #44	@ 0x2c
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	60b9      	str	r1, [r7, #8]
 80047f6:	4613      	mov	r3, r2
 80047f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047fe:	2b20      	cmp	r3, #32
 8004800:	d147      	bne.n	8004892 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d002      	beq.n	800480e <HAL_UART_Transmit_IT+0x22>
 8004808:	88fb      	ldrh	r3, [r7, #6]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e040      	b.n	8004894 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	68ba      	ldr	r2, [r7, #8]
 8004816:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	88fa      	ldrh	r2, [r7, #6]
 800481c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	88fa      	ldrh	r2, [r7, #6]
 8004824:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2221      	movs	r2, #33	@ 0x21
 800483a:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004844:	d107      	bne.n	8004856 <HAL_UART_Transmit_IT+0x6a>
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d103      	bne.n	8004856 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	4a13      	ldr	r2, [pc, #76]	@ (80048a0 <HAL_UART_Transmit_IT+0xb4>)
 8004852:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004854:	e002      	b.n	800485c <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	4a12      	ldr	r2, [pc, #72]	@ (80048a4 <HAL_UART_Transmit_IT+0xb8>)
 800485a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	e853 3f00 	ldrex	r3, [r3]
 8004868:	613b      	str	r3, [r7, #16]
   return(result);
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004870:	627b      	str	r3, [r7, #36]	@ 0x24
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	461a      	mov	r2, r3
 8004878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487a:	623b      	str	r3, [r7, #32]
 800487c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800487e:	69f9      	ldr	r1, [r7, #28]
 8004880:	6a3a      	ldr	r2, [r7, #32]
 8004882:	e841 2300 	strex	r3, r2, [r1]
 8004886:	61bb      	str	r3, [r7, #24]
   return(result);
 8004888:	69bb      	ldr	r3, [r7, #24]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1e6      	bne.n	800485c <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 800488e:	2300      	movs	r3, #0
 8004890:	e000      	b.n	8004894 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004892:	2302      	movs	r3, #2
  }
}
 8004894:	4618      	mov	r0, r3
 8004896:	372c      	adds	r7, #44	@ 0x2c
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr
 80048a0:	08005775 	.word	0x08005775
 80048a4:	080056bf 	.word	0x080056bf

080048a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b0ba      	sub	sp, #232	@ 0xe8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	69db      	ldr	r3, [r3, #28]
 80048b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80048ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80048d2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80048d6:	4013      	ands	r3, r2
 80048d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80048dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d115      	bne.n	8004910 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80048e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048e8:	f003 0320 	and.w	r3, r3, #32
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d00f      	beq.n	8004910 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80048f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048f4:	f003 0320 	and.w	r3, r3, #32
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d009      	beq.n	8004910 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004900:	2b00      	cmp	r3, #0
 8004902:	f000 82ab 	beq.w	8004e5c <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	4798      	blx	r3
      }
      return;
 800490e:	e2a5      	b.n	8004e5c <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004910:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 8117 	beq.w	8004b48 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800491a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	2b00      	cmp	r3, #0
 8004924:	d106      	bne.n	8004934 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004926:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800492a:	4b85      	ldr	r3, [pc, #532]	@ (8004b40 <HAL_UART_IRQHandler+0x298>)
 800492c:	4013      	ands	r3, r2
 800492e:	2b00      	cmp	r3, #0
 8004930:	f000 810a 	beq.w	8004b48 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004938:	f003 0301 	and.w	r3, r3, #1
 800493c:	2b00      	cmp	r3, #0
 800493e:	d011      	beq.n	8004964 <HAL_UART_IRQHandler+0xbc>
 8004940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00b      	beq.n	8004964 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2201      	movs	r2, #1
 8004952:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800495a:	f043 0201 	orr.w	r2, r3, #1
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004964:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004968:	f003 0302 	and.w	r3, r3, #2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d011      	beq.n	8004994 <HAL_UART_IRQHandler+0xec>
 8004970:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004974:	f003 0301 	and.w	r3, r3, #1
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00b      	beq.n	8004994 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2202      	movs	r2, #2
 8004982:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800498a:	f043 0204 	orr.w	r2, r3, #4
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004994:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b00      	cmp	r3, #0
 800499e:	d011      	beq.n	80049c4 <HAL_UART_IRQHandler+0x11c>
 80049a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049a4:	f003 0301 	and.w	r3, r3, #1
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00b      	beq.n	80049c4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2204      	movs	r2, #4
 80049b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049ba:	f043 0202 	orr.w	r2, r3, #2
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80049c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049c8:	f003 0308 	and.w	r3, r3, #8
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d017      	beq.n	8004a00 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049d4:	f003 0320 	and.w	r3, r3, #32
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d105      	bne.n	80049e8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80049dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049e0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d00b      	beq.n	8004a00 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2208      	movs	r2, #8
 80049ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049f6:	f043 0208 	orr.w	r2, r3, #8
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d012      	beq.n	8004a32 <HAL_UART_IRQHandler+0x18a>
 8004a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a10:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00c      	beq.n	8004a32 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004a20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a28:	f043 0220 	orr.w	r2, r3, #32
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 8211 	beq.w	8004e60 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a42:	f003 0320 	and.w	r3, r3, #32
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00d      	beq.n	8004a66 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a4e:	f003 0320 	and.w	r3, r3, #32
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d007      	beq.n	8004a66 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d003      	beq.n	8004a66 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a7a:	2b40      	cmp	r3, #64	@ 0x40
 8004a7c:	d005      	beq.n	8004a8a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004a7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a82:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d04f      	beq.n	8004b2a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 fd9d 	bl	80055ca <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a9a:	2b40      	cmp	r3, #64	@ 0x40
 8004a9c:	d141      	bne.n	8004b22 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	3308      	adds	r3, #8
 8004aa4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004aac:	e853 3f00 	ldrex	r3, [r3]
 8004ab0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004ab4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ab8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004abc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	3308      	adds	r3, #8
 8004ac6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004aca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004ace:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004ad6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004ada:	e841 2300 	strex	r3, r2, [r1]
 8004ade:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004ae2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1d9      	bne.n	8004a9e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d013      	beq.n	8004b1a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004af6:	4a13      	ldr	r2, [pc, #76]	@ (8004b44 <HAL_UART_IRQHandler+0x29c>)
 8004af8:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7fd fa03 	bl	8001f0a <HAL_DMA_Abort_IT>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d017      	beq.n	8004b3a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b14:	4610      	mov	r0, r2
 8004b16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b18:	e00f      	b.n	8004b3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 f9b4 	bl	8004e88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b20:	e00b      	b.n	8004b3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f9b0 	bl	8004e88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b28:	e007      	b.n	8004b3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f9ac 	bl	8004e88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004b38:	e192      	b.n	8004e60 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b3a:	bf00      	nop
    return;
 8004b3c:	e190      	b.n	8004e60 <HAL_UART_IRQHandler+0x5b8>
 8004b3e:	bf00      	nop
 8004b40:	04000120 	.word	0x04000120
 8004b44:	08005693 	.word	0x08005693

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	f040 814b 	bne.w	8004de8 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b56:	f003 0310 	and.w	r3, r3, #16
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	f000 8144 	beq.w	8004de8 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004b60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b64:	f003 0310 	and.w	r3, r3, #16
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	f000 813d 	beq.w	8004de8 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2210      	movs	r2, #16
 8004b74:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b80:	2b40      	cmp	r3, #64	@ 0x40
 8004b82:	f040 80b5 	bne.w	8004cf0 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b92:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 8164 	beq.w	8004e64 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004ba2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	f080 815c 	bcs.w	8004e64 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004bb2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	2b20      	cmp	r3, #32
 8004bbe:	f000 8086 	beq.w	8004cce <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bce:	e853 3f00 	ldrex	r3, [r3]
 8004bd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004bd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004bda:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bde:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	461a      	mov	r2, r3
 8004be8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004bec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004bf0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004bf8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004bfc:	e841 2300 	strex	r3, r2, [r1]
 8004c00:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004c04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1da      	bne.n	8004bc2 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	3308      	adds	r3, #8
 8004c12:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c16:	e853 3f00 	ldrex	r3, [r3]
 8004c1a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004c1c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c1e:	f023 0301 	bic.w	r3, r3, #1
 8004c22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	3308      	adds	r3, #8
 8004c2c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c30:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004c34:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c36:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004c38:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004c3c:	e841 2300 	strex	r3, r2, [r1]
 8004c40:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004c42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1e1      	bne.n	8004c0c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	3308      	adds	r3, #8
 8004c4e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c52:	e853 3f00 	ldrex	r3, [r3]
 8004c56:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004c58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	3308      	adds	r3, #8
 8004c68:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004c6c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c6e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c70:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c72:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c74:	e841 2300 	strex	r3, r2, [r1]
 8004c78:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004c7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1e3      	bne.n	8004c48 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2220      	movs	r2, #32
 8004c84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c96:	e853 3f00 	ldrex	r3, [r3]
 8004c9a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c9e:	f023 0310 	bic.w	r3, r3, #16
 8004ca2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	461a      	mov	r2, r3
 8004cac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cb0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cb2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004cb6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004cb8:	e841 2300 	strex	r3, r2, [r1]
 8004cbc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004cbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1e4      	bne.n	8004c8e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f7fd f8e0 	bl	8001e8e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2202      	movs	r2, #2
 8004cd2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 f8d7 	bl	8004e9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004cee:	e0b9      	b.n	8004e64 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 80ab 	beq.w	8004e68 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8004d12:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f000 80a6 	beq.w	8004e68 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d24:	e853 3f00 	ldrex	r3, [r3]
 8004d28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	461a      	mov	r2, r3
 8004d3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004d3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d40:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d46:	e841 2300 	strex	r3, r2, [r1]
 8004d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1e4      	bne.n	8004d1c <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	3308      	adds	r3, #8
 8004d58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5c:	e853 3f00 	ldrex	r3, [r3]
 8004d60:	623b      	str	r3, [r7, #32]
   return(result);
 8004d62:	6a3b      	ldr	r3, [r7, #32]
 8004d64:	f023 0301 	bic.w	r3, r3, #1
 8004d68:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	3308      	adds	r3, #8
 8004d72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d76:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d7e:	e841 2300 	strex	r3, r2, [r1]
 8004d82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d1e3      	bne.n	8004d52 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2220      	movs	r2, #32
 8004d8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	e853 3f00 	ldrex	r3, [r3]
 8004daa:	60fb      	str	r3, [r7, #12]
   return(result);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f023 0310 	bic.w	r3, r3, #16
 8004db2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	461a      	mov	r2, r3
 8004dbc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004dc0:	61fb      	str	r3, [r7, #28]
 8004dc2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc4:	69b9      	ldr	r1, [r7, #24]
 8004dc6:	69fa      	ldr	r2, [r7, #28]
 8004dc8:	e841 2300 	strex	r3, r2, [r1]
 8004dcc:	617b      	str	r3, [r7, #20]
   return(result);
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d1e4      	bne.n	8004d9e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004dda:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004dde:	4619      	mov	r1, r3
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f000 f85b 	bl	8004e9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004de6:	e03f      	b.n	8004e68 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004de8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d00e      	beq.n	8004e12 <HAL_UART_IRQHandler+0x56a>
 8004df4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004df8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d008      	beq.n	8004e12 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004e08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 fd3c 	bl	8005888 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e10:	e02d      	b.n	8004e6e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00e      	beq.n	8004e3c <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d008      	beq.n	8004e3c <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d01c      	beq.n	8004e6c <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	4798      	blx	r3
    }
    return;
 8004e3a:	e017      	b.n	8004e6c <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d012      	beq.n	8004e6e <HAL_UART_IRQHandler+0x5c6>
 8004e48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d00c      	beq.n	8004e6e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f000 fced 	bl	8005834 <UART_EndTransmit_IT>
    return;
 8004e5a:	e008      	b.n	8004e6e <HAL_UART_IRQHandler+0x5c6>
      return;
 8004e5c:	bf00      	nop
 8004e5e:	e006      	b.n	8004e6e <HAL_UART_IRQHandler+0x5c6>
    return;
 8004e60:	bf00      	nop
 8004e62:	e004      	b.n	8004e6e <HAL_UART_IRQHandler+0x5c6>
      return;
 8004e64:	bf00      	nop
 8004e66:	e002      	b.n	8004e6e <HAL_UART_IRQHandler+0x5c6>
      return;
 8004e68:	bf00      	nop
 8004e6a:	e000      	b.n	8004e6e <HAL_UART_IRQHandler+0x5c6>
    return;
 8004e6c:	bf00      	nop
  }

}
 8004e6e:	37e8      	adds	r7, #232	@ 0xe8
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b088      	sub	sp, #32
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	689a      	ldr	r2, [r3, #8]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	431a      	orrs	r2, r3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	431a      	orrs	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	69db      	ldr	r3, [r3, #28]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004ee2:	f023 030c 	bic.w	r3, r3, #12
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	6812      	ldr	r2, [r2, #0]
 8004eea:	6979      	ldr	r1, [r7, #20]
 8004eec:	430b      	orrs	r3, r1
 8004eee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	68da      	ldr	r2, [r3, #12]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	430a      	orrs	r2, r1
 8004f04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	699b      	ldr	r3, [r3, #24]
 8004f0a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a1b      	ldr	r3, [r3, #32]
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	697a      	ldr	r2, [r7, #20]
 8004f26:	430a      	orrs	r2, r1
 8004f28:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4aa7      	ldr	r2, [pc, #668]	@ (80051cc <UART_SetConfig+0x318>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d120      	bne.n	8004f76 <UART_SetConfig+0xc2>
 8004f34:	4ba6      	ldr	r3, [pc, #664]	@ (80051d0 <UART_SetConfig+0x31c>)
 8004f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f38:	f003 0303 	and.w	r3, r3, #3
 8004f3c:	2b03      	cmp	r3, #3
 8004f3e:	d817      	bhi.n	8004f70 <UART_SetConfig+0xbc>
 8004f40:	a201      	add	r2, pc, #4	@ (adr r2, 8004f48 <UART_SetConfig+0x94>)
 8004f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f46:	bf00      	nop
 8004f48:	08004f59 	.word	0x08004f59
 8004f4c:	08004f65 	.word	0x08004f65
 8004f50:	08004f6b 	.word	0x08004f6b
 8004f54:	08004f5f 	.word	0x08004f5f
 8004f58:	2301      	movs	r3, #1
 8004f5a:	77fb      	strb	r3, [r7, #31]
 8004f5c:	e0b5      	b.n	80050ca <UART_SetConfig+0x216>
 8004f5e:	2302      	movs	r3, #2
 8004f60:	77fb      	strb	r3, [r7, #31]
 8004f62:	e0b2      	b.n	80050ca <UART_SetConfig+0x216>
 8004f64:	2304      	movs	r3, #4
 8004f66:	77fb      	strb	r3, [r7, #31]
 8004f68:	e0af      	b.n	80050ca <UART_SetConfig+0x216>
 8004f6a:	2308      	movs	r3, #8
 8004f6c:	77fb      	strb	r3, [r7, #31]
 8004f6e:	e0ac      	b.n	80050ca <UART_SetConfig+0x216>
 8004f70:	2310      	movs	r3, #16
 8004f72:	77fb      	strb	r3, [r7, #31]
 8004f74:	e0a9      	b.n	80050ca <UART_SetConfig+0x216>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a96      	ldr	r2, [pc, #600]	@ (80051d4 <UART_SetConfig+0x320>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d124      	bne.n	8004fca <UART_SetConfig+0x116>
 8004f80:	4b93      	ldr	r3, [pc, #588]	@ (80051d0 <UART_SetConfig+0x31c>)
 8004f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f88:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f8c:	d011      	beq.n	8004fb2 <UART_SetConfig+0xfe>
 8004f8e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f92:	d817      	bhi.n	8004fc4 <UART_SetConfig+0x110>
 8004f94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f98:	d011      	beq.n	8004fbe <UART_SetConfig+0x10a>
 8004f9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f9e:	d811      	bhi.n	8004fc4 <UART_SetConfig+0x110>
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d003      	beq.n	8004fac <UART_SetConfig+0xf8>
 8004fa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fa8:	d006      	beq.n	8004fb8 <UART_SetConfig+0x104>
 8004faa:	e00b      	b.n	8004fc4 <UART_SetConfig+0x110>
 8004fac:	2300      	movs	r3, #0
 8004fae:	77fb      	strb	r3, [r7, #31]
 8004fb0:	e08b      	b.n	80050ca <UART_SetConfig+0x216>
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	77fb      	strb	r3, [r7, #31]
 8004fb6:	e088      	b.n	80050ca <UART_SetConfig+0x216>
 8004fb8:	2304      	movs	r3, #4
 8004fba:	77fb      	strb	r3, [r7, #31]
 8004fbc:	e085      	b.n	80050ca <UART_SetConfig+0x216>
 8004fbe:	2308      	movs	r3, #8
 8004fc0:	77fb      	strb	r3, [r7, #31]
 8004fc2:	e082      	b.n	80050ca <UART_SetConfig+0x216>
 8004fc4:	2310      	movs	r3, #16
 8004fc6:	77fb      	strb	r3, [r7, #31]
 8004fc8:	e07f      	b.n	80050ca <UART_SetConfig+0x216>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a82      	ldr	r2, [pc, #520]	@ (80051d8 <UART_SetConfig+0x324>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d124      	bne.n	800501e <UART_SetConfig+0x16a>
 8004fd4:	4b7e      	ldr	r3, [pc, #504]	@ (80051d0 <UART_SetConfig+0x31c>)
 8004fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004fdc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004fe0:	d011      	beq.n	8005006 <UART_SetConfig+0x152>
 8004fe2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004fe6:	d817      	bhi.n	8005018 <UART_SetConfig+0x164>
 8004fe8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004fec:	d011      	beq.n	8005012 <UART_SetConfig+0x15e>
 8004fee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ff2:	d811      	bhi.n	8005018 <UART_SetConfig+0x164>
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d003      	beq.n	8005000 <UART_SetConfig+0x14c>
 8004ff8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ffc:	d006      	beq.n	800500c <UART_SetConfig+0x158>
 8004ffe:	e00b      	b.n	8005018 <UART_SetConfig+0x164>
 8005000:	2300      	movs	r3, #0
 8005002:	77fb      	strb	r3, [r7, #31]
 8005004:	e061      	b.n	80050ca <UART_SetConfig+0x216>
 8005006:	2302      	movs	r3, #2
 8005008:	77fb      	strb	r3, [r7, #31]
 800500a:	e05e      	b.n	80050ca <UART_SetConfig+0x216>
 800500c:	2304      	movs	r3, #4
 800500e:	77fb      	strb	r3, [r7, #31]
 8005010:	e05b      	b.n	80050ca <UART_SetConfig+0x216>
 8005012:	2308      	movs	r3, #8
 8005014:	77fb      	strb	r3, [r7, #31]
 8005016:	e058      	b.n	80050ca <UART_SetConfig+0x216>
 8005018:	2310      	movs	r3, #16
 800501a:	77fb      	strb	r3, [r7, #31]
 800501c:	e055      	b.n	80050ca <UART_SetConfig+0x216>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a6e      	ldr	r2, [pc, #440]	@ (80051dc <UART_SetConfig+0x328>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d124      	bne.n	8005072 <UART_SetConfig+0x1be>
 8005028:	4b69      	ldr	r3, [pc, #420]	@ (80051d0 <UART_SetConfig+0x31c>)
 800502a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005030:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005034:	d011      	beq.n	800505a <UART_SetConfig+0x1a6>
 8005036:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800503a:	d817      	bhi.n	800506c <UART_SetConfig+0x1b8>
 800503c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005040:	d011      	beq.n	8005066 <UART_SetConfig+0x1b2>
 8005042:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005046:	d811      	bhi.n	800506c <UART_SetConfig+0x1b8>
 8005048:	2b00      	cmp	r3, #0
 800504a:	d003      	beq.n	8005054 <UART_SetConfig+0x1a0>
 800504c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005050:	d006      	beq.n	8005060 <UART_SetConfig+0x1ac>
 8005052:	e00b      	b.n	800506c <UART_SetConfig+0x1b8>
 8005054:	2300      	movs	r3, #0
 8005056:	77fb      	strb	r3, [r7, #31]
 8005058:	e037      	b.n	80050ca <UART_SetConfig+0x216>
 800505a:	2302      	movs	r3, #2
 800505c:	77fb      	strb	r3, [r7, #31]
 800505e:	e034      	b.n	80050ca <UART_SetConfig+0x216>
 8005060:	2304      	movs	r3, #4
 8005062:	77fb      	strb	r3, [r7, #31]
 8005064:	e031      	b.n	80050ca <UART_SetConfig+0x216>
 8005066:	2308      	movs	r3, #8
 8005068:	77fb      	strb	r3, [r7, #31]
 800506a:	e02e      	b.n	80050ca <UART_SetConfig+0x216>
 800506c:	2310      	movs	r3, #16
 800506e:	77fb      	strb	r3, [r7, #31]
 8005070:	e02b      	b.n	80050ca <UART_SetConfig+0x216>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a5a      	ldr	r2, [pc, #360]	@ (80051e0 <UART_SetConfig+0x32c>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d124      	bne.n	80050c6 <UART_SetConfig+0x212>
 800507c:	4b54      	ldr	r3, [pc, #336]	@ (80051d0 <UART_SetConfig+0x31c>)
 800507e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005080:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005084:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005088:	d011      	beq.n	80050ae <UART_SetConfig+0x1fa>
 800508a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800508e:	d817      	bhi.n	80050c0 <UART_SetConfig+0x20c>
 8005090:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005094:	d011      	beq.n	80050ba <UART_SetConfig+0x206>
 8005096:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800509a:	d811      	bhi.n	80050c0 <UART_SetConfig+0x20c>
 800509c:	2b00      	cmp	r3, #0
 800509e:	d003      	beq.n	80050a8 <UART_SetConfig+0x1f4>
 80050a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050a4:	d006      	beq.n	80050b4 <UART_SetConfig+0x200>
 80050a6:	e00b      	b.n	80050c0 <UART_SetConfig+0x20c>
 80050a8:	2300      	movs	r3, #0
 80050aa:	77fb      	strb	r3, [r7, #31]
 80050ac:	e00d      	b.n	80050ca <UART_SetConfig+0x216>
 80050ae:	2302      	movs	r3, #2
 80050b0:	77fb      	strb	r3, [r7, #31]
 80050b2:	e00a      	b.n	80050ca <UART_SetConfig+0x216>
 80050b4:	2304      	movs	r3, #4
 80050b6:	77fb      	strb	r3, [r7, #31]
 80050b8:	e007      	b.n	80050ca <UART_SetConfig+0x216>
 80050ba:	2308      	movs	r3, #8
 80050bc:	77fb      	strb	r3, [r7, #31]
 80050be:	e004      	b.n	80050ca <UART_SetConfig+0x216>
 80050c0:	2310      	movs	r3, #16
 80050c2:	77fb      	strb	r3, [r7, #31]
 80050c4:	e001      	b.n	80050ca <UART_SetConfig+0x216>
 80050c6:	2310      	movs	r3, #16
 80050c8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	69db      	ldr	r3, [r3, #28]
 80050ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050d2:	d15b      	bne.n	800518c <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 80050d4:	7ffb      	ldrb	r3, [r7, #31]
 80050d6:	2b08      	cmp	r3, #8
 80050d8:	d827      	bhi.n	800512a <UART_SetConfig+0x276>
 80050da:	a201      	add	r2, pc, #4	@ (adr r2, 80050e0 <UART_SetConfig+0x22c>)
 80050dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050e0:	08005105 	.word	0x08005105
 80050e4:	0800510d 	.word	0x0800510d
 80050e8:	08005115 	.word	0x08005115
 80050ec:	0800512b 	.word	0x0800512b
 80050f0:	0800511b 	.word	0x0800511b
 80050f4:	0800512b 	.word	0x0800512b
 80050f8:	0800512b 	.word	0x0800512b
 80050fc:	0800512b 	.word	0x0800512b
 8005100:	08005123 	.word	0x08005123
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005104:	f7fe faae 	bl	8003664 <HAL_RCC_GetPCLK1Freq>
 8005108:	61b8      	str	r0, [r7, #24]
        break;
 800510a:	e013      	b.n	8005134 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800510c:	f7fe facc 	bl	80036a8 <HAL_RCC_GetPCLK2Freq>
 8005110:	61b8      	str	r0, [r7, #24]
        break;
 8005112:	e00f      	b.n	8005134 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005114:	4b33      	ldr	r3, [pc, #204]	@ (80051e4 <UART_SetConfig+0x330>)
 8005116:	61bb      	str	r3, [r7, #24]
        break;
 8005118:	e00c      	b.n	8005134 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800511a:	f7fe fa43 	bl	80035a4 <HAL_RCC_GetSysClockFreq>
 800511e:	61b8      	str	r0, [r7, #24]
        break;
 8005120:	e008      	b.n	8005134 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005122:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005126:	61bb      	str	r3, [r7, #24]
        break;
 8005128:	e004      	b.n	8005134 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800512a:	2300      	movs	r3, #0
 800512c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	77bb      	strb	r3, [r7, #30]
        break;
 8005132:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	2b00      	cmp	r3, #0
 8005138:	f000 8082 	beq.w	8005240 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	005a      	lsls	r2, r3, #1
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	085b      	lsrs	r3, r3, #1
 8005146:	441a      	add	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005150:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	2b0f      	cmp	r3, #15
 8005156:	d916      	bls.n	8005186 <UART_SetConfig+0x2d2>
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800515e:	d212      	bcs.n	8005186 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	b29b      	uxth	r3, r3
 8005164:	f023 030f 	bic.w	r3, r3, #15
 8005168:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	085b      	lsrs	r3, r3, #1
 800516e:	b29b      	uxth	r3, r3
 8005170:	f003 0307 	and.w	r3, r3, #7
 8005174:	b29a      	uxth	r2, r3
 8005176:	89fb      	ldrh	r3, [r7, #14]
 8005178:	4313      	orrs	r3, r2
 800517a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	89fa      	ldrh	r2, [r7, #14]
 8005182:	60da      	str	r2, [r3, #12]
 8005184:	e05c      	b.n	8005240 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	77bb      	strb	r3, [r7, #30]
 800518a:	e059      	b.n	8005240 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800518c:	7ffb      	ldrb	r3, [r7, #31]
 800518e:	2b08      	cmp	r3, #8
 8005190:	d835      	bhi.n	80051fe <UART_SetConfig+0x34a>
 8005192:	a201      	add	r2, pc, #4	@ (adr r2, 8005198 <UART_SetConfig+0x2e4>)
 8005194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005198:	080051bd 	.word	0x080051bd
 800519c:	080051c5 	.word	0x080051c5
 80051a0:	080051e9 	.word	0x080051e9
 80051a4:	080051ff 	.word	0x080051ff
 80051a8:	080051ef 	.word	0x080051ef
 80051ac:	080051ff 	.word	0x080051ff
 80051b0:	080051ff 	.word	0x080051ff
 80051b4:	080051ff 	.word	0x080051ff
 80051b8:	080051f7 	.word	0x080051f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051bc:	f7fe fa52 	bl	8003664 <HAL_RCC_GetPCLK1Freq>
 80051c0:	61b8      	str	r0, [r7, #24]
        break;
 80051c2:	e021      	b.n	8005208 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051c4:	f7fe fa70 	bl	80036a8 <HAL_RCC_GetPCLK2Freq>
 80051c8:	61b8      	str	r0, [r7, #24]
        break;
 80051ca:	e01d      	b.n	8005208 <UART_SetConfig+0x354>
 80051cc:	40013800 	.word	0x40013800
 80051d0:	40021000 	.word	0x40021000
 80051d4:	40004400 	.word	0x40004400
 80051d8:	40004800 	.word	0x40004800
 80051dc:	40004c00 	.word	0x40004c00
 80051e0:	40005000 	.word	0x40005000
 80051e4:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005258 <UART_SetConfig+0x3a4>)
 80051ea:	61bb      	str	r3, [r7, #24]
        break;
 80051ec:	e00c      	b.n	8005208 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051ee:	f7fe f9d9 	bl	80035a4 <HAL_RCC_GetSysClockFreq>
 80051f2:	61b8      	str	r0, [r7, #24]
        break;
 80051f4:	e008      	b.n	8005208 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051fa:	61bb      	str	r3, [r7, #24]
        break;
 80051fc:	e004      	b.n	8005208 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80051fe:	2300      	movs	r3, #0
 8005200:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	77bb      	strb	r3, [r7, #30]
        break;
 8005206:	bf00      	nop
    }

    if (pclk != 0U)
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d018      	beq.n	8005240 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	085a      	lsrs	r2, r3, #1
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	441a      	add	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005220:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	2b0f      	cmp	r3, #15
 8005226:	d909      	bls.n	800523c <UART_SetConfig+0x388>
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800522e:	d205      	bcs.n	800523c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	b29a      	uxth	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	60da      	str	r2, [r3, #12]
 800523a:	e001      	b.n	8005240 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800524c:	7fbb      	ldrb	r3, [r7, #30]
}
 800524e:	4618      	mov	r0, r3
 8005250:	3720      	adds	r7, #32
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	007a1200 	.word	0x007a1200

0800525c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005268:	f003 0308 	and.w	r3, r3, #8
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00a      	beq.n	8005286 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	430a      	orrs	r2, r1
 8005284:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00a      	beq.n	80052a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	430a      	orrs	r2, r1
 80052a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00a      	beq.n	80052ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	430a      	orrs	r2, r1
 80052c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ce:	f003 0304 	and.w	r3, r3, #4
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d00a      	beq.n	80052ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	430a      	orrs	r2, r1
 80052ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f0:	f003 0310 	and.w	r3, r3, #16
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d00a      	beq.n	800530e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	430a      	orrs	r2, r1
 800530c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005312:	f003 0320 	and.w	r3, r3, #32
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00a      	beq.n	8005330 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	430a      	orrs	r2, r1
 800532e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005338:	2b00      	cmp	r3, #0
 800533a:	d01a      	beq.n	8005372 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005356:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800535a:	d10a      	bne.n	8005372 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	430a      	orrs	r2, r1
 8005370:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00a      	beq.n	8005394 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	430a      	orrs	r2, r1
 8005392:	605a      	str	r2, [r3, #4]
  }
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b098      	sub	sp, #96	@ 0x60
 80053a4:	af02      	add	r7, sp, #8
 80053a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80053b0:	f7fb fb32 	bl	8000a18 <HAL_GetTick>
 80053b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0308 	and.w	r3, r3, #8
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d12e      	bne.n	8005422 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053c8:	9300      	str	r3, [sp, #0]
 80053ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053cc:	2200      	movs	r2, #0
 80053ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f88c 	bl	80054f0 <UART_WaitOnFlagUntilTimeout>
 80053d8:	4603      	mov	r3, r0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d021      	beq.n	8005422 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053e6:	e853 3f00 	ldrex	r3, [r3]
 80053ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	461a      	mov	r2, r3
 80053fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80053fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005400:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005402:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005404:	e841 2300 	strex	r3, r2, [r1]
 8005408:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800540a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800540c:	2b00      	cmp	r3, #0
 800540e:	d1e6      	bne.n	80053de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2220      	movs	r2, #32
 8005414:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	e062      	b.n	80054e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0304 	and.w	r3, r3, #4
 800542c:	2b04      	cmp	r3, #4
 800542e:	d149      	bne.n	80054c4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005430:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005434:	9300      	str	r3, [sp, #0]
 8005436:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005438:	2200      	movs	r2, #0
 800543a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 f856 	bl	80054f0 <UART_WaitOnFlagUntilTimeout>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d03c      	beq.n	80054c4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005452:	e853 3f00 	ldrex	r3, [r3]
 8005456:	623b      	str	r3, [r7, #32]
   return(result);
 8005458:	6a3b      	ldr	r3, [r7, #32]
 800545a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800545e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	461a      	mov	r2, r3
 8005466:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005468:	633b      	str	r3, [r7, #48]	@ 0x30
 800546a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800546e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005470:	e841 2300 	strex	r3, r2, [r1]
 8005474:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1e6      	bne.n	800544a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	3308      	adds	r3, #8
 8005482:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	e853 3f00 	ldrex	r3, [r3]
 800548a:	60fb      	str	r3, [r7, #12]
   return(result);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f023 0301 	bic.w	r3, r3, #1
 8005492:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	3308      	adds	r3, #8
 800549a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800549c:	61fa      	str	r2, [r7, #28]
 800549e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a0:	69b9      	ldr	r1, [r7, #24]
 80054a2:	69fa      	ldr	r2, [r7, #28]
 80054a4:	e841 2300 	strex	r3, r2, [r1]
 80054a8:	617b      	str	r3, [r7, #20]
   return(result);
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d1e5      	bne.n	800547c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2220      	movs	r2, #32
 80054b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e011      	b.n	80054e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2220      	movs	r2, #32
 80054c8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2220      	movs	r2, #32
 80054ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3758      	adds	r7, #88	@ 0x58
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	603b      	str	r3, [r7, #0]
 80054fc:	4613      	mov	r3, r2
 80054fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005500:	e04f      	b.n	80055a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005502:	69bb      	ldr	r3, [r7, #24]
 8005504:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005508:	d04b      	beq.n	80055a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800550a:	f7fb fa85 	bl	8000a18 <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	69ba      	ldr	r2, [r7, #24]
 8005516:	429a      	cmp	r2, r3
 8005518:	d302      	bcc.n	8005520 <UART_WaitOnFlagUntilTimeout+0x30>
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d101      	bne.n	8005524 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e04e      	b.n	80055c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0304 	and.w	r3, r3, #4
 800552e:	2b00      	cmp	r3, #0
 8005530:	d037      	beq.n	80055a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	2b80      	cmp	r3, #128	@ 0x80
 8005536:	d034      	beq.n	80055a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	2b40      	cmp	r3, #64	@ 0x40
 800553c:	d031      	beq.n	80055a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69db      	ldr	r3, [r3, #28]
 8005544:	f003 0308 	and.w	r3, r3, #8
 8005548:	2b08      	cmp	r3, #8
 800554a:	d110      	bne.n	800556e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2208      	movs	r2, #8
 8005552:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f000 f838 	bl	80055ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2208      	movs	r2, #8
 800555e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e029      	b.n	80055c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	69db      	ldr	r3, [r3, #28]
 8005574:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005578:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800557c:	d111      	bne.n	80055a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005586:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f000 f81e 	bl	80055ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2220      	movs	r2, #32
 8005592:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e00f      	b.n	80055c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	69da      	ldr	r2, [r3, #28]
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	4013      	ands	r3, r2
 80055ac:	68ba      	ldr	r2, [r7, #8]
 80055ae:	429a      	cmp	r2, r3
 80055b0:	bf0c      	ite	eq
 80055b2:	2301      	moveq	r3, #1
 80055b4:	2300      	movne	r3, #0
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	461a      	mov	r2, r3
 80055ba:	79fb      	ldrb	r3, [r7, #7]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d0a0      	beq.n	8005502 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055ca:	b480      	push	{r7}
 80055cc:	b095      	sub	sp, #84	@ 0x54
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055da:	e853 3f00 	ldrex	r3, [r3]
 80055de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80055e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	461a      	mov	r2, r3
 80055ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80055f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80055f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055f8:	e841 2300 	strex	r3, r2, [r1]
 80055fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80055fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1e6      	bne.n	80055d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3308      	adds	r3, #8
 800560a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560c:	6a3b      	ldr	r3, [r7, #32]
 800560e:	e853 3f00 	ldrex	r3, [r3]
 8005612:	61fb      	str	r3, [r7, #28]
   return(result);
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	f023 0301 	bic.w	r3, r3, #1
 800561a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	3308      	adds	r3, #8
 8005622:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005624:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005626:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005628:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800562a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800562c:	e841 2300 	strex	r3, r2, [r1]
 8005630:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1e5      	bne.n	8005604 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800563c:	2b01      	cmp	r3, #1
 800563e:	d118      	bne.n	8005672 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	e853 3f00 	ldrex	r3, [r3]
 800564c:	60bb      	str	r3, [r7, #8]
   return(result);
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	f023 0310 	bic.w	r3, r3, #16
 8005654:	647b      	str	r3, [r7, #68]	@ 0x44
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	461a      	mov	r2, r3
 800565c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800565e:	61bb      	str	r3, [r7, #24]
 8005660:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005662:	6979      	ldr	r1, [r7, #20]
 8005664:	69ba      	ldr	r2, [r7, #24]
 8005666:	e841 2300 	strex	r3, r2, [r1]
 800566a:	613b      	str	r3, [r7, #16]
   return(result);
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d1e6      	bne.n	8005640 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2220      	movs	r2, #32
 8005676:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005686:	bf00      	nop
 8005688:	3754      	adds	r7, #84	@ 0x54
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr

08005692 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b084      	sub	sp, #16
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f7ff fbe9 	bl	8004e88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056b6:	bf00      	nop
 80056b8:	3710      	adds	r7, #16
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}

080056be <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80056be:	b480      	push	{r7}
 80056c0:	b08f      	sub	sp, #60	@ 0x3c
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056ca:	2b21      	cmp	r3, #33	@ 0x21
 80056cc:	d14c      	bne.n	8005768 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d132      	bne.n	8005740 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	e853 3f00 	ldrex	r3, [r3]
 80056e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	461a      	mov	r2, r3
 80056f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056fa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005700:	e841 2300 	strex	r3, r2, [r1]
 8005704:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005708:	2b00      	cmp	r3, #0
 800570a:	d1e6      	bne.n	80056da <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	e853 3f00 	ldrex	r3, [r3]
 8005718:	60bb      	str	r3, [r7, #8]
   return(result);
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005720:	633b      	str	r3, [r7, #48]	@ 0x30
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	461a      	mov	r2, r3
 8005728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572a:	61bb      	str	r3, [r7, #24]
 800572c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572e:	6979      	ldr	r1, [r7, #20]
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	e841 2300 	strex	r3, r2, [r1]
 8005736:	613b      	str	r3, [r7, #16]
   return(result);
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1e6      	bne.n	800570c <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800573e:	e013      	b.n	8005768 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005744:	781a      	ldrb	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005750:	1c5a      	adds	r2, r3, #1
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800575c:	b29b      	uxth	r3, r3
 800575e:	3b01      	subs	r3, #1
 8005760:	b29a      	uxth	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005768:	bf00      	nop
 800576a:	373c      	adds	r7, #60	@ 0x3c
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005774:	b480      	push	{r7}
 8005776:	b091      	sub	sp, #68	@ 0x44
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005780:	2b21      	cmp	r3, #33	@ 0x21
 8005782:	d151      	bne.n	8005828 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800578a:	b29b      	uxth	r3, r3
 800578c:	2b00      	cmp	r3, #0
 800578e:	d132      	bne.n	80057f6 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005798:	e853 3f00 	ldrex	r3, [r3]
 800579c:	623b      	str	r3, [r7, #32]
   return(result);
 800579e:	6a3b      	ldr	r3, [r7, #32]
 80057a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	461a      	mov	r2, r3
 80057ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80057b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057b6:	e841 2300 	strex	r3, r2, [r1]
 80057ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1e6      	bne.n	8005790 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	e853 3f00 	ldrex	r3, [r3]
 80057ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	461a      	mov	r2, r3
 80057de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057e0:	61fb      	str	r3, [r7, #28]
 80057e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e4:	69b9      	ldr	r1, [r7, #24]
 80057e6:	69fa      	ldr	r2, [r7, #28]
 80057e8:	e841 2300 	strex	r3, r2, [r1]
 80057ec:	617b      	str	r3, [r7, #20]
   return(result);
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d1e6      	bne.n	80057c2 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80057f4:	e018      	b.n	8005828 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80057fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057fe:	881a      	ldrh	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005808:	b292      	uxth	r2, r2
 800580a:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005810:	1c9a      	adds	r2, r3, #2
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800581c:	b29b      	uxth	r3, r3
 800581e:	3b01      	subs	r3, #1
 8005820:	b29a      	uxth	r2, r3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005828:	bf00      	nop
 800582a:	3744      	adds	r7, #68	@ 0x44
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b088      	sub	sp, #32
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	e853 3f00 	ldrex	r3, [r3]
 8005848:	60bb      	str	r3, [r7, #8]
   return(result);
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005850:	61fb      	str	r3, [r7, #28]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	461a      	mov	r2, r3
 8005858:	69fb      	ldr	r3, [r7, #28]
 800585a:	61bb      	str	r3, [r7, #24]
 800585c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585e:	6979      	ldr	r1, [r7, #20]
 8005860:	69ba      	ldr	r2, [r7, #24]
 8005862:	e841 2300 	strex	r3, r2, [r1]
 8005866:	613b      	str	r3, [r7, #16]
   return(result);
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1e6      	bne.n	800583c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2220      	movs	r2, #32
 8005872:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f7ff fafa 	bl	8004e74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005880:	bf00      	nop
 8005882:	3720      	adds	r7, #32
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <memset>:
 800589c:	4402      	add	r2, r0
 800589e:	4603      	mov	r3, r0
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d100      	bne.n	80058a6 <memset+0xa>
 80058a4:	4770      	bx	lr
 80058a6:	f803 1b01 	strb.w	r1, [r3], #1
 80058aa:	e7f9      	b.n	80058a0 <memset+0x4>

080058ac <__libc_init_array>:
 80058ac:	b570      	push	{r4, r5, r6, lr}
 80058ae:	4d0d      	ldr	r5, [pc, #52]	@ (80058e4 <__libc_init_array+0x38>)
 80058b0:	4c0d      	ldr	r4, [pc, #52]	@ (80058e8 <__libc_init_array+0x3c>)
 80058b2:	1b64      	subs	r4, r4, r5
 80058b4:	10a4      	asrs	r4, r4, #2
 80058b6:	2600      	movs	r6, #0
 80058b8:	42a6      	cmp	r6, r4
 80058ba:	d109      	bne.n	80058d0 <__libc_init_array+0x24>
 80058bc:	4d0b      	ldr	r5, [pc, #44]	@ (80058ec <__libc_init_array+0x40>)
 80058be:	4c0c      	ldr	r4, [pc, #48]	@ (80058f0 <__libc_init_array+0x44>)
 80058c0:	f000 f818 	bl	80058f4 <_init>
 80058c4:	1b64      	subs	r4, r4, r5
 80058c6:	10a4      	asrs	r4, r4, #2
 80058c8:	2600      	movs	r6, #0
 80058ca:	42a6      	cmp	r6, r4
 80058cc:	d105      	bne.n	80058da <__libc_init_array+0x2e>
 80058ce:	bd70      	pop	{r4, r5, r6, pc}
 80058d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058d4:	4798      	blx	r3
 80058d6:	3601      	adds	r6, #1
 80058d8:	e7ee      	b.n	80058b8 <__libc_init_array+0xc>
 80058da:	f855 3b04 	ldr.w	r3, [r5], #4
 80058de:	4798      	blx	r3
 80058e0:	3601      	adds	r6, #1
 80058e2:	e7f2      	b.n	80058ca <__libc_init_array+0x1e>
 80058e4:	08005944 	.word	0x08005944
 80058e8:	08005944 	.word	0x08005944
 80058ec:	08005944 	.word	0x08005944
 80058f0:	08005948 	.word	0x08005948

080058f4 <_init>:
 80058f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058f6:	bf00      	nop
 80058f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058fa:	bc08      	pop	{r3}
 80058fc:	469e      	mov	lr, r3
 80058fe:	4770      	bx	lr

08005900 <_fini>:
 8005900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005902:	bf00      	nop
 8005904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005906:	bc08      	pop	{r3}
 8005908:	469e      	mov	lr, r3
 800590a:	4770      	bx	lr
