###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       837667   # Number of WRITE/WRITEP commands
num_reads_done                 =      1299542   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1056822   # Number of read row buffer hits
num_read_cmds                  =      1299536   # Number of READ/READP commands
num_writes_done                =       837747   # Number of read requests issued
num_write_row_hits             =       702265   # Number of write row buffer hits
num_act_cmds                   =       382236   # Number of ACT commands
num_pre_cmds                   =       382209   # Number of PRE commands
num_ondemand_pres              =       355668   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645262   # Cyles of rank active rank.0
rank_active_cycles.1           =      9638525   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354738   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       361475   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2070266   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27645   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5636   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4063   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3335   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1983   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1563   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1382   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1157   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1009   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19327   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          382   # Write cmd latency (cycles)
write_latency[20-39]           =         4531   # Write cmd latency (cycles)
write_latency[40-59]           =         5936   # Write cmd latency (cycles)
write_latency[60-79]           =         8776   # Write cmd latency (cycles)
write_latency[80-99]           =        11276   # Write cmd latency (cycles)
write_latency[100-119]         =        13867   # Write cmd latency (cycles)
write_latency[120-139]         =        15891   # Write cmd latency (cycles)
write_latency[140-159]         =        18497   # Write cmd latency (cycles)
write_latency[160-179]         =        21398   # Write cmd latency (cycles)
write_latency[180-199]         =        24593   # Write cmd latency (cycles)
write_latency[200-]            =       712520   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       197741   # Read request latency (cycles)
read_latency[40-59]            =        95081   # Read request latency (cycles)
read_latency[60-79]            =        95768   # Read request latency (cycles)
read_latency[80-99]            =        67265   # Read request latency (cycles)
read_latency[100-119]          =        56802   # Read request latency (cycles)
read_latency[120-139]          =        49593   # Read request latency (cycles)
read_latency[140-159]          =        42785   # Read request latency (cycles)
read_latency[160-179]          =        38295   # Read request latency (cycles)
read_latency[180-199]          =        34187   # Read request latency (cycles)
read_latency[200-]             =       622019   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.18163e+09   # Write energy
read_energy                    =  5.23973e+09   # Read energy
act_energy                     =   1.0458e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70274e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.73508e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01864e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01444e+09   # Active standby energy rank.1
average_read_latency           =        343.7   # Average read request latency (cycles)
average_interarrival           =      4.67862   # Average request interarrival latency (cycles)
total_energy                   =  2.35487e+10   # Total energy (pJ)
average_power                  =      2354.87   # Average power (mW)
average_bandwidth              =      18.2382   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       845840   # Number of WRITE/WRITEP commands
num_reads_done                 =      1304432   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1069620   # Number of read row buffer hits
num_read_cmds                  =      1304417   # Number of READ/READP commands
num_writes_done                =       845946   # Number of read requests issued
num_write_row_hits             =       721934   # Number of write row buffer hits
num_act_cmds                   =       362507   # Number of ACT commands
num_pre_cmds                   =       362478   # Number of PRE commands
num_ondemand_pres              =       335290   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646566   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643820   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353434   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356180   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2082892   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28985   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5350   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3998   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3026   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1903   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1541   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1327   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1151   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1000   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19258   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          423   # Write cmd latency (cycles)
write_latency[20-39]           =         4933   # Write cmd latency (cycles)
write_latency[40-59]           =         6158   # Write cmd latency (cycles)
write_latency[60-79]           =         9554   # Write cmd latency (cycles)
write_latency[80-99]           =        12302   # Write cmd latency (cycles)
write_latency[100-119]         =        14575   # Write cmd latency (cycles)
write_latency[120-139]         =        16801   # Write cmd latency (cycles)
write_latency[140-159]         =        19182   # Write cmd latency (cycles)
write_latency[160-179]         =        22169   # Write cmd latency (cycles)
write_latency[180-199]         =        25093   # Write cmd latency (cycles)
write_latency[200-]            =       714650   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       205608   # Read request latency (cycles)
read_latency[40-59]            =       106047   # Read request latency (cycles)
read_latency[60-79]            =       101218   # Read request latency (cycles)
read_latency[80-99]            =        70664   # Read request latency (cycles)
read_latency[100-119]          =        58800   # Read request latency (cycles)
read_latency[120-139]          =        51212   # Read request latency (cycles)
read_latency[140-159]          =        44209   # Read request latency (cycles)
read_latency[160-179]          =        38854   # Read request latency (cycles)
read_latency[180-199]          =        34646   # Read request latency (cycles)
read_latency[200-]             =       593158   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.22243e+09   # Write energy
read_energy                    =  5.25941e+09   # Read energy
act_energy                     =  9.91819e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69648e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70966e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01946e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01774e+09   # Active standby energy rank.1
average_read_latency           =      345.962   # Average read request latency (cycles)
average_interarrival           =       4.6502   # Average request interarrival latency (cycles)
total_energy                   =  2.35561e+10   # Total energy (pJ)
average_power                  =      2355.61   # Average power (mW)
average_bandwidth              =      18.3499   # Average bandwidth
