<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config6_s'" level="0">
<item name = "Date">Mon Aug 12 13:52:29 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu13p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.78 ns, 2.426 ns, 0.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 19.446 ns, 19.446 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0_fu_145">dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0, 4, 4, 11.112 ns, 11.112 ns, 1, 1, function</column>
<column name="call_ret8_shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_fu_158">shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 332, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 0, 609, 2571, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 87, -</column>
<column name="Register">0, -, 418, 32, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0_fu_145">dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0, 0, 0, 480, 2419, 0</column>
<column name="call_ret8_shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_fu_158">shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s, 0, 0, 129, 152, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln321_fu_410_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln323_fu_422_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln326_fu_360_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln328_fu_372_p2">+, 0, 0, 32, 32, 1</column>
<column name="and_ln289_5_fu_342_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_6_fu_348_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_336_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage0_iter7">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_314">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_344">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op80">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln289_7_fu_290_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln289_8_fu_310_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln289_9_fu_330_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln289_fu_280_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln313_fu_354_p2">icmp, 0, 0, 20, 32, 7</column>
<column name="icmp_ln317_fu_404_p2">icmp, 0, 0, 20, 32, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="select_ln323_fu_428_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln328_fu_378_p3">select, 0, 0, 32, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_reg_pp0_iter2_storemerge_reg_134">15, 3, 32, 96</column>
<column name="ap_sig_allocacmp_sY_2_load">9, 2, 32, 64</column>
<column name="pX_2">9, 2, 32, 64</column>
<column name="pY_2">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="sX_2">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln289_6_reg_509">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge_reg_134">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_storemerge_reg_134">32, 0, 32, 0</column>
<column name="icmp_ln313_reg_513">1, 0, 1, 0</column>
<column name="kernel_data_V_0_ret_reg_474">8, 0, 8, 0</column>
<column name="kernel_data_V_1632">8, 0, 8, 0</column>
<column name="kernel_data_V_1632_ret_reg_479">8, 0, 8, 0</column>
<column name="kernel_data_V_2633">8, 0, 8, 0</column>
<column name="kernel_data_V_2633_ret_reg_484">8, 0, 8, 0</column>
<column name="kernel_data_V_3634_ret_reg_469">8, 0, 8, 0</column>
<column name="kernel_data_V_4635">8, 0, 8, 0</column>
<column name="kernel_data_V_4635_ret_reg_489">8, 0, 8, 0</column>
<column name="kernel_data_V_5636">8, 0, 8, 0</column>
<column name="kernel_data_V_5636_ret_reg_494">8, 0, 8, 0</column>
<column name="kernel_data_V_6637_ret_reg_464">8, 0, 8, 0</column>
<column name="kernel_data_V_7638">8, 0, 8, 0</column>
<column name="kernel_data_V_7638_ret_reg_499">8, 0, 8, 0</column>
<column name="kernel_data_V_8">8, 0, 8, 0</column>
<column name="kernel_data_V_8_ret_reg_504">8, 0, 8, 0</column>
<column name="pX_2">32, 0, 32, 0</column>
<column name="pY_2">32, 0, 32, 0</column>
<column name="res_out_0_V_reg_525">8, 0, 8, 0</column>
<column name="res_out_1_V_reg_530">8, 0, 8, 0</column>
<column name="res_out_2_V_reg_535">8, 0, 8, 0</column>
<column name="res_out_3_V_reg_540">8, 0, 8, 0</column>
<column name="sX_2">32, 0, 32, 0</column>
<column name="sY_2">32, 0, 32, 0</column>
<column name="and_ln289_6_reg_509">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config6&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config6&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config6&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config6&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config6&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config6&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config6&gt;, return value</column>
<column name="res_stream_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config6&gt;, return value</column>
<column name="res_stream_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config6&gt;, return value</column>
<column name="res_stream_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config6&gt;, return value</column>
<column name="res_stream_V_data_3_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config6&gt;, return value</column>
<column name="res_stream_V_data_0_V_din">out, 8, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 8, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 8, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 8, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="in_elem_data_V_read">in, 8, ap_none, in_elem_data_V_read, scalar</column>
</table>
</item>
</section>
</profile>
