INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sources_1/new/RYG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG
INFO: [VRFC 10-311] analyzing module control_state
INFO: [VRFC 10-311] analyzing module control_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/lab8_2/lab8/lab8.srcs/sim_1/new/RYG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RYG_tb
