

simulate:
		vcs -V -R -full64 -sverilog +v2k -debug_access + formal_argument.sv

clear:
		clear
