<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 515</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:14px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:12px;font-family:Times;color:#0860a8;}
	.ft08{font-size:12px;font-family:Times;color:#0860a8;}
	.ft09{font-size:8px;font-family:Times;color:#000000;}
	.ft010{font-size:9px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft012{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page515-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce515.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 3B&#160;15-9</p>
<p style="position:absolute;top:47px;left:650px;white-space:nowrap" class="ft01">MACHINE-CHECK&#160;ARCHITECTURE</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft011">occurred.&#160;Software&#160;may&#160;re-read&#160;IA32_MCi_STATUS,&#160;IA32_MCi_ADDR and&#160;IA32_MCi_MISC&#160;appropriately&#160;to ensure&#160;<br/>data collected&#160;represent the&#160;last error&#160;logged.<br/>After software polls a posting and clears&#160;the register, the valid bit is no longer set and therefore the meaning of&#160;the&#160;<br/>rest of&#160;the&#160;bits, including&#160;the&#160;yellow/green/00 status&#160;field&#160;in bits 54:53,&#160;is&#160;undefined.&#160;The&#160;yellow/green indication&#160;<br/>will&#160;only be posted&#160;for events associated&#160;with&#160;monitored structures –&#160;otherwise&#160;the unmonitored (00)&#160;code&#160;will be&#160;<br/>posted&#160;in&#160;IA32_MC</p>
<p style="position:absolute;top:190px;left:197px;white-space:nowrap" class="ft03"><i>i</i></p>
<p style="position:absolute;top:189px;left:200px;white-space:nowrap" class="ft02">_STATUS[54:53].</p>
<p style="position:absolute;top:233px;left:69px;white-space:nowrap" class="ft04">15.3.2.3 &#160;&#160;IA32_MCi_ADDR MSRs</p>
<p style="position:absolute;top:260px;left:69px;white-space:nowrap" class="ft011">The IA32_MC<i>i</i>_ADDR MSR contains&#160;the&#160;address&#160;of&#160;the code or&#160;data&#160;memory location&#160;that produced the machine-<br/>check error&#160;if the&#160;ADDRV&#160;flag&#160;in the&#160;IA32_MC<i>i</i>_STATUS&#160;register&#160;is set (see<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section 15-7,&#160;“IA32_MCi_ADDR&#160;MSR”</a>).&#160;<br/>The&#160;IA32_MCi_ADDR register is&#160;either&#160;not implemented or&#160;contains no address&#160;if&#160;the ADDRV&#160;flag&#160;in&#160;the&#160;<br/>IA32_MCi_STATUS register&#160;is clear.&#160;When&#160;not&#160;implemented&#160;in the&#160;processor,&#160;all reads&#160;and writes to&#160;this MSR&#160;will&#160;<br/>cause a&#160;general protection exception.&#160;<br/>The&#160;address returned&#160;is&#160;an&#160;offset&#160;into a&#160;segment,&#160;linear&#160;address, or&#160;physical&#160;address.&#160;This depends on&#160;the&#160;error&#160;<br/>encountered.&#160;When&#160;these registers&#160;are implemented,&#160;these&#160;registers&#160;can&#160;be cleared by&#160;explicitly writing 0s to&#160;<br/>these registers. Writing&#160;1s to&#160;these&#160;registers will cause&#160;a general-protection&#160;exception. See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Figure&#160;15-7.</a></p>
<p style="position:absolute;top:717px;left:69px;white-space:nowrap" class="ft04">15.3.2.4 &#160;&#160;IA32_MC</p>
<p style="position:absolute;top:723px;left:219px;white-space:nowrap" class="ft06"><b>i</b></p>
<p style="position:absolute;top:717px;left:223px;white-space:nowrap" class="ft04">_MISC MSRs</p>
<p style="position:absolute;top:744px;left:69px;white-space:nowrap" class="ft011">The IA32_MC<i>i</i>_MISC&#160;MSR contains additional information describing&#160;the machine-check error&#160;if the&#160;MISCV flag&#160;in&#160;<br/>the IA32_MC<i>i</i>_STATUS&#160;register&#160;is set.&#160;The IA32_MCi_MISC_MSR&#160;is either&#160;not implemented&#160;or does&#160;not contain&#160;<br/>additional&#160;information if&#160;the&#160;MISCV flag in&#160;the IA32_MCi_STATUS register&#160;is clear.&#160;<br/>When not implemented in the&#160;processor,&#160;all reads and writes&#160;to&#160;this MSR will cause a&#160;general protection&#160;exception.&#160;<br/>When implemented&#160;in a&#160;processor,&#160;these&#160;registers&#160;can be&#160;cleared by&#160;explicitly writing&#160;all 0s to&#160;them; writing 1s to&#160;<br/>them causes&#160;a general-protection exception&#160;to&#160;be&#160;generated. This&#160;register is&#160;not&#160;implemented in&#160;any of&#160;the&#160;error-<br/>reporting&#160;register banks&#160;for&#160;the P6 or&#160;Intel Atom family processors.&#160;<br/>If both&#160;MISCV&#160;and IA32_MCG_CAP[24] are&#160;set,&#160;the&#160;IA32_MCi_MISC_MSR is&#160;defined&#160;according<a href="o_fe12b1e2a880e0ce-516.html">&#160;to&#160;Figure&#160;15-8&#160;to&#160;<br/></a>support&#160;software recovery of uncorrected&#160;<a href="o_fe12b1e2a880e0ce-521.html">errors (see Section 15.6):</a></p>
<p style="position:absolute;top:643px;left:337px;white-space:nowrap" class="ft07">Figure&#160;15-7.&#160;&#160;IA32_MC<i>i</i>_ADDR MSR</p>
<p style="position:absolute;top:478px;left:511px;white-space:nowrap" class="ft00">Address</p>
<p style="position:absolute;top:453px;left:234px;white-space:nowrap" class="ft09">63</p>
<p style="position:absolute;top:453px;left:629px;white-space:nowrap" class="ft09">0</p>
<p style="position:absolute;top:480px;left:301px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:454px;left:426px;white-space:nowrap" class="ft09">35</p>
<p style="position:absolute;top:454px;left:408px;white-space:nowrap" class="ft09">36</p>
<p style="position:absolute;top:567px;left:404px;white-space:nowrap" class="ft00">Address</p>
<p style="position:absolute;top:562px;left:448px;white-space:nowrap" class="ft09">*</p>
<p style="position:absolute;top:541px;left:236px;white-space:nowrap" class="ft09">63</p>
<p style="position:absolute;top:541px;left:631px;white-space:nowrap" class="ft09">0</p>
<p style="position:absolute;top:435px;left:234px;white-space:nowrap" class="ft010"><b>Processor Without Support For Intel 64 Architecture</b></p>
<p style="position:absolute;top:522px;left:236px;white-space:nowrap" class="ft010"><b>Processor With&#160;Support for Intel 64 Architecture</b></p>
<p style="position:absolute;top:601px;left:235px;white-space:nowrap" class="ft02">*&#160;</p>
<p style="position:absolute;top:603px;left:245px;white-space:nowrap" class="ft09">Useful bits&#160;in this&#160;field depend on the address methodology in use when the&#160;</p>
<p style="position:absolute;top:618px;left:244px;white-space:nowrap" class="ft09">the register&#160;state is&#160;saved.</p>
</div>
</body>
</html>
