{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 02:42:09 2016 " "Info: Processing started: Wed May 04 02:42:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PowerComputing -c PowerComputing --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PowerComputing -c PowerComputing --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register SHIFT:inst8\|TEMPout\[4\] register STOR_REG:inst10\|Dout\[7\] 324.36 MHz 3.083 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 324.36 MHz between source register \"SHIFT:inst8\|TEMPout\[4\]\" and destination register \"STOR_REG:inst10\|Dout\[7\]\" (period= 3.083 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.899 ns + Longest register register " "Info: + Longest register to register delay is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SHIFT:inst8\|TEMPout\[4\] 1 REG LCFF_X2_Y8_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y8_N27; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.272 ns) 0.756 ns COMPAR:inst4\|Equal0~0DUPLICATE 2 COMB LCCOMB_X1_Y8_N26 9 " "Info: 2: + IC(0.484 ns) + CELL(0.272 ns) = 0.756 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 9; COMB Node = 'COMPAR:inst4\|Equal0~0DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { SHIFT:inst8|TEMPout[4] COMPAR:inst4|Equal0~0DUPLICATE } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.272 ns) 1.630 ns MUX:inst6\|Dout\[2\]~5 3 COMB LCCOMB_X2_Y9_N4 3 " "Info: 3: + IC(0.602 ns) + CELL(0.272 ns) = 1.630 ns; Loc. = LCCOMB_X2_Y9_N4; Fanout = 3; COMB Node = 'MUX:inst6\|Dout\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { COMPAR:inst4|Equal0~0DUPLICATE MUX:inst6|Dout[2]~5 } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.309 ns) 2.476 ns ADD_SUB:inst1\|Add0~15 4 COMB LCCOMB_X1_Y8_N6 2 " "Info: 4: + IC(0.537 ns) + CELL(0.309 ns) = 2.476 ns; Loc. = LCCOMB_X1_Y8_N6; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { MUX:inst6|Dout[2]~5 ADD_SUB:inst1|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.511 ns ADD_SUB:inst1\|Add0~19 5 COMB LCCOMB_X1_Y8_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.511 ns; Loc. = LCCOMB_X1_Y8_N8; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~15 ADD_SUB:inst1|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.546 ns ADD_SUB:inst1\|Add0~23 6 COMB LCCOMB_X1_Y8_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.546 ns; Loc. = LCCOMB_X1_Y8_N10; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.581 ns ADD_SUB:inst1\|Add0~27 7 COMB LCCOMB_X1_Y8_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.581 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.677 ns ADD_SUB:inst1\|Add0~31 8 COMB LCCOMB_X1_Y8_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 2.677 ns; Loc. = LCCOMB_X1_Y8_N14; Fanout = 1; COMB Node = 'ADD_SUB:inst1\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.802 ns ADD_SUB:inst1\|Add0~34 9 COMB LCCOMB_X1_Y8_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.802 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 2.899 ns STOR_REG:inst10\|Dout\[7\] 10 REG LCFF_X1_Y8_N17 21 " "Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 2.899 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 21; REG Node = 'STOR_REG:inst10\|Dout\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ADD_SUB:inst1|Add0~34 STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 44.02 % ) " "Info: Total cell delay = 1.276 ns ( 44.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.623 ns ( 55.98 % ) " "Info: Total interconnect delay = 1.623 ns ( 55.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { SHIFT:inst8|TEMPout[4] COMPAR:inst4|Equal0~0DUPLICATE MUX:inst6|Dout[2]~5 ADD_SUB:inst1|Add0~15 ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~34 STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { SHIFT:inst8|TEMPout[4] {} COMPAR:inst4|Equal0~0DUPLICATE {} MUX:inst6|Dout[2]~5 {} ADD_SUB:inst1|Add0~15 {} ADD_SUB:inst1|Add0~19 {} ADD_SUB:inst1|Add0~23 {} ADD_SUB:inst1|Add0~27 {} ADD_SUB:inst1|Add0~31 {} ADD_SUB:inst1|Add0~34 {} STOR_REG:inst10|Dout[7] {} } { 0.000ns 0.484ns 0.602ns 0.537ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.464 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 44 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns STOR_REG:inst10\|Dout\[7\] 3 REG LCFF_X1_Y8_N17 21 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 21; REG Node = 'STOR_REG:inst10\|Dout\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { CLK~clkctrl STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[7] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.464 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 44 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns SHIFT:inst8\|TEMPout\[4\] 3 REG LCFF_X2_Y8_N27 4 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X2_Y8_N27; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { CLK~clkctrl SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[4] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[7] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[4] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 315 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { SHIFT:inst8|TEMPout[4] COMPAR:inst4|Equal0~0DUPLICATE MUX:inst6|Dout[2]~5 ADD_SUB:inst1|Add0~15 ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~34 STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { SHIFT:inst8|TEMPout[4] {} COMPAR:inst4|Equal0~0DUPLICATE {} MUX:inst6|Dout[2]~5 {} ADD_SUB:inst1|Add0~15 {} ADD_SUB:inst1|Add0~19 {} ADD_SUB:inst1|Add0~23 {} ADD_SUB:inst1|Add0~27 {} ADD_SUB:inst1|Add0~31 {} ADD_SUB:inst1|Add0~34 {} STOR_REG:inst10|Dout[7] {} } { 0.000ns 0.484ns 0.602ns 0.537ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[7] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[4] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SHIFT:inst9\|TEMPout\[4\] VOLTS\[1\] CLK 5.664 ns register " "Info: tsu for register \"SHIFT:inst9\|TEMPout\[4\]\" (data pin = \"VOLTS\[1\]\", clock pin = \"CLK\") is 5.664 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.042 ns + Longest pin register " "Info: + Longest pin to register delay is 8.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns VOLTS\[1\] 1 PIN PIN_V14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V14; Fanout = 3; PIN Node = 'VOLTS\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VOLTS[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 0 -208 -40 16 "VOLTS\[7..0\]" "" } { -24 544 593 -8 "VOLTS\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.212 ns) + CELL(0.545 ns) 5.584 ns ADD_SUB_BIT:inst11\|Add0~6 2 COMB LCCOMB_X1_Y7_N18 2 " "Info: 2: + IC(4.212 ns) + CELL(0.545 ns) = 5.584 ns; Loc. = LCCOMB_X1_Y7_N18; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { VOLTS[1] ADD_SUB_BIT:inst11|Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.619 ns ADD_SUB_BIT:inst11\|Add0~10 3 COMB LCCOMB_X1_Y7_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.619 ns; Loc. = LCCOMB_X1_Y7_N20; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB_BIT:inst11|Add0~6 ADD_SUB_BIT:inst11|Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.654 ns ADD_SUB_BIT:inst11\|Add0~14 4 COMB LCCOMB_X1_Y7_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.654 ns; Loc. = LCCOMB_X1_Y7_N22; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB_BIT:inst11|Add0~10 ADD_SUB_BIT:inst11|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.779 ns ADD_SUB_BIT:inst11\|Add0~17 5 COMB LCCOMB_X1_Y7_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 5.779 ns; Loc. = LCCOMB_X1_Y7_N24; Fanout = 1; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADD_SUB_BIT:inst11|Add0~14 ADD_SUB_BIT:inst11|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.228 ns) 6.766 ns MUX:inst7\|Dout\[4\]~3 6 COMB LCCOMB_X2_Y8_N14 3 " "Info: 6: + IC(0.759 ns) + CELL(0.228 ns) = 6.766 ns; Loc. = LCCOMB_X2_Y8_N14; Fanout = 3; COMB Node = 'MUX:inst7\|Dout\[4\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { ADD_SUB_BIT:inst11|Add0~17 MUX:inst7|Dout[4]~3 } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.309 ns) 8.042 ns SHIFT:inst9\|TEMPout\[4\] 7 REG LCFF_X2_Y9_N31 3 " "Info: 7: + IC(0.967 ns) + CELL(0.309 ns) = 8.042 ns; Loc. = LCFF_X2_Y9_N31; Fanout = 3; REG Node = 'SHIFT:inst9\|TEMPout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { MUX:inst7|Dout[4]~3 SHIFT:inst9|TEMPout[4] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 26.16 % ) " "Info: Total cell delay = 2.104 ns ( 26.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.938 ns ( 73.84 % ) " "Info: Total interconnect delay = 5.938 ns ( 73.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { VOLTS[1] ADD_SUB_BIT:inst11|Add0~6 ADD_SUB_BIT:inst11|Add0~10 ADD_SUB_BIT:inst11|Add0~14 ADD_SUB_BIT:inst11|Add0~17 MUX:inst7|Dout[4]~3 SHIFT:inst9|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { VOLTS[1] {} VOLTS[1]~combout {} ADD_SUB_BIT:inst11|Add0~6 {} ADD_SUB_BIT:inst11|Add0~10 {} ADD_SUB_BIT:inst11|Add0~14 {} ADD_SUB_BIT:inst11|Add0~17 {} MUX:inst7|Dout[4]~3 {} SHIFT:inst9|TEMPout[4] {} } { 0.000ns 0.000ns 4.212ns 0.000ns 0.000ns 0.000ns 0.759ns 0.967ns } { 0.000ns 0.827ns 0.545ns 0.035ns 0.035ns 0.125ns 0.228ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.468 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 44 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns SHIFT:inst9\|TEMPout\[4\] 3 REG LCFF_X2_Y9_N31 3 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X2_Y9_N31; Fanout = 3; REG Node = 'SHIFT:inst9\|TEMPout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { CLK~clkctrl SHIFT:inst9|TEMPout[4] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { CLK CLK~clkctrl SHIFT:inst9|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst9|TEMPout[4] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { VOLTS[1] ADD_SUB_BIT:inst11|Add0~6 ADD_SUB_BIT:inst11|Add0~10 ADD_SUB_BIT:inst11|Add0~14 ADD_SUB_BIT:inst11|Add0~17 MUX:inst7|Dout[4]~3 SHIFT:inst9|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { VOLTS[1] {} VOLTS[1]~combout {} ADD_SUB_BIT:inst11|Add0~6 {} ADD_SUB_BIT:inst11|Add0~10 {} ADD_SUB_BIT:inst11|Add0~14 {} ADD_SUB_BIT:inst11|Add0~17 {} MUX:inst7|Dout[4]~3 {} SHIFT:inst9|TEMPout[4] {} } { 0.000ns 0.000ns 4.212ns 0.000ns 0.000ns 0.000ns 0.759ns 0.967ns } { 0.000ns 0.827ns 0.545ns 0.035ns 0.035ns 0.125ns 0.228ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { CLK CLK~clkctrl SHIFT:inst9|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst9|TEMPout[4] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK STOREDVALUE\[6\] SHIFT:inst8\|TEMPout\[4\] 9.110 ns register " "Info: tco from clock \"CLK\" to destination pin \"STOREDVALUE\[6\]\" through register \"SHIFT:inst8\|TEMPout\[4\]\" is 9.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.464 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 44 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns SHIFT:inst8\|TEMPout\[4\] 3 REG LCFF_X2_Y8_N27 4 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X2_Y8_N27; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { CLK~clkctrl SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[4] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.552 ns + Longest register pin " "Info: + Longest register to pin delay is 6.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SHIFT:inst8\|TEMPout\[4\] 1 REG LCFF_X2_Y8_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y8_N27; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.272 ns) 0.756 ns COMPAR:inst4\|Equal0~0DUPLICATE 2 COMB LCCOMB_X1_Y8_N26 9 " "Info: 2: + IC(0.484 ns) + CELL(0.272 ns) = 0.756 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 9; COMB Node = 'COMPAR:inst4\|Equal0~0DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { SHIFT:inst8|TEMPout[4] COMPAR:inst4|Equal0~0DUPLICATE } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.272 ns) 1.630 ns MUX:inst6\|Dout\[2\]~5 3 COMB LCCOMB_X2_Y9_N4 3 " "Info: 3: + IC(0.602 ns) + CELL(0.272 ns) = 1.630 ns; Loc. = LCCOMB_X2_Y9_N4; Fanout = 3; COMB Node = 'MUX:inst6\|Dout\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { COMPAR:inst4|Equal0~0DUPLICATE MUX:inst6|Dout[2]~5 } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.309 ns) 2.476 ns ADD_SUB:inst1\|Add0~15 4 COMB LCCOMB_X1_Y8_N6 2 " "Info: 4: + IC(0.537 ns) + CELL(0.309 ns) = 2.476 ns; Loc. = LCCOMB_X1_Y8_N6; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { MUX:inst6|Dout[2]~5 ADD_SUB:inst1|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.511 ns ADD_SUB:inst1\|Add0~19 5 COMB LCCOMB_X1_Y8_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.511 ns; Loc. = LCCOMB_X1_Y8_N8; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~15 ADD_SUB:inst1|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.546 ns ADD_SUB:inst1\|Add0~23 6 COMB LCCOMB_X1_Y8_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.546 ns; Loc. = LCCOMB_X1_Y8_N10; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.581 ns ADD_SUB:inst1\|Add0~27 7 COMB LCCOMB_X1_Y8_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.581 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.706 ns ADD_SUB:inst1\|Add0~30 8 COMB LCCOMB_X1_Y8_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 2.706 ns; Loc. = LCCOMB_X1_Y8_N14; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(2.134 ns) 6.552 ns STOREDVALUE\[6\] 9 PIN PIN_H19 0 " "Info: 9: + IC(1.712 ns) + CELL(2.134 ns) = 6.552 ns; Loc. = PIN_H19; Fanout = 0; PIN Node = 'STOREDVALUE\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.846 ns" { ADD_SUB:inst1|Add0~30 STOREDVALUE[6] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 72 1760 1936 88 "STOREDVALUE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.217 ns ( 49.10 % ) " "Info: Total cell delay = 3.217 ns ( 49.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.335 ns ( 50.90 % ) " "Info: Total interconnect delay = 3.335 ns ( 50.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.552 ns" { SHIFT:inst8|TEMPout[4] COMPAR:inst4|Equal0~0DUPLICATE MUX:inst6|Dout[2]~5 ADD_SUB:inst1|Add0~15 ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~30 STOREDVALUE[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.552 ns" { SHIFT:inst8|TEMPout[4] {} COMPAR:inst4|Equal0~0DUPLICATE {} MUX:inst6|Dout[2]~5 {} ADD_SUB:inst1|Add0~15 {} ADD_SUB:inst1|Add0~19 {} ADD_SUB:inst1|Add0~23 {} ADD_SUB:inst1|Add0~27 {} ADD_SUB:inst1|Add0~30 {} STOREDVALUE[6] {} } { 0.000ns 0.484ns 0.602ns 0.537ns 0.000ns 0.000ns 0.000ns 0.000ns 1.712ns } { 0.000ns 0.272ns 0.272ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[4] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.552 ns" { SHIFT:inst8|TEMPout[4] COMPAR:inst4|Equal0~0DUPLICATE MUX:inst6|Dout[2]~5 ADD_SUB:inst1|Add0~15 ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~30 STOREDVALUE[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.552 ns" { SHIFT:inst8|TEMPout[4] {} COMPAR:inst4|Equal0~0DUPLICATE {} MUX:inst6|Dout[2]~5 {} ADD_SUB:inst1|Add0~15 {} ADD_SUB:inst1|Add0~19 {} ADD_SUB:inst1|Add0~23 {} ADD_SUB:inst1|Add0~27 {} ADD_SUB:inst1|Add0~30 {} STOREDVALUE[6] {} } { 0.000ns 0.484ns 0.602ns 0.537ns 0.000ns 0.000ns 0.000ns 0.000ns 1.712ns } { 0.000ns 0.272ns 0.272ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "VOLTS\[0\] MAGNITUDE\[0\] 11.350 ns Longest " "Info: Longest tpd from source pin \"VOLTS\[0\]\" to destination pin \"MAGNITUDE\[0\]\" is 11.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns VOLTS\[0\] 1 PIN PIN_W15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W15; Fanout = 4; PIN Node = 'VOLTS\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VOLTS[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 0 -208 -40 16 "VOLTS\[7..0\]" "" } { -24 544 593 -8 "VOLTS\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.249 ns) + CELL(0.371 ns) 5.457 ns ADD_SUB_BIT:inst11\|Add0~1 2 COMB LCCOMB_X1_Y7_N16 2 " "Info: 2: + IC(4.249 ns) + CELL(0.371 ns) = 5.457 ns; Loc. = LCCOMB_X1_Y7_N16; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.620 ns" { VOLTS[0] ADD_SUB_BIT:inst11|Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.228 ns) 6.502 ns MUX:inst7\|Dout\[0\]~7 3 COMB LCCOMB_X2_Y8_N4 2 " "Info: 3: + IC(0.817 ns) + CELL(0.228 ns) = 6.502 ns; Loc. = LCCOMB_X2_Y8_N4; Fanout = 2; COMB Node = 'MUX:inst7\|Dout\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { ADD_SUB_BIT:inst11|Add0~1 MUX:inst7|Dout[0]~7 } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(2.144 ns) 11.350 ns MAGNITUDE\[0\] 4 PIN PIN_P3 0 " "Info: 4: + IC(2.704 ns) + CELL(2.144 ns) = 11.350 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'MAGNITUDE\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { MUX:inst7|Dout[0]~7 MAGNITUDE[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { -96 1736 1912 -80 "MAGNITUDE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.580 ns ( 31.54 % ) " "Info: Total cell delay = 3.580 ns ( 31.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.770 ns ( 68.46 % ) " "Info: Total interconnect delay = 7.770 ns ( 68.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.350 ns" { VOLTS[0] ADD_SUB_BIT:inst11|Add0~1 MUX:inst7|Dout[0]~7 MAGNITUDE[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.350 ns" { VOLTS[0] {} VOLTS[0]~combout {} ADD_SUB_BIT:inst11|Add0~1 {} MUX:inst7|Dout[0]~7 {} MAGNITUDE[0] {} } { 0.000ns 0.000ns 4.249ns 0.817ns 2.704ns } { 0.000ns 0.837ns 0.371ns 0.228ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SHIFT:inst8\|TEMPout\[5\] VOLTS\[5\] CLK -2.780 ns register " "Info: th for register \"SHIFT:inst8\|TEMPout\[5\]\" (data pin = \"VOLTS\[5\]\", clock pin = \"CLK\") is -2.780 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.464 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 44 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns SHIFT:inst8\|TEMPout\[5\] 3 REG LCFF_X2_Y8_N13 4 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X2_Y8_N13; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { CLK~clkctrl SHIFT:inst8|TEMPout[5] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[5] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.393 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns VOLTS\[5\] 1 PIN PIN_P16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P16; Fanout = 3; PIN Node = 'VOLTS\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VOLTS[5] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 0 -208 -40 16 "VOLTS\[7..0\]" "" } { -24 544 593 -8 "VOLTS\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.490 ns) + CELL(0.228 ns) 4.508 ns MUX:inst7\|Dout\[5\]~2 2 COMB LCCOMB_X1_Y7_N4 3 " "Info: 2: + IC(3.490 ns) + CELL(0.228 ns) = 4.508 ns; Loc. = LCCOMB_X1_Y7_N4; Fanout = 3; COMB Node = 'MUX:inst7\|Dout\[5\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { VOLTS[5] MUX:inst7|Dout[5]~2 } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.309 ns) 5.393 ns SHIFT:inst8\|TEMPout\[5\] 3 REG LCFF_X2_Y8_N13 4 " "Info: 3: + IC(0.576 ns) + CELL(0.309 ns) = 5.393 ns; Loc. = LCFF_X2_Y8_N13; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { MUX:inst7|Dout[5]~2 SHIFT:inst8|TEMPout[5] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.327 ns ( 24.61 % ) " "Info: Total cell delay = 1.327 ns ( 24.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.066 ns ( 75.39 % ) " "Info: Total interconnect delay = 4.066 ns ( 75.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.393 ns" { VOLTS[5] MUX:inst7|Dout[5]~2 SHIFT:inst8|TEMPout[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.393 ns" { VOLTS[5] {} VOLTS[5]~combout {} MUX:inst7|Dout[5]~2 {} SHIFT:inst8|TEMPout[5] {} } { 0.000ns 0.000ns 3.490ns 0.576ns } { 0.000ns 0.790ns 0.228ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[5] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.393 ns" { VOLTS[5] MUX:inst7|Dout[5]~2 SHIFT:inst8|TEMPout[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.393 ns" { VOLTS[5] {} VOLTS[5]~combout {} MUX:inst7|Dout[5]~2 {} SHIFT:inst8|TEMPout[5] {} } { 0.000ns 0.000ns 3.490ns 0.576ns } { 0.000ns 0.790ns 0.228ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 02:42:09 2016 " "Info: Processing ended: Wed May 04 02:42:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
