
*** Running vivado
    with args -log FlatEncryption.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FlatEncryption.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source FlatEncryption.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ProgramData/MATLAB/SupportPackages/R2020b/toolbox/hdlverifier/supportpackages/fpgadebug_xilinx/+hdlverifier/+fpga/+vivado'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top FlatEncryption -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 698.859 ; gain = 178.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FlatEncryption' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FlatEncryption' (1#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 762.777 ; gain = 241.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 762.777 ; gain = 241.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 762.777 ; gain = 241.934
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 879.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FlatEncryption 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'current_sm_state_reg[3]' (FD) to 'current_sm_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'current_sm_state_reg[1]' (FD) to 'current_sm_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'current_sm_state_reg[2]' (FD) to 'current_sm_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'current_sm_state_reg[0]' (FD) to 'current_sm_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'current_sm_state_reg[7]' (FD) to 'current_sm_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'current_sm_state_reg[6]' (FD) to 'current_sm_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'current_sm_state_reg[5]' (FD) to 'current_sm_state_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\current_sm_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'key_reg[64]' (FDE) to 'key_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[0] )
INFO: [Synth 8-3886] merging instance 'key_reg[65]' (FDE) to 'key_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[1] )
INFO: [Synth 8-3886] merging instance 'key_reg[66]' (FDE) to 'key_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[2] )
INFO: [Synth 8-3886] merging instance 'key_reg[67]' (FDE) to 'key_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[3] )
INFO: [Synth 8-3886] merging instance 'key_reg[68]' (FDE) to 'key_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[4] )
INFO: [Synth 8-3886] merging instance 'key_reg[69]' (FDE) to 'key_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[5] )
INFO: [Synth 8-3886] merging instance 'key_reg[70]' (FDE) to 'key_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[6] )
INFO: [Synth 8-3886] merging instance 'key_reg[71]' (FDE) to 'key_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[7] )
INFO: [Synth 8-3886] merging instance 'key_reg[72]' (FDE) to 'key_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[8] )
INFO: [Synth 8-3886] merging instance 'key_reg[73]' (FDE) to 'key_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[9] )
INFO: [Synth 8-3886] merging instance 'key_reg[74]' (FDE) to 'key_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[10] )
INFO: [Synth 8-3886] merging instance 'key_reg[75]' (FDE) to 'key_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[11] )
INFO: [Synth 8-3886] merging instance 'key_reg[76]' (FDE) to 'key_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[12] )
INFO: [Synth 8-3886] merging instance 'key_reg[77]' (FDE) to 'key_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[13] )
INFO: [Synth 8-3886] merging instance 'key_reg[78]' (FDE) to 'key_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[14] )
INFO: [Synth 8-3886] merging instance 'key_reg[79]' (FDE) to 'key_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[15] )
INFO: [Synth 8-3886] merging instance 'key_reg[80]' (FDE) to 'key_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[16] )
INFO: [Synth 8-3886] merging instance 'key_reg[81]' (FDE) to 'key_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[17] )
INFO: [Synth 8-3886] merging instance 'key_reg[82]' (FDE) to 'key_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[18] )
INFO: [Synth 8-3886] merging instance 'key_reg[83]' (FDE) to 'key_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[19] )
INFO: [Synth 8-3886] merging instance 'key_reg[84]' (FDE) to 'key_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[20] )
INFO: [Synth 8-3886] merging instance 'key_reg[85]' (FDE) to 'key_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[21] )
INFO: [Synth 8-3886] merging instance 'key_reg[86]' (FDE) to 'key_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[22] )
INFO: [Synth 8-3886] merging instance 'key_reg[87]' (FDE) to 'key_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[23] )
INFO: [Synth 8-3886] merging instance 'key_reg[88]' (FDE) to 'key_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[24] )
INFO: [Synth 8-3886] merging instance 'key_reg[89]' (FDE) to 'key_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[25] )
INFO: [Synth 8-3886] merging instance 'key_reg[90]' (FDE) to 'key_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[26] )
INFO: [Synth 8-3886] merging instance 'key_reg[91]' (FDE) to 'key_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[27] )
INFO: [Synth 8-3886] merging instance 'key_reg[92]' (FDE) to 'key_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[28] )
INFO: [Synth 8-3886] merging instance 'key_reg[93]' (FDE) to 'key_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[29] )
INFO: [Synth 8-3886] merging instance 'key_reg[94]' (FDE) to 'key_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[30] )
INFO: [Synth 8-3886] merging instance 'key_reg[95]' (FDE) to 'key_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[31] )
INFO: [Synth 8-3886] merging instance 'key_reg[96]' (FDE) to 'key_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[32] )
INFO: [Synth 8-3886] merging instance 'key_reg[97]' (FDE) to 'key_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[33] )
INFO: [Synth 8-3886] merging instance 'key_reg[98]' (FDE) to 'key_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[34] )
INFO: [Synth 8-3886] merging instance 'key_reg[99]' (FDE) to 'key_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[35] )
INFO: [Synth 8-3886] merging instance 'key_reg[100]' (FDE) to 'key_reg[36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[36] )
INFO: [Synth 8-3886] merging instance 'key_reg[101]' (FDE) to 'key_reg[37]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[37] )
INFO: [Synth 8-3886] merging instance 'key_reg[102]' (FDE) to 'key_reg[38]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[38] )
INFO: [Synth 8-3886] merging instance 'key_reg[103]' (FDE) to 'key_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[39] )
INFO: [Synth 8-3886] merging instance 'key_reg[104]' (FDE) to 'key_reg[40]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[40] )
INFO: [Synth 8-3886] merging instance 'key_reg[105]' (FDE) to 'key_reg[41]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[41] )
INFO: [Synth 8-3886] merging instance 'key_reg[106]' (FDE) to 'key_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[42] )
INFO: [Synth 8-3886] merging instance 'key_reg[107]' (FDE) to 'key_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[43] )
INFO: [Synth 8-3886] merging instance 'key_reg[108]' (FDE) to 'key_reg[44]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[44] )
INFO: [Synth 8-3886] merging instance 'key_reg[109]' (FDE) to 'key_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[45] )
INFO: [Synth 8-3886] merging instance 'key_reg[110]' (FDE) to 'key_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[46] )
INFO: [Synth 8-3886] merging instance 'key_reg[111]' (FDE) to 'key_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[47] )
INFO: [Synth 8-3886] merging instance 'key_reg[112]' (FDE) to 'key_reg[48]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[48] )
INFO: [Synth 8-3886] merging instance 'key_reg[113]' (FDE) to 'key_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[49] )
INFO: [Synth 8-3886] merging instance 'key_reg[114]' (FDE) to 'key_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[50] )
INFO: [Synth 8-3886] merging instance 'key_reg[115]' (FDE) to 'key_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[51] )
INFO: [Synth 8-3886] merging instance 'key_reg[116]' (FDE) to 'key_reg[52]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[52] )
INFO: [Synth 8-3886] merging instance 'key_reg[117]' (FDE) to 'key_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[53] )
INFO: [Synth 8-3886] merging instance 'key_reg[118]' (FDE) to 'key_reg[54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[54] )
INFO: [Synth 8-3886] merging instance 'key_reg[119]' (FDE) to 'key_reg[55]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[55] )
INFO: [Synth 8-3886] merging instance 'key_reg[120]' (FDE) to 'key_reg[56]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[56] )
INFO: [Synth 8-3886] merging instance 'key_reg[121]' (FDE) to 'key_reg[57]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[57] )
INFO: [Synth 8-3886] merging instance 'key_reg[122]' (FDE) to 'key_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[58] )
INFO: [Synth 8-3886] merging instance 'key_reg[123]' (FDE) to 'key_reg[59]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[59] )
INFO: [Synth 8-3886] merging instance 'key_reg[124]' (FDE) to 'key_reg[60]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[60] )
INFO: [Synth 8-3886] merging instance 'key_reg[125]' (FDE) to 'key_reg[61]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[61] )
INFO: [Synth 8-3886] merging instance 'key_reg[126]' (FDE) to 'key_reg[62]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[62] )
INFO: [Synth 8-3886] merging instance 'key_reg[127]' (FDE) to 'key_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_stream_reg[34] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'next_sm_state_reg[0]__3/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:86]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'next_sm_state_reg[7]__6/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'next_sm_state_reg[6]__6/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'next_sm_state_reg[5]__6/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'next_sm_state_reg[4]__6/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'next_sm_state_reg[3]__6/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'next_sm_state_reg[2]__6/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'next_sm_state_reg[1]__6/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'out_instruction_reg[7]__2/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'out_instruction_reg[6]__2/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'out_instruction_reg[5]__2/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'out_instruction_reg[4]__2/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'out_instruction_reg[3]__2/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'out_instruction_reg[2]__2/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'out_instruction_reg[1]__2/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'out_instruction_reg[0]__2/Q' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v:47]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    72|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    72|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 879.516 ; gain = 358.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 879.516 ; gain = 241.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 879.516 ; gain = 358.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 0 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 890.715 ; gain = 600.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/AESencryption.runs/synth_1/FlatEncryption.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FlatEncryption_utilization_synth.rpt -pb FlatEncryption_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 31 15:45:06 2020...
