
PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000325c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08003314  08003314  00004314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033f0  080033f0  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  080033f0  080033f0  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080033f0  080033f0  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033f0  080033f0  000043f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080033f4  080033f4  000043f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080033f8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2000000c  08003404  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08003404  0000510c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f0a2  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fa4  00000000  00000000  000140d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d40  00000000  00000000  00016080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a76  00000000  00000000  00016dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000154cd  00000000  00000000  00017836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010594  00000000  00000000  0002cd03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ab8f  00000000  00000000  0003d297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7e26  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ff8  00000000  00000000  000c7e6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000cae64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080032fc 	.word	0x080032fc

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080032fc 	.word	0x080032fc

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f0:	f000 fabc 	bl	800096c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003f4:	f000 f812 	bl	800041c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003f8:	f000 f956 	bl	80006a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80003fc:	f000 f906 	bl	800060c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000400:	f000 f856 	bl	80004b0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIMEx_PWMN_Start(&htim1, PWM_Pin);
 8000404:	2380      	movs	r3, #128	@ 0x80
 8000406:	005a      	lsls	r2, r3, #1
 8000408:	4b03      	ldr	r3, [pc, #12]	@ (8000418 <main+0x2c>)
 800040a:	0011      	movs	r1, r2
 800040c:	0018      	movs	r0, r3
 800040e:	f002 f83b 	bl	8002488 <HAL_TIMEx_PWMN_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	e7fd      	b.n	8000412 <main+0x26>
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	20000028 	.word	0x20000028

0800041c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800041c:	b590      	push	{r4, r7, lr}
 800041e:	b093      	sub	sp, #76	@ 0x4c
 8000420:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000422:	2414      	movs	r4, #20
 8000424:	193b      	adds	r3, r7, r4
 8000426:	0018      	movs	r0, r3
 8000428:	2334      	movs	r3, #52	@ 0x34
 800042a:	001a      	movs	r2, r3
 800042c:	2100      	movs	r1, #0
 800042e:	f002 ff39 	bl	80032a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000432:	1d3b      	adds	r3, r7, #4
 8000434:	0018      	movs	r0, r3
 8000436:	2310      	movs	r3, #16
 8000438:	001a      	movs	r2, r3
 800043a:	2100      	movs	r1, #0
 800043c:	f002 ff32 	bl	80032a4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000440:	2380      	movs	r3, #128	@ 0x80
 8000442:	009b      	lsls	r3, r3, #2
 8000444:	0018      	movs	r0, r3
 8000446:	f000 fd45 	bl	8000ed4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800044a:	193b      	adds	r3, r7, r4
 800044c:	2202      	movs	r2, #2
 800044e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000450:	193b      	adds	r3, r7, r4
 8000452:	2280      	movs	r2, #128	@ 0x80
 8000454:	0052      	lsls	r2, r2, #1
 8000456:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000458:	193b      	adds	r3, r7, r4
 800045a:	2200      	movs	r2, #0
 800045c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800045e:	193b      	adds	r3, r7, r4
 8000460:	2240      	movs	r2, #64	@ 0x40
 8000462:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000464:	193b      	adds	r3, r7, r4
 8000466:	2200      	movs	r2, #0
 8000468:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800046a:	193b      	adds	r3, r7, r4
 800046c:	0018      	movs	r0, r3
 800046e:	f000 fd7d 	bl	8000f6c <HAL_RCC_OscConfig>
 8000472:	1e03      	subs	r3, r0, #0
 8000474:	d001      	beq.n	800047a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000476:	f000 f945 	bl	8000704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800047a:	1d3b      	adds	r3, r7, #4
 800047c:	2207      	movs	r2, #7
 800047e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000480:	1d3b      	adds	r3, r7, #4
 8000482:	2200      	movs	r2, #0
 8000484:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000486:	1d3b      	adds	r3, r7, #4
 8000488:	2280      	movs	r2, #128	@ 0x80
 800048a:	0112      	lsls	r2, r2, #4
 800048c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800048e:	1d3b      	adds	r3, r7, #4
 8000490:	2200      	movs	r2, #0
 8000492:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000494:	1d3b      	adds	r3, r7, #4
 8000496:	2100      	movs	r1, #0
 8000498:	0018      	movs	r0, r3
 800049a:	f001 f877 	bl	800158c <HAL_RCC_ClockConfig>
 800049e:	1e03      	subs	r3, r0, #0
 80004a0:	d001      	beq.n	80004a6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80004a2:	f000 f92f 	bl	8000704 <Error_Handler>
  }
}
 80004a6:	46c0      	nop			@ (mov r8, r8)
 80004a8:	46bd      	mov	sp, r7
 80004aa:	b013      	add	sp, #76	@ 0x4c
 80004ac:	bd90      	pop	{r4, r7, pc}
	...

080004b0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b098      	sub	sp, #96	@ 0x60
 80004b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004b6:	2354      	movs	r3, #84	@ 0x54
 80004b8:	18fb      	adds	r3, r7, r3
 80004ba:	0018      	movs	r0, r3
 80004bc:	230c      	movs	r3, #12
 80004be:	001a      	movs	r2, r3
 80004c0:	2100      	movs	r1, #0
 80004c2:	f002 feef 	bl	80032a4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004c6:	2338      	movs	r3, #56	@ 0x38
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	0018      	movs	r0, r3
 80004cc:	231c      	movs	r3, #28
 80004ce:	001a      	movs	r2, r3
 80004d0:	2100      	movs	r1, #0
 80004d2:	f002 fee7 	bl	80032a4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80004d6:	1d3b      	adds	r3, r7, #4
 80004d8:	0018      	movs	r0, r3
 80004da:	2334      	movs	r3, #52	@ 0x34
 80004dc:	001a      	movs	r2, r3
 80004de:	2100      	movs	r1, #0
 80004e0:	f002 fee0 	bl	80032a4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80004e4:	4b45      	ldr	r3, [pc, #276]	@ (80005fc <MX_TIM1_Init+0x14c>)
 80004e6:	4a46      	ldr	r2, [pc, #280]	@ (8000600 <MX_TIM1_Init+0x150>)
 80004e8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 127;
 80004ea:	4b44      	ldr	r3, [pc, #272]	@ (80005fc <MX_TIM1_Init+0x14c>)
 80004ec:	227f      	movs	r2, #127	@ 0x7f
 80004ee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004f0:	4b42      	ldr	r3, [pc, #264]	@ (80005fc <MX_TIM1_Init+0x14c>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62500;
 80004f6:	4b41      	ldr	r3, [pc, #260]	@ (80005fc <MX_TIM1_Init+0x14c>)
 80004f8:	4a42      	ldr	r2, [pc, #264]	@ (8000604 <MX_TIM1_Init+0x154>)
 80004fa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004fc:	4b3f      	ldr	r3, [pc, #252]	@ (80005fc <MX_TIM1_Init+0x14c>)
 80004fe:	2200      	movs	r2, #0
 8000500:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000502:	4b3e      	ldr	r3, [pc, #248]	@ (80005fc <MX_TIM1_Init+0x14c>)
 8000504:	2200      	movs	r2, #0
 8000506:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000508:	4b3c      	ldr	r3, [pc, #240]	@ (80005fc <MX_TIM1_Init+0x14c>)
 800050a:	2200      	movs	r2, #0
 800050c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800050e:	4b3b      	ldr	r3, [pc, #236]	@ (80005fc <MX_TIM1_Init+0x14c>)
 8000510:	0018      	movs	r0, r3
 8000512:	f001 fb19 	bl	8001b48 <HAL_TIM_PWM_Init>
 8000516:	1e03      	subs	r3, r0, #0
 8000518:	d001      	beq.n	800051e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800051a:	f000 f8f3 	bl	8000704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800051e:	2154      	movs	r1, #84	@ 0x54
 8000520:	187b      	adds	r3, r7, r1
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000526:	187b      	adds	r3, r7, r1
 8000528:	2200      	movs	r2, #0
 800052a:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800052c:	187b      	adds	r3, r7, r1
 800052e:	2200      	movs	r2, #0
 8000530:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000532:	187a      	adds	r2, r7, r1
 8000534:	4b31      	ldr	r3, [pc, #196]	@ (80005fc <MX_TIM1_Init+0x14c>)
 8000536:	0011      	movs	r1, r2
 8000538:	0018      	movs	r0, r3
 800053a:	f002 f843 	bl	80025c4 <HAL_TIMEx_MasterConfigSynchronization>
 800053e:	1e03      	subs	r3, r0, #0
 8000540:	d001      	beq.n	8000546 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000542:	f000 f8df 	bl	8000704 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000546:	2138      	movs	r1, #56	@ 0x38
 8000548:	187b      	adds	r3, r7, r1
 800054a:	2260      	movs	r2, #96	@ 0x60
 800054c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 31250;
 800054e:	187b      	adds	r3, r7, r1
 8000550:	4a2d      	ldr	r2, [pc, #180]	@ (8000608 <MX_TIM1_Init+0x158>)
 8000552:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000554:	187b      	adds	r3, r7, r1
 8000556:	2200      	movs	r2, #0
 8000558:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800055a:	187b      	adds	r3, r7, r1
 800055c:	2200      	movs	r2, #0
 800055e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000560:	187b      	adds	r3, r7, r1
 8000562:	2200      	movs	r2, #0
 8000564:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000566:	187b      	adds	r3, r7, r1
 8000568:	2200      	movs	r2, #0
 800056a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800056c:	187b      	adds	r3, r7, r1
 800056e:	2200      	movs	r2, #0
 8000570:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000572:	1879      	adds	r1, r7, r1
 8000574:	4b21      	ldr	r3, [pc, #132]	@ (80005fc <MX_TIM1_Init+0x14c>)
 8000576:	2200      	movs	r2, #0
 8000578:	0018      	movs	r0, r3
 800057a:	f001 fb3d 	bl	8001bf8 <HAL_TIM_PWM_ConfigChannel>
 800057e:	1e03      	subs	r3, r0, #0
 8000580:	d001      	beq.n	8000586 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8000582:	f000 f8bf 	bl	8000704 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000586:	1d3b      	adds	r3, r7, #4
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800058c:	1d3b      	adds	r3, r7, #4
 800058e:	2200      	movs	r2, #0
 8000590:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	2200      	movs	r2, #0
 8000596:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000598:	1d3b      	adds	r3, r7, #4
 800059a:	2200      	movs	r2, #0
 800059c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	2200      	movs	r2, #0
 80005a2:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2280      	movs	r2, #128	@ 0x80
 80005a8:	0192      	lsls	r2, r2, #6
 80005aa:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	2200      	movs	r2, #0
 80005b0:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80005b2:	1d3b      	adds	r3, r7, #4
 80005b4:	2200      	movs	r2, #0
 80005b6:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80005b8:	1d3b      	adds	r3, r7, #4
 80005ba:	2200      	movs	r2, #0
 80005bc:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	2280      	movs	r2, #128	@ 0x80
 80005c2:	0492      	lsls	r2, r2, #18
 80005c4:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	2200      	movs	r2, #0
 80005ca:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	2200      	movs	r2, #0
 80005d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	2200      	movs	r2, #0
 80005d6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80005d8:	1d3a      	adds	r2, r7, #4
 80005da:	4b08      	ldr	r3, [pc, #32]	@ (80005fc <MX_TIM1_Init+0x14c>)
 80005dc:	0011      	movs	r1, r2
 80005de:	0018      	movs	r0, r3
 80005e0:	f002 f858 	bl	8002694 <HAL_TIMEx_ConfigBreakDeadTime>
 80005e4:	1e03      	subs	r3, r0, #0
 80005e6:	d001      	beq.n	80005ec <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 80005e8:	f000 f88c 	bl	8000704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80005ec:	4b03      	ldr	r3, [pc, #12]	@ (80005fc <MX_TIM1_Init+0x14c>)
 80005ee:	0018      	movs	r0, r3
 80005f0:	f000 f8d6 	bl	80007a0 <HAL_TIM_MspPostInit>

}
 80005f4:	46c0      	nop			@ (mov r8, r8)
 80005f6:	46bd      	mov	sp, r7
 80005f8:	b018      	add	sp, #96	@ 0x60
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000028 	.word	0x20000028
 8000600:	40012c00 	.word	0x40012c00
 8000604:	0000f424 	.word	0x0000f424
 8000608:	00007a12 	.word	0x00007a12

0800060c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000610:	4b23      	ldr	r3, [pc, #140]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 8000612:	4a24      	ldr	r2, [pc, #144]	@ (80006a4 <MX_USART2_UART_Init+0x98>)
 8000614:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000616:	4b22      	ldr	r3, [pc, #136]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 8000618:	22e1      	movs	r2, #225	@ 0xe1
 800061a:	0252      	lsls	r2, r2, #9
 800061c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_7B;
 800061e:	4b20      	ldr	r3, [pc, #128]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 8000620:	2280      	movs	r2, #128	@ 0x80
 8000622:	0552      	lsls	r2, r2, #21
 8000624:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000626:	4b1e      	ldr	r3, [pc, #120]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 8000628:	2200      	movs	r2, #0
 800062a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800062c:	4b1c      	ldr	r3, [pc, #112]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 800062e:	2200      	movs	r2, #0
 8000630:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000632:	4b1b      	ldr	r3, [pc, #108]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 8000634:	220c      	movs	r2, #12
 8000636:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000638:	4b19      	ldr	r3, [pc, #100]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 800063a:	2200      	movs	r2, #0
 800063c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800063e:	4b18      	ldr	r3, [pc, #96]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 8000640:	2200      	movs	r2, #0
 8000642:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000644:	4b16      	ldr	r3, [pc, #88]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 8000646:	2200      	movs	r2, #0
 8000648:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800064a:	4b15      	ldr	r3, [pc, #84]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 800064c:	2200      	movs	r2, #0
 800064e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000650:	4b13      	ldr	r3, [pc, #76]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 8000652:	2200      	movs	r2, #0
 8000654:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000656:	4b12      	ldr	r3, [pc, #72]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 8000658:	0018      	movs	r0, r3
 800065a:	f002 f8db 	bl	8002814 <HAL_UART_Init>
 800065e:	1e03      	subs	r3, r0, #0
 8000660:	d001      	beq.n	8000666 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000662:	f000 f84f 	bl	8000704 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000666:	4b0e      	ldr	r3, [pc, #56]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 8000668:	2100      	movs	r1, #0
 800066a:	0018      	movs	r0, r3
 800066c:	f002 fd3a 	bl	80030e4 <HAL_UARTEx_SetTxFifoThreshold>
 8000670:	1e03      	subs	r3, r0, #0
 8000672:	d001      	beq.n	8000678 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000674:	f000 f846 	bl	8000704 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000678:	4b09      	ldr	r3, [pc, #36]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 800067a:	2100      	movs	r1, #0
 800067c:	0018      	movs	r0, r3
 800067e:	f002 fd71 	bl	8003164 <HAL_UARTEx_SetRxFifoThreshold>
 8000682:	1e03      	subs	r3, r0, #0
 8000684:	d001      	beq.n	800068a <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000686:	f000 f83d 	bl	8000704 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800068a:	4b05      	ldr	r3, [pc, #20]	@ (80006a0 <MX_USART2_UART_Init+0x94>)
 800068c:	0018      	movs	r0, r3
 800068e:	f002 fcef 	bl	8003070 <HAL_UARTEx_DisableFifoMode>
 8000692:	1e03      	subs	r3, r0, #0
 8000694:	d001      	beq.n	800069a <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000696:	f000 f835 	bl	8000704 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800069a:	46c0      	nop			@ (mov r8, r8)
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	20000074 	.word	0x20000074
 80006a4:	40004400 	.word	0x40004400

080006a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ae:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <MX_GPIO_Init+0x58>)
 80006b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006b2:	4b13      	ldr	r3, [pc, #76]	@ (8000700 <MX_GPIO_Init+0x58>)
 80006b4:	2104      	movs	r1, #4
 80006b6:	430a      	orrs	r2, r1
 80006b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80006ba:	4b11      	ldr	r3, [pc, #68]	@ (8000700 <MX_GPIO_Init+0x58>)
 80006bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006be:	2204      	movs	r2, #4
 80006c0:	4013      	ands	r3, r2
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <MX_GPIO_Init+0x58>)
 80006c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000700 <MX_GPIO_Init+0x58>)
 80006cc:	2120      	movs	r1, #32
 80006ce:	430a      	orrs	r2, r1
 80006d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80006d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000700 <MX_GPIO_Init+0x58>)
 80006d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006d6:	2220      	movs	r2, #32
 80006d8:	4013      	ands	r3, r2
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	4b08      	ldr	r3, [pc, #32]	@ (8000700 <MX_GPIO_Init+0x58>)
 80006e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006e2:	4b07      	ldr	r3, [pc, #28]	@ (8000700 <MX_GPIO_Init+0x58>)
 80006e4:	2101      	movs	r1, #1
 80006e6:	430a      	orrs	r2, r1
 80006e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80006ea:	4b05      	ldr	r3, [pc, #20]	@ (8000700 <MX_GPIO_Init+0x58>)
 80006ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006ee:	2201      	movs	r2, #1
 80006f0:	4013      	ands	r3, r2
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006f6:	46c0      	nop			@ (mov r8, r8)
 80006f8:	46bd      	mov	sp, r7
 80006fa:	b004      	add	sp, #16
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	46c0      	nop			@ (mov r8, r8)
 8000700:	40021000 	.word	0x40021000

08000704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000708:	b672      	cpsid	i
}
 800070a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800070c:	46c0      	nop			@ (mov r8, r8)
 800070e:	e7fd      	b.n	800070c <Error_Handler+0x8>

08000710 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000716:	4b11      	ldr	r3, [pc, #68]	@ (800075c <HAL_MspInit+0x4c>)
 8000718:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800071a:	4b10      	ldr	r3, [pc, #64]	@ (800075c <HAL_MspInit+0x4c>)
 800071c:	2101      	movs	r1, #1
 800071e:	430a      	orrs	r2, r1
 8000720:	641a      	str	r2, [r3, #64]	@ 0x40
 8000722:	4b0e      	ldr	r3, [pc, #56]	@ (800075c <HAL_MspInit+0x4c>)
 8000724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000726:	2201      	movs	r2, #1
 8000728:	4013      	ands	r3, r2
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800072e:	4b0b      	ldr	r3, [pc, #44]	@ (800075c <HAL_MspInit+0x4c>)
 8000730:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000732:	4b0a      	ldr	r3, [pc, #40]	@ (800075c <HAL_MspInit+0x4c>)
 8000734:	2180      	movs	r1, #128	@ 0x80
 8000736:	0549      	lsls	r1, r1, #21
 8000738:	430a      	orrs	r2, r1
 800073a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800073c:	4b07      	ldr	r3, [pc, #28]	@ (800075c <HAL_MspInit+0x4c>)
 800073e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000740:	2380      	movs	r3, #128	@ 0x80
 8000742:	055b      	lsls	r3, r3, #21
 8000744:	4013      	ands	r3, r2
 8000746:	603b      	str	r3, [r7, #0]
 8000748:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800074a:	23c0      	movs	r3, #192	@ 0xc0
 800074c:	00db      	lsls	r3, r3, #3
 800074e:	0018      	movs	r0, r3
 8000750:	f000 f992 	bl	8000a78 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000754:	46c0      	nop			@ (mov r8, r8)
 8000756:	46bd      	mov	sp, r7
 8000758:	b002      	add	sp, #8
 800075a:	bd80      	pop	{r7, pc}
 800075c:	40021000 	.word	0x40021000

08000760 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a0a      	ldr	r2, [pc, #40]	@ (8000798 <HAL_TIM_PWM_MspInit+0x38>)
 800076e:	4293      	cmp	r3, r2
 8000770:	d10d      	bne.n	800078e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000772:	4b0a      	ldr	r3, [pc, #40]	@ (800079c <HAL_TIM_PWM_MspInit+0x3c>)
 8000774:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000776:	4b09      	ldr	r3, [pc, #36]	@ (800079c <HAL_TIM_PWM_MspInit+0x3c>)
 8000778:	2180      	movs	r1, #128	@ 0x80
 800077a:	0109      	lsls	r1, r1, #4
 800077c:	430a      	orrs	r2, r1
 800077e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <HAL_TIM_PWM_MspInit+0x3c>)
 8000782:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000784:	2380      	movs	r3, #128	@ 0x80
 8000786:	011b      	lsls	r3, r3, #4
 8000788:	4013      	ands	r3, r2
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800078e:	46c0      	nop			@ (mov r8, r8)
 8000790:	46bd      	mov	sp, r7
 8000792:	b004      	add	sp, #16
 8000794:	bd80      	pop	{r7, pc}
 8000796:	46c0      	nop			@ (mov r8, r8)
 8000798:	40012c00 	.word	0x40012c00
 800079c:	40021000 	.word	0x40021000

080007a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80007a0:	b590      	push	{r4, r7, lr}
 80007a2:	b089      	sub	sp, #36	@ 0x24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	240c      	movs	r4, #12
 80007aa:	193b      	adds	r3, r7, r4
 80007ac:	0018      	movs	r0, r3
 80007ae:	2314      	movs	r3, #20
 80007b0:	001a      	movs	r2, r3
 80007b2:	2100      	movs	r1, #0
 80007b4:	f002 fd76 	bl	80032a4 <memset>
  if(htim->Instance==TIM1)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a15      	ldr	r2, [pc, #84]	@ (8000814 <HAL_TIM_MspPostInit+0x74>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d123      	bne.n	800080a <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <HAL_TIM_MspPostInit+0x78>)
 80007c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007c6:	4b14      	ldr	r3, [pc, #80]	@ (8000818 <HAL_TIM_MspPostInit+0x78>)
 80007c8:	2101      	movs	r1, #1
 80007ca:	430a      	orrs	r2, r1
 80007cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80007ce:	4b12      	ldr	r3, [pc, #72]	@ (8000818 <HAL_TIM_MspPostInit+0x78>)
 80007d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007d2:	2201      	movs	r2, #1
 80007d4:	4013      	ands	r3, r2
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 80007da:	193b      	adds	r3, r7, r4
 80007dc:	2280      	movs	r2, #128	@ 0x80
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e2:	0021      	movs	r1, r4
 80007e4:	187b      	adds	r3, r7, r1
 80007e6:	2202      	movs	r2, #2
 80007e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	2202      	movs	r2, #2
 80007fa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 80007fc:	187a      	adds	r2, r7, r1
 80007fe:	23a0      	movs	r3, #160	@ 0xa0
 8000800:	05db      	lsls	r3, r3, #23
 8000802:	0011      	movs	r1, r2
 8000804:	0018      	movs	r0, r3
 8000806:	f000 fa01 	bl	8000c0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	46bd      	mov	sp, r7
 800080e:	b009      	add	sp, #36	@ 0x24
 8000810:	bd90      	pop	{r4, r7, pc}
 8000812:	46c0      	nop			@ (mov r8, r8)
 8000814:	40012c00 	.word	0x40012c00
 8000818:	40021000 	.word	0x40021000

0800081c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800081c:	b590      	push	{r4, r7, lr}
 800081e:	b091      	sub	sp, #68	@ 0x44
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000824:	232c      	movs	r3, #44	@ 0x2c
 8000826:	18fb      	adds	r3, r7, r3
 8000828:	0018      	movs	r0, r3
 800082a:	2314      	movs	r3, #20
 800082c:	001a      	movs	r2, r3
 800082e:	2100      	movs	r1, #0
 8000830:	f002 fd38 	bl	80032a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000834:	2410      	movs	r4, #16
 8000836:	193b      	adds	r3, r7, r4
 8000838:	0018      	movs	r0, r3
 800083a:	231c      	movs	r3, #28
 800083c:	001a      	movs	r2, r3
 800083e:	2100      	movs	r1, #0
 8000840:	f002 fd30 	bl	80032a4 <memset>
  if(huart->Instance==USART2)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a22      	ldr	r2, [pc, #136]	@ (80008d4 <HAL_UART_MspInit+0xb8>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d13e      	bne.n	80008cc <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800084e:	193b      	adds	r3, r7, r4
 8000850:	2202      	movs	r2, #2
 8000852:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000854:	193b      	adds	r3, r7, r4
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800085a:	193b      	adds	r3, r7, r4
 800085c:	0018      	movs	r0, r3
 800085e:	f001 f83f 	bl	80018e0 <HAL_RCCEx_PeriphCLKConfig>
 8000862:	1e03      	subs	r3, r0, #0
 8000864:	d001      	beq.n	800086a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000866:	f7ff ff4d 	bl	8000704 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800086a:	4b1b      	ldr	r3, [pc, #108]	@ (80008d8 <HAL_UART_MspInit+0xbc>)
 800086c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800086e:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <HAL_UART_MspInit+0xbc>)
 8000870:	2180      	movs	r1, #128	@ 0x80
 8000872:	0289      	lsls	r1, r1, #10
 8000874:	430a      	orrs	r2, r1
 8000876:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000878:	4b17      	ldr	r3, [pc, #92]	@ (80008d8 <HAL_UART_MspInit+0xbc>)
 800087a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800087c:	2380      	movs	r3, #128	@ 0x80
 800087e:	029b      	lsls	r3, r3, #10
 8000880:	4013      	ands	r3, r2
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000886:	4b14      	ldr	r3, [pc, #80]	@ (80008d8 <HAL_UART_MspInit+0xbc>)
 8000888:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800088a:	4b13      	ldr	r3, [pc, #76]	@ (80008d8 <HAL_UART_MspInit+0xbc>)
 800088c:	2101      	movs	r1, #1
 800088e:	430a      	orrs	r2, r1
 8000890:	635a      	str	r2, [r3, #52]	@ 0x34
 8000892:	4b11      	ldr	r3, [pc, #68]	@ (80008d8 <HAL_UART_MspInit+0xbc>)
 8000894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000896:	2201      	movs	r2, #1
 8000898:	4013      	ands	r3, r2
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800089e:	212c      	movs	r1, #44	@ 0x2c
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	220c      	movs	r2, #12
 80008a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2202      	movs	r2, #2
 80008aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	2201      	movs	r2, #1
 80008b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	2200      	movs	r2, #0
 80008b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	2201      	movs	r2, #1
 80008bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	187a      	adds	r2, r7, r1
 80008c0:	23a0      	movs	r3, #160	@ 0xa0
 80008c2:	05db      	lsls	r3, r3, #23
 80008c4:	0011      	movs	r1, r2
 80008c6:	0018      	movs	r0, r3
 80008c8:	f000 f9a0 	bl	8000c0c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008cc:	46c0      	nop			@ (mov r8, r8)
 80008ce:	46bd      	mov	sp, r7
 80008d0:	b011      	add	sp, #68	@ 0x44
 80008d2:	bd90      	pop	{r4, r7, pc}
 80008d4:	40004400 	.word	0x40004400
 80008d8:	40021000 	.word	0x40021000

080008dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008e0:	46c0      	nop			@ (mov r8, r8)
 80008e2:	e7fd      	b.n	80008e0 <NMI_Handler+0x4>

080008e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008e8:	46c0      	nop			@ (mov r8, r8)
 80008ea:	e7fd      	b.n	80008e8 <HardFault_Handler+0x4>

080008ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008f0:	46c0      	nop			@ (mov r8, r8)
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008fa:	46c0      	nop			@ (mov r8, r8)
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000904:	f000 f89c 	bl	8000a40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000908:	46c0      	nop			@ (mov r8, r8)
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800090e:	b580      	push	{r7, lr}
 8000910:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000912:	46c0      	nop			@ (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}

08000918 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000918:	480d      	ldr	r0, [pc, #52]	@ (8000950 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800091a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800091c:	f7ff fff7 	bl	800090e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000920:	480c      	ldr	r0, [pc, #48]	@ (8000954 <LoopForever+0x6>)
  ldr r1, =_edata
 8000922:	490d      	ldr	r1, [pc, #52]	@ (8000958 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000924:	4a0d      	ldr	r2, [pc, #52]	@ (800095c <LoopForever+0xe>)
  movs r3, #0
 8000926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000928:	e002      	b.n	8000930 <LoopCopyDataInit>

0800092a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800092a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800092c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800092e:	3304      	adds	r3, #4

08000930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000934:	d3f9      	bcc.n	800092a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000936:	4a0a      	ldr	r2, [pc, #40]	@ (8000960 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000938:	4c0a      	ldr	r4, [pc, #40]	@ (8000964 <LoopForever+0x16>)
  movs r3, #0
 800093a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800093c:	e001      	b.n	8000942 <LoopFillZerobss>

0800093e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800093e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000940:	3204      	adds	r2, #4

08000942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000944:	d3fb      	bcc.n	800093e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000946:	f002 fcb5 	bl	80032b4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800094a:	f7ff fd4f 	bl	80003ec <main>

0800094e <LoopForever>:

LoopForever:
  b LoopForever
 800094e:	e7fe      	b.n	800094e <LoopForever>
  ldr   r0, =_estack
 8000950:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000954:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000958:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800095c:	080033f8 	.word	0x080033f8
  ldr r2, =_sbss
 8000960:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000964:	2000010c 	.word	0x2000010c

08000968 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000968:	e7fe      	b.n	8000968 <ADC1_IRQHandler>
	...

0800096c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000972:	1dfb      	adds	r3, r7, #7
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000978:	4b0b      	ldr	r3, [pc, #44]	@ (80009a8 <HAL_Init+0x3c>)
 800097a:	681a      	ldr	r2, [r3, #0]
 800097c:	4b0a      	ldr	r3, [pc, #40]	@ (80009a8 <HAL_Init+0x3c>)
 800097e:	2180      	movs	r1, #128	@ 0x80
 8000980:	0049      	lsls	r1, r1, #1
 8000982:	430a      	orrs	r2, r1
 8000984:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000986:	2000      	movs	r0, #0
 8000988:	f000 f810 	bl	80009ac <HAL_InitTick>
 800098c:	1e03      	subs	r3, r0, #0
 800098e:	d003      	beq.n	8000998 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000990:	1dfb      	adds	r3, r7, #7
 8000992:	2201      	movs	r2, #1
 8000994:	701a      	strb	r2, [r3, #0]
 8000996:	e001      	b.n	800099c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000998:	f7ff feba 	bl	8000710 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800099c:	1dfb      	adds	r3, r7, #7
 800099e:	781b      	ldrb	r3, [r3, #0]
}
 80009a0:	0018      	movs	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	b002      	add	sp, #8
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40022000 	.word	0x40022000

080009ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009ac:	b590      	push	{r4, r7, lr}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80009b4:	230f      	movs	r3, #15
 80009b6:	18fb      	adds	r3, r7, r3
 80009b8:	2200      	movs	r2, #0
 80009ba:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80009bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000a34 <HAL_InitTick+0x88>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d02b      	beq.n	8000a1c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80009c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a38 <HAL_InitTick+0x8c>)
 80009c6:	681c      	ldr	r4, [r3, #0]
 80009c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a34 <HAL_InitTick+0x88>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	0019      	movs	r1, r3
 80009ce:	23fa      	movs	r3, #250	@ 0xfa
 80009d0:	0098      	lsls	r0, r3, #2
 80009d2:	f7ff fb95 	bl	8000100 <__udivsi3>
 80009d6:	0003      	movs	r3, r0
 80009d8:	0019      	movs	r1, r3
 80009da:	0020      	movs	r0, r4
 80009dc:	f7ff fb90 	bl	8000100 <__udivsi3>
 80009e0:	0003      	movs	r3, r0
 80009e2:	0018      	movs	r0, r3
 80009e4:	f000 f905 	bl	8000bf2 <HAL_SYSTICK_Config>
 80009e8:	1e03      	subs	r3, r0, #0
 80009ea:	d112      	bne.n	8000a12 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	2b03      	cmp	r3, #3
 80009f0:	d80a      	bhi.n	8000a08 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009f2:	6879      	ldr	r1, [r7, #4]
 80009f4:	2301      	movs	r3, #1
 80009f6:	425b      	negs	r3, r3
 80009f8:	2200      	movs	r2, #0
 80009fa:	0018      	movs	r0, r3
 80009fc:	f000 f8e4 	bl	8000bc8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a00:	4b0e      	ldr	r3, [pc, #56]	@ (8000a3c <HAL_InitTick+0x90>)
 8000a02:	687a      	ldr	r2, [r7, #4]
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	e00d      	b.n	8000a24 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000a08:	230f      	movs	r3, #15
 8000a0a:	18fb      	adds	r3, r7, r3
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	701a      	strb	r2, [r3, #0]
 8000a10:	e008      	b.n	8000a24 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a12:	230f      	movs	r3, #15
 8000a14:	18fb      	adds	r3, r7, r3
 8000a16:	2201      	movs	r2, #1
 8000a18:	701a      	strb	r2, [r3, #0]
 8000a1a:	e003      	b.n	8000a24 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a1c:	230f      	movs	r3, #15
 8000a1e:	18fb      	adds	r3, r7, r3
 8000a20:	2201      	movs	r2, #1
 8000a22:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000a24:	230f      	movs	r3, #15
 8000a26:	18fb      	adds	r3, r7, r3
 8000a28:	781b      	ldrb	r3, [r3, #0]
}
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	b005      	add	sp, #20
 8000a30:	bd90      	pop	{r4, r7, pc}
 8000a32:	46c0      	nop			@ (mov r8, r8)
 8000a34:	20000008 	.word	0x20000008
 8000a38:	20000000 	.word	0x20000000
 8000a3c:	20000004 	.word	0x20000004

08000a40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a44:	4b05      	ldr	r3, [pc, #20]	@ (8000a5c <HAL_IncTick+0x1c>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	001a      	movs	r2, r3
 8000a4a:	4b05      	ldr	r3, [pc, #20]	@ (8000a60 <HAL_IncTick+0x20>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	18d2      	adds	r2, r2, r3
 8000a50:	4b03      	ldr	r3, [pc, #12]	@ (8000a60 <HAL_IncTick+0x20>)
 8000a52:	601a      	str	r2, [r3, #0]
}
 8000a54:	46c0      	nop			@ (mov r8, r8)
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	20000008 	.word	0x20000008
 8000a60:	20000108 	.word	0x20000108

08000a64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  return uwTick;
 8000a68:	4b02      	ldr	r3, [pc, #8]	@ (8000a74 <HAL_GetTick+0x10>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
}
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	46c0      	nop			@ (mov r8, r8)
 8000a74:	20000108 	.word	0x20000108

08000a78 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000a80:	4b06      	ldr	r3, [pc, #24]	@ (8000a9c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a06      	ldr	r2, [pc, #24]	@ (8000aa0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000a86:	4013      	ands	r3, r2
 8000a88:	0019      	movs	r1, r3
 8000a8a:	4b04      	ldr	r3, [pc, #16]	@ (8000a9c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	430a      	orrs	r2, r1
 8000a90:	601a      	str	r2, [r3, #0]
}
 8000a92:	46c0      	nop			@ (mov r8, r8)
 8000a94:	46bd      	mov	sp, r7
 8000a96:	b002      	add	sp, #8
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	46c0      	nop			@ (mov r8, r8)
 8000a9c:	40010000 	.word	0x40010000
 8000aa0:	fffff9ff 	.word	0xfffff9ff

08000aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000aa4:	b590      	push	{r4, r7, lr}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	0002      	movs	r2, r0
 8000aac:	6039      	str	r1, [r7, #0]
 8000aae:	1dfb      	adds	r3, r7, #7
 8000ab0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ab2:	1dfb      	adds	r3, r7, #7
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ab8:	d828      	bhi.n	8000b0c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aba:	4a2f      	ldr	r2, [pc, #188]	@ (8000b78 <__NVIC_SetPriority+0xd4>)
 8000abc:	1dfb      	adds	r3, r7, #7
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	b25b      	sxtb	r3, r3
 8000ac2:	089b      	lsrs	r3, r3, #2
 8000ac4:	33c0      	adds	r3, #192	@ 0xc0
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	589b      	ldr	r3, [r3, r2]
 8000aca:	1dfa      	adds	r2, r7, #7
 8000acc:	7812      	ldrb	r2, [r2, #0]
 8000ace:	0011      	movs	r1, r2
 8000ad0:	2203      	movs	r2, #3
 8000ad2:	400a      	ands	r2, r1
 8000ad4:	00d2      	lsls	r2, r2, #3
 8000ad6:	21ff      	movs	r1, #255	@ 0xff
 8000ad8:	4091      	lsls	r1, r2
 8000ada:	000a      	movs	r2, r1
 8000adc:	43d2      	mvns	r2, r2
 8000ade:	401a      	ands	r2, r3
 8000ae0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	019b      	lsls	r3, r3, #6
 8000ae6:	22ff      	movs	r2, #255	@ 0xff
 8000ae8:	401a      	ands	r2, r3
 8000aea:	1dfb      	adds	r3, r7, #7
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	0018      	movs	r0, r3
 8000af0:	2303      	movs	r3, #3
 8000af2:	4003      	ands	r3, r0
 8000af4:	00db      	lsls	r3, r3, #3
 8000af6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000af8:	481f      	ldr	r0, [pc, #124]	@ (8000b78 <__NVIC_SetPriority+0xd4>)
 8000afa:	1dfb      	adds	r3, r7, #7
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	b25b      	sxtb	r3, r3
 8000b00:	089b      	lsrs	r3, r3, #2
 8000b02:	430a      	orrs	r2, r1
 8000b04:	33c0      	adds	r3, #192	@ 0xc0
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b0a:	e031      	b.n	8000b70 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8000b7c <__NVIC_SetPriority+0xd8>)
 8000b0e:	1dfb      	adds	r3, r7, #7
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	0019      	movs	r1, r3
 8000b14:	230f      	movs	r3, #15
 8000b16:	400b      	ands	r3, r1
 8000b18:	3b08      	subs	r3, #8
 8000b1a:	089b      	lsrs	r3, r3, #2
 8000b1c:	3306      	adds	r3, #6
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	18d3      	adds	r3, r2, r3
 8000b22:	3304      	adds	r3, #4
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	1dfa      	adds	r2, r7, #7
 8000b28:	7812      	ldrb	r2, [r2, #0]
 8000b2a:	0011      	movs	r1, r2
 8000b2c:	2203      	movs	r2, #3
 8000b2e:	400a      	ands	r2, r1
 8000b30:	00d2      	lsls	r2, r2, #3
 8000b32:	21ff      	movs	r1, #255	@ 0xff
 8000b34:	4091      	lsls	r1, r2
 8000b36:	000a      	movs	r2, r1
 8000b38:	43d2      	mvns	r2, r2
 8000b3a:	401a      	ands	r2, r3
 8000b3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	019b      	lsls	r3, r3, #6
 8000b42:	22ff      	movs	r2, #255	@ 0xff
 8000b44:	401a      	ands	r2, r3
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	4003      	ands	r3, r0
 8000b50:	00db      	lsls	r3, r3, #3
 8000b52:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b54:	4809      	ldr	r0, [pc, #36]	@ (8000b7c <__NVIC_SetPriority+0xd8>)
 8000b56:	1dfb      	adds	r3, r7, #7
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	001c      	movs	r4, r3
 8000b5c:	230f      	movs	r3, #15
 8000b5e:	4023      	ands	r3, r4
 8000b60:	3b08      	subs	r3, #8
 8000b62:	089b      	lsrs	r3, r3, #2
 8000b64:	430a      	orrs	r2, r1
 8000b66:	3306      	adds	r3, #6
 8000b68:	009b      	lsls	r3, r3, #2
 8000b6a:	18c3      	adds	r3, r0, r3
 8000b6c:	3304      	adds	r3, #4
 8000b6e:	601a      	str	r2, [r3, #0]
}
 8000b70:	46c0      	nop			@ (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b003      	add	sp, #12
 8000b76:	bd90      	pop	{r4, r7, pc}
 8000b78:	e000e100 	.word	0xe000e100
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	1e5a      	subs	r2, r3, #1
 8000b8c:	2380      	movs	r3, #128	@ 0x80
 8000b8e:	045b      	lsls	r3, r3, #17
 8000b90:	429a      	cmp	r2, r3
 8000b92:	d301      	bcc.n	8000b98 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b94:	2301      	movs	r3, #1
 8000b96:	e010      	b.n	8000bba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b98:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc4 <SysTick_Config+0x44>)
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	3a01      	subs	r2, #1
 8000b9e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	425b      	negs	r3, r3
 8000ba4:	2103      	movs	r1, #3
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f7ff ff7c 	bl	8000aa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bac:	4b05      	ldr	r3, [pc, #20]	@ (8000bc4 <SysTick_Config+0x44>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bb2:	4b04      	ldr	r3, [pc, #16]	@ (8000bc4 <SysTick_Config+0x44>)
 8000bb4:	2207      	movs	r2, #7
 8000bb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bb8:	2300      	movs	r3, #0
}
 8000bba:	0018      	movs	r0, r3
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	b002      	add	sp, #8
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	46c0      	nop			@ (mov r8, r8)
 8000bc4:	e000e010 	.word	0xe000e010

08000bc8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60b9      	str	r1, [r7, #8]
 8000bd0:	607a      	str	r2, [r7, #4]
 8000bd2:	210f      	movs	r1, #15
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	1c02      	adds	r2, r0, #0
 8000bd8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000bda:	68ba      	ldr	r2, [r7, #8]
 8000bdc:	187b      	adds	r3, r7, r1
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	b25b      	sxtb	r3, r3
 8000be2:	0011      	movs	r1, r2
 8000be4:	0018      	movs	r0, r3
 8000be6:	f7ff ff5d 	bl	8000aa4 <__NVIC_SetPriority>
}
 8000bea:	46c0      	nop			@ (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b004      	add	sp, #16
 8000bf0:	bd80      	pop	{r7, pc}

08000bf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b082      	sub	sp, #8
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f7ff ffbf 	bl	8000b80 <SysTick_Config>
 8000c02:	0003      	movs	r3, r0
}
 8000c04:	0018      	movs	r0, r3
 8000c06:	46bd      	mov	sp, r7
 8000c08:	b002      	add	sp, #8
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c1a:	e147      	b.n	8000eac <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2101      	movs	r1, #1
 8000c22:	697a      	ldr	r2, [r7, #20]
 8000c24:	4091      	lsls	r1, r2
 8000c26:	000a      	movs	r2, r1
 8000c28:	4013      	ands	r3, r2
 8000c2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d100      	bne.n	8000c34 <HAL_GPIO_Init+0x28>
 8000c32:	e138      	b.n	8000ea6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	2203      	movs	r2, #3
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d005      	beq.n	8000c4c <HAL_GPIO_Init+0x40>
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	2203      	movs	r2, #3
 8000c46:	4013      	ands	r3, r2
 8000c48:	2b02      	cmp	r3, #2
 8000c4a:	d130      	bne.n	8000cae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	2203      	movs	r2, #3
 8000c58:	409a      	lsls	r2, r3
 8000c5a:	0013      	movs	r3, r2
 8000c5c:	43da      	mvns	r2, r3
 8000c5e:	693b      	ldr	r3, [r7, #16]
 8000c60:	4013      	ands	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	68da      	ldr	r2, [r3, #12]
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	409a      	lsls	r2, r3
 8000c6e:	0013      	movs	r3, r2
 8000c70:	693a      	ldr	r2, [r7, #16]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	693a      	ldr	r2, [r7, #16]
 8000c7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c82:	2201      	movs	r2, #1
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	409a      	lsls	r2, r3
 8000c88:	0013      	movs	r3, r2
 8000c8a:	43da      	mvns	r2, r3
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	4013      	ands	r3, r2
 8000c90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	091b      	lsrs	r3, r3, #4
 8000c98:	2201      	movs	r2, #1
 8000c9a:	401a      	ands	r2, r3
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	409a      	lsls	r2, r3
 8000ca0:	0013      	movs	r3, r2
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	2203      	movs	r2, #3
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	2b03      	cmp	r3, #3
 8000cb8:	d017      	beq.n	8000cea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	68db      	ldr	r3, [r3, #12]
 8000cbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	005b      	lsls	r3, r3, #1
 8000cc4:	2203      	movs	r2, #3
 8000cc6:	409a      	lsls	r2, r3
 8000cc8:	0013      	movs	r3, r2
 8000cca:	43da      	mvns	r2, r3
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	4013      	ands	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	689a      	ldr	r2, [r3, #8]
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	409a      	lsls	r2, r3
 8000cdc:	0013      	movs	r3, r2
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2203      	movs	r2, #3
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	2b02      	cmp	r3, #2
 8000cf4:	d123      	bne.n	8000d3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	08da      	lsrs	r2, r3, #3
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	3208      	adds	r2, #8
 8000cfe:	0092      	lsls	r2, r2, #2
 8000d00:	58d3      	ldr	r3, [r2, r3]
 8000d02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	2207      	movs	r2, #7
 8000d08:	4013      	ands	r3, r2
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	220f      	movs	r2, #15
 8000d0e:	409a      	lsls	r2, r3
 8000d10:	0013      	movs	r3, r2
 8000d12:	43da      	mvns	r2, r3
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	4013      	ands	r3, r2
 8000d18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	691a      	ldr	r2, [r3, #16]
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	2107      	movs	r1, #7
 8000d22:	400b      	ands	r3, r1
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	409a      	lsls	r2, r3
 8000d28:	0013      	movs	r3, r2
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	08da      	lsrs	r2, r3, #3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3208      	adds	r2, #8
 8000d38:	0092      	lsls	r2, r2, #2
 8000d3a:	6939      	ldr	r1, [r7, #16]
 8000d3c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	2203      	movs	r2, #3
 8000d4a:	409a      	lsls	r2, r3
 8000d4c:	0013      	movs	r3, r2
 8000d4e:	43da      	mvns	r2, r3
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	4013      	ands	r3, r2
 8000d54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	2203      	movs	r2, #3
 8000d5c:	401a      	ands	r2, r3
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	005b      	lsls	r3, r3, #1
 8000d62:	409a      	lsls	r2, r3
 8000d64:	0013      	movs	r3, r2
 8000d66:	693a      	ldr	r2, [r7, #16]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	685a      	ldr	r2, [r3, #4]
 8000d76:	23c0      	movs	r3, #192	@ 0xc0
 8000d78:	029b      	lsls	r3, r3, #10
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	d100      	bne.n	8000d80 <HAL_GPIO_Init+0x174>
 8000d7e:	e092      	b.n	8000ea6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000d80:	4a50      	ldr	r2, [pc, #320]	@ (8000ec4 <HAL_GPIO_Init+0x2b8>)
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	089b      	lsrs	r3, r3, #2
 8000d86:	3318      	adds	r3, #24
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	589b      	ldr	r3, [r3, r2]
 8000d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	2203      	movs	r2, #3
 8000d92:	4013      	ands	r3, r2
 8000d94:	00db      	lsls	r3, r3, #3
 8000d96:	220f      	movs	r2, #15
 8000d98:	409a      	lsls	r2, r3
 8000d9a:	0013      	movs	r3, r2
 8000d9c:	43da      	mvns	r2, r3
 8000d9e:	693b      	ldr	r3, [r7, #16]
 8000da0:	4013      	ands	r3, r2
 8000da2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000da4:	687a      	ldr	r2, [r7, #4]
 8000da6:	23a0      	movs	r3, #160	@ 0xa0
 8000da8:	05db      	lsls	r3, r3, #23
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d013      	beq.n	8000dd6 <HAL_GPIO_Init+0x1ca>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4a45      	ldr	r2, [pc, #276]	@ (8000ec8 <HAL_GPIO_Init+0x2bc>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d00d      	beq.n	8000dd2 <HAL_GPIO_Init+0x1c6>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a44      	ldr	r2, [pc, #272]	@ (8000ecc <HAL_GPIO_Init+0x2c0>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d007      	beq.n	8000dce <HAL_GPIO_Init+0x1c2>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4a43      	ldr	r2, [pc, #268]	@ (8000ed0 <HAL_GPIO_Init+0x2c4>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d101      	bne.n	8000dca <HAL_GPIO_Init+0x1be>
 8000dc6:	2303      	movs	r3, #3
 8000dc8:	e006      	b.n	8000dd8 <HAL_GPIO_Init+0x1cc>
 8000dca:	2305      	movs	r3, #5
 8000dcc:	e004      	b.n	8000dd8 <HAL_GPIO_Init+0x1cc>
 8000dce:	2302      	movs	r3, #2
 8000dd0:	e002      	b.n	8000dd8 <HAL_GPIO_Init+0x1cc>
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e000      	b.n	8000dd8 <HAL_GPIO_Init+0x1cc>
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	697a      	ldr	r2, [r7, #20]
 8000dda:	2103      	movs	r1, #3
 8000ddc:	400a      	ands	r2, r1
 8000dde:	00d2      	lsls	r2, r2, #3
 8000de0:	4093      	lsls	r3, r2
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	4313      	orrs	r3, r2
 8000de6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000de8:	4936      	ldr	r1, [pc, #216]	@ (8000ec4 <HAL_GPIO_Init+0x2b8>)
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	089b      	lsrs	r3, r3, #2
 8000dee:	3318      	adds	r3, #24
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000df6:	4b33      	ldr	r3, [pc, #204]	@ (8000ec4 <HAL_GPIO_Init+0x2b8>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	43da      	mvns	r2, r3
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	4013      	ands	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685a      	ldr	r2, [r3, #4]
 8000e0a:	2380      	movs	r3, #128	@ 0x80
 8000e0c:	035b      	lsls	r3, r3, #13
 8000e0e:	4013      	ands	r3, r2
 8000e10:	d003      	beq.n	8000e1a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	4313      	orrs	r3, r2
 8000e18:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ec4 <HAL_GPIO_Init+0x2b8>)
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000e20:	4b28      	ldr	r3, [pc, #160]	@ (8000ec4 <HAL_GPIO_Init+0x2b8>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	43da      	mvns	r2, r3
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685a      	ldr	r2, [r3, #4]
 8000e34:	2380      	movs	r3, #128	@ 0x80
 8000e36:	039b      	lsls	r3, r3, #14
 8000e38:	4013      	ands	r3, r2
 8000e3a:	d003      	beq.n	8000e44 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	4313      	orrs	r3, r2
 8000e42:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e44:	4b1f      	ldr	r3, [pc, #124]	@ (8000ec4 <HAL_GPIO_Init+0x2b8>)
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000e4a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ec4 <HAL_GPIO_Init+0x2b8>)
 8000e4c:	2384      	movs	r3, #132	@ 0x84
 8000e4e:	58d3      	ldr	r3, [r2, r3]
 8000e50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	43da      	mvns	r2, r3
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685a      	ldr	r2, [r3, #4]
 8000e60:	2380      	movs	r3, #128	@ 0x80
 8000e62:	029b      	lsls	r3, r3, #10
 8000e64:	4013      	ands	r3, r2
 8000e66:	d003      	beq.n	8000e70 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000e68:	693a      	ldr	r2, [r7, #16]
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e70:	4914      	ldr	r1, [pc, #80]	@ (8000ec4 <HAL_GPIO_Init+0x2b8>)
 8000e72:	2284      	movs	r2, #132	@ 0x84
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000e78:	4a12      	ldr	r2, [pc, #72]	@ (8000ec4 <HAL_GPIO_Init+0x2b8>)
 8000e7a:	2380      	movs	r3, #128	@ 0x80
 8000e7c:	58d3      	ldr	r3, [r2, r3]
 8000e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	43da      	mvns	r2, r3
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	4013      	ands	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685a      	ldr	r2, [r3, #4]
 8000e8e:	2380      	movs	r3, #128	@ 0x80
 8000e90:	025b      	lsls	r3, r3, #9
 8000e92:	4013      	ands	r3, r2
 8000e94:	d003      	beq.n	8000e9e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e9e:	4909      	ldr	r1, [pc, #36]	@ (8000ec4 <HAL_GPIO_Init+0x2b8>)
 8000ea0:	2280      	movs	r2, #128	@ 0x80
 8000ea2:	693b      	ldr	r3, [r7, #16]
 8000ea4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	40da      	lsrs	r2, r3
 8000eb4:	1e13      	subs	r3, r2, #0
 8000eb6:	d000      	beq.n	8000eba <HAL_GPIO_Init+0x2ae>
 8000eb8:	e6b0      	b.n	8000c1c <HAL_GPIO_Init+0x10>
  }
}
 8000eba:	46c0      	nop			@ (mov r8, r8)
 8000ebc:	46c0      	nop			@ (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b006      	add	sp, #24
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	40021800 	.word	0x40021800
 8000ec8:	50000400 	.word	0x50000400
 8000ecc:	50000800 	.word	0x50000800
 8000ed0:	50000c00 	.word	0x50000c00

08000ed4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000edc:	4b19      	ldr	r3, [pc, #100]	@ (8000f44 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a19      	ldr	r2, [pc, #100]	@ (8000f48 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	0019      	movs	r1, r3
 8000ee6:	4b17      	ldr	r3, [pc, #92]	@ (8000f44 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	430a      	orrs	r2, r1
 8000eec:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	2380      	movs	r3, #128	@ 0x80
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d11f      	bne.n	8000f38 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000ef8:	4b14      	ldr	r3, [pc, #80]	@ (8000f4c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	0013      	movs	r3, r2
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	189b      	adds	r3, r3, r2
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	4912      	ldr	r1, [pc, #72]	@ (8000f50 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000f06:	0018      	movs	r0, r3
 8000f08:	f7ff f8fa 	bl	8000100 <__udivsi3>
 8000f0c:	0003      	movs	r3, r0
 8000f0e:	3301      	adds	r3, #1
 8000f10:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f12:	e008      	b.n	8000f26 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d003      	beq.n	8000f22 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	e001      	b.n	8000f26 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000f22:	2303      	movs	r3, #3
 8000f24:	e009      	b.n	8000f3a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f26:	4b07      	ldr	r3, [pc, #28]	@ (8000f44 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f28:	695a      	ldr	r2, [r3, #20]
 8000f2a:	2380      	movs	r3, #128	@ 0x80
 8000f2c:	00db      	lsls	r3, r3, #3
 8000f2e:	401a      	ands	r2, r3
 8000f30:	2380      	movs	r3, #128	@ 0x80
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d0ed      	beq.n	8000f14 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000f38:	2300      	movs	r3, #0
}
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	b004      	add	sp, #16
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	46c0      	nop			@ (mov r8, r8)
 8000f44:	40007000 	.word	0x40007000
 8000f48:	fffff9ff 	.word	0xfffff9ff
 8000f4c:	20000000 	.word	0x20000000
 8000f50:	000f4240 	.word	0x000f4240

08000f54 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000f58:	4b03      	ldr	r3, [pc, #12]	@ (8000f68 <LL_RCC_GetAPB1Prescaler+0x14>)
 8000f5a:	689a      	ldr	r2, [r3, #8]
 8000f5c:	23e0      	movs	r3, #224	@ 0xe0
 8000f5e:	01db      	lsls	r3, r3, #7
 8000f60:	4013      	ands	r3, r2
}
 8000f62:	0018      	movs	r0, r3
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40021000 	.word	0x40021000

08000f6c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b088      	sub	sp, #32
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d101      	bne.n	8000f7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e2f3      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2201      	movs	r2, #1
 8000f84:	4013      	ands	r3, r2
 8000f86:	d100      	bne.n	8000f8a <HAL_RCC_OscConfig+0x1e>
 8000f88:	e07c      	b.n	8001084 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f8a:	4bc3      	ldr	r3, [pc, #780]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	2238      	movs	r2, #56	@ 0x38
 8000f90:	4013      	ands	r3, r2
 8000f92:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f94:	4bc0      	ldr	r3, [pc, #768]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	2203      	movs	r2, #3
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000f9e:	69bb      	ldr	r3, [r7, #24]
 8000fa0:	2b10      	cmp	r3, #16
 8000fa2:	d102      	bne.n	8000faa <HAL_RCC_OscConfig+0x3e>
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	2b03      	cmp	r3, #3
 8000fa8:	d002      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	2b08      	cmp	r3, #8
 8000fae:	d10b      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fb0:	4bb9      	ldr	r3, [pc, #740]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	2380      	movs	r3, #128	@ 0x80
 8000fb6:	029b      	lsls	r3, r3, #10
 8000fb8:	4013      	ands	r3, r2
 8000fba:	d062      	beq.n	8001082 <HAL_RCC_OscConfig+0x116>
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d15e      	bne.n	8001082 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	e2ce      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	685a      	ldr	r2, [r3, #4]
 8000fcc:	2380      	movs	r3, #128	@ 0x80
 8000fce:	025b      	lsls	r3, r3, #9
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d107      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x78>
 8000fd4:	4bb0      	ldr	r3, [pc, #704]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4baf      	ldr	r3, [pc, #700]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8000fda:	2180      	movs	r1, #128	@ 0x80
 8000fdc:	0249      	lsls	r1, r1, #9
 8000fde:	430a      	orrs	r2, r1
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	e020      	b.n	8001026 <HAL_RCC_OscConfig+0xba>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	685a      	ldr	r2, [r3, #4]
 8000fe8:	23a0      	movs	r3, #160	@ 0xa0
 8000fea:	02db      	lsls	r3, r3, #11
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d10e      	bne.n	800100e <HAL_RCC_OscConfig+0xa2>
 8000ff0:	4ba9      	ldr	r3, [pc, #676]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	4ba8      	ldr	r3, [pc, #672]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8000ff6:	2180      	movs	r1, #128	@ 0x80
 8000ff8:	02c9      	lsls	r1, r1, #11
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	4ba6      	ldr	r3, [pc, #664]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	4ba5      	ldr	r3, [pc, #660]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001004:	2180      	movs	r1, #128	@ 0x80
 8001006:	0249      	lsls	r1, r1, #9
 8001008:	430a      	orrs	r2, r1
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	e00b      	b.n	8001026 <HAL_RCC_OscConfig+0xba>
 800100e:	4ba2      	ldr	r3, [pc, #648]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	4ba1      	ldr	r3, [pc, #644]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001014:	49a1      	ldr	r1, [pc, #644]	@ (800129c <HAL_RCC_OscConfig+0x330>)
 8001016:	400a      	ands	r2, r1
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	4b9f      	ldr	r3, [pc, #636]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	4b9e      	ldr	r3, [pc, #632]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001020:	499f      	ldr	r1, [pc, #636]	@ (80012a0 <HAL_RCC_OscConfig+0x334>)
 8001022:	400a      	ands	r2, r1
 8001024:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d014      	beq.n	8001058 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800102e:	f7ff fd19 	bl	8000a64 <HAL_GetTick>
 8001032:	0003      	movs	r3, r0
 8001034:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001036:	e008      	b.n	800104a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001038:	f7ff fd14 	bl	8000a64 <HAL_GetTick>
 800103c:	0002      	movs	r2, r0
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	2b64      	cmp	r3, #100	@ 0x64
 8001044:	d901      	bls.n	800104a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	e28d      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800104a:	4b93      	ldr	r3, [pc, #588]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	2380      	movs	r3, #128	@ 0x80
 8001050:	029b      	lsls	r3, r3, #10
 8001052:	4013      	ands	r3, r2
 8001054:	d0f0      	beq.n	8001038 <HAL_RCC_OscConfig+0xcc>
 8001056:	e015      	b.n	8001084 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001058:	f7ff fd04 	bl	8000a64 <HAL_GetTick>
 800105c:	0003      	movs	r3, r0
 800105e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001060:	e008      	b.n	8001074 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001062:	f7ff fcff 	bl	8000a64 <HAL_GetTick>
 8001066:	0002      	movs	r2, r0
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b64      	cmp	r3, #100	@ 0x64
 800106e:	d901      	bls.n	8001074 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001070:	2303      	movs	r3, #3
 8001072:	e278      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001074:	4b88      	ldr	r3, [pc, #544]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	2380      	movs	r3, #128	@ 0x80
 800107a:	029b      	lsls	r3, r3, #10
 800107c:	4013      	ands	r3, r2
 800107e:	d1f0      	bne.n	8001062 <HAL_RCC_OscConfig+0xf6>
 8001080:	e000      	b.n	8001084 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001082:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2202      	movs	r2, #2
 800108a:	4013      	ands	r3, r2
 800108c:	d100      	bne.n	8001090 <HAL_RCC_OscConfig+0x124>
 800108e:	e099      	b.n	80011c4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001090:	4b81      	ldr	r3, [pc, #516]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	2238      	movs	r2, #56	@ 0x38
 8001096:	4013      	ands	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800109a:	4b7f      	ldr	r3, [pc, #508]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	2203      	movs	r2, #3
 80010a0:	4013      	ands	r3, r2
 80010a2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80010a4:	69bb      	ldr	r3, [r7, #24]
 80010a6:	2b10      	cmp	r3, #16
 80010a8:	d102      	bne.n	80010b0 <HAL_RCC_OscConfig+0x144>
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	2b02      	cmp	r3, #2
 80010ae:	d002      	beq.n	80010b6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d135      	bne.n	8001122 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010b6:	4b78      	ldr	r3, [pc, #480]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	2380      	movs	r3, #128	@ 0x80
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	4013      	ands	r3, r2
 80010c0:	d005      	beq.n	80010ce <HAL_RCC_OscConfig+0x162>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d101      	bne.n	80010ce <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e24b      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ce:	4b72      	ldr	r3, [pc, #456]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	4a74      	ldr	r2, [pc, #464]	@ (80012a4 <HAL_RCC_OscConfig+0x338>)
 80010d4:	4013      	ands	r3, r2
 80010d6:	0019      	movs	r1, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	695b      	ldr	r3, [r3, #20]
 80010dc:	021a      	lsls	r2, r3, #8
 80010de:	4b6e      	ldr	r3, [pc, #440]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 80010e0:	430a      	orrs	r2, r1
 80010e2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010e4:	69bb      	ldr	r3, [r7, #24]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d112      	bne.n	8001110 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80010ea:	4b6b      	ldr	r3, [pc, #428]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a6e      	ldr	r2, [pc, #440]	@ (80012a8 <HAL_RCC_OscConfig+0x33c>)
 80010f0:	4013      	ands	r3, r2
 80010f2:	0019      	movs	r1, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	691a      	ldr	r2, [r3, #16]
 80010f8:	4b67      	ldr	r3, [pc, #412]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 80010fa:	430a      	orrs	r2, r1
 80010fc:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80010fe:	4b66      	ldr	r3, [pc, #408]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	0adb      	lsrs	r3, r3, #11
 8001104:	2207      	movs	r2, #7
 8001106:	4013      	ands	r3, r2
 8001108:	4a68      	ldr	r2, [pc, #416]	@ (80012ac <HAL_RCC_OscConfig+0x340>)
 800110a:	40da      	lsrs	r2, r3
 800110c:	4b68      	ldr	r3, [pc, #416]	@ (80012b0 <HAL_RCC_OscConfig+0x344>)
 800110e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001110:	4b68      	ldr	r3, [pc, #416]	@ (80012b4 <HAL_RCC_OscConfig+0x348>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	0018      	movs	r0, r3
 8001116:	f7ff fc49 	bl	80009ac <HAL_InitTick>
 800111a:	1e03      	subs	r3, r0, #0
 800111c:	d051      	beq.n	80011c2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e221      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	68db      	ldr	r3, [r3, #12]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d030      	beq.n	800118c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800112a:	4b5b      	ldr	r3, [pc, #364]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a5e      	ldr	r2, [pc, #376]	@ (80012a8 <HAL_RCC_OscConfig+0x33c>)
 8001130:	4013      	ands	r3, r2
 8001132:	0019      	movs	r1, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	691a      	ldr	r2, [r3, #16]
 8001138:	4b57      	ldr	r3, [pc, #348]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 800113a:	430a      	orrs	r2, r1
 800113c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800113e:	4b56      	ldr	r3, [pc, #344]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	4b55      	ldr	r3, [pc, #340]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001144:	2180      	movs	r1, #128	@ 0x80
 8001146:	0049      	lsls	r1, r1, #1
 8001148:	430a      	orrs	r2, r1
 800114a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800114c:	f7ff fc8a 	bl	8000a64 <HAL_GetTick>
 8001150:	0003      	movs	r3, r0
 8001152:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001154:	e008      	b.n	8001168 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001156:	f7ff fc85 	bl	8000a64 <HAL_GetTick>
 800115a:	0002      	movs	r2, r0
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	2b02      	cmp	r3, #2
 8001162:	d901      	bls.n	8001168 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	e1fe      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001168:	4b4b      	ldr	r3, [pc, #300]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	2380      	movs	r3, #128	@ 0x80
 800116e:	00db      	lsls	r3, r3, #3
 8001170:	4013      	ands	r3, r2
 8001172:	d0f0      	beq.n	8001156 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001174:	4b48      	ldr	r3, [pc, #288]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	4a4a      	ldr	r2, [pc, #296]	@ (80012a4 <HAL_RCC_OscConfig+0x338>)
 800117a:	4013      	ands	r3, r2
 800117c:	0019      	movs	r1, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	021a      	lsls	r2, r3, #8
 8001184:	4b44      	ldr	r3, [pc, #272]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001186:	430a      	orrs	r2, r1
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	e01b      	b.n	80011c4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800118c:	4b42      	ldr	r3, [pc, #264]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	4b41      	ldr	r3, [pc, #260]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001192:	4949      	ldr	r1, [pc, #292]	@ (80012b8 <HAL_RCC_OscConfig+0x34c>)
 8001194:	400a      	ands	r2, r1
 8001196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001198:	f7ff fc64 	bl	8000a64 <HAL_GetTick>
 800119c:	0003      	movs	r3, r0
 800119e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80011a0:	e008      	b.n	80011b4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011a2:	f7ff fc5f 	bl	8000a64 <HAL_GetTick>
 80011a6:	0002      	movs	r2, r0
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d901      	bls.n	80011b4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80011b0:	2303      	movs	r3, #3
 80011b2:	e1d8      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80011b4:	4b38      	ldr	r3, [pc, #224]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	2380      	movs	r3, #128	@ 0x80
 80011ba:	00db      	lsls	r3, r3, #3
 80011bc:	4013      	ands	r3, r2
 80011be:	d1f0      	bne.n	80011a2 <HAL_RCC_OscConfig+0x236>
 80011c0:	e000      	b.n	80011c4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011c2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2208      	movs	r2, #8
 80011ca:	4013      	ands	r3, r2
 80011cc:	d047      	beq.n	800125e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80011ce:	4b32      	ldr	r3, [pc, #200]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	2238      	movs	r2, #56	@ 0x38
 80011d4:	4013      	ands	r3, r2
 80011d6:	2b18      	cmp	r3, #24
 80011d8:	d10a      	bne.n	80011f0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80011da:	4b2f      	ldr	r3, [pc, #188]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 80011dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011de:	2202      	movs	r2, #2
 80011e0:	4013      	ands	r3, r2
 80011e2:	d03c      	beq.n	800125e <HAL_RCC_OscConfig+0x2f2>
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	699b      	ldr	r3, [r3, #24]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d138      	bne.n	800125e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e1ba      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	699b      	ldr	r3, [r3, #24]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d019      	beq.n	800122c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80011f8:	4b27      	ldr	r3, [pc, #156]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 80011fa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80011fc:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 80011fe:	2101      	movs	r1, #1
 8001200:	430a      	orrs	r2, r1
 8001202:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001204:	f7ff fc2e 	bl	8000a64 <HAL_GetTick>
 8001208:	0003      	movs	r3, r0
 800120a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800120c:	e008      	b.n	8001220 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800120e:	f7ff fc29 	bl	8000a64 <HAL_GetTick>
 8001212:	0002      	movs	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e1a2      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001220:	4b1d      	ldr	r3, [pc, #116]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001224:	2202      	movs	r2, #2
 8001226:	4013      	ands	r3, r2
 8001228:	d0f1      	beq.n	800120e <HAL_RCC_OscConfig+0x2a2>
 800122a:	e018      	b.n	800125e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800122c:	4b1a      	ldr	r3, [pc, #104]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 800122e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001230:	4b19      	ldr	r3, [pc, #100]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001232:	2101      	movs	r1, #1
 8001234:	438a      	bics	r2, r1
 8001236:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001238:	f7ff fc14 	bl	8000a64 <HAL_GetTick>
 800123c:	0003      	movs	r3, r0
 800123e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001240:	e008      	b.n	8001254 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001242:	f7ff fc0f 	bl	8000a64 <HAL_GetTick>
 8001246:	0002      	movs	r2, r0
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	2b02      	cmp	r3, #2
 800124e:	d901      	bls.n	8001254 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e188      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001254:	4b10      	ldr	r3, [pc, #64]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001256:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001258:	2202      	movs	r2, #2
 800125a:	4013      	ands	r3, r2
 800125c:	d1f1      	bne.n	8001242 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2204      	movs	r2, #4
 8001264:	4013      	ands	r3, r2
 8001266:	d100      	bne.n	800126a <HAL_RCC_OscConfig+0x2fe>
 8001268:	e0c6      	b.n	80013f8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800126a:	231f      	movs	r3, #31
 800126c:	18fb      	adds	r3, r7, r3
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001272:	4b09      	ldr	r3, [pc, #36]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	2238      	movs	r2, #56	@ 0x38
 8001278:	4013      	ands	r3, r2
 800127a:	2b20      	cmp	r3, #32
 800127c:	d11e      	bne.n	80012bc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800127e:	4b06      	ldr	r3, [pc, #24]	@ (8001298 <HAL_RCC_OscConfig+0x32c>)
 8001280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001282:	2202      	movs	r2, #2
 8001284:	4013      	ands	r3, r2
 8001286:	d100      	bne.n	800128a <HAL_RCC_OscConfig+0x31e>
 8001288:	e0b6      	b.n	80013f8 <HAL_RCC_OscConfig+0x48c>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d000      	beq.n	8001294 <HAL_RCC_OscConfig+0x328>
 8001292:	e0b1      	b.n	80013f8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e166      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
 8001298:	40021000 	.word	0x40021000
 800129c:	fffeffff 	.word	0xfffeffff
 80012a0:	fffbffff 	.word	0xfffbffff
 80012a4:	ffff80ff 	.word	0xffff80ff
 80012a8:	ffffc7ff 	.word	0xffffc7ff
 80012ac:	00f42400 	.word	0x00f42400
 80012b0:	20000000 	.word	0x20000000
 80012b4:	20000004 	.word	0x20000004
 80012b8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80012bc:	4bac      	ldr	r3, [pc, #688]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80012be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012c0:	2380      	movs	r3, #128	@ 0x80
 80012c2:	055b      	lsls	r3, r3, #21
 80012c4:	4013      	ands	r3, r2
 80012c6:	d101      	bne.n	80012cc <HAL_RCC_OscConfig+0x360>
 80012c8:	2301      	movs	r3, #1
 80012ca:	e000      	b.n	80012ce <HAL_RCC_OscConfig+0x362>
 80012cc:	2300      	movs	r3, #0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d011      	beq.n	80012f6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80012d2:	4ba7      	ldr	r3, [pc, #668]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80012d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012d6:	4ba6      	ldr	r3, [pc, #664]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80012d8:	2180      	movs	r1, #128	@ 0x80
 80012da:	0549      	lsls	r1, r1, #21
 80012dc:	430a      	orrs	r2, r1
 80012de:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012e0:	4ba3      	ldr	r3, [pc, #652]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80012e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012e4:	2380      	movs	r3, #128	@ 0x80
 80012e6:	055b      	lsls	r3, r3, #21
 80012e8:	4013      	ands	r3, r2
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80012ee:	231f      	movs	r3, #31
 80012f0:	18fb      	adds	r3, r7, r3
 80012f2:	2201      	movs	r2, #1
 80012f4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012f6:	4b9f      	ldr	r3, [pc, #636]	@ (8001574 <HAL_RCC_OscConfig+0x608>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	2380      	movs	r3, #128	@ 0x80
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	4013      	ands	r3, r2
 8001300:	d11a      	bne.n	8001338 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001302:	4b9c      	ldr	r3, [pc, #624]	@ (8001574 <HAL_RCC_OscConfig+0x608>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	4b9b      	ldr	r3, [pc, #620]	@ (8001574 <HAL_RCC_OscConfig+0x608>)
 8001308:	2180      	movs	r1, #128	@ 0x80
 800130a:	0049      	lsls	r1, r1, #1
 800130c:	430a      	orrs	r2, r1
 800130e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001310:	f7ff fba8 	bl	8000a64 <HAL_GetTick>
 8001314:	0003      	movs	r3, r0
 8001316:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001318:	e008      	b.n	800132c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800131a:	f7ff fba3 	bl	8000a64 <HAL_GetTick>
 800131e:	0002      	movs	r2, r0
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b02      	cmp	r3, #2
 8001326:	d901      	bls.n	800132c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e11c      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800132c:	4b91      	ldr	r3, [pc, #580]	@ (8001574 <HAL_RCC_OscConfig+0x608>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	2380      	movs	r3, #128	@ 0x80
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	4013      	ands	r3, r2
 8001336:	d0f0      	beq.n	800131a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d106      	bne.n	800134e <HAL_RCC_OscConfig+0x3e2>
 8001340:	4b8b      	ldr	r3, [pc, #556]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001342:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001344:	4b8a      	ldr	r3, [pc, #552]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001346:	2101      	movs	r1, #1
 8001348:	430a      	orrs	r2, r1
 800134a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800134c:	e01c      	b.n	8001388 <HAL_RCC_OscConfig+0x41c>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	2b05      	cmp	r3, #5
 8001354:	d10c      	bne.n	8001370 <HAL_RCC_OscConfig+0x404>
 8001356:	4b86      	ldr	r3, [pc, #536]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001358:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800135a:	4b85      	ldr	r3, [pc, #532]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 800135c:	2104      	movs	r1, #4
 800135e:	430a      	orrs	r2, r1
 8001360:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001362:	4b83      	ldr	r3, [pc, #524]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001364:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001366:	4b82      	ldr	r3, [pc, #520]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001368:	2101      	movs	r1, #1
 800136a:	430a      	orrs	r2, r1
 800136c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800136e:	e00b      	b.n	8001388 <HAL_RCC_OscConfig+0x41c>
 8001370:	4b7f      	ldr	r3, [pc, #508]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001372:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001374:	4b7e      	ldr	r3, [pc, #504]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001376:	2101      	movs	r1, #1
 8001378:	438a      	bics	r2, r1
 800137a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800137c:	4b7c      	ldr	r3, [pc, #496]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 800137e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001380:	4b7b      	ldr	r3, [pc, #492]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001382:	2104      	movs	r1, #4
 8001384:	438a      	bics	r2, r1
 8001386:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d014      	beq.n	80013ba <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001390:	f7ff fb68 	bl	8000a64 <HAL_GetTick>
 8001394:	0003      	movs	r3, r0
 8001396:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001398:	e009      	b.n	80013ae <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800139a:	f7ff fb63 	bl	8000a64 <HAL_GetTick>
 800139e:	0002      	movs	r2, r0
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	4a74      	ldr	r2, [pc, #464]	@ (8001578 <HAL_RCC_OscConfig+0x60c>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d901      	bls.n	80013ae <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80013aa:	2303      	movs	r3, #3
 80013ac:	e0db      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013ae:	4b70      	ldr	r3, [pc, #448]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80013b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013b2:	2202      	movs	r2, #2
 80013b4:	4013      	ands	r3, r2
 80013b6:	d0f0      	beq.n	800139a <HAL_RCC_OscConfig+0x42e>
 80013b8:	e013      	b.n	80013e2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ba:	f7ff fb53 	bl	8000a64 <HAL_GetTick>
 80013be:	0003      	movs	r3, r0
 80013c0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013c2:	e009      	b.n	80013d8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013c4:	f7ff fb4e 	bl	8000a64 <HAL_GetTick>
 80013c8:	0002      	movs	r2, r0
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	4a6a      	ldr	r2, [pc, #424]	@ (8001578 <HAL_RCC_OscConfig+0x60c>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d901      	bls.n	80013d8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80013d4:	2303      	movs	r3, #3
 80013d6:	e0c6      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013d8:	4b65      	ldr	r3, [pc, #404]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80013da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013dc:	2202      	movs	r2, #2
 80013de:	4013      	ands	r3, r2
 80013e0:	d1f0      	bne.n	80013c4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80013e2:	231f      	movs	r3, #31
 80013e4:	18fb      	adds	r3, r7, r3
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d105      	bne.n	80013f8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80013ec:	4b60      	ldr	r3, [pc, #384]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80013ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013f0:	4b5f      	ldr	r3, [pc, #380]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80013f2:	4962      	ldr	r1, [pc, #392]	@ (800157c <HAL_RCC_OscConfig+0x610>)
 80013f4:	400a      	ands	r2, r1
 80013f6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	69db      	ldr	r3, [r3, #28]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d100      	bne.n	8001402 <HAL_RCC_OscConfig+0x496>
 8001400:	e0b0      	b.n	8001564 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001402:	4b5b      	ldr	r3, [pc, #364]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	2238      	movs	r2, #56	@ 0x38
 8001408:	4013      	ands	r3, r2
 800140a:	2b10      	cmp	r3, #16
 800140c:	d100      	bne.n	8001410 <HAL_RCC_OscConfig+0x4a4>
 800140e:	e078      	b.n	8001502 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	69db      	ldr	r3, [r3, #28]
 8001414:	2b02      	cmp	r3, #2
 8001416:	d153      	bne.n	80014c0 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001418:	4b55      	ldr	r3, [pc, #340]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4b54      	ldr	r3, [pc, #336]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 800141e:	4958      	ldr	r1, [pc, #352]	@ (8001580 <HAL_RCC_OscConfig+0x614>)
 8001420:	400a      	ands	r2, r1
 8001422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001424:	f7ff fb1e 	bl	8000a64 <HAL_GetTick>
 8001428:	0003      	movs	r3, r0
 800142a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800142c:	e008      	b.n	8001440 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800142e:	f7ff fb19 	bl	8000a64 <HAL_GetTick>
 8001432:	0002      	movs	r2, r0
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d901      	bls.n	8001440 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e092      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001440:	4b4b      	ldr	r3, [pc, #300]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	2380      	movs	r3, #128	@ 0x80
 8001446:	049b      	lsls	r3, r3, #18
 8001448:	4013      	ands	r3, r2
 800144a:	d1f0      	bne.n	800142e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800144c:	4b48      	ldr	r3, [pc, #288]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	4a4c      	ldr	r2, [pc, #304]	@ (8001584 <HAL_RCC_OscConfig+0x618>)
 8001452:	4013      	ands	r3, r2
 8001454:	0019      	movs	r1, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a1a      	ldr	r2, [r3, #32]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800145e:	431a      	orrs	r2, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001464:	021b      	lsls	r3, r3, #8
 8001466:	431a      	orrs	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800146c:	431a      	orrs	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	431a      	orrs	r2, r3
 8001474:	4b3e      	ldr	r3, [pc, #248]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001476:	430a      	orrs	r2, r1
 8001478:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800147a:	4b3d      	ldr	r3, [pc, #244]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	4b3c      	ldr	r3, [pc, #240]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001480:	2180      	movs	r1, #128	@ 0x80
 8001482:	0449      	lsls	r1, r1, #17
 8001484:	430a      	orrs	r2, r1
 8001486:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001488:	4b39      	ldr	r3, [pc, #228]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 800148a:	68da      	ldr	r2, [r3, #12]
 800148c:	4b38      	ldr	r3, [pc, #224]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 800148e:	2180      	movs	r1, #128	@ 0x80
 8001490:	0549      	lsls	r1, r1, #21
 8001492:	430a      	orrs	r2, r1
 8001494:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001496:	f7ff fae5 	bl	8000a64 <HAL_GetTick>
 800149a:	0003      	movs	r3, r0
 800149c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014a0:	f7ff fae0 	bl	8000a64 <HAL_GetTick>
 80014a4:	0002      	movs	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e059      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	2380      	movs	r3, #128	@ 0x80
 80014b8:	049b      	lsls	r3, r3, #18
 80014ba:	4013      	ands	r3, r2
 80014bc:	d0f0      	beq.n	80014a0 <HAL_RCC_OscConfig+0x534>
 80014be:	e051      	b.n	8001564 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80014c6:	492e      	ldr	r1, [pc, #184]	@ (8001580 <HAL_RCC_OscConfig+0x614>)
 80014c8:	400a      	ands	r2, r1
 80014ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014cc:	f7ff faca 	bl	8000a64 <HAL_GetTick>
 80014d0:	0003      	movs	r3, r0
 80014d2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014d4:	e008      	b.n	80014e8 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014d6:	f7ff fac5 	bl	8000a64 <HAL_GetTick>
 80014da:	0002      	movs	r2, r0
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e03e      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014e8:	4b21      	ldr	r3, [pc, #132]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	2380      	movs	r3, #128	@ 0x80
 80014ee:	049b      	lsls	r3, r3, #18
 80014f0:	4013      	ands	r3, r2
 80014f2:	d1f0      	bne.n	80014d6 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80014f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80014f6:	68da      	ldr	r2, [r3, #12]
 80014f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 80014fa:	4923      	ldr	r1, [pc, #140]	@ (8001588 <HAL_RCC_OscConfig+0x61c>)
 80014fc:	400a      	ands	r2, r1
 80014fe:	60da      	str	r2, [r3, #12]
 8001500:	e030      	b.n	8001564 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	2b01      	cmp	r3, #1
 8001508:	d101      	bne.n	800150e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e02b      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800150e:	4b18      	ldr	r3, [pc, #96]	@ (8001570 <HAL_RCC_OscConfig+0x604>)
 8001510:	68db      	ldr	r3, [r3, #12]
 8001512:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	2203      	movs	r2, #3
 8001518:	401a      	ands	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	429a      	cmp	r2, r3
 8001520:	d11e      	bne.n	8001560 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	2270      	movs	r2, #112	@ 0x70
 8001526:	401a      	ands	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800152c:	429a      	cmp	r2, r3
 800152e:	d117      	bne.n	8001560 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001530:	697a      	ldr	r2, [r7, #20]
 8001532:	23fe      	movs	r3, #254	@ 0xfe
 8001534:	01db      	lsls	r3, r3, #7
 8001536:	401a      	ands	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800153c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800153e:	429a      	cmp	r2, r3
 8001540:	d10e      	bne.n	8001560 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001542:	697a      	ldr	r2, [r7, #20]
 8001544:	23f8      	movs	r3, #248	@ 0xf8
 8001546:	039b      	lsls	r3, r3, #14
 8001548:	401a      	ands	r2, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800154e:	429a      	cmp	r2, r3
 8001550:	d106      	bne.n	8001560 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	0f5b      	lsrs	r3, r3, #29
 8001556:	075a      	lsls	r2, r3, #29
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800155c:	429a      	cmp	r2, r3
 800155e:	d001      	beq.n	8001564 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e000      	b.n	8001566 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001564:	2300      	movs	r3, #0
}
 8001566:	0018      	movs	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	b008      	add	sp, #32
 800156c:	bd80      	pop	{r7, pc}
 800156e:	46c0      	nop			@ (mov r8, r8)
 8001570:	40021000 	.word	0x40021000
 8001574:	40007000 	.word	0x40007000
 8001578:	00001388 	.word	0x00001388
 800157c:	efffffff 	.word	0xefffffff
 8001580:	feffffff 	.word	0xfeffffff
 8001584:	1fc1808c 	.word	0x1fc1808c
 8001588:	effefffc 	.word	0xeffefffc

0800158c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d101      	bne.n	80015a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e0e9      	b.n	8001774 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015a0:	4b76      	ldr	r3, [pc, #472]	@ (800177c <HAL_RCC_ClockConfig+0x1f0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2207      	movs	r2, #7
 80015a6:	4013      	ands	r3, r2
 80015a8:	683a      	ldr	r2, [r7, #0]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d91e      	bls.n	80015ec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ae:	4b73      	ldr	r3, [pc, #460]	@ (800177c <HAL_RCC_ClockConfig+0x1f0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2207      	movs	r2, #7
 80015b4:	4393      	bics	r3, r2
 80015b6:	0019      	movs	r1, r3
 80015b8:	4b70      	ldr	r3, [pc, #448]	@ (800177c <HAL_RCC_ClockConfig+0x1f0>)
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	430a      	orrs	r2, r1
 80015be:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015c0:	f7ff fa50 	bl	8000a64 <HAL_GetTick>
 80015c4:	0003      	movs	r3, r0
 80015c6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015c8:	e009      	b.n	80015de <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015ca:	f7ff fa4b 	bl	8000a64 <HAL_GetTick>
 80015ce:	0002      	movs	r2, r0
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	4a6a      	ldr	r2, [pc, #424]	@ (8001780 <HAL_RCC_ClockConfig+0x1f4>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e0ca      	b.n	8001774 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015de:	4b67      	ldr	r3, [pc, #412]	@ (800177c <HAL_RCC_ClockConfig+0x1f0>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2207      	movs	r2, #7
 80015e4:	4013      	ands	r3, r2
 80015e6:	683a      	ldr	r2, [r7, #0]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d1ee      	bne.n	80015ca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2202      	movs	r2, #2
 80015f2:	4013      	ands	r3, r2
 80015f4:	d015      	beq.n	8001622 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2204      	movs	r2, #4
 80015fc:	4013      	ands	r3, r2
 80015fe:	d006      	beq.n	800160e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001600:	4b60      	ldr	r3, [pc, #384]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 8001602:	689a      	ldr	r2, [r3, #8]
 8001604:	4b5f      	ldr	r3, [pc, #380]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 8001606:	21e0      	movs	r1, #224	@ 0xe0
 8001608:	01c9      	lsls	r1, r1, #7
 800160a:	430a      	orrs	r2, r1
 800160c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800160e:	4b5d      	ldr	r3, [pc, #372]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	4a5d      	ldr	r2, [pc, #372]	@ (8001788 <HAL_RCC_ClockConfig+0x1fc>)
 8001614:	4013      	ands	r3, r2
 8001616:	0019      	movs	r1, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	689a      	ldr	r2, [r3, #8]
 800161c:	4b59      	ldr	r3, [pc, #356]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 800161e:	430a      	orrs	r2, r1
 8001620:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2201      	movs	r2, #1
 8001628:	4013      	ands	r3, r2
 800162a:	d057      	beq.n	80016dc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d107      	bne.n	8001644 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001634:	4b53      	ldr	r3, [pc, #332]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	2380      	movs	r3, #128	@ 0x80
 800163a:	029b      	lsls	r3, r3, #10
 800163c:	4013      	ands	r3, r2
 800163e:	d12b      	bne.n	8001698 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e097      	b.n	8001774 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	2b02      	cmp	r3, #2
 800164a:	d107      	bne.n	800165c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800164c:	4b4d      	ldr	r3, [pc, #308]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	2380      	movs	r3, #128	@ 0x80
 8001652:	049b      	lsls	r3, r3, #18
 8001654:	4013      	ands	r3, r2
 8001656:	d11f      	bne.n	8001698 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e08b      	b.n	8001774 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d107      	bne.n	8001674 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001664:	4b47      	ldr	r3, [pc, #284]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	2380      	movs	r3, #128	@ 0x80
 800166a:	00db      	lsls	r3, r3, #3
 800166c:	4013      	ands	r3, r2
 800166e:	d113      	bne.n	8001698 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e07f      	b.n	8001774 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	2b03      	cmp	r3, #3
 800167a:	d106      	bne.n	800168a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800167c:	4b41      	ldr	r3, [pc, #260]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 800167e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001680:	2202      	movs	r2, #2
 8001682:	4013      	ands	r3, r2
 8001684:	d108      	bne.n	8001698 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e074      	b.n	8001774 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800168a:	4b3e      	ldr	r3, [pc, #248]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 800168c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800168e:	2202      	movs	r2, #2
 8001690:	4013      	ands	r3, r2
 8001692:	d101      	bne.n	8001698 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e06d      	b.n	8001774 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001698:	4b3a      	ldr	r3, [pc, #232]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	2207      	movs	r2, #7
 800169e:	4393      	bics	r3, r2
 80016a0:	0019      	movs	r1, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	685a      	ldr	r2, [r3, #4]
 80016a6:	4b37      	ldr	r3, [pc, #220]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 80016a8:	430a      	orrs	r2, r1
 80016aa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016ac:	f7ff f9da 	bl	8000a64 <HAL_GetTick>
 80016b0:	0003      	movs	r3, r0
 80016b2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016b4:	e009      	b.n	80016ca <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016b6:	f7ff f9d5 	bl	8000a64 <HAL_GetTick>
 80016ba:	0002      	movs	r2, r0
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	4a2f      	ldr	r2, [pc, #188]	@ (8001780 <HAL_RCC_ClockConfig+0x1f4>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e054      	b.n	8001774 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	2238      	movs	r2, #56	@ 0x38
 80016d0:	401a      	ands	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	00db      	lsls	r3, r3, #3
 80016d8:	429a      	cmp	r2, r3
 80016da:	d1ec      	bne.n	80016b6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016dc:	4b27      	ldr	r3, [pc, #156]	@ (800177c <HAL_RCC_ClockConfig+0x1f0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2207      	movs	r2, #7
 80016e2:	4013      	ands	r3, r2
 80016e4:	683a      	ldr	r2, [r7, #0]
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d21e      	bcs.n	8001728 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ea:	4b24      	ldr	r3, [pc, #144]	@ (800177c <HAL_RCC_ClockConfig+0x1f0>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	2207      	movs	r2, #7
 80016f0:	4393      	bics	r3, r2
 80016f2:	0019      	movs	r1, r3
 80016f4:	4b21      	ldr	r3, [pc, #132]	@ (800177c <HAL_RCC_ClockConfig+0x1f0>)
 80016f6:	683a      	ldr	r2, [r7, #0]
 80016f8:	430a      	orrs	r2, r1
 80016fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80016fc:	f7ff f9b2 	bl	8000a64 <HAL_GetTick>
 8001700:	0003      	movs	r3, r0
 8001702:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001704:	e009      	b.n	800171a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001706:	f7ff f9ad 	bl	8000a64 <HAL_GetTick>
 800170a:	0002      	movs	r2, r0
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	4a1b      	ldr	r2, [pc, #108]	@ (8001780 <HAL_RCC_ClockConfig+0x1f4>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d901      	bls.n	800171a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e02c      	b.n	8001774 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800171a:	4b18      	ldr	r3, [pc, #96]	@ (800177c <HAL_RCC_ClockConfig+0x1f0>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2207      	movs	r2, #7
 8001720:	4013      	ands	r3, r2
 8001722:	683a      	ldr	r2, [r7, #0]
 8001724:	429a      	cmp	r2, r3
 8001726:	d1ee      	bne.n	8001706 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2204      	movs	r2, #4
 800172e:	4013      	ands	r3, r2
 8001730:	d009      	beq.n	8001746 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001732:	4b14      	ldr	r3, [pc, #80]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	4a15      	ldr	r2, [pc, #84]	@ (800178c <HAL_RCC_ClockConfig+0x200>)
 8001738:	4013      	ands	r3, r2
 800173a:	0019      	movs	r1, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	68da      	ldr	r2, [r3, #12]
 8001740:	4b10      	ldr	r3, [pc, #64]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 8001742:	430a      	orrs	r2, r1
 8001744:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001746:	f000 f829 	bl	800179c <HAL_RCC_GetSysClockFreq>
 800174a:	0001      	movs	r1, r0
 800174c:	4b0d      	ldr	r3, [pc, #52]	@ (8001784 <HAL_RCC_ClockConfig+0x1f8>)
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	0a1b      	lsrs	r3, r3, #8
 8001752:	220f      	movs	r2, #15
 8001754:	401a      	ands	r2, r3
 8001756:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <HAL_RCC_ClockConfig+0x204>)
 8001758:	0092      	lsls	r2, r2, #2
 800175a:	58d3      	ldr	r3, [r2, r3]
 800175c:	221f      	movs	r2, #31
 800175e:	4013      	ands	r3, r2
 8001760:	000a      	movs	r2, r1
 8001762:	40da      	lsrs	r2, r3
 8001764:	4b0b      	ldr	r3, [pc, #44]	@ (8001794 <HAL_RCC_ClockConfig+0x208>)
 8001766:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001768:	4b0b      	ldr	r3, [pc, #44]	@ (8001798 <HAL_RCC_ClockConfig+0x20c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	0018      	movs	r0, r3
 800176e:	f7ff f91d 	bl	80009ac <HAL_InitTick>
 8001772:	0003      	movs	r3, r0
}
 8001774:	0018      	movs	r0, r3
 8001776:	46bd      	mov	sp, r7
 8001778:	b004      	add	sp, #16
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40022000 	.word	0x40022000
 8001780:	00001388 	.word	0x00001388
 8001784:	40021000 	.word	0x40021000
 8001788:	fffff0ff 	.word	0xfffff0ff
 800178c:	ffff8fff 	.word	0xffff8fff
 8001790:	08003314 	.word	0x08003314
 8001794:	20000000 	.word	0x20000000
 8001798:	20000004 	.word	0x20000004

0800179c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017a2:	4b3c      	ldr	r3, [pc, #240]	@ (8001894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	2238      	movs	r2, #56	@ 0x38
 80017a8:	4013      	ands	r3, r2
 80017aa:	d10f      	bne.n	80017cc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80017ac:	4b39      	ldr	r3, [pc, #228]	@ (8001894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	0adb      	lsrs	r3, r3, #11
 80017b2:	2207      	movs	r2, #7
 80017b4:	4013      	ands	r3, r2
 80017b6:	2201      	movs	r2, #1
 80017b8:	409a      	lsls	r2, r3
 80017ba:	0013      	movs	r3, r2
 80017bc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80017be:	6839      	ldr	r1, [r7, #0]
 80017c0:	4835      	ldr	r0, [pc, #212]	@ (8001898 <HAL_RCC_GetSysClockFreq+0xfc>)
 80017c2:	f7fe fc9d 	bl	8000100 <__udivsi3>
 80017c6:	0003      	movs	r3, r0
 80017c8:	613b      	str	r3, [r7, #16]
 80017ca:	e05d      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017cc:	4b31      	ldr	r3, [pc, #196]	@ (8001894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	2238      	movs	r2, #56	@ 0x38
 80017d2:	4013      	ands	r3, r2
 80017d4:	2b08      	cmp	r3, #8
 80017d6:	d102      	bne.n	80017de <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80017d8:	4b30      	ldr	r3, [pc, #192]	@ (800189c <HAL_RCC_GetSysClockFreq+0x100>)
 80017da:	613b      	str	r3, [r7, #16]
 80017dc:	e054      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017de:	4b2d      	ldr	r3, [pc, #180]	@ (8001894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	2238      	movs	r2, #56	@ 0x38
 80017e4:	4013      	ands	r3, r2
 80017e6:	2b10      	cmp	r3, #16
 80017e8:	d138      	bne.n	800185c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80017ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2203      	movs	r2, #3
 80017f0:	4013      	ands	r3, r2
 80017f2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80017f4:	4b27      	ldr	r3, [pc, #156]	@ (8001894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	091b      	lsrs	r3, r3, #4
 80017fa:	2207      	movs	r2, #7
 80017fc:	4013      	ands	r3, r2
 80017fe:	3301      	adds	r3, #1
 8001800:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2b03      	cmp	r3, #3
 8001806:	d10d      	bne.n	8001824 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001808:	68b9      	ldr	r1, [r7, #8]
 800180a:	4824      	ldr	r0, [pc, #144]	@ (800189c <HAL_RCC_GetSysClockFreq+0x100>)
 800180c:	f7fe fc78 	bl	8000100 <__udivsi3>
 8001810:	0003      	movs	r3, r0
 8001812:	0019      	movs	r1, r3
 8001814:	4b1f      	ldr	r3, [pc, #124]	@ (8001894 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	0a1b      	lsrs	r3, r3, #8
 800181a:	227f      	movs	r2, #127	@ 0x7f
 800181c:	4013      	ands	r3, r2
 800181e:	434b      	muls	r3, r1
 8001820:	617b      	str	r3, [r7, #20]
        break;
 8001822:	e00d      	b.n	8001840 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001824:	68b9      	ldr	r1, [r7, #8]
 8001826:	481c      	ldr	r0, [pc, #112]	@ (8001898 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001828:	f7fe fc6a 	bl	8000100 <__udivsi3>
 800182c:	0003      	movs	r3, r0
 800182e:	0019      	movs	r1, r3
 8001830:	4b18      	ldr	r3, [pc, #96]	@ (8001894 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	0a1b      	lsrs	r3, r3, #8
 8001836:	227f      	movs	r2, #127	@ 0x7f
 8001838:	4013      	ands	r3, r2
 800183a:	434b      	muls	r3, r1
 800183c:	617b      	str	r3, [r7, #20]
        break;
 800183e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001840:	4b14      	ldr	r3, [pc, #80]	@ (8001894 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	0f5b      	lsrs	r3, r3, #29
 8001846:	2207      	movs	r2, #7
 8001848:	4013      	ands	r3, r2
 800184a:	3301      	adds	r3, #1
 800184c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	6978      	ldr	r0, [r7, #20]
 8001852:	f7fe fc55 	bl	8000100 <__udivsi3>
 8001856:	0003      	movs	r3, r0
 8001858:	613b      	str	r3, [r7, #16]
 800185a:	e015      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800185c:	4b0d      	ldr	r3, [pc, #52]	@ (8001894 <HAL_RCC_GetSysClockFreq+0xf8>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	2238      	movs	r2, #56	@ 0x38
 8001862:	4013      	ands	r3, r2
 8001864:	2b20      	cmp	r3, #32
 8001866:	d103      	bne.n	8001870 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001868:	2380      	movs	r3, #128	@ 0x80
 800186a:	021b      	lsls	r3, r3, #8
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	e00b      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001870:	4b08      	ldr	r3, [pc, #32]	@ (8001894 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	2238      	movs	r2, #56	@ 0x38
 8001876:	4013      	ands	r3, r2
 8001878:	2b18      	cmp	r3, #24
 800187a:	d103      	bne.n	8001884 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800187c:	23fa      	movs	r3, #250	@ 0xfa
 800187e:	01db      	lsls	r3, r3, #7
 8001880:	613b      	str	r3, [r7, #16]
 8001882:	e001      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001884:	2300      	movs	r3, #0
 8001886:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001888:	693b      	ldr	r3, [r7, #16]
}
 800188a:	0018      	movs	r0, r3
 800188c:	46bd      	mov	sp, r7
 800188e:	b006      	add	sp, #24
 8001890:	bd80      	pop	{r7, pc}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	40021000 	.word	0x40021000
 8001898:	00f42400 	.word	0x00f42400
 800189c:	007a1200 	.word	0x007a1200

080018a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018a4:	4b02      	ldr	r3, [pc, #8]	@ (80018b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80018a6:	681b      	ldr	r3, [r3, #0]
}
 80018a8:	0018      	movs	r0, r3
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	46c0      	nop			@ (mov r8, r8)
 80018b0:	20000000 	.word	0x20000000

080018b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018b4:	b5b0      	push	{r4, r5, r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80018b8:	f7ff fff2 	bl	80018a0 <HAL_RCC_GetHCLKFreq>
 80018bc:	0004      	movs	r4, r0
 80018be:	f7ff fb49 	bl	8000f54 <LL_RCC_GetAPB1Prescaler>
 80018c2:	0003      	movs	r3, r0
 80018c4:	0b1a      	lsrs	r2, r3, #12
 80018c6:	4b05      	ldr	r3, [pc, #20]	@ (80018dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80018c8:	0092      	lsls	r2, r2, #2
 80018ca:	58d3      	ldr	r3, [r2, r3]
 80018cc:	221f      	movs	r2, #31
 80018ce:	4013      	ands	r3, r2
 80018d0:	40dc      	lsrs	r4, r3
 80018d2:	0023      	movs	r3, r4
}
 80018d4:	0018      	movs	r0, r3
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bdb0      	pop	{r4, r5, r7, pc}
 80018da:	46c0      	nop			@ (mov r8, r8)
 80018dc:	08003354 	.word	0x08003354

080018e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b086      	sub	sp, #24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80018e8:	2313      	movs	r3, #19
 80018ea:	18fb      	adds	r3, r7, r3
 80018ec:	2200      	movs	r2, #0
 80018ee:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80018f0:	2312      	movs	r3, #18
 80018f2:	18fb      	adds	r3, r7, r3
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	2380      	movs	r3, #128	@ 0x80
 80018fe:	029b      	lsls	r3, r3, #10
 8001900:	4013      	ands	r3, r2
 8001902:	d100      	bne.n	8001906 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001904:	e0a3      	b.n	8001a4e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001906:	2011      	movs	r0, #17
 8001908:	183b      	adds	r3, r7, r0
 800190a:	2200      	movs	r2, #0
 800190c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800190e:	4b86      	ldr	r3, [pc, #536]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001910:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001912:	2380      	movs	r3, #128	@ 0x80
 8001914:	055b      	lsls	r3, r3, #21
 8001916:	4013      	ands	r3, r2
 8001918:	d110      	bne.n	800193c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800191a:	4b83      	ldr	r3, [pc, #524]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800191c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800191e:	4b82      	ldr	r3, [pc, #520]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001920:	2180      	movs	r1, #128	@ 0x80
 8001922:	0549      	lsls	r1, r1, #21
 8001924:	430a      	orrs	r2, r1
 8001926:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001928:	4b7f      	ldr	r3, [pc, #508]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800192a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800192c:	2380      	movs	r3, #128	@ 0x80
 800192e:	055b      	lsls	r3, r3, #21
 8001930:	4013      	ands	r3, r2
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001936:	183b      	adds	r3, r7, r0
 8001938:	2201      	movs	r2, #1
 800193a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800193c:	4b7b      	ldr	r3, [pc, #492]	@ (8001b2c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b7a      	ldr	r3, [pc, #488]	@ (8001b2c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001942:	2180      	movs	r1, #128	@ 0x80
 8001944:	0049      	lsls	r1, r1, #1
 8001946:	430a      	orrs	r2, r1
 8001948:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800194a:	f7ff f88b 	bl	8000a64 <HAL_GetTick>
 800194e:	0003      	movs	r3, r0
 8001950:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001952:	e00b      	b.n	800196c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001954:	f7ff f886 	bl	8000a64 <HAL_GetTick>
 8001958:	0002      	movs	r2, r0
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d904      	bls.n	800196c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001962:	2313      	movs	r3, #19
 8001964:	18fb      	adds	r3, r7, r3
 8001966:	2203      	movs	r2, #3
 8001968:	701a      	strb	r2, [r3, #0]
        break;
 800196a:	e005      	b.n	8001978 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800196c:	4b6f      	ldr	r3, [pc, #444]	@ (8001b2c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	2380      	movs	r3, #128	@ 0x80
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	4013      	ands	r3, r2
 8001976:	d0ed      	beq.n	8001954 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001978:	2313      	movs	r3, #19
 800197a:	18fb      	adds	r3, r7, r3
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d154      	bne.n	8001a2c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001982:	4b69      	ldr	r3, [pc, #420]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001984:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001986:	23c0      	movs	r3, #192	@ 0xc0
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	4013      	ands	r3, r2
 800198c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d019      	beq.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	697a      	ldr	r2, [r7, #20]
 800199a:	429a      	cmp	r2, r3
 800199c:	d014      	beq.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800199e:	4b62      	ldr	r3, [pc, #392]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019a2:	4a63      	ldr	r2, [pc, #396]	@ (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80019a4:	4013      	ands	r3, r2
 80019a6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80019a8:	4b5f      	ldr	r3, [pc, #380]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019ac:	4b5e      	ldr	r3, [pc, #376]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019ae:	2180      	movs	r1, #128	@ 0x80
 80019b0:	0249      	lsls	r1, r1, #9
 80019b2:	430a      	orrs	r2, r1
 80019b4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80019b6:	4b5c      	ldr	r3, [pc, #368]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019b8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019bc:	495d      	ldr	r1, [pc, #372]	@ (8001b34 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80019be:	400a      	ands	r2, r1
 80019c0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80019c2:	4b59      	ldr	r3, [pc, #356]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	2201      	movs	r2, #1
 80019cc:	4013      	ands	r3, r2
 80019ce:	d016      	beq.n	80019fe <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d0:	f7ff f848 	bl	8000a64 <HAL_GetTick>
 80019d4:	0003      	movs	r3, r0
 80019d6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019d8:	e00c      	b.n	80019f4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019da:	f7ff f843 	bl	8000a64 <HAL_GetTick>
 80019de:	0002      	movs	r2, r0
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	4a54      	ldr	r2, [pc, #336]	@ (8001b38 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d904      	bls.n	80019f4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80019ea:	2313      	movs	r3, #19
 80019ec:	18fb      	adds	r3, r7, r3
 80019ee:	2203      	movs	r2, #3
 80019f0:	701a      	strb	r2, [r3, #0]
            break;
 80019f2:	e004      	b.n	80019fe <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019f4:	4b4c      	ldr	r3, [pc, #304]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019f8:	2202      	movs	r2, #2
 80019fa:	4013      	ands	r3, r2
 80019fc:	d0ed      	beq.n	80019da <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80019fe:	2313      	movs	r3, #19
 8001a00:	18fb      	adds	r3, r7, r3
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d10a      	bne.n	8001a1e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a08:	4b47      	ldr	r3, [pc, #284]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a0c:	4a48      	ldr	r2, [pc, #288]	@ (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001a0e:	4013      	ands	r3, r2
 8001a10:	0019      	movs	r1, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	699a      	ldr	r2, [r3, #24]
 8001a16:	4b44      	ldr	r3, [pc, #272]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001a1c:	e00c      	b.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001a1e:	2312      	movs	r3, #18
 8001a20:	18fb      	adds	r3, r7, r3
 8001a22:	2213      	movs	r2, #19
 8001a24:	18ba      	adds	r2, r7, r2
 8001a26:	7812      	ldrb	r2, [r2, #0]
 8001a28:	701a      	strb	r2, [r3, #0]
 8001a2a:	e005      	b.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001a2c:	2312      	movs	r3, #18
 8001a2e:	18fb      	adds	r3, r7, r3
 8001a30:	2213      	movs	r2, #19
 8001a32:	18ba      	adds	r2, r7, r2
 8001a34:	7812      	ldrb	r2, [r2, #0]
 8001a36:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a38:	2311      	movs	r3, #17
 8001a3a:	18fb      	adds	r3, r7, r3
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d105      	bne.n	8001a4e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a42:	4b39      	ldr	r3, [pc, #228]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a46:	4b38      	ldr	r3, [pc, #224]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a48:	493c      	ldr	r1, [pc, #240]	@ (8001b3c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001a4a:	400a      	ands	r2, r1
 8001a4c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2201      	movs	r2, #1
 8001a54:	4013      	ands	r3, r2
 8001a56:	d009      	beq.n	8001a6c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a58:	4b33      	ldr	r3, [pc, #204]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a5c:	2203      	movs	r2, #3
 8001a5e:	4393      	bics	r3, r2
 8001a60:	0019      	movs	r1, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685a      	ldr	r2, [r3, #4]
 8001a66:	4b30      	ldr	r3, [pc, #192]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2202      	movs	r2, #2
 8001a72:	4013      	ands	r3, r2
 8001a74:	d009      	beq.n	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001a76:	4b2c      	ldr	r3, [pc, #176]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a7a:	220c      	movs	r2, #12
 8001a7c:	4393      	bics	r3, r2
 8001a7e:	0019      	movs	r1, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	689a      	ldr	r2, [r3, #8]
 8001a84:	4b28      	ldr	r3, [pc, #160]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a86:	430a      	orrs	r2, r1
 8001a88:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2220      	movs	r2, #32
 8001a90:	4013      	ands	r3, r2
 8001a92:	d009      	beq.n	8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a94:	4b24      	ldr	r3, [pc, #144]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a98:	4a29      	ldr	r2, [pc, #164]	@ (8001b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	0019      	movs	r1, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	68da      	ldr	r2, [r3, #12]
 8001aa2:	4b21      	ldr	r3, [pc, #132]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	2380      	movs	r3, #128	@ 0x80
 8001aae:	01db      	lsls	r3, r3, #7
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	d015      	beq.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ab4:	4b1c      	ldr	r3, [pc, #112]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	0899      	lsrs	r1, r3, #2
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	695a      	ldr	r2, [r3, #20]
 8001ac0:	4b19      	ldr	r3, [pc, #100]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	695a      	ldr	r2, [r3, #20]
 8001aca:	2380      	movs	r3, #128	@ 0x80
 8001acc:	05db      	lsls	r3, r3, #23
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d106      	bne.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001ad2:	4b15      	ldr	r3, [pc, #84]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ad4:	68da      	ldr	r2, [r3, #12]
 8001ad6:	4b14      	ldr	r3, [pc, #80]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ad8:	2180      	movs	r1, #128	@ 0x80
 8001ada:	0249      	lsls	r1, r1, #9
 8001adc:	430a      	orrs	r2, r1
 8001ade:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	2380      	movs	r3, #128	@ 0x80
 8001ae6:	011b      	lsls	r3, r3, #4
 8001ae8:	4013      	ands	r3, r2
 8001aea:	d016      	beq.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001aec:	4b0e      	ldr	r3, [pc, #56]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001af0:	4a14      	ldr	r2, [pc, #80]	@ (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001af2:	4013      	ands	r3, r2
 8001af4:	0019      	movs	r1, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	691a      	ldr	r2, [r3, #16]
 8001afa:	4b0b      	ldr	r3, [pc, #44]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001afc:	430a      	orrs	r2, r1
 8001afe:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	691a      	ldr	r2, [r3, #16]
 8001b04:	2380      	movs	r3, #128	@ 0x80
 8001b06:	01db      	lsls	r3, r3, #7
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d106      	bne.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001b0c:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b0e:	68da      	ldr	r2, [r3, #12]
 8001b10:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b12:	2180      	movs	r1, #128	@ 0x80
 8001b14:	0249      	lsls	r1, r1, #9
 8001b16:	430a      	orrs	r2, r1
 8001b18:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001b1a:	2312      	movs	r3, #18
 8001b1c:	18fb      	adds	r3, r7, r3
 8001b1e:	781b      	ldrb	r3, [r3, #0]
}
 8001b20:	0018      	movs	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	b006      	add	sp, #24
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	40007000 	.word	0x40007000
 8001b30:	fffffcff 	.word	0xfffffcff
 8001b34:	fffeffff 	.word	0xfffeffff
 8001b38:	00001388 	.word	0x00001388
 8001b3c:	efffffff 	.word	0xefffffff
 8001b40:	ffffcfff 	.word	0xffffcfff
 8001b44:	ffff3fff 	.word	0xffff3fff

08001b48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e04a      	b.n	8001bf0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	223d      	movs	r2, #61	@ 0x3d
 8001b5e:	5c9b      	ldrb	r3, [r3, r2]
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d107      	bne.n	8001b76 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	223c      	movs	r2, #60	@ 0x3c
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	0018      	movs	r0, r3
 8001b72:	f7fe fdf5 	bl	8000760 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	223d      	movs	r2, #61	@ 0x3d
 8001b7a:	2102      	movs	r1, #2
 8001b7c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	3304      	adds	r3, #4
 8001b86:	0019      	movs	r1, r3
 8001b88:	0010      	movs	r0, r2
 8001b8a:	f000 f935 	bl	8001df8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2248      	movs	r2, #72	@ 0x48
 8001b92:	2101      	movs	r1, #1
 8001b94:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	223e      	movs	r2, #62	@ 0x3e
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	5499      	strb	r1, [r3, r2]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	223f      	movs	r2, #63	@ 0x3f
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	5499      	strb	r1, [r3, r2]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2240      	movs	r2, #64	@ 0x40
 8001baa:	2101      	movs	r1, #1
 8001bac:	5499      	strb	r1, [r3, r2]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2241      	movs	r2, #65	@ 0x41
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	5499      	strb	r1, [r3, r2]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2242      	movs	r2, #66	@ 0x42
 8001bba:	2101      	movs	r1, #1
 8001bbc:	5499      	strb	r1, [r3, r2]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2243      	movs	r2, #67	@ 0x43
 8001bc2:	2101      	movs	r1, #1
 8001bc4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2244      	movs	r2, #68	@ 0x44
 8001bca:	2101      	movs	r1, #1
 8001bcc:	5499      	strb	r1, [r3, r2]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2245      	movs	r2, #69	@ 0x45
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	5499      	strb	r1, [r3, r2]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2246      	movs	r2, #70	@ 0x46
 8001bda:	2101      	movs	r1, #1
 8001bdc:	5499      	strb	r1, [r3, r2]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2247      	movs	r2, #71	@ 0x47
 8001be2:	2101      	movs	r1, #1
 8001be4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	223d      	movs	r2, #61	@ 0x3d
 8001bea:	2101      	movs	r1, #1
 8001bec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001bee:	2300      	movs	r3, #0
}
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	b002      	add	sp, #8
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c04:	2317      	movs	r3, #23
 8001c06:	18fb      	adds	r3, r7, r3
 8001c08:	2200      	movs	r2, #0
 8001c0a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	223c      	movs	r2, #60	@ 0x3c
 8001c10:	5c9b      	ldrb	r3, [r3, r2]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d101      	bne.n	8001c1a <HAL_TIM_PWM_ConfigChannel+0x22>
 8001c16:	2302      	movs	r3, #2
 8001c18:	e0e5      	b.n	8001de6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	223c      	movs	r2, #60	@ 0x3c
 8001c1e:	2101      	movs	r1, #1
 8001c20:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2b14      	cmp	r3, #20
 8001c26:	d900      	bls.n	8001c2a <HAL_TIM_PWM_ConfigChannel+0x32>
 8001c28:	e0d1      	b.n	8001dce <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	009a      	lsls	r2, r3, #2
 8001c2e:	4b70      	ldr	r3, [pc, #448]	@ (8001df0 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8001c30:	18d3      	adds	r3, r2, r3
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68ba      	ldr	r2, [r7, #8]
 8001c3c:	0011      	movs	r1, r2
 8001c3e:	0018      	movs	r0, r3
 8001c40:	f000 f95e 	bl	8001f00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	699a      	ldr	r2, [r3, #24]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2108      	movs	r1, #8
 8001c50:	430a      	orrs	r2, r1
 8001c52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	699a      	ldr	r2, [r3, #24]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2104      	movs	r1, #4
 8001c60:	438a      	bics	r2, r1
 8001c62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6999      	ldr	r1, [r3, #24]
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	691a      	ldr	r2, [r3, #16]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	619a      	str	r2, [r3, #24]
      break;
 8001c76:	e0af      	b.n	8001dd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68ba      	ldr	r2, [r7, #8]
 8001c7e:	0011      	movs	r1, r2
 8001c80:	0018      	movs	r0, r3
 8001c82:	f000 f9c7 	bl	8002014 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	699a      	ldr	r2, [r3, #24]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2180      	movs	r1, #128	@ 0x80
 8001c92:	0109      	lsls	r1, r1, #4
 8001c94:	430a      	orrs	r2, r1
 8001c96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	699a      	ldr	r2, [r3, #24]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4954      	ldr	r1, [pc, #336]	@ (8001df4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001ca4:	400a      	ands	r2, r1
 8001ca6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	6999      	ldr	r1, [r3, #24]
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	021a      	lsls	r2, r3, #8
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	619a      	str	r2, [r3, #24]
      break;
 8001cbc:	e08c      	b.n	8001dd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	68ba      	ldr	r2, [r7, #8]
 8001cc4:	0011      	movs	r1, r2
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f000 fa28 	bl	800211c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	69da      	ldr	r2, [r3, #28]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2108      	movs	r1, #8
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	69da      	ldr	r2, [r3, #28]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2104      	movs	r1, #4
 8001ce8:	438a      	bics	r2, r1
 8001cea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	69d9      	ldr	r1, [r3, #28]
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	691a      	ldr	r2, [r3, #16]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	61da      	str	r2, [r3, #28]
      break;
 8001cfe:	e06b      	b.n	8001dd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68ba      	ldr	r2, [r7, #8]
 8001d06:	0011      	movs	r1, r2
 8001d08:	0018      	movs	r0, r3
 8001d0a:	f000 fa8f 	bl	800222c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	69da      	ldr	r2, [r3, #28]
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2180      	movs	r1, #128	@ 0x80
 8001d1a:	0109      	lsls	r1, r1, #4
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	69da      	ldr	r2, [r3, #28]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4932      	ldr	r1, [pc, #200]	@ (8001df4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001d2c:	400a      	ands	r2, r1
 8001d2e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	69d9      	ldr	r1, [r3, #28]
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	021a      	lsls	r2, r3, #8
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	430a      	orrs	r2, r1
 8001d42:	61da      	str	r2, [r3, #28]
      break;
 8001d44:	e048      	b.n	8001dd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	0011      	movs	r1, r2
 8001d4e:	0018      	movs	r0, r3
 8001d50:	f000 fad6 	bl	8002300 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2108      	movs	r1, #8
 8001d60:	430a      	orrs	r2, r1
 8001d62:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2104      	movs	r1, #4
 8001d70:	438a      	bics	r2, r1
 8001d72:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	691a      	ldr	r2, [r3, #16]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	430a      	orrs	r2, r1
 8001d84:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8001d86:	e027      	b.n	8001dd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68ba      	ldr	r2, [r7, #8]
 8001d8e:	0011      	movs	r1, r2
 8001d90:	0018      	movs	r0, r3
 8001d92:	f000 fb15 	bl	80023c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2180      	movs	r1, #128	@ 0x80
 8001da2:	0109      	lsls	r1, r1, #4
 8001da4:	430a      	orrs	r2, r1
 8001da6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4910      	ldr	r1, [pc, #64]	@ (8001df4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001db4:	400a      	ands	r2, r1
 8001db6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	691b      	ldr	r3, [r3, #16]
 8001dc2:	021a      	lsls	r2, r3, #8
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8001dcc:	e004      	b.n	8001dd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8001dce:	2317      	movs	r3, #23
 8001dd0:	18fb      	adds	r3, r7, r3
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	701a      	strb	r2, [r3, #0]
      break;
 8001dd6:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	223c      	movs	r2, #60	@ 0x3c
 8001ddc:	2100      	movs	r1, #0
 8001dde:	5499      	strb	r1, [r3, r2]

  return status;
 8001de0:	2317      	movs	r3, #23
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	781b      	ldrb	r3, [r3, #0]
}
 8001de6:	0018      	movs	r0, r3
 8001de8:	46bd      	mov	sp, r7
 8001dea:	b006      	add	sp, #24
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	46c0      	nop			@ (mov r8, r8)
 8001df0:	08003374 	.word	0x08003374
 8001df4:	fffffbff 	.word	0xfffffbff

08001df8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4a36      	ldr	r2, [pc, #216]	@ (8001ee4 <TIM_Base_SetConfig+0xec>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d003      	beq.n	8001e18 <TIM_Base_SetConfig+0x20>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	4a35      	ldr	r2, [pc, #212]	@ (8001ee8 <TIM_Base_SetConfig+0xf0>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d108      	bne.n	8001e2a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2270      	movs	r2, #112	@ 0x70
 8001e1c:	4393      	bics	r3, r2
 8001e1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	68fa      	ldr	r2, [r7, #12]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a2d      	ldr	r2, [pc, #180]	@ (8001ee4 <TIM_Base_SetConfig+0xec>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d013      	beq.n	8001e5a <TIM_Base_SetConfig+0x62>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a2c      	ldr	r2, [pc, #176]	@ (8001ee8 <TIM_Base_SetConfig+0xf0>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d00f      	beq.n	8001e5a <TIM_Base_SetConfig+0x62>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4a2b      	ldr	r2, [pc, #172]	@ (8001eec <TIM_Base_SetConfig+0xf4>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d00b      	beq.n	8001e5a <TIM_Base_SetConfig+0x62>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a2a      	ldr	r2, [pc, #168]	@ (8001ef0 <TIM_Base_SetConfig+0xf8>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d007      	beq.n	8001e5a <TIM_Base_SetConfig+0x62>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a29      	ldr	r2, [pc, #164]	@ (8001ef4 <TIM_Base_SetConfig+0xfc>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d003      	beq.n	8001e5a <TIM_Base_SetConfig+0x62>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a28      	ldr	r2, [pc, #160]	@ (8001ef8 <TIM_Base_SetConfig+0x100>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d108      	bne.n	8001e6c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	4a27      	ldr	r2, [pc, #156]	@ (8001efc <TIM_Base_SetConfig+0x104>)
 8001e5e:	4013      	ands	r3, r2
 8001e60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2280      	movs	r2, #128	@ 0x80
 8001e70:	4393      	bics	r3, r2
 8001e72:	001a      	movs	r2, r3
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	695b      	ldr	r3, [r3, #20]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	689a      	ldr	r2, [r3, #8]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a13      	ldr	r2, [pc, #76]	@ (8001ee4 <TIM_Base_SetConfig+0xec>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d00b      	beq.n	8001eb2 <TIM_Base_SetConfig+0xba>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a14      	ldr	r2, [pc, #80]	@ (8001ef0 <TIM_Base_SetConfig+0xf8>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d007      	beq.n	8001eb2 <TIM_Base_SetConfig+0xba>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a13      	ldr	r2, [pc, #76]	@ (8001ef4 <TIM_Base_SetConfig+0xfc>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d003      	beq.n	8001eb2 <TIM_Base_SetConfig+0xba>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a12      	ldr	r2, [pc, #72]	@ (8001ef8 <TIM_Base_SetConfig+0x100>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d103      	bne.n	8001eba <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	691a      	ldr	r2, [r3, #16]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	691b      	ldr	r3, [r3, #16]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d106      	bne.n	8001eda <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	4393      	bics	r3, r2
 8001ed4:	001a      	movs	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	611a      	str	r2, [r3, #16]
  }
}
 8001eda:	46c0      	nop			@ (mov r8, r8)
 8001edc:	46bd      	mov	sp, r7
 8001ede:	b004      	add	sp, #16
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	46c0      	nop			@ (mov r8, r8)
 8001ee4:	40012c00 	.word	0x40012c00
 8001ee8:	40000400 	.word	0x40000400
 8001eec:	40002000 	.word	0x40002000
 8001ef0:	40014000 	.word	0x40014000
 8001ef4:	40014400 	.word	0x40014400
 8001ef8:	40014800 	.word	0x40014800
 8001efc:	fffffcff 	.word	0xfffffcff

08001f00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a1b      	ldr	r3, [r3, #32]
 8001f0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	2201      	movs	r2, #1
 8001f16:	4393      	bics	r3, r2
 8001f18:	001a      	movs	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	4a32      	ldr	r2, [pc, #200]	@ (8001ff8 <TIM_OC1_SetConfig+0xf8>)
 8001f2e:	4013      	ands	r3, r2
 8001f30:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2203      	movs	r2, #3
 8001f36:	4393      	bics	r3, r2
 8001f38:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	68fa      	ldr	r2, [r7, #12]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	2202      	movs	r2, #2
 8001f48:	4393      	bics	r3, r2
 8001f4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a28      	ldr	r2, [pc, #160]	@ (8001ffc <TIM_OC1_SetConfig+0xfc>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d00b      	beq.n	8001f76 <TIM_OC1_SetConfig+0x76>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a27      	ldr	r2, [pc, #156]	@ (8002000 <TIM_OC1_SetConfig+0x100>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d007      	beq.n	8001f76 <TIM_OC1_SetConfig+0x76>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a26      	ldr	r2, [pc, #152]	@ (8002004 <TIM_OC1_SetConfig+0x104>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d003      	beq.n	8001f76 <TIM_OC1_SetConfig+0x76>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a25      	ldr	r2, [pc, #148]	@ (8002008 <TIM_OC1_SetConfig+0x108>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d10c      	bne.n	8001f90 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	2208      	movs	r2, #8
 8001f7a:	4393      	bics	r3, r2
 8001f7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	697a      	ldr	r2, [r7, #20]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	2204      	movs	r2, #4
 8001f8c:	4393      	bics	r3, r2
 8001f8e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a1a      	ldr	r2, [pc, #104]	@ (8001ffc <TIM_OC1_SetConfig+0xfc>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d00b      	beq.n	8001fb0 <TIM_OC1_SetConfig+0xb0>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a19      	ldr	r2, [pc, #100]	@ (8002000 <TIM_OC1_SetConfig+0x100>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d007      	beq.n	8001fb0 <TIM_OC1_SetConfig+0xb0>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a18      	ldr	r2, [pc, #96]	@ (8002004 <TIM_OC1_SetConfig+0x104>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d003      	beq.n	8001fb0 <TIM_OC1_SetConfig+0xb0>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4a17      	ldr	r2, [pc, #92]	@ (8002008 <TIM_OC1_SetConfig+0x108>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d111      	bne.n	8001fd4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4a16      	ldr	r2, [pc, #88]	@ (800200c <TIM_OC1_SetConfig+0x10c>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	4a15      	ldr	r2, [pc, #84]	@ (8002010 <TIM_OC1_SetConfig+0x110>)
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	695b      	ldr	r3, [r3, #20]
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	68fa      	ldr	r2, [r7, #12]
 8001fde:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	621a      	str	r2, [r3, #32]
}
 8001fee:	46c0      	nop			@ (mov r8, r8)
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	b006      	add	sp, #24
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	46c0      	nop			@ (mov r8, r8)
 8001ff8:	fffeff8f 	.word	0xfffeff8f
 8001ffc:	40012c00 	.word	0x40012c00
 8002000:	40014000 	.word	0x40014000
 8002004:	40014400 	.word	0x40014400
 8002008:	40014800 	.word	0x40014800
 800200c:	fffffeff 	.word	0xfffffeff
 8002010:	fffffdff 	.word	0xfffffdff

08002014 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a1b      	ldr	r3, [r3, #32]
 8002022:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	2210      	movs	r2, #16
 800202a:	4393      	bics	r3, r2
 800202c:	001a      	movs	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	4a2e      	ldr	r2, [pc, #184]	@ (80020fc <TIM_OC2_SetConfig+0xe8>)
 8002042:	4013      	ands	r3, r2
 8002044:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	4a2d      	ldr	r2, [pc, #180]	@ (8002100 <TIM_OC2_SetConfig+0xec>)
 800204a:	4013      	ands	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	021b      	lsls	r3, r3, #8
 8002054:	68fa      	ldr	r2, [r7, #12]
 8002056:	4313      	orrs	r3, r2
 8002058:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	2220      	movs	r2, #32
 800205e:	4393      	bics	r3, r2
 8002060:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	011b      	lsls	r3, r3, #4
 8002068:	697a      	ldr	r2, [r7, #20]
 800206a:	4313      	orrs	r3, r2
 800206c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a24      	ldr	r2, [pc, #144]	@ (8002104 <TIM_OC2_SetConfig+0xf0>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d10d      	bne.n	8002092 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	2280      	movs	r2, #128	@ 0x80
 800207a:	4393      	bics	r3, r2
 800207c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	697a      	ldr	r2, [r7, #20]
 8002086:	4313      	orrs	r3, r2
 8002088:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	2240      	movs	r2, #64	@ 0x40
 800208e:	4393      	bics	r3, r2
 8002090:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a1b      	ldr	r2, [pc, #108]	@ (8002104 <TIM_OC2_SetConfig+0xf0>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d00b      	beq.n	80020b2 <TIM_OC2_SetConfig+0x9e>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a1a      	ldr	r2, [pc, #104]	@ (8002108 <TIM_OC2_SetConfig+0xf4>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d007      	beq.n	80020b2 <TIM_OC2_SetConfig+0x9e>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a19      	ldr	r2, [pc, #100]	@ (800210c <TIM_OC2_SetConfig+0xf8>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d003      	beq.n	80020b2 <TIM_OC2_SetConfig+0x9e>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a18      	ldr	r2, [pc, #96]	@ (8002110 <TIM_OC2_SetConfig+0xfc>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d113      	bne.n	80020da <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	4a17      	ldr	r2, [pc, #92]	@ (8002114 <TIM_OC2_SetConfig+0x100>)
 80020b6:	4013      	ands	r3, r2
 80020b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	4a16      	ldr	r2, [pc, #88]	@ (8002118 <TIM_OC2_SetConfig+0x104>)
 80020be:	4013      	ands	r3, r2
 80020c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68fa      	ldr	r2, [r7, #12]
 80020e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685a      	ldr	r2, [r3, #4]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	697a      	ldr	r2, [r7, #20]
 80020f2:	621a      	str	r2, [r3, #32]
}
 80020f4:	46c0      	nop			@ (mov r8, r8)
 80020f6:	46bd      	mov	sp, r7
 80020f8:	b006      	add	sp, #24
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	feff8fff 	.word	0xfeff8fff
 8002100:	fffffcff 	.word	0xfffffcff
 8002104:	40012c00 	.word	0x40012c00
 8002108:	40014000 	.word	0x40014000
 800210c:	40014400 	.word	0x40014400
 8002110:	40014800 	.word	0x40014800
 8002114:	fffffbff 	.word	0xfffffbff
 8002118:	fffff7ff 	.word	0xfffff7ff

0800211c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a1b      	ldr	r3, [r3, #32]
 800212a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a1b      	ldr	r3, [r3, #32]
 8002130:	4a33      	ldr	r2, [pc, #204]	@ (8002200 <TIM_OC3_SetConfig+0xe4>)
 8002132:	401a      	ands	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	69db      	ldr	r3, [r3, #28]
 8002142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	4a2f      	ldr	r2, [pc, #188]	@ (8002204 <TIM_OC3_SetConfig+0xe8>)
 8002148:	4013      	ands	r3, r2
 800214a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2203      	movs	r2, #3
 8002150:	4393      	bics	r3, r2
 8002152:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	4313      	orrs	r3, r2
 800215c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	4a29      	ldr	r2, [pc, #164]	@ (8002208 <TIM_OC3_SetConfig+0xec>)
 8002162:	4013      	ands	r3, r2
 8002164:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	021b      	lsls	r3, r3, #8
 800216c:	697a      	ldr	r2, [r7, #20]
 800216e:	4313      	orrs	r3, r2
 8002170:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a25      	ldr	r2, [pc, #148]	@ (800220c <TIM_OC3_SetConfig+0xf0>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d10d      	bne.n	8002196 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	4a24      	ldr	r2, [pc, #144]	@ (8002210 <TIM_OC3_SetConfig+0xf4>)
 800217e:	4013      	ands	r3, r2
 8002180:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	021b      	lsls	r3, r3, #8
 8002188:	697a      	ldr	r2, [r7, #20]
 800218a:	4313      	orrs	r3, r2
 800218c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	4a20      	ldr	r2, [pc, #128]	@ (8002214 <TIM_OC3_SetConfig+0xf8>)
 8002192:	4013      	ands	r3, r2
 8002194:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a1c      	ldr	r2, [pc, #112]	@ (800220c <TIM_OC3_SetConfig+0xf0>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d00b      	beq.n	80021b6 <TIM_OC3_SetConfig+0x9a>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002218 <TIM_OC3_SetConfig+0xfc>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d007      	beq.n	80021b6 <TIM_OC3_SetConfig+0x9a>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a1c      	ldr	r2, [pc, #112]	@ (800221c <TIM_OC3_SetConfig+0x100>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d003      	beq.n	80021b6 <TIM_OC3_SetConfig+0x9a>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a1b      	ldr	r2, [pc, #108]	@ (8002220 <TIM_OC3_SetConfig+0x104>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d113      	bne.n	80021de <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	4a1a      	ldr	r2, [pc, #104]	@ (8002224 <TIM_OC3_SetConfig+0x108>)
 80021ba:	4013      	ands	r3, r2
 80021bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4a19      	ldr	r2, [pc, #100]	@ (8002228 <TIM_OC3_SetConfig+0x10c>)
 80021c2:	4013      	ands	r3, r2
 80021c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	695b      	ldr	r3, [r3, #20]
 80021ca:	011b      	lsls	r3, r3, #4
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	011b      	lsls	r3, r3, #4
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	4313      	orrs	r3, r2
 80021dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685a      	ldr	r2, [r3, #4]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	697a      	ldr	r2, [r7, #20]
 80021f6:	621a      	str	r2, [r3, #32]
}
 80021f8:	46c0      	nop			@ (mov r8, r8)
 80021fa:	46bd      	mov	sp, r7
 80021fc:	b006      	add	sp, #24
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	fffffeff 	.word	0xfffffeff
 8002204:	fffeff8f 	.word	0xfffeff8f
 8002208:	fffffdff 	.word	0xfffffdff
 800220c:	40012c00 	.word	0x40012c00
 8002210:	fffff7ff 	.word	0xfffff7ff
 8002214:	fffffbff 	.word	0xfffffbff
 8002218:	40014000 	.word	0x40014000
 800221c:	40014400 	.word	0x40014400
 8002220:	40014800 	.word	0x40014800
 8002224:	ffffefff 	.word	0xffffefff
 8002228:	ffffdfff 	.word	0xffffdfff

0800222c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a1b      	ldr	r3, [r3, #32]
 800223a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	4a26      	ldr	r2, [pc, #152]	@ (80022dc <TIM_OC4_SetConfig+0xb0>)
 8002242:	401a      	ands	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	69db      	ldr	r3, [r3, #28]
 8002252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4a22      	ldr	r2, [pc, #136]	@ (80022e0 <TIM_OC4_SetConfig+0xb4>)
 8002258:	4013      	ands	r3, r2
 800225a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	4a21      	ldr	r2, [pc, #132]	@ (80022e4 <TIM_OC4_SetConfig+0xb8>)
 8002260:	4013      	ands	r3, r2
 8002262:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	021b      	lsls	r3, r3, #8
 800226a:	68fa      	ldr	r2, [r7, #12]
 800226c:	4313      	orrs	r3, r2
 800226e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	4a1d      	ldr	r2, [pc, #116]	@ (80022e8 <TIM_OC4_SetConfig+0xbc>)
 8002274:	4013      	ands	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	031b      	lsls	r3, r3, #12
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	4313      	orrs	r3, r2
 8002282:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	4a19      	ldr	r2, [pc, #100]	@ (80022ec <TIM_OC4_SetConfig+0xc0>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d00b      	beq.n	80022a4 <TIM_OC4_SetConfig+0x78>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	4a18      	ldr	r2, [pc, #96]	@ (80022f0 <TIM_OC4_SetConfig+0xc4>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d007      	beq.n	80022a4 <TIM_OC4_SetConfig+0x78>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a17      	ldr	r2, [pc, #92]	@ (80022f4 <TIM_OC4_SetConfig+0xc8>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d003      	beq.n	80022a4 <TIM_OC4_SetConfig+0x78>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	4a16      	ldr	r2, [pc, #88]	@ (80022f8 <TIM_OC4_SetConfig+0xcc>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d109      	bne.n	80022b8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	4a15      	ldr	r2, [pc, #84]	@ (80022fc <TIM_OC4_SetConfig+0xd0>)
 80022a8:	4013      	ands	r3, r2
 80022aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	695b      	ldr	r3, [r3, #20]
 80022b0:	019b      	lsls	r3, r3, #6
 80022b2:	697a      	ldr	r2, [r7, #20]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	621a      	str	r2, [r3, #32]
}
 80022d2:	46c0      	nop			@ (mov r8, r8)
 80022d4:	46bd      	mov	sp, r7
 80022d6:	b006      	add	sp, #24
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	46c0      	nop			@ (mov r8, r8)
 80022dc:	ffffefff 	.word	0xffffefff
 80022e0:	feff8fff 	.word	0xfeff8fff
 80022e4:	fffffcff 	.word	0xfffffcff
 80022e8:	ffffdfff 	.word	0xffffdfff
 80022ec:	40012c00 	.word	0x40012c00
 80022f0:	40014000 	.word	0x40014000
 80022f4:	40014400 	.word	0x40014400
 80022f8:	40014800 	.word	0x40014800
 80022fc:	ffffbfff 	.word	0xffffbfff

08002300 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	4a23      	ldr	r2, [pc, #140]	@ (80023a4 <TIM_OC5_SetConfig+0xa4>)
 8002316:	401a      	ands	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	4a1f      	ldr	r2, [pc, #124]	@ (80023a8 <TIM_OC5_SetConfig+0xa8>)
 800232c:	4013      	ands	r3, r2
 800232e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	68fa      	ldr	r2, [r7, #12]
 8002336:	4313      	orrs	r3, r2
 8002338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	4a1b      	ldr	r2, [pc, #108]	@ (80023ac <TIM_OC5_SetConfig+0xac>)
 800233e:	4013      	ands	r3, r2
 8002340:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	041b      	lsls	r3, r3, #16
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	4313      	orrs	r3, r2
 800234c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a17      	ldr	r2, [pc, #92]	@ (80023b0 <TIM_OC5_SetConfig+0xb0>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d00b      	beq.n	800236e <TIM_OC5_SetConfig+0x6e>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a16      	ldr	r2, [pc, #88]	@ (80023b4 <TIM_OC5_SetConfig+0xb4>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d007      	beq.n	800236e <TIM_OC5_SetConfig+0x6e>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a15      	ldr	r2, [pc, #84]	@ (80023b8 <TIM_OC5_SetConfig+0xb8>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d003      	beq.n	800236e <TIM_OC5_SetConfig+0x6e>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a14      	ldr	r2, [pc, #80]	@ (80023bc <TIM_OC5_SetConfig+0xbc>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d109      	bne.n	8002382 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	4a0c      	ldr	r2, [pc, #48]	@ (80023a4 <TIM_OC5_SetConfig+0xa4>)
 8002372:	4013      	ands	r3, r2
 8002374:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	021b      	lsls	r3, r3, #8
 800237c:	697a      	ldr	r2, [r7, #20]
 800237e:	4313      	orrs	r3, r2
 8002380:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	697a      	ldr	r2, [r7, #20]
 8002386:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	621a      	str	r2, [r3, #32]
}
 800239c:	46c0      	nop			@ (mov r8, r8)
 800239e:	46bd      	mov	sp, r7
 80023a0:	b006      	add	sp, #24
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	fffeffff 	.word	0xfffeffff
 80023a8:	fffeff8f 	.word	0xfffeff8f
 80023ac:	fffdffff 	.word	0xfffdffff
 80023b0:	40012c00 	.word	0x40012c00
 80023b4:	40014000 	.word	0x40014000
 80023b8:	40014400 	.word	0x40014400
 80023bc:	40014800 	.word	0x40014800

080023c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	4a24      	ldr	r2, [pc, #144]	@ (8002468 <TIM_OC6_SetConfig+0xa8>)
 80023d6:	401a      	ands	r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4a20      	ldr	r2, [pc, #128]	@ (800246c <TIM_OC6_SetConfig+0xac>)
 80023ec:	4013      	ands	r3, r2
 80023ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	021b      	lsls	r3, r3, #8
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002470 <TIM_OC6_SetConfig+0xb0>)
 8002400:	4013      	ands	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	051b      	lsls	r3, r3, #20
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	4313      	orrs	r3, r2
 800240e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a18      	ldr	r2, [pc, #96]	@ (8002474 <TIM_OC6_SetConfig+0xb4>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d00b      	beq.n	8002430 <TIM_OC6_SetConfig+0x70>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4a17      	ldr	r2, [pc, #92]	@ (8002478 <TIM_OC6_SetConfig+0xb8>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d007      	beq.n	8002430 <TIM_OC6_SetConfig+0x70>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4a16      	ldr	r2, [pc, #88]	@ (800247c <TIM_OC6_SetConfig+0xbc>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d003      	beq.n	8002430 <TIM_OC6_SetConfig+0x70>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4a15      	ldr	r2, [pc, #84]	@ (8002480 <TIM_OC6_SetConfig+0xc0>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d109      	bne.n	8002444 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	4a14      	ldr	r2, [pc, #80]	@ (8002484 <TIM_OC6_SetConfig+0xc4>)
 8002434:	4013      	ands	r3, r2
 8002436:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	695b      	ldr	r3, [r3, #20]
 800243c:	029b      	lsls	r3, r3, #10
 800243e:	697a      	ldr	r2, [r7, #20]
 8002440:	4313      	orrs	r3, r2
 8002442:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	68fa      	ldr	r2, [r7, #12]
 800244e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685a      	ldr	r2, [r3, #4]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	621a      	str	r2, [r3, #32]
}
 800245e:	46c0      	nop			@ (mov r8, r8)
 8002460:	46bd      	mov	sp, r7
 8002462:	b006      	add	sp, #24
 8002464:	bd80      	pop	{r7, pc}
 8002466:	46c0      	nop			@ (mov r8, r8)
 8002468:	ffefffff 	.word	0xffefffff
 800246c:	feff8fff 	.word	0xfeff8fff
 8002470:	ffdfffff 	.word	0xffdfffff
 8002474:	40012c00 	.word	0x40012c00
 8002478:	40014000 	.word	0x40014000
 800247c:	40014400 	.word	0x40014400
 8002480:	40014800 	.word	0x40014800
 8002484:	fffbffff 	.word	0xfffbffff

08002488 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d108      	bne.n	80024aa <HAL_TIMEx_PWMN_Start+0x22>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2244      	movs	r2, #68	@ 0x44
 800249c:	5c9b      	ldrb	r3, [r3, r2]
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	3b01      	subs	r3, #1
 80024a2:	1e5a      	subs	r2, r3, #1
 80024a4:	4193      	sbcs	r3, r2
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	e01f      	b.n	80024ea <HAL_TIMEx_PWMN_Start+0x62>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	2b04      	cmp	r3, #4
 80024ae:	d108      	bne.n	80024c2 <HAL_TIMEx_PWMN_Start+0x3a>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2245      	movs	r2, #69	@ 0x45
 80024b4:	5c9b      	ldrb	r3, [r3, r2]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	3b01      	subs	r3, #1
 80024ba:	1e5a      	subs	r2, r3, #1
 80024bc:	4193      	sbcs	r3, r2
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	e013      	b.n	80024ea <HAL_TIMEx_PWMN_Start+0x62>
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	2b08      	cmp	r3, #8
 80024c6:	d108      	bne.n	80024da <HAL_TIMEx_PWMN_Start+0x52>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2246      	movs	r2, #70	@ 0x46
 80024cc:	5c9b      	ldrb	r3, [r3, r2]
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	3b01      	subs	r3, #1
 80024d2:	1e5a      	subs	r2, r3, #1
 80024d4:	4193      	sbcs	r3, r2
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	e007      	b.n	80024ea <HAL_TIMEx_PWMN_Start+0x62>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2247      	movs	r2, #71	@ 0x47
 80024de:	5c9b      	ldrb	r3, [r3, r2]
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	3b01      	subs	r3, #1
 80024e4:	1e5a      	subs	r2, r3, #1
 80024e6:	4193      	sbcs	r3, r2
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_TIMEx_PWMN_Start+0x6a>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e05c      	b.n	80025ac <HAL_TIMEx_PWMN_Start+0x124>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d104      	bne.n	8002502 <HAL_TIMEx_PWMN_Start+0x7a>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2244      	movs	r2, #68	@ 0x44
 80024fc:	2102      	movs	r1, #2
 80024fe:	5499      	strb	r1, [r3, r2]
 8002500:	e013      	b.n	800252a <HAL_TIMEx_PWMN_Start+0xa2>
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	2b04      	cmp	r3, #4
 8002506:	d104      	bne.n	8002512 <HAL_TIMEx_PWMN_Start+0x8a>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2245      	movs	r2, #69	@ 0x45
 800250c:	2102      	movs	r1, #2
 800250e:	5499      	strb	r1, [r3, r2]
 8002510:	e00b      	b.n	800252a <HAL_TIMEx_PWMN_Start+0xa2>
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	2b08      	cmp	r3, #8
 8002516:	d104      	bne.n	8002522 <HAL_TIMEx_PWMN_Start+0x9a>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2246      	movs	r2, #70	@ 0x46
 800251c:	2102      	movs	r1, #2
 800251e:	5499      	strb	r1, [r3, r2]
 8002520:	e003      	b.n	800252a <HAL_TIMEx_PWMN_Start+0xa2>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2247      	movs	r2, #71	@ 0x47
 8002526:	2102      	movs	r1, #2
 8002528:	5499      	strb	r1, [r3, r2]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6839      	ldr	r1, [r7, #0]
 8002530:	2204      	movs	r2, #4
 8002532:	0018      	movs	r0, r3
 8002534:	f000 f94a 	bl	80027cc <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2180      	movs	r1, #128	@ 0x80
 8002544:	0209      	lsls	r1, r1, #8
 8002546:	430a      	orrs	r2, r1
 8002548:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a19      	ldr	r2, [pc, #100]	@ (80025b4 <HAL_TIMEx_PWMN_Start+0x12c>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d009      	beq.n	8002568 <HAL_TIMEx_PWMN_Start+0xe0>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a17      	ldr	r2, [pc, #92]	@ (80025b8 <HAL_TIMEx_PWMN_Start+0x130>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d004      	beq.n	8002568 <HAL_TIMEx_PWMN_Start+0xe0>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a16      	ldr	r2, [pc, #88]	@ (80025bc <HAL_TIMEx_PWMN_Start+0x134>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d116      	bne.n	8002596 <HAL_TIMEx_PWMN_Start+0x10e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	4a14      	ldr	r2, [pc, #80]	@ (80025c0 <HAL_TIMEx_PWMN_Start+0x138>)
 8002570:	4013      	ands	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2b06      	cmp	r3, #6
 8002578:	d016      	beq.n	80025a8 <HAL_TIMEx_PWMN_Start+0x120>
 800257a:	68fa      	ldr	r2, [r7, #12]
 800257c:	2380      	movs	r3, #128	@ 0x80
 800257e:	025b      	lsls	r3, r3, #9
 8002580:	429a      	cmp	r2, r3
 8002582:	d011      	beq.n	80025a8 <HAL_TIMEx_PWMN_Start+0x120>
    {
      __HAL_TIM_ENABLE(htim);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2101      	movs	r1, #1
 8002590:	430a      	orrs	r2, r1
 8002592:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002594:	e008      	b.n	80025a8 <HAL_TIMEx_PWMN_Start+0x120>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2101      	movs	r1, #1
 80025a2:	430a      	orrs	r2, r1
 80025a4:	601a      	str	r2, [r3, #0]
 80025a6:	e000      	b.n	80025aa <HAL_TIMEx_PWMN_Start+0x122>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025a8:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	0018      	movs	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	b004      	add	sp, #16
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40012c00 	.word	0x40012c00
 80025b8:	40000400 	.word	0x40000400
 80025bc:	40014000 	.word	0x40014000
 80025c0:	00010007 	.word	0x00010007

080025c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	223c      	movs	r2, #60	@ 0x3c
 80025d2:	5c9b      	ldrb	r3, [r3, r2]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d101      	bne.n	80025dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025d8:	2302      	movs	r3, #2
 80025da:	e04f      	b.n	800267c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	223c      	movs	r2, #60	@ 0x3c
 80025e0:	2101      	movs	r1, #1
 80025e2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	223d      	movs	r2, #61	@ 0x3d
 80025e8:	2102      	movs	r1, #2
 80025ea:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a20      	ldr	r2, [pc, #128]	@ (8002684 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d108      	bne.n	8002618 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	4a1f      	ldr	r2, [pc, #124]	@ (8002688 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800260a:	4013      	ands	r3, r2
 800260c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	4313      	orrs	r3, r2
 8002616:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2270      	movs	r2, #112	@ 0x70
 800261c:	4393      	bics	r3, r2
 800261e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	4313      	orrs	r3, r2
 8002628:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a13      	ldr	r2, [pc, #76]	@ (8002684 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d009      	beq.n	8002650 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a12      	ldr	r2, [pc, #72]	@ (800268c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d004      	beq.n	8002650 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a11      	ldr	r2, [pc, #68]	@ (8002690 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d10c      	bne.n	800266a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	2280      	movs	r2, #128	@ 0x80
 8002654:	4393      	bics	r3, r2
 8002656:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	68ba      	ldr	r2, [r7, #8]
 800265e:	4313      	orrs	r3, r2
 8002660:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	223d      	movs	r2, #61	@ 0x3d
 800266e:	2101      	movs	r1, #1
 8002670:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	223c      	movs	r2, #60	@ 0x3c
 8002676:	2100      	movs	r1, #0
 8002678:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800267a:	2300      	movs	r3, #0
}
 800267c:	0018      	movs	r0, r3
 800267e:	46bd      	mov	sp, r7
 8002680:	b004      	add	sp, #16
 8002682:	bd80      	pop	{r7, pc}
 8002684:	40012c00 	.word	0x40012c00
 8002688:	ff0fffff 	.word	0xff0fffff
 800268c:	40000400 	.word	0x40000400
 8002690:	40014000 	.word	0x40014000

08002694 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800269e:	2300      	movs	r3, #0
 80026a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	223c      	movs	r2, #60	@ 0x3c
 80026a6:	5c9b      	ldrb	r3, [r3, r2]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d101      	bne.n	80026b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80026ac:	2302      	movs	r3, #2
 80026ae:	e06f      	b.n	8002790 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	223c      	movs	r2, #60	@ 0x3c
 80026b4:	2101      	movs	r1, #1
 80026b6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	22ff      	movs	r2, #255	@ 0xff
 80026bc:	4393      	bics	r3, r2
 80026be:	001a      	movs	r2, r3
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4a33      	ldr	r2, [pc, #204]	@ (8002798 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80026cc:	401a      	ands	r2, r3
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	4a30      	ldr	r2, [pc, #192]	@ (800279c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80026da:	401a      	ands	r2, r3
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	4a2e      	ldr	r2, [pc, #184]	@ (80027a0 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80026e8:	401a      	ands	r2, r3
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	4a2b      	ldr	r2, [pc, #172]	@ (80027a4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80026f6:	401a      	ands	r2, r3
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	691b      	ldr	r3, [r3, #16]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4a29      	ldr	r2, [pc, #164]	@ (80027a8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8002704:	401a      	ands	r2, r3
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	695b      	ldr	r3, [r3, #20]
 800270a:	4313      	orrs	r3, r2
 800270c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	4a26      	ldr	r2, [pc, #152]	@ (80027ac <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8002712:	401a      	ands	r2, r3
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002718:	4313      	orrs	r3, r2
 800271a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	4a24      	ldr	r2, [pc, #144]	@ (80027b0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8002720:	401a      	ands	r2, r3
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	041b      	lsls	r3, r3, #16
 8002728:	4313      	orrs	r3, r2
 800272a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	4a21      	ldr	r2, [pc, #132]	@ (80027b4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8002730:	401a      	ands	r2, r3
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	69db      	ldr	r3, [r3, #28]
 8002736:	4313      	orrs	r3, r2
 8002738:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a1e      	ldr	r2, [pc, #120]	@ (80027b8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d11c      	bne.n	800277e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	4a1d      	ldr	r2, [pc, #116]	@ (80027bc <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8002748:	401a      	ands	r2, r3
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274e:	051b      	lsls	r3, r3, #20
 8002750:	4313      	orrs	r3, r2
 8002752:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4a1a      	ldr	r2, [pc, #104]	@ (80027c0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8002758:	401a      	ands	r2, r3
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	6a1b      	ldr	r3, [r3, #32]
 800275e:	4313      	orrs	r3, r2
 8002760:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	4a17      	ldr	r2, [pc, #92]	@ (80027c4 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8002766:	401a      	ands	r2, r3
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800276c:	4313      	orrs	r3, r2
 800276e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4a15      	ldr	r2, [pc, #84]	@ (80027c8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8002774:	401a      	ands	r2, r3
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800277a:	4313      	orrs	r3, r2
 800277c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	223c      	movs	r2, #60	@ 0x3c
 800278a:	2100      	movs	r1, #0
 800278c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	0018      	movs	r0, r3
 8002792:	46bd      	mov	sp, r7
 8002794:	b004      	add	sp, #16
 8002796:	bd80      	pop	{r7, pc}
 8002798:	fffffcff 	.word	0xfffffcff
 800279c:	fffffbff 	.word	0xfffffbff
 80027a0:	fffff7ff 	.word	0xfffff7ff
 80027a4:	ffffefff 	.word	0xffffefff
 80027a8:	ffffdfff 	.word	0xffffdfff
 80027ac:	ffffbfff 	.word	0xffffbfff
 80027b0:	fff0ffff 	.word	0xfff0ffff
 80027b4:	efffffff 	.word	0xefffffff
 80027b8:	40012c00 	.word	0x40012c00
 80027bc:	ff0fffff 	.word	0xff0fffff
 80027c0:	feffffff 	.word	0xfeffffff
 80027c4:	fdffffff 	.word	0xfdffffff
 80027c8:	dfffffff 	.word	0xdfffffff

080027cc <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	220f      	movs	r2, #15
 80027dc:	4013      	ands	r3, r2
 80027de:	2204      	movs	r2, #4
 80027e0:	409a      	lsls	r2, r3
 80027e2:	0013      	movs	r3, r2
 80027e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	43d2      	mvns	r2, r2
 80027ee:	401a      	ands	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6a1a      	ldr	r2, [r3, #32]
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	210f      	movs	r1, #15
 80027fc:	400b      	ands	r3, r1
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	4099      	lsls	r1, r3
 8002802:	000b      	movs	r3, r1
 8002804:	431a      	orrs	r2, r3
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	621a      	str	r2, [r3, #32]
}
 800280a:	46c0      	nop			@ (mov r8, r8)
 800280c:	46bd      	mov	sp, r7
 800280e:	b006      	add	sp, #24
 8002810:	bd80      	pop	{r7, pc}
	...

08002814 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e046      	b.n	80028b4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2288      	movs	r2, #136	@ 0x88
 800282a:	589b      	ldr	r3, [r3, r2]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d107      	bne.n	8002840 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2284      	movs	r2, #132	@ 0x84
 8002834:	2100      	movs	r1, #0
 8002836:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	0018      	movs	r0, r3
 800283c:	f7fd ffee 	bl	800081c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2288      	movs	r2, #136	@ 0x88
 8002844:	2124      	movs	r1, #36	@ 0x24
 8002846:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2101      	movs	r1, #1
 8002854:	438a      	bics	r2, r1
 8002856:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800285c:	2b00      	cmp	r3, #0
 800285e:	d003      	beq.n	8002868 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	0018      	movs	r0, r3
 8002864:	f000 f9d0 	bl	8002c08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	0018      	movs	r0, r3
 800286c:	f000 f828 	bl	80028c0 <UART_SetConfig>
 8002870:	0003      	movs	r3, r0
 8002872:	2b01      	cmp	r3, #1
 8002874:	d101      	bne.n	800287a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e01c      	b.n	80028b4 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	490d      	ldr	r1, [pc, #52]	@ (80028bc <HAL_UART_Init+0xa8>)
 8002886:	400a      	ands	r2, r1
 8002888:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	212a      	movs	r1, #42	@ 0x2a
 8002896:	438a      	bics	r2, r1
 8002898:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2101      	movs	r1, #1
 80028a6:	430a      	orrs	r2, r1
 80028a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	0018      	movs	r0, r3
 80028ae:	f000 fa5f 	bl	8002d70 <UART_CheckIdleState>
 80028b2:	0003      	movs	r3, r0
}
 80028b4:	0018      	movs	r0, r3
 80028b6:	46bd      	mov	sp, r7
 80028b8:	b002      	add	sp, #8
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	ffffb7ff 	.word	0xffffb7ff

080028c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b088      	sub	sp, #32
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80028c8:	231a      	movs	r3, #26
 80028ca:	18fb      	adds	r3, r7, r3
 80028cc:	2200      	movs	r2, #0
 80028ce:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	431a      	orrs	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	69db      	ldr	r3, [r3, #28]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4abc      	ldr	r2, [pc, #752]	@ (8002be0 <UART_SetConfig+0x320>)
 80028f0:	4013      	ands	r3, r2
 80028f2:	0019      	movs	r1, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	69fa      	ldr	r2, [r7, #28]
 80028fa:	430a      	orrs	r2, r1
 80028fc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	4ab7      	ldr	r2, [pc, #732]	@ (8002be4 <UART_SetConfig+0x324>)
 8002906:	4013      	ands	r3, r2
 8002908:	0019      	movs	r1, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	68da      	ldr	r2, [r3, #12]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a1b      	ldr	r3, [r3, #32]
 8002920:	69fa      	ldr	r2, [r7, #28]
 8002922:	4313      	orrs	r3, r2
 8002924:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	4aae      	ldr	r2, [pc, #696]	@ (8002be8 <UART_SetConfig+0x328>)
 800292e:	4013      	ands	r3, r2
 8002930:	0019      	movs	r1, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	69fa      	ldr	r2, [r7, #28]
 8002938:	430a      	orrs	r2, r1
 800293a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002942:	220f      	movs	r2, #15
 8002944:	4393      	bics	r3, r2
 8002946:	0019      	movs	r1, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	430a      	orrs	r2, r1
 8002952:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4aa4      	ldr	r2, [pc, #656]	@ (8002bec <UART_SetConfig+0x32c>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d127      	bne.n	80029ae <UART_SetConfig+0xee>
 800295e:	4ba4      	ldr	r3, [pc, #656]	@ (8002bf0 <UART_SetConfig+0x330>)
 8002960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002962:	2203      	movs	r2, #3
 8002964:	4013      	ands	r3, r2
 8002966:	2b03      	cmp	r3, #3
 8002968:	d017      	beq.n	800299a <UART_SetConfig+0xda>
 800296a:	d81b      	bhi.n	80029a4 <UART_SetConfig+0xe4>
 800296c:	2b02      	cmp	r3, #2
 800296e:	d00a      	beq.n	8002986 <UART_SetConfig+0xc6>
 8002970:	d818      	bhi.n	80029a4 <UART_SetConfig+0xe4>
 8002972:	2b00      	cmp	r3, #0
 8002974:	d002      	beq.n	800297c <UART_SetConfig+0xbc>
 8002976:	2b01      	cmp	r3, #1
 8002978:	d00a      	beq.n	8002990 <UART_SetConfig+0xd0>
 800297a:	e013      	b.n	80029a4 <UART_SetConfig+0xe4>
 800297c:	231b      	movs	r3, #27
 800297e:	18fb      	adds	r3, r7, r3
 8002980:	2200      	movs	r2, #0
 8002982:	701a      	strb	r2, [r3, #0]
 8002984:	e058      	b.n	8002a38 <UART_SetConfig+0x178>
 8002986:	231b      	movs	r3, #27
 8002988:	18fb      	adds	r3, r7, r3
 800298a:	2202      	movs	r2, #2
 800298c:	701a      	strb	r2, [r3, #0]
 800298e:	e053      	b.n	8002a38 <UART_SetConfig+0x178>
 8002990:	231b      	movs	r3, #27
 8002992:	18fb      	adds	r3, r7, r3
 8002994:	2204      	movs	r2, #4
 8002996:	701a      	strb	r2, [r3, #0]
 8002998:	e04e      	b.n	8002a38 <UART_SetConfig+0x178>
 800299a:	231b      	movs	r3, #27
 800299c:	18fb      	adds	r3, r7, r3
 800299e:	2208      	movs	r2, #8
 80029a0:	701a      	strb	r2, [r3, #0]
 80029a2:	e049      	b.n	8002a38 <UART_SetConfig+0x178>
 80029a4:	231b      	movs	r3, #27
 80029a6:	18fb      	adds	r3, r7, r3
 80029a8:	2210      	movs	r2, #16
 80029aa:	701a      	strb	r2, [r3, #0]
 80029ac:	e044      	b.n	8002a38 <UART_SetConfig+0x178>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a90      	ldr	r2, [pc, #576]	@ (8002bf4 <UART_SetConfig+0x334>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d127      	bne.n	8002a08 <UART_SetConfig+0x148>
 80029b8:	4b8d      	ldr	r3, [pc, #564]	@ (8002bf0 <UART_SetConfig+0x330>)
 80029ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029bc:	220c      	movs	r2, #12
 80029be:	4013      	ands	r3, r2
 80029c0:	2b0c      	cmp	r3, #12
 80029c2:	d017      	beq.n	80029f4 <UART_SetConfig+0x134>
 80029c4:	d81b      	bhi.n	80029fe <UART_SetConfig+0x13e>
 80029c6:	2b08      	cmp	r3, #8
 80029c8:	d00a      	beq.n	80029e0 <UART_SetConfig+0x120>
 80029ca:	d818      	bhi.n	80029fe <UART_SetConfig+0x13e>
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d002      	beq.n	80029d6 <UART_SetConfig+0x116>
 80029d0:	2b04      	cmp	r3, #4
 80029d2:	d00a      	beq.n	80029ea <UART_SetConfig+0x12a>
 80029d4:	e013      	b.n	80029fe <UART_SetConfig+0x13e>
 80029d6:	231b      	movs	r3, #27
 80029d8:	18fb      	adds	r3, r7, r3
 80029da:	2200      	movs	r2, #0
 80029dc:	701a      	strb	r2, [r3, #0]
 80029de:	e02b      	b.n	8002a38 <UART_SetConfig+0x178>
 80029e0:	231b      	movs	r3, #27
 80029e2:	18fb      	adds	r3, r7, r3
 80029e4:	2202      	movs	r2, #2
 80029e6:	701a      	strb	r2, [r3, #0]
 80029e8:	e026      	b.n	8002a38 <UART_SetConfig+0x178>
 80029ea:	231b      	movs	r3, #27
 80029ec:	18fb      	adds	r3, r7, r3
 80029ee:	2204      	movs	r2, #4
 80029f0:	701a      	strb	r2, [r3, #0]
 80029f2:	e021      	b.n	8002a38 <UART_SetConfig+0x178>
 80029f4:	231b      	movs	r3, #27
 80029f6:	18fb      	adds	r3, r7, r3
 80029f8:	2208      	movs	r2, #8
 80029fa:	701a      	strb	r2, [r3, #0]
 80029fc:	e01c      	b.n	8002a38 <UART_SetConfig+0x178>
 80029fe:	231b      	movs	r3, #27
 8002a00:	18fb      	adds	r3, r7, r3
 8002a02:	2210      	movs	r2, #16
 8002a04:	701a      	strb	r2, [r3, #0]
 8002a06:	e017      	b.n	8002a38 <UART_SetConfig+0x178>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a7a      	ldr	r2, [pc, #488]	@ (8002bf8 <UART_SetConfig+0x338>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d104      	bne.n	8002a1c <UART_SetConfig+0x15c>
 8002a12:	231b      	movs	r3, #27
 8002a14:	18fb      	adds	r3, r7, r3
 8002a16:	2200      	movs	r2, #0
 8002a18:	701a      	strb	r2, [r3, #0]
 8002a1a:	e00d      	b.n	8002a38 <UART_SetConfig+0x178>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a76      	ldr	r2, [pc, #472]	@ (8002bfc <UART_SetConfig+0x33c>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d104      	bne.n	8002a30 <UART_SetConfig+0x170>
 8002a26:	231b      	movs	r3, #27
 8002a28:	18fb      	adds	r3, r7, r3
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	701a      	strb	r2, [r3, #0]
 8002a2e:	e003      	b.n	8002a38 <UART_SetConfig+0x178>
 8002a30:	231b      	movs	r3, #27
 8002a32:	18fb      	adds	r3, r7, r3
 8002a34:	2210      	movs	r2, #16
 8002a36:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	69da      	ldr	r2, [r3, #28]
 8002a3c:	2380      	movs	r3, #128	@ 0x80
 8002a3e:	021b      	lsls	r3, r3, #8
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d000      	beq.n	8002a46 <UART_SetConfig+0x186>
 8002a44:	e065      	b.n	8002b12 <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8002a46:	231b      	movs	r3, #27
 8002a48:	18fb      	adds	r3, r7, r3
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	2b08      	cmp	r3, #8
 8002a4e:	d015      	beq.n	8002a7c <UART_SetConfig+0x1bc>
 8002a50:	dc18      	bgt.n	8002a84 <UART_SetConfig+0x1c4>
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	d00d      	beq.n	8002a72 <UART_SetConfig+0x1b2>
 8002a56:	dc15      	bgt.n	8002a84 <UART_SetConfig+0x1c4>
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d002      	beq.n	8002a62 <UART_SetConfig+0x1a2>
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d005      	beq.n	8002a6c <UART_SetConfig+0x1ac>
 8002a60:	e010      	b.n	8002a84 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a62:	f7fe ff27 	bl	80018b4 <HAL_RCC_GetPCLK1Freq>
 8002a66:	0003      	movs	r3, r0
 8002a68:	617b      	str	r3, [r7, #20]
        break;
 8002a6a:	e012      	b.n	8002a92 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a6c:	4b64      	ldr	r3, [pc, #400]	@ (8002c00 <UART_SetConfig+0x340>)
 8002a6e:	617b      	str	r3, [r7, #20]
        break;
 8002a70:	e00f      	b.n	8002a92 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a72:	f7fe fe93 	bl	800179c <HAL_RCC_GetSysClockFreq>
 8002a76:	0003      	movs	r3, r0
 8002a78:	617b      	str	r3, [r7, #20]
        break;
 8002a7a:	e00a      	b.n	8002a92 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a7c:	2380      	movs	r3, #128	@ 0x80
 8002a7e:	021b      	lsls	r3, r3, #8
 8002a80:	617b      	str	r3, [r7, #20]
        break;
 8002a82:	e006      	b.n	8002a92 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8002a84:	2300      	movs	r3, #0
 8002a86:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002a88:	231a      	movs	r3, #26
 8002a8a:	18fb      	adds	r3, r7, r3
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	701a      	strb	r2, [r3, #0]
        break;
 8002a90:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d100      	bne.n	8002a9a <UART_SetConfig+0x1da>
 8002a98:	e08d      	b.n	8002bb6 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a9e:	4b59      	ldr	r3, [pc, #356]	@ (8002c04 <UART_SetConfig+0x344>)
 8002aa0:	0052      	lsls	r2, r2, #1
 8002aa2:	5ad3      	ldrh	r3, [r2, r3]
 8002aa4:	0019      	movs	r1, r3
 8002aa6:	6978      	ldr	r0, [r7, #20]
 8002aa8:	f7fd fb2a 	bl	8000100 <__udivsi3>
 8002aac:	0003      	movs	r3, r0
 8002aae:	005a      	lsls	r2, r3, #1
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	085b      	lsrs	r3, r3, #1
 8002ab6:	18d2      	adds	r2, r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	0019      	movs	r1, r3
 8002abe:	0010      	movs	r0, r2
 8002ac0:	f7fd fb1e 	bl	8000100 <__udivsi3>
 8002ac4:	0003      	movs	r3, r0
 8002ac6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	2b0f      	cmp	r3, #15
 8002acc:	d91c      	bls.n	8002b08 <UART_SetConfig+0x248>
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	2380      	movs	r3, #128	@ 0x80
 8002ad2:	025b      	lsls	r3, r3, #9
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d217      	bcs.n	8002b08 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	200e      	movs	r0, #14
 8002ade:	183b      	adds	r3, r7, r0
 8002ae0:	210f      	movs	r1, #15
 8002ae2:	438a      	bics	r2, r1
 8002ae4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	085b      	lsrs	r3, r3, #1
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	2207      	movs	r2, #7
 8002aee:	4013      	ands	r3, r2
 8002af0:	b299      	uxth	r1, r3
 8002af2:	183b      	adds	r3, r7, r0
 8002af4:	183a      	adds	r2, r7, r0
 8002af6:	8812      	ldrh	r2, [r2, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	183a      	adds	r2, r7, r0
 8002b02:	8812      	ldrh	r2, [r2, #0]
 8002b04:	60da      	str	r2, [r3, #12]
 8002b06:	e056      	b.n	8002bb6 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8002b08:	231a      	movs	r3, #26
 8002b0a:	18fb      	adds	r3, r7, r3
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	701a      	strb	r2, [r3, #0]
 8002b10:	e051      	b.n	8002bb6 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002b12:	231b      	movs	r3, #27
 8002b14:	18fb      	adds	r3, r7, r3
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d015      	beq.n	8002b48 <UART_SetConfig+0x288>
 8002b1c:	dc18      	bgt.n	8002b50 <UART_SetConfig+0x290>
 8002b1e:	2b04      	cmp	r3, #4
 8002b20:	d00d      	beq.n	8002b3e <UART_SetConfig+0x27e>
 8002b22:	dc15      	bgt.n	8002b50 <UART_SetConfig+0x290>
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d002      	beq.n	8002b2e <UART_SetConfig+0x26e>
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d005      	beq.n	8002b38 <UART_SetConfig+0x278>
 8002b2c:	e010      	b.n	8002b50 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b2e:	f7fe fec1 	bl	80018b4 <HAL_RCC_GetPCLK1Freq>
 8002b32:	0003      	movs	r3, r0
 8002b34:	617b      	str	r3, [r7, #20]
        break;
 8002b36:	e012      	b.n	8002b5e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b38:	4b31      	ldr	r3, [pc, #196]	@ (8002c00 <UART_SetConfig+0x340>)
 8002b3a:	617b      	str	r3, [r7, #20]
        break;
 8002b3c:	e00f      	b.n	8002b5e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b3e:	f7fe fe2d 	bl	800179c <HAL_RCC_GetSysClockFreq>
 8002b42:	0003      	movs	r3, r0
 8002b44:	617b      	str	r3, [r7, #20]
        break;
 8002b46:	e00a      	b.n	8002b5e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b48:	2380      	movs	r3, #128	@ 0x80
 8002b4a:	021b      	lsls	r3, r3, #8
 8002b4c:	617b      	str	r3, [r7, #20]
        break;
 8002b4e:	e006      	b.n	8002b5e <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 8002b50:	2300      	movs	r3, #0
 8002b52:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002b54:	231a      	movs	r3, #26
 8002b56:	18fb      	adds	r3, r7, r3
 8002b58:	2201      	movs	r2, #1
 8002b5a:	701a      	strb	r2, [r3, #0]
        break;
 8002b5c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d028      	beq.n	8002bb6 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b68:	4b26      	ldr	r3, [pc, #152]	@ (8002c04 <UART_SetConfig+0x344>)
 8002b6a:	0052      	lsls	r2, r2, #1
 8002b6c:	5ad3      	ldrh	r3, [r2, r3]
 8002b6e:	0019      	movs	r1, r3
 8002b70:	6978      	ldr	r0, [r7, #20]
 8002b72:	f7fd fac5 	bl	8000100 <__udivsi3>
 8002b76:	0003      	movs	r3, r0
 8002b78:	001a      	movs	r2, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	085b      	lsrs	r3, r3, #1
 8002b80:	18d2      	adds	r2, r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	0019      	movs	r1, r3
 8002b88:	0010      	movs	r0, r2
 8002b8a:	f7fd fab9 	bl	8000100 <__udivsi3>
 8002b8e:	0003      	movs	r3, r0
 8002b90:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	2b0f      	cmp	r3, #15
 8002b96:	d90a      	bls.n	8002bae <UART_SetConfig+0x2ee>
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	2380      	movs	r3, #128	@ 0x80
 8002b9c:	025b      	lsls	r3, r3, #9
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d205      	bcs.n	8002bae <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	60da      	str	r2, [r3, #12]
 8002bac:	e003      	b.n	8002bb6 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8002bae:	231a      	movs	r3, #26
 8002bb0:	18fb      	adds	r3, r7, r3
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	226a      	movs	r2, #106	@ 0x6a
 8002bba:	2101      	movs	r1, #1
 8002bbc:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2268      	movs	r2, #104	@ 0x68
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002bd2:	231a      	movs	r3, #26
 8002bd4:	18fb      	adds	r3, r7, r3
 8002bd6:	781b      	ldrb	r3, [r3, #0]
}
 8002bd8:	0018      	movs	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b008      	add	sp, #32
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	cfff69f3 	.word	0xcfff69f3
 8002be4:	ffffcfff 	.word	0xffffcfff
 8002be8:	11fff4ff 	.word	0x11fff4ff
 8002bec:	40013800 	.word	0x40013800
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	40004400 	.word	0x40004400
 8002bf8:	40004800 	.word	0x40004800
 8002bfc:	40004c00 	.word	0x40004c00
 8002c00:	00f42400 	.word	0x00f42400
 8002c04:	080033c8 	.word	0x080033c8

08002c08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c14:	2208      	movs	r2, #8
 8002c16:	4013      	ands	r3, r2
 8002c18:	d00b      	beq.n	8002c32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	4a4a      	ldr	r2, [pc, #296]	@ (8002d4c <UART_AdvFeatureConfig+0x144>)
 8002c22:	4013      	ands	r3, r2
 8002c24:	0019      	movs	r1, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c36:	2201      	movs	r2, #1
 8002c38:	4013      	ands	r3, r2
 8002c3a:	d00b      	beq.n	8002c54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	4a43      	ldr	r2, [pc, #268]	@ (8002d50 <UART_AdvFeatureConfig+0x148>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	0019      	movs	r1, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	430a      	orrs	r2, r1
 8002c52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c58:	2202      	movs	r2, #2
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d00b      	beq.n	8002c76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	4a3b      	ldr	r2, [pc, #236]	@ (8002d54 <UART_AdvFeatureConfig+0x14c>)
 8002c66:	4013      	ands	r3, r2
 8002c68:	0019      	movs	r1, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	430a      	orrs	r2, r1
 8002c74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7a:	2204      	movs	r2, #4
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	d00b      	beq.n	8002c98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	4a34      	ldr	r2, [pc, #208]	@ (8002d58 <UART_AdvFeatureConfig+0x150>)
 8002c88:	4013      	ands	r3, r2
 8002c8a:	0019      	movs	r1, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c9c:	2210      	movs	r2, #16
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	d00b      	beq.n	8002cba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	4a2c      	ldr	r2, [pc, #176]	@ (8002d5c <UART_AdvFeatureConfig+0x154>)
 8002caa:	4013      	ands	r3, r2
 8002cac:	0019      	movs	r1, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	d00b      	beq.n	8002cdc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	4a25      	ldr	r2, [pc, #148]	@ (8002d60 <UART_AdvFeatureConfig+0x158>)
 8002ccc:	4013      	ands	r3, r2
 8002cce:	0019      	movs	r1, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce0:	2240      	movs	r2, #64	@ 0x40
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	d01d      	beq.n	8002d22 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	4a1d      	ldr	r2, [pc, #116]	@ (8002d64 <UART_AdvFeatureConfig+0x15c>)
 8002cee:	4013      	ands	r3, r2
 8002cf0:	0019      	movs	r1, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d02:	2380      	movs	r3, #128	@ 0x80
 8002d04:	035b      	lsls	r3, r3, #13
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d10b      	bne.n	8002d22 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	4a15      	ldr	r2, [pc, #84]	@ (8002d68 <UART_AdvFeatureConfig+0x160>)
 8002d12:	4013      	ands	r3, r2
 8002d14:	0019      	movs	r1, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d26:	2280      	movs	r2, #128	@ 0x80
 8002d28:	4013      	ands	r3, r2
 8002d2a:	d00b      	beq.n	8002d44 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	4a0e      	ldr	r2, [pc, #56]	@ (8002d6c <UART_AdvFeatureConfig+0x164>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	0019      	movs	r1, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	605a      	str	r2, [r3, #4]
  }
}
 8002d44:	46c0      	nop			@ (mov r8, r8)
 8002d46:	46bd      	mov	sp, r7
 8002d48:	b002      	add	sp, #8
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	ffff7fff 	.word	0xffff7fff
 8002d50:	fffdffff 	.word	0xfffdffff
 8002d54:	fffeffff 	.word	0xfffeffff
 8002d58:	fffbffff 	.word	0xfffbffff
 8002d5c:	ffffefff 	.word	0xffffefff
 8002d60:	ffffdfff 	.word	0xffffdfff
 8002d64:	ffefffff 	.word	0xffefffff
 8002d68:	ff9fffff 	.word	0xff9fffff
 8002d6c:	fff7ffff 	.word	0xfff7ffff

08002d70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b092      	sub	sp, #72	@ 0x48
 8002d74:	af02      	add	r7, sp, #8
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2290      	movs	r2, #144	@ 0x90
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002d80:	f7fd fe70 	bl	8000a64 <HAL_GetTick>
 8002d84:	0003      	movs	r3, r0
 8002d86:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2208      	movs	r2, #8
 8002d90:	4013      	ands	r3, r2
 8002d92:	2b08      	cmp	r3, #8
 8002d94:	d12d      	bne.n	8002df2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d98:	2280      	movs	r2, #128	@ 0x80
 8002d9a:	0391      	lsls	r1, r2, #14
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	4a47      	ldr	r2, [pc, #284]	@ (8002ebc <UART_CheckIdleState+0x14c>)
 8002da0:	9200      	str	r2, [sp, #0]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f000 f88e 	bl	8002ec4 <UART_WaitOnFlagUntilTimeout>
 8002da8:	1e03      	subs	r3, r0, #0
 8002daa:	d022      	beq.n	8002df2 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dac:	f3ef 8310 	mrs	r3, PRIMASK
 8002db0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002db4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002db6:	2301      	movs	r3, #1
 8002db8:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dbc:	f383 8810 	msr	PRIMASK, r3
}
 8002dc0:	46c0      	nop			@ (mov r8, r8)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2180      	movs	r1, #128	@ 0x80
 8002dce:	438a      	bics	r2, r1
 8002dd0:	601a      	str	r2, [r3, #0]
 8002dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dd8:	f383 8810 	msr	PRIMASK, r3
}
 8002ddc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2288      	movs	r2, #136	@ 0x88
 8002de2:	2120      	movs	r1, #32
 8002de4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2284      	movs	r2, #132	@ 0x84
 8002dea:	2100      	movs	r1, #0
 8002dec:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e060      	b.n	8002eb4 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2204      	movs	r2, #4
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	2b04      	cmp	r3, #4
 8002dfe:	d146      	bne.n	8002e8e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e02:	2280      	movs	r2, #128	@ 0x80
 8002e04:	03d1      	lsls	r1, r2, #15
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	4a2c      	ldr	r2, [pc, #176]	@ (8002ebc <UART_CheckIdleState+0x14c>)
 8002e0a:	9200      	str	r2, [sp, #0]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f000 f859 	bl	8002ec4 <UART_WaitOnFlagUntilTimeout>
 8002e12:	1e03      	subs	r3, r0, #0
 8002e14:	d03b      	beq.n	8002e8e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e16:	f3ef 8310 	mrs	r3, PRIMASK
 8002e1a:	60fb      	str	r3, [r7, #12]
  return(result);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002e1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e20:	2301      	movs	r3, #1
 8002e22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	f383 8810 	msr	PRIMASK, r3
}
 8002e2a:	46c0      	nop			@ (mov r8, r8)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4922      	ldr	r1, [pc, #136]	@ (8002ec0 <UART_CheckIdleState+0x150>)
 8002e38:	400a      	ands	r2, r1
 8002e3a:	601a      	str	r2, [r3, #0]
 8002e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	f383 8810 	msr	PRIMASK, r3
}
 8002e46:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e48:	f3ef 8310 	mrs	r3, PRIMASK
 8002e4c:	61bb      	str	r3, [r7, #24]
  return(result);
 8002e4e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e50:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e52:	2301      	movs	r3, #1
 8002e54:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	f383 8810 	msr	PRIMASK, r3
}
 8002e5c:	46c0      	nop			@ (mov r8, r8)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	689a      	ldr	r2, [r3, #8]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2101      	movs	r1, #1
 8002e6a:	438a      	bics	r2, r1
 8002e6c:	609a      	str	r2, [r3, #8]
 8002e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e70:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e72:	6a3b      	ldr	r3, [r7, #32]
 8002e74:	f383 8810 	msr	PRIMASK, r3
}
 8002e78:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	228c      	movs	r2, #140	@ 0x8c
 8002e7e:	2120      	movs	r1, #32
 8002e80:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2284      	movs	r2, #132	@ 0x84
 8002e86:	2100      	movs	r1, #0
 8002e88:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e012      	b.n	8002eb4 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2288      	movs	r2, #136	@ 0x88
 8002e92:	2120      	movs	r1, #32
 8002e94:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	228c      	movs	r2, #140	@ 0x8c
 8002e9a:	2120      	movs	r1, #32
 8002e9c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2284      	movs	r2, #132	@ 0x84
 8002eae:	2100      	movs	r1, #0
 8002eb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	b010      	add	sp, #64	@ 0x40
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	01ffffff 	.word	0x01ffffff
 8002ec0:	fffffedf 	.word	0xfffffedf

08002ec4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	603b      	str	r3, [r7, #0]
 8002ed0:	1dfb      	adds	r3, r7, #7
 8002ed2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ed4:	e051      	b.n	8002f7a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	d04e      	beq.n	8002f7a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002edc:	f7fd fdc2 	bl	8000a64 <HAL_GetTick>
 8002ee0:	0002      	movs	r2, r0
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d302      	bcc.n	8002ef2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e051      	b.n	8002f9a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2204      	movs	r2, #4
 8002efe:	4013      	ands	r3, r2
 8002f00:	d03b      	beq.n	8002f7a <UART_WaitOnFlagUntilTimeout+0xb6>
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	2b80      	cmp	r3, #128	@ 0x80
 8002f06:	d038      	beq.n	8002f7a <UART_WaitOnFlagUntilTimeout+0xb6>
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	2b40      	cmp	r3, #64	@ 0x40
 8002f0c:	d035      	beq.n	8002f7a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	69db      	ldr	r3, [r3, #28]
 8002f14:	2208      	movs	r2, #8
 8002f16:	4013      	ands	r3, r2
 8002f18:	2b08      	cmp	r3, #8
 8002f1a:	d111      	bne.n	8002f40 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2208      	movs	r2, #8
 8002f22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	0018      	movs	r0, r3
 8002f28:	f000 f83c 	bl	8002fa4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2290      	movs	r2, #144	@ 0x90
 8002f30:	2108      	movs	r1, #8
 8002f32:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2284      	movs	r2, #132	@ 0x84
 8002f38:	2100      	movs	r1, #0
 8002f3a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e02c      	b.n	8002f9a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	69da      	ldr	r2, [r3, #28]
 8002f46:	2380      	movs	r3, #128	@ 0x80
 8002f48:	011b      	lsls	r3, r3, #4
 8002f4a:	401a      	ands	r2, r3
 8002f4c:	2380      	movs	r3, #128	@ 0x80
 8002f4e:	011b      	lsls	r3, r3, #4
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d112      	bne.n	8002f7a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2280      	movs	r2, #128	@ 0x80
 8002f5a:	0112      	lsls	r2, r2, #4
 8002f5c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	0018      	movs	r0, r3
 8002f62:	f000 f81f 	bl	8002fa4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2290      	movs	r2, #144	@ 0x90
 8002f6a:	2120      	movs	r1, #32
 8002f6c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2284      	movs	r2, #132	@ 0x84
 8002f72:	2100      	movs	r1, #0
 8002f74:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e00f      	b.n	8002f9a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	69db      	ldr	r3, [r3, #28]
 8002f80:	68ba      	ldr	r2, [r7, #8]
 8002f82:	4013      	ands	r3, r2
 8002f84:	68ba      	ldr	r2, [r7, #8]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	425a      	negs	r2, r3
 8002f8a:	4153      	adcs	r3, r2
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	001a      	movs	r2, r3
 8002f90:	1dfb      	adds	r3, r7, #7
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d09e      	beq.n	8002ed6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	b004      	add	sp, #16
 8002fa0:	bd80      	pop	{r7, pc}
	...

08002fa4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b08e      	sub	sp, #56	@ 0x38
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fac:	f3ef 8310 	mrs	r3, PRIMASK
 8002fb0:	617b      	str	r3, [r7, #20]
  return(result);
 8002fb2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002fb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	f383 8810 	msr	PRIMASK, r3
}
 8002fc0:	46c0      	nop			@ (mov r8, r8)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4926      	ldr	r1, [pc, #152]	@ (8003068 <UART_EndRxTransfer+0xc4>)
 8002fce:	400a      	ands	r2, r1
 8002fd0:	601a      	str	r2, [r3, #0]
 8002fd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fd4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	f383 8810 	msr	PRIMASK, r3
}
 8002fdc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fde:	f3ef 8310 	mrs	r3, PRIMASK
 8002fe2:	623b      	str	r3, [r7, #32]
  return(result);
 8002fe4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002fe6:	633b      	str	r3, [r7, #48]	@ 0x30
 8002fe8:	2301      	movs	r3, #1
 8002fea:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fee:	f383 8810 	msr	PRIMASK, r3
}
 8002ff2:	46c0      	nop			@ (mov r8, r8)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	491b      	ldr	r1, [pc, #108]	@ (800306c <UART_EndRxTransfer+0xc8>)
 8003000:	400a      	ands	r2, r1
 8003002:	609a      	str	r2, [r3, #8]
 8003004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003006:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800300a:	f383 8810 	msr	PRIMASK, r3
}
 800300e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003014:	2b01      	cmp	r3, #1
 8003016:	d118      	bne.n	800304a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003018:	f3ef 8310 	mrs	r3, PRIMASK
 800301c:	60bb      	str	r3, [r7, #8]
  return(result);
 800301e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003020:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003022:	2301      	movs	r3, #1
 8003024:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f383 8810 	msr	PRIMASK, r3
}
 800302c:	46c0      	nop			@ (mov r8, r8)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2110      	movs	r1, #16
 800303a:	438a      	bics	r2, r1
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003040:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	f383 8810 	msr	PRIMASK, r3
}
 8003048:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	228c      	movs	r2, #140	@ 0x8c
 800304e:	2120      	movs	r1, #32
 8003050:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800305e:	46c0      	nop			@ (mov r8, r8)
 8003060:	46bd      	mov	sp, r7
 8003062:	b00e      	add	sp, #56	@ 0x38
 8003064:	bd80      	pop	{r7, pc}
 8003066:	46c0      	nop			@ (mov r8, r8)
 8003068:	fffffedf 	.word	0xfffffedf
 800306c:	effffffe 	.word	0xeffffffe

08003070 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2284      	movs	r2, #132	@ 0x84
 800307c:	5c9b      	ldrb	r3, [r3, r2]
 800307e:	2b01      	cmp	r3, #1
 8003080:	d101      	bne.n	8003086 <HAL_UARTEx_DisableFifoMode+0x16>
 8003082:	2302      	movs	r3, #2
 8003084:	e027      	b.n	80030d6 <HAL_UARTEx_DisableFifoMode+0x66>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2284      	movs	r2, #132	@ 0x84
 800308a:	2101      	movs	r1, #1
 800308c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2288      	movs	r2, #136	@ 0x88
 8003092:	2124      	movs	r1, #36	@ 0x24
 8003094:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2101      	movs	r1, #1
 80030aa:	438a      	bics	r2, r1
 80030ac:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4a0b      	ldr	r2, [pc, #44]	@ (80030e0 <HAL_UARTEx_DisableFifoMode+0x70>)
 80030b2:	4013      	ands	r3, r2
 80030b4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2288      	movs	r2, #136	@ 0x88
 80030c8:	2120      	movs	r1, #32
 80030ca:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2284      	movs	r2, #132	@ 0x84
 80030d0:	2100      	movs	r1, #0
 80030d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	0018      	movs	r0, r3
 80030d8:	46bd      	mov	sp, r7
 80030da:	b004      	add	sp, #16
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	46c0      	nop			@ (mov r8, r8)
 80030e0:	dfffffff 	.word	0xdfffffff

080030e4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2284      	movs	r2, #132	@ 0x84
 80030f2:	5c9b      	ldrb	r3, [r3, r2]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d101      	bne.n	80030fc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80030f8:	2302      	movs	r3, #2
 80030fa:	e02e      	b.n	800315a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2284      	movs	r2, #132	@ 0x84
 8003100:	2101      	movs	r1, #1
 8003102:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2288      	movs	r2, #136	@ 0x88
 8003108:	2124      	movs	r1, #36	@ 0x24
 800310a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2101      	movs	r1, #1
 8003120:	438a      	bics	r2, r1
 8003122:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	08d9      	lsrs	r1, r3, #3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	683a      	ldr	r2, [r7, #0]
 8003134:	430a      	orrs	r2, r1
 8003136:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	0018      	movs	r0, r3
 800313c:	f000 f854 	bl	80031e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2288      	movs	r2, #136	@ 0x88
 800314c:	2120      	movs	r1, #32
 800314e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2284      	movs	r2, #132	@ 0x84
 8003154:	2100      	movs	r1, #0
 8003156:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	0018      	movs	r0, r3
 800315c:	46bd      	mov	sp, r7
 800315e:	b004      	add	sp, #16
 8003160:	bd80      	pop	{r7, pc}
	...

08003164 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2284      	movs	r2, #132	@ 0x84
 8003172:	5c9b      	ldrb	r3, [r3, r2]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d101      	bne.n	800317c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003178:	2302      	movs	r3, #2
 800317a:	e02f      	b.n	80031dc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2284      	movs	r2, #132	@ 0x84
 8003180:	2101      	movs	r1, #1
 8003182:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2288      	movs	r2, #136	@ 0x88
 8003188:	2124      	movs	r1, #36	@ 0x24
 800318a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2101      	movs	r1, #1
 80031a0:	438a      	bics	r2, r1
 80031a2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	4a0e      	ldr	r2, [pc, #56]	@ (80031e4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80031ac:	4013      	ands	r3, r2
 80031ae:	0019      	movs	r1, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	0018      	movs	r0, r3
 80031be:	f000 f813 	bl	80031e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2288      	movs	r2, #136	@ 0x88
 80031ce:	2120      	movs	r1, #32
 80031d0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2284      	movs	r2, #132	@ 0x84
 80031d6:	2100      	movs	r1, #0
 80031d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	0018      	movs	r0, r3
 80031de:	46bd      	mov	sp, r7
 80031e0:	b004      	add	sp, #16
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	f1ffffff 	.word	0xf1ffffff

080031e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80031e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d108      	bne.n	800320a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	226a      	movs	r2, #106	@ 0x6a
 80031fc:	2101      	movs	r1, #1
 80031fe:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2268      	movs	r2, #104	@ 0x68
 8003204:	2101      	movs	r1, #1
 8003206:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003208:	e043      	b.n	8003292 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800320a:	260f      	movs	r6, #15
 800320c:	19bb      	adds	r3, r7, r6
 800320e:	2208      	movs	r2, #8
 8003210:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003212:	200e      	movs	r0, #14
 8003214:	183b      	adds	r3, r7, r0
 8003216:	2208      	movs	r2, #8
 8003218:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	0e5b      	lsrs	r3, r3, #25
 8003222:	b2da      	uxtb	r2, r3
 8003224:	240d      	movs	r4, #13
 8003226:	193b      	adds	r3, r7, r4
 8003228:	2107      	movs	r1, #7
 800322a:	400a      	ands	r2, r1
 800322c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	0f5b      	lsrs	r3, r3, #29
 8003236:	b2da      	uxtb	r2, r3
 8003238:	250c      	movs	r5, #12
 800323a:	197b      	adds	r3, r7, r5
 800323c:	2107      	movs	r1, #7
 800323e:	400a      	ands	r2, r1
 8003240:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003242:	183b      	adds	r3, r7, r0
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	197a      	adds	r2, r7, r5
 8003248:	7812      	ldrb	r2, [r2, #0]
 800324a:	4914      	ldr	r1, [pc, #80]	@ (800329c <UARTEx_SetNbDataToProcess+0xb4>)
 800324c:	5c8a      	ldrb	r2, [r1, r2]
 800324e:	435a      	muls	r2, r3
 8003250:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003252:	197b      	adds	r3, r7, r5
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	4a12      	ldr	r2, [pc, #72]	@ (80032a0 <UARTEx_SetNbDataToProcess+0xb8>)
 8003258:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800325a:	0019      	movs	r1, r3
 800325c:	f7fc ffda 	bl	8000214 <__divsi3>
 8003260:	0003      	movs	r3, r0
 8003262:	b299      	uxth	r1, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	226a      	movs	r2, #106	@ 0x6a
 8003268:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800326a:	19bb      	adds	r3, r7, r6
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	193a      	adds	r2, r7, r4
 8003270:	7812      	ldrb	r2, [r2, #0]
 8003272:	490a      	ldr	r1, [pc, #40]	@ (800329c <UARTEx_SetNbDataToProcess+0xb4>)
 8003274:	5c8a      	ldrb	r2, [r1, r2]
 8003276:	435a      	muls	r2, r3
 8003278:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800327a:	193b      	adds	r3, r7, r4
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	4a08      	ldr	r2, [pc, #32]	@ (80032a0 <UARTEx_SetNbDataToProcess+0xb8>)
 8003280:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003282:	0019      	movs	r1, r3
 8003284:	f7fc ffc6 	bl	8000214 <__divsi3>
 8003288:	0003      	movs	r3, r0
 800328a:	b299      	uxth	r1, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2268      	movs	r2, #104	@ 0x68
 8003290:	5299      	strh	r1, [r3, r2]
}
 8003292:	46c0      	nop			@ (mov r8, r8)
 8003294:	46bd      	mov	sp, r7
 8003296:	b005      	add	sp, #20
 8003298:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800329a:	46c0      	nop			@ (mov r8, r8)
 800329c:	080033e0 	.word	0x080033e0
 80032a0:	080033e8 	.word	0x080033e8

080032a4 <memset>:
 80032a4:	0003      	movs	r3, r0
 80032a6:	1882      	adds	r2, r0, r2
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d100      	bne.n	80032ae <memset+0xa>
 80032ac:	4770      	bx	lr
 80032ae:	7019      	strb	r1, [r3, #0]
 80032b0:	3301      	adds	r3, #1
 80032b2:	e7f9      	b.n	80032a8 <memset+0x4>

080032b4 <__libc_init_array>:
 80032b4:	b570      	push	{r4, r5, r6, lr}
 80032b6:	2600      	movs	r6, #0
 80032b8:	4c0c      	ldr	r4, [pc, #48]	@ (80032ec <__libc_init_array+0x38>)
 80032ba:	4d0d      	ldr	r5, [pc, #52]	@ (80032f0 <__libc_init_array+0x3c>)
 80032bc:	1b64      	subs	r4, r4, r5
 80032be:	10a4      	asrs	r4, r4, #2
 80032c0:	42a6      	cmp	r6, r4
 80032c2:	d109      	bne.n	80032d8 <__libc_init_array+0x24>
 80032c4:	2600      	movs	r6, #0
 80032c6:	f000 f819 	bl	80032fc <_init>
 80032ca:	4c0a      	ldr	r4, [pc, #40]	@ (80032f4 <__libc_init_array+0x40>)
 80032cc:	4d0a      	ldr	r5, [pc, #40]	@ (80032f8 <__libc_init_array+0x44>)
 80032ce:	1b64      	subs	r4, r4, r5
 80032d0:	10a4      	asrs	r4, r4, #2
 80032d2:	42a6      	cmp	r6, r4
 80032d4:	d105      	bne.n	80032e2 <__libc_init_array+0x2e>
 80032d6:	bd70      	pop	{r4, r5, r6, pc}
 80032d8:	00b3      	lsls	r3, r6, #2
 80032da:	58eb      	ldr	r3, [r5, r3]
 80032dc:	4798      	blx	r3
 80032de:	3601      	adds	r6, #1
 80032e0:	e7ee      	b.n	80032c0 <__libc_init_array+0xc>
 80032e2:	00b3      	lsls	r3, r6, #2
 80032e4:	58eb      	ldr	r3, [r5, r3]
 80032e6:	4798      	blx	r3
 80032e8:	3601      	adds	r6, #1
 80032ea:	e7f2      	b.n	80032d2 <__libc_init_array+0x1e>
 80032ec:	080033f0 	.word	0x080033f0
 80032f0:	080033f0 	.word	0x080033f0
 80032f4:	080033f4 	.word	0x080033f4
 80032f8:	080033f0 	.word	0x080033f0

080032fc <_init>:
 80032fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032fe:	46c0      	nop			@ (mov r8, r8)
 8003300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003302:	bc08      	pop	{r3}
 8003304:	469e      	mov	lr, r3
 8003306:	4770      	bx	lr

08003308 <_fini>:
 8003308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800330a:	46c0      	nop			@ (mov r8, r8)
 800330c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800330e:	bc08      	pop	{r3}
 8003310:	469e      	mov	lr, r3
 8003312:	4770      	bx	lr
