Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Aug  6 00:24:48 2025
| Host         : ck-MS-7E62 running 64-bit Ubuntu 25.04
| Command      : report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
| Design       : top_module
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 96
+-----------+------------------+----------------------------------------------------+--------+
| Rule      | Severity         | Description                                        | Checks |
+-----------+------------------+----------------------------------------------------+--------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2      |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 1      |
| TIMING-7  | Critical Warning | No common node between related clocks              | 1      |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 2      |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 5      |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain    | 12     |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1      |
| TIMING-18 | Warning          | Missing input or output delay                      | 54     |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects        | 2      |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF                  | 16     |
+-----------+------------------+----------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock microblaze/microblaze_i/clk_wiz_1/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock u_mig_7series_0_mig/clk_ref_i is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_microblaze_clk_wiz_1_0 and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_microblaze_clk_wiz_1_0] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_out1_microblaze_clk_wiz_1_0 and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_microblaze_clk_wiz_1_0] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock microblaze/microblaze_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin microblaze/microblaze_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock u_mig_7series_0_mig/clk_ref_i is created on an inappropriate internal pin u_mig_7series_0_mig/clk_ref_i. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell u_mig_7series_0_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[0]/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[10]/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[11]/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[1]/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[2]/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[3]/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[4]/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[5]/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[6]/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[7]/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[8]/PRE,
u_mig_7series_0_mig/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[9]/PRE
 (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X32Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X29Y123 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X28Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X31Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X32Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X30Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X28Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X33Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X29Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X31Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X30Y123 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X29Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_mig_7series_0_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on I2C_SCL relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on I2C_SDA relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on JC2_SPI1_MISO relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on JD7_I2C_SCL relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on JD8_I2C_SDA relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on JD_GPIO2_IN[0] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on JD_GPIO2_IN[1] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on RESET relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1, sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SPI0_MISO relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on I2C_SCL relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on I2C_SDA relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on JC1_SPI1_MOSI relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on JC3_SPI1_CLK relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on JC4_SPI1_CS[0] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on JD7_I2C_SCL relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on JD8_I2C_SDA relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on JD_GPIO1_OUT[0] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on JD_GPIO1_OUT[1] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on LED[10] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on LED[11] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on LED[12] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on LED[13] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on LED[14] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on LED[15] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on LED[8] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on LED[9] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on SEG[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on SEG[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on SEG[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on SEG[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on SEG[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on SEG[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on SEG[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on SEG[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on SPI0_CLK relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on SPI0_CS[0] relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on SPI0_MOSI relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on USB_UART_TX relative to the rising and/or falling clock edge(s) of microblaze/microblaze_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '11' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/ck/Desktop/Workspace/FPGA_Workspace/VIVADO_PROJECTS/XC7A100T_Microblaze/XC7A100T_Microblaze.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc (Line: 350)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '21' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/ck/Desktop/Workspace/FPGA_Workspace/VIVADO_PROJECTS/XC7A100T_Microblaze/XC7A100T_Microblaze.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc (Line: 350)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
u_mig_7series_0_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


