\hypertarget{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields}{}\section{\+\_\+hw\+\_\+i2c\+\_\+c2\+:\+:\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields Struct Reference}
\label{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields}\index{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a4e47c87c86f860bff39715098a824ef5}{AD}\+: 3
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a807e9baf01208a808214e1718cb3606b}{R\+M\+EN}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_ad37b981d40c2e95f72e16c2838bf3ed3}{S\+B\+RC}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_ac00eb26fa1698ce4a249f6067c2cc359}{H\+D\+RS}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a88c92ceed5f2346eeef47025f4baea72}{A\+D\+E\+XT}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a835e66c2bc4407024fe4bfbb06b7c9ed}{G\+C\+A\+EN}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}!AD@{AD}}
\index{AD@{AD}!\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{AD}{AD}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields\+::\+AD}\hypertarget{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a4e47c87c86f860bff39715098a824ef5}{}\label{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a4e47c87c86f860bff39715098a824ef5}
\mbox{[}2\+:0\mbox{]} Slave Address \index{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}!A\+D\+E\+XT@{A\+D\+E\+XT}}
\index{A\+D\+E\+XT@{A\+D\+E\+XT}!\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+E\+XT}{ADEXT}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields\+::\+A\+D\+E\+XT}\hypertarget{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a88c92ceed5f2346eeef47025f4baea72}{}\label{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a88c92ceed5f2346eeef47025f4baea72}
\mbox{[}6\mbox{]} Address Extension \index{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}!G\+C\+A\+EN@{G\+C\+A\+EN}}
\index{G\+C\+A\+EN@{G\+C\+A\+EN}!\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{G\+C\+A\+EN}{GCAEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields\+::\+G\+C\+A\+EN}\hypertarget{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a835e66c2bc4407024fe4bfbb06b7c9ed}{}\label{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a835e66c2bc4407024fe4bfbb06b7c9ed}
\mbox{[}7\mbox{]} General Call Address Enable \index{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}!H\+D\+RS@{H\+D\+RS}}
\index{H\+D\+RS@{H\+D\+RS}!\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+D\+RS}{HDRS}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields\+::\+H\+D\+RS}\hypertarget{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_ac00eb26fa1698ce4a249f6067c2cc359}{}\label{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_ac00eb26fa1698ce4a249f6067c2cc359}
\mbox{[}5\mbox{]} High Drive Select \index{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}!R\+M\+EN@{R\+M\+EN}}
\index{R\+M\+EN@{R\+M\+EN}!\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+M\+EN}{RMEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields\+::\+R\+M\+EN}\hypertarget{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a807e9baf01208a808214e1718cb3606b}{}\label{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_a807e9baf01208a808214e1718cb3606b}
\mbox{[}3\mbox{]} Range Address Matching Enable \index{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}!S\+B\+RC@{S\+B\+RC}}
\index{S\+B\+RC@{S\+B\+RC}!\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+B\+RC}{SBRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+c2\+::\+\_\+hw\+\_\+i2c\+\_\+c2\+\_\+bitfields\+::\+S\+B\+RC}\hypertarget{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_ad37b981d40c2e95f72e16c2838bf3ed3}{}\label{struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields_ad37b981d40c2e95f72e16c2838bf3ed3}
\mbox{[}4\mbox{]} Slave Baud Rate Control 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2c.\+h\end{DoxyCompactItemize}
