# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../IFetch32.srcs/sources_1/ip/program/sim/program.v" \
"../../../../IFetch32.srcs/sim_1/new/IFetc32_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
