`timescale 1ns / 1ps

module Halfadder_gatelevel(output s,c,input a,b);
    xor G1(s,a,b);
    and G2(c,a,b);
endmodule



//testbench
`timescale 1ns / 1ps


module half_addertb;
reg a,b;
wire s,c;
//intentiate the design module
Halfadder_gatelevel ha(.s(s),.c(c),.a(a),.b(b));

initial
begin
a=1'b0; b=1'b0;
#2
a=1'b0; b=1'b1;
#2
a=1'b1; b=1'b0;
#2
a=1'b1; b=1'b1;
end
initial
$monitor("time=%g,a=%b,b=%b,s=%b,c=%b",$time,a,b,s,c);
initial
#25
$finish;
endmodule

