
read_verilog ../rtl/softusb_navre.v

design -save gold
synth -encfile equiv.enc
design -save gate

design -copy-from gold -as gold softusb_navre
design -copy-from gate -as gate softusb_navre
proc; memory

equiv_make -encfile equiv.enc gold gate equiv
hierarchy -top equiv

opt -keepdc
equiv_simple -undef
equiv_induct
equiv_status

