

================================================================
== Vitis HLS Report for 'StreamingDataflowPartition_1_LabelSelect_hls_0'
================================================================
* Date:           Wed Mar 26 22:47:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_1_LabelSelect_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.159 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.300 us|  0.300 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%select_ln509_loc = alloca i64 1"   --->   Operation 6 'alloca' 'select_ln509_loc' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 7 [2/2] (5.08ns)   --->   "%call_ln0 = call void @StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3, i8 %in0_V, i8 %select_ln509_loc"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 8 [1/2] (4.91ns)   --->   "%call_ln0 = call void @StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3, i8 %in0_V, i8 %select_ln509_loc"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.57>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%select_ln509_loc_load = load i8 %select_ln509_loc"   --->   Operation 9 'load' 'select_ln509_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [2/2] (1.57ns)   --->   "%write_ln528 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_V, i8 %select_ln509_loc_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:528->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 10 'write' 'write_ln528' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:12]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:12]   --->   Operation 12 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in0_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/2] (1.57ns)   --->   "%write_ln528 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_V, i8 %select_ln509_loc_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:528->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 17 'write' 'write_ln528' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:19]   --->   Operation 18 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 5.089ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3' [10]  (5.089 ns)

 <State 3>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3' [10]  (4.911 ns)

 <State 4>: 1.573ns
The critical path consists of the following:
	'load' operation 8 bit ('select_ln509_loc_load') on local variable 'select_ln509_loc' [11]  (0.000 ns)
	axis write operation ('write_ln528', /home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:528->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18) on port 'out_V' (/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:528->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18) [12]  (1.573 ns)

 <State 5>: 1.573ns
The critical path consists of the following:
	axis write operation ('write_ln528', /home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:528->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18) on port 'out_V' (/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:528->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18) [12]  (1.573 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
