/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the AMDGPU target                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*133 cases */, 96|128,8/*1120*/, TARGET_VAL(ISD::STORE),// ->1125
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'st' chained node
/*7*/         OPC_RecordChild1, // #1 = $value
/*8*/         OPC_Scope, 122|128,1/*250*/, /*->261*/ // 4 children in Scope
/*11*/          OPC_CheckChild1Type, MVT::v2i32,
/*13*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*14*/          OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*16*/          OPC_CheckPredicate, 1, // Predicate_store
/*18*/          OPC_Scope, 47, /*->67*/ // 6 children in Scope
/*20*/            OPC_CheckPredicate, 2, // Predicate_local_store
/*22*/            OPC_CheckPredicate, 3, // Predicate_local_store_aligned8bytes
/*24*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26*/            OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*29*/            OPC_EmitMergeInputChains1_0,
/*30*/            OPC_EmitInteger, MVT::i1, 0, 
/*33*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*36*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*56*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 5, 3, 1, 6, 8, 
                  // Src: (st v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>><<P:Predicate_local_store_aligned8bytes>> - Complexity = 113
                  // Dst: (DS_WRITE_B64 0:i1, ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*67*/          /*Scope*/ 40, /*->108*/
/*68*/            OPC_CheckPredicate, 4, // Predicate_global_store
/*70*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72*/            OPC_Scope, 17, /*->91*/ // 2 children in Scope
/*74*/              OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*77*/              OPC_EmitMergeInputChains1_0,
/*78*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                    // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*91*/            /*Scope*/ 15, /*->107*/
/*92*/              OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*95*/              OPC_EmitMergeInputChains1_0,
/*96*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*107*/           0, /*End of Scope*/
/*108*/         /*Scope*/ 31, /*->140*/
/*109*/           OPC_CheckPredicate, 5, // Predicate_store_private
/*111*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*113*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*116*/           OPC_EmitMergeInputChains1_0,
/*117*/           OPC_EmitInteger, MVT::i1, 0, 
/*120*/           OPC_EmitInteger, MVT::i1, 0, 
/*123*/           OPC_EmitInteger, MVT::i1, 0, 
/*126*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                  // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*140*/         /*Scope*/ 68, /*->209*/
/*141*/           OPC_CheckPredicate, 2, // Predicate_local_store
/*143*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*145*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*148*/           OPC_EmitMergeInputChains1_0,
/*149*/           OPC_EmitInteger, MVT::i1, 0, 
/*152*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*155*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 7,  // Results = #8
/*164*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*167*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 9,  // Results = #10
/*176*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*188*/           OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*196*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 7/*#Ops*/, 6, 3, 8, 10, 4, 5, 12, 
                  // Src: (st v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 16
                  // Dst: (DS_WRITE2_B32 0:i1, ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, (S_MOV_B32:i32 -1:i32))
/*209*/         /*Scope*/ 34, /*->244*/
/*210*/           OPC_CheckChild2Type, MVT::i32,
/*212*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*214*/           OPC_Scope, 11, /*->227*/ // 2 children in Scope
/*216*/             OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*218*/             OPC_EmitMergeInputChains1_0,
/*219*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*227*/           /*Scope*/ 15, /*->243*/
/*228*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*230*/             OPC_EmitMergeInputChains1_0,
/*231*/             OPC_EmitInteger, MVT::i32, 0, 
/*234*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*243*/           0, /*End of Scope*/
/*244*/         /*Scope*/ 15, /*->260*/
/*245*/           OPC_CheckChild2Type, MVT::i64,
/*247*/           OPC_CheckPredicate, 6, // Predicate_flat_store
/*249*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*251*/           OPC_EmitMergeInputChains1_0,
/*252*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (st v2i32:v2i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$value, ?:i64:$ptr)
/*260*/         0, /*End of Scope*/
/*261*/       /*Scope*/ 63|128,5/*703*/, /*->966*/
/*263*/         OPC_CheckChild1Type, MVT::i32,
/*265*/         OPC_RecordChild2, // #2 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*266*/         OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*268*/         OPC_Scope, 52, /*->322*/ // 10 children in Scope
/*270*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*272*/           OPC_Scope, 23, /*->297*/ // 2 children in Scope
/*274*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*276*/             OPC_CheckPredicate, 9, // Predicate_truncstorei8_global
/*278*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*280*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*283*/             OPC_EmitMergeInputChains1_0,
/*284*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*297*/           /*Scope*/ 23, /*->321*/
/*298*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*300*/             OPC_CheckPredicate, 11, // Predicate_truncstorei16_global
/*302*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*304*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*307*/             OPC_EmitMergeInputChains1_0,
/*308*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*321*/           0, /*End of Scope*/
/*322*/         /*Scope*/ 23, /*->346*/
/*323*/           OPC_CheckPredicate, 1, // Predicate_store
/*325*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*327*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*329*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*332*/           OPC_EmitMergeInputChains1_0,
/*333*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                  // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                  // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*346*/         /*Scope*/ 48, /*->395*/
/*347*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*349*/           OPC_Scope, 21, /*->372*/ // 2 children in Scope
/*351*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*353*/             OPC_CheckPredicate, 9, // Predicate_truncstorei8_global
/*355*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*357*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*360*/             OPC_EmitMergeInputChains1_0,
/*361*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*372*/           /*Scope*/ 21, /*->394*/
/*373*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*375*/             OPC_CheckPredicate, 11, // Predicate_truncstorei16_global
/*377*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*379*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*382*/             OPC_EmitMergeInputChains1_0,
/*383*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*394*/           0, /*End of Scope*/
/*395*/         /*Scope*/ 21, /*->417*/
/*396*/           OPC_CheckPredicate, 1, // Predicate_store
/*398*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*400*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*402*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*405*/           OPC_EmitMergeInputChains1_0,
/*406*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*417*/         /*Scope*/ 72, /*->490*/
/*418*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*420*/           OPC_Scope, 33, /*->455*/ // 2 children in Scope
/*422*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*424*/             OPC_CheckPredicate, 12, // Predicate_truncstorei8_private
/*426*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*428*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*431*/             OPC_EmitMergeInputChains1_0,
/*432*/             OPC_EmitInteger, MVT::i1, 0, 
/*435*/             OPC_EmitInteger, MVT::i1, 0, 
/*438*/             OPC_EmitInteger, MVT::i1, 0, 
/*441*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*455*/           /*Scope*/ 33, /*->489*/
/*456*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*458*/             OPC_CheckPredicate, 13, // Predicate_truncstorei16_private
/*460*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*462*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*465*/             OPC_EmitMergeInputChains1_0,
/*466*/             OPC_EmitInteger, MVT::i1, 0, 
/*469*/             OPC_EmitInteger, MVT::i1, 0, 
/*472*/             OPC_EmitInteger, MVT::i1, 0, 
/*475*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*489*/           0, /*End of Scope*/
/*490*/         /*Scope*/ 33, /*->524*/
/*491*/           OPC_CheckPredicate, 1, // Predicate_store
/*493*/           OPC_CheckPredicate, 5, // Predicate_store_private
/*495*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*497*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*500*/           OPC_EmitMergeInputChains1_0,
/*501*/           OPC_EmitInteger, MVT::i1, 0, 
/*504*/           OPC_EmitInteger, MVT::i1, 0, 
/*507*/           OPC_EmitInteger, MVT::i1, 0, 
/*510*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                  // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*524*/         /*Scope*/ 100, /*->625*/
/*525*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*527*/           OPC_Scope, 47, /*->576*/ // 2 children in Scope
/*529*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*531*/             OPC_CheckPredicate, 14, // Predicate_truncstorei8_local
/*533*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*535*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*538*/             OPC_EmitMergeInputChains1_0,
/*539*/             OPC_EmitInteger, MVT::i1, 0, 
/*542*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*545*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*557*/             OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*565*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 5, 3, 1, 6, 8, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B8 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*576*/           /*Scope*/ 47, /*->624*/
/*577*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*579*/             OPC_CheckPredicate, 15, // Predicate_truncstorei16_local
/*581*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*583*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*586*/             OPC_EmitMergeInputChains1_0,
/*587*/             OPC_EmitInteger, MVT::i1, 0, 
/*590*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*593*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*605*/             OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*613*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 5, 3, 1, 6, 8, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B16 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*624*/           0, /*End of Scope*/
/*625*/         /*Scope*/ 110, /*->736*/
/*626*/           OPC_CheckPredicate, 1, // Predicate_store
/*628*/           OPC_CheckPredicate, 2, // Predicate_local_store
/*630*/           OPC_Scope, 43, /*->675*/ // 2 children in Scope
/*632*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*634*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*637*/             OPC_EmitMergeInputChains1_0,
/*638*/             OPC_EmitInteger, MVT::i1, 0, 
/*641*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*644*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*656*/             OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*664*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 5, 3, 1, 6, 8, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*675*/           /*Scope*/ 59, /*->735*/
/*676*/             OPC_CheckChild2Type, MVT::i32,
/*678*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*680*/             OPC_EmitMergeInputChains1_0,
/*681*/             OPC_EmitInteger, MVT::i32, 0, 
/*684*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*696*/             OPC_EmitInteger, MVT::i32, 0, 
/*699*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*711*/             OPC_EmitInteger, MVT::i32, 1, 
/*714*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*717*/             OPC_EmitInteger, MVT::i32, 0, 
/*720*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                    // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                    // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*735*/           0, /*End of Scope*/
/*736*/         /*Scope*/ 41|128,1/*169*/, /*->907*/
/*738*/           OPC_CheckChild2Type, MVT::i32,
/*740*/           OPC_Scope, 0|128,1/*128*/, /*->871*/ // 2 children in Scope
/*743*/             OPC_CheckPredicate, 7, // Predicate_truncstore
/*745*/             OPC_Scope, 61, /*->808*/ // 2 children in Scope
/*747*/               OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*749*/               OPC_CheckPredicate, 14, // Predicate_truncstorei8_local
/*751*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*753*/               OPC_EmitMergeInputChains1_0,
/*754*/               OPC_EmitInteger, MVT::i32, 0, 
/*757*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*769*/               OPC_EmitInteger, MVT::i32, 0, 
/*772*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*784*/               OPC_EmitInteger, MVT::i32, 1, 
/*787*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*790*/               OPC_EmitInteger, MVT::i32, 0, 
/*793*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                      // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*808*/             /*Scope*/ 61, /*->870*/
/*809*/               OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*811*/               OPC_CheckPredicate, 15, // Predicate_truncstorei16_local
/*813*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*815*/               OPC_EmitMergeInputChains1_0,
/*816*/               OPC_EmitInteger, MVT::i32, 0, 
/*819*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*831*/               OPC_EmitInteger, MVT::i32, 0, 
/*834*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*846*/               OPC_EmitInteger, MVT::i32, 1, 
/*849*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*852*/               OPC_EmitInteger, MVT::i32, 0, 
/*855*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                      // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*870*/             0, /*End of Scope*/
/*871*/           /*Scope*/ 34, /*->906*/
/*872*/             OPC_CheckPredicate, 1, // Predicate_store
/*874*/             OPC_CheckPredicate, 4, // Predicate_global_store
/*876*/             OPC_Scope, 11, /*->889*/ // 2 children in Scope
/*878*/               OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*880*/               OPC_EmitMergeInputChains1_0,
/*881*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*889*/             /*Scope*/ 15, /*->905*/
/*890*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*892*/               OPC_EmitMergeInputChains1_0,
/*893*/               OPC_EmitInteger, MVT::i32, 0, 
/*896*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*905*/             0, /*End of Scope*/
/*906*/           0, /*End of Scope*/
/*907*/         /*Scope*/ 57, /*->965*/
/*908*/           OPC_CheckChild2Type, MVT::i64,
/*910*/           OPC_Scope, 36, /*->948*/ // 2 children in Scope
/*912*/             OPC_CheckPredicate, 7, // Predicate_truncstore
/*914*/             OPC_Scope, 15, /*->931*/ // 2 children in Scope
/*916*/               OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*918*/               OPC_CheckPredicate, 16, // Predicate_truncstorei8_flat
/*920*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*922*/               OPC_EmitMergeInputChains1_0,
/*923*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_flat>> - Complexity = 4
                      // Dst: (FLAT_STORE_BYTE ?:i32:$value, ?:i64:$ptr)
/*931*/             /*Scope*/ 15, /*->947*/
/*932*/               OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*934*/               OPC_CheckPredicate, 17, // Predicate_truncstorei16_flat
/*936*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*938*/               OPC_EmitMergeInputChains1_0,
/*939*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_flat>> - Complexity = 4
                      // Dst: (FLAT_STORE_SHORT ?:i32:$value, ?:i64:$ptr)
/*947*/             0, /*End of Scope*/
/*948*/           /*Scope*/ 15, /*->964*/
/*949*/             OPC_CheckPredicate, 1, // Predicate_store
/*951*/             OPC_CheckPredicate, 6, // Predicate_flat_store
/*953*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*955*/             OPC_EmitMergeInputChains1_0,
/*956*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORD ?:i32:$value, ?:i64:$ptr)
/*964*/           0, /*End of Scope*/
/*965*/         0, /*End of Scope*/
/*966*/       /*Scope*/ 5|128,1/*133*/, /*->1101*/
/*968*/         OPC_CheckChild1Type, MVT::v4i32,
/*970*/         OPC_RecordChild2, // #2 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*971*/         OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*973*/         OPC_CheckPredicate, 1, // Predicate_store
/*975*/         OPC_Scope, 40, /*->1017*/ // 4 children in Scope
/*977*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*979*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*981*/           OPC_Scope, 17, /*->1000*/ // 2 children in Scope
/*983*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*986*/             OPC_EmitMergeInputChains1_0,
/*987*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 5, 4, 6, 7, 8, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*1000*/          /*Scope*/ 15, /*->1016*/
/*1001*/            OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6
/*1004*/            OPC_EmitMergeInputChains1_0,
/*1005*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*1016*/          0, /*End of Scope*/
/*1017*/        /*Scope*/ 31, /*->1049*/
/*1018*/          OPC_CheckPredicate, 5, // Predicate_store_private
/*1020*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1022*/          OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*1025*/          OPC_EmitMergeInputChains1_0,
/*1026*/          OPC_EmitInteger, MVT::i1, 0, 
/*1029*/          OPC_EmitInteger, MVT::i1, 0, 
/*1032*/          OPC_EmitInteger, MVT::i1, 0, 
/*1035*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 
                  // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1049*/        /*Scope*/ 34, /*->1084*/
/*1050*/          OPC_CheckChild2Type, MVT::i32,
/*1052*/          OPC_CheckPredicate, 4, // Predicate_global_store
/*1054*/          OPC_Scope, 11, /*->1067*/ // 2 children in Scope
/*1056*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*1058*/            OPC_EmitMergeInputChains1_0,
/*1059*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1067*/          /*Scope*/ 15, /*->1083*/
/*1068*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1070*/            OPC_EmitMergeInputChains1_0,
/*1071*/            OPC_EmitInteger, MVT::i32, 0, 
/*1074*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1083*/          0, /*End of Scope*/
/*1084*/        /*Scope*/ 15, /*->1100*/
/*1085*/          OPC_CheckChild2Type, MVT::i64,
/*1087*/          OPC_CheckPredicate, 6, // Predicate_flat_store
/*1089*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1091*/          OPC_EmitMergeInputChains1_0,
/*1092*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (st v4i32:v4i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$value, ?:i64:$ptr)
/*1100*/        0, /*End of Scope*/
/*1101*/      /*Scope*/ 22, /*->1124*/
/*1102*/        OPC_CheckChild1Type, MVT::i64,
/*1104*/        OPC_RecordChild2, // #2 = $ptr
/*1105*/        OPC_CheckChild2Type, MVT::i64,
/*1107*/        OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*1109*/        OPC_CheckPredicate, 1, // Predicate_store
/*1111*/        OPC_CheckPredicate, 6, // Predicate_flat_store
/*1113*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1115*/        OPC_EmitMergeInputChains1_0,
/*1116*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (st i64:i64:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                // Dst: (FLAT_STORE_DWORDX2 ?:i64:$value, ?:i64:$ptr)
/*1124*/      0, /*End of Scope*/
/*1125*/    /*SwitchOpcode*/ 50|128,6/*818*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->1947
/*1129*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*1130*/      OPC_Scope, 73|128,5/*713*/, /*->1846*/ // 6 children in Scope
/*1133*/        OPC_CheckChild1Integer, 39|128,33/*4263*/, 
/*1136*/        OPC_RecordChild2, // #1 = $rsrc
/*1137*/        OPC_CheckChild2Type, MVT::v4i32,
/*1139*/        OPC_Scope, 77, /*->1218*/ // 4 children in Scope
/*1141*/          OPC_MoveChild, 3,
/*1143*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1146*/          OPC_CheckType, MVT::i32,
/*1148*/          OPC_MoveParent,
/*1149*/          OPC_RecordChild4, // #2 = $soffset
/*1150*/          OPC_RecordChild5, // #3 = $offset
/*1151*/          OPC_MoveChild, 5,
/*1153*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1156*/          OPC_MoveParent,
/*1157*/          OPC_MoveChild, 6,
/*1159*/          OPC_CheckInteger, 0, 
/*1161*/          OPC_MoveParent,
/*1162*/          OPC_MoveChild, 7,
/*1164*/          OPC_CheckInteger, 0, 
/*1166*/          OPC_MoveParent,
/*1167*/          OPC_MoveChild, 8,
/*1169*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1172*/          OPC_RecordNode, // #4 = $glc
/*1173*/          OPC_MoveParent,
/*1174*/          OPC_MoveChild, 9,
/*1176*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1179*/          OPC_RecordNode, // #5 = $slc
/*1180*/          OPC_MoveParent,
/*1181*/          OPC_MoveChild, 10,
/*1183*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1186*/          OPC_RecordNode, // #6 = $tfe
/*1187*/          OPC_MoveParent,
/*1188*/          OPC_CheckType, MVT::i32,
/*1190*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1192*/          OPC_EmitMergeInputChains1_0,
/*1193*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1196*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1199*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1202*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1205*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 4263:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1218*/        /*Scope*/ 81|128,1/*209*/, /*->1429*/
/*1220*/          OPC_RecordChild3, // #2 = $vaddr
/*1221*/          OPC_Scope, 8|128,1/*136*/, /*->1360*/ // 2 children in Scope
/*1224*/            OPC_CheckChild3Type, MVT::i32,
/*1226*/            OPC_RecordChild4, // #3 = $soffset
/*1227*/            OPC_RecordChild5, // #4 = $offset
/*1228*/            OPC_MoveChild, 5,
/*1230*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1233*/            OPC_MoveParent,
/*1234*/            OPC_MoveChild, 6,
/*1236*/            OPC_Scope, 60, /*->1298*/ // 2 children in Scope
/*1238*/              OPC_CheckInteger, 1, 
/*1240*/              OPC_MoveParent,
/*1241*/              OPC_MoveChild, 7,
/*1243*/              OPC_CheckInteger, 0, 
/*1245*/              OPC_MoveParent,
/*1246*/              OPC_MoveChild, 8,
/*1248*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1251*/              OPC_RecordNode, // #5 = $glc
/*1252*/              OPC_MoveParent,
/*1253*/              OPC_MoveChild, 9,
/*1255*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1258*/              OPC_RecordNode, // #6 = $slc
/*1259*/              OPC_MoveParent,
/*1260*/              OPC_MoveChild, 10,
/*1262*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1265*/              OPC_RecordNode, // #7 = $tfe
/*1266*/              OPC_MoveParent,
/*1267*/              OPC_CheckType, MVT::i32,
/*1269*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1271*/              OPC_EmitMergeInputChains1_0,
/*1272*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1275*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1278*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1281*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1284*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4263:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1298*/            /*Scope*/ 60, /*->1359*/
/*1299*/              OPC_CheckInteger, 0, 
/*1301*/              OPC_MoveParent,
/*1302*/              OPC_MoveChild, 7,
/*1304*/              OPC_CheckInteger, 1, 
/*1306*/              OPC_MoveParent,
/*1307*/              OPC_MoveChild, 8,
/*1309*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1312*/              OPC_RecordNode, // #5 = $glc
/*1313*/              OPC_MoveParent,
/*1314*/              OPC_MoveChild, 9,
/*1316*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1319*/              OPC_RecordNode, // #6 = $slc
/*1320*/              OPC_MoveParent,
/*1321*/              OPC_MoveChild, 10,
/*1323*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1326*/              OPC_RecordNode, // #7 = $tfe
/*1327*/              OPC_MoveParent,
/*1328*/              OPC_CheckType, MVT::i32,
/*1330*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1332*/              OPC_EmitMergeInputChains1_0,
/*1333*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1336*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1339*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1342*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1345*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4263:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1359*/            0, /*End of Scope*/
/*1360*/          /*Scope*/ 67, /*->1428*/
/*1361*/            OPC_CheckChild3Type, MVT::v2i32,
/*1363*/            OPC_RecordChild4, // #3 = $soffset
/*1364*/            OPC_MoveChild, 5,
/*1366*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1369*/            OPC_MoveParent,
/*1370*/            OPC_MoveChild, 6,
/*1372*/            OPC_CheckInteger, 1, 
/*1374*/            OPC_MoveParent,
/*1375*/            OPC_MoveChild, 7,
/*1377*/            OPC_CheckInteger, 1, 
/*1379*/            OPC_MoveParent,
/*1380*/            OPC_MoveChild, 8,
/*1382*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1385*/            OPC_RecordNode, // #4 = $glc
/*1386*/            OPC_MoveParent,
/*1387*/            OPC_MoveChild, 9,
/*1389*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1392*/            OPC_RecordNode, // #5 = $slc
/*1393*/            OPC_MoveParent,
/*1394*/            OPC_MoveChild, 10,
/*1396*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1399*/            OPC_RecordNode, // #6 = $tfe
/*1400*/            OPC_MoveParent,
/*1401*/            OPC_CheckType, MVT::i32,
/*1403*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1405*/            OPC_EmitMergeInputChains1_0,
/*1406*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1409*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1412*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1415*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 4263:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1428*/          0, /*End of Scope*/
/*1429*/        /*Scope*/ 109, /*->1539*/
/*1430*/          OPC_MoveChild, 3,
/*1432*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1435*/          OPC_CheckType, MVT::i32,
/*1437*/          OPC_MoveParent,
/*1438*/          OPC_RecordChild4, // #2 = $soffset
/*1439*/          OPC_RecordChild5, // #3 = $offset
/*1440*/          OPC_MoveChild, 5,
/*1442*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1445*/          OPC_MoveParent,
/*1446*/          OPC_MoveChild, 6,
/*1448*/          OPC_CheckInteger, 0, 
/*1450*/          OPC_MoveParent,
/*1451*/          OPC_MoveChild, 7,
/*1453*/          OPC_CheckInteger, 0, 
/*1455*/          OPC_MoveParent,
/*1456*/          OPC_MoveChild, 8,
/*1458*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1461*/          OPC_RecordNode, // #4 = $glc
/*1462*/          OPC_MoveParent,
/*1463*/          OPC_MoveChild, 9,
/*1465*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1468*/          OPC_RecordNode, // #5 = $slc
/*1469*/          OPC_MoveParent,
/*1470*/          OPC_MoveChild, 10,
/*1472*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1475*/          OPC_RecordNode, // #6 = $tfe
/*1476*/          OPC_MoveParent,
/*1477*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->1508
/*1480*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1482*/            OPC_EmitMergeInputChains1_0,
/*1483*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1486*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1489*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1492*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1495*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 4263:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1508*/          /*SwitchType*/ 28, MVT::v4i32,// ->1538
/*1510*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1512*/            OPC_EmitMergeInputChains1_0,
/*1513*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1516*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1519*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1522*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1525*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 4263:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1538*/          0, // EndSwitchType
/*1539*/        /*Scope*/ 48|128,2/*304*/, /*->1845*/
/*1541*/          OPC_RecordChild3, // #2 = $vaddr
/*1542*/          OPC_Scope, 74|128,1/*202*/, /*->1747*/ // 2 children in Scope
/*1545*/            OPC_CheckChild3Type, MVT::i32,
/*1547*/            OPC_RecordChild4, // #3 = $soffset
/*1548*/            OPC_RecordChild5, // #4 = $offset
/*1549*/            OPC_MoveChild, 5,
/*1551*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1554*/            OPC_MoveParent,
/*1555*/            OPC_MoveChild, 6,
/*1557*/            OPC_Scope, 93, /*->1652*/ // 2 children in Scope
/*1559*/              OPC_CheckInteger, 1, 
/*1561*/              OPC_MoveParent,
/*1562*/              OPC_MoveChild, 7,
/*1564*/              OPC_CheckInteger, 0, 
/*1566*/              OPC_MoveParent,
/*1567*/              OPC_MoveChild, 8,
/*1569*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1572*/              OPC_RecordNode, // #5 = $glc
/*1573*/              OPC_MoveParent,
/*1574*/              OPC_MoveChild, 9,
/*1576*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1579*/              OPC_RecordNode, // #6 = $slc
/*1580*/              OPC_MoveParent,
/*1581*/              OPC_MoveChild, 10,
/*1583*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1586*/              OPC_RecordNode, // #7 = $tfe
/*1587*/              OPC_MoveParent,
/*1588*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1620
/*1591*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1593*/                OPC_EmitMergeInputChains1_0,
/*1594*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1597*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1600*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1603*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1606*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4263:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1620*/              /*SwitchType*/ 29, MVT::v4i32,// ->1651
/*1622*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1624*/                OPC_EmitMergeInputChains1_0,
/*1625*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1628*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1631*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1634*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1637*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4263:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1651*/              0, // EndSwitchType
/*1652*/            /*Scope*/ 93, /*->1746*/
/*1653*/              OPC_CheckInteger, 0, 
/*1655*/              OPC_MoveParent,
/*1656*/              OPC_MoveChild, 7,
/*1658*/              OPC_CheckInteger, 1, 
/*1660*/              OPC_MoveParent,
/*1661*/              OPC_MoveChild, 8,
/*1663*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1666*/              OPC_RecordNode, // #5 = $glc
/*1667*/              OPC_MoveParent,
/*1668*/              OPC_MoveChild, 9,
/*1670*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1673*/              OPC_RecordNode, // #6 = $slc
/*1674*/              OPC_MoveParent,
/*1675*/              OPC_MoveChild, 10,
/*1677*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1680*/              OPC_RecordNode, // #7 = $tfe
/*1681*/              OPC_MoveParent,
/*1682*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1714
/*1685*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1687*/                OPC_EmitMergeInputChains1_0,
/*1688*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1691*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1694*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1697*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1700*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4263:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1714*/              /*SwitchType*/ 29, MVT::v4i32,// ->1745
/*1716*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1718*/                OPC_EmitMergeInputChains1_0,
/*1719*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1722*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1725*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1728*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1731*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4263:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1745*/              0, // EndSwitchType
/*1746*/            0, /*End of Scope*/
/*1747*/          /*Scope*/ 96, /*->1844*/
/*1748*/            OPC_CheckChild3Type, MVT::v2i32,
/*1750*/            OPC_RecordChild4, // #3 = $soffset
/*1751*/            OPC_MoveChild, 5,
/*1753*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1756*/            OPC_MoveParent,
/*1757*/            OPC_MoveChild, 6,
/*1759*/            OPC_CheckInteger, 1, 
/*1761*/            OPC_MoveParent,
/*1762*/            OPC_MoveChild, 7,
/*1764*/            OPC_CheckInteger, 1, 
/*1766*/            OPC_MoveParent,
/*1767*/            OPC_MoveChild, 8,
/*1769*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1772*/            OPC_RecordNode, // #4 = $glc
/*1773*/            OPC_MoveParent,
/*1774*/            OPC_MoveChild, 9,
/*1776*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1779*/            OPC_RecordNode, // #5 = $slc
/*1780*/            OPC_MoveParent,
/*1781*/            OPC_MoveChild, 10,
/*1783*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1786*/            OPC_RecordNode, // #6 = $tfe
/*1787*/            OPC_MoveParent,
/*1788*/            OPC_SwitchType /*2 cases */, 25, MVT::v2i32,// ->1816
/*1791*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1793*/              OPC_EmitMergeInputChains1_0,
/*1794*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1797*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1800*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1803*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                      // Src: (intrinsic_w_chain:v2i32 4263:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1816*/            /*SwitchType*/ 25, MVT::v4i32,// ->1843
/*1818*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1820*/              OPC_EmitMergeInputChains1_0,
/*1821*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1824*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1827*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1830*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                      // Src: (intrinsic_w_chain:v4i32 4263:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1843*/            0, // EndSwitchType
/*1844*/          0, /*End of Scope*/
/*1845*/        0, /*End of Scope*/
/*1846*/      /*Scope*/ 23, /*->1870*/
/*1847*/        OPC_CheckChild1Integer, 72|128,33/*4296*/, 
/*1850*/        OPC_RecordChild2, // #1 = $vcc
/*1851*/        OPC_RecordChild3, // #2 = $target
/*1852*/        OPC_MoveChild, 3,
/*1854*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*1857*/        OPC_MoveParent,
/*1858*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1860*/        OPC_EmitMergeInputChains1_0,
/*1861*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4296:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*1870*/      /*Scope*/ 23, /*->1894*/
/*1871*/        OPC_CheckChild1Integer, 40|128,33/*4264*/, 
/*1874*/        OPC_RecordChild2, // #1 = $src
/*1875*/        OPC_RecordChild3, // #2 = $target
/*1876*/        OPC_MoveChild, 3,
/*1878*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*1881*/        OPC_MoveParent,
/*1882*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1884*/        OPC_EmitMergeInputChains1_0,
/*1885*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4264:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 i64:i64:$src, (bb:Other):$target)
/*1894*/      /*Scope*/ 15, /*->1910*/
/*1895*/        OPC_CheckChild1Integer, 38|128,33/*4262*/, 
/*1898*/        OPC_RecordChild2, // #1 = $src
/*1899*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1901*/        OPC_EmitMergeInputChains1_0,
/*1902*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (intrinsic_w_chain:i64 4262:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64 i64:i64:$src)
/*1910*/      /*Scope*/ 17, /*->1928*/
/*1911*/        OPC_CheckChild1Integer, 73|128,33/*4297*/, 
/*1914*/        OPC_RecordChild2, // #1 = $vcc
/*1915*/        OPC_RecordChild3, // #2 = $src
/*1916*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1918*/        OPC_EmitMergeInputChains1_0,
/*1919*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4297:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64 i1:i1:$vcc, i64:i64:$src)
/*1928*/      /*Scope*/ 17, /*->1946*/
/*1929*/        OPC_CheckChild1Integer, 41|128,33/*4265*/, 
/*1932*/        OPC_RecordChild2, // #1 = $src0
/*1933*/        OPC_RecordChild3, // #2 = $src1
/*1934*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1936*/        OPC_EmitMergeInputChains1_0,
/*1937*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4265:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64 i64:i64:$src0, i64:i64:$src1)
/*1946*/      0, /*End of Scope*/
/*1947*/    /*SwitchOpcode*/ 72|128,3/*456*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->2407
/*1951*/      OPC_RecordMemRef,
/*1952*/      OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*1953*/      OPC_RecordChild1, // #1 = $rsrc
/*1954*/      OPC_RecordChild2, // #2 = $vdata
/*1955*/      OPC_Scope, 111, /*->2068*/ // 3 children in Scope
/*1957*/        OPC_CheckChild2Type, MVT::i32,
/*1959*/        OPC_CheckChild3Integer, 1, 
/*1961*/        OPC_RecordChild4, // #3 = $vaddr
/*1962*/        OPC_RecordChild5, // #4 = $soffset
/*1963*/        OPC_RecordChild6, // #5 = $inst_offset
/*1964*/        OPC_MoveChild, 6,
/*1966*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1969*/        OPC_MoveParent,
/*1970*/        OPC_RecordChild7, // #6 = $dfmt
/*1971*/        OPC_MoveChild, 7,
/*1973*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1976*/        OPC_MoveParent,
/*1977*/        OPC_MoveChild, 8,
/*1979*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1982*/        OPC_RecordNode, // #7 = $nfmt
/*1983*/        OPC_MoveParent,
/*1984*/        OPC_MoveChild, 9,
/*1986*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1989*/        OPC_RecordNode, // #8 = $offen
/*1990*/        OPC_MoveParent,
/*1991*/        OPC_MoveChild, 10,
/*1993*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1996*/        OPC_RecordNode, // #9 = $idxen
/*1997*/        OPC_MoveParent,
/*1998*/        OPC_MoveChild, 11,
/*2000*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2003*/        OPC_RecordNode, // #10 = $glc
/*2004*/        OPC_MoveParent,
/*2005*/        OPC_MoveChild, 12,
/*2007*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2010*/        OPC_RecordNode, // #11 = $slc
/*2011*/        OPC_MoveParent,
/*2012*/        OPC_MoveChild, 13,
/*2014*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2017*/        OPC_RecordNode, // #12 = $tfe
/*2018*/        OPC_MoveParent,
/*2019*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2021*/        OPC_EmitMergeInputChains1_0,
/*2022*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2025*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2028*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2031*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2034*/        OPC_EmitInteger, MVT::i1, 0, 
/*2037*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2040*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2043*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2046*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2049*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2068*/      /*Scope*/ 111, /*->2180*/
/*2069*/        OPC_CheckChild2Type, MVT::v2i32,
/*2071*/        OPC_CheckChild3Integer, 2, 
/*2073*/        OPC_RecordChild4, // #3 = $vaddr
/*2074*/        OPC_RecordChild5, // #4 = $soffset
/*2075*/        OPC_RecordChild6, // #5 = $inst_offset
/*2076*/        OPC_MoveChild, 6,
/*2078*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2081*/        OPC_MoveParent,
/*2082*/        OPC_RecordChild7, // #6 = $dfmt
/*2083*/        OPC_MoveChild, 7,
/*2085*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2088*/        OPC_MoveParent,
/*2089*/        OPC_MoveChild, 8,
/*2091*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2094*/        OPC_RecordNode, // #7 = $nfmt
/*2095*/        OPC_MoveParent,
/*2096*/        OPC_MoveChild, 9,
/*2098*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2101*/        OPC_RecordNode, // #8 = $offen
/*2102*/        OPC_MoveParent,
/*2103*/        OPC_MoveChild, 10,
/*2105*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2108*/        OPC_RecordNode, // #9 = $idxen
/*2109*/        OPC_MoveParent,
/*2110*/        OPC_MoveChild, 11,
/*2112*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2115*/        OPC_RecordNode, // #10 = $glc
/*2116*/        OPC_MoveParent,
/*2117*/        OPC_MoveChild, 12,
/*2119*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2122*/        OPC_RecordNode, // #11 = $slc
/*2123*/        OPC_MoveParent,
/*2124*/        OPC_MoveChild, 13,
/*2126*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2129*/        OPC_RecordNode, // #12 = $tfe
/*2130*/        OPC_MoveParent,
/*2131*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2133*/        OPC_EmitMergeInputChains1_0,
/*2134*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2137*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2140*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2143*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2146*/        OPC_EmitInteger, MVT::i1, 0, 
/*2149*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2152*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2155*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2158*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2161*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2180*/      /*Scope*/ 96|128,1/*224*/, /*->2406*/
/*2182*/        OPC_CheckChild2Type, MVT::v4i32,
/*2184*/        OPC_Scope, 109, /*->2295*/ // 2 children in Scope
/*2186*/          OPC_CheckChild3Integer, 3, 
/*2188*/          OPC_RecordChild4, // #3 = $vaddr
/*2189*/          OPC_RecordChild5, // #4 = $soffset
/*2190*/          OPC_RecordChild6, // #5 = $inst_offset
/*2191*/          OPC_MoveChild, 6,
/*2193*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2196*/          OPC_MoveParent,
/*2197*/          OPC_RecordChild7, // #6 = $dfmt
/*2198*/          OPC_MoveChild, 7,
/*2200*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2203*/          OPC_MoveParent,
/*2204*/          OPC_MoveChild, 8,
/*2206*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2209*/          OPC_RecordNode, // #7 = $nfmt
/*2210*/          OPC_MoveParent,
/*2211*/          OPC_MoveChild, 9,
/*2213*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2216*/          OPC_RecordNode, // #8 = $offen
/*2217*/          OPC_MoveParent,
/*2218*/          OPC_MoveChild, 10,
/*2220*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2223*/          OPC_RecordNode, // #9 = $idxen
/*2224*/          OPC_MoveParent,
/*2225*/          OPC_MoveChild, 11,
/*2227*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2230*/          OPC_RecordNode, // #10 = $glc
/*2231*/          OPC_MoveParent,
/*2232*/          OPC_MoveChild, 12,
/*2234*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2237*/          OPC_RecordNode, // #11 = $slc
/*2238*/          OPC_MoveParent,
/*2239*/          OPC_MoveChild, 13,
/*2241*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2244*/          OPC_RecordNode, // #12 = $tfe
/*2245*/          OPC_MoveParent,
/*2246*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2248*/          OPC_EmitMergeInputChains1_0,
/*2249*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2252*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2255*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2258*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2261*/          OPC_EmitInteger, MVT::i1, 0, 
/*2264*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2267*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2270*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2273*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2276*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2295*/        /*Scope*/ 109, /*->2405*/
/*2296*/          OPC_CheckChild3Integer, 4, 
/*2298*/          OPC_RecordChild4, // #3 = $vaddr
/*2299*/          OPC_RecordChild5, // #4 = $soffset
/*2300*/          OPC_RecordChild6, // #5 = $inst_offset
/*2301*/          OPC_MoveChild, 6,
/*2303*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2306*/          OPC_MoveParent,
/*2307*/          OPC_RecordChild7, // #6 = $dfmt
/*2308*/          OPC_MoveChild, 7,
/*2310*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2313*/          OPC_MoveParent,
/*2314*/          OPC_MoveChild, 8,
/*2316*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2319*/          OPC_RecordNode, // #7 = $nfmt
/*2320*/          OPC_MoveParent,
/*2321*/          OPC_MoveChild, 9,
/*2323*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2326*/          OPC_RecordNode, // #8 = $offen
/*2327*/          OPC_MoveParent,
/*2328*/          OPC_MoveChild, 10,
/*2330*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2333*/          OPC_RecordNode, // #9 = $idxen
/*2334*/          OPC_MoveParent,
/*2335*/          OPC_MoveChild, 11,
/*2337*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2340*/          OPC_RecordNode, // #10 = $glc
/*2341*/          OPC_MoveParent,
/*2342*/          OPC_MoveChild, 12,
/*2344*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2347*/          OPC_RecordNode, // #11 = $slc
/*2348*/          OPC_MoveParent,
/*2349*/          OPC_MoveChild, 13,
/*2351*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2354*/          OPC_RecordNode, // #12 = $tfe
/*2355*/          OPC_MoveParent,
/*2356*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2358*/          OPC_EmitMergeInputChains1_0,
/*2359*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2362*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2365*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2368*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2371*/          OPC_EmitInteger, MVT::i1, 0, 
/*2374*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2377*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2380*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2383*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2386*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2405*/        0, /*End of Scope*/
/*2406*/      0, /*End of Scope*/
/*2407*/    /*SwitchOpcode*/ 68|128,23/*3012*/, TARGET_VAL(ISD::LOAD),// ->5423
/*2411*/      OPC_RecordMemRef,
/*2412*/      OPC_RecordNode, // #0 = 'ld' chained node
/*2413*/      OPC_Scope, 39|128,8/*1063*/, /*->3479*/ // 7 children in Scope
/*2416*/        OPC_RecordChild1, // #1 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*2417*/        OPC_CheckPredicate, 18, // Predicate_unindexedload
/*2419*/        OPC_CheckType, MVT::i32,
/*2421*/        OPC_Scope, 25, /*->2448*/ // 26 children in Scope
/*2423*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2425*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2427*/          OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*2429*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2431*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2434*/          OPC_EmitMergeInputChains1_0,
/*2435*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2448*/        /*Scope*/ 25, /*->2474*/
/*2449*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2451*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2453*/          OPC_CheckPredicate, 24, // Predicate_sextloadi8_global
/*2455*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2457*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2460*/          OPC_EmitMergeInputChains1_0,
/*2461*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2474*/        /*Scope*/ 25, /*->2500*/
/*2475*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2477*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2479*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*2481*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2483*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2486*/          OPC_EmitMergeInputChains1_0,
/*2487*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2500*/        /*Scope*/ 25, /*->2526*/
/*2501*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2503*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2505*/          OPC_CheckPredicate, 28, // Predicate_sextloadi16_global
/*2507*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2509*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2512*/          OPC_EmitMergeInputChains1_0,
/*2513*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2526*/        /*Scope*/ 23, /*->2550*/
/*2527*/          OPC_CheckPredicate, 29, // Predicate_load
/*2529*/          OPC_CheckPredicate, 30, // Predicate_global_load
/*2531*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2533*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2536*/          OPC_EmitMergeInputChains1_0,
/*2537*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2550*/        /*Scope*/ 23, /*->2574*/
/*2551*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2553*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2555*/          OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*2557*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2559*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*2562*/          OPC_EmitMergeInputChains1_0,
/*2563*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*2574*/        /*Scope*/ 23, /*->2598*/
/*2575*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2577*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2579*/          OPC_CheckPredicate, 24, // Predicate_sextloadi8_global
/*2581*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2583*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*2586*/          OPC_EmitMergeInputChains1_0,
/*2587*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*2598*/        /*Scope*/ 23, /*->2622*/
/*2599*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2601*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2603*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*2605*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2607*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*2610*/          OPC_EmitMergeInputChains1_0,
/*2611*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*2622*/        /*Scope*/ 23, /*->2646*/
/*2623*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2625*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2627*/          OPC_CheckPredicate, 28, // Predicate_sextloadi16_global
/*2629*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2631*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*2634*/          OPC_EmitMergeInputChains1_0,
/*2635*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*2646*/        /*Scope*/ 21, /*->2668*/
/*2647*/          OPC_CheckPredicate, 29, // Predicate_load
/*2649*/          OPC_CheckPredicate, 30, // Predicate_global_load
/*2651*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2653*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*2656*/          OPC_EmitMergeInputChains1_0,
/*2657*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*2668*/        /*Scope*/ 23, /*->2692*/
/*2669*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2671*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2673*/          OPC_CheckPredicate, 31, // Predicate_sextloadi8_constant
/*2675*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2677*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*2680*/          OPC_EmitMergeInputChains1_0,
/*2681*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i32:$soffset, ?:i16:$offset)
/*2692*/        /*Scope*/ 23, /*->2716*/
/*2693*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2695*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2697*/          OPC_CheckPredicate, 32, // Predicate_az_extloadi8_constant
/*2699*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2701*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*2704*/          OPC_EmitMergeInputChains1_0,
/*2705*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i32:$soffset, ?:i16:$offset)
/*2716*/        /*Scope*/ 23, /*->2740*/
/*2717*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2719*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2721*/          OPC_CheckPredicate, 33, // Predicate_sextloadi16_constant
/*2723*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2725*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*2728*/          OPC_EmitMergeInputChains1_0,
/*2729*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i32:$soffset, ?:i16:$offset)
/*2740*/        /*Scope*/ 23, /*->2764*/
/*2741*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2743*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2745*/          OPC_CheckPredicate, 34, // Predicate_az_extloadi16_constant
/*2747*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2749*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*2752*/          OPC_EmitMergeInputChains1_0,
/*2753*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i32:$soffset, ?:i16:$offset)
/*2764*/        /*Scope*/ 21, /*->2786*/
/*2765*/          OPC_CheckPredicate, 29, // Predicate_load
/*2767*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*2769*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2771*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*2774*/          OPC_EmitMergeInputChains1_0,
/*2775*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i32:$soffset, ?:i16:$offset)
/*2786*/        /*Scope*/ 35, /*->2822*/
/*2787*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2789*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2791*/          OPC_CheckPredicate, 36, // Predicate_sextloadi8_private
/*2793*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2795*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2798*/          OPC_EmitMergeInputChains1_0,
/*2799*/          OPC_EmitInteger, MVT::i1, 0, 
/*2802*/          OPC_EmitInteger, MVT::i1, 0, 
/*2805*/          OPC_EmitInteger, MVT::i1, 0, 
/*2808*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2822*/        /*Scope*/ 35, /*->2858*/
/*2823*/          OPC_CheckPredicate, 37, // Predicate_extload
/*2825*/          OPC_CheckPredicate, 38, // Predicate_extloadi8
/*2827*/          OPC_CheckPredicate, 39, // Predicate_extloadi8_private
/*2829*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2831*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2834*/          OPC_EmitMergeInputChains1_0,
/*2835*/          OPC_EmitInteger, MVT::i1, 0, 
/*2838*/          OPC_EmitInteger, MVT::i1, 0, 
/*2841*/          OPC_EmitInteger, MVT::i1, 0, 
/*2844*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2858*/        /*Scope*/ 35, /*->2894*/
/*2859*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2861*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2863*/          OPC_CheckPredicate, 40, // Predicate_sextloadi16_private
/*2865*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2867*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2870*/          OPC_EmitMergeInputChains1_0,
/*2871*/          OPC_EmitInteger, MVT::i1, 0, 
/*2874*/          OPC_EmitInteger, MVT::i1, 0, 
/*2877*/          OPC_EmitInteger, MVT::i1, 0, 
/*2880*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2894*/        /*Scope*/ 35, /*->2930*/
/*2895*/          OPC_CheckPredicate, 37, // Predicate_extload
/*2897*/          OPC_CheckPredicate, 41, // Predicate_extloadi16
/*2899*/          OPC_CheckPredicate, 42, // Predicate_extloadi16_private
/*2901*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2903*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2906*/          OPC_EmitMergeInputChains1_0,
/*2907*/          OPC_EmitInteger, MVT::i1, 0, 
/*2910*/          OPC_EmitInteger, MVT::i1, 0, 
/*2913*/          OPC_EmitInteger, MVT::i1, 0, 
/*2916*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2930*/        /*Scope*/ 33, /*->2964*/
/*2931*/          OPC_CheckPredicate, 29, // Predicate_load
/*2933*/          OPC_CheckPredicate, 43, // Predicate_load_private
/*2935*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2937*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2940*/          OPC_EmitMergeInputChains1_0,
/*2941*/          OPC_EmitInteger, MVT::i1, 0, 
/*2944*/          OPC_EmitInteger, MVT::i1, 0, 
/*2947*/          OPC_EmitInteger, MVT::i1, 0, 
/*2950*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2964*/        /*Scope*/ 8|128,2/*264*/, /*->3230*/
/*2966*/          OPC_CheckChild1Type, MVT::i32,
/*2968*/          OPC_Scope, 44, /*->3014*/ // 8 children in Scope
/*2970*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*2972*/            OPC_Scope, 19, /*->2993*/ // 2 children in Scope
/*2974*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2976*/              OPC_CheckPredicate, 44, // Predicate_load_param_exti8
/*2978*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2980*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2983*/              OPC_EmitMergeInputChains1_0,
/*2984*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*2993*/            /*Scope*/ 19, /*->3013*/
/*2994*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2996*/              OPC_CheckPredicate, 45, // Predicate_load_param_exti16
/*2998*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3000*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3003*/              OPC_EmitMergeInputChains1_0,
/*3004*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3013*/            0, /*End of Scope*/
/*3014*/          /*Scope*/ 19, /*->3034*/
/*3015*/            OPC_CheckPredicate, 29, // Predicate_load
/*3017*/            OPC_CheckPredicate, 46, // Predicate_load_param
/*3019*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3021*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3024*/            OPC_EmitMergeInputChains1_0,
/*3025*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3034*/          /*Scope*/ 44, /*->3079*/
/*3035*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3037*/            OPC_Scope, 19, /*->3058*/ // 2 children in Scope
/*3039*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3041*/              OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*3043*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3045*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3048*/              OPC_EmitMergeInputChains1_0,
/*3049*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3058*/            /*Scope*/ 19, /*->3078*/
/*3059*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3061*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*3063*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3065*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3068*/              OPC_EmitMergeInputChains1_0,
/*3069*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3078*/            0, /*End of Scope*/
/*3079*/          /*Scope*/ 19, /*->3099*/
/*3080*/            OPC_CheckPredicate, 29, // Predicate_load
/*3082*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*3084*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3086*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3089*/            OPC_EmitMergeInputChains1_0,
/*3090*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3099*/          /*Scope*/ 44, /*->3144*/
/*3100*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3102*/            OPC_Scope, 19, /*->3123*/ // 2 children in Scope
/*3104*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3106*/              OPC_CheckPredicate, 44, // Predicate_load_param_exti8
/*3108*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3110*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3113*/              OPC_EmitMergeInputChains1_0,
/*3114*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3123*/            /*Scope*/ 19, /*->3143*/
/*3124*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3126*/              OPC_CheckPredicate, 45, // Predicate_load_param_exti16
/*3128*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3130*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3133*/              OPC_EmitMergeInputChains1_0,
/*3134*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3143*/            0, /*End of Scope*/
/*3144*/          /*Scope*/ 19, /*->3164*/
/*3145*/            OPC_CheckPredicate, 29, // Predicate_load
/*3147*/            OPC_CheckPredicate, 46, // Predicate_load_param
/*3149*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3151*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3154*/            OPC_EmitMergeInputChains1_0,
/*3155*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3164*/          /*Scope*/ 44, /*->3209*/
/*3165*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3167*/            OPC_Scope, 19, /*->3188*/ // 2 children in Scope
/*3169*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3171*/              OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*3173*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3175*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3178*/              OPC_EmitMergeInputChains1_0,
/*3179*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3188*/            /*Scope*/ 19, /*->3208*/
/*3189*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3191*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*3193*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3195*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3198*/              OPC_EmitMergeInputChains1_0,
/*3199*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3208*/            0, /*End of Scope*/
/*3209*/          /*Scope*/ 19, /*->3229*/
/*3210*/            OPC_CheckPredicate, 29, // Predicate_load
/*3212*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*3214*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3216*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3219*/            OPC_EmitMergeInputChains1_0,
/*3220*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3229*/          0, /*End of Scope*/
/*3230*/        /*Scope*/ 49, /*->3280*/
/*3231*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*3233*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*3235*/          OPC_CheckPredicate, 47, // Predicate_sextloadi8_local
/*3237*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3239*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3242*/          OPC_EmitMergeInputChains1_0,
/*3243*/          OPC_EmitInteger, MVT::i1, 0, 
/*3246*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3249*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3261*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3269*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*3280*/        /*Scope*/ 49, /*->3330*/
/*3281*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*3283*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3285*/          OPC_CheckPredicate, 48, // Predicate_az_extloadi8_local
/*3287*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3289*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3292*/          OPC_EmitMergeInputChains1_0,
/*3293*/          OPC_EmitInteger, MVT::i1, 0, 
/*3296*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3299*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3311*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3319*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*3330*/        /*Scope*/ 49, /*->3380*/
/*3331*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*3333*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*3335*/          OPC_CheckPredicate, 49, // Predicate_sextloadi16_local
/*3337*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3339*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3342*/          OPC_EmitMergeInputChains1_0,
/*3343*/          OPC_EmitInteger, MVT::i1, 0, 
/*3346*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3349*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3361*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3369*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*3380*/        /*Scope*/ 49, /*->3430*/
/*3381*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*3383*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3385*/          OPC_CheckPredicate, 50, // Predicate_az_extloadi16_local
/*3387*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3389*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3392*/          OPC_EmitMergeInputChains1_0,
/*3393*/          OPC_EmitInteger, MVT::i1, 0, 
/*3396*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3399*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3411*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3419*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*3430*/        /*Scope*/ 47, /*->3478*/
/*3431*/          OPC_CheckPredicate, 29, // Predicate_load
/*3433*/          OPC_CheckPredicate, 51, // Predicate_local_load
/*3435*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3437*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3440*/          OPC_EmitMergeInputChains1_0,
/*3441*/          OPC_EmitInteger, MVT::i1, 0, 
/*3444*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3447*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3459*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3467*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 2, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 13
                  // Dst: (DS_READ_B32:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*3478*/        0, /*End of Scope*/
/*3479*/      /*Scope*/ 11|128,1/*139*/, /*->3620*/
/*3481*/        OPC_MoveChild, 1,
/*3483*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*3486*/        OPC_RecordChild0, // #1 = $sbase
/*3487*/        OPC_RecordChild1, // #2 = $offset
/*3488*/        OPC_MoveChild, 1,
/*3490*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3493*/        OPC_Scope, 29, /*->3524*/ // 3 children in Scope
/*3495*/          OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*3497*/          OPC_MoveParent,
/*3498*/          OPC_CheckType, MVT::i64,
/*3500*/          OPC_MoveParent,
/*3501*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3503*/          OPC_CheckPredicate, 29, // Predicate_load
/*3505*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*3507*/          OPC_CheckType, MVT::i32,
/*3509*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3511*/          OPC_EmitMergeInputChains1_0,
/*3512*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*3515*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*3524*/        /*Scope*/ 29, /*->3554*/
/*3525*/          OPC_CheckPredicate, 53, // Predicate_IMM20bit
/*3527*/          OPC_MoveParent,
/*3528*/          OPC_CheckType, MVT::i64,
/*3530*/          OPC_MoveParent,
/*3531*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3533*/          OPC_CheckPredicate, 29, // Predicate_load
/*3535*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*3537*/          OPC_CheckType, MVT::i32,
/*3539*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3541*/          OPC_EmitMergeInputChains1_0,
/*3542*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3545*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*3554*/        /*Scope*/ 64, /*->3619*/
/*3555*/          OPC_CheckPredicate, 54, // Predicate_IMM32bit
/*3557*/          OPC_MoveParent,
/*3558*/          OPC_CheckType, MVT::i64,
/*3560*/          OPC_MoveParent,
/*3561*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3563*/          OPC_CheckPredicate, 29, // Predicate_load
/*3565*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*3567*/          OPC_CheckType, MVT::i32,
/*3569*/          OPC_Scope, 23, /*->3594*/ // 2 children in Scope
/*3571*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3573*/            OPC_EmitMergeInputChains1_0,
/*3574*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3577*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3585*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3594*/          /*Scope*/ 23, /*->3618*/
/*3595*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3597*/            OPC_EmitMergeInputChains1_0,
/*3598*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3601*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3609*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3618*/          0, /*End of Scope*/
/*3619*/        0, /*End of Scope*/
/*3620*/      /*Scope*/ 44|128,3/*428*/, /*->4050*/
/*3622*/        OPC_RecordChild1, // #1 = $sbase
/*3623*/        OPC_Scope, 52|128,1/*180*/, /*->3806*/ // 2 children in Scope
/*3626*/          OPC_CheckChild1Type, MVT::i64,
/*3628*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3630*/          OPC_Scope, 40, /*->3672*/ // 7 children in Scope
/*3632*/            OPC_CheckPredicate, 29, // Predicate_load
/*3634*/            OPC_CheckPredicate, 35, // Predicate_constant_load
/*3636*/            OPC_CheckType, MVT::i32,
/*3638*/            OPC_Scope, 15, /*->3655*/ // 2 children in Scope
/*3640*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3642*/              OPC_EmitMergeInputChains1_0,
/*3643*/              OPC_EmitInteger, MVT::i32, 0, 
/*3646*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*3655*/            /*Scope*/ 15, /*->3671*/
/*3656*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3658*/              OPC_EmitMergeInputChains1_0,
/*3659*/              OPC_EmitInteger, MVT::i32, 0, 
/*3662*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*3671*/            0, /*End of Scope*/
/*3672*/          /*Scope*/ 19, /*->3692*/
/*3673*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3675*/            OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*3677*/            OPC_CheckPredicate, 55, // Predicate_sextloadi8_flat
/*3679*/            OPC_CheckType, MVT::i32,
/*3681*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3683*/            OPC_EmitMergeInputChains1_0,
/*3684*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$ptr)
/*3692*/          /*Scope*/ 19, /*->3712*/
/*3693*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3695*/            OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3697*/            OPC_CheckPredicate, 56, // Predicate_az_extloadi8_flat
/*3699*/            OPC_CheckType, MVT::i32,
/*3701*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3703*/            OPC_EmitMergeInputChains1_0,
/*3704*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$ptr)
/*3712*/          /*Scope*/ 19, /*->3732*/
/*3713*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3715*/            OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*3717*/            OPC_CheckPredicate, 57, // Predicate_sextloadi16_flat
/*3719*/            OPC_CheckType, MVT::i32,
/*3721*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3723*/            OPC_EmitMergeInputChains1_0,
/*3724*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$ptr)
/*3732*/          /*Scope*/ 19, /*->3752*/
/*3733*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3735*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3737*/            OPC_CheckPredicate, 58, // Predicate_az_extloadi16_flat
/*3739*/            OPC_CheckType, MVT::i32,
/*3741*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3743*/            OPC_EmitMergeInputChains1_0,
/*3744*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$ptr)
/*3752*/          /*Scope*/ 32, /*->3785*/
/*3753*/            OPC_CheckPredicate, 29, // Predicate_load
/*3755*/            OPC_CheckPredicate, 59, // Predicate_flat_load
/*3757*/            OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->3771
/*3760*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3762*/              OPC_EmitMergeInputChains1_0,
/*3763*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$ptr)
/*3771*/            /*SwitchType*/ 11, MVT::i64,// ->3784
/*3773*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3775*/              OPC_EmitMergeInputChains1_0,
/*3776*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                      // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr)
/*3784*/            0, // EndSwitchType
/*3785*/          /*Scope*/ 19, /*->3805*/
/*3786*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3788*/            OPC_CheckPredicate, 60, // Predicate_az_extloadi32
/*3790*/            OPC_CheckPredicate, 61, // Predicate_az_extloadi32_flat
/*3792*/            OPC_CheckType, MVT::i64,
/*3794*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3796*/            OPC_EmitMergeInputChains1_0,
/*3797*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                    // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi32>><<P:Predicate_az_extloadi32_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr)
/*3805*/          0, /*End of Scope*/
/*3806*/        /*Scope*/ 113|128,1/*241*/, /*->4049*/
/*3808*/          OPC_CheckChild1Type, MVT::i32,
/*3810*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3812*/          OPC_CheckType, MVT::i32,
/*3814*/          OPC_Scope, 44, /*->3860*/ // 5 children in Scope
/*3816*/            OPC_CheckPredicate, 29, // Predicate_load
/*3818*/            OPC_CheckPredicate, 51, // Predicate_local_load
/*3820*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3822*/            OPC_EmitMergeInputChains1_0,
/*3823*/            OPC_EmitInteger, MVT::i32, 0, 
/*3826*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3838*/            OPC_EmitInteger, MVT::i32, 1, 
/*3841*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3844*/            OPC_EmitInteger, MVT::i32, 0, 
/*3847*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*3860*/          /*Scope*/ 46, /*->3907*/
/*3861*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3863*/            OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*3865*/            OPC_CheckPredicate, 47, // Predicate_sextloadi8_local
/*3867*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3869*/            OPC_EmitMergeInputChains1_0,
/*3870*/            OPC_EmitInteger, MVT::i32, 0, 
/*3873*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3885*/            OPC_EmitInteger, MVT::i32, 1, 
/*3888*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3891*/            OPC_EmitInteger, MVT::i32, 0, 
/*3894*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*3907*/          /*Scope*/ 46, /*->3954*/
/*3908*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3910*/            OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3912*/            OPC_CheckPredicate, 48, // Predicate_az_extloadi8_local
/*3914*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3916*/            OPC_EmitMergeInputChains1_0,
/*3917*/            OPC_EmitInteger, MVT::i32, 0, 
/*3920*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3932*/            OPC_EmitInteger, MVT::i32, 1, 
/*3935*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3938*/            OPC_EmitInteger, MVT::i32, 0, 
/*3941*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*3954*/          /*Scope*/ 46, /*->4001*/
/*3955*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3957*/            OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*3959*/            OPC_CheckPredicate, 49, // Predicate_sextloadi16_local
/*3961*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3963*/            OPC_EmitMergeInputChains1_0,
/*3964*/            OPC_EmitInteger, MVT::i32, 0, 
/*3967*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3979*/            OPC_EmitInteger, MVT::i32, 1, 
/*3982*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3985*/            OPC_EmitInteger, MVT::i32, 0, 
/*3988*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*4001*/          /*Scope*/ 46, /*->4048*/
/*4002*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*4004*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*4006*/            OPC_CheckPredicate, 50, // Predicate_az_extloadi16_local
/*4008*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4010*/            OPC_EmitMergeInputChains1_0,
/*4011*/            OPC_EmitInteger, MVT::i32, 0, 
/*4014*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4026*/            OPC_EmitInteger, MVT::i32, 1, 
/*4029*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4032*/            OPC_EmitInteger, MVT::i32, 0, 
/*4035*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*4048*/          0, /*End of Scope*/
/*4049*/        0, /*End of Scope*/
/*4050*/      /*Scope*/ 11|128,1/*139*/, /*->4191*/
/*4052*/        OPC_MoveChild, 1,
/*4054*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4057*/        OPC_RecordChild0, // #1 = $sbase
/*4058*/        OPC_RecordChild1, // #2 = $offset
/*4059*/        OPC_MoveChild, 1,
/*4061*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4064*/        OPC_Scope, 29, /*->4095*/ // 3 children in Scope
/*4066*/          OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*4068*/          OPC_MoveParent,
/*4069*/          OPC_CheckType, MVT::i64,
/*4071*/          OPC_MoveParent,
/*4072*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4074*/          OPC_CheckPredicate, 29, // Predicate_load
/*4076*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4078*/          OPC_CheckType, MVT::f32,
/*4080*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4082*/          OPC_EmitMergeInputChains1_0,
/*4083*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4086*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4095*/        /*Scope*/ 29, /*->4125*/
/*4096*/          OPC_CheckPredicate, 53, // Predicate_IMM20bit
/*4098*/          OPC_MoveParent,
/*4099*/          OPC_CheckType, MVT::i64,
/*4101*/          OPC_MoveParent,
/*4102*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4104*/          OPC_CheckPredicate, 29, // Predicate_load
/*4106*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4108*/          OPC_CheckType, MVT::f32,
/*4110*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4112*/          OPC_EmitMergeInputChains1_0,
/*4113*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4116*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4125*/        /*Scope*/ 64, /*->4190*/
/*4126*/          OPC_CheckPredicate, 54, // Predicate_IMM32bit
/*4128*/          OPC_MoveParent,
/*4129*/          OPC_CheckType, MVT::i64,
/*4131*/          OPC_MoveParent,
/*4132*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4134*/          OPC_CheckPredicate, 29, // Predicate_load
/*4136*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4138*/          OPC_CheckType, MVT::f32,
/*4140*/          OPC_Scope, 23, /*->4165*/ // 2 children in Scope
/*4142*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4144*/            OPC_EmitMergeInputChains1_0,
/*4145*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4148*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4156*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4165*/          /*Scope*/ 23, /*->4189*/
/*4166*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4168*/            OPC_EmitMergeInputChains1_0,
/*4169*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4172*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4180*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4189*/          0, /*End of Scope*/
/*4190*/        0, /*End of Scope*/
/*4191*/      /*Scope*/ 125|128,3/*509*/, /*->4702*/
/*4193*/        OPC_RecordChild1, // #1 = $sbase
/*4194*/        OPC_Scope, 44, /*->4240*/ // 2 children in Scope
/*4196*/          OPC_CheckChild1Type, MVT::i64,
/*4198*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4200*/          OPC_CheckPredicate, 29, // Predicate_load
/*4202*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4204*/          OPC_CheckType, MVT::f32,
/*4206*/          OPC_Scope, 15, /*->4223*/ // 2 children in Scope
/*4208*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4210*/            OPC_EmitMergeInputChains1_0,
/*4211*/            OPC_EmitInteger, MVT::i32, 0, 
/*4214*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*4223*/          /*Scope*/ 15, /*->4239*/
/*4224*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4226*/            OPC_EmitMergeInputChains1_0,
/*4227*/            OPC_EmitInteger, MVT::i32, 0, 
/*4230*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*4239*/          0, /*End of Scope*/
/*4240*/        /*Scope*/ 75|128,3/*459*/, /*->4701*/
/*4242*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4244*/          OPC_CheckPredicate, 29, // Predicate_load
/*4246*/          OPC_Scope, 49, /*->4297*/ // 6 children in Scope
/*4248*/            OPC_CheckPredicate, 51, // Predicate_local_load
/*4250*/            OPC_CheckPredicate, 62, // Predicate_local_load_aligned8bytes
/*4252*/            OPC_CheckType, MVT::v2i32,
/*4254*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4256*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*4259*/            OPC_EmitMergeInputChains1_0,
/*4260*/            OPC_EmitInteger, MVT::i1, 0, 
/*4263*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4266*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4278*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*4286*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 4, 2, 5, 7, 
                    // Src: (ld:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>><<P:Predicate_local_load_aligned8bytes>> - Complexity = 113
                    // Dst: (DS_READ_B64:v2i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*4297*/          /*Scope*/ 84, /*->4382*/
/*4298*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*4300*/            OPC_SwitchType /*2 cases */, 38, MVT::v2i32,// ->4341
/*4303*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4305*/              OPC_Scope, 17, /*->4324*/ // 2 children in Scope
/*4307*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4310*/                OPC_EmitMergeInputChains1_0,
/*4311*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                        // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4324*/              /*Scope*/ 15, /*->4340*/
/*4325*/                OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*4328*/                OPC_EmitMergeInputChains1_0,
/*4329*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 19
                        // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*4340*/              0, /*End of Scope*/
/*4341*/            /*SwitchType*/ 38, MVT::v4i32,// ->4381
/*4343*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4345*/              OPC_Scope, 17, /*->4364*/ // 2 children in Scope
/*4347*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4350*/                OPC_EmitMergeInputChains1_0,
/*4351*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                        // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4364*/              /*Scope*/ 15, /*->4380*/
/*4365*/                OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*4368*/                OPC_EmitMergeInputChains1_0,
/*4369*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 19
                        // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset)
/*4380*/              0, /*End of Scope*/
/*4381*/            0, // EndSwitchType
/*4382*/          /*Scope*/ 42, /*->4425*/
/*4383*/            OPC_CheckPredicate, 35, // Predicate_constant_load
/*4385*/            OPC_SwitchType /*2 cases */, 17, MVT::v2i32,// ->4405
/*4388*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4390*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*4393*/              OPC_EmitMergeInputChains1_0,
/*4394*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i32:$soffset, ?:i16:$offset)
/*4405*/            /*SwitchType*/ 17, MVT::v4i32,// ->4424
/*4407*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4409*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5
/*4412*/              OPC_EmitMergeInputChains1_0,
/*4413*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 ?:v4i32:$srsrc, ?:i64:$vaddr, ?:i32:$soffset, ?:i16:$offset)
/*4424*/            0, // EndSwitchType
/*4425*/          /*Scope*/ 66, /*->4492*/
/*4426*/            OPC_CheckPredicate, 43, // Predicate_load_private
/*4428*/            OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->4460
/*4431*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4433*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4436*/              OPC_EmitMergeInputChains1_0,
/*4437*/              OPC_EmitInteger, MVT::i1, 0, 
/*4440*/              OPC_EmitInteger, MVT::i1, 0, 
/*4443*/              OPC_EmitInteger, MVT::i1, 0, 
/*4446*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4460*/            /*SwitchType*/ 29, MVT::v4i32,// ->4491
/*4462*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4464*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4467*/              OPC_EmitMergeInputChains1_0,
/*4468*/              OPC_EmitInteger, MVT::i1, 0, 
/*4471*/              OPC_EmitInteger, MVT::i1, 0, 
/*4474*/              OPC_EmitInteger, MVT::i1, 0, 
/*4477*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4491*/            0, // EndSwitchType
/*4492*/          /*Scope*/ 45, /*->4538*/
/*4493*/            OPC_CheckPredicate, 51, // Predicate_local_load
/*4495*/            OPC_CheckType, MVT::v2i32,
/*4497*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4499*/            OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*4502*/            OPC_EmitMergeInputChains1_0,
/*4503*/            OPC_EmitInteger, MVT::i1, 0, 
/*4506*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4518*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*4526*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 2, 3, 4, 7, 
                    // Src: (ld:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 16
                    // Dst: (DS_READ2_B32:v2i32 0:i1, ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, (S_MOV_B32:i32 -1:i32))
/*4538*/          /*Scope*/ 32|128,1/*160*/, /*->4700*/
/*4540*/            OPC_CheckChild1Type, MVT::i32,
/*4542*/            OPC_Scope, 38, /*->4582*/ // 4 children in Scope
/*4544*/              OPC_CheckPredicate, 46, // Predicate_load_param
/*4546*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4564
/*4549*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4551*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4554*/                OPC_EmitMergeInputChains1_0,
/*4555*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4564*/              /*SwitchType*/ 15, MVT::v4i32,// ->4581
/*4566*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4568*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4571*/                OPC_EmitMergeInputChains1_0,
/*4572*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4581*/              0, // EndSwitchType
/*4582*/            /*Scope*/ 38, /*->4621*/
/*4583*/              OPC_CheckPredicate, 30, // Predicate_global_load
/*4585*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4603
/*4588*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4590*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4593*/                OPC_EmitMergeInputChains1_0,
/*4594*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4603*/              /*SwitchType*/ 15, MVT::v4i32,// ->4620
/*4605*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4607*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4610*/                OPC_EmitMergeInputChains1_0,
/*4611*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4620*/              0, // EndSwitchType
/*4621*/            /*Scope*/ 38, /*->4660*/
/*4622*/              OPC_CheckPredicate, 46, // Predicate_load_param
/*4624*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4642
/*4627*/                OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*4629*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4632*/                OPC_EmitMergeInputChains1_0,
/*4633*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4642*/              /*SwitchType*/ 15, MVT::v4i32,// ->4659
/*4644*/                OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*4646*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4649*/                OPC_EmitMergeInputChains1_0,
/*4650*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4659*/              0, // EndSwitchType
/*4660*/            /*Scope*/ 38, /*->4699*/
/*4661*/              OPC_CheckPredicate, 30, // Predicate_global_load
/*4663*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4681
/*4666*/                OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*4668*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4671*/                OPC_EmitMergeInputChains1_0,
/*4672*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4681*/              /*SwitchType*/ 15, MVT::v4i32,// ->4698
/*4683*/                OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*4685*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4688*/                OPC_EmitMergeInputChains1_0,
/*4689*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4698*/              0, // EndSwitchType
/*4699*/            0, /*End of Scope*/
/*4700*/          0, /*End of Scope*/
/*4701*/        0, /*End of Scope*/
/*4702*/      /*Scope*/ 106|128,3/*490*/, /*->5194*/
/*4704*/        OPC_MoveChild, 1,
/*4706*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4709*/        OPC_RecordChild0, // #1 = $sbase
/*4710*/        OPC_RecordChild1, // #2 = $offset
/*4711*/        OPC_MoveChild, 1,
/*4713*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4716*/        OPC_Scope, 99, /*->4817*/ // 3 children in Scope
/*4718*/          OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*4720*/          OPC_MoveParent,
/*4721*/          OPC_CheckType, MVT::i64,
/*4723*/          OPC_MoveParent,
/*4724*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4726*/          OPC_CheckPredicate, 29, // Predicate_load
/*4728*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4730*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->4748
/*4733*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4735*/            OPC_EmitMergeInputChains1_0,
/*4736*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4739*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4748*/          /*SwitchType*/ 15, MVT::v4i32,// ->4765
/*4750*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4752*/            OPC_EmitMergeInputChains1_0,
/*4753*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4756*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4765*/          /*SwitchType*/ 15, MVT::v32i8,// ->4782
/*4767*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4769*/            OPC_EmitMergeInputChains1_0,
/*4770*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4773*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4782*/          /*SwitchType*/ 15, MVT::v8i32,// ->4799
/*4784*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4786*/            OPC_EmitMergeInputChains1_0,
/*4787*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4790*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4799*/          /*SwitchType*/ 15, MVT::v16i32,// ->4816
/*4801*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4803*/            OPC_EmitMergeInputChains1_0,
/*4804*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4807*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4816*/          0, // EndSwitchType
/*4817*/        /*Scope*/ 99, /*->4917*/
/*4818*/          OPC_CheckPredicate, 53, // Predicate_IMM20bit
/*4820*/          OPC_MoveParent,
/*4821*/          OPC_CheckType, MVT::i64,
/*4823*/          OPC_MoveParent,
/*4824*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4826*/          OPC_CheckPredicate, 29, // Predicate_load
/*4828*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4830*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->4848
/*4833*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4835*/            OPC_EmitMergeInputChains1_0,
/*4836*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4839*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4848*/          /*SwitchType*/ 15, MVT::v4i32,// ->4865
/*4850*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4852*/            OPC_EmitMergeInputChains1_0,
/*4853*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4856*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4865*/          /*SwitchType*/ 15, MVT::v32i8,// ->4882
/*4867*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4869*/            OPC_EmitMergeInputChains1_0,
/*4870*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4873*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4882*/          /*SwitchType*/ 15, MVT::v8i32,// ->4899
/*4884*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4886*/            OPC_EmitMergeInputChains1_0,
/*4887*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4890*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4899*/          /*SwitchType*/ 15, MVT::v16i32,// ->4916
/*4901*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4903*/            OPC_EmitMergeInputChains1_0,
/*4904*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4907*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4916*/          0, // EndSwitchType
/*4917*/        /*Scope*/ 18|128,2/*274*/, /*->5193*/
/*4919*/          OPC_CheckPredicate, 54, // Predicate_IMM32bit
/*4921*/          OPC_MoveParent,
/*4922*/          OPC_CheckType, MVT::i64,
/*4924*/          OPC_MoveParent,
/*4925*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4927*/          OPC_CheckPredicate, 29, // Predicate_load
/*4929*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4931*/          OPC_SwitchType /*5 cases */, 50, MVT::v2i32,// ->4984
/*4934*/            OPC_Scope, 23, /*->4959*/ // 2 children in Scope
/*4936*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4938*/              OPC_EmitMergeInputChains1_0,
/*4939*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4942*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4950*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4959*/            /*Scope*/ 23, /*->4983*/
/*4960*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4962*/              OPC_EmitMergeInputChains1_0,
/*4963*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4966*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4974*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4983*/            0, /*End of Scope*/
/*4984*/          /*SwitchType*/ 50, MVT::v4i32,// ->5036
/*4986*/            OPC_Scope, 23, /*->5011*/ // 2 children in Scope
/*4988*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4990*/              OPC_EmitMergeInputChains1_0,
/*4991*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4994*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5002*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5011*/            /*Scope*/ 23, /*->5035*/
/*5012*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5014*/              OPC_EmitMergeInputChains1_0,
/*5015*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5018*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5026*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5035*/            0, /*End of Scope*/
/*5036*/          /*SwitchType*/ 50, MVT::v32i8,// ->5088
/*5038*/            OPC_Scope, 23, /*->5063*/ // 2 children in Scope
/*5040*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5042*/              OPC_EmitMergeInputChains1_0,
/*5043*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5046*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5054*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5063*/            /*Scope*/ 23, /*->5087*/
/*5064*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5066*/              OPC_EmitMergeInputChains1_0,
/*5067*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5070*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5078*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5087*/            0, /*End of Scope*/
/*5088*/          /*SwitchType*/ 50, MVT::v8i32,// ->5140
/*5090*/            OPC_Scope, 23, /*->5115*/ // 2 children in Scope
/*5092*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5094*/              OPC_EmitMergeInputChains1_0,
/*5095*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5098*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5106*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5115*/            /*Scope*/ 23, /*->5139*/
/*5116*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5118*/              OPC_EmitMergeInputChains1_0,
/*5119*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5122*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5130*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5139*/            0, /*End of Scope*/
/*5140*/          /*SwitchType*/ 50, MVT::v16i32,// ->5192
/*5142*/            OPC_Scope, 23, /*->5167*/ // 2 children in Scope
/*5144*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5146*/              OPC_EmitMergeInputChains1_0,
/*5147*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5150*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5158*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5167*/            /*Scope*/ 23, /*->5191*/
/*5168*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5170*/              OPC_EmitMergeInputChains1_0,
/*5171*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5174*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5182*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5191*/            0, /*End of Scope*/
/*5192*/          0, // EndSwitchType
/*5193*/        0, /*End of Scope*/
/*5194*/      /*Scope*/ 98|128,1/*226*/, /*->5422*/
/*5196*/        OPC_RecordChild1, // #1 = $sbase
/*5197*/        OPC_CheckChild1Type, MVT::i64,
/*5199*/        OPC_CheckPredicate, 18, // Predicate_unindexedload
/*5201*/        OPC_CheckPredicate, 29, // Predicate_load
/*5203*/        OPC_Scope, 56|128,1/*184*/, /*->5390*/ // 2 children in Scope
/*5206*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*5208*/          OPC_SwitchType /*5 cases */, 34, MVT::v2i32,// ->5245
/*5211*/            OPC_Scope, 15, /*->5228*/ // 2 children in Scope
/*5213*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5215*/              OPC_EmitMergeInputChains1_0,
/*5216*/              OPC_EmitInteger, MVT::i32, 0, 
/*5219*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*5228*/            /*Scope*/ 15, /*->5244*/
/*5229*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5231*/              OPC_EmitMergeInputChains1_0,
/*5232*/              OPC_EmitInteger, MVT::i32, 0, 
/*5235*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*5244*/            0, /*End of Scope*/
/*5245*/          /*SwitchType*/ 34, MVT::v4i32,// ->5281
/*5247*/            OPC_Scope, 15, /*->5264*/ // 2 children in Scope
/*5249*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5251*/              OPC_EmitMergeInputChains1_0,
/*5252*/              OPC_EmitInteger, MVT::i32, 0, 
/*5255*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*5264*/            /*Scope*/ 15, /*->5280*/
/*5265*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5267*/              OPC_EmitMergeInputChains1_0,
/*5268*/              OPC_EmitInteger, MVT::i32, 0, 
/*5271*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*5280*/            0, /*End of Scope*/
/*5281*/          /*SwitchType*/ 34, MVT::v32i8,// ->5317
/*5283*/            OPC_Scope, 15, /*->5300*/ // 2 children in Scope
/*5285*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5287*/              OPC_EmitMergeInputChains1_0,
/*5288*/              OPC_EmitInteger, MVT::i32, 0, 
/*5291*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*5300*/            /*Scope*/ 15, /*->5316*/
/*5301*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5303*/              OPC_EmitMergeInputChains1_0,
/*5304*/              OPC_EmitInteger, MVT::i32, 0, 
/*5307*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*5316*/            0, /*End of Scope*/
/*5317*/          /*SwitchType*/ 34, MVT::v8i32,// ->5353
/*5319*/            OPC_Scope, 15, /*->5336*/ // 2 children in Scope
/*5321*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5323*/              OPC_EmitMergeInputChains1_0,
/*5324*/              OPC_EmitInteger, MVT::i32, 0, 
/*5327*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*5336*/            /*Scope*/ 15, /*->5352*/
/*5337*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5339*/              OPC_EmitMergeInputChains1_0,
/*5340*/              OPC_EmitInteger, MVT::i32, 0, 
/*5343*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*5352*/            0, /*End of Scope*/
/*5353*/          /*SwitchType*/ 34, MVT::v16i32,// ->5389
/*5355*/            OPC_Scope, 15, /*->5372*/ // 2 children in Scope
/*5357*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5359*/              OPC_EmitMergeInputChains1_0,
/*5360*/              OPC_EmitInteger, MVT::i32, 0, 
/*5363*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*5372*/            /*Scope*/ 15, /*->5388*/
/*5373*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5375*/              OPC_EmitMergeInputChains1_0,
/*5376*/              OPC_EmitInteger, MVT::i32, 0, 
/*5379*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*5388*/            0, /*End of Scope*/
/*5389*/          0, // EndSwitchType
/*5390*/        /*Scope*/ 30, /*->5421*/
/*5391*/          OPC_CheckPredicate, 59, // Predicate_flat_load
/*5393*/          OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->5407
/*5396*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5398*/            OPC_EmitMergeInputChains1_0,
/*5399*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 1, 
                    // Src: (ld:v2i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$ptr)
/*5407*/          /*SwitchType*/ 11, MVT::v4i32,// ->5420
/*5409*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5411*/            OPC_EmitMergeInputChains1_0,
/*5412*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                    // Src: (ld:v4i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$ptr)
/*5420*/          0, // EndSwitchType
/*5421*/        0, /*End of Scope*/
/*5422*/      0, /*End of Scope*/
/*5423*/    /*SwitchOpcode*/ 14|128,10/*1294*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->6721
/*5427*/      OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*5428*/      OPC_Scope, 79, /*->5509*/ // 12 children in Scope
/*5430*/        OPC_CheckChild1Integer, 43|128,33/*4267*/, 
/*5433*/        OPC_RecordChild2, // #1 = $en
/*5434*/        OPC_MoveChild, 2,
/*5436*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5439*/        OPC_MoveParent,
/*5440*/        OPC_RecordChild3, // #2 = $vm
/*5441*/        OPC_MoveChild, 3,
/*5443*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5446*/        OPC_MoveParent,
/*5447*/        OPC_RecordChild4, // #3 = $done
/*5448*/        OPC_MoveChild, 4,
/*5450*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5453*/        OPC_MoveParent,
/*5454*/        OPC_RecordChild5, // #4 = $tgt
/*5455*/        OPC_MoveChild, 5,
/*5457*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5460*/        OPC_MoveParent,
/*5461*/        OPC_RecordChild6, // #5 = $compr
/*5462*/        OPC_MoveChild, 6,
/*5464*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5467*/        OPC_MoveParent,
/*5468*/        OPC_RecordChild7, // #6 = $src0
/*5469*/        OPC_MoveChild, 8,
/*5471*/        OPC_RecordNode, // #7 = $src1
/*5472*/        OPC_MoveParent,
/*5473*/        OPC_MoveChild, 9,
/*5475*/        OPC_RecordNode, // #8 = $src2
/*5476*/        OPC_MoveParent,
/*5477*/        OPC_MoveChild, 10,
/*5479*/        OPC_RecordNode, // #9 = $src3
/*5480*/        OPC_MoveParent,
/*5481*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5483*/        OPC_EmitMergeInputChains1_0,
/*5484*/        OPC_EmitConvertToTarget, 1,
/*5486*/        OPC_EmitConvertToTarget, 4,
/*5488*/        OPC_EmitConvertToTarget, 5,
/*5490*/        OPC_EmitConvertToTarget, 3,
/*5492*/        OPC_EmitConvertToTarget, 2,
/*5494*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 10, 11, 12, 13, 14, 6, 7, 8, 9, 
                // Src: (intrinsic_void 4267:iPTR, (imm:i32):$en, (imm:i32):$vm, (imm:i32):$done, (imm:i32):$tgt, (imm:i32):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 23
                // Dst: (EXP (imm:i32):$en, (imm:i32):$tgt, (imm:i32):$compr, (imm:i32):$done, (imm:i32):$vm, ?:f32:$src0, ?:f32:$src1, ?:f32:$src2, ?:f32:$src3)
/*5509*/      /*Scope*/ 77|128,2/*333*/, /*->5844*/
/*5511*/        OPC_CheckChild1Integer, 28|128,33/*4252*/, 
/*5514*/        OPC_RecordChild2, // #1 = $src
/*5515*/        OPC_RecordChild3, // #2 = $arraybase
/*5516*/        OPC_MoveChild, 3,
/*5518*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5521*/        OPC_MoveParent,
/*5522*/        OPC_Scope, 79, /*->5603*/ // 4 children in Scope
/*5524*/          OPC_CheckChild4Integer, 0, 
/*5526*/          OPC_RecordChild5, // #3 = $mask
/*5527*/          OPC_MoveChild, 5,
/*5529*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5532*/          OPC_MoveParent,
/*5533*/          OPC_Scope, 33, /*->5568*/ // 2 children in Scope
/*5535*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5537*/            OPC_EmitMergeInputChains1_0,
/*5538*/            OPC_EmitInteger, MVT::i32, 0, 
/*5541*/            OPC_EmitConvertToTarget, 2,
/*5543*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5547*/            OPC_EmitConvertToTarget, 3,
/*5549*/            OPC_EmitInteger, MVT::i32, 32, 
/*5552*/            OPC_EmitInteger, MVT::i32, 0, 
/*5555*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4252:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*5568*/          /*Scope*/ 33, /*->5602*/
/*5569*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5571*/            OPC_EmitMergeInputChains1_0,
/*5572*/            OPC_EmitInteger, MVT::i32, 0, 
/*5575*/            OPC_EmitConvertToTarget, 2,
/*5577*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5581*/            OPC_EmitConvertToTarget, 3,
/*5583*/            OPC_EmitInteger, MVT::i32, 64, 
/*5586*/            OPC_EmitInteger, MVT::i32, 0, 
/*5589*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4252:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*5602*/          0, /*End of Scope*/
/*5603*/        /*Scope*/ 79, /*->5683*/
/*5604*/          OPC_CheckChild4Integer, 1, 
/*5606*/          OPC_RecordChild5, // #3 = $mask
/*5607*/          OPC_MoveChild, 5,
/*5609*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5612*/          OPC_MoveParent,
/*5613*/          OPC_Scope, 33, /*->5648*/ // 2 children in Scope
/*5615*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5617*/            OPC_EmitMergeInputChains1_0,
/*5618*/            OPC_EmitInteger, MVT::i32, 0, 
/*5621*/            OPC_EmitConvertToTarget, 2,
/*5623*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5627*/            OPC_EmitConvertToTarget, 3,
/*5629*/            OPC_EmitInteger, MVT::i32, 33, 
/*5632*/            OPC_EmitInteger, MVT::i32, 0, 
/*5635*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4252:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*5648*/          /*Scope*/ 33, /*->5682*/
/*5649*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5651*/            OPC_EmitMergeInputChains1_0,
/*5652*/            OPC_EmitInteger, MVT::i32, 0, 
/*5655*/            OPC_EmitConvertToTarget, 2,
/*5657*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5661*/            OPC_EmitConvertToTarget, 3,
/*5663*/            OPC_EmitInteger, MVT::i32, 65, 
/*5666*/            OPC_EmitInteger, MVT::i32, 0, 
/*5669*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4252:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*5682*/          0, /*End of Scope*/
/*5683*/        /*Scope*/ 79, /*->5763*/
/*5684*/          OPC_CheckChild4Integer, 2, 
/*5686*/          OPC_RecordChild5, // #3 = $mask
/*5687*/          OPC_MoveChild, 5,
/*5689*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5692*/          OPC_MoveParent,
/*5693*/          OPC_Scope, 33, /*->5728*/ // 2 children in Scope
/*5695*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5697*/            OPC_EmitMergeInputChains1_0,
/*5698*/            OPC_EmitInteger, MVT::i32, 0, 
/*5701*/            OPC_EmitConvertToTarget, 2,
/*5703*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5707*/            OPC_EmitConvertToTarget, 3,
/*5709*/            OPC_EmitInteger, MVT::i32, 34, 
/*5712*/            OPC_EmitInteger, MVT::i32, 0, 
/*5715*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4252:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*5728*/          /*Scope*/ 33, /*->5762*/
/*5729*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5731*/            OPC_EmitMergeInputChains1_0,
/*5732*/            OPC_EmitInteger, MVT::i32, 0, 
/*5735*/            OPC_EmitConvertToTarget, 2,
/*5737*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5741*/            OPC_EmitConvertToTarget, 3,
/*5743*/            OPC_EmitInteger, MVT::i32, 66, 
/*5746*/            OPC_EmitInteger, MVT::i32, 0, 
/*5749*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4252:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*5762*/          0, /*End of Scope*/
/*5763*/        /*Scope*/ 79, /*->5843*/
/*5764*/          OPC_CheckChild4Integer, 3, 
/*5766*/          OPC_RecordChild5, // #3 = $mask
/*5767*/          OPC_MoveChild, 5,
/*5769*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5772*/          OPC_MoveParent,
/*5773*/          OPC_Scope, 33, /*->5808*/ // 2 children in Scope
/*5775*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5777*/            OPC_EmitMergeInputChains1_0,
/*5778*/            OPC_EmitInteger, MVT::i32, 0, 
/*5781*/            OPC_EmitConvertToTarget, 2,
/*5783*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5787*/            OPC_EmitConvertToTarget, 3,
/*5789*/            OPC_EmitInteger, MVT::i32, 35, 
/*5792*/            OPC_EmitInteger, MVT::i32, 0, 
/*5795*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4252:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*5808*/          /*Scope*/ 33, /*->5842*/
/*5809*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5811*/            OPC_EmitMergeInputChains1_0,
/*5812*/            OPC_EmitInteger, MVT::i32, 0, 
/*5815*/            OPC_EmitConvertToTarget, 2,
/*5817*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5821*/            OPC_EmitConvertToTarget, 3,
/*5823*/            OPC_EmitInteger, MVT::i32, 67, 
/*5826*/            OPC_EmitInteger, MVT::i32, 0, 
/*5829*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4252:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*5842*/          0, /*End of Scope*/
/*5843*/        0, /*End of Scope*/
/*5844*/      /*Scope*/ 90|128,1/*218*/, /*->6064*/
/*5846*/        OPC_CheckChild1Integer, 25|128,33/*4249*/, 
/*5849*/        OPC_Scope, 104, /*->5955*/ // 2 children in Scope
/*5851*/          OPC_CheckChild2Integer, 1, 
/*5853*/          OPC_Scope, 49, /*->5904*/ // 2 children in Scope
/*5855*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5857*/            OPC_EmitMergeInputChains1_0,
/*5858*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5865*/            OPC_EmitInteger, MVT::i32, 1, 
/*5868*/            OPC_EmitInteger, MVT::i32, 60, 
/*5871*/            OPC_EmitInteger, MVT::i32, 7, 
/*5874*/            OPC_EmitInteger, MVT::i32, 7, 
/*5877*/            OPC_EmitInteger, MVT::i32, 7, 
/*5880*/            OPC_EmitInteger, MVT::i32, 7, 
/*5883*/            OPC_EmitInteger, MVT::i32, 39, 
/*5886*/            OPC_EmitInteger, MVT::i32, 0, 
/*5889*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4249:iPTR, 1:i32) - Complexity = 13
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5904*/          /*Scope*/ 49, /*->5954*/
/*5905*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5907*/            OPC_EmitMergeInputChains1_0,
/*5908*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5915*/            OPC_EmitInteger, MVT::i32, 1, 
/*5918*/            OPC_EmitInteger, MVT::i32, 60, 
/*5921*/            OPC_EmitInteger, MVT::i32, 7, 
/*5924*/            OPC_EmitInteger, MVT::i32, 7, 
/*5927*/            OPC_EmitInteger, MVT::i32, 7, 
/*5930*/            OPC_EmitInteger, MVT::i32, 7, 
/*5933*/            OPC_EmitInteger, MVT::i32, 83, 
/*5936*/            OPC_EmitInteger, MVT::i32, 0, 
/*5939*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4249:iPTR, 1:i32) - Complexity = 13
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5954*/          0, /*End of Scope*/
/*5955*/        /*Scope*/ 107, /*->6063*/
/*5956*/          OPC_RecordChild2, // #1 = $type
/*5957*/          OPC_MoveChild, 2,
/*5959*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5962*/          OPC_MoveParent,
/*5963*/          OPC_Scope, 48, /*->6013*/ // 2 children in Scope
/*5965*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5967*/            OPC_EmitMergeInputChains1_0,
/*5968*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5975*/            OPC_EmitConvertToTarget, 1,
/*5977*/            OPC_EmitInteger, MVT::i32, 0, 
/*5980*/            OPC_EmitInteger, MVT::i32, 7, 
/*5983*/            OPC_EmitInteger, MVT::i32, 7, 
/*5986*/            OPC_EmitInteger, MVT::i32, 7, 
/*5989*/            OPC_EmitInteger, MVT::i32, 7, 
/*5992*/            OPC_EmitInteger, MVT::i32, 39, 
/*5995*/            OPC_EmitInteger, MVT::i32, 0, 
/*5998*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4249:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6013*/          /*Scope*/ 48, /*->6062*/
/*6014*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6016*/            OPC_EmitMergeInputChains1_0,
/*6017*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6024*/            OPC_EmitConvertToTarget, 1,
/*6026*/            OPC_EmitInteger, MVT::i32, 0, 
/*6029*/            OPC_EmitInteger, MVT::i32, 7, 
/*6032*/            OPC_EmitInteger, MVT::i32, 7, 
/*6035*/            OPC_EmitInteger, MVT::i32, 7, 
/*6038*/            OPC_EmitInteger, MVT::i32, 7, 
/*6041*/            OPC_EmitInteger, MVT::i32, 83, 
/*6044*/            OPC_EmitInteger, MVT::i32, 0, 
/*6047*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4249:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6062*/          0, /*End of Scope*/
/*6063*/        0, /*End of Scope*/
/*6064*/      /*Scope*/ 24, /*->6089*/
/*6065*/        OPC_CheckChild1Integer, 125|128,33/*4349*/, 
/*6068*/        OPC_RecordChild2, // #1 = $simm16
/*6069*/        OPC_MoveChild, 2,
/*6071*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6074*/        OPC_MoveParent,
/*6075*/        OPC_RecordChild3, // #2 = $m0
/*6076*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6078*/        OPC_EmitMergeInputChains1_0,
/*6079*/        OPC_EmitConvertToTarget, 1,
/*6081*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_void 4349:iPTR, (imm:i32):$simm16, M0Reg:i32:$m0) - Complexity = 11
                // Dst: (S_SENDMSG (imm:i32):$simm16, M0Reg:i32:$m0)
/*6089*/      /*Scope*/ 25, /*->6115*/
/*6090*/        OPC_CheckChild1Integer, 92|128,32/*4188*/, 
/*6093*/        OPC_Scope, 9, /*->6104*/ // 2 children in Scope
/*6095*/          OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6097*/          OPC_EmitMergeInputChains1_0,
/*6098*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4188:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*6104*/        /*Scope*/ 9, /*->6114*/
/*6105*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6107*/          OPC_EmitMergeInputChains1_0,
/*6108*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4188:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*6114*/        0, /*End of Scope*/
/*6115*/      /*Scope*/ 25, /*->6141*/
/*6116*/        OPC_CheckChild1Integer, 91|128,32/*4187*/, 
/*6119*/        OPC_Scope, 9, /*->6130*/ // 2 children in Scope
/*6121*/          OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6123*/          OPC_EmitMergeInputChains1_0,
/*6124*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4187:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*6130*/        /*Scope*/ 9, /*->6140*/
/*6131*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6133*/          OPC_EmitMergeInputChains1_0,
/*6134*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4187:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*6140*/        0, /*End of Scope*/
/*6141*/      /*Scope*/ 22, /*->6164*/
/*6142*/        OPC_CheckChild1Integer, 118|128,33/*4342*/, 
/*6145*/        OPC_RecordChild2, // #1 = $saved
/*6146*/        OPC_RecordChild3, // #2 = $target
/*6147*/        OPC_MoveChild, 3,
/*6149*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*6152*/        OPC_MoveParent,
/*6153*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6155*/        OPC_EmitMergeInputChains1_0,
/*6156*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 4342:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*6164*/      /*Scope*/ 14, /*->6179*/
/*6165*/        OPC_CheckChild1Integer, 42|128,33/*4266*/, 
/*6168*/        OPC_RecordChild2, // #1 = $saved
/*6169*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6171*/        OPC_EmitMergeInputChains1_0,
/*6172*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (intrinsic_void 4266:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*6179*/      /*Scope*/ 2|128,1/*130*/, /*->6311*/
/*6181*/        OPC_CheckChild1Integer, 114|128,32/*4210*/, 
/*6184*/        OPC_RecordChild2, // #1 = $src
/*6185*/        OPC_Scope, 10, /*->6197*/ // 2 children in Scope
/*6187*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6189*/          OPC_EmitMergeInputChains1_0,
/*6190*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4210:iPTR, f32:f32:$src) - Complexity = 8
                  // Dst: (SI_KILL f32:f32:$src)
/*6197*/        /*Scope*/ 112, /*->6310*/
/*6198*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6200*/          OPC_EmitMergeInputChains1_0,
/*6201*/          OPC_EmitInteger, MVT::i32, 0, 
/*6204*/          OPC_EmitInteger, MVT::i32, 0, 
/*6207*/          OPC_EmitInteger, MVT::i32, 1, 
/*6210*/          OPC_EmitInteger, MVT::i32, 0, 
/*6213*/          OPC_EmitInteger, MVT::i32, 0, 
/*6216*/          OPC_EmitInteger, MVT::i32, 0, 
/*6219*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*6222*/          OPC_EmitInteger, MVT::i32, 0, 
/*6225*/          OPC_EmitInteger, MVT::i32, 0, 
/*6228*/          OPC_EmitInteger, MVT::i32, 0, 
/*6231*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6243*/          OPC_EmitInteger, MVT::i32, 0, 
/*6246*/          OPC_EmitInteger, MVT::i32, 0, 
/*6249*/          OPC_EmitInteger, MVT::i32, 0, 
/*6252*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6264*/          OPC_EmitInteger, MVT::i32, 1, 
/*6267*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6270*/          OPC_EmitInteger, MVT::i32, 0, 
/*6273*/          OPC_EmitInteger, MVT::i32, 0, 
/*6276*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6303*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4210:iPTR, f32:f32:$src0) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*6310*/        0, /*End of Scope*/
/*6311*/      /*Scope*/ 11|128,1/*139*/, /*->6452*/
/*6313*/        OPC_CheckChild1Integer, 115|128,32/*4211*/, 
/*6316*/        OPC_Scope, 17, /*->6335*/ // 2 children in Scope
/*6318*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6320*/          OPC_EmitMergeInputChains1_0,
/*6321*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*6328*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4211:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*6335*/        /*Scope*/ 115, /*->6451*/
/*6336*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6338*/          OPC_EmitMergeInputChains1_0,
/*6339*/          OPC_EmitInteger, MVT::i32, 0, 
/*6342*/          OPC_EmitInteger, MVT::i32, 0, 
/*6345*/          OPC_EmitInteger, MVT::i32, 1, 
/*6348*/          OPC_EmitInteger, MVT::i32, 0, 
/*6351*/          OPC_EmitInteger, MVT::i32, 0, 
/*6354*/          OPC_EmitInteger, MVT::i32, 0, 
/*6357*/          OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*6360*/          OPC_EmitInteger, MVT::i32, 0, 
/*6363*/          OPC_EmitInteger, MVT::i32, 0, 
/*6366*/          OPC_EmitInteger, MVT::i32, 0, 
/*6369*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6381*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*6384*/          OPC_EmitInteger, MVT::i32, 0, 
/*6387*/          OPC_EmitInteger, MVT::i32, 0, 
/*6390*/          OPC_EmitInteger, MVT::i32, 0, 
/*6393*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6405*/          OPC_EmitInteger, MVT::i32, 1, 
/*6408*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6411*/          OPC_EmitInteger, MVT::i32, 0, 
/*6414*/          OPC_EmitInteger, MVT::i32, 0, 
/*6417*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6444*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4211:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*6451*/        0, /*End of Scope*/
/*6452*/      /*Scope*/ 4|128,1/*132*/, /*->6586*/
/*6454*/        OPC_CheckChild1Integer, 26|128,33/*4250*/, 
/*6457*/        OPC_RecordChild2, // #1 = $reg
/*6458*/        OPC_Scope, 62, /*->6522*/ // 2 children in Scope
/*6460*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6462*/          OPC_EmitMergeInputChains1_0,
/*6463*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6470*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6473*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6483*/          OPC_EmitInteger, MVT::i32, 0, 
/*6486*/          OPC_EmitInteger, MVT::i32, 61, 
/*6489*/          OPC_EmitInteger, MVT::i32, 0, 
/*6492*/          OPC_EmitInteger, MVT::i32, 7, 
/*6495*/          OPC_EmitInteger, MVT::i32, 7, 
/*6498*/          OPC_EmitInteger, MVT::i32, 7, 
/*6501*/          OPC_EmitInteger, MVT::i32, 39, 
/*6504*/          OPC_EmitInteger, MVT::i32, 0, 
/*6507*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4250:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6522*/        /*Scope*/ 62, /*->6585*/
/*6523*/          OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6525*/          OPC_EmitMergeInputChains1_0,
/*6526*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6533*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6536*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6546*/          OPC_EmitInteger, MVT::i32, 0, 
/*6549*/          OPC_EmitInteger, MVT::i32, 61, 
/*6552*/          OPC_EmitInteger, MVT::i32, 0, 
/*6555*/          OPC_EmitInteger, MVT::i32, 7, 
/*6558*/          OPC_EmitInteger, MVT::i32, 7, 
/*6561*/          OPC_EmitInteger, MVT::i32, 7, 
/*6564*/          OPC_EmitInteger, MVT::i32, 83, 
/*6567*/          OPC_EmitInteger, MVT::i32, 0, 
/*6570*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4250:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6585*/        0, /*End of Scope*/
/*6586*/      /*Scope*/ 4|128,1/*132*/, /*->6720*/
/*6588*/        OPC_CheckChild1Integer, 27|128,33/*4251*/, 
/*6591*/        OPC_RecordChild2, // #1 = $reg
/*6592*/        OPC_Scope, 62, /*->6656*/ // 2 children in Scope
/*6594*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6596*/          OPC_EmitMergeInputChains1_0,
/*6597*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6604*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6607*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6617*/          OPC_EmitInteger, MVT::i32, 0, 
/*6620*/          OPC_EmitInteger, MVT::i32, 61, 
/*6623*/          OPC_EmitInteger, MVT::i32, 7, 
/*6626*/          OPC_EmitInteger, MVT::i32, 0, 
/*6629*/          OPC_EmitInteger, MVT::i32, 7, 
/*6632*/          OPC_EmitInteger, MVT::i32, 7, 
/*6635*/          OPC_EmitInteger, MVT::i32, 39, 
/*6638*/          OPC_EmitInteger, MVT::i32, 0, 
/*6641*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4251:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6656*/        /*Scope*/ 62, /*->6719*/
/*6657*/          OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6659*/          OPC_EmitMergeInputChains1_0,
/*6660*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6667*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6670*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6680*/          OPC_EmitInteger, MVT::i32, 0, 
/*6683*/          OPC_EmitInteger, MVT::i32, 61, 
/*6686*/          OPC_EmitInteger, MVT::i32, 7, 
/*6689*/          OPC_EmitInteger, MVT::i32, 0, 
/*6692*/          OPC_EmitInteger, MVT::i32, 7, 
/*6695*/          OPC_EmitInteger, MVT::i32, 7, 
/*6698*/          OPC_EmitInteger, MVT::i32, 83, 
/*6701*/          OPC_EmitInteger, MVT::i32, 0, 
/*6704*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4251:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6719*/        0, /*End of Scope*/
/*6720*/      0, /*End of Scope*/
/*6721*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->6942
/*6725*/      OPC_RecordMemRef,
/*6726*/      OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*6727*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6728*/      OPC_Scope, 16|128,1/*144*/, /*->6875*/ // 2 children in Scope
/*6731*/        OPC_RecordChild2, // #2 = $vdata_in
/*6732*/        OPC_Scope, 43, /*->6777*/ // 2 children in Scope
/*6734*/          OPC_CheckPredicate, 63, // Predicate_atomic_swap_global
/*6736*/          OPC_CheckType, MVT::i32,
/*6738*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6740*/          OPC_Scope, 17, /*->6759*/ // 2 children in Scope
/*6742*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6745*/            OPC_EmitMergeInputChains1_0,
/*6746*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 6, 5, 7, 
                    // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*6759*/          /*Scope*/ 16, /*->6776*/
/*6760*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6763*/            OPC_EmitMergeInputChains1_0,
/*6764*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*6776*/          0, /*End of Scope*/
/*6777*/        /*Scope*/ 96, /*->6874*/
/*6778*/          OPC_CheckPredicate, 64, // Predicate_atomic_swap_local
/*6780*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->6827
/*6783*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6785*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6788*/            OPC_EmitMergeInputChains1_0,
/*6789*/            OPC_EmitInteger, MVT::i1, 0, 
/*6792*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6795*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6807*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*6815*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_swap:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_swap_local>> - Complexity = 13
                    // Dst: (DS_WRXCHG_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*6827*/          /*SwitchType*/ 44, MVT::i64,// ->6873
/*6829*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6831*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6834*/            OPC_EmitMergeInputChains1_0,
/*6835*/            OPC_EmitInteger, MVT::i1, 0, 
/*6838*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6841*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6853*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*6861*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_swap:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_swap_local>> - Complexity = 13
                    // Dst: (DS_WRXCHG_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*6873*/          0, // EndSwitchType
/*6874*/        0, /*End of Scope*/
/*6875*/      /*Scope*/ 65, /*->6941*/
/*6876*/        OPC_CheckChild1Type, MVT::i32,
/*6878*/        OPC_RecordChild2, // #2 = $src1
/*6879*/        OPC_CheckPredicate, 64, // Predicate_atomic_swap_local
/*6881*/        OPC_CheckType, MVT::i32,
/*6883*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6885*/        OPC_EmitMergeInputChains1_0,
/*6886*/        OPC_EmitInteger, MVT::i32, 0, 
/*6889*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6901*/        OPC_EmitInteger, MVT::i32, 0, 
/*6904*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6916*/        OPC_EmitInteger, MVT::i32, 1, 
/*6919*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6922*/        OPC_EmitInteger, MVT::i32, 0, 
/*6925*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6941*/      0, /*End of Scope*/
/*6942*/    /*SwitchOpcode*/ 98|128,2/*354*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->7300
/*6946*/      OPC_RecordMemRef,
/*6947*/      OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*6948*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6949*/      OPC_Scope, 44, /*->6995*/ // 4 children in Scope
/*6951*/        OPC_RecordChild2, // #2 = $vdata_in
/*6952*/        OPC_CheckPredicate, 65, // Predicate_atomic_add_global
/*6954*/        OPC_CheckType, MVT::i32,
/*6956*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6958*/        OPC_Scope, 17, /*->6977*/ // 2 children in Scope
/*6960*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6963*/          OPC_EmitMergeInputChains1_0,
/*6964*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 6, 5, 7, 
                  // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*6977*/        /*Scope*/ 16, /*->6994*/
/*6978*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6981*/          OPC_EmitMergeInputChains1_0,
/*6982*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                  // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*6994*/        0, /*End of Scope*/
/*6995*/      /*Scope*/ 10|128,1/*138*/, /*->7135*/
/*6997*/        OPC_CheckChild2Integer, 1, 
/*6999*/        OPC_CheckPredicate, 66, // Predicate_atomic_load_add_local
/*7001*/        OPC_SwitchType /*2 cases */, 64, MVT::i32,// ->7068
/*7004*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7006*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7009*/          OPC_EmitMergeInputChains1_0,
/*7010*/          OPC_EmitInteger, MVT::i1, 0, 
/*7013*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7025*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 5,  // Results = #6
/*7033*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7036*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7048*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7056*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 2, 6, 7, 9, 
                  // Src: (atomic_load_add:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_atomic_load_add_local>> - Complexity = 18
                  // Dst: (DS_INC_RTN_U32:i32 0:i1, ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7068*/        /*SwitchType*/ 64, MVT::i64,// ->7134
/*7070*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7072*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7075*/          OPC_EmitMergeInputChains1_0,
/*7076*/          OPC_EmitInteger, MVT::i1, 0, 
/*7079*/          OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7091*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 5,  // Results = #6
/*7099*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7102*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7114*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7122*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 4, 2, 6, 7, 9, 
                  // Src: (atomic_load_add:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_atomic_load_add_local>> - Complexity = 18
                  // Dst: (DS_INC_RTN_U64:i64 0:i1, ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7134*/        0, // EndSwitchType
/*7135*/      /*Scope*/ 97, /*->7233*/
/*7136*/        OPC_RecordChild2, // #2 = $value
/*7137*/        OPC_CheckPredicate, 66, // Predicate_atomic_load_add_local
/*7139*/        OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->7186
/*7142*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7144*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7147*/          OPC_EmitMergeInputChains1_0,
/*7148*/          OPC_EmitInteger, MVT::i1, 0, 
/*7151*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7154*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7166*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7174*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                  // Src: (atomic_load_add:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7186*/        /*SwitchType*/ 44, MVT::i64,// ->7232
/*7188*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7190*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7193*/          OPC_EmitMergeInputChains1_0,
/*7194*/          OPC_EmitInteger, MVT::i1, 0, 
/*7197*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7200*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7212*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7220*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                  // Src: (atomic_load_add:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7232*/        0, // EndSwitchType
/*7233*/      /*Scope*/ 65, /*->7299*/
/*7234*/        OPC_CheckChild1Type, MVT::i32,
/*7236*/        OPC_RecordChild2, // #2 = $src1
/*7237*/        OPC_CheckPredicate, 66, // Predicate_atomic_load_add_local
/*7239*/        OPC_CheckType, MVT::i32,
/*7241*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7243*/        OPC_EmitMergeInputChains1_0,
/*7244*/        OPC_EmitInteger, MVT::i32, 0, 
/*7247*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7259*/        OPC_EmitInteger, MVT::i32, 0, 
/*7262*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7274*/        OPC_EmitInteger, MVT::i32, 1, 
/*7277*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7280*/        OPC_EmitInteger, MVT::i32, 0, 
/*7283*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7299*/      0, /*End of Scope*/
/*7300*/    /*SwitchOpcode*/ 98|128,2/*354*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->7658
/*7304*/      OPC_RecordMemRef,
/*7305*/      OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*7306*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7307*/      OPC_Scope, 44, /*->7353*/ // 4 children in Scope
/*7309*/        OPC_RecordChild2, // #2 = $vdata_in
/*7310*/        OPC_CheckPredicate, 67, // Predicate_atomic_sub_global
/*7312*/        OPC_CheckType, MVT::i32,
/*7314*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7316*/        OPC_Scope, 17, /*->7335*/ // 2 children in Scope
/*7318*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7321*/          OPC_EmitMergeInputChains1_0,
/*7322*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 6, 5, 7, 
                  // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7335*/        /*Scope*/ 16, /*->7352*/
/*7336*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7339*/          OPC_EmitMergeInputChains1_0,
/*7340*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                  // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7352*/        0, /*End of Scope*/
/*7353*/      /*Scope*/ 10|128,1/*138*/, /*->7493*/
/*7355*/        OPC_CheckChild2Integer, 1, 
/*7357*/        OPC_CheckPredicate, 68, // Predicate_atomic_load_sub_local
/*7359*/        OPC_SwitchType /*2 cases */, 64, MVT::i32,// ->7426
/*7362*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7364*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7367*/          OPC_EmitMergeInputChains1_0,
/*7368*/          OPC_EmitInteger, MVT::i1, 0, 
/*7371*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7383*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 5,  // Results = #6
/*7391*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7394*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7406*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7414*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 2, 6, 7, 9, 
                  // Src: (atomic_load_sub:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_atomic_load_sub_local>> - Complexity = 18
                  // Dst: (DS_DEC_RTN_U32:i32 0:i1, ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7426*/        /*SwitchType*/ 64, MVT::i64,// ->7492
/*7428*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7430*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7433*/          OPC_EmitMergeInputChains1_0,
/*7434*/          OPC_EmitInteger, MVT::i1, 0, 
/*7437*/          OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7449*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 5,  // Results = #6
/*7457*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7460*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7472*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7480*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 4, 2, 6, 7, 9, 
                  // Src: (atomic_load_sub:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_atomic_load_sub_local>> - Complexity = 18
                  // Dst: (DS_DEC_RTN_U64:i64 0:i1, ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7492*/        0, // EndSwitchType
/*7493*/      /*Scope*/ 97, /*->7591*/
/*7494*/        OPC_RecordChild2, // #2 = $value
/*7495*/        OPC_CheckPredicate, 68, // Predicate_atomic_load_sub_local
/*7497*/        OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->7544
/*7500*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7502*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7505*/          OPC_EmitMergeInputChains1_0,
/*7506*/          OPC_EmitInteger, MVT::i1, 0, 
/*7509*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7512*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7524*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7532*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                  // Src: (atomic_load_sub:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7544*/        /*SwitchType*/ 44, MVT::i64,// ->7590
/*7546*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7548*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7551*/          OPC_EmitMergeInputChains1_0,
/*7552*/          OPC_EmitInteger, MVT::i1, 0, 
/*7555*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7558*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7570*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7578*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                  // Src: (atomic_load_sub:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7590*/        0, // EndSwitchType
/*7591*/      /*Scope*/ 65, /*->7657*/
/*7592*/        OPC_CheckChild1Type, MVT::i32,
/*7594*/        OPC_RecordChild2, // #2 = $src1
/*7595*/        OPC_CheckPredicate, 68, // Predicate_atomic_load_sub_local
/*7597*/        OPC_CheckType, MVT::i32,
/*7599*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7601*/        OPC_EmitMergeInputChains1_0,
/*7602*/        OPC_EmitInteger, MVT::i32, 0, 
/*7605*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7617*/        OPC_EmitInteger, MVT::i32, 0, 
/*7620*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7632*/        OPC_EmitInteger, MVT::i32, 1, 
/*7635*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7638*/        OPC_EmitInteger, MVT::i32, 0, 
/*7641*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7657*/      0, /*End of Scope*/
/*7658*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->7879
/*7662*/      OPC_RecordMemRef,
/*7663*/      OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*7664*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7665*/      OPC_Scope, 16|128,1/*144*/, /*->7812*/ // 2 children in Scope
/*7668*/        OPC_RecordChild2, // #2 = $vdata_in
/*7669*/        OPC_Scope, 43, /*->7714*/ // 2 children in Scope
/*7671*/          OPC_CheckPredicate, 69, // Predicate_atomic_min_global
/*7673*/          OPC_CheckType, MVT::i32,
/*7675*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7677*/          OPC_Scope, 17, /*->7696*/ // 2 children in Scope
/*7679*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7682*/            OPC_EmitMergeInputChains1_0,
/*7683*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 6, 5, 7, 
                    // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7696*/          /*Scope*/ 16, /*->7713*/
/*7697*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7700*/            OPC_EmitMergeInputChains1_0,
/*7701*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7713*/          0, /*End of Scope*/
/*7714*/        /*Scope*/ 96, /*->7811*/
/*7715*/          OPC_CheckPredicate, 70, // Predicate_atomic_load_min_local
/*7717*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->7764
/*7720*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7722*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7725*/            OPC_EmitMergeInputChains1_0,
/*7726*/            OPC_EmitInteger, MVT::i1, 0, 
/*7729*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7732*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7744*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7752*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_min:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_min_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_I32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7764*/          /*SwitchType*/ 44, MVT::i64,// ->7810
/*7766*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7768*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7771*/            OPC_EmitMergeInputChains1_0,
/*7772*/            OPC_EmitInteger, MVT::i1, 0, 
/*7775*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7778*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7790*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7798*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_min:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_min_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_I64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7810*/          0, // EndSwitchType
/*7811*/        0, /*End of Scope*/
/*7812*/      /*Scope*/ 65, /*->7878*/
/*7813*/        OPC_CheckChild1Type, MVT::i32,
/*7815*/        OPC_RecordChild2, // #2 = $src1
/*7816*/        OPC_CheckPredicate, 70, // Predicate_atomic_load_min_local
/*7818*/        OPC_CheckType, MVT::i32,
/*7820*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7822*/        OPC_EmitMergeInputChains1_0,
/*7823*/        OPC_EmitInteger, MVT::i32, 0, 
/*7826*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7838*/        OPC_EmitInteger, MVT::i32, 0, 
/*7841*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7853*/        OPC_EmitInteger, MVT::i32, 1, 
/*7856*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7859*/        OPC_EmitInteger, MVT::i32, 0, 
/*7862*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7878*/      0, /*End of Scope*/
/*7879*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->8100
/*7883*/      OPC_RecordMemRef,
/*7884*/      OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*7885*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7886*/      OPC_Scope, 16|128,1/*144*/, /*->8033*/ // 2 children in Scope
/*7889*/        OPC_RecordChild2, // #2 = $vdata_in
/*7890*/        OPC_Scope, 43, /*->7935*/ // 2 children in Scope
/*7892*/          OPC_CheckPredicate, 71, // Predicate_atomic_umin_global
/*7894*/          OPC_CheckType, MVT::i32,
/*7896*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7898*/          OPC_Scope, 17, /*->7917*/ // 2 children in Scope
/*7900*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7903*/            OPC_EmitMergeInputChains1_0,
/*7904*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 6, 5, 7, 
                    // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7917*/          /*Scope*/ 16, /*->7934*/
/*7918*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7921*/            OPC_EmitMergeInputChains1_0,
/*7922*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*7934*/          0, /*End of Scope*/
/*7935*/        /*Scope*/ 96, /*->8032*/
/*7936*/          OPC_CheckPredicate, 72, // Predicate_atomic_load_umin_local
/*7938*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->7985
/*7941*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7943*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7946*/            OPC_EmitMergeInputChains1_0,
/*7947*/            OPC_EmitInteger, MVT::i1, 0, 
/*7950*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7953*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7965*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7973*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_umin:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_umin_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*7985*/          /*SwitchType*/ 44, MVT::i64,// ->8031
/*7987*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7989*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7992*/            OPC_EmitMergeInputChains1_0,
/*7993*/            OPC_EmitInteger, MVT::i1, 0, 
/*7996*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7999*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8011*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8019*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_umin:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_umin_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8031*/          0, // EndSwitchType
/*8032*/        0, /*End of Scope*/
/*8033*/      /*Scope*/ 65, /*->8099*/
/*8034*/        OPC_CheckChild1Type, MVT::i32,
/*8036*/        OPC_RecordChild2, // #2 = $src1
/*8037*/        OPC_CheckPredicate, 72, // Predicate_atomic_load_umin_local
/*8039*/        OPC_CheckType, MVT::i32,
/*8041*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8043*/        OPC_EmitMergeInputChains1_0,
/*8044*/        OPC_EmitInteger, MVT::i32, 0, 
/*8047*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8059*/        OPC_EmitInteger, MVT::i32, 0, 
/*8062*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8074*/        OPC_EmitInteger, MVT::i32, 1, 
/*8077*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8080*/        OPC_EmitInteger, MVT::i32, 0, 
/*8083*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8099*/      0, /*End of Scope*/
/*8100*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->8321
/*8104*/      OPC_RecordMemRef,
/*8105*/      OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*8106*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8107*/      OPC_Scope, 16|128,1/*144*/, /*->8254*/ // 2 children in Scope
/*8110*/        OPC_RecordChild2, // #2 = $vdata_in
/*8111*/        OPC_Scope, 43, /*->8156*/ // 2 children in Scope
/*8113*/          OPC_CheckPredicate, 73, // Predicate_atomic_max_global
/*8115*/          OPC_CheckType, MVT::i32,
/*8117*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8119*/          OPC_Scope, 17, /*->8138*/ // 2 children in Scope
/*8121*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8124*/            OPC_EmitMergeInputChains1_0,
/*8125*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 6, 5, 7, 
                    // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8138*/          /*Scope*/ 16, /*->8155*/
/*8139*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8142*/            OPC_EmitMergeInputChains1_0,
/*8143*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8155*/          0, /*End of Scope*/
/*8156*/        /*Scope*/ 96, /*->8253*/
/*8157*/          OPC_CheckPredicate, 74, // Predicate_atomic_load_max_local
/*8159*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8206
/*8162*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8164*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8167*/            OPC_EmitMergeInputChains1_0,
/*8168*/            OPC_EmitInteger, MVT::i1, 0, 
/*8171*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8174*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8186*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8194*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_max:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_max_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_I32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8206*/          /*SwitchType*/ 44, MVT::i64,// ->8252
/*8208*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8210*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8213*/            OPC_EmitMergeInputChains1_0,
/*8214*/            OPC_EmitInteger, MVT::i1, 0, 
/*8217*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8220*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8232*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8240*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_max:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_max_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_I64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8252*/          0, // EndSwitchType
/*8253*/        0, /*End of Scope*/
/*8254*/      /*Scope*/ 65, /*->8320*/
/*8255*/        OPC_CheckChild1Type, MVT::i32,
/*8257*/        OPC_RecordChild2, // #2 = $src1
/*8258*/        OPC_CheckPredicate, 74, // Predicate_atomic_load_max_local
/*8260*/        OPC_CheckType, MVT::i32,
/*8262*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8264*/        OPC_EmitMergeInputChains1_0,
/*8265*/        OPC_EmitInteger, MVT::i32, 0, 
/*8268*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8280*/        OPC_EmitInteger, MVT::i32, 0, 
/*8283*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8295*/        OPC_EmitInteger, MVT::i32, 1, 
/*8298*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8301*/        OPC_EmitInteger, MVT::i32, 0, 
/*8304*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8320*/      0, /*End of Scope*/
/*8321*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->8542
/*8325*/      OPC_RecordMemRef,
/*8326*/      OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*8327*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8328*/      OPC_Scope, 16|128,1/*144*/, /*->8475*/ // 2 children in Scope
/*8331*/        OPC_RecordChild2, // #2 = $vdata_in
/*8332*/        OPC_Scope, 43, /*->8377*/ // 2 children in Scope
/*8334*/          OPC_CheckPredicate, 75, // Predicate_atomic_umax_global
/*8336*/          OPC_CheckType, MVT::i32,
/*8338*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8340*/          OPC_Scope, 17, /*->8359*/ // 2 children in Scope
/*8342*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8345*/            OPC_EmitMergeInputChains1_0,
/*8346*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 6, 5, 7, 
                    // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8359*/          /*Scope*/ 16, /*->8376*/
/*8360*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8363*/            OPC_EmitMergeInputChains1_0,
/*8364*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8376*/          0, /*End of Scope*/
/*8377*/        /*Scope*/ 96, /*->8474*/
/*8378*/          OPC_CheckPredicate, 76, // Predicate_atomic_load_umax_local
/*8380*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8427
/*8383*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8385*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8388*/            OPC_EmitMergeInputChains1_0,
/*8389*/            OPC_EmitInteger, MVT::i1, 0, 
/*8392*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8395*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8407*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8415*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_umax:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_umax_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8427*/          /*SwitchType*/ 44, MVT::i64,// ->8473
/*8429*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8431*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8434*/            OPC_EmitMergeInputChains1_0,
/*8435*/            OPC_EmitInteger, MVT::i1, 0, 
/*8438*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8441*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8453*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8461*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_umax:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_umax_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8473*/          0, // EndSwitchType
/*8474*/        0, /*End of Scope*/
/*8475*/      /*Scope*/ 65, /*->8541*/
/*8476*/        OPC_CheckChild1Type, MVT::i32,
/*8478*/        OPC_RecordChild2, // #2 = $src1
/*8479*/        OPC_CheckPredicate, 76, // Predicate_atomic_load_umax_local
/*8481*/        OPC_CheckType, MVT::i32,
/*8483*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8485*/        OPC_EmitMergeInputChains1_0,
/*8486*/        OPC_EmitInteger, MVT::i32, 0, 
/*8489*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8501*/        OPC_EmitInteger, MVT::i32, 0, 
/*8504*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8516*/        OPC_EmitInteger, MVT::i32, 1, 
/*8519*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8522*/        OPC_EmitInteger, MVT::i32, 0, 
/*8525*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8541*/      0, /*End of Scope*/
/*8542*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->8763
/*8546*/      OPC_RecordMemRef,
/*8547*/      OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*8548*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8549*/      OPC_Scope, 16|128,1/*144*/, /*->8696*/ // 2 children in Scope
/*8552*/        OPC_RecordChild2, // #2 = $vdata_in
/*8553*/        OPC_Scope, 43, /*->8598*/ // 2 children in Scope
/*8555*/          OPC_CheckPredicate, 77, // Predicate_atomic_and_global
/*8557*/          OPC_CheckType, MVT::i32,
/*8559*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8561*/          OPC_Scope, 17, /*->8580*/ // 2 children in Scope
/*8563*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8566*/            OPC_EmitMergeInputChains1_0,
/*8567*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 6, 5, 7, 
                    // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8580*/          /*Scope*/ 16, /*->8597*/
/*8581*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8584*/            OPC_EmitMergeInputChains1_0,
/*8585*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8597*/          0, /*End of Scope*/
/*8598*/        /*Scope*/ 96, /*->8695*/
/*8599*/          OPC_CheckPredicate, 78, // Predicate_atomic_load_and_local
/*8601*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8648
/*8604*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8606*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8609*/            OPC_EmitMergeInputChains1_0,
/*8610*/            OPC_EmitInteger, MVT::i1, 0, 
/*8613*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8616*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8628*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8636*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_and:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_and_local>> - Complexity = 13
                    // Dst: (DS_AND_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8648*/          /*SwitchType*/ 44, MVT::i64,// ->8694
/*8650*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8652*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8655*/            OPC_EmitMergeInputChains1_0,
/*8656*/            OPC_EmitInteger, MVT::i1, 0, 
/*8659*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8662*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8674*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8682*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_and:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_and_local>> - Complexity = 13
                    // Dst: (DS_AND_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8694*/          0, // EndSwitchType
/*8695*/        0, /*End of Scope*/
/*8696*/      /*Scope*/ 65, /*->8762*/
/*8697*/        OPC_CheckChild1Type, MVT::i32,
/*8699*/        OPC_RecordChild2, // #2 = $src1
/*8700*/        OPC_CheckPredicate, 78, // Predicate_atomic_load_and_local
/*8702*/        OPC_CheckType, MVT::i32,
/*8704*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8706*/        OPC_EmitMergeInputChains1_0,
/*8707*/        OPC_EmitInteger, MVT::i32, 0, 
/*8710*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8722*/        OPC_EmitInteger, MVT::i32, 0, 
/*8725*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8737*/        OPC_EmitInteger, MVT::i32, 1, 
/*8740*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8743*/        OPC_EmitInteger, MVT::i32, 0, 
/*8746*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8762*/      0, /*End of Scope*/
/*8763*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->8984
/*8767*/      OPC_RecordMemRef,
/*8768*/      OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*8769*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8770*/      OPC_Scope, 16|128,1/*144*/, /*->8917*/ // 2 children in Scope
/*8773*/        OPC_RecordChild2, // #2 = $vdata_in
/*8774*/        OPC_Scope, 43, /*->8819*/ // 2 children in Scope
/*8776*/          OPC_CheckPredicate, 79, // Predicate_atomic_or_global
/*8778*/          OPC_CheckType, MVT::i32,
/*8780*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8782*/          OPC_Scope, 17, /*->8801*/ // 2 children in Scope
/*8784*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8787*/            OPC_EmitMergeInputChains1_0,
/*8788*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 6, 5, 7, 
                    // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8801*/          /*Scope*/ 16, /*->8818*/
/*8802*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8805*/            OPC_EmitMergeInputChains1_0,
/*8806*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*8818*/          0, /*End of Scope*/
/*8819*/        /*Scope*/ 96, /*->8916*/
/*8820*/          OPC_CheckPredicate, 80, // Predicate_atomic_load_or_local
/*8822*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8869
/*8825*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8827*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8830*/            OPC_EmitMergeInputChains1_0,
/*8831*/            OPC_EmitInteger, MVT::i1, 0, 
/*8834*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8837*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8849*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8857*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_or:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_or_local>> - Complexity = 13
                    // Dst: (DS_OR_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8869*/          /*SwitchType*/ 44, MVT::i64,// ->8915
/*8871*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8873*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8876*/            OPC_EmitMergeInputChains1_0,
/*8877*/            OPC_EmitInteger, MVT::i1, 0, 
/*8880*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8883*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8895*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8903*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_or:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_or_local>> - Complexity = 13
                    // Dst: (DS_OR_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*8915*/          0, // EndSwitchType
/*8916*/        0, /*End of Scope*/
/*8917*/      /*Scope*/ 65, /*->8983*/
/*8918*/        OPC_CheckChild1Type, MVT::i32,
/*8920*/        OPC_RecordChild2, // #2 = $src1
/*8921*/        OPC_CheckPredicate, 80, // Predicate_atomic_load_or_local
/*8923*/        OPC_CheckType, MVT::i32,
/*8925*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8927*/        OPC_EmitMergeInputChains1_0,
/*8928*/        OPC_EmitInteger, MVT::i32, 0, 
/*8931*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8943*/        OPC_EmitInteger, MVT::i32, 0, 
/*8946*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8958*/        OPC_EmitInteger, MVT::i32, 1, 
/*8961*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8964*/        OPC_EmitInteger, MVT::i32, 0, 
/*8967*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8983*/      0, /*End of Scope*/
/*8984*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->9205
/*8988*/      OPC_RecordMemRef,
/*8989*/      OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*8990*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8991*/      OPC_Scope, 16|128,1/*144*/, /*->9138*/ // 2 children in Scope
/*8994*/        OPC_RecordChild2, // #2 = $vdata_in
/*8995*/        OPC_Scope, 43, /*->9040*/ // 2 children in Scope
/*8997*/          OPC_CheckPredicate, 81, // Predicate_atomic_xor_global
/*8999*/          OPC_CheckType, MVT::i32,
/*9001*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9003*/          OPC_Scope, 17, /*->9022*/ // 2 children in Scope
/*9005*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*9008*/            OPC_EmitMergeInputChains1_0,
/*9009*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 6, 5, 7, 
                    // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*9022*/          /*Scope*/ 16, /*->9039*/
/*9023*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*9026*/            OPC_EmitMergeInputChains1_0,
/*9027*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 5, 4, 6, 
                    // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i16:i16:$offset, i32:i32:$soffset, i1:i1:$slc)
/*9039*/          0, /*End of Scope*/
/*9040*/        /*Scope*/ 96, /*->9137*/
/*9041*/          OPC_CheckPredicate, 82, // Predicate_atomic_load_xor_local
/*9043*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->9090
/*9046*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9048*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*9051*/            OPC_EmitMergeInputChains1_0,
/*9052*/            OPC_EmitInteger, MVT::i1, 0, 
/*9055*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*9058*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9070*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*9078*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_xor:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_xor_local>> - Complexity = 13
                    // Dst: (DS_XOR_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*9090*/          /*SwitchType*/ 44, MVT::i64,// ->9136
/*9092*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9094*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*9097*/            OPC_EmitMergeInputChains1_0,
/*9098*/            OPC_EmitInteger, MVT::i1, 0, 
/*9101*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*9104*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9116*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*9124*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 3, 2, 6, 8, 
                    // Src: (atomic_load_xor:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_xor_local>> - Complexity = 13
                    // Dst: (DS_XOR_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*9136*/          0, // EndSwitchType
/*9137*/        0, /*End of Scope*/
/*9138*/      /*Scope*/ 65, /*->9204*/
/*9139*/        OPC_CheckChild1Type, MVT::i32,
/*9141*/        OPC_RecordChild2, // #2 = $src1
/*9142*/        OPC_CheckPredicate, 82, // Predicate_atomic_load_xor_local
/*9144*/        OPC_CheckType, MVT::i32,
/*9146*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9148*/        OPC_EmitMergeInputChains1_0,
/*9149*/        OPC_EmitInteger, MVT::i32, 0, 
/*9152*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9164*/        OPC_EmitInteger, MVT::i32, 0, 
/*9167*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9179*/        OPC_EmitInteger, MVT::i32, 1, 
/*9182*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9185*/        OPC_EmitInteger, MVT::i32, 0, 
/*9188*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*9204*/      0, /*End of Scope*/
/*9205*/    /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(AMDGPUISD::EXPORT),// ->9343
/*9209*/      OPC_RecordNode, // #0 = 'EXPORT' chained node
/*9210*/      OPC_RecordChild1, // #1 = $src
/*9211*/      OPC_CheckChild1Type, MVT::v4f32,
/*9213*/      OPC_RecordChild2, // #2 = $base
/*9214*/      OPC_MoveChild, 2,
/*9216*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9219*/      OPC_CheckType, MVT::i32,
/*9221*/      OPC_MoveParent,
/*9222*/      OPC_RecordChild3, // #3 = $type
/*9223*/      OPC_MoveChild, 3,
/*9225*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9228*/      OPC_CheckType, MVT::i32,
/*9230*/      OPC_MoveParent,
/*9231*/      OPC_RecordChild4, // #4 = $swz_x
/*9232*/      OPC_MoveChild, 4,
/*9234*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9237*/      OPC_CheckType, MVT::i32,
/*9239*/      OPC_MoveParent,
/*9240*/      OPC_RecordChild5, // #5 = $swz_y
/*9241*/      OPC_MoveChild, 5,
/*9243*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9246*/      OPC_CheckType, MVT::i32,
/*9248*/      OPC_MoveParent,
/*9249*/      OPC_RecordChild6, // #6 = $swz_z
/*9250*/      OPC_MoveChild, 6,
/*9252*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9255*/      OPC_CheckType, MVT::i32,
/*9257*/      OPC_MoveParent,
/*9258*/      OPC_RecordChild7, // #7 = $swz_w
/*9259*/      OPC_MoveChild, 7,
/*9261*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9264*/      OPC_CheckType, MVT::i32,
/*9266*/      OPC_MoveParent,
/*9267*/      OPC_Scope, 36, /*->9305*/ // 2 children in Scope
/*9269*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*9271*/        OPC_EmitMergeInputChains1_0,
/*9272*/        OPC_EmitConvertToTarget, 3,
/*9274*/        OPC_EmitConvertToTarget, 2,
/*9276*/        OPC_EmitConvertToTarget, 4,
/*9278*/        OPC_EmitConvertToTarget, 5,
/*9280*/        OPC_EmitConvertToTarget, 6,
/*9282*/        OPC_EmitConvertToTarget, 7,
/*9284*/        OPC_EmitInteger, MVT::i32, 39, 
/*9287*/        OPC_EmitInteger, MVT::i32, 0, 
/*9290*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*9305*/      /*Scope*/ 36, /*->9342*/
/*9306*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9308*/        OPC_EmitMergeInputChains1_0,
/*9309*/        OPC_EmitConvertToTarget, 3,
/*9311*/        OPC_EmitConvertToTarget, 2,
/*9313*/        OPC_EmitConvertToTarget, 4,
/*9315*/        OPC_EmitConvertToTarget, 5,
/*9317*/        OPC_EmitConvertToTarget, 6,
/*9319*/        OPC_EmitConvertToTarget, 7,
/*9321*/        OPC_EmitInteger, MVT::i32, 83, 
/*9324*/        OPC_EmitInteger, MVT::i32, 0, 
/*9327*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*9342*/      0, /*End of Scope*/
/*9343*/    /*SwitchOpcode*/ 89|128,40/*5209*/, TARGET_VAL(ISD::OR),// ->14556
/*9347*/      OPC_Scope, 63|128,39/*5055*/, /*->14405*/ // 2 children in Scope
/*9350*/        OPC_MoveChild, 0,
/*9352*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9355*/        OPC_Scope, 71|128,2/*327*/, /*->9685*/ // 8 children in Scope
/*9358*/          OPC_RecordChild0, // #0 = $y
/*9359*/          OPC_Scope, 1|128,2/*257*/, /*->9619*/ // 2 children in Scope
/*9362*/            OPC_RecordChild1, // #1 = $x
/*9363*/            OPC_MoveParent,
/*9364*/            OPC_MoveChild, 1,
/*9366*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9369*/            OPC_Scope, 10|128,1/*138*/, /*->9510*/ // 4 children in Scope
/*9372*/              OPC_RecordChild0, // #2 = $z
/*9373*/              OPC_MoveChild, 1,
/*9375*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9378*/              OPC_CheckChild0Same, 1,
/*9380*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9391*/              OPC_MoveParent,
/*9392*/              OPC_MoveParent,
/*9393*/              OPC_CheckType, MVT::i32,
/*9395*/              OPC_Scope, 99, /*->9496*/ // 2 children in Scope
/*9397*/                OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9399*/                OPC_EmitInteger, MVT::i32, 0, 
/*9402*/                OPC_EmitInteger, MVT::i32, 0, 
/*9405*/                OPC_EmitInteger, MVT::i32, 0, 
/*9408*/                OPC_EmitInteger, MVT::i32, 0, 
/*9411*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9423*/                OPC_EmitInteger, MVT::i32, 0, 
/*9426*/                OPC_EmitInteger, MVT::i32, 0, 
/*9429*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9441*/                OPC_EmitInteger, MVT::i32, 0, 
/*9444*/                OPC_EmitInteger, MVT::i32, 0, 
/*9447*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9459*/                OPC_EmitInteger, MVT::i32, 1, 
/*9462*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9465*/                OPC_EmitInteger, MVT::i32, 0, 
/*9468*/                OPC_EmitInteger, MVT::i32, 0, 
/*9471*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9496*/              /*Scope*/ 12, /*->9509*/
/*9497*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9499*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9509*/              0, /*End of Scope*/
/*9510*/            /*Scope*/ 35, /*->9546*/
/*9511*/              OPC_MoveChild, 0,
/*9513*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9516*/              OPC_CheckChild0Same, 1,
/*9518*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9529*/              OPC_MoveParent,
/*9530*/              OPC_RecordChild1, // #2 = $z
/*9531*/              OPC_MoveParent,
/*9532*/              OPC_CheckType, MVT::i32,
/*9534*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9536*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9546*/            /*Scope*/ 35, /*->9582*/
/*9547*/              OPC_RecordChild0, // #2 = $z
/*9548*/              OPC_MoveChild, 1,
/*9550*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9553*/              OPC_CheckChild0Same, 0,
/*9555*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9566*/              OPC_MoveParent,
/*9567*/              OPC_MoveParent,
/*9568*/              OPC_CheckType, MVT::i32,
/*9570*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9572*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9582*/            /*Scope*/ 35, /*->9618*/
/*9583*/              OPC_MoveChild, 0,
/*9585*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9588*/              OPC_CheckChild0Same, 0,
/*9590*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9601*/              OPC_MoveParent,
/*9602*/              OPC_RecordChild1, // #2 = $z
/*9603*/              OPC_MoveParent,
/*9604*/              OPC_CheckType, MVT::i32,
/*9606*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9608*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9618*/            0, /*End of Scope*/
/*9619*/          /*Scope*/ 64, /*->9684*/
/*9620*/            OPC_MoveChild, 1,
/*9622*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9625*/            OPC_RecordChild0, // #1 = $x
/*9626*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9637*/            OPC_MoveParent,
/*9638*/            OPC_MoveParent,
/*9639*/            OPC_MoveChild, 1,
/*9641*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9644*/            OPC_Scope, 18, /*->9664*/ // 2 children in Scope
/*9646*/              OPC_RecordChild0, // #2 = $y
/*9647*/              OPC_CheckChild1Same, 1,
/*9649*/              OPC_MoveParent,
/*9650*/              OPC_CheckType, MVT::i32,
/*9652*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9654*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9664*/            /*Scope*/ 18, /*->9683*/
/*9665*/              OPC_CheckChild0Same, 1,
/*9667*/              OPC_RecordChild1, // #2 = $y
/*9668*/              OPC_MoveParent,
/*9669*/              OPC_CheckType, MVT::i32,
/*9671*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9673*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9683*/            0, /*End of Scope*/
/*9684*/          0, /*End of Scope*/
/*9685*/        /*Scope*/ 65, /*->9751*/
/*9686*/          OPC_MoveChild, 0,
/*9688*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9691*/          OPC_RecordChild0, // #0 = $x
/*9692*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9703*/          OPC_MoveParent,
/*9704*/          OPC_RecordChild1, // #1 = $z
/*9705*/          OPC_MoveParent,
/*9706*/          OPC_MoveChild, 1,
/*9708*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9711*/          OPC_Scope, 18, /*->9731*/ // 2 children in Scope
/*9713*/            OPC_RecordChild0, // #2 = $y
/*9714*/            OPC_CheckChild1Same, 0,
/*9716*/            OPC_MoveParent,
/*9717*/            OPC_CheckType, MVT::i32,
/*9719*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9721*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9731*/          /*Scope*/ 18, /*->9750*/
/*9732*/            OPC_CheckChild0Same, 0,
/*9734*/            OPC_RecordChild1, // #2 = $y
/*9735*/            OPC_MoveParent,
/*9736*/            OPC_CheckType, MVT::i32,
/*9738*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9740*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9750*/          0, /*End of Scope*/
/*9751*/        /*Scope*/ 111|128,4/*623*/, /*->10376*/
/*9753*/          OPC_RecordChild0, // #0 = $y
/*9754*/          OPC_Scope, 122|128,2/*378*/, /*->10135*/ // 2 children in Scope
/*9757*/            OPC_RecordChild1, // #1 = $x
/*9758*/            OPC_MoveParent,
/*9759*/            OPC_MoveChild, 1,
/*9761*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9764*/            OPC_Scope, 122, /*->9888*/ // 3 children in Scope
/*9766*/              OPC_MoveChild, 0,
/*9768*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9771*/              OPC_CheckChild0Same, 1,
/*9773*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9784*/              OPC_MoveParent,
/*9785*/              OPC_RecordChild1, // #2 = $z
/*9786*/              OPC_MoveParent,
/*9787*/              OPC_CheckType, MVT::i32,
/*9789*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9791*/              OPC_EmitInteger, MVT::i32, 0, 
/*9794*/              OPC_EmitInteger, MVT::i32, 0, 
/*9797*/              OPC_EmitInteger, MVT::i32, 0, 
/*9800*/              OPC_EmitInteger, MVT::i32, 0, 
/*9803*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9815*/              OPC_EmitInteger, MVT::i32, 0, 
/*9818*/              OPC_EmitInteger, MVT::i32, 0, 
/*9821*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9833*/              OPC_EmitInteger, MVT::i32, 0, 
/*9836*/              OPC_EmitInteger, MVT::i32, 0, 
/*9839*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9851*/              OPC_EmitInteger, MVT::i32, 1, 
/*9854*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9857*/              OPC_EmitInteger, MVT::i32, 0, 
/*9860*/              OPC_EmitInteger, MVT::i32, 0, 
/*9863*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9888*/            /*Scope*/ 122, /*->10011*/
/*9889*/              OPC_RecordChild0, // #2 = $z
/*9890*/              OPC_MoveChild, 1,
/*9892*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9895*/              OPC_CheckChild0Same, 0,
/*9897*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9908*/              OPC_MoveParent,
/*9909*/              OPC_MoveParent,
/*9910*/              OPC_CheckType, MVT::i32,
/*9912*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9914*/              OPC_EmitInteger, MVT::i32, 0, 
/*9917*/              OPC_EmitInteger, MVT::i32, 0, 
/*9920*/              OPC_EmitInteger, MVT::i32, 0, 
/*9923*/              OPC_EmitInteger, MVT::i32, 0, 
/*9926*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9938*/              OPC_EmitInteger, MVT::i32, 0, 
/*9941*/              OPC_EmitInteger, MVT::i32, 0, 
/*9944*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9956*/              OPC_EmitInteger, MVT::i32, 0, 
/*9959*/              OPC_EmitInteger, MVT::i32, 0, 
/*9962*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9974*/              OPC_EmitInteger, MVT::i32, 1, 
/*9977*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9980*/              OPC_EmitInteger, MVT::i32, 0, 
/*9983*/              OPC_EmitInteger, MVT::i32, 0, 
/*9986*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10011*/           /*Scope*/ 122, /*->10134*/
/*10012*/             OPC_MoveChild, 0,
/*10014*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10017*/             OPC_CheckChild0Same, 0,
/*10019*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10030*/             OPC_MoveParent,
/*10031*/             OPC_RecordChild1, // #2 = $z
/*10032*/             OPC_MoveParent,
/*10033*/             OPC_CheckType, MVT::i32,
/*10035*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10037*/             OPC_EmitInteger, MVT::i32, 0, 
/*10040*/             OPC_EmitInteger, MVT::i32, 0, 
/*10043*/             OPC_EmitInteger, MVT::i32, 0, 
/*10046*/             OPC_EmitInteger, MVT::i32, 0, 
/*10049*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10061*/             OPC_EmitInteger, MVT::i32, 0, 
/*10064*/             OPC_EmitInteger, MVT::i32, 0, 
/*10067*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10079*/             OPC_EmitInteger, MVT::i32, 0, 
/*10082*/             OPC_EmitInteger, MVT::i32, 0, 
/*10085*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10097*/             OPC_EmitInteger, MVT::i32, 1, 
/*10100*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10103*/             OPC_EmitInteger, MVT::i32, 0, 
/*10106*/             OPC_EmitInteger, MVT::i32, 0, 
/*10109*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10134*/           0, /*End of Scope*/
/*10135*/         /*Scope*/ 110|128,1/*238*/, /*->10375*/
/*10137*/           OPC_MoveChild, 1,
/*10139*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10142*/           OPC_RecordChild0, // #1 = $x
/*10143*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10154*/           OPC_MoveParent,
/*10155*/           OPC_MoveParent,
/*10156*/           OPC_MoveChild, 1,
/*10158*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10161*/           OPC_Scope, 105, /*->10268*/ // 2 children in Scope
/*10163*/             OPC_RecordChild0, // #2 = $y
/*10164*/             OPC_CheckChild1Same, 1,
/*10166*/             OPC_MoveParent,
/*10167*/             OPC_CheckType, MVT::i32,
/*10169*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10171*/             OPC_EmitInteger, MVT::i32, 0, 
/*10174*/             OPC_EmitInteger, MVT::i32, 0, 
/*10177*/             OPC_EmitInteger, MVT::i32, 0, 
/*10180*/             OPC_EmitInteger, MVT::i32, 0, 
/*10183*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10195*/             OPC_EmitInteger, MVT::i32, 0, 
/*10198*/             OPC_EmitInteger, MVT::i32, 0, 
/*10201*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10213*/             OPC_EmitInteger, MVT::i32, 0, 
/*10216*/             OPC_EmitInteger, MVT::i32, 0, 
/*10219*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10231*/             OPC_EmitInteger, MVT::i32, 1, 
/*10234*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10237*/             OPC_EmitInteger, MVT::i32, 0, 
/*10240*/             OPC_EmitInteger, MVT::i32, 0, 
/*10243*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10268*/           /*Scope*/ 105, /*->10374*/
/*10269*/             OPC_CheckChild0Same, 1,
/*10271*/             OPC_RecordChild1, // #2 = $y
/*10272*/             OPC_MoveParent,
/*10273*/             OPC_CheckType, MVT::i32,
/*10275*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10277*/             OPC_EmitInteger, MVT::i32, 0, 
/*10280*/             OPC_EmitInteger, MVT::i32, 0, 
/*10283*/             OPC_EmitInteger, MVT::i32, 0, 
/*10286*/             OPC_EmitInteger, MVT::i32, 0, 
/*10289*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10301*/             OPC_EmitInteger, MVT::i32, 0, 
/*10304*/             OPC_EmitInteger, MVT::i32, 0, 
/*10307*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10319*/             OPC_EmitInteger, MVT::i32, 0, 
/*10322*/             OPC_EmitInteger, MVT::i32, 0, 
/*10325*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10337*/             OPC_EmitInteger, MVT::i32, 1, 
/*10340*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10343*/             OPC_EmitInteger, MVT::i32, 0, 
/*10346*/             OPC_EmitInteger, MVT::i32, 0, 
/*10349*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10374*/           0, /*End of Scope*/
/*10375*/         0, /*End of Scope*/
/*10376*/       /*Scope*/ 111|128,1/*239*/, /*->10617*/
/*10378*/         OPC_MoveChild, 0,
/*10380*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10383*/         OPC_RecordChild0, // #0 = $x
/*10384*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10395*/         OPC_MoveParent,
/*10396*/         OPC_RecordChild1, // #1 = $z
/*10397*/         OPC_MoveParent,
/*10398*/         OPC_MoveChild, 1,
/*10400*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10403*/         OPC_Scope, 105, /*->10510*/ // 2 children in Scope
/*10405*/           OPC_RecordChild0, // #2 = $y
/*10406*/           OPC_CheckChild1Same, 0,
/*10408*/           OPC_MoveParent,
/*10409*/           OPC_CheckType, MVT::i32,
/*10411*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10413*/           OPC_EmitInteger, MVT::i32, 0, 
/*10416*/           OPC_EmitInteger, MVT::i32, 0, 
/*10419*/           OPC_EmitInteger, MVT::i32, 0, 
/*10422*/           OPC_EmitInteger, MVT::i32, 0, 
/*10425*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10437*/           OPC_EmitInteger, MVT::i32, 0, 
/*10440*/           OPC_EmitInteger, MVT::i32, 0, 
/*10443*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10455*/           OPC_EmitInteger, MVT::i32, 0, 
/*10458*/           OPC_EmitInteger, MVT::i32, 0, 
/*10461*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10473*/           OPC_EmitInteger, MVT::i32, 1, 
/*10476*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10479*/           OPC_EmitInteger, MVT::i32, 0, 
/*10482*/           OPC_EmitInteger, MVT::i32, 0, 
/*10485*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10510*/         /*Scope*/ 105, /*->10616*/
/*10511*/           OPC_CheckChild0Same, 0,
/*10513*/           OPC_RecordChild1, // #2 = $y
/*10514*/           OPC_MoveParent,
/*10515*/           OPC_CheckType, MVT::i32,
/*10517*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10519*/           OPC_EmitInteger, MVT::i32, 0, 
/*10522*/           OPC_EmitInteger, MVT::i32, 0, 
/*10525*/           OPC_EmitInteger, MVT::i32, 0, 
/*10528*/           OPC_EmitInteger, MVT::i32, 0, 
/*10531*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10543*/           OPC_EmitInteger, MVT::i32, 0, 
/*10546*/           OPC_EmitInteger, MVT::i32, 0, 
/*10549*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10561*/           OPC_EmitInteger, MVT::i32, 0, 
/*10564*/           OPC_EmitInteger, MVT::i32, 0, 
/*10567*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10579*/           OPC_EmitInteger, MVT::i32, 1, 
/*10582*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10585*/           OPC_EmitInteger, MVT::i32, 0, 
/*10588*/           OPC_EmitInteger, MVT::i32, 0, 
/*10591*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10616*/         0, /*End of Scope*/
/*10617*/       /*Scope*/ 112|128,4/*624*/, /*->11243*/
/*10619*/         OPC_RecordChild0, // #0 = $x
/*10620*/         OPC_Scope, 108|128,3/*492*/, /*->11115*/ // 2 children in Scope
/*10623*/           OPC_RecordChild1, // #1 = $z
/*10624*/           OPC_MoveParent,
/*10625*/           OPC_MoveChild, 1,
/*10627*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10630*/           OPC_Scope, 16|128,2/*272*/, /*->10905*/ // 4 children in Scope
/*10633*/             OPC_RecordChild0, // #2 = $y
/*10634*/             OPC_MoveChild, 1,
/*10636*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10639*/             OPC_Scope, 104|128,1/*232*/, /*->10874*/ // 2 children in Scope
/*10642*/               OPC_CheckChild0Same, 0,
/*10644*/               OPC_CheckChild1Same, 1,
/*10646*/               OPC_MoveParent,
/*10647*/               OPC_MoveParent,
/*10648*/               OPC_CheckType, MVT::i32,
/*10650*/               OPC_Scope, 70|128,1/*198*/, /*->10851*/ // 2 children in Scope
/*10653*/                 OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10655*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10658*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10661*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10664*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10667*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10670*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10673*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10676*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10679*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10682*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10685*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10688*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10700*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10703*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10706*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10709*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10721*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10724*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10727*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10730*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10733*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10760*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10763*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10766*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10778*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10781*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10784*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10796*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10799*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10802*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10814*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10817*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10820*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10823*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10826*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10851*/               /*Scope*/ 21, /*->10873*/
/*10852*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10854*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10863*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10873*/               0, /*End of Scope*/
/*10874*/             /*Scope*/ 29, /*->10904*/
/*10875*/               OPC_CheckChild0Same, 1,
/*10877*/               OPC_CheckChild1Same, 0,
/*10879*/               OPC_MoveParent,
/*10880*/               OPC_MoveParent,
/*10881*/               OPC_CheckType, MVT::i32,
/*10883*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10885*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10894*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10904*/             0, /*End of Scope*/
/*10905*/           /*Scope*/ 69, /*->10975*/
/*10906*/             OPC_MoveChild, 0,
/*10908*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10911*/             OPC_Scope, 30, /*->10943*/ // 2 children in Scope
/*10913*/               OPC_CheckChild0Same, 0,
/*10915*/               OPC_CheckChild1Same, 1,
/*10917*/               OPC_MoveParent,
/*10918*/               OPC_RecordChild1, // #2 = $y
/*10919*/               OPC_MoveParent,
/*10920*/               OPC_CheckType, MVT::i32,
/*10922*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10924*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10933*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10943*/             /*Scope*/ 30, /*->10974*/
/*10944*/               OPC_CheckChild0Same, 1,
/*10946*/               OPC_CheckChild1Same, 0,
/*10948*/               OPC_MoveParent,
/*10949*/               OPC_RecordChild1, // #2 = $y
/*10950*/               OPC_MoveParent,
/*10951*/               OPC_CheckType, MVT::i32,
/*10953*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10955*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10964*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10974*/             0, /*End of Scope*/
/*10975*/           /*Scope*/ 68, /*->11044*/
/*10976*/             OPC_RecordChild0, // #2 = $y
/*10977*/             OPC_MoveChild, 1,
/*10979*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10982*/             OPC_Scope, 29, /*->11013*/ // 2 children in Scope
/*10984*/               OPC_CheckChild0Same, 1,
/*10986*/               OPC_CheckChild1Same, 0,
/*10988*/               OPC_MoveParent,
/*10989*/               OPC_MoveParent,
/*10990*/               OPC_CheckType, MVT::i32,
/*10992*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10994*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11003*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11013*/             /*Scope*/ 29, /*->11043*/
/*11014*/               OPC_CheckChild0Same, 0,
/*11016*/               OPC_CheckChild1Same, 1,
/*11018*/               OPC_MoveParent,
/*11019*/               OPC_MoveParent,
/*11020*/               OPC_CheckType, MVT::i32,
/*11022*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11024*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11033*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11043*/             0, /*End of Scope*/
/*11044*/           /*Scope*/ 69, /*->11114*/
/*11045*/             OPC_MoveChild, 0,
/*11047*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11050*/             OPC_Scope, 30, /*->11082*/ // 2 children in Scope
/*11052*/               OPC_CheckChild0Same, 1,
/*11054*/               OPC_CheckChild1Same, 0,
/*11056*/               OPC_MoveParent,
/*11057*/               OPC_RecordChild1, // #2 = $y
/*11058*/               OPC_MoveParent,
/*11059*/               OPC_CheckType, MVT::i32,
/*11061*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11063*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11072*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11082*/             /*Scope*/ 30, /*->11113*/
/*11083*/               OPC_CheckChild0Same, 0,
/*11085*/               OPC_CheckChild1Same, 1,
/*11087*/               OPC_MoveParent,
/*11088*/               OPC_RecordChild1, // #2 = $y
/*11089*/               OPC_MoveParent,
/*11090*/               OPC_CheckType, MVT::i32,
/*11092*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11094*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11103*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11113*/             0, /*End of Scope*/
/*11114*/           0, /*End of Scope*/
/*11115*/         /*Scope*/ 126, /*->11242*/
/*11116*/           OPC_MoveChild, 1,
/*11118*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11121*/           OPC_RecordChild0, // #1 = $x
/*11122*/           OPC_RecordChild1, // #2 = $z
/*11123*/           OPC_MoveParent,
/*11124*/           OPC_MoveParent,
/*11125*/           OPC_MoveChild, 1,
/*11127*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11130*/           OPC_Scope, 28, /*->11160*/ // 3 children in Scope
/*11132*/             OPC_CheckChild0Same, 1,
/*11134*/             OPC_CheckChild1Same, 2,
/*11136*/             OPC_MoveParent,
/*11137*/             OPC_CheckType, MVT::i32,
/*11139*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11141*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*11150*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11160*/           /*Scope*/ 51, /*->11212*/
/*11161*/             OPC_CheckChild0Same, 2,
/*11163*/             OPC_CheckChild1Same, 1,
/*11165*/             OPC_MoveParent,
/*11166*/             OPC_CheckType, MVT::i32,
/*11168*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11170*/             OPC_Scope, 19, /*->11191*/ // 2 children in Scope
/*11172*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*11181*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11191*/             /*Scope*/ 19, /*->11211*/
/*11192*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11201*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11211*/             0, /*End of Scope*/
/*11212*/           /*Scope*/ 28, /*->11241*/
/*11213*/             OPC_CheckChild0Same, 1,
/*11215*/             OPC_CheckChild1Same, 2,
/*11217*/             OPC_MoveParent,
/*11218*/             OPC_CheckType, MVT::i32,
/*11220*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11222*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11231*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11241*/           0, /*End of Scope*/
/*11242*/         0, /*End of Scope*/
/*11243*/       /*Scope*/ 127, /*->11371*/
/*11244*/         OPC_MoveChild, 0,
/*11246*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11249*/         OPC_RecordChild0, // #0 = $x
/*11250*/         OPC_RecordChild1, // #1 = $z
/*11251*/         OPC_MoveParent,
/*11252*/         OPC_RecordChild1, // #2 = $y
/*11253*/         OPC_MoveParent,
/*11254*/         OPC_MoveChild, 1,
/*11256*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11259*/         OPC_Scope, 28, /*->11289*/ // 3 children in Scope
/*11261*/           OPC_CheckChild0Same, 0,
/*11263*/           OPC_CheckChild1Same, 1,
/*11265*/           OPC_MoveParent,
/*11266*/           OPC_CheckType, MVT::i32,
/*11268*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11270*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11279*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11289*/         /*Scope*/ 51, /*->11341*/
/*11290*/           OPC_CheckChild0Same, 1,
/*11292*/           OPC_CheckChild1Same, 0,
/*11294*/           OPC_MoveParent,
/*11295*/           OPC_CheckType, MVT::i32,
/*11297*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11299*/           OPC_Scope, 19, /*->11320*/ // 2 children in Scope
/*11301*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11310*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11320*/           /*Scope*/ 19, /*->11340*/
/*11321*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11330*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11340*/           0, /*End of Scope*/
/*11341*/         /*Scope*/ 28, /*->11370*/
/*11342*/           OPC_CheckChild0Same, 0,
/*11344*/           OPC_CheckChild1Same, 1,
/*11346*/           OPC_MoveParent,
/*11347*/           OPC_CheckType, MVT::i32,
/*11349*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11351*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11360*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11370*/         0, /*End of Scope*/
/*11371*/       /*Scope*/ 93|128,17/*2269*/, /*->13642*/
/*11373*/         OPC_RecordChild0, // #0 = $x
/*11374*/         OPC_Scope, 95|128,11/*1503*/, /*->12880*/ // 2 children in Scope
/*11377*/           OPC_RecordChild1, // #1 = $z
/*11378*/           OPC_MoveParent,
/*11379*/           OPC_MoveChild, 1,
/*11381*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11384*/           OPC_Scope, 84|128,1/*212*/, /*->11599*/ // 4 children in Scope
/*11387*/             OPC_RecordChild0, // #2 = $y
/*11388*/             OPC_MoveChild, 1,
/*11390*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11393*/             OPC_CheckChild0Same, 1,
/*11395*/             OPC_CheckChild1Same, 0,
/*11397*/             OPC_MoveParent,
/*11398*/             OPC_MoveParent,
/*11399*/             OPC_CheckType, MVT::i32,
/*11401*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11403*/             OPC_EmitInteger, MVT::i32, 0, 
/*11406*/             OPC_EmitInteger, MVT::i32, 0, 
/*11409*/             OPC_EmitInteger, MVT::i32, 0, 
/*11412*/             OPC_EmitInteger, MVT::i32, 0, 
/*11415*/             OPC_EmitInteger, MVT::i32, 1, 
/*11418*/             OPC_EmitInteger, MVT::i32, 0, 
/*11421*/             OPC_EmitInteger, MVT::i32, 0, 
/*11424*/             OPC_EmitInteger, MVT::i32, 0, 
/*11427*/             OPC_EmitInteger, MVT::i32, 0, 
/*11430*/             OPC_EmitInteger, MVT::i32, 0, 
/*11433*/             OPC_EmitInteger, MVT::i32, 0, 
/*11436*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11448*/             OPC_EmitInteger, MVT::i32, 0, 
/*11451*/             OPC_EmitInteger, MVT::i32, 0, 
/*11454*/             OPC_EmitInteger, MVT::i32, 0, 
/*11457*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11469*/             OPC_EmitInteger, MVT::i32, 1, 
/*11472*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11475*/             OPC_EmitInteger, MVT::i32, 0, 
/*11478*/             OPC_EmitInteger, MVT::i32, 0, 
/*11481*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11508*/             OPC_EmitInteger, MVT::i32, 0, 
/*11511*/             OPC_EmitInteger, MVT::i32, 0, 
/*11514*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11526*/             OPC_EmitInteger, MVT::i32, 0, 
/*11529*/             OPC_EmitInteger, MVT::i32, 0, 
/*11532*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11544*/             OPC_EmitInteger, MVT::i32, 0, 
/*11547*/             OPC_EmitInteger, MVT::i32, 0, 
/*11550*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11562*/             OPC_EmitInteger, MVT::i32, 1, 
/*11565*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11568*/             OPC_EmitInteger, MVT::i32, 0, 
/*11571*/             OPC_EmitInteger, MVT::i32, 0, 
/*11574*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11599*/           /*Scope*/ 41|128,3/*425*/, /*->12026*/
/*11601*/             OPC_MoveChild, 0,
/*11603*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11606*/             OPC_Scope, 79|128,1/*207*/, /*->11816*/ // 2 children in Scope
/*11609*/               OPC_CheckChild0Same, 0,
/*11611*/               OPC_CheckChild1Same, 1,
/*11613*/               OPC_MoveParent,
/*11614*/               OPC_RecordChild1, // #2 = $y
/*11615*/               OPC_MoveParent,
/*11616*/               OPC_CheckType, MVT::i32,
/*11618*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11620*/               OPC_EmitInteger, MVT::i32, 0, 
/*11623*/               OPC_EmitInteger, MVT::i32, 0, 
/*11626*/               OPC_EmitInteger, MVT::i32, 0, 
/*11629*/               OPC_EmitInteger, MVT::i32, 0, 
/*11632*/               OPC_EmitInteger, MVT::i32, 1, 
/*11635*/               OPC_EmitInteger, MVT::i32, 0, 
/*11638*/               OPC_EmitInteger, MVT::i32, 0, 
/*11641*/               OPC_EmitInteger, MVT::i32, 0, 
/*11644*/               OPC_EmitInteger, MVT::i32, 0, 
/*11647*/               OPC_EmitInteger, MVT::i32, 0, 
/*11650*/               OPC_EmitInteger, MVT::i32, 0, 
/*11653*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11665*/               OPC_EmitInteger, MVT::i32, 0, 
/*11668*/               OPC_EmitInteger, MVT::i32, 0, 
/*11671*/               OPC_EmitInteger, MVT::i32, 0, 
/*11674*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11686*/               OPC_EmitInteger, MVT::i32, 1, 
/*11689*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11692*/               OPC_EmitInteger, MVT::i32, 0, 
/*11695*/               OPC_EmitInteger, MVT::i32, 0, 
/*11698*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11725*/               OPC_EmitInteger, MVT::i32, 0, 
/*11728*/               OPC_EmitInteger, MVT::i32, 0, 
/*11731*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11743*/               OPC_EmitInteger, MVT::i32, 0, 
/*11746*/               OPC_EmitInteger, MVT::i32, 0, 
/*11749*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11761*/               OPC_EmitInteger, MVT::i32, 0, 
/*11764*/               OPC_EmitInteger, MVT::i32, 0, 
/*11767*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11779*/               OPC_EmitInteger, MVT::i32, 1, 
/*11782*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11785*/               OPC_EmitInteger, MVT::i32, 0, 
/*11788*/               OPC_EmitInteger, MVT::i32, 0, 
/*11791*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11816*/             /*Scope*/ 79|128,1/*207*/, /*->12025*/
/*11818*/               OPC_CheckChild0Same, 1,
/*11820*/               OPC_CheckChild1Same, 0,
/*11822*/               OPC_MoveParent,
/*11823*/               OPC_RecordChild1, // #2 = $y
/*11824*/               OPC_MoveParent,
/*11825*/               OPC_CheckType, MVT::i32,
/*11827*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11829*/               OPC_EmitInteger, MVT::i32, 0, 
/*11832*/               OPC_EmitInteger, MVT::i32, 0, 
/*11835*/               OPC_EmitInteger, MVT::i32, 0, 
/*11838*/               OPC_EmitInteger, MVT::i32, 0, 
/*11841*/               OPC_EmitInteger, MVT::i32, 1, 
/*11844*/               OPC_EmitInteger, MVT::i32, 0, 
/*11847*/               OPC_EmitInteger, MVT::i32, 0, 
/*11850*/               OPC_EmitInteger, MVT::i32, 0, 
/*11853*/               OPC_EmitInteger, MVT::i32, 0, 
/*11856*/               OPC_EmitInteger, MVT::i32, 0, 
/*11859*/               OPC_EmitInteger, MVT::i32, 0, 
/*11862*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11874*/               OPC_EmitInteger, MVT::i32, 0, 
/*11877*/               OPC_EmitInteger, MVT::i32, 0, 
/*11880*/               OPC_EmitInteger, MVT::i32, 0, 
/*11883*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11895*/               OPC_EmitInteger, MVT::i32, 1, 
/*11898*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11901*/               OPC_EmitInteger, MVT::i32, 0, 
/*11904*/               OPC_EmitInteger, MVT::i32, 0, 
/*11907*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11934*/               OPC_EmitInteger, MVT::i32, 0, 
/*11937*/               OPC_EmitInteger, MVT::i32, 0, 
/*11940*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11952*/               OPC_EmitInteger, MVT::i32, 0, 
/*11955*/               OPC_EmitInteger, MVT::i32, 0, 
/*11958*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11970*/               OPC_EmitInteger, MVT::i32, 0, 
/*11973*/               OPC_EmitInteger, MVT::i32, 0, 
/*11976*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11988*/               OPC_EmitInteger, MVT::i32, 1, 
/*11991*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11994*/               OPC_EmitInteger, MVT::i32, 0, 
/*11997*/               OPC_EmitInteger, MVT::i32, 0, 
/*12000*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12025*/             0, /*End of Scope*/
/*12026*/           /*Scope*/ 40|128,3/*424*/, /*->12452*/
/*12028*/             OPC_RecordChild0, // #2 = $y
/*12029*/             OPC_MoveChild, 1,
/*12031*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12034*/             OPC_Scope, 78|128,1/*206*/, /*->12243*/ // 2 children in Scope
/*12037*/               OPC_CheckChild0Same, 1,
/*12039*/               OPC_CheckChild1Same, 0,
/*12041*/               OPC_MoveParent,
/*12042*/               OPC_MoveParent,
/*12043*/               OPC_CheckType, MVT::i32,
/*12045*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12047*/               OPC_EmitInteger, MVT::i32, 0, 
/*12050*/               OPC_EmitInteger, MVT::i32, 0, 
/*12053*/               OPC_EmitInteger, MVT::i32, 0, 
/*12056*/               OPC_EmitInteger, MVT::i32, 0, 
/*12059*/               OPC_EmitInteger, MVT::i32, 1, 
/*12062*/               OPC_EmitInteger, MVT::i32, 0, 
/*12065*/               OPC_EmitInteger, MVT::i32, 0, 
/*12068*/               OPC_EmitInteger, MVT::i32, 0, 
/*12071*/               OPC_EmitInteger, MVT::i32, 0, 
/*12074*/               OPC_EmitInteger, MVT::i32, 0, 
/*12077*/               OPC_EmitInteger, MVT::i32, 0, 
/*12080*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12092*/               OPC_EmitInteger, MVT::i32, 0, 
/*12095*/               OPC_EmitInteger, MVT::i32, 0, 
/*12098*/               OPC_EmitInteger, MVT::i32, 0, 
/*12101*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12113*/               OPC_EmitInteger, MVT::i32, 1, 
/*12116*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12119*/               OPC_EmitInteger, MVT::i32, 0, 
/*12122*/               OPC_EmitInteger, MVT::i32, 0, 
/*12125*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12152*/               OPC_EmitInteger, MVT::i32, 0, 
/*12155*/               OPC_EmitInteger, MVT::i32, 0, 
/*12158*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12170*/               OPC_EmitInteger, MVT::i32, 0, 
/*12173*/               OPC_EmitInteger, MVT::i32, 0, 
/*12176*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12188*/               OPC_EmitInteger, MVT::i32, 0, 
/*12191*/               OPC_EmitInteger, MVT::i32, 0, 
/*12194*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12206*/               OPC_EmitInteger, MVT::i32, 1, 
/*12209*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12212*/               OPC_EmitInteger, MVT::i32, 0, 
/*12215*/               OPC_EmitInteger, MVT::i32, 0, 
/*12218*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12243*/             /*Scope*/ 78|128,1/*206*/, /*->12451*/
/*12245*/               OPC_CheckChild0Same, 0,
/*12247*/               OPC_CheckChild1Same, 1,
/*12249*/               OPC_MoveParent,
/*12250*/               OPC_MoveParent,
/*12251*/               OPC_CheckType, MVT::i32,
/*12253*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12255*/               OPC_EmitInteger, MVT::i32, 0, 
/*12258*/               OPC_EmitInteger, MVT::i32, 0, 
/*12261*/               OPC_EmitInteger, MVT::i32, 0, 
/*12264*/               OPC_EmitInteger, MVT::i32, 0, 
/*12267*/               OPC_EmitInteger, MVT::i32, 1, 
/*12270*/               OPC_EmitInteger, MVT::i32, 0, 
/*12273*/               OPC_EmitInteger, MVT::i32, 0, 
/*12276*/               OPC_EmitInteger, MVT::i32, 0, 
/*12279*/               OPC_EmitInteger, MVT::i32, 0, 
/*12282*/               OPC_EmitInteger, MVT::i32, 0, 
/*12285*/               OPC_EmitInteger, MVT::i32, 0, 
/*12288*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12300*/               OPC_EmitInteger, MVT::i32, 0, 
/*12303*/               OPC_EmitInteger, MVT::i32, 0, 
/*12306*/               OPC_EmitInteger, MVT::i32, 0, 
/*12309*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12321*/               OPC_EmitInteger, MVT::i32, 1, 
/*12324*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12327*/               OPC_EmitInteger, MVT::i32, 0, 
/*12330*/               OPC_EmitInteger, MVT::i32, 0, 
/*12333*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12360*/               OPC_EmitInteger, MVT::i32, 0, 
/*12363*/               OPC_EmitInteger, MVT::i32, 0, 
/*12366*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12378*/               OPC_EmitInteger, MVT::i32, 0, 
/*12381*/               OPC_EmitInteger, MVT::i32, 0, 
/*12384*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12396*/               OPC_EmitInteger, MVT::i32, 0, 
/*12399*/               OPC_EmitInteger, MVT::i32, 0, 
/*12402*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12414*/               OPC_EmitInteger, MVT::i32, 1, 
/*12417*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12420*/               OPC_EmitInteger, MVT::i32, 0, 
/*12423*/               OPC_EmitInteger, MVT::i32, 0, 
/*12426*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12451*/             0, /*End of Scope*/
/*12452*/           /*Scope*/ 41|128,3/*425*/, /*->12879*/
/*12454*/             OPC_MoveChild, 0,
/*12456*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12459*/             OPC_Scope, 79|128,1/*207*/, /*->12669*/ // 2 children in Scope
/*12462*/               OPC_CheckChild0Same, 1,
/*12464*/               OPC_CheckChild1Same, 0,
/*12466*/               OPC_MoveParent,
/*12467*/               OPC_RecordChild1, // #2 = $y
/*12468*/               OPC_MoveParent,
/*12469*/               OPC_CheckType, MVT::i32,
/*12471*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12473*/               OPC_EmitInteger, MVT::i32, 0, 
/*12476*/               OPC_EmitInteger, MVT::i32, 0, 
/*12479*/               OPC_EmitInteger, MVT::i32, 0, 
/*12482*/               OPC_EmitInteger, MVT::i32, 0, 
/*12485*/               OPC_EmitInteger, MVT::i32, 1, 
/*12488*/               OPC_EmitInteger, MVT::i32, 0, 
/*12491*/               OPC_EmitInteger, MVT::i32, 0, 
/*12494*/               OPC_EmitInteger, MVT::i32, 0, 
/*12497*/               OPC_EmitInteger, MVT::i32, 0, 
/*12500*/               OPC_EmitInteger, MVT::i32, 0, 
/*12503*/               OPC_EmitInteger, MVT::i32, 0, 
/*12506*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12518*/               OPC_EmitInteger, MVT::i32, 0, 
/*12521*/               OPC_EmitInteger, MVT::i32, 0, 
/*12524*/               OPC_EmitInteger, MVT::i32, 0, 
/*12527*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12539*/               OPC_EmitInteger, MVT::i32, 1, 
/*12542*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12545*/               OPC_EmitInteger, MVT::i32, 0, 
/*12548*/               OPC_EmitInteger, MVT::i32, 0, 
/*12551*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12578*/               OPC_EmitInteger, MVT::i32, 0, 
/*12581*/               OPC_EmitInteger, MVT::i32, 0, 
/*12584*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12596*/               OPC_EmitInteger, MVT::i32, 0, 
/*12599*/               OPC_EmitInteger, MVT::i32, 0, 
/*12602*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12614*/               OPC_EmitInteger, MVT::i32, 0, 
/*12617*/               OPC_EmitInteger, MVT::i32, 0, 
/*12620*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12632*/               OPC_EmitInteger, MVT::i32, 1, 
/*12635*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12638*/               OPC_EmitInteger, MVT::i32, 0, 
/*12641*/               OPC_EmitInteger, MVT::i32, 0, 
/*12644*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12669*/             /*Scope*/ 79|128,1/*207*/, /*->12878*/
/*12671*/               OPC_CheckChild0Same, 0,
/*12673*/               OPC_CheckChild1Same, 1,
/*12675*/               OPC_MoveParent,
/*12676*/               OPC_RecordChild1, // #2 = $y
/*12677*/               OPC_MoveParent,
/*12678*/               OPC_CheckType, MVT::i32,
/*12680*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12682*/               OPC_EmitInteger, MVT::i32, 0, 
/*12685*/               OPC_EmitInteger, MVT::i32, 0, 
/*12688*/               OPC_EmitInteger, MVT::i32, 0, 
/*12691*/               OPC_EmitInteger, MVT::i32, 0, 
/*12694*/               OPC_EmitInteger, MVT::i32, 1, 
/*12697*/               OPC_EmitInteger, MVT::i32, 0, 
/*12700*/               OPC_EmitInteger, MVT::i32, 0, 
/*12703*/               OPC_EmitInteger, MVT::i32, 0, 
/*12706*/               OPC_EmitInteger, MVT::i32, 0, 
/*12709*/               OPC_EmitInteger, MVT::i32, 0, 
/*12712*/               OPC_EmitInteger, MVT::i32, 0, 
/*12715*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12727*/               OPC_EmitInteger, MVT::i32, 0, 
/*12730*/               OPC_EmitInteger, MVT::i32, 0, 
/*12733*/               OPC_EmitInteger, MVT::i32, 0, 
/*12736*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12748*/               OPC_EmitInteger, MVT::i32, 1, 
/*12751*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12754*/               OPC_EmitInteger, MVT::i32, 0, 
/*12757*/               OPC_EmitInteger, MVT::i32, 0, 
/*12760*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12787*/               OPC_EmitInteger, MVT::i32, 0, 
/*12790*/               OPC_EmitInteger, MVT::i32, 0, 
/*12793*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12805*/               OPC_EmitInteger, MVT::i32, 0, 
/*12808*/               OPC_EmitInteger, MVT::i32, 0, 
/*12811*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12823*/               OPC_EmitInteger, MVT::i32, 0, 
/*12826*/               OPC_EmitInteger, MVT::i32, 0, 
/*12829*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12841*/               OPC_EmitInteger, MVT::i32, 1, 
/*12844*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12847*/               OPC_EmitInteger, MVT::i32, 0, 
/*12850*/               OPC_EmitInteger, MVT::i32, 0, 
/*12853*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12878*/             0, /*End of Scope*/
/*12879*/           0, /*End of Scope*/
/*12880*/         /*Scope*/ 119|128,5/*759*/, /*->13641*/
/*12882*/           OPC_MoveChild, 1,
/*12884*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12887*/           OPC_RecordChild0, // #1 = $x
/*12888*/           OPC_RecordChild1, // #2 = $z
/*12889*/           OPC_MoveParent,
/*12890*/           OPC_MoveParent,
/*12891*/           OPC_MoveChild, 1,
/*12893*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12896*/           OPC_Scope, 77|128,1/*205*/, /*->13104*/ // 3 children in Scope
/*12899*/             OPC_CheckChild0Same, 1,
/*12901*/             OPC_CheckChild1Same, 2,
/*12903*/             OPC_MoveParent,
/*12904*/             OPC_CheckType, MVT::i32,
/*12906*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12908*/             OPC_EmitInteger, MVT::i32, 0, 
/*12911*/             OPC_EmitInteger, MVT::i32, 0, 
/*12914*/             OPC_EmitInteger, MVT::i32, 0, 
/*12917*/             OPC_EmitInteger, MVT::i32, 0, 
/*12920*/             OPC_EmitInteger, MVT::i32, 1, 
/*12923*/             OPC_EmitInteger, MVT::i32, 0, 
/*12926*/             OPC_EmitInteger, MVT::i32, 0, 
/*12929*/             OPC_EmitInteger, MVT::i32, 0, 
/*12932*/             OPC_EmitInteger, MVT::i32, 0, 
/*12935*/             OPC_EmitInteger, MVT::i32, 0, 
/*12938*/             OPC_EmitInteger, MVT::i32, 0, 
/*12941*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12953*/             OPC_EmitInteger, MVT::i32, 0, 
/*12956*/             OPC_EmitInteger, MVT::i32, 0, 
/*12959*/             OPC_EmitInteger, MVT::i32, 0, 
/*12962*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12974*/             OPC_EmitInteger, MVT::i32, 1, 
/*12977*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12980*/             OPC_EmitInteger, MVT::i32, 0, 
/*12983*/             OPC_EmitInteger, MVT::i32, 0, 
/*12986*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13013*/             OPC_EmitInteger, MVT::i32, 0, 
/*13016*/             OPC_EmitInteger, MVT::i32, 0, 
/*13019*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13031*/             OPC_EmitInteger, MVT::i32, 0, 
/*13034*/             OPC_EmitInteger, MVT::i32, 0, 
/*13037*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13049*/             OPC_EmitInteger, MVT::i32, 0, 
/*13052*/             OPC_EmitInteger, MVT::i32, 0, 
/*13055*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13067*/             OPC_EmitInteger, MVT::i32, 1, 
/*13070*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13073*/             OPC_EmitInteger, MVT::i32, 0, 
/*13076*/             OPC_EmitInteger, MVT::i32, 0, 
/*13079*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13104*/           /*Scope*/ 71|128,2/*327*/, /*->13433*/
/*13106*/             OPC_CheckChild0Same, 2,
/*13108*/             OPC_CheckChild1Same, 1,
/*13110*/             OPC_MoveParent,
/*13111*/             OPC_CheckType, MVT::i32,
/*13113*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13115*/             OPC_EmitInteger, MVT::i32, 0, 
/*13118*/             OPC_EmitInteger, MVT::i32, 0, 
/*13121*/             OPC_EmitInteger, MVT::i32, 0, 
/*13124*/             OPC_EmitInteger, MVT::i32, 0, 
/*13127*/             OPC_EmitInteger, MVT::i32, 1, 
/*13130*/             OPC_EmitInteger, MVT::i32, 0, 
/*13133*/             OPC_EmitInteger, MVT::i32, 0, 
/*13136*/             OPC_EmitInteger, MVT::i32, 0, 
/*13139*/             OPC_EmitInteger, MVT::i32, 0, 
/*13142*/             OPC_EmitInteger, MVT::i32, 0, 
/*13145*/             OPC_EmitInteger, MVT::i32, 0, 
/*13148*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13160*/             OPC_EmitInteger, MVT::i32, 0, 
/*13163*/             OPC_EmitInteger, MVT::i32, 0, 
/*13166*/             OPC_EmitInteger, MVT::i32, 0, 
/*13169*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13181*/             OPC_EmitInteger, MVT::i32, 1, 
/*13184*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13187*/             OPC_EmitInteger, MVT::i32, 0, 
/*13190*/             OPC_EmitInteger, MVT::i32, 0, 
/*13193*/             OPC_Scope, 118, /*->13313*/ // 2 children in Scope
/*13195*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13222*/               OPC_EmitInteger, MVT::i32, 0, 
/*13225*/               OPC_EmitInteger, MVT::i32, 0, 
/*13228*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13240*/               OPC_EmitInteger, MVT::i32, 0, 
/*13243*/               OPC_EmitInteger, MVT::i32, 0, 
/*13246*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13258*/               OPC_EmitInteger, MVT::i32, 0, 
/*13261*/               OPC_EmitInteger, MVT::i32, 0, 
/*13264*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13276*/               OPC_EmitInteger, MVT::i32, 1, 
/*13279*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13282*/               OPC_EmitInteger, MVT::i32, 0, 
/*13285*/               OPC_EmitInteger, MVT::i32, 0, 
/*13288*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13313*/             /*Scope*/ 118, /*->13432*/
/*13314*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13341*/               OPC_EmitInteger, MVT::i32, 0, 
/*13344*/               OPC_EmitInteger, MVT::i32, 0, 
/*13347*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13359*/               OPC_EmitInteger, MVT::i32, 0, 
/*13362*/               OPC_EmitInteger, MVT::i32, 0, 
/*13365*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13377*/               OPC_EmitInteger, MVT::i32, 0, 
/*13380*/               OPC_EmitInteger, MVT::i32, 0, 
/*13383*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13395*/               OPC_EmitInteger, MVT::i32, 1, 
/*13398*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13401*/               OPC_EmitInteger, MVT::i32, 0, 
/*13404*/               OPC_EmitInteger, MVT::i32, 0, 
/*13407*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13432*/             0, /*End of Scope*/
/*13433*/           /*Scope*/ 77|128,1/*205*/, /*->13640*/
/*13435*/             OPC_CheckChild0Same, 1,
/*13437*/             OPC_CheckChild1Same, 2,
/*13439*/             OPC_MoveParent,
/*13440*/             OPC_CheckType, MVT::i32,
/*13442*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13444*/             OPC_EmitInteger, MVT::i32, 0, 
/*13447*/             OPC_EmitInteger, MVT::i32, 0, 
/*13450*/             OPC_EmitInteger, MVT::i32, 0, 
/*13453*/             OPC_EmitInteger, MVT::i32, 0, 
/*13456*/             OPC_EmitInteger, MVT::i32, 1, 
/*13459*/             OPC_EmitInteger, MVT::i32, 0, 
/*13462*/             OPC_EmitInteger, MVT::i32, 0, 
/*13465*/             OPC_EmitInteger, MVT::i32, 0, 
/*13468*/             OPC_EmitInteger, MVT::i32, 0, 
/*13471*/             OPC_EmitInteger, MVT::i32, 0, 
/*13474*/             OPC_EmitInteger, MVT::i32, 0, 
/*13477*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13489*/             OPC_EmitInteger, MVT::i32, 0, 
/*13492*/             OPC_EmitInteger, MVT::i32, 0, 
/*13495*/             OPC_EmitInteger, MVT::i32, 0, 
/*13498*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13510*/             OPC_EmitInteger, MVT::i32, 1, 
/*13513*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13516*/             OPC_EmitInteger, MVT::i32, 0, 
/*13519*/             OPC_EmitInteger, MVT::i32, 0, 
/*13522*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13549*/             OPC_EmitInteger, MVT::i32, 0, 
/*13552*/             OPC_EmitInteger, MVT::i32, 0, 
/*13555*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13567*/             OPC_EmitInteger, MVT::i32, 0, 
/*13570*/             OPC_EmitInteger, MVT::i32, 0, 
/*13573*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13585*/             OPC_EmitInteger, MVT::i32, 0, 
/*13588*/             OPC_EmitInteger, MVT::i32, 0, 
/*13591*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13603*/             OPC_EmitInteger, MVT::i32, 1, 
/*13606*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13609*/             OPC_EmitInteger, MVT::i32, 0, 
/*13612*/             OPC_EmitInteger, MVT::i32, 0, 
/*13615*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13640*/           0, /*End of Scope*/
/*13641*/         0, /*End of Scope*/
/*13642*/       /*Scope*/ 120|128,5/*760*/, /*->14404*/
/*13644*/         OPC_MoveChild, 0,
/*13646*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*13649*/         OPC_RecordChild0, // #0 = $x
/*13650*/         OPC_RecordChild1, // #1 = $z
/*13651*/         OPC_MoveParent,
/*13652*/         OPC_RecordChild1, // #2 = $y
/*13653*/         OPC_MoveParent,
/*13654*/         OPC_MoveChild, 1,
/*13656*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13659*/         OPC_Scope, 77|128,1/*205*/, /*->13867*/ // 3 children in Scope
/*13662*/           OPC_CheckChild0Same, 0,
/*13664*/           OPC_CheckChild1Same, 1,
/*13666*/           OPC_MoveParent,
/*13667*/           OPC_CheckType, MVT::i32,
/*13669*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13671*/           OPC_EmitInteger, MVT::i32, 0, 
/*13674*/           OPC_EmitInteger, MVT::i32, 0, 
/*13677*/           OPC_EmitInteger, MVT::i32, 0, 
/*13680*/           OPC_EmitInteger, MVT::i32, 0, 
/*13683*/           OPC_EmitInteger, MVT::i32, 1, 
/*13686*/           OPC_EmitInteger, MVT::i32, 0, 
/*13689*/           OPC_EmitInteger, MVT::i32, 0, 
/*13692*/           OPC_EmitInteger, MVT::i32, 0, 
/*13695*/           OPC_EmitInteger, MVT::i32, 0, 
/*13698*/           OPC_EmitInteger, MVT::i32, 0, 
/*13701*/           OPC_EmitInteger, MVT::i32, 0, 
/*13704*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13716*/           OPC_EmitInteger, MVT::i32, 0, 
/*13719*/           OPC_EmitInteger, MVT::i32, 0, 
/*13722*/           OPC_EmitInteger, MVT::i32, 0, 
/*13725*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13737*/           OPC_EmitInteger, MVT::i32, 1, 
/*13740*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13743*/           OPC_EmitInteger, MVT::i32, 0, 
/*13746*/           OPC_EmitInteger, MVT::i32, 0, 
/*13749*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13776*/           OPC_EmitInteger, MVT::i32, 0, 
/*13779*/           OPC_EmitInteger, MVT::i32, 0, 
/*13782*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13794*/           OPC_EmitInteger, MVT::i32, 0, 
/*13797*/           OPC_EmitInteger, MVT::i32, 0, 
/*13800*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13812*/           OPC_EmitInteger, MVT::i32, 0, 
/*13815*/           OPC_EmitInteger, MVT::i32, 0, 
/*13818*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13830*/           OPC_EmitInteger, MVT::i32, 1, 
/*13833*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13836*/           OPC_EmitInteger, MVT::i32, 0, 
/*13839*/           OPC_EmitInteger, MVT::i32, 0, 
/*13842*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13867*/         /*Scope*/ 71|128,2/*327*/, /*->14196*/
/*13869*/           OPC_CheckChild0Same, 1,
/*13871*/           OPC_CheckChild1Same, 0,
/*13873*/           OPC_MoveParent,
/*13874*/           OPC_CheckType, MVT::i32,
/*13876*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13878*/           OPC_EmitInteger, MVT::i32, 0, 
/*13881*/           OPC_EmitInteger, MVT::i32, 0, 
/*13884*/           OPC_EmitInteger, MVT::i32, 0, 
/*13887*/           OPC_EmitInteger, MVT::i32, 0, 
/*13890*/           OPC_EmitInteger, MVT::i32, 1, 
/*13893*/           OPC_EmitInteger, MVT::i32, 0, 
/*13896*/           OPC_EmitInteger, MVT::i32, 0, 
/*13899*/           OPC_EmitInteger, MVT::i32, 0, 
/*13902*/           OPC_EmitInteger, MVT::i32, 0, 
/*13905*/           OPC_EmitInteger, MVT::i32, 0, 
/*13908*/           OPC_EmitInteger, MVT::i32, 0, 
/*13911*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13923*/           OPC_EmitInteger, MVT::i32, 0, 
/*13926*/           OPC_EmitInteger, MVT::i32, 0, 
/*13929*/           OPC_EmitInteger, MVT::i32, 0, 
/*13932*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13944*/           OPC_EmitInteger, MVT::i32, 1, 
/*13947*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13950*/           OPC_EmitInteger, MVT::i32, 0, 
/*13953*/           OPC_EmitInteger, MVT::i32, 0, 
/*13956*/           OPC_Scope, 118, /*->14076*/ // 2 children in Scope
/*13958*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13985*/             OPC_EmitInteger, MVT::i32, 0, 
/*13988*/             OPC_EmitInteger, MVT::i32, 0, 
/*13991*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14003*/             OPC_EmitInteger, MVT::i32, 0, 
/*14006*/             OPC_EmitInteger, MVT::i32, 0, 
/*14009*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14021*/             OPC_EmitInteger, MVT::i32, 0, 
/*14024*/             OPC_EmitInteger, MVT::i32, 0, 
/*14027*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14039*/             OPC_EmitInteger, MVT::i32, 1, 
/*14042*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14045*/             OPC_EmitInteger, MVT::i32, 0, 
/*14048*/             OPC_EmitInteger, MVT::i32, 0, 
/*14051*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14076*/           /*Scope*/ 118, /*->14195*/
/*14077*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14104*/             OPC_EmitInteger, MVT::i32, 0, 
/*14107*/             OPC_EmitInteger, MVT::i32, 0, 
/*14110*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14122*/             OPC_EmitInteger, MVT::i32, 0, 
/*14125*/             OPC_EmitInteger, MVT::i32, 0, 
/*14128*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14140*/             OPC_EmitInteger, MVT::i32, 0, 
/*14143*/             OPC_EmitInteger, MVT::i32, 0, 
/*14146*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14158*/             OPC_EmitInteger, MVT::i32, 1, 
/*14161*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14164*/             OPC_EmitInteger, MVT::i32, 0, 
/*14167*/             OPC_EmitInteger, MVT::i32, 0, 
/*14170*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14195*/           0, /*End of Scope*/
/*14196*/         /*Scope*/ 77|128,1/*205*/, /*->14403*/
/*14198*/           OPC_CheckChild0Same, 0,
/*14200*/           OPC_CheckChild1Same, 1,
/*14202*/           OPC_MoveParent,
/*14203*/           OPC_CheckType, MVT::i32,
/*14205*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14207*/           OPC_EmitInteger, MVT::i32, 0, 
/*14210*/           OPC_EmitInteger, MVT::i32, 0, 
/*14213*/           OPC_EmitInteger, MVT::i32, 0, 
/*14216*/           OPC_EmitInteger, MVT::i32, 0, 
/*14219*/           OPC_EmitInteger, MVT::i32, 1, 
/*14222*/           OPC_EmitInteger, MVT::i32, 0, 
/*14225*/           OPC_EmitInteger, MVT::i32, 0, 
/*14228*/           OPC_EmitInteger, MVT::i32, 0, 
/*14231*/           OPC_EmitInteger, MVT::i32, 0, 
/*14234*/           OPC_EmitInteger, MVT::i32, 0, 
/*14237*/           OPC_EmitInteger, MVT::i32, 0, 
/*14240*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14252*/           OPC_EmitInteger, MVT::i32, 0, 
/*14255*/           OPC_EmitInteger, MVT::i32, 0, 
/*14258*/           OPC_EmitInteger, MVT::i32, 0, 
/*14261*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14273*/           OPC_EmitInteger, MVT::i32, 1, 
/*14276*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14279*/           OPC_EmitInteger, MVT::i32, 0, 
/*14282*/           OPC_EmitInteger, MVT::i32, 0, 
/*14285*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14312*/           OPC_EmitInteger, MVT::i32, 0, 
/*14315*/           OPC_EmitInteger, MVT::i32, 0, 
/*14318*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14330*/           OPC_EmitInteger, MVT::i32, 0, 
/*14333*/           OPC_EmitInteger, MVT::i32, 0, 
/*14336*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14348*/           OPC_EmitInteger, MVT::i32, 0, 
/*14351*/           OPC_EmitInteger, MVT::i32, 0, 
/*14354*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14366*/           OPC_EmitInteger, MVT::i32, 1, 
/*14369*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14372*/           OPC_EmitInteger, MVT::i32, 0, 
/*14375*/           OPC_EmitInteger, MVT::i32, 0, 
/*14378*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14403*/         0, /*End of Scope*/
/*14404*/       0, /*End of Scope*/
/*14405*/     /*Scope*/ 20|128,1/*148*/, /*->14555*/
/*14407*/       OPC_RecordChild0, // #0 = $src0
/*14408*/       OPC_RecordChild1, // #1 = $src1
/*14409*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->14528
/*14412*/         OPC_Scope, 101, /*->14515*/ // 2 children in Scope
/*14414*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14416*/           OPC_EmitInteger, MVT::i32, 0, 
/*14419*/           OPC_EmitInteger, MVT::i32, 0, 
/*14422*/           OPC_EmitInteger, MVT::i32, 1, 
/*14425*/           OPC_EmitInteger, MVT::i32, 0, 
/*14428*/           OPC_EmitInteger, MVT::i32, 0, 
/*14431*/           OPC_EmitInteger, MVT::i32, 0, 
/*14434*/           OPC_EmitInteger, MVT::i32, 0, 
/*14437*/           OPC_EmitInteger, MVT::i32, 0, 
/*14440*/           OPC_EmitInteger, MVT::i32, 0, 
/*14443*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14455*/           OPC_EmitInteger, MVT::i32, 0, 
/*14458*/           OPC_EmitInteger, MVT::i32, 0, 
/*14461*/           OPC_EmitInteger, MVT::i32, 0, 
/*14464*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14476*/           OPC_EmitInteger, MVT::i32, 1, 
/*14479*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14482*/           OPC_EmitInteger, MVT::i32, 0, 
/*14485*/           OPC_EmitInteger, MVT::i32, 0, 
/*14488*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::OR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*14515*/         /*Scope*/ 11, /*->14527*/
/*14516*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14518*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*14527*/         0, /*End of Scope*/
/*14528*/       /*SwitchType*/ 11, MVT::i64,// ->14541
/*14530*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14532*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*14541*/       /*SwitchType*/ 11, MVT::i1,// ->14554
/*14543*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14545*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*14554*/       0, // EndSwitchType
/*14555*/     0, /*End of Scope*/
/*14556*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->14588
/*14559*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*14560*/     OPC_RecordChild1, // #1 = $addr
/*14561*/     OPC_RecordChild2, // #2 = $chan
/*14562*/     OPC_MoveChild, 2,
/*14564*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14567*/     OPC_CheckType, MVT::i32,
/*14569*/     OPC_MoveParent,
/*14570*/     OPC_CheckType, MVT::i32,
/*14572*/     OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14574*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*14577*/     OPC_EmitMergeInputChains1_0,
/*14578*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*14588*/   /*SwitchOpcode*/ 30, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->14621
/*14591*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*14592*/     OPC_RecordChild1, // #1 = $val
/*14593*/     OPC_CheckChild1Type, MVT::i32,
/*14595*/     OPC_RecordChild2, // #2 = $addr
/*14596*/     OPC_RecordChild3, // #3 = $chan
/*14597*/     OPC_MoveChild, 3,
/*14599*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14602*/     OPC_CheckType, MVT::i32,
/*14604*/     OPC_MoveParent,
/*14605*/     OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14607*/     OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*14610*/     OPC_EmitMergeInputChains1_0,
/*14611*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*14621*/   /*SwitchOpcode*/ 60|128,23/*3004*/, TARGET_VAL(ISD::SELECT_CC),// ->17629
/*14625*/     OPC_RecordChild0, // #0 = $src0
/*14626*/     OPC_Scope, 25|128,12/*1561*/, /*->16190*/ // 2 children in Scope
/*14629*/       OPC_CheckChild0Type, MVT::f32,
/*14631*/       OPC_Scope, 10|128,7/*906*/, /*->15540*/ // 2 children in Scope
/*14634*/         OPC_RecordChild1, // #1 = $src1
/*14635*/         OPC_Scope, 64|128,3/*448*/, /*->15086*/ // 2 children in Scope
/*14638*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14649*/           OPC_CheckChild3Integer, 0, 
/*14651*/           OPC_MoveChild, 4,
/*14653*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*14656*/           OPC_Scope, 106, /*->14764*/ // 4 children in Scope
/*14658*/             OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*14660*/             OPC_MoveParent,
/*14661*/             OPC_CheckType, MVT::i32,
/*14663*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14665*/             OPC_EmitInteger, MVT::i32, 0, 
/*14668*/             OPC_EmitInteger, MVT::i32, 0, 
/*14671*/             OPC_EmitInteger, MVT::i32, 1, 
/*14674*/             OPC_EmitInteger, MVT::i32, 0, 
/*14677*/             OPC_EmitInteger, MVT::i32, 0, 
/*14680*/             OPC_EmitInteger, MVT::i32, 0, 
/*14683*/             OPC_EmitInteger, MVT::i32, 0, 
/*14686*/             OPC_EmitInteger, MVT::i32, 0, 
/*14689*/             OPC_EmitInteger, MVT::i32, 0, 
/*14692*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14704*/             OPC_EmitInteger, MVT::i32, 0, 
/*14707*/             OPC_EmitInteger, MVT::i32, 0, 
/*14710*/             OPC_EmitInteger, MVT::i32, 0, 
/*14713*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14725*/             OPC_EmitInteger, MVT::i32, 1, 
/*14728*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14731*/             OPC_EmitInteger, MVT::i32, 0, 
/*14734*/             OPC_EmitInteger, MVT::i32, 0, 
/*14737*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*14764*/           /*Scope*/ 106, /*->14871*/
/*14765*/             OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*14767*/             OPC_MoveParent,
/*14768*/             OPC_CheckType, MVT::i32,
/*14770*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14772*/             OPC_EmitInteger, MVT::i32, 0, 
/*14775*/             OPC_EmitInteger, MVT::i32, 0, 
/*14778*/             OPC_EmitInteger, MVT::i32, 1, 
/*14781*/             OPC_EmitInteger, MVT::i32, 0, 
/*14784*/             OPC_EmitInteger, MVT::i32, 0, 
/*14787*/             OPC_EmitInteger, MVT::i32, 0, 
/*14790*/             OPC_EmitInteger, MVT::i32, 0, 
/*14793*/             OPC_EmitInteger, MVT::i32, 0, 
/*14796*/             OPC_EmitInteger, MVT::i32, 0, 
/*14799*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14811*/             OPC_EmitInteger, MVT::i32, 0, 
/*14814*/             OPC_EmitInteger, MVT::i32, 0, 
/*14817*/             OPC_EmitInteger, MVT::i32, 0, 
/*14820*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14832*/             OPC_EmitInteger, MVT::i32, 1, 
/*14835*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14838*/             OPC_EmitInteger, MVT::i32, 0, 
/*14841*/             OPC_EmitInteger, MVT::i32, 0, 
/*14844*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*14871*/           /*Scope*/ 106, /*->14978*/
/*14872*/             OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*14874*/             OPC_MoveParent,
/*14875*/             OPC_CheckType, MVT::i32,
/*14877*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14879*/             OPC_EmitInteger, MVT::i32, 0, 
/*14882*/             OPC_EmitInteger, MVT::i32, 0, 
/*14885*/             OPC_EmitInteger, MVT::i32, 1, 
/*14888*/             OPC_EmitInteger, MVT::i32, 0, 
/*14891*/             OPC_EmitInteger, MVT::i32, 0, 
/*14894*/             OPC_EmitInteger, MVT::i32, 0, 
/*14897*/             OPC_EmitInteger, MVT::i32, 0, 
/*14900*/             OPC_EmitInteger, MVT::i32, 0, 
/*14903*/             OPC_EmitInteger, MVT::i32, 0, 
/*14906*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14918*/             OPC_EmitInteger, MVT::i32, 0, 
/*14921*/             OPC_EmitInteger, MVT::i32, 0, 
/*14924*/             OPC_EmitInteger, MVT::i32, 0, 
/*14927*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14939*/             OPC_EmitInteger, MVT::i32, 1, 
/*14942*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14945*/             OPC_EmitInteger, MVT::i32, 0, 
/*14948*/             OPC_EmitInteger, MVT::i32, 0, 
/*14951*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*14978*/           /*Scope*/ 106, /*->15085*/
/*14979*/             OPC_CheckPredicate, 86, // Predicate_COND_UNE_NE
/*14981*/             OPC_MoveParent,
/*14982*/             OPC_CheckType, MVT::i32,
/*14984*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14986*/             OPC_EmitInteger, MVT::i32, 0, 
/*14989*/             OPC_EmitInteger, MVT::i32, 0, 
/*14992*/             OPC_EmitInteger, MVT::i32, 1, 
/*14995*/             OPC_EmitInteger, MVT::i32, 0, 
/*14998*/             OPC_EmitInteger, MVT::i32, 0, 
/*15001*/             OPC_EmitInteger, MVT::i32, 0, 
/*15004*/             OPC_EmitInteger, MVT::i32, 0, 
/*15007*/             OPC_EmitInteger, MVT::i32, 0, 
/*15010*/             OPC_EmitInteger, MVT::i32, 0, 
/*15013*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15025*/             OPC_EmitInteger, MVT::i32, 0, 
/*15028*/             OPC_EmitInteger, MVT::i32, 0, 
/*15031*/             OPC_EmitInteger, MVT::i32, 0, 
/*15034*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15046*/             OPC_EmitInteger, MVT::i32, 1, 
/*15049*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15052*/             OPC_EmitInteger, MVT::i32, 0, 
/*15055*/             OPC_EmitInteger, MVT::i32, 0, 
/*15058*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15085*/           0, /*End of Scope*/
/*15086*/         /*Scope*/ 67|128,3/*451*/, /*->15539*/
/*15088*/           OPC_MoveChild, 2,
/*15090*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15093*/           OPC_CheckPredicate, 87, // Predicate_FP_ONE
/*15095*/           OPC_MoveParent,
/*15096*/           OPC_MoveChild, 3,
/*15098*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15101*/           OPC_CheckPredicate, 88, // Predicate_FP_ZERO
/*15103*/           OPC_MoveParent,
/*15104*/           OPC_MoveChild, 4,
/*15106*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15109*/           OPC_Scope, 106, /*->15217*/ // 4 children in Scope
/*15111*/             OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*15113*/             OPC_MoveParent,
/*15114*/             OPC_CheckType, MVT::f32,
/*15116*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15118*/             OPC_EmitInteger, MVT::i32, 0, 
/*15121*/             OPC_EmitInteger, MVT::i32, 0, 
/*15124*/             OPC_EmitInteger, MVT::i32, 1, 
/*15127*/             OPC_EmitInteger, MVT::i32, 0, 
/*15130*/             OPC_EmitInteger, MVT::i32, 0, 
/*15133*/             OPC_EmitInteger, MVT::i32, 0, 
/*15136*/             OPC_EmitInteger, MVT::i32, 0, 
/*15139*/             OPC_EmitInteger, MVT::i32, 0, 
/*15142*/             OPC_EmitInteger, MVT::i32, 0, 
/*15145*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15157*/             OPC_EmitInteger, MVT::i32, 0, 
/*15160*/             OPC_EmitInteger, MVT::i32, 0, 
/*15163*/             OPC_EmitInteger, MVT::i32, 0, 
/*15166*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15178*/             OPC_EmitInteger, MVT::i32, 1, 
/*15181*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15184*/             OPC_EmitInteger, MVT::i32, 0, 
/*15187*/             OPC_EmitInteger, MVT::i32, 0, 
/*15190*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*15217*/           /*Scope*/ 106, /*->15324*/
/*15218*/             OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*15220*/             OPC_MoveParent,
/*15221*/             OPC_CheckType, MVT::f32,
/*15223*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15225*/             OPC_EmitInteger, MVT::i32, 0, 
/*15228*/             OPC_EmitInteger, MVT::i32, 0, 
/*15231*/             OPC_EmitInteger, MVT::i32, 1, 
/*15234*/             OPC_EmitInteger, MVT::i32, 0, 
/*15237*/             OPC_EmitInteger, MVT::i32, 0, 
/*15240*/             OPC_EmitInteger, MVT::i32, 0, 
/*15243*/             OPC_EmitInteger, MVT::i32, 0, 
/*15246*/             OPC_EmitInteger, MVT::i32, 0, 
/*15249*/             OPC_EmitInteger, MVT::i32, 0, 
/*15252*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15264*/             OPC_EmitInteger, MVT::i32, 0, 
/*15267*/             OPC_EmitInteger, MVT::i32, 0, 
/*15270*/             OPC_EmitInteger, MVT::i32, 0, 
/*15273*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15285*/             OPC_EmitInteger, MVT::i32, 1, 
/*15288*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15291*/             OPC_EmitInteger, MVT::i32, 0, 
/*15294*/             OPC_EmitInteger, MVT::i32, 0, 
/*15297*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGT), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*15324*/           /*Scope*/ 106, /*->15431*/
/*15325*/             OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*15327*/             OPC_MoveParent,
/*15328*/             OPC_CheckType, MVT::f32,
/*15330*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15332*/             OPC_EmitInteger, MVT::i32, 0, 
/*15335*/             OPC_EmitInteger, MVT::i32, 0, 
/*15338*/             OPC_EmitInteger, MVT::i32, 1, 
/*15341*/             OPC_EmitInteger, MVT::i32, 0, 
/*15344*/             OPC_EmitInteger, MVT::i32, 0, 
/*15347*/             OPC_EmitInteger, MVT::i32, 0, 
/*15350*/             OPC_EmitInteger, MVT::i32, 0, 
/*15353*/             OPC_EmitInteger, MVT::i32, 0, 
/*15356*/             OPC_EmitInteger, MVT::i32, 0, 
/*15359*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15371*/             OPC_EmitInteger, MVT::i32, 0, 
/*15374*/             OPC_EmitInteger, MVT::i32, 0, 
/*15377*/             OPC_EmitInteger, MVT::i32, 0, 
/*15380*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15392*/             OPC_EmitInteger, MVT::i32, 1, 
/*15395*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15398*/             OPC_EmitInteger, MVT::i32, 0, 
/*15401*/             OPC_EmitInteger, MVT::i32, 0, 
/*15404*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*15431*/           /*Scope*/ 106, /*->15538*/
/*15432*/             OPC_CheckPredicate, 86, // Predicate_COND_UNE_NE
/*15434*/             OPC_MoveParent,
/*15435*/             OPC_CheckType, MVT::f32,
/*15437*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15439*/             OPC_EmitInteger, MVT::i32, 0, 
/*15442*/             OPC_EmitInteger, MVT::i32, 0, 
/*15445*/             OPC_EmitInteger, MVT::i32, 1, 
/*15448*/             OPC_EmitInteger, MVT::i32, 0, 
/*15451*/             OPC_EmitInteger, MVT::i32, 0, 
/*15454*/             OPC_EmitInteger, MVT::i32, 0, 
/*15457*/             OPC_EmitInteger, MVT::i32, 0, 
/*15460*/             OPC_EmitInteger, MVT::i32, 0, 
/*15463*/             OPC_EmitInteger, MVT::i32, 0, 
/*15466*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15478*/             OPC_EmitInteger, MVT::i32, 0, 
/*15481*/             OPC_EmitInteger, MVT::i32, 0, 
/*15484*/             OPC_EmitInteger, MVT::i32, 0, 
/*15487*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15499*/             OPC_EmitInteger, MVT::i32, 1, 
/*15502*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15505*/             OPC_EmitInteger, MVT::i32, 0, 
/*15508*/             OPC_EmitInteger, MVT::i32, 0, 
/*15511*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SNE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*15538*/           0, /*End of Scope*/
/*15539*/         0, /*End of Scope*/
/*15540*/       /*Scope*/ 7|128,5/*647*/, /*->16189*/
/*15542*/         OPC_MoveChild, 1,
/*15544*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15547*/         OPC_CheckPredicate, 88, // Predicate_FP_ZERO
/*15549*/         OPC_MoveParent,
/*15550*/         OPC_RecordChild2, // #1 = $src1
/*15551*/         OPC_RecordChild3, // #2 = $src2
/*15552*/         OPC_MoveChild, 4,
/*15554*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15557*/         OPC_Scope, 104, /*->15663*/ // 6 children in Scope
/*15559*/           OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*15561*/           OPC_MoveParent,
/*15562*/           OPC_CheckType, MVT::f32,
/*15564*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*15566*/           OPC_EmitInteger, MVT::i32, 0, 
/*15569*/           OPC_EmitInteger, MVT::i32, 0, 
/*15572*/           OPC_EmitInteger, MVT::i32, 0, 
/*15575*/           OPC_EmitInteger, MVT::i32, 0, 
/*15578*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15590*/           OPC_EmitInteger, MVT::i32, 0, 
/*15593*/           OPC_EmitInteger, MVT::i32, 0, 
/*15596*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15608*/           OPC_EmitInteger, MVT::i32, 0, 
/*15611*/           OPC_EmitInteger, MVT::i32, 0, 
/*15614*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15626*/           OPC_EmitInteger, MVT::i32, 1, 
/*15629*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15632*/           OPC_EmitInteger, MVT::i32, 0, 
/*15635*/           OPC_EmitInteger, MVT::i32, 0, 
/*15638*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*15663*/         /*Scope*/ 104, /*->15768*/
/*15664*/           OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*15666*/           OPC_MoveParent,
/*15667*/           OPC_CheckType, MVT::f32,
/*15669*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*15671*/           OPC_EmitInteger, MVT::i32, 0, 
/*15674*/           OPC_EmitInteger, MVT::i32, 0, 
/*15677*/           OPC_EmitInteger, MVT::i32, 0, 
/*15680*/           OPC_EmitInteger, MVT::i32, 0, 
/*15683*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15695*/           OPC_EmitInteger, MVT::i32, 0, 
/*15698*/           OPC_EmitInteger, MVT::i32, 0, 
/*15701*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15713*/           OPC_EmitInteger, MVT::i32, 0, 
/*15716*/           OPC_EmitInteger, MVT::i32, 0, 
/*15719*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15731*/           OPC_EmitInteger, MVT::i32, 1, 
/*15734*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15737*/           OPC_EmitInteger, MVT::i32, 0, 
/*15740*/           OPC_EmitInteger, MVT::i32, 0, 
/*15743*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*15768*/         /*Scope*/ 104, /*->15873*/
/*15769*/           OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*15771*/           OPC_MoveParent,
/*15772*/           OPC_CheckType, MVT::f32,
/*15774*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*15776*/           OPC_EmitInteger, MVT::i32, 0, 
/*15779*/           OPC_EmitInteger, MVT::i32, 0, 
/*15782*/           OPC_EmitInteger, MVT::i32, 0, 
/*15785*/           OPC_EmitInteger, MVT::i32, 0, 
/*15788*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15800*/           OPC_EmitInteger, MVT::i32, 0, 
/*15803*/           OPC_EmitInteger, MVT::i32, 0, 
/*15806*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15818*/           OPC_EmitInteger, MVT::i32, 0, 
/*15821*/           OPC_EmitInteger, MVT::i32, 0, 
/*15824*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15836*/           OPC_EmitInteger, MVT::i32, 1, 
/*15839*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15842*/           OPC_EmitInteger, MVT::i32, 0, 
/*15845*/           OPC_EmitInteger, MVT::i32, 0, 
/*15848*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*15873*/         /*Scope*/ 104, /*->15978*/
/*15874*/           OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*15876*/           OPC_MoveParent,
/*15877*/           OPC_CheckType, MVT::f32,
/*15879*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15881*/           OPC_EmitInteger, MVT::i32, 0, 
/*15884*/           OPC_EmitInteger, MVT::i32, 0, 
/*15887*/           OPC_EmitInteger, MVT::i32, 0, 
/*15890*/           OPC_EmitInteger, MVT::i32, 0, 
/*15893*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15905*/           OPC_EmitInteger, MVT::i32, 0, 
/*15908*/           OPC_EmitInteger, MVT::i32, 0, 
/*15911*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15923*/           OPC_EmitInteger, MVT::i32, 0, 
/*15926*/           OPC_EmitInteger, MVT::i32, 0, 
/*15929*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15941*/           OPC_EmitInteger, MVT::i32, 1, 
/*15944*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15947*/           OPC_EmitInteger, MVT::i32, 0, 
/*15950*/           OPC_EmitInteger, MVT::i32, 0, 
/*15953*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*15978*/         /*Scope*/ 104, /*->16083*/
/*15979*/           OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*15981*/           OPC_MoveParent,
/*15982*/           OPC_CheckType, MVT::f32,
/*15984*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15986*/           OPC_EmitInteger, MVT::i32, 0, 
/*15989*/           OPC_EmitInteger, MVT::i32, 0, 
/*15992*/           OPC_EmitInteger, MVT::i32, 0, 
/*15995*/           OPC_EmitInteger, MVT::i32, 0, 
/*15998*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16010*/           OPC_EmitInteger, MVT::i32, 0, 
/*16013*/           OPC_EmitInteger, MVT::i32, 0, 
/*16016*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16028*/           OPC_EmitInteger, MVT::i32, 0, 
/*16031*/           OPC_EmitInteger, MVT::i32, 0, 
/*16034*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16046*/           OPC_EmitInteger, MVT::i32, 1, 
/*16049*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16052*/           OPC_EmitInteger, MVT::i32, 0, 
/*16055*/           OPC_EmitInteger, MVT::i32, 0, 
/*16058*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16083*/         /*Scope*/ 104, /*->16188*/
/*16084*/           OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*16086*/           OPC_MoveParent,
/*16087*/           OPC_CheckType, MVT::f32,
/*16089*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16091*/           OPC_EmitInteger, MVT::i32, 0, 
/*16094*/           OPC_EmitInteger, MVT::i32, 0, 
/*16097*/           OPC_EmitInteger, MVT::i32, 0, 
/*16100*/           OPC_EmitInteger, MVT::i32, 0, 
/*16103*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16115*/           OPC_EmitInteger, MVT::i32, 0, 
/*16118*/           OPC_EmitInteger, MVT::i32, 0, 
/*16121*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16133*/           OPC_EmitInteger, MVT::i32, 0, 
/*16136*/           OPC_EmitInteger, MVT::i32, 0, 
/*16139*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16151*/           OPC_EmitInteger, MVT::i32, 1, 
/*16154*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16157*/           OPC_EmitInteger, MVT::i32, 0, 
/*16160*/           OPC_EmitInteger, MVT::i32, 0, 
/*16163*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16188*/         0, /*End of Scope*/
/*16189*/       0, /*End of Scope*/
/*16190*/     /*Scope*/ 28|128,11/*1436*/, /*->17628*/
/*16192*/       OPC_CheckChild0Type, MVT::i32,
/*16194*/       OPC_Scope, 20|128,5/*660*/, /*->16857*/ // 3 children in Scope
/*16197*/         OPC_RecordChild1, // #1 = $src1
/*16198*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16209*/         OPC_CheckChild3Integer, 0, 
/*16211*/         OPC_MoveChild, 4,
/*16213*/         OPC_Scope, 106, /*->16321*/ // 6 children in Scope
/*16215*/           OPC_CheckCondCode, ISD::SETEQ,
/*16217*/           OPC_MoveParent,
/*16218*/           OPC_CheckType, MVT::i32,
/*16220*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16222*/           OPC_EmitInteger, MVT::i32, 0, 
/*16225*/           OPC_EmitInteger, MVT::i32, 0, 
/*16228*/           OPC_EmitInteger, MVT::i32, 1, 
/*16231*/           OPC_EmitInteger, MVT::i32, 0, 
/*16234*/           OPC_EmitInteger, MVT::i32, 0, 
/*16237*/           OPC_EmitInteger, MVT::i32, 0, 
/*16240*/           OPC_EmitInteger, MVT::i32, 0, 
/*16243*/           OPC_EmitInteger, MVT::i32, 0, 
/*16246*/           OPC_EmitInteger, MVT::i32, 0, 
/*16249*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16261*/           OPC_EmitInteger, MVT::i32, 0, 
/*16264*/           OPC_EmitInteger, MVT::i32, 0, 
/*16267*/           OPC_EmitInteger, MVT::i32, 0, 
/*16270*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16282*/           OPC_EmitInteger, MVT::i32, 1, 
/*16285*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16288*/           OPC_EmitInteger, MVT::i32, 0, 
/*16291*/           OPC_EmitInteger, MVT::i32, 0, 
/*16294*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16321*/         /*Scope*/ 106, /*->16428*/
/*16322*/           OPC_CheckCondCode, ISD::SETGT,
/*16324*/           OPC_MoveParent,
/*16325*/           OPC_CheckType, MVT::i32,
/*16327*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16329*/           OPC_EmitInteger, MVT::i32, 0, 
/*16332*/           OPC_EmitInteger, MVT::i32, 0, 
/*16335*/           OPC_EmitInteger, MVT::i32, 1, 
/*16338*/           OPC_EmitInteger, MVT::i32, 0, 
/*16341*/           OPC_EmitInteger, MVT::i32, 0, 
/*16344*/           OPC_EmitInteger, MVT::i32, 0, 
/*16347*/           OPC_EmitInteger, MVT::i32, 0, 
/*16350*/           OPC_EmitInteger, MVT::i32, 0, 
/*16353*/           OPC_EmitInteger, MVT::i32, 0, 
/*16356*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16368*/           OPC_EmitInteger, MVT::i32, 0, 
/*16371*/           OPC_EmitInteger, MVT::i32, 0, 
/*16374*/           OPC_EmitInteger, MVT::i32, 0, 
/*16377*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16389*/           OPC_EmitInteger, MVT::i32, 1, 
/*16392*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16395*/           OPC_EmitInteger, MVT::i32, 0, 
/*16398*/           OPC_EmitInteger, MVT::i32, 0, 
/*16401*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16428*/         /*Scope*/ 106, /*->16535*/
/*16429*/           OPC_CheckCondCode, ISD::SETGE,
/*16431*/           OPC_MoveParent,
/*16432*/           OPC_CheckType, MVT::i32,
/*16434*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16436*/           OPC_EmitInteger, MVT::i32, 0, 
/*16439*/           OPC_EmitInteger, MVT::i32, 0, 
/*16442*/           OPC_EmitInteger, MVT::i32, 1, 
/*16445*/           OPC_EmitInteger, MVT::i32, 0, 
/*16448*/           OPC_EmitInteger, MVT::i32, 0, 
/*16451*/           OPC_EmitInteger, MVT::i32, 0, 
/*16454*/           OPC_EmitInteger, MVT::i32, 0, 
/*16457*/           OPC_EmitInteger, MVT::i32, 0, 
/*16460*/           OPC_EmitInteger, MVT::i32, 0, 
/*16463*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16475*/           OPC_EmitInteger, MVT::i32, 0, 
/*16478*/           OPC_EmitInteger, MVT::i32, 0, 
/*16481*/           OPC_EmitInteger, MVT::i32, 0, 
/*16484*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16496*/           OPC_EmitInteger, MVT::i32, 1, 
/*16499*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16502*/           OPC_EmitInteger, MVT::i32, 0, 
/*16505*/           OPC_EmitInteger, MVT::i32, 0, 
/*16508*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16535*/         /*Scope*/ 106, /*->16642*/
/*16536*/           OPC_CheckCondCode, ISD::SETNE,
/*16538*/           OPC_MoveParent,
/*16539*/           OPC_CheckType, MVT::i32,
/*16541*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16543*/           OPC_EmitInteger, MVT::i32, 0, 
/*16546*/           OPC_EmitInteger, MVT::i32, 0, 
/*16549*/           OPC_EmitInteger, MVT::i32, 1, 
/*16552*/           OPC_EmitInteger, MVT::i32, 0, 
/*16555*/           OPC_EmitInteger, MVT::i32, 0, 
/*16558*/           OPC_EmitInteger, MVT::i32, 0, 
/*16561*/           OPC_EmitInteger, MVT::i32, 0, 
/*16564*/           OPC_EmitInteger, MVT::i32, 0, 
/*16567*/           OPC_EmitInteger, MVT::i32, 0, 
/*16570*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16582*/           OPC_EmitInteger, MVT::i32, 0, 
/*16585*/           OPC_EmitInteger, MVT::i32, 0, 
/*16588*/           OPC_EmitInteger, MVT::i32, 0, 
/*16591*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16603*/           OPC_EmitInteger, MVT::i32, 1, 
/*16606*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16609*/           OPC_EmitInteger, MVT::i32, 0, 
/*16612*/           OPC_EmitInteger, MVT::i32, 0, 
/*16615*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16642*/         /*Scope*/ 106, /*->16749*/
/*16643*/           OPC_CheckCondCode, ISD::SETUGT,
/*16645*/           OPC_MoveParent,
/*16646*/           OPC_CheckType, MVT::i32,
/*16648*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16650*/           OPC_EmitInteger, MVT::i32, 0, 
/*16653*/           OPC_EmitInteger, MVT::i32, 0, 
/*16656*/           OPC_EmitInteger, MVT::i32, 1, 
/*16659*/           OPC_EmitInteger, MVT::i32, 0, 
/*16662*/           OPC_EmitInteger, MVT::i32, 0, 
/*16665*/           OPC_EmitInteger, MVT::i32, 0, 
/*16668*/           OPC_EmitInteger, MVT::i32, 0, 
/*16671*/           OPC_EmitInteger, MVT::i32, 0, 
/*16674*/           OPC_EmitInteger, MVT::i32, 0, 
/*16677*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16689*/           OPC_EmitInteger, MVT::i32, 0, 
/*16692*/           OPC_EmitInteger, MVT::i32, 0, 
/*16695*/           OPC_EmitInteger, MVT::i32, 0, 
/*16698*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16710*/           OPC_EmitInteger, MVT::i32, 1, 
/*16713*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16716*/           OPC_EmitInteger, MVT::i32, 0, 
/*16719*/           OPC_EmitInteger, MVT::i32, 0, 
/*16722*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*16749*/         /*Scope*/ 106, /*->16856*/
/*16750*/           OPC_CheckCondCode, ISD::SETUGE,
/*16752*/           OPC_MoveParent,
/*16753*/           OPC_CheckType, MVT::i32,
/*16755*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16757*/           OPC_EmitInteger, MVT::i32, 0, 
/*16760*/           OPC_EmitInteger, MVT::i32, 0, 
/*16763*/           OPC_EmitInteger, MVT::i32, 1, 
/*16766*/           OPC_EmitInteger, MVT::i32, 0, 
/*16769*/           OPC_EmitInteger, MVT::i32, 0, 
/*16772*/           OPC_EmitInteger, MVT::i32, 0, 
/*16775*/           OPC_EmitInteger, MVT::i32, 0, 
/*16778*/           OPC_EmitInteger, MVT::i32, 0, 
/*16781*/           OPC_EmitInteger, MVT::i32, 0, 
/*16784*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16796*/           OPC_EmitInteger, MVT::i32, 0, 
/*16799*/           OPC_EmitInteger, MVT::i32, 0, 
/*16802*/           OPC_EmitInteger, MVT::i32, 0, 
/*16805*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16817*/           OPC_EmitInteger, MVT::i32, 1, 
/*16820*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16823*/           OPC_EmitInteger, MVT::i32, 0, 
/*16826*/           OPC_EmitInteger, MVT::i32, 0, 
/*16829*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*16856*/         0, /*End of Scope*/
/*16857*/       /*Scope*/ 5|128,5/*645*/, /*->17504*/
/*16859*/         OPC_CheckChild1Integer, 0, 
/*16861*/         OPC_RecordChild2, // #1 = $src1
/*16862*/         OPC_RecordChild3, // #2 = $src2
/*16863*/         OPC_MoveChild, 4,
/*16865*/         OPC_Scope, 64|128,2/*320*/, /*->17188*/ // 4 children in Scope
/*16868*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*16871*/           OPC_Scope, 104, /*->16977*/ // 3 children in Scope
/*16873*/             OPC_CheckPredicate, 89, // Predicate_COND_EQ
/*16875*/             OPC_MoveParent,
/*16876*/             OPC_CheckType, MVT::i32,
/*16878*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16880*/             OPC_EmitInteger, MVT::i32, 0, 
/*16883*/             OPC_EmitInteger, MVT::i32, 0, 
/*16886*/             OPC_EmitInteger, MVT::i32, 0, 
/*16889*/             OPC_EmitInteger, MVT::i32, 0, 
/*16892*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16904*/             OPC_EmitInteger, MVT::i32, 0, 
/*16907*/             OPC_EmitInteger, MVT::i32, 0, 
/*16910*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16922*/             OPC_EmitInteger, MVT::i32, 0, 
/*16925*/             OPC_EmitInteger, MVT::i32, 0, 
/*16928*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16940*/             OPC_EmitInteger, MVT::i32, 1, 
/*16943*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16946*/             OPC_EmitInteger, MVT::i32, 0, 
/*16949*/             OPC_EmitInteger, MVT::i32, 0, 
/*16952*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*16977*/           /*Scope*/ 104, /*->17082*/
/*16978*/             OPC_CheckPredicate, 90, // Predicate_COND_SGE
/*16980*/             OPC_MoveParent,
/*16981*/             OPC_CheckType, MVT::i32,
/*16983*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16985*/             OPC_EmitInteger, MVT::i32, 0, 
/*16988*/             OPC_EmitInteger, MVT::i32, 0, 
/*16991*/             OPC_EmitInteger, MVT::i32, 0, 
/*16994*/             OPC_EmitInteger, MVT::i32, 0, 
/*16997*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17009*/             OPC_EmitInteger, MVT::i32, 0, 
/*17012*/             OPC_EmitInteger, MVT::i32, 0, 
/*17015*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17027*/             OPC_EmitInteger, MVT::i32, 0, 
/*17030*/             OPC_EmitInteger, MVT::i32, 0, 
/*17033*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17045*/             OPC_EmitInteger, MVT::i32, 1, 
/*17048*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17051*/             OPC_EmitInteger, MVT::i32, 0, 
/*17054*/             OPC_EmitInteger, MVT::i32, 0, 
/*17057*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17082*/           /*Scope*/ 104, /*->17187*/
/*17083*/             OPC_CheckPredicate, 91, // Predicate_COND_SGT
/*17085*/             OPC_MoveParent,
/*17086*/             OPC_CheckType, MVT::i32,
/*17088*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17090*/             OPC_EmitInteger, MVT::i32, 0, 
/*17093*/             OPC_EmitInteger, MVT::i32, 0, 
/*17096*/             OPC_EmitInteger, MVT::i32, 0, 
/*17099*/             OPC_EmitInteger, MVT::i32, 0, 
/*17102*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17114*/             OPC_EmitInteger, MVT::i32, 0, 
/*17117*/             OPC_EmitInteger, MVT::i32, 0, 
/*17120*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17132*/             OPC_EmitInteger, MVT::i32, 0, 
/*17135*/             OPC_EmitInteger, MVT::i32, 0, 
/*17138*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17150*/             OPC_EmitInteger, MVT::i32, 1, 
/*17153*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17156*/             OPC_EmitInteger, MVT::i32, 0, 
/*17159*/             OPC_EmitInteger, MVT::i32, 0, 
/*17162*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17187*/           0, /*End of Scope*/
/*17188*/         /*Scope*/ 104, /*->17293*/
/*17189*/           OPC_CheckCondCode, ISD::SETEQ,
/*17191*/           OPC_MoveParent,
/*17192*/           OPC_CheckType, MVT::f32,
/*17194*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17196*/           OPC_EmitInteger, MVT::i32, 0, 
/*17199*/           OPC_EmitInteger, MVT::i32, 0, 
/*17202*/           OPC_EmitInteger, MVT::i32, 0, 
/*17205*/           OPC_EmitInteger, MVT::i32, 0, 
/*17208*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17220*/           OPC_EmitInteger, MVT::i32, 0, 
/*17223*/           OPC_EmitInteger, MVT::i32, 0, 
/*17226*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17238*/           OPC_EmitInteger, MVT::i32, 0, 
/*17241*/           OPC_EmitInteger, MVT::i32, 0, 
/*17244*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17256*/           OPC_EmitInteger, MVT::i32, 1, 
/*17259*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17262*/           OPC_EmitInteger, MVT::i32, 0, 
/*17265*/           OPC_EmitInteger, MVT::i32, 0, 
/*17268*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17293*/         /*Scope*/ 104, /*->17398*/
/*17294*/           OPC_CheckCondCode, ISD::SETGT,
/*17296*/           OPC_MoveParent,
/*17297*/           OPC_CheckType, MVT::f32,
/*17299*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17301*/           OPC_EmitInteger, MVT::i32, 0, 
/*17304*/           OPC_EmitInteger, MVT::i32, 0, 
/*17307*/           OPC_EmitInteger, MVT::i32, 0, 
/*17310*/           OPC_EmitInteger, MVT::i32, 0, 
/*17313*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17325*/           OPC_EmitInteger, MVT::i32, 0, 
/*17328*/           OPC_EmitInteger, MVT::i32, 0, 
/*17331*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17343*/           OPC_EmitInteger, MVT::i32, 0, 
/*17346*/           OPC_EmitInteger, MVT::i32, 0, 
/*17349*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17361*/           OPC_EmitInteger, MVT::i32, 1, 
/*17364*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17367*/           OPC_EmitInteger, MVT::i32, 0, 
/*17370*/           OPC_EmitInteger, MVT::i32, 0, 
/*17373*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17398*/         /*Scope*/ 104, /*->17503*/
/*17399*/           OPC_CheckCondCode, ISD::SETGE,
/*17401*/           OPC_MoveParent,
/*17402*/           OPC_CheckType, MVT::f32,
/*17404*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17406*/           OPC_EmitInteger, MVT::i32, 0, 
/*17409*/           OPC_EmitInteger, MVT::i32, 0, 
/*17412*/           OPC_EmitInteger, MVT::i32, 0, 
/*17415*/           OPC_EmitInteger, MVT::i32, 0, 
/*17418*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17430*/           OPC_EmitInteger, MVT::i32, 0, 
/*17433*/           OPC_EmitInteger, MVT::i32, 0, 
/*17436*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17448*/           OPC_EmitInteger, MVT::i32, 0, 
/*17451*/           OPC_EmitInteger, MVT::i32, 0, 
/*17454*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17466*/           OPC_EmitInteger, MVT::i32, 1, 
/*17469*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17472*/           OPC_EmitInteger, MVT::i32, 0, 
/*17475*/           OPC_EmitInteger, MVT::i32, 0, 
/*17478*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17503*/         0, /*End of Scope*/
/*17504*/       /*Scope*/ 122, /*->17627*/
/*17505*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17516*/         OPC_RecordChild2, // #1 = $src1
/*17517*/         OPC_RecordChild3, // #2 = $src2
/*17518*/         OPC_MoveChild, 4,
/*17520*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*17523*/         OPC_CheckPredicate, 91, // Predicate_COND_SGT
/*17525*/         OPC_MoveParent,
/*17526*/         OPC_CheckType, MVT::i32,
/*17528*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17530*/         OPC_EmitInteger, MVT::i32, 0, 
/*17533*/         OPC_EmitInteger, MVT::i32, 0, 
/*17536*/         OPC_EmitInteger, MVT::i32, 0, 
/*17539*/         OPC_EmitInteger, MVT::i32, 0, 
/*17542*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17554*/         OPC_EmitInteger, MVT::i32, 0, 
/*17557*/         OPC_EmitInteger, MVT::i32, 0, 
/*17560*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17572*/         OPC_EmitInteger, MVT::i32, 0, 
/*17575*/         OPC_EmitInteger, MVT::i32, 0, 
/*17578*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17590*/         OPC_EmitInteger, MVT::i32, 1, 
/*17593*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17596*/         OPC_EmitInteger, MVT::i32, 0, 
/*17599*/         OPC_EmitInteger, MVT::i32, 0, 
/*17602*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*17627*/       0, /*End of Scope*/
/*17628*/     0, /*End of Scope*/
/*17629*/   /*SwitchOpcode*/ 65|128,1/*193*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->17826
/*17633*/     OPC_RecordMemRef,
/*17634*/     OPC_RecordNode, // #0 = 'atomic_cmp_swap' chained node
/*17635*/     OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*17636*/     OPC_Scope, 102, /*->17740*/ // 2 children in Scope
/*17638*/       OPC_RecordChild2, // #2 = $cmp
/*17639*/       OPC_RecordChild3, // #3 = $swap
/*17640*/       OPC_SwitchType /*2 cases */, 47, MVT::i32,// ->17690
/*17643*/         OPC_CheckPredicate, 92, // Predicate_atomic_cmp_swap_32_local
/*17645*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17647*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*17650*/         OPC_EmitMergeInputChains1_0,
/*17651*/         OPC_EmitInteger, MVT::i1, 0, 
/*17654*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*17657*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17669*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*17677*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 6, 4, 2, 3, 7, 9, 
                  // Src: (atomic_cmp_swap:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*17690*/       /*SwitchType*/ 47, MVT::i64,// ->17739
/*17692*/         OPC_CheckPredicate, 93, // Predicate_atomic_cmp_swap_64_local
/*17694*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17696*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*17699*/         OPC_EmitMergeInputChains1_0,
/*17700*/         OPC_EmitInteger, MVT::i1, 0, 
/*17703*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*17706*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17718*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*17726*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 6/*#Ops*/, 6, 4, 2, 3, 7, 9, 
                  // Src: (atomic_cmp_swap:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), (S_MOV_B32:i32 -1:i32))
/*17739*/       0, // EndSwitchType
/*17740*/     /*Scope*/ 84, /*->17825*/
/*17741*/       OPC_CheckChild1Type, MVT::i32,
/*17743*/       OPC_RecordChild2, // #2 = $src1
/*17744*/       OPC_RecordChild3, // #3 = $src2
/*17745*/       OPC_CheckPredicate, 92, // Predicate_atomic_cmp_swap_32_local
/*17747*/       OPC_CheckType, MVT::i32,
/*17749*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17751*/       OPC_EmitMergeInputChains1_0,
/*17752*/       OPC_EmitInteger, MVT::i32, 0, 
/*17755*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17767*/       OPC_EmitInteger, MVT::i32, 0, 
/*17770*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17782*/       OPC_EmitInteger, MVT::i32, 0, 
/*17785*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17797*/       OPC_EmitInteger, MVT::i32, 1, 
/*17800*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17803*/       OPC_EmitInteger, MVT::i32, 0, 
/*17806*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17825*/     0, /*End of Scope*/
/*17826*/   /*SwitchOpcode*/ 93|128,10/*1373*/, TARGET_VAL(ISD::XOR),// ->19203
/*17830*/     OPC_Scope, 83|128,1/*211*/, /*->18044*/ // 5 children in Scope
/*17833*/       OPC_RecordChild0, // #0 = $z
/*17834*/       OPC_MoveChild, 1,
/*17836*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*17839*/       OPC_Scope, 23|128,1/*151*/, /*->17993*/ // 2 children in Scope
/*17842*/         OPC_RecordChild0, // #1 = $x
/*17843*/         OPC_MoveChild, 1,
/*17845*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17848*/         OPC_Scope, 122, /*->17972*/ // 2 children in Scope
/*17850*/           OPC_RecordChild0, // #2 = $y
/*17851*/           OPC_CheckChild1Same, 0,
/*17853*/           OPC_MoveParent,
/*17854*/           OPC_MoveParent,
/*17855*/           OPC_CheckType, MVT::i32,
/*17857*/           OPC_Scope, 99, /*->17958*/ // 2 children in Scope
/*17859*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17861*/             OPC_EmitInteger, MVT::i32, 0, 
/*17864*/             OPC_EmitInteger, MVT::i32, 0, 
/*17867*/             OPC_EmitInteger, MVT::i32, 0, 
/*17870*/             OPC_EmitInteger, MVT::i32, 0, 
/*17873*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17885*/             OPC_EmitInteger, MVT::i32, 0, 
/*17888*/             OPC_EmitInteger, MVT::i32, 0, 
/*17891*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17903*/             OPC_EmitInteger, MVT::i32, 0, 
/*17906*/             OPC_EmitInteger, MVT::i32, 0, 
/*17909*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17921*/             OPC_EmitInteger, MVT::i32, 1, 
/*17924*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17927*/             OPC_EmitInteger, MVT::i32, 0, 
/*17930*/             OPC_EmitInteger, MVT::i32, 0, 
/*17933*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17958*/           /*Scope*/ 12, /*->17971*/
/*17959*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17961*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17971*/           0, /*End of Scope*/
/*17972*/         /*Scope*/ 19, /*->17992*/
/*17973*/           OPC_CheckChild0Same, 0,
/*17975*/           OPC_RecordChild1, // #2 = $y
/*17976*/           OPC_MoveParent,
/*17977*/           OPC_MoveParent,
/*17978*/           OPC_CheckType, MVT::i32,
/*17980*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17982*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17992*/         0, /*End of Scope*/
/*17993*/       /*Scope*/ 49, /*->18043*/
/*17994*/         OPC_MoveChild, 0,
/*17996*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17999*/         OPC_Scope, 20, /*->18021*/ // 2 children in Scope
/*18001*/           OPC_RecordChild0, // #1 = $y
/*18002*/           OPC_CheckChild1Same, 0,
/*18004*/           OPC_MoveParent,
/*18005*/           OPC_RecordChild1, // #2 = $x
/*18006*/           OPC_MoveParent,
/*18007*/           OPC_CheckType, MVT::i32,
/*18009*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18011*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18021*/         /*Scope*/ 20, /*->18042*/
/*18022*/           OPC_CheckChild0Same, 0,
/*18024*/           OPC_RecordChild1, // #1 = $y
/*18025*/           OPC_MoveParent,
/*18026*/           OPC_RecordChild1, // #2 = $x
/*18027*/           OPC_MoveParent,
/*18028*/           OPC_CheckType, MVT::i32,
/*18030*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18032*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18042*/         0, /*End of Scope*/
/*18043*/       0, /*End of Scope*/
/*18044*/     /*Scope*/ 97, /*->18142*/
/*18045*/       OPC_MoveChild, 0,
/*18047*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18050*/       OPC_Scope, 44, /*->18096*/ // 2 children in Scope
/*18052*/         OPC_RecordChild0, // #0 = $x
/*18053*/         OPC_MoveChild, 1,
/*18055*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18058*/         OPC_RecordChild0, // #1 = $y
/*18059*/         OPC_RecordChild1, // #2 = $z
/*18060*/         OPC_MoveParent,
/*18061*/         OPC_MoveParent,
/*18062*/         OPC_CheckType, MVT::i32,
/*18064*/         OPC_Scope, 14, /*->18080*/ // 2 children in Scope
/*18066*/           OPC_CheckChild1Same, 2,
/*18068*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18070*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18080*/         /*Scope*/ 14, /*->18095*/
/*18081*/           OPC_CheckChild1Same, 1,
/*18083*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18085*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18095*/         0, /*End of Scope*/
/*18096*/       /*Scope*/ 44, /*->18141*/
/*18097*/         OPC_MoveChild, 0,
/*18099*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18102*/         OPC_RecordChild0, // #0 = $y
/*18103*/         OPC_RecordChild1, // #1 = $z
/*18104*/         OPC_MoveParent,
/*18105*/         OPC_RecordChild1, // #2 = $x
/*18106*/         OPC_MoveParent,
/*18107*/         OPC_CheckType, MVT::i32,
/*18109*/         OPC_Scope, 14, /*->18125*/ // 2 children in Scope
/*18111*/           OPC_CheckChild1Same, 1,
/*18113*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18115*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18125*/         /*Scope*/ 14, /*->18140*/
/*18126*/           OPC_CheckChild1Same, 0,
/*18128*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18130*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18140*/         0, /*End of Scope*/
/*18141*/       0, /*End of Scope*/
/*18142*/     /*Scope*/ 90|128,2/*346*/, /*->18490*/
/*18144*/       OPC_RecordChild0, // #0 = $z
/*18145*/       OPC_MoveChild, 1,
/*18147*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18150*/       OPC_Scope, 112, /*->18264*/ // 2 children in Scope
/*18152*/         OPC_RecordChild0, // #1 = $x
/*18153*/         OPC_MoveChild, 1,
/*18155*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18158*/         OPC_CheckChild0Same, 0,
/*18160*/         OPC_RecordChild1, // #2 = $y
/*18161*/         OPC_MoveParent,
/*18162*/         OPC_MoveParent,
/*18163*/         OPC_CheckType, MVT::i32,
/*18165*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18167*/         OPC_EmitInteger, MVT::i32, 0, 
/*18170*/         OPC_EmitInteger, MVT::i32, 0, 
/*18173*/         OPC_EmitInteger, MVT::i32, 0, 
/*18176*/         OPC_EmitInteger, MVT::i32, 0, 
/*18179*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18191*/         OPC_EmitInteger, MVT::i32, 0, 
/*18194*/         OPC_EmitInteger, MVT::i32, 0, 
/*18197*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18209*/         OPC_EmitInteger, MVT::i32, 0, 
/*18212*/         OPC_EmitInteger, MVT::i32, 0, 
/*18215*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18227*/         OPC_EmitInteger, MVT::i32, 1, 
/*18230*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18233*/         OPC_EmitInteger, MVT::i32, 0, 
/*18236*/         OPC_EmitInteger, MVT::i32, 0, 
/*18239*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18264*/       /*Scope*/ 95|128,1/*223*/, /*->18489*/
/*18266*/         OPC_MoveChild, 0,
/*18268*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18271*/         OPC_Scope, 107, /*->18380*/ // 2 children in Scope
/*18273*/           OPC_RecordChild0, // #1 = $y
/*18274*/           OPC_CheckChild1Same, 0,
/*18276*/           OPC_MoveParent,
/*18277*/           OPC_RecordChild1, // #2 = $x
/*18278*/           OPC_MoveParent,
/*18279*/           OPC_CheckType, MVT::i32,
/*18281*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18283*/           OPC_EmitInteger, MVT::i32, 0, 
/*18286*/           OPC_EmitInteger, MVT::i32, 0, 
/*18289*/           OPC_EmitInteger, MVT::i32, 0, 
/*18292*/           OPC_EmitInteger, MVT::i32, 0, 
/*18295*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18307*/           OPC_EmitInteger, MVT::i32, 0, 
/*18310*/           OPC_EmitInteger, MVT::i32, 0, 
/*18313*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18325*/           OPC_EmitInteger, MVT::i32, 0, 
/*18328*/           OPC_EmitInteger, MVT::i32, 0, 
/*18331*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18343*/           OPC_EmitInteger, MVT::i32, 1, 
/*18346*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18349*/           OPC_EmitInteger, MVT::i32, 0, 
/*18352*/           OPC_EmitInteger, MVT::i32, 0, 
/*18355*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18380*/         /*Scope*/ 107, /*->18488*/
/*18381*/           OPC_CheckChild0Same, 0,
/*18383*/           OPC_RecordChild1, // #1 = $y
/*18384*/           OPC_MoveParent,
/*18385*/           OPC_RecordChild1, // #2 = $x
/*18386*/           OPC_MoveParent,
/*18387*/           OPC_CheckType, MVT::i32,
/*18389*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18391*/           OPC_EmitInteger, MVT::i32, 0, 
/*18394*/           OPC_EmitInteger, MVT::i32, 0, 
/*18397*/           OPC_EmitInteger, MVT::i32, 0, 
/*18400*/           OPC_EmitInteger, MVT::i32, 0, 
/*18403*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18415*/           OPC_EmitInteger, MVT::i32, 0, 
/*18418*/           OPC_EmitInteger, MVT::i32, 0, 
/*18421*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18433*/           OPC_EmitInteger, MVT::i32, 0, 
/*18436*/           OPC_EmitInteger, MVT::i32, 0, 
/*18439*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18451*/           OPC_EmitInteger, MVT::i32, 1, 
/*18454*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18457*/           OPC_EmitInteger, MVT::i32, 0, 
/*18460*/           OPC_EmitInteger, MVT::i32, 0, 
/*18463*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18488*/         0, /*End of Scope*/
/*18489*/       0, /*End of Scope*/
/*18490*/     /*Scope*/ 63|128,3/*447*/, /*->18939*/
/*18492*/       OPC_MoveChild, 0,
/*18494*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18497*/       OPC_Scope, 90|128,1/*218*/, /*->18718*/ // 2 children in Scope
/*18500*/         OPC_RecordChild0, // #0 = $x
/*18501*/         OPC_MoveChild, 1,
/*18503*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18506*/         OPC_RecordChild0, // #1 = $y
/*18507*/         OPC_RecordChild1, // #2 = $z
/*18508*/         OPC_MoveParent,
/*18509*/         OPC_MoveParent,
/*18510*/         OPC_CheckType, MVT::i32,
/*18512*/         OPC_Scope, 101, /*->18615*/ // 2 children in Scope
/*18514*/           OPC_CheckChild1Same, 2,
/*18516*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18518*/           OPC_EmitInteger, MVT::i32, 0, 
/*18521*/           OPC_EmitInteger, MVT::i32, 0, 
/*18524*/           OPC_EmitInteger, MVT::i32, 0, 
/*18527*/           OPC_EmitInteger, MVT::i32, 0, 
/*18530*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18542*/           OPC_EmitInteger, MVT::i32, 0, 
/*18545*/           OPC_EmitInteger, MVT::i32, 0, 
/*18548*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18560*/           OPC_EmitInteger, MVT::i32, 0, 
/*18563*/           OPC_EmitInteger, MVT::i32, 0, 
/*18566*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18578*/           OPC_EmitInteger, MVT::i32, 1, 
/*18581*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18584*/           OPC_EmitInteger, MVT::i32, 0, 
/*18587*/           OPC_EmitInteger, MVT::i32, 0, 
/*18590*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18615*/         /*Scope*/ 101, /*->18717*/
/*18616*/           OPC_CheckChild1Same, 1,
/*18618*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18620*/           OPC_EmitInteger, MVT::i32, 0, 
/*18623*/           OPC_EmitInteger, MVT::i32, 0, 
/*18626*/           OPC_EmitInteger, MVT::i32, 0, 
/*18629*/           OPC_EmitInteger, MVT::i32, 0, 
/*18632*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18644*/           OPC_EmitInteger, MVT::i32, 0, 
/*18647*/           OPC_EmitInteger, MVT::i32, 0, 
/*18650*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18662*/           OPC_EmitInteger, MVT::i32, 0, 
/*18665*/           OPC_EmitInteger, MVT::i32, 0, 
/*18668*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18680*/           OPC_EmitInteger, MVT::i32, 1, 
/*18683*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18686*/           OPC_EmitInteger, MVT::i32, 0, 
/*18689*/           OPC_EmitInteger, MVT::i32, 0, 
/*18692*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18717*/         0, /*End of Scope*/
/*18718*/       /*Scope*/ 90|128,1/*218*/, /*->18938*/
/*18720*/         OPC_MoveChild, 0,
/*18722*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18725*/         OPC_RecordChild0, // #0 = $y
/*18726*/         OPC_RecordChild1, // #1 = $z
/*18727*/         OPC_MoveParent,
/*18728*/         OPC_RecordChild1, // #2 = $x
/*18729*/         OPC_MoveParent,
/*18730*/         OPC_CheckType, MVT::i32,
/*18732*/         OPC_Scope, 101, /*->18835*/ // 2 children in Scope
/*18734*/           OPC_CheckChild1Same, 1,
/*18736*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18738*/           OPC_EmitInteger, MVT::i32, 0, 
/*18741*/           OPC_EmitInteger, MVT::i32, 0, 
/*18744*/           OPC_EmitInteger, MVT::i32, 0, 
/*18747*/           OPC_EmitInteger, MVT::i32, 0, 
/*18750*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18762*/           OPC_EmitInteger, MVT::i32, 0, 
/*18765*/           OPC_EmitInteger, MVT::i32, 0, 
/*18768*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18780*/           OPC_EmitInteger, MVT::i32, 0, 
/*18783*/           OPC_EmitInteger, MVT::i32, 0, 
/*18786*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18798*/           OPC_EmitInteger, MVT::i32, 1, 
/*18801*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18804*/           OPC_EmitInteger, MVT::i32, 0, 
/*18807*/           OPC_EmitInteger, MVT::i32, 0, 
/*18810*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18835*/         /*Scope*/ 101, /*->18937*/
/*18836*/           OPC_CheckChild1Same, 0,
/*18838*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18840*/           OPC_EmitInteger, MVT::i32, 0, 
/*18843*/           OPC_EmitInteger, MVT::i32, 0, 
/*18846*/           OPC_EmitInteger, MVT::i32, 0, 
/*18849*/           OPC_EmitInteger, MVT::i32, 0, 
/*18852*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18864*/           OPC_EmitInteger, MVT::i32, 0, 
/*18867*/           OPC_EmitInteger, MVT::i32, 0, 
/*18870*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18882*/           OPC_EmitInteger, MVT::i32, 0, 
/*18885*/           OPC_EmitInteger, MVT::i32, 0, 
/*18888*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18900*/           OPC_EmitInteger, MVT::i32, 1, 
/*18903*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18906*/           OPC_EmitInteger, MVT::i32, 0, 
/*18909*/           OPC_EmitInteger, MVT::i32, 0, 
/*18912*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18937*/         0, /*End of Scope*/
/*18938*/       0, /*End of Scope*/
/*18939*/     /*Scope*/ 5|128,2/*261*/, /*->19202*/
/*18941*/       OPC_RecordChild0, // #0 = $src0
/*18942*/       OPC_Scope, 108, /*->19052*/ // 2 children in Scope
/*18944*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18955*/         OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->19039
/*18958*/           OPC_Scope, 67, /*->19027*/ // 2 children in Scope
/*18960*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18962*/             OPC_EmitInteger, MVT::i32, 1, 
/*18965*/             OPC_EmitInteger, MVT::i32, 0, 
/*18968*/             OPC_EmitInteger, MVT::i32, 0, 
/*18971*/             OPC_EmitInteger, MVT::i32, 0, 
/*18974*/             OPC_EmitInteger, MVT::i32, 0, 
/*18977*/             OPC_EmitInteger, MVT::i32, 0, 
/*18980*/             OPC_EmitInteger, MVT::i32, 0, 
/*18983*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18995*/             OPC_EmitInteger, MVT::i32, 1, 
/*18998*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19001*/             OPC_EmitInteger, MVT::i32, 0, 
/*19004*/             OPC_EmitInteger, MVT::i32, 0, 
/*19007*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*19027*/           /*Scope*/ 10, /*->19038*/
/*19028*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19030*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32 i32:i32:$src0)
/*19038*/           0, /*End of Scope*/
/*19039*/         /*SwitchType*/ 10, MVT::i64,// ->19051
/*19041*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19043*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64 i64:i64:$src0)
/*19051*/         0, // EndSwitchType
/*19052*/       /*Scope*/ 19|128,1/*147*/, /*->19201*/
/*19054*/         OPC_RecordChild1, // #1 = $src1
/*19055*/         OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->19174
/*19058*/           OPC_Scope, 101, /*->19161*/ // 2 children in Scope
/*19060*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19062*/             OPC_EmitInteger, MVT::i32, 0, 
/*19065*/             OPC_EmitInteger, MVT::i32, 0, 
/*19068*/             OPC_EmitInteger, MVT::i32, 1, 
/*19071*/             OPC_EmitInteger, MVT::i32, 0, 
/*19074*/             OPC_EmitInteger, MVT::i32, 0, 
/*19077*/             OPC_EmitInteger, MVT::i32, 0, 
/*19080*/             OPC_EmitInteger, MVT::i32, 0, 
/*19083*/             OPC_EmitInteger, MVT::i32, 0, 
/*19086*/             OPC_EmitInteger, MVT::i32, 0, 
/*19089*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19101*/             OPC_EmitInteger, MVT::i32, 0, 
/*19104*/             OPC_EmitInteger, MVT::i32, 0, 
/*19107*/             OPC_EmitInteger, MVT::i32, 0, 
/*19110*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19122*/             OPC_EmitInteger, MVT::i32, 1, 
/*19125*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19128*/             OPC_EmitInteger, MVT::i32, 0, 
/*19131*/             OPC_EmitInteger, MVT::i32, 0, 
/*19134*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*19161*/           /*Scope*/ 11, /*->19173*/
/*19162*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19164*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*19173*/           0, /*End of Scope*/
/*19174*/         /*SwitchType*/ 11, MVT::i64,// ->19187
/*19176*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19178*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*19187*/         /*SwitchType*/ 11, MVT::i1,// ->19200
/*19189*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19191*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*19200*/         0, // EndSwitchType
/*19201*/       0, /*End of Scope*/
/*19202*/     0, /*End of Scope*/
/*19203*/   /*SwitchOpcode*/ 17|128,16/*2065*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21272
/*19207*/     OPC_RecordChild0, // #0 = $vec
/*19208*/     OPC_Scope, 54|128,1/*182*/, /*->19393*/ // 8 children in Scope
/*19211*/       OPC_CheckChild0Type, MVT::v2i32,
/*19213*/       OPC_Scope, 40, /*->19255*/ // 5 children in Scope
/*19215*/         OPC_MoveChild, 1,
/*19217*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19220*/         OPC_RecordChild0, // #1 = $idx
/*19221*/         OPC_RecordChild1, // #2 = $off
/*19222*/         OPC_MoveChild, 1,
/*19224*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19227*/         OPC_MoveParent,
/*19228*/         OPC_CheckType, MVT::i32,
/*19230*/         OPC_MoveParent,
/*19231*/         OPC_CheckType, MVT::i32,
/*19233*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19235*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19242*/         OPC_EmitConvertToTarget, 2,
/*19244*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19255*/       /*Scope*/ 36, /*->19292*/
/*19256*/         OPC_CheckChild1Integer, 0, 
/*19258*/         OPC_CheckType, MVT::i32,
/*19260*/         OPC_Scope, 14, /*->19276*/ // 2 children in Scope
/*19262*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19264*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19267*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*19276*/         /*Scope*/ 14, /*->19291*/
/*19277*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19279*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19282*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*19291*/         0, /*End of Scope*/
/*19292*/       /*Scope*/ 36, /*->19329*/
/*19293*/         OPC_CheckChild1Integer, 1, 
/*19295*/         OPC_CheckType, MVT::i32,
/*19297*/         OPC_Scope, 14, /*->19313*/ // 2 children in Scope
/*19299*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19301*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19304*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*19313*/         /*Scope*/ 14, /*->19328*/
/*19314*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19316*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19319*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*19328*/         0, /*End of Scope*/
/*19329*/       /*Scope*/ 18, /*->19348*/
/*19330*/         OPC_CheckChild1Integer, 2, 
/*19332*/         OPC_CheckType, MVT::i32,
/*19334*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19336*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19339*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*19348*/       /*Scope*/ 43, /*->19392*/
/*19349*/         OPC_RecordChild1, // #1 = $index
/*19350*/         OPC_CheckChild1Type, MVT::i32,
/*19352*/         OPC_CheckType, MVT::i32,
/*19354*/         OPC_Scope, 11, /*->19367*/ // 2 children in Scope
/*19356*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19358*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*19367*/         /*Scope*/ 23, /*->19391*/
/*19368*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19370*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19377*/           OPC_EmitInteger, MVT::i32, 0, 
/*19380*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, 0:i32)
/*19391*/         0, /*End of Scope*/
/*19392*/       0, /*End of Scope*/
/*19393*/     /*Scope*/ 109|128,1/*237*/, /*->19632*/
/*19395*/       OPC_CheckChild0Type, MVT::v4i32,
/*19397*/       OPC_Scope, 40, /*->19439*/ // 6 children in Scope
/*19399*/         OPC_MoveChild, 1,
/*19401*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19404*/         OPC_RecordChild0, // #1 = $idx
/*19405*/         OPC_RecordChild1, // #2 = $off
/*19406*/         OPC_MoveChild, 1,
/*19408*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19411*/         OPC_MoveParent,
/*19412*/         OPC_CheckType, MVT::i32,
/*19414*/         OPC_MoveParent,
/*19415*/         OPC_CheckType, MVT::i32,
/*19417*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19419*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19426*/         OPC_EmitConvertToTarget, 2,
/*19428*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v4i32:v4i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19439*/       /*Scope*/ 36, /*->19476*/
/*19440*/         OPC_CheckChild1Integer, 0, 
/*19442*/         OPC_CheckType, MVT::i32,
/*19444*/         OPC_Scope, 14, /*->19460*/ // 2 children in Scope
/*19446*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19448*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19451*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*19460*/         /*Scope*/ 14, /*->19475*/
/*19461*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19463*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19466*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*19475*/         0, /*End of Scope*/
/*19476*/       /*Scope*/ 36, /*->19513*/
/*19477*/         OPC_CheckChild1Integer, 1, 
/*19479*/         OPC_CheckType, MVT::i32,
/*19481*/         OPC_Scope, 14, /*->19497*/ // 2 children in Scope
/*19483*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19485*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19488*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*19497*/         /*Scope*/ 14, /*->19512*/
/*19498*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19500*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19503*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*19512*/         0, /*End of Scope*/
/*19513*/       /*Scope*/ 36, /*->19550*/
/*19514*/         OPC_CheckChild1Integer, 2, 
/*19516*/         OPC_CheckType, MVT::i32,
/*19518*/         OPC_Scope, 14, /*->19534*/ // 2 children in Scope
/*19520*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19522*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19525*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*19534*/         /*Scope*/ 14, /*->19549*/
/*19535*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19537*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19540*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*19549*/         0, /*End of Scope*/
/*19550*/       /*Scope*/ 36, /*->19587*/
/*19551*/         OPC_CheckChild1Integer, 3, 
/*19553*/         OPC_CheckType, MVT::i32,
/*19555*/         OPC_Scope, 14, /*->19571*/ // 2 children in Scope
/*19557*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19559*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19562*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*19571*/         /*Scope*/ 14, /*->19586*/
/*19572*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19574*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19577*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*19586*/         0, /*End of Scope*/
/*19587*/       /*Scope*/ 43, /*->19631*/
/*19588*/         OPC_RecordChild1, // #1 = $index
/*19589*/         OPC_CheckChild1Type, MVT::i32,
/*19591*/         OPC_CheckType, MVT::i32,
/*19593*/         OPC_Scope, 11, /*->19606*/ // 2 children in Scope
/*19595*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19597*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*19606*/         /*Scope*/ 23, /*->19630*/
/*19607*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19609*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19616*/           OPC_EmitInteger, MVT::i32, 0, 
/*19619*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, 0:i32)
/*19630*/         0, /*End of Scope*/
/*19631*/       0, /*End of Scope*/
/*19632*/     /*Scope*/ 98|128,1/*226*/, /*->19860*/
/*19634*/       OPC_CheckChild0Type, MVT::v8i32,
/*19636*/       OPC_Scope, 40, /*->19678*/ // 10 children in Scope
/*19638*/         OPC_MoveChild, 1,
/*19640*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19643*/         OPC_RecordChild0, // #1 = $idx
/*19644*/         OPC_RecordChild1, // #2 = $off
/*19645*/         OPC_MoveChild, 1,
/*19647*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19650*/         OPC_MoveParent,
/*19651*/         OPC_CheckType, MVT::i32,
/*19653*/         OPC_MoveParent,
/*19654*/         OPC_CheckType, MVT::i32,
/*19656*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19658*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19665*/         OPC_EmitConvertToTarget, 2,
/*19667*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19678*/       /*Scope*/ 18, /*->19697*/
/*19679*/         OPC_CheckChild1Integer, 0, 
/*19681*/         OPC_CheckType, MVT::i32,
/*19683*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19685*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19688*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*19697*/       /*Scope*/ 18, /*->19716*/
/*19698*/         OPC_CheckChild1Integer, 1, 
/*19700*/         OPC_CheckType, MVT::i32,
/*19702*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19704*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19707*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*19716*/       /*Scope*/ 18, /*->19735*/
/*19717*/         OPC_CheckChild1Integer, 2, 
/*19719*/         OPC_CheckType, MVT::i32,
/*19721*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19723*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19726*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*19735*/       /*Scope*/ 18, /*->19754*/
/*19736*/         OPC_CheckChild1Integer, 3, 
/*19738*/         OPC_CheckType, MVT::i32,
/*19740*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19742*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19745*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*19754*/       /*Scope*/ 18, /*->19773*/
/*19755*/         OPC_CheckChild1Integer, 4, 
/*19757*/         OPC_CheckType, MVT::i32,
/*19759*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19761*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*19764*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*19773*/       /*Scope*/ 18, /*->19792*/
/*19774*/         OPC_CheckChild1Integer, 5, 
/*19776*/         OPC_CheckType, MVT::i32,
/*19778*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19780*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*19783*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*19792*/       /*Scope*/ 18, /*->19811*/
/*19793*/         OPC_CheckChild1Integer, 6, 
/*19795*/         OPC_CheckType, MVT::i32,
/*19797*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19799*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*19802*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*19811*/       /*Scope*/ 18, /*->19830*/
/*19812*/         OPC_CheckChild1Integer, 7, 
/*19814*/         OPC_CheckType, MVT::i32,
/*19816*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19818*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*19821*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*19830*/       /*Scope*/ 28, /*->19859*/
/*19831*/         OPC_RecordChild1, // #1 = $idx
/*19832*/         OPC_CheckChild1Type, MVT::i32,
/*19834*/         OPC_CheckType, MVT::i32,
/*19836*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19838*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19845*/         OPC_EmitInteger, MVT::i32, 0, 
/*19848*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, 0:i32)
/*19859*/       0, /*End of Scope*/
/*19860*/     /*Scope*/ 122|128,2/*378*/, /*->20240*/
/*19862*/       OPC_CheckChild0Type, MVT::v16i32,
/*19864*/       OPC_Scope, 40, /*->19906*/ // 18 children in Scope
/*19866*/         OPC_MoveChild, 1,
/*19868*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19871*/         OPC_RecordChild0, // #1 = $idx
/*19872*/         OPC_RecordChild1, // #2 = $off
/*19873*/         OPC_MoveChild, 1,
/*19875*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19878*/         OPC_MoveParent,
/*19879*/         OPC_CheckType, MVT::i32,
/*19881*/         OPC_MoveParent,
/*19882*/         OPC_CheckType, MVT::i32,
/*19884*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19886*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19893*/         OPC_EmitConvertToTarget, 2,
/*19895*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19906*/       /*Scope*/ 18, /*->19925*/
/*19907*/         OPC_CheckChild1Integer, 0, 
/*19909*/         OPC_CheckType, MVT::i32,
/*19911*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19913*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19916*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*19925*/       /*Scope*/ 18, /*->19944*/
/*19926*/         OPC_CheckChild1Integer, 1, 
/*19928*/         OPC_CheckType, MVT::i32,
/*19930*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19932*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19935*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*19944*/       /*Scope*/ 18, /*->19963*/
/*19945*/         OPC_CheckChild1Integer, 2, 
/*19947*/         OPC_CheckType, MVT::i32,
/*19949*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19951*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19954*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*19963*/       /*Scope*/ 18, /*->19982*/
/*19964*/         OPC_CheckChild1Integer, 3, 
/*19966*/         OPC_CheckType, MVT::i32,
/*19968*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19970*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19973*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*19982*/       /*Scope*/ 18, /*->20001*/
/*19983*/         OPC_CheckChild1Integer, 4, 
/*19985*/         OPC_CheckType, MVT::i32,
/*19987*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19989*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*19992*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*20001*/       /*Scope*/ 18, /*->20020*/
/*20002*/         OPC_CheckChild1Integer, 5, 
/*20004*/         OPC_CheckType, MVT::i32,
/*20006*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20008*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20011*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*20020*/       /*Scope*/ 18, /*->20039*/
/*20021*/         OPC_CheckChild1Integer, 6, 
/*20023*/         OPC_CheckType, MVT::i32,
/*20025*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20027*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20030*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*20039*/       /*Scope*/ 18, /*->20058*/
/*20040*/         OPC_CheckChild1Integer, 7, 
/*20042*/         OPC_CheckType, MVT::i32,
/*20044*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20046*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20049*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*20058*/       /*Scope*/ 18, /*->20077*/
/*20059*/         OPC_CheckChild1Integer, 8, 
/*20061*/         OPC_CheckType, MVT::i32,
/*20063*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20065*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*20068*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*20077*/       /*Scope*/ 18, /*->20096*/
/*20078*/         OPC_CheckChild1Integer, 9, 
/*20080*/         OPC_CheckType, MVT::i32,
/*20082*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20084*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*20087*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*20096*/       /*Scope*/ 18, /*->20115*/
/*20097*/         OPC_CheckChild1Integer, 10, 
/*20099*/         OPC_CheckType, MVT::i32,
/*20101*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20103*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*20106*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*20115*/       /*Scope*/ 18, /*->20134*/
/*20116*/         OPC_CheckChild1Integer, 11, 
/*20118*/         OPC_CheckType, MVT::i32,
/*20120*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20122*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*20125*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*20134*/       /*Scope*/ 18, /*->20153*/
/*20135*/         OPC_CheckChild1Integer, 12, 
/*20137*/         OPC_CheckType, MVT::i32,
/*20139*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20141*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*20144*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*20153*/       /*Scope*/ 18, /*->20172*/
/*20154*/         OPC_CheckChild1Integer, 13, 
/*20156*/         OPC_CheckType, MVT::i32,
/*20158*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20160*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*20163*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*20172*/       /*Scope*/ 18, /*->20191*/
/*20173*/         OPC_CheckChild1Integer, 14, 
/*20175*/         OPC_CheckType, MVT::i32,
/*20177*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20179*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*20182*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*20191*/       /*Scope*/ 18, /*->20210*/
/*20192*/         OPC_CheckChild1Integer, 15, 
/*20194*/         OPC_CheckType, MVT::i32,
/*20196*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20198*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*20201*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*20210*/       /*Scope*/ 28, /*->20239*/
/*20211*/         OPC_RecordChild1, // #1 = $idx
/*20212*/         OPC_CheckChild1Type, MVT::i32,
/*20214*/         OPC_CheckType, MVT::i32,
/*20216*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20218*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*20225*/         OPC_EmitInteger, MVT::i32, 0, 
/*20228*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, 0:i32)
/*20239*/       0, /*End of Scope*/
/*20240*/     /*Scope*/ 54|128,1/*182*/, /*->20424*/
/*20242*/       OPC_CheckChild0Type, MVT::v2f32,
/*20244*/       OPC_Scope, 40, /*->20286*/ // 5 children in Scope
/*20246*/         OPC_MoveChild, 1,
/*20248*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20251*/         OPC_RecordChild0, // #1 = $idx
/*20252*/         OPC_RecordChild1, // #2 = $off
/*20253*/         OPC_MoveChild, 1,
/*20255*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20258*/         OPC_MoveParent,
/*20259*/         OPC_CheckType, MVT::i32,
/*20261*/         OPC_MoveParent,
/*20262*/         OPC_CheckType, MVT::f32,
/*20264*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20266*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*20273*/         OPC_EmitConvertToTarget, 2,
/*20275*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20286*/       /*Scope*/ 36, /*->20323*/
/*20287*/         OPC_CheckChild1Integer, 0, 
/*20289*/         OPC_CheckType, MVT::f32,
/*20291*/         OPC_Scope, 14, /*->20307*/ // 2 children in Scope
/*20293*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20295*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20298*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*20307*/         /*Scope*/ 14, /*->20322*/
/*20308*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20310*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20313*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*20322*/         0, /*End of Scope*/
/*20323*/       /*Scope*/ 36, /*->20360*/
/*20324*/         OPC_CheckChild1Integer, 1, 
/*20326*/         OPC_CheckType, MVT::f32,
/*20328*/         OPC_Scope, 14, /*->20344*/ // 2 children in Scope
/*20330*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20332*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20335*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*20344*/         /*Scope*/ 14, /*->20359*/
/*20345*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20347*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20350*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*20359*/         0, /*End of Scope*/
/*20360*/       /*Scope*/ 18, /*->20379*/
/*20361*/         OPC_CheckChild1Integer, 2, 
/*20363*/         OPC_CheckType, MVT::f32,
/*20365*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20367*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20370*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*20379*/       /*Scope*/ 43, /*->20423*/
/*20380*/         OPC_RecordChild1, // #1 = $index
/*20381*/         OPC_CheckChild1Type, MVT::i32,
/*20383*/         OPC_CheckType, MVT::f32,
/*20385*/         OPC_Scope, 11, /*->20398*/ // 2 children in Scope
/*20387*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20389*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*20398*/         /*Scope*/ 23, /*->20422*/
/*20399*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20401*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*20408*/           OPC_EmitInteger, MVT::i32, 0, 
/*20411*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, 0:i32)
/*20422*/         0, /*End of Scope*/
/*20423*/       0, /*End of Scope*/
/*20424*/     /*Scope*/ 109|128,1/*237*/, /*->20663*/
/*20426*/       OPC_CheckChild0Type, MVT::v4f32,
/*20428*/       OPC_Scope, 40, /*->20470*/ // 6 children in Scope
/*20430*/         OPC_MoveChild, 1,
/*20432*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20435*/         OPC_RecordChild0, // #1 = $idx
/*20436*/         OPC_RecordChild1, // #2 = $off
/*20437*/         OPC_MoveChild, 1,
/*20439*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20442*/         OPC_MoveParent,
/*20443*/         OPC_CheckType, MVT::i32,
/*20445*/         OPC_MoveParent,
/*20446*/         OPC_CheckType, MVT::f32,
/*20448*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20450*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*20457*/         OPC_EmitConvertToTarget, 2,
/*20459*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v4f32:v4f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20470*/       /*Scope*/ 36, /*->20507*/
/*20471*/         OPC_CheckChild1Integer, 0, 
/*20473*/         OPC_CheckType, MVT::f32,
/*20475*/         OPC_Scope, 14, /*->20491*/ // 2 children in Scope
/*20477*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20479*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20482*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*20491*/         /*Scope*/ 14, /*->20506*/
/*20492*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20494*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20497*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*20506*/         0, /*End of Scope*/
/*20507*/       /*Scope*/ 36, /*->20544*/
/*20508*/         OPC_CheckChild1Integer, 1, 
/*20510*/         OPC_CheckType, MVT::f32,
/*20512*/         OPC_Scope, 14, /*->20528*/ // 2 children in Scope
/*20514*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20516*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20519*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*20528*/         /*Scope*/ 14, /*->20543*/
/*20529*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20531*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20534*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*20543*/         0, /*End of Scope*/
/*20544*/       /*Scope*/ 36, /*->20581*/
/*20545*/         OPC_CheckChild1Integer, 2, 
/*20547*/         OPC_CheckType, MVT::f32,
/*20549*/         OPC_Scope, 14, /*->20565*/ // 2 children in Scope
/*20551*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20553*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20556*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*20565*/         /*Scope*/ 14, /*->20580*/
/*20566*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20568*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20571*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*20580*/         0, /*End of Scope*/
/*20581*/       /*Scope*/ 36, /*->20618*/
/*20582*/         OPC_CheckChild1Integer, 3, 
/*20584*/         OPC_CheckType, MVT::f32,
/*20586*/         OPC_Scope, 14, /*->20602*/ // 2 children in Scope
/*20588*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20590*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20593*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*20602*/         /*Scope*/ 14, /*->20617*/
/*20603*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20605*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20608*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*20617*/         0, /*End of Scope*/
/*20618*/       /*Scope*/ 43, /*->20662*/
/*20619*/         OPC_RecordChild1, // #1 = $index
/*20620*/         OPC_CheckChild1Type, MVT::i32,
/*20622*/         OPC_CheckType, MVT::f32,
/*20624*/         OPC_Scope, 11, /*->20637*/ // 2 children in Scope
/*20626*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20628*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*20637*/         /*Scope*/ 23, /*->20661*/
/*20638*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20640*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*20647*/           OPC_EmitInteger, MVT::i32, 0, 
/*20650*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, 0:i32)
/*20661*/         0, /*End of Scope*/
/*20662*/       0, /*End of Scope*/
/*20663*/     /*Scope*/ 98|128,1/*226*/, /*->20891*/
/*20665*/       OPC_CheckChild0Type, MVT::v8f32,
/*20667*/       OPC_Scope, 40, /*->20709*/ // 10 children in Scope
/*20669*/         OPC_MoveChild, 1,
/*20671*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20674*/         OPC_RecordChild0, // #1 = $idx
/*20675*/         OPC_RecordChild1, // #2 = $off
/*20676*/         OPC_MoveChild, 1,
/*20678*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20681*/         OPC_MoveParent,
/*20682*/         OPC_CheckType, MVT::i32,
/*20684*/         OPC_MoveParent,
/*20685*/         OPC_CheckType, MVT::f32,
/*20687*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20689*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*20696*/         OPC_EmitConvertToTarget, 2,
/*20698*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20709*/       /*Scope*/ 18, /*->20728*/
/*20710*/         OPC_CheckChild1Integer, 0, 
/*20712*/         OPC_CheckType, MVT::f32,
/*20714*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20716*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20719*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*20728*/       /*Scope*/ 18, /*->20747*/
/*20729*/         OPC_CheckChild1Integer, 1, 
/*20731*/         OPC_CheckType, MVT::f32,
/*20733*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20735*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20738*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*20747*/       /*Scope*/ 18, /*->20766*/
/*20748*/         OPC_CheckChild1Integer, 2, 
/*20750*/         OPC_CheckType, MVT::f32,
/*20752*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20754*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20757*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*20766*/       /*Scope*/ 18, /*->20785*/
/*20767*/         OPC_CheckChild1Integer, 3, 
/*20769*/         OPC_CheckType, MVT::f32,
/*20771*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20773*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20776*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*20785*/       /*Scope*/ 18, /*->20804*/
/*20786*/         OPC_CheckChild1Integer, 4, 
/*20788*/         OPC_CheckType, MVT::f32,
/*20790*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20792*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20795*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*20804*/       /*Scope*/ 18, /*->20823*/
/*20805*/         OPC_CheckChild1Integer, 5, 
/*20807*/         OPC_CheckType, MVT::f32,
/*20809*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20811*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20814*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*20823*/       /*Scope*/ 18, /*->20842*/
/*20824*/         OPC_CheckChild1Integer, 6, 
/*20826*/         OPC_CheckType, MVT::f32,
/*20828*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20830*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20833*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*20842*/       /*Scope*/ 18, /*->20861*/
/*20843*/         OPC_CheckChild1Integer, 7, 
/*20845*/         OPC_CheckType, MVT::f32,
/*20847*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20849*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20852*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*20861*/       /*Scope*/ 28, /*->20890*/
/*20862*/         OPC_RecordChild1, // #1 = $idx
/*20863*/         OPC_CheckChild1Type, MVT::i32,
/*20865*/         OPC_CheckType, MVT::f32,
/*20867*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20869*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*20876*/         OPC_EmitInteger, MVT::i32, 0, 
/*20879*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, 0:i32)
/*20890*/       0, /*End of Scope*/
/*20891*/     /*Scope*/ 122|128,2/*378*/, /*->21271*/
/*20893*/       OPC_CheckChild0Type, MVT::v16f32,
/*20895*/       OPC_Scope, 40, /*->20937*/ // 18 children in Scope
/*20897*/         OPC_MoveChild, 1,
/*20899*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20902*/         OPC_RecordChild0, // #1 = $idx
/*20903*/         OPC_RecordChild1, // #2 = $off
/*20904*/         OPC_MoveChild, 1,
/*20906*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20909*/         OPC_MoveParent,
/*20910*/         OPC_CheckType, MVT::i32,
/*20912*/         OPC_MoveParent,
/*20913*/         OPC_CheckType, MVT::f32,
/*20915*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20917*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*20924*/         OPC_EmitConvertToTarget, 2,
/*20926*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20937*/       /*Scope*/ 18, /*->20956*/
/*20938*/         OPC_CheckChild1Integer, 0, 
/*20940*/         OPC_CheckType, MVT::f32,
/*20942*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20944*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20947*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*20956*/       /*Scope*/ 18, /*->20975*/
/*20957*/         OPC_CheckChild1Integer, 1, 
/*20959*/         OPC_CheckType, MVT::f32,
/*20961*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20963*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20966*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*20975*/       /*Scope*/ 18, /*->20994*/
/*20976*/         OPC_CheckChild1Integer, 2, 
/*20978*/         OPC_CheckType, MVT::f32,
/*20980*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20982*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20985*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*20994*/       /*Scope*/ 18, /*->21013*/
/*20995*/         OPC_CheckChild1Integer, 3, 
/*20997*/         OPC_CheckType, MVT::f32,
/*20999*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21001*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21004*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*21013*/       /*Scope*/ 18, /*->21032*/
/*21014*/         OPC_CheckChild1Integer, 4, 
/*21016*/         OPC_CheckType, MVT::f32,
/*21018*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21020*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21023*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*21032*/       /*Scope*/ 18, /*->21051*/
/*21033*/         OPC_CheckChild1Integer, 5, 
/*21035*/         OPC_CheckType, MVT::f32,
/*21037*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21039*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21042*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*21051*/       /*Scope*/ 18, /*->21070*/
/*21052*/         OPC_CheckChild1Integer, 6, 
/*21054*/         OPC_CheckType, MVT::f32,
/*21056*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21058*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21061*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*21070*/       /*Scope*/ 18, /*->21089*/
/*21071*/         OPC_CheckChild1Integer, 7, 
/*21073*/         OPC_CheckType, MVT::f32,
/*21075*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21077*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21080*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*21089*/       /*Scope*/ 18, /*->21108*/
/*21090*/         OPC_CheckChild1Integer, 8, 
/*21092*/         OPC_CheckType, MVT::f32,
/*21094*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21096*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*21099*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*21108*/       /*Scope*/ 18, /*->21127*/
/*21109*/         OPC_CheckChild1Integer, 9, 
/*21111*/         OPC_CheckType, MVT::f32,
/*21113*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21115*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*21118*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*21127*/       /*Scope*/ 18, /*->21146*/
/*21128*/         OPC_CheckChild1Integer, 10, 
/*21130*/         OPC_CheckType, MVT::f32,
/*21132*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21134*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*21137*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*21146*/       /*Scope*/ 18, /*->21165*/
/*21147*/         OPC_CheckChild1Integer, 11, 
/*21149*/         OPC_CheckType, MVT::f32,
/*21151*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21153*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*21156*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*21165*/       /*Scope*/ 18, /*->21184*/
/*21166*/         OPC_CheckChild1Integer, 12, 
/*21168*/         OPC_CheckType, MVT::f32,
/*21170*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21172*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*21175*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*21184*/       /*Scope*/ 18, /*->21203*/
/*21185*/         OPC_CheckChild1Integer, 13, 
/*21187*/         OPC_CheckType, MVT::f32,
/*21189*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21191*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*21194*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*21203*/       /*Scope*/ 18, /*->21222*/
/*21204*/         OPC_CheckChild1Integer, 14, 
/*21206*/         OPC_CheckType, MVT::f32,
/*21208*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21210*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*21213*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*21222*/       /*Scope*/ 18, /*->21241*/
/*21223*/         OPC_CheckChild1Integer, 15, 
/*21225*/         OPC_CheckType, MVT::f32,
/*21227*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21229*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*21232*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*21241*/       /*Scope*/ 28, /*->21270*/
/*21242*/         OPC_RecordChild1, // #1 = $idx
/*21243*/         OPC_CheckChild1Type, MVT::i32,
/*21245*/         OPC_CheckType, MVT::f32,
/*21247*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21249*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*21256*/         OPC_EmitInteger, MVT::i32, 0, 
/*21259*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, 0:i32)
/*21270*/       0, /*End of Scope*/
/*21271*/     0, /*End of Scope*/
/*21272*/   /*SwitchOpcode*/ 50, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->21325
/*21275*/     OPC_RecordChild0, // #0 = $src
/*21276*/     OPC_CheckChild0Type, MVT::i32,
/*21278*/     OPC_Scope, 15, /*->21295*/ // 2 children in Scope
/*21280*/       OPC_CheckType, MVT::i32,
/*21282*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21284*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*21287*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*21295*/     /*Scope*/ 28, /*->21324*/
/*21296*/       OPC_RecordChild1, // #1 = $BUFFER_ID
/*21297*/       OPC_MoveChild, 1,
/*21299*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21302*/       OPC_CheckType, MVT::i32,
/*21304*/       OPC_MoveParent,
/*21305*/       OPC_CheckType, MVT::v4i32,
/*21307*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21309*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*21312*/       OPC_EmitConvertToTarget, 1,
/*21314*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*21324*/     0, /*End of Scope*/
/*21325*/   /*SwitchOpcode*/ 26|128,28|128,1/*19994*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->41324
/*21330*/     OPC_Scope, 40, /*->21372*/ // 82 children in Scope
/*21332*/       OPC_CheckChild0Integer, 127|128,33/*4351*/, 
/*21335*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21337*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21344*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21351*/       OPC_EmitInteger, MVT::i32, 0, 
/*21354*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*21363*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (intrinsic_wo_chain:i32 4351:iPTR) - Complexity = 8
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 4294967295:i32, (V_MBCNT_LO_U32_B32_e64:i32 4294967295:i32, 0:i32))
/*21372*/     /*Scope*/ 26, /*->21399*/
/*21373*/       OPC_CheckChild0Integer, 119|128,33/*4343*/, 
/*21376*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*21377*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*21378*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21380*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*21383*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*21386*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 4343:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*21399*/     /*Scope*/ 46, /*->21446*/
/*21400*/       OPC_CheckChild0Integer, 44|128,33/*4268*/, 
/*21403*/       OPC_RecordChild1, // #0 = $attr_chan
/*21404*/       OPC_MoveChild, 1,
/*21406*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21409*/       OPC_MoveParent,
/*21410*/       OPC_RecordChild2, // #1 = $attr
/*21411*/       OPC_MoveChild, 2,
/*21413*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21416*/       OPC_MoveParent,
/*21417*/       OPC_RecordChild3, // #2 = $params
/*21418*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21420*/       OPC_EmitInteger, MVT::i32, 2, 
/*21423*/       OPC_EmitConvertToTarget, 0,
/*21425*/       OPC_EmitConvertToTarget, 1,
/*21427*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #6
/*21435*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 4, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 4268:iPTR, (imm:i32):$attr_chan, (imm:i32):$attr, i32:i32:$params) - Complexity = 14
                // Dst: (V_INTERP_MOV_F32:f32 2:i32, (imm:i32):$attr_chan, (imm:i32):$attr, (S_MOV_B32:i32 ?:i32:$params))
/*21446*/     /*Scope*/ 92, /*->21539*/
/*21447*/       OPC_CheckChild0Integer, 45|128,33/*4269*/, 
/*21450*/       OPC_RecordChild1, // #0 = $attr_chan
/*21451*/       OPC_MoveChild, 1,
/*21453*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21456*/       OPC_MoveParent,
/*21457*/       OPC_RecordChild2, // #1 = $attr
/*21458*/       OPC_MoveChild, 2,
/*21460*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21463*/       OPC_MoveParent,
/*21464*/       OPC_RecordChild3, // #2 = $params
/*21465*/       OPC_RecordChild4, // #3 = $ij
/*21466*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21468*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21471*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5
/*21480*/       OPC_EmitConvertToTarget, 0,
/*21482*/       OPC_EmitConvertToTarget, 1,
/*21484*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #8
/*21492*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 6, 7, 8,  // Results = #9
/*21503*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21506*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 10,  // Results = #11
/*21515*/       OPC_EmitConvertToTarget, 0,
/*21517*/       OPC_EmitConvertToTarget, 1,
/*21519*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #14
/*21527*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 9, 11, 12, 13, 14, 
                // Src: (intrinsic_wo_chain:f32 4269:iPTR, (imm:i32):$attr_chan, (imm:i32):$attr, i32:i32:$params, v2i32:v2i32:$ij) - Complexity = 14
                // Dst: (V_INTERP_P2_F32:f32 (V_INTERP_P1_F32:i32 (EXTRACT_SUBREG:i32 v2i32:v2i32:$ij, sub0:i32), (imm:i32):$attr_chan, (imm:i32):$attr, (S_MOV_B32:i32 ?:i32:$params)), (EXTRACT_SUBREG:i32 ?:v2i32:$ij, sub1:i32), (imm:i32):$attr_chan, (imm:i32):$attr, (S_MOV_B32:i32 ?:i32:$params))
/*21539*/     /*Scope*/ 3|128,1/*131*/, /*->21672*/
/*21541*/       OPC_CheckChild0Integer, 118|128,32/*4214*/, 
/*21544*/       OPC_RecordChild1, // #0 = $src0
/*21545*/       OPC_RecordChild2, // #1 = $src1
/*21546*/       OPC_Scope, 101, /*->21649*/ // 2 children in Scope
/*21548*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21550*/         OPC_EmitInteger, MVT::i32, 0, 
/*21553*/         OPC_EmitInteger, MVT::i32, 0, 
/*21556*/         OPC_EmitInteger, MVT::i32, 1, 
/*21559*/         OPC_EmitInteger, MVT::i32, 0, 
/*21562*/         OPC_EmitInteger, MVT::i32, 0, 
/*21565*/         OPC_EmitInteger, MVT::i32, 0, 
/*21568*/         OPC_EmitInteger, MVT::i32, 0, 
/*21571*/         OPC_EmitInteger, MVT::i32, 0, 
/*21574*/         OPC_EmitInteger, MVT::i32, 0, 
/*21577*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21589*/         OPC_EmitInteger, MVT::i32, 0, 
/*21592*/         OPC_EmitInteger, MVT::i32, 0, 
/*21595*/         OPC_EmitInteger, MVT::i32, 0, 
/*21598*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21610*/         OPC_EmitInteger, MVT::i32, 1, 
/*21613*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21616*/         OPC_EmitInteger, MVT::i32, 0, 
/*21619*/         OPC_EmitInteger, MVT::i32, 0, 
/*21622*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (intrinsic_wo_chain:f32 4214:iPTR, R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 8
                  // Dst: (MUL:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*21649*/       /*Scope*/ 21, /*->21671*/
/*21650*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21652*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*21655*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*21658*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (intrinsic_wo_chain:f32 4214:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                  // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*21671*/       0, /*End of Scope*/
/*21672*/     /*Scope*/ 19|128,4/*531*/, /*->22205*/
/*21674*/       OPC_CheckChild0Integer, 107|128,32/*4203*/, 
/*21677*/       OPC_RecordChild1, // #0 = $src0
/*21678*/       OPC_RecordChild2, // #1 = $src1
/*21679*/       OPC_Scope, 38|128,1/*166*/, /*->21848*/ // 4 children in Scope
/*21682*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*21684*/         OPC_EmitInteger, MVT::i32, 0, 
/*21687*/         OPC_EmitInteger, MVT::i32, 0, 
/*21690*/         OPC_EmitInteger, MVT::i32, 1, 
/*21693*/         OPC_EmitInteger, MVT::i32, 0, 
/*21696*/         OPC_EmitInteger, MVT::i32, 0, 
/*21699*/         OPC_EmitInteger, MVT::i32, 0, 
/*21702*/         OPC_EmitInteger, MVT::i32, 0, 
/*21705*/         OPC_EmitInteger, MVT::i32, 0, 
/*21708*/         OPC_EmitInteger, MVT::i32, 0, 
/*21711*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21723*/         OPC_EmitInteger, MVT::i32, 1, 
/*21726*/         OPC_EmitInteger, MVT::i32, 0, 
/*21729*/         OPC_EmitInteger, MVT::i32, 0, 
/*21732*/         OPC_EmitInteger, MVT::i32, 0, 
/*21735*/         OPC_EmitInteger, MVT::i32, 0, 
/*21738*/         OPC_EmitInteger, MVT::i32, 0, 
/*21741*/         OPC_EmitInteger, MVT::i32, 0, 
/*21744*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21756*/         OPC_EmitInteger, MVT::i32, 1, 
/*21759*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21762*/         OPC_EmitInteger, MVT::i32, 0, 
/*21765*/         OPC_EmitInteger, MVT::i32, 0, 
/*21768*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*21788*/         OPC_EmitInteger, MVT::i32, 0, 
/*21791*/         OPC_EmitInteger, MVT::i32, 0, 
/*21794*/         OPC_EmitInteger, MVT::i32, 0, 
/*21797*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21809*/         OPC_EmitInteger, MVT::i32, 1, 
/*21812*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21815*/         OPC_EmitInteger, MVT::i32, 0, 
/*21818*/         OPC_EmitInteger, MVT::i32, 0, 
/*21821*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4203:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*21848*/       /*Scope*/ 38|128,1/*166*/, /*->22016*/
/*21850*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*21852*/         OPC_EmitInteger, MVT::i32, 0, 
/*21855*/         OPC_EmitInteger, MVT::i32, 0, 
/*21858*/         OPC_EmitInteger, MVT::i32, 1, 
/*21861*/         OPC_EmitInteger, MVT::i32, 0, 
/*21864*/         OPC_EmitInteger, MVT::i32, 0, 
/*21867*/         OPC_EmitInteger, MVT::i32, 0, 
/*21870*/         OPC_EmitInteger, MVT::i32, 0, 
/*21873*/         OPC_EmitInteger, MVT::i32, 0, 
/*21876*/         OPC_EmitInteger, MVT::i32, 0, 
/*21879*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21891*/         OPC_EmitInteger, MVT::i32, 1, 
/*21894*/         OPC_EmitInteger, MVT::i32, 0, 
/*21897*/         OPC_EmitInteger, MVT::i32, 0, 
/*21900*/         OPC_EmitInteger, MVT::i32, 0, 
/*21903*/         OPC_EmitInteger, MVT::i32, 0, 
/*21906*/         OPC_EmitInteger, MVT::i32, 0, 
/*21909*/         OPC_EmitInteger, MVT::i32, 0, 
/*21912*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21924*/         OPC_EmitInteger, MVT::i32, 1, 
/*21927*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21930*/         OPC_EmitInteger, MVT::i32, 0, 
/*21933*/         OPC_EmitInteger, MVT::i32, 0, 
/*21936*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*21956*/         OPC_EmitInteger, MVT::i32, 0, 
/*21959*/         OPC_EmitInteger, MVT::i32, 0, 
/*21962*/         OPC_EmitInteger, MVT::i32, 0, 
/*21965*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21977*/         OPC_EmitInteger, MVT::i32, 1, 
/*21980*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21983*/         OPC_EmitInteger, MVT::i32, 0, 
/*21986*/         OPC_EmitInteger, MVT::i32, 0, 
/*21989*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4203:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*22016*/       /*Scope*/ 38|128,1/*166*/, /*->22184*/
/*22018*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*22020*/         OPC_EmitInteger, MVT::i32, 0, 
/*22023*/         OPC_EmitInteger, MVT::i32, 0, 
/*22026*/         OPC_EmitInteger, MVT::i32, 1, 
/*22029*/         OPC_EmitInteger, MVT::i32, 0, 
/*22032*/         OPC_EmitInteger, MVT::i32, 0, 
/*22035*/         OPC_EmitInteger, MVT::i32, 0, 
/*22038*/         OPC_EmitInteger, MVT::i32, 0, 
/*22041*/         OPC_EmitInteger, MVT::i32, 0, 
/*22044*/         OPC_EmitInteger, MVT::i32, 0, 
/*22047*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22059*/         OPC_EmitInteger, MVT::i32, 1, 
/*22062*/         OPC_EmitInteger, MVT::i32, 0, 
/*22065*/         OPC_EmitInteger, MVT::i32, 0, 
/*22068*/         OPC_EmitInteger, MVT::i32, 0, 
/*22071*/         OPC_EmitInteger, MVT::i32, 0, 
/*22074*/         OPC_EmitInteger, MVT::i32, 0, 
/*22077*/         OPC_EmitInteger, MVT::i32, 0, 
/*22080*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22092*/         OPC_EmitInteger, MVT::i32, 1, 
/*22095*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22098*/         OPC_EmitInteger, MVT::i32, 0, 
/*22101*/         OPC_EmitInteger, MVT::i32, 0, 
/*22104*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22124*/         OPC_EmitInteger, MVT::i32, 0, 
/*22127*/         OPC_EmitInteger, MVT::i32, 0, 
/*22130*/         OPC_EmitInteger, MVT::i32, 0, 
/*22133*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22145*/         OPC_EmitInteger, MVT::i32, 1, 
/*22148*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22151*/         OPC_EmitInteger, MVT::i32, 0, 
/*22154*/         OPC_EmitInteger, MVT::i32, 0, 
/*22157*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4203:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*22184*/       /*Scope*/ 19, /*->22204*/
/*22185*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22187*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*22195*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (intrinsic_wo_chain:f32 4203:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (V_MUL_LEGACY_F32_e32:f32 ?:f32:$src0, (V_RCP_LEGACY_F32_e32:i32 ?:f32:$src1))
/*22204*/       0, /*End of Scope*/
/*22205*/     /*Scope*/ 46, /*->22252*/
/*22206*/       OPC_CheckChild0Integer, 99|128,32/*4195*/, 
/*22209*/       OPC_RecordChild1, // #0 = $src0
/*22210*/       OPC_RecordChild2, // #1 = $src1
/*22211*/       OPC_RecordChild3, // #2 = $src2
/*22212*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22214*/       OPC_EmitInteger, MVT::i32, 0, 
/*22217*/       OPC_EmitInteger, MVT::i32, 0, 
/*22220*/       OPC_EmitInteger, MVT::i32, 0, 
/*22223*/       OPC_EmitInteger, MVT::i1, 0, 
/*22226*/       OPC_EmitInteger, MVT::i32, 0, 
/*22229*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                    1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 4, 5, 0, 6, 7,  // Results = #8
/*22242*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 8, 
                // Src: (intrinsic_wo_chain:f32 4195:iPTR, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 8
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, (V_CMP_GT_F32_e64:i1 0:i32, 0:i32, 0:i32, ?:f32:$src0, 0:i1, 0:i32))
/*22252*/     /*Scope*/ 34|128,5/*674*/, /*->22928*/
/*22254*/       OPC_CheckChild0Integer, 1|128,34/*4353*/, 
/*22257*/       OPC_RecordChild1, // #0 = $src_x
/*22258*/       OPC_RecordChild2, // #1 = $src_y
/*22259*/       OPC_RecordChild3, // #2 = $src_w
/*22260*/       OPC_Scope, 75|128,2/*331*/, /*->22594*/ // 2 children in Scope
/*22263*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*22265*/         OPC_EmitInteger, MVT::i32, 1, 
/*22268*/         OPC_EmitInteger, MVT::i32, 0, 
/*22271*/         OPC_EmitInteger, MVT::i32, 0, 
/*22274*/         OPC_EmitInteger, MVT::i32, 0, 
/*22277*/         OPC_EmitInteger, MVT::i32, 0, 
/*22280*/         OPC_EmitInteger, MVT::i32, 0, 
/*22283*/         OPC_EmitInteger, MVT::i32, 1, 
/*22286*/         OPC_EmitInteger, MVT::i32, 0, 
/*22289*/         OPC_EmitInteger, MVT::i32, 0, 
/*22292*/         OPC_EmitInteger, MVT::i32, 0, 
/*22295*/         OPC_EmitInteger, MVT::i32, 0, 
/*22298*/         OPC_EmitInteger, MVT::i32, 0, 
/*22301*/         OPC_EmitInteger, MVT::i32, 1, 
/*22304*/         OPC_EmitInteger, MVT::i32, 0, 
/*22307*/         OPC_EmitInteger, MVT::i32, 0, 
/*22310*/         OPC_EmitInteger, MVT::i32, 0, 
/*22313*/         OPC_EmitInteger, MVT::i32, 0, 
/*22316*/         OPC_EmitInteger, MVT::i32, 0, 
/*22319*/         OPC_EmitInteger, MVT::i32, 0, 
/*22322*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22334*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*22337*/         OPC_EmitInteger, MVT::i32, 0, 
/*22340*/         OPC_EmitInteger, MVT::i32, 0, 
/*22343*/         OPC_EmitInteger, MVT::i32, 0, 
/*22346*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22358*/         OPC_EmitInteger, MVT::i32, 1, 
/*22361*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22364*/         OPC_EmitInteger, MVT::i32, 0, 
/*22367*/         OPC_EmitInteger, MVT::i32, 0, 
/*22370*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*22397*/         OPC_EmitInteger, MVT::i32, 0, 
/*22400*/         OPC_EmitInteger, MVT::i32, 0, 
/*22403*/         OPC_EmitInteger, MVT::i32, 0, 
/*22406*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22418*/         OPC_EmitInteger, MVT::i32, 1, 
/*22421*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22424*/         OPC_EmitInteger, MVT::i32, 0, 
/*22427*/         OPC_EmitInteger, MVT::i32, 0, 
/*22430*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*22450*/         OPC_EmitInteger, MVT::i32, 0, 
/*22453*/         OPC_EmitInteger, MVT::i32, 0, 
/*22456*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22468*/         OPC_EmitInteger, MVT::i32, 0, 
/*22471*/         OPC_EmitInteger, MVT::i32, 0, 
/*22474*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22486*/         OPC_EmitInteger, MVT::i32, 0, 
/*22489*/         OPC_EmitInteger, MVT::i32, 0, 
/*22492*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22504*/         OPC_EmitInteger, MVT::i32, 1, 
/*22507*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22510*/         OPC_EmitInteger, MVT::i32, 0, 
/*22513*/         OPC_EmitInteger, MVT::i32, 0, 
/*22516*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_r600), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*22541*/         OPC_EmitInteger, MVT::i32, 0, 
/*22544*/         OPC_EmitInteger, MVT::i32, 0, 
/*22547*/         OPC_EmitInteger, MVT::i32, 0, 
/*22550*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22562*/         OPC_EmitInteger, MVT::i32, 1, 
/*22565*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22568*/         OPC_EmitInteger, MVT::i32, 0, 
/*22571*/         OPC_EmitInteger, MVT::i32, 0, 
/*22574*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 4353:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_r600:f32 (MUL_LIT_r600:i32 (LOG_CLAMPED_r600:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*22594*/       /*Scope*/ 75|128,2/*331*/, /*->22927*/
/*22596*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22598*/         OPC_EmitInteger, MVT::i32, 1, 
/*22601*/         OPC_EmitInteger, MVT::i32, 0, 
/*22604*/         OPC_EmitInteger, MVT::i32, 0, 
/*22607*/         OPC_EmitInteger, MVT::i32, 0, 
/*22610*/         OPC_EmitInteger, MVT::i32, 0, 
/*22613*/         OPC_EmitInteger, MVT::i32, 0, 
/*22616*/         OPC_EmitInteger, MVT::i32, 1, 
/*22619*/         OPC_EmitInteger, MVT::i32, 0, 
/*22622*/         OPC_EmitInteger, MVT::i32, 0, 
/*22625*/         OPC_EmitInteger, MVT::i32, 0, 
/*22628*/         OPC_EmitInteger, MVT::i32, 0, 
/*22631*/         OPC_EmitInteger, MVT::i32, 0, 
/*22634*/         OPC_EmitInteger, MVT::i32, 1, 
/*22637*/         OPC_EmitInteger, MVT::i32, 0, 
/*22640*/         OPC_EmitInteger, MVT::i32, 0, 
/*22643*/         OPC_EmitInteger, MVT::i32, 0, 
/*22646*/         OPC_EmitInteger, MVT::i32, 0, 
/*22649*/         OPC_EmitInteger, MVT::i32, 0, 
/*22652*/         OPC_EmitInteger, MVT::i32, 0, 
/*22655*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22667*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*22670*/         OPC_EmitInteger, MVT::i32, 0, 
/*22673*/         OPC_EmitInteger, MVT::i32, 0, 
/*22676*/         OPC_EmitInteger, MVT::i32, 0, 
/*22679*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22691*/         OPC_EmitInteger, MVT::i32, 1, 
/*22694*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22697*/         OPC_EmitInteger, MVT::i32, 0, 
/*22700*/         OPC_EmitInteger, MVT::i32, 0, 
/*22703*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*22730*/         OPC_EmitInteger, MVT::i32, 0, 
/*22733*/         OPC_EmitInteger, MVT::i32, 0, 
/*22736*/         OPC_EmitInteger, MVT::i32, 0, 
/*22739*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22751*/         OPC_EmitInteger, MVT::i32, 1, 
/*22754*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22757*/         OPC_EmitInteger, MVT::i32, 0, 
/*22760*/         OPC_EmitInteger, MVT::i32, 0, 
/*22763*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*22783*/         OPC_EmitInteger, MVT::i32, 0, 
/*22786*/         OPC_EmitInteger, MVT::i32, 0, 
/*22789*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22801*/         OPC_EmitInteger, MVT::i32, 0, 
/*22804*/         OPC_EmitInteger, MVT::i32, 0, 
/*22807*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22819*/         OPC_EmitInteger, MVT::i32, 0, 
/*22822*/         OPC_EmitInteger, MVT::i32, 0, 
/*22825*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22837*/         OPC_EmitInteger, MVT::i32, 1, 
/*22840*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22843*/         OPC_EmitInteger, MVT::i32, 0, 
/*22846*/         OPC_EmitInteger, MVT::i32, 0, 
/*22849*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*22874*/         OPC_EmitInteger, MVT::i32, 0, 
/*22877*/         OPC_EmitInteger, MVT::i32, 0, 
/*22880*/         OPC_EmitInteger, MVT::i32, 0, 
/*22883*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22895*/         OPC_EmitInteger, MVT::i32, 1, 
/*22898*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22901*/         OPC_EmitInteger, MVT::i32, 0, 
/*22904*/         OPC_EmitInteger, MVT::i32, 0, 
/*22907*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 4353:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_eg:f32 (MUL_LIT_eg:i32 (LOG_CLAMPED_eg:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*22927*/       0, /*End of Scope*/
/*22928*/     /*Scope*/ 18|128,3/*402*/, /*->23332*/
/*22930*/       OPC_CheckChild0Integer, 116|128,33/*4340*/, 
/*22933*/       OPC_RecordChild1, // #0 = $addr
/*22934*/       OPC_Scope, 68|128,1/*196*/, /*->23133*/ // 2 children in Scope
/*22937*/         OPC_CheckChild1Type, MVT::v2i32,
/*22939*/         OPC_RecordChild2, // #1 = $rsrc
/*22940*/         OPC_MoveChild, 3,
/*22942*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22945*/         OPC_Scope, 46, /*->22993*/ // 4 children in Scope
/*22947*/           OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*22949*/           OPC_MoveParent,
/*22950*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22952*/           OPC_EmitInteger, MVT::i32, 15, 
/*22955*/           OPC_EmitInteger, MVT::i1, 0, 
/*22958*/           OPC_EmitInteger, MVT::i1, 0, 
/*22961*/           OPC_EmitInteger, MVT::i1, 1, 
/*22964*/           OPC_EmitInteger, MVT::i1, 0, 
/*22967*/           OPC_EmitInteger, MVT::i1, 0, 
/*22970*/           OPC_EmitInteger, MVT::i1, 0, 
/*22973*/           OPC_EmitInteger, MVT::i1, 0, 
/*22976*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4340:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*22993*/         /*Scope*/ 46, /*->23040*/
/*22994*/           OPC_CheckPredicate, 95, // Predicate_TEX_MSAA
/*22996*/           OPC_MoveParent,
/*22997*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22999*/           OPC_EmitInteger, MVT::i32, 15, 
/*23002*/           OPC_EmitInteger, MVT::i1, 0, 
/*23005*/           OPC_EmitInteger, MVT::i1, 0, 
/*23008*/           OPC_EmitInteger, MVT::i1, 0, 
/*23011*/           OPC_EmitInteger, MVT::i1, 0, 
/*23014*/           OPC_EmitInteger, MVT::i1, 0, 
/*23017*/           OPC_EmitInteger, MVT::i1, 0, 
/*23020*/           OPC_EmitInteger, MVT::i1, 0, 
/*23023*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4340:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23040*/         /*Scope*/ 46, /*->23087*/
/*23041*/           OPC_CheckPredicate, 96, // Predicate_TEX_ARRAY_MSAA
/*23043*/           OPC_MoveParent,
/*23044*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23046*/           OPC_EmitInteger, MVT::i32, 15, 
/*23049*/           OPC_EmitInteger, MVT::i1, 0, 
/*23052*/           OPC_EmitInteger, MVT::i1, 0, 
/*23055*/           OPC_EmitInteger, MVT::i1, 1, 
/*23058*/           OPC_EmitInteger, MVT::i1, 0, 
/*23061*/           OPC_EmitInteger, MVT::i1, 0, 
/*23064*/           OPC_EmitInteger, MVT::i1, 0, 
/*23067*/           OPC_EmitInteger, MVT::i1, 0, 
/*23070*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4340:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23087*/         /*Scope*/ 44, /*->23132*/
/*23088*/           OPC_MoveParent,
/*23089*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23091*/           OPC_EmitInteger, MVT::i32, 15, 
/*23094*/           OPC_EmitInteger, MVT::i1, 0, 
/*23097*/           OPC_EmitInteger, MVT::i1, 0, 
/*23100*/           OPC_EmitInteger, MVT::i1, 0, 
/*23103*/           OPC_EmitInteger, MVT::i1, 0, 
/*23106*/           OPC_EmitInteger, MVT::i1, 0, 
/*23109*/           OPC_EmitInteger, MVT::i1, 0, 
/*23112*/           OPC_EmitInteger, MVT::i1, 0, 
/*23115*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4340:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23132*/         0, /*End of Scope*/
/*23133*/       /*Scope*/ 68|128,1/*196*/, /*->23331*/
/*23135*/         OPC_CheckChild1Type, MVT::v4i32,
/*23137*/         OPC_RecordChild2, // #1 = $rsrc
/*23138*/         OPC_MoveChild, 3,
/*23140*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23143*/         OPC_Scope, 46, /*->23191*/ // 4 children in Scope
/*23145*/           OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*23147*/           OPC_MoveParent,
/*23148*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23150*/           OPC_EmitInteger, MVT::i32, 15, 
/*23153*/           OPC_EmitInteger, MVT::i1, 0, 
/*23156*/           OPC_EmitInteger, MVT::i1, 0, 
/*23159*/           OPC_EmitInteger, MVT::i1, 1, 
/*23162*/           OPC_EmitInteger, MVT::i1, 0, 
/*23165*/           OPC_EmitInteger, MVT::i1, 0, 
/*23168*/           OPC_EmitInteger, MVT::i1, 0, 
/*23171*/           OPC_EmitInteger, MVT::i1, 0, 
/*23174*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4340:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23191*/         /*Scope*/ 46, /*->23238*/
/*23192*/           OPC_CheckPredicate, 95, // Predicate_TEX_MSAA
/*23194*/           OPC_MoveParent,
/*23195*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23197*/           OPC_EmitInteger, MVT::i32, 15, 
/*23200*/           OPC_EmitInteger, MVT::i1, 0, 
/*23203*/           OPC_EmitInteger, MVT::i1, 0, 
/*23206*/           OPC_EmitInteger, MVT::i1, 0, 
/*23209*/           OPC_EmitInteger, MVT::i1, 0, 
/*23212*/           OPC_EmitInteger, MVT::i1, 0, 
/*23215*/           OPC_EmitInteger, MVT::i1, 0, 
/*23218*/           OPC_EmitInteger, MVT::i1, 0, 
/*23221*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4340:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23238*/         /*Scope*/ 46, /*->23285*/
/*23239*/           OPC_CheckPredicate, 96, // Predicate_TEX_ARRAY_MSAA
/*23241*/           OPC_MoveParent,
/*23242*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23244*/           OPC_EmitInteger, MVT::i32, 15, 
/*23247*/           OPC_EmitInteger, MVT::i1, 0, 
/*23250*/           OPC_EmitInteger, MVT::i1, 0, 
/*23253*/           OPC_EmitInteger, MVT::i1, 1, 
/*23256*/           OPC_EmitInteger, MVT::i1, 0, 
/*23259*/           OPC_EmitInteger, MVT::i1, 0, 
/*23262*/           OPC_EmitInteger, MVT::i1, 0, 
/*23265*/           OPC_EmitInteger, MVT::i1, 0, 
/*23268*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4340:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23285*/         /*Scope*/ 44, /*->23330*/
/*23286*/           OPC_MoveParent,
/*23287*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23289*/           OPC_EmitInteger, MVT::i32, 15, 
/*23292*/           OPC_EmitInteger, MVT::i1, 0, 
/*23295*/           OPC_EmitInteger, MVT::i1, 0, 
/*23298*/           OPC_EmitInteger, MVT::i1, 0, 
/*23301*/           OPC_EmitInteger, MVT::i1, 0, 
/*23304*/           OPC_EmitInteger, MVT::i1, 0, 
/*23307*/           OPC_EmitInteger, MVT::i1, 0, 
/*23310*/           OPC_EmitInteger, MVT::i1, 0, 
/*23313*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4340:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23330*/         0, /*End of Scope*/
/*23331*/       0, /*End of Scope*/
/*23332*/     /*Scope*/ 47|128,1/*175*/, /*->23509*/
/*23334*/       OPC_CheckChild0Integer, 120|128,33/*4344*/, 
/*23337*/       OPC_RecordChild1, // #0 = $mipid
/*23338*/       OPC_RecordChild2, // #1 = $rsrc
/*23339*/       OPC_MoveChild, 3,
/*23341*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23344*/       OPC_Scope, 54, /*->23400*/ // 3 children in Scope
/*23346*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*23348*/         OPC_MoveParent,
/*23349*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23351*/         OPC_EmitInteger, MVT::i32, 15, 
/*23354*/         OPC_EmitInteger, MVT::i1, 0, 
/*23357*/         OPC_EmitInteger, MVT::i1, 0, 
/*23360*/         OPC_EmitInteger, MVT::i1, 1, 
/*23363*/         OPC_EmitInteger, MVT::i1, 0, 
/*23366*/         OPC_EmitInteger, MVT::i1, 0, 
/*23369*/         OPC_EmitInteger, MVT::i1, 0, 
/*23372*/         OPC_EmitInteger, MVT::i1, 0, 
/*23375*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23383*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4344:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23400*/       /*Scope*/ 54, /*->23455*/
/*23401*/         OPC_CheckPredicate, 96, // Predicate_TEX_ARRAY_MSAA
/*23403*/         OPC_MoveParent,
/*23404*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23406*/         OPC_EmitInteger, MVT::i32, 15, 
/*23409*/         OPC_EmitInteger, MVT::i1, 0, 
/*23412*/         OPC_EmitInteger, MVT::i1, 0, 
/*23415*/         OPC_EmitInteger, MVT::i1, 1, 
/*23418*/         OPC_EmitInteger, MVT::i1, 0, 
/*23421*/         OPC_EmitInteger, MVT::i1, 0, 
/*23424*/         OPC_EmitInteger, MVT::i1, 0, 
/*23427*/         OPC_EmitInteger, MVT::i1, 0, 
/*23430*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23438*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4344:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23455*/       /*Scope*/ 52, /*->23508*/
/*23456*/         OPC_MoveParent,
/*23457*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23459*/         OPC_EmitInteger, MVT::i32, 15, 
/*23462*/         OPC_EmitInteger, MVT::i1, 0, 
/*23465*/         OPC_EmitInteger, MVT::i1, 0, 
/*23468*/         OPC_EmitInteger, MVT::i1, 0, 
/*23471*/         OPC_EmitInteger, MVT::i1, 0, 
/*23474*/         OPC_EmitInteger, MVT::i1, 0, 
/*23477*/         OPC_EmitInteger, MVT::i1, 0, 
/*23480*/         OPC_EmitInteger, MVT::i1, 0, 
/*23483*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23491*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4344:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23508*/       0, /*End of Scope*/
/*23509*/     /*Scope*/ 28, /*->23538*/
/*23510*/       OPC_CheckChild0Integer, 24|128,33/*4248*/, 
/*23513*/       OPC_RecordChild1, // #0 = $ptr
/*23514*/       OPC_RecordChild2, // #1 = $BUFFER_ID
/*23515*/       OPC_MoveChild, 2,
/*23517*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23520*/       OPC_MoveParent,
/*23521*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23523*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*23526*/       OPC_EmitConvertToTarget, 1,
/*23528*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_TEXBUF), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 4248:iPTR, ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 20
                // Dst: (TEX_VTX_TEXBUF:v4f32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*23538*/     /*Scope*/ 76, /*->23615*/
/*23539*/       OPC_CheckChild0Integer, 3|128,33/*4227*/, 
/*23542*/       OPC_RecordChild1, // #0 = $src0
/*23543*/       OPC_RecordChild2, // #1 = $src1
/*23544*/       OPC_RecordChild3, // #2 = $src2
/*23545*/       OPC_RecordChild4, // #3 = $resourceId
/*23546*/       OPC_MoveChild, 4,
/*23548*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23551*/       OPC_MoveParent,
/*23552*/       OPC_RecordChild5, // #4 = $samplerId
/*23553*/       OPC_MoveChild, 5,
/*23555*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23558*/       OPC_MoveParent,
/*23559*/       OPC_RecordChild6, // #5 = $textureTarget
/*23560*/       OPC_MoveChild, 6,
/*23562*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23565*/       OPC_Scope, 24, /*->23591*/ // 2 children in Scope
/*23567*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*23569*/         OPC_MoveParent,
/*23570*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23572*/         OPC_EmitConvertToTarget, 3,
/*23574*/         OPC_EmitConvertToTarget, 4,
/*23576*/         OPC_EmitConvertToTarget, 5,
/*23578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD_SHADOW), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4227:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32)<<P:Predicate_TEX_SHADOW>>:$textureTarget) - Complexity = 18
                  // Dst: (TXD_SHADOW:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*23591*/       /*Scope*/ 22, /*->23614*/
/*23592*/         OPC_MoveParent,
/*23593*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23595*/         OPC_EmitConvertToTarget, 3,
/*23597*/         OPC_EmitConvertToTarget, 4,
/*23599*/         OPC_EmitConvertToTarget, 5,
/*23601*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4227:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget) - Complexity = 17
                  // Dst: (TXD:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*23614*/       0, /*End of Scope*/
/*23615*/     /*Scope*/ 20, /*->23636*/
/*23616*/       OPC_CheckChild0Integer, 18|128,33/*4242*/, 
/*23619*/       OPC_RecordChild1, // #0 = $src0
/*23620*/       OPC_MoveChild, 1,
/*23622*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23625*/       OPC_MoveParent,
/*23626*/       OPC_EmitConvertToTarget, 0,
/*23628*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INTERP_VEC_LOAD), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4242:iPTR, (imm:i32):$src0) - Complexity = 11
                // Dst: (INTERP_VEC_LOAD:v4f32 (imm:i32):$src0)
/*23636*/     /*Scope*/ 71|128,2/*327*/, /*->23965*/
/*23638*/       OPC_CheckChild0Integer, 100|128,32/*4196*/, 
/*23641*/       OPC_RecordChild1, // #0 = $src0
/*23642*/       OPC_Scope, 10, /*->23654*/ // 3 children in Scope
/*23644*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*23646*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4196:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*23654*/       /*Scope*/ 10, /*->23665*/
/*23655*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23657*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4196:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*23665*/       /*Scope*/ 41|128,2/*297*/, /*->23964*/
/*23667*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23669*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_128RegClassID,
/*23672*/         OPC_EmitInteger, MVT::i32, 0, 
/*23675*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*23678*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*23687*/         OPC_EmitInteger, MVT::i32, 0, 
/*23690*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*23693*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*23702*/         OPC_EmitInteger, MVT::i32, 0, 
/*23705*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*23708*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*23717*/         OPC_EmitInteger, MVT::i1, 0, 
/*23720*/         OPC_EmitInteger, MVT::i32, 0, 
/*23723*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*23738*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*23741*/         OPC_EmitInteger, MVT::i32, 0, 
/*23744*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*23747*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 16,  // Results = #17
/*23756*/         OPC_EmitInteger, MVT::i32, 0, 
/*23759*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*23762*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 19,  // Results = #20
/*23771*/         OPC_EmitInteger, MVT::i32, 0, 
/*23774*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*23777*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 22,  // Results = #23
/*23786*/         OPC_EmitInteger, MVT::i1, 0, 
/*23789*/         OPC_EmitInteger, MVT::i32, 0, 
/*23792*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 15, 17, 18, 20, 21, 23, 24, 25,  // Results = #26
/*23807*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*23810*/         OPC_EmitInteger, MVT::i32, 0, 
/*23813*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*23816*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 29,  // Results = #30
/*23825*/         OPC_EmitInteger, MVT::i32, 0, 
/*23828*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*23831*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 32,  // Results = #33
/*23840*/         OPC_EmitInteger, MVT::i32, 0, 
/*23843*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*23846*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 35,  // Results = #36
/*23855*/         OPC_EmitInteger, MVT::i1, 0, 
/*23858*/         OPC_EmitInteger, MVT::i32, 0, 
/*23861*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 28, 30, 31, 33, 34, 36, 37, 38,  // Results = #39
/*23876*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*23879*/         OPC_EmitInteger, MVT::i32, 0, 
/*23882*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*23885*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 42,  // Results = #43
/*23894*/         OPC_EmitInteger, MVT::i32, 0, 
/*23897*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*23900*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 45,  // Results = #46
/*23909*/         OPC_EmitInteger, MVT::i32, 0, 
/*23912*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*23915*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 48,  // Results = #49
/*23924*/         OPC_EmitInteger, MVT::i1, 0, 
/*23927*/         OPC_EmitInteger, MVT::i32, 0, 
/*23930*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 41, 43, 44, 46, 47, 49, 50, 51,  // Results = #52
/*23945*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*23948*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::v4f32, 9/*#Ops*/, 1, 13, 14, 26, 27, 39, 40, 52, 53, 
                  // Src: (intrinsic_wo_chain:v4f32 4196:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (REG_SEQUENCE:v4f32 VReg_128:i32, (V_CUBETC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32, (V_CUBESC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32, (V_CUBEMA_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32, (V_CUBEID_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*23964*/       0, /*End of Scope*/
/*23965*/     /*Scope*/ 95|128,2/*351*/, /*->24318*/
/*23967*/       OPC_CheckChild0Integer, 76|128,33/*4300*/, 
/*23970*/       OPC_RecordChild1, // #0 = $addr
/*23971*/       OPC_Scope, 68, /*->24041*/ // 5 children in Scope
/*23973*/         OPC_CheckChild1Type, MVT::i32,
/*23975*/         OPC_RecordChild2, // #1 = $rsrc
/*23976*/         OPC_RecordChild3, // #2 = $sampler
/*23977*/         OPC_RecordChild4, // #3 = $dmask
/*23978*/         OPC_RecordChild5, // #4 = $unorm
/*23979*/         OPC_RecordChild6, // #5 = $r128
/*23980*/         OPC_RecordChild7, // #6 = $da
/*23981*/         OPC_MoveChild, 8,
/*23983*/         OPC_RecordNode, // #7 = $glc
/*23984*/         OPC_MoveParent,
/*23985*/         OPC_MoveChild, 9,
/*23987*/         OPC_RecordNode, // #8 = $slc
/*23988*/         OPC_MoveParent,
/*23989*/         OPC_MoveChild, 10,
/*23991*/         OPC_RecordNode, // #9 = $tfe
/*23992*/         OPC_MoveParent,
/*23993*/         OPC_MoveChild, 11,
/*23995*/         OPC_RecordNode, // #10 = $lwe
/*23996*/         OPC_MoveParent,
/*23997*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23999*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24002*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24005*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24008*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24011*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24014*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24017*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24020*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24023*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4300:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24041*/       /*Scope*/ 68, /*->24110*/
/*24042*/         OPC_CheckChild1Type, MVT::v2i32,
/*24044*/         OPC_RecordChild2, // #1 = $rsrc
/*24045*/         OPC_RecordChild3, // #2 = $sampler
/*24046*/         OPC_RecordChild4, // #3 = $dmask
/*24047*/         OPC_RecordChild5, // #4 = $unorm
/*24048*/         OPC_RecordChild6, // #5 = $r128
/*24049*/         OPC_RecordChild7, // #6 = $da
/*24050*/         OPC_MoveChild, 8,
/*24052*/         OPC_RecordNode, // #7 = $glc
/*24053*/         OPC_MoveParent,
/*24054*/         OPC_MoveChild, 9,
/*24056*/         OPC_RecordNode, // #8 = $slc
/*24057*/         OPC_MoveParent,
/*24058*/         OPC_MoveChild, 10,
/*24060*/         OPC_RecordNode, // #9 = $tfe
/*24061*/         OPC_MoveParent,
/*24062*/         OPC_MoveChild, 11,
/*24064*/         OPC_RecordNode, // #10 = $lwe
/*24065*/         OPC_MoveParent,
/*24066*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24068*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24071*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24074*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24077*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24080*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24083*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24086*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24089*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24092*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4300:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24110*/       /*Scope*/ 68, /*->24179*/
/*24111*/         OPC_CheckChild1Type, MVT::v4i32,
/*24113*/         OPC_RecordChild2, // #1 = $rsrc
/*24114*/         OPC_RecordChild3, // #2 = $sampler
/*24115*/         OPC_RecordChild4, // #3 = $dmask
/*24116*/         OPC_RecordChild5, // #4 = $unorm
/*24117*/         OPC_RecordChild6, // #5 = $r128
/*24118*/         OPC_RecordChild7, // #6 = $da
/*24119*/         OPC_MoveChild, 8,
/*24121*/         OPC_RecordNode, // #7 = $glc
/*24122*/         OPC_MoveParent,
/*24123*/         OPC_MoveChild, 9,
/*24125*/         OPC_RecordNode, // #8 = $slc
/*24126*/         OPC_MoveParent,
/*24127*/         OPC_MoveChild, 10,
/*24129*/         OPC_RecordNode, // #9 = $tfe
/*24130*/         OPC_MoveParent,
/*24131*/         OPC_MoveChild, 11,
/*24133*/         OPC_RecordNode, // #10 = $lwe
/*24134*/         OPC_MoveParent,
/*24135*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24137*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24140*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24143*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24146*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24149*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24152*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24155*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24158*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24161*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4300:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24179*/       /*Scope*/ 68, /*->24248*/
/*24180*/         OPC_CheckChild1Type, MVT::v8i32,
/*24182*/         OPC_RecordChild2, // #1 = $rsrc
/*24183*/         OPC_RecordChild3, // #2 = $sampler
/*24184*/         OPC_RecordChild4, // #3 = $dmask
/*24185*/         OPC_RecordChild5, // #4 = $unorm
/*24186*/         OPC_RecordChild6, // #5 = $r128
/*24187*/         OPC_RecordChild7, // #6 = $da
/*24188*/         OPC_MoveChild, 8,
/*24190*/         OPC_RecordNode, // #7 = $glc
/*24191*/         OPC_MoveParent,
/*24192*/         OPC_MoveChild, 9,
/*24194*/         OPC_RecordNode, // #8 = $slc
/*24195*/         OPC_MoveParent,
/*24196*/         OPC_MoveChild, 10,
/*24198*/         OPC_RecordNode, // #9 = $tfe
/*24199*/         OPC_MoveParent,
/*24200*/         OPC_MoveChild, 11,
/*24202*/         OPC_RecordNode, // #10 = $lwe
/*24203*/         OPC_MoveParent,
/*24204*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24206*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24209*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24212*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24215*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24218*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24221*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24224*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24227*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24230*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4300:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24248*/       /*Scope*/ 68, /*->24317*/
/*24249*/         OPC_CheckChild1Type, MVT::v16i32,
/*24251*/         OPC_RecordChild2, // #1 = $rsrc
/*24252*/         OPC_RecordChild3, // #2 = $sampler
/*24253*/         OPC_RecordChild4, // #3 = $dmask
/*24254*/         OPC_RecordChild5, // #4 = $unorm
/*24255*/         OPC_RecordChild6, // #5 = $r128
/*24256*/         OPC_RecordChild7, // #6 = $da
/*24257*/         OPC_MoveChild, 8,
/*24259*/         OPC_RecordNode, // #7 = $glc
/*24260*/         OPC_MoveParent,
/*24261*/         OPC_MoveChild, 9,
/*24263*/         OPC_RecordNode, // #8 = $slc
/*24264*/         OPC_MoveParent,
/*24265*/         OPC_MoveChild, 10,
/*24267*/         OPC_RecordNode, // #9 = $tfe
/*24268*/         OPC_MoveParent,
/*24269*/         OPC_MoveChild, 11,
/*24271*/         OPC_RecordNode, // #10 = $lwe
/*24272*/         OPC_MoveParent,
/*24273*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24275*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24278*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24281*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24284*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24287*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24290*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24293*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24296*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24299*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4300:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24317*/       0, /*End of Scope*/
/*24318*/     /*Scope*/ 95|128,2/*351*/, /*->24671*/
/*24320*/       OPC_CheckChild0Integer, 105|128,33/*4329*/, 
/*24323*/       OPC_RecordChild1, // #0 = $addr
/*24324*/       OPC_Scope, 68, /*->24394*/ // 5 children in Scope
/*24326*/         OPC_CheckChild1Type, MVT::i32,
/*24328*/         OPC_RecordChild2, // #1 = $rsrc
/*24329*/         OPC_RecordChild3, // #2 = $sampler
/*24330*/         OPC_RecordChild4, // #3 = $dmask
/*24331*/         OPC_RecordChild5, // #4 = $unorm
/*24332*/         OPC_RecordChild6, // #5 = $r128
/*24333*/         OPC_RecordChild7, // #6 = $da
/*24334*/         OPC_MoveChild, 8,
/*24336*/         OPC_RecordNode, // #7 = $glc
/*24337*/         OPC_MoveParent,
/*24338*/         OPC_MoveChild, 9,
/*24340*/         OPC_RecordNode, // #8 = $slc
/*24341*/         OPC_MoveParent,
/*24342*/         OPC_MoveChild, 10,
/*24344*/         OPC_RecordNode, // #9 = $tfe
/*24345*/         OPC_MoveParent,
/*24346*/         OPC_MoveChild, 11,
/*24348*/         OPC_RecordNode, // #10 = $lwe
/*24349*/         OPC_MoveParent,
/*24350*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24352*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24355*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24358*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24361*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24364*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24367*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24370*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24373*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24376*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4329:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24394*/       /*Scope*/ 68, /*->24463*/
/*24395*/         OPC_CheckChild1Type, MVT::v2i32,
/*24397*/         OPC_RecordChild2, // #1 = $rsrc
/*24398*/         OPC_RecordChild3, // #2 = $sampler
/*24399*/         OPC_RecordChild4, // #3 = $dmask
/*24400*/         OPC_RecordChild5, // #4 = $unorm
/*24401*/         OPC_RecordChild6, // #5 = $r128
/*24402*/         OPC_RecordChild7, // #6 = $da
/*24403*/         OPC_MoveChild, 8,
/*24405*/         OPC_RecordNode, // #7 = $glc
/*24406*/         OPC_MoveParent,
/*24407*/         OPC_MoveChild, 9,
/*24409*/         OPC_RecordNode, // #8 = $slc
/*24410*/         OPC_MoveParent,
/*24411*/         OPC_MoveChild, 10,
/*24413*/         OPC_RecordNode, // #9 = $tfe
/*24414*/         OPC_MoveParent,
/*24415*/         OPC_MoveChild, 11,
/*24417*/         OPC_RecordNode, // #10 = $lwe
/*24418*/         OPC_MoveParent,
/*24419*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24421*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24424*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24427*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24430*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24433*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24436*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24439*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24442*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24445*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4329:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24463*/       /*Scope*/ 68, /*->24532*/
/*24464*/         OPC_CheckChild1Type, MVT::v4i32,
/*24466*/         OPC_RecordChild2, // #1 = $rsrc
/*24467*/         OPC_RecordChild3, // #2 = $sampler
/*24468*/         OPC_RecordChild4, // #3 = $dmask
/*24469*/         OPC_RecordChild5, // #4 = $unorm
/*24470*/         OPC_RecordChild6, // #5 = $r128
/*24471*/         OPC_RecordChild7, // #6 = $da
/*24472*/         OPC_MoveChild, 8,
/*24474*/         OPC_RecordNode, // #7 = $glc
/*24475*/         OPC_MoveParent,
/*24476*/         OPC_MoveChild, 9,
/*24478*/         OPC_RecordNode, // #8 = $slc
/*24479*/         OPC_MoveParent,
/*24480*/         OPC_MoveChild, 10,
/*24482*/         OPC_RecordNode, // #9 = $tfe
/*24483*/         OPC_MoveParent,
/*24484*/         OPC_MoveChild, 11,
/*24486*/         OPC_RecordNode, // #10 = $lwe
/*24487*/         OPC_MoveParent,
/*24488*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24490*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24493*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24496*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24499*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24502*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24505*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24508*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24511*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24514*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4329:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24532*/       /*Scope*/ 68, /*->24601*/
/*24533*/         OPC_CheckChild1Type, MVT::v8i32,
/*24535*/         OPC_RecordChild2, // #1 = $rsrc
/*24536*/         OPC_RecordChild3, // #2 = $sampler
/*24537*/         OPC_RecordChild4, // #3 = $dmask
/*24538*/         OPC_RecordChild5, // #4 = $unorm
/*24539*/         OPC_RecordChild6, // #5 = $r128
/*24540*/         OPC_RecordChild7, // #6 = $da
/*24541*/         OPC_MoveChild, 8,
/*24543*/         OPC_RecordNode, // #7 = $glc
/*24544*/         OPC_MoveParent,
/*24545*/         OPC_MoveChild, 9,
/*24547*/         OPC_RecordNode, // #8 = $slc
/*24548*/         OPC_MoveParent,
/*24549*/         OPC_MoveChild, 10,
/*24551*/         OPC_RecordNode, // #9 = $tfe
/*24552*/         OPC_MoveParent,
/*24553*/         OPC_MoveChild, 11,
/*24555*/         OPC_RecordNode, // #10 = $lwe
/*24556*/         OPC_MoveParent,
/*24557*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24559*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24562*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24565*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24568*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24571*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24574*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24577*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24580*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24583*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4329:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24601*/       /*Scope*/ 68, /*->24670*/
/*24602*/         OPC_CheckChild1Type, MVT::v16i32,
/*24604*/         OPC_RecordChild2, // #1 = $rsrc
/*24605*/         OPC_RecordChild3, // #2 = $sampler
/*24606*/         OPC_RecordChild4, // #3 = $dmask
/*24607*/         OPC_RecordChild5, // #4 = $unorm
/*24608*/         OPC_RecordChild6, // #5 = $r128
/*24609*/         OPC_RecordChild7, // #6 = $da
/*24610*/         OPC_MoveChild, 8,
/*24612*/         OPC_RecordNode, // #7 = $glc
/*24613*/         OPC_MoveParent,
/*24614*/         OPC_MoveChild, 9,
/*24616*/         OPC_RecordNode, // #8 = $slc
/*24617*/         OPC_MoveParent,
/*24618*/         OPC_MoveChild, 10,
/*24620*/         OPC_RecordNode, // #9 = $tfe
/*24621*/         OPC_MoveParent,
/*24622*/         OPC_MoveChild, 11,
/*24624*/         OPC_RecordNode, // #10 = $lwe
/*24625*/         OPC_MoveParent,
/*24626*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24628*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24631*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24634*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24637*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24640*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24643*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24646*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24649*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24652*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4329:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24670*/       0, /*End of Scope*/
/*24671*/     /*Scope*/ 95|128,2/*351*/, /*->25024*/
/*24673*/       OPC_CheckChild0Integer, 107|128,33/*4331*/, 
/*24676*/       OPC_RecordChild1, // #0 = $addr
/*24677*/       OPC_Scope, 68, /*->24747*/ // 5 children in Scope
/*24679*/         OPC_CheckChild1Type, MVT::i32,
/*24681*/         OPC_RecordChild2, // #1 = $rsrc
/*24682*/         OPC_RecordChild3, // #2 = $sampler
/*24683*/         OPC_RecordChild4, // #3 = $dmask
/*24684*/         OPC_RecordChild5, // #4 = $unorm
/*24685*/         OPC_RecordChild6, // #5 = $r128
/*24686*/         OPC_RecordChild7, // #6 = $da
/*24687*/         OPC_MoveChild, 8,
/*24689*/         OPC_RecordNode, // #7 = $glc
/*24690*/         OPC_MoveParent,
/*24691*/         OPC_MoveChild, 9,
/*24693*/         OPC_RecordNode, // #8 = $slc
/*24694*/         OPC_MoveParent,
/*24695*/         OPC_MoveChild, 10,
/*24697*/         OPC_RecordNode, // #9 = $tfe
/*24698*/         OPC_MoveParent,
/*24699*/         OPC_MoveChild, 11,
/*24701*/         OPC_RecordNode, // #10 = $lwe
/*24702*/         OPC_MoveParent,
/*24703*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24705*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24708*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24711*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24714*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24717*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24720*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24723*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24726*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24729*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4331:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24747*/       /*Scope*/ 68, /*->24816*/
/*24748*/         OPC_CheckChild1Type, MVT::v2i32,
/*24750*/         OPC_RecordChild2, // #1 = $rsrc
/*24751*/         OPC_RecordChild3, // #2 = $sampler
/*24752*/         OPC_RecordChild4, // #3 = $dmask
/*24753*/         OPC_RecordChild5, // #4 = $unorm
/*24754*/         OPC_RecordChild6, // #5 = $r128
/*24755*/         OPC_RecordChild7, // #6 = $da
/*24756*/         OPC_MoveChild, 8,
/*24758*/         OPC_RecordNode, // #7 = $glc
/*24759*/         OPC_MoveParent,
/*24760*/         OPC_MoveChild, 9,
/*24762*/         OPC_RecordNode, // #8 = $slc
/*24763*/         OPC_MoveParent,
/*24764*/         OPC_MoveChild, 10,
/*24766*/         OPC_RecordNode, // #9 = $tfe
/*24767*/         OPC_MoveParent,
/*24768*/         OPC_MoveChild, 11,
/*24770*/         OPC_RecordNode, // #10 = $lwe
/*24771*/         OPC_MoveParent,
/*24772*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24774*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24777*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24780*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24783*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24786*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24789*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24792*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24795*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24798*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4331:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24816*/       /*Scope*/ 68, /*->24885*/
/*24817*/         OPC_CheckChild1Type, MVT::v4i32,
/*24819*/         OPC_RecordChild2, // #1 = $rsrc
/*24820*/         OPC_RecordChild3, // #2 = $sampler
/*24821*/         OPC_RecordChild4, // #3 = $dmask
/*24822*/         OPC_RecordChild5, // #4 = $unorm
/*24823*/         OPC_RecordChild6, // #5 = $r128
/*24824*/         OPC_RecordChild7, // #6 = $da
/*24825*/         OPC_MoveChild, 8,
/*24827*/         OPC_RecordNode, // #7 = $glc
/*24828*/         OPC_MoveParent,
/*24829*/         OPC_MoveChild, 9,
/*24831*/         OPC_RecordNode, // #8 = $slc
/*24832*/         OPC_MoveParent,
/*24833*/         OPC_MoveChild, 10,
/*24835*/         OPC_RecordNode, // #9 = $tfe
/*24836*/         OPC_MoveParent,
/*24837*/         OPC_MoveChild, 11,
/*24839*/         OPC_RecordNode, // #10 = $lwe
/*24840*/         OPC_MoveParent,
/*24841*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24843*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24846*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24849*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24852*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24855*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24858*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24861*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24864*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24867*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4331:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24885*/       /*Scope*/ 68, /*->24954*/
/*24886*/         OPC_CheckChild1Type, MVT::v8i32,
/*24888*/         OPC_RecordChild2, // #1 = $rsrc
/*24889*/         OPC_RecordChild3, // #2 = $sampler
/*24890*/         OPC_RecordChild4, // #3 = $dmask
/*24891*/         OPC_RecordChild5, // #4 = $unorm
/*24892*/         OPC_RecordChild6, // #5 = $r128
/*24893*/         OPC_RecordChild7, // #6 = $da
/*24894*/         OPC_MoveChild, 8,
/*24896*/         OPC_RecordNode, // #7 = $glc
/*24897*/         OPC_MoveParent,
/*24898*/         OPC_MoveChild, 9,
/*24900*/         OPC_RecordNode, // #8 = $slc
/*24901*/         OPC_MoveParent,
/*24902*/         OPC_MoveChild, 10,
/*24904*/         OPC_RecordNode, // #9 = $tfe
/*24905*/         OPC_MoveParent,
/*24906*/         OPC_MoveChild, 11,
/*24908*/         OPC_RecordNode, // #10 = $lwe
/*24909*/         OPC_MoveParent,
/*24910*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24912*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24915*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24918*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24921*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24924*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24927*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24930*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24933*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24936*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4331:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24954*/       /*Scope*/ 68, /*->25023*/
/*24955*/         OPC_CheckChild1Type, MVT::v16i32,
/*24957*/         OPC_RecordChild2, // #1 = $rsrc
/*24958*/         OPC_RecordChild3, // #2 = $sampler
/*24959*/         OPC_RecordChild4, // #3 = $dmask
/*24960*/         OPC_RecordChild5, // #4 = $unorm
/*24961*/         OPC_RecordChild6, // #5 = $r128
/*24962*/         OPC_RecordChild7, // #6 = $da
/*24963*/         OPC_MoveChild, 8,
/*24965*/         OPC_RecordNode, // #7 = $glc
/*24966*/         OPC_MoveParent,
/*24967*/         OPC_MoveChild, 9,
/*24969*/         OPC_RecordNode, // #8 = $slc
/*24970*/         OPC_MoveParent,
/*24971*/         OPC_MoveChild, 10,
/*24973*/         OPC_RecordNode, // #9 = $tfe
/*24974*/         OPC_MoveParent,
/*24975*/         OPC_MoveChild, 11,
/*24977*/         OPC_RecordNode, // #10 = $lwe
/*24978*/         OPC_MoveParent,
/*24979*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24981*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24984*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24987*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24990*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24993*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24996*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24999*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25002*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25005*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4331:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25023*/       0, /*End of Scope*/
/*25024*/     /*Scope*/ 95|128,2/*351*/, /*->25377*/
/*25026*/       OPC_CheckChild0Integer, 108|128,33/*4332*/, 
/*25029*/       OPC_RecordChild1, // #0 = $addr
/*25030*/       OPC_Scope, 68, /*->25100*/ // 5 children in Scope
/*25032*/         OPC_CheckChild1Type, MVT::i32,
/*25034*/         OPC_RecordChild2, // #1 = $rsrc
/*25035*/         OPC_RecordChild3, // #2 = $sampler
/*25036*/         OPC_RecordChild4, // #3 = $dmask
/*25037*/         OPC_RecordChild5, // #4 = $unorm
/*25038*/         OPC_RecordChild6, // #5 = $r128
/*25039*/         OPC_RecordChild7, // #6 = $da
/*25040*/         OPC_MoveChild, 8,
/*25042*/         OPC_RecordNode, // #7 = $glc
/*25043*/         OPC_MoveParent,
/*25044*/         OPC_MoveChild, 9,
/*25046*/         OPC_RecordNode, // #8 = $slc
/*25047*/         OPC_MoveParent,
/*25048*/         OPC_MoveChild, 10,
/*25050*/         OPC_RecordNode, // #9 = $tfe
/*25051*/         OPC_MoveParent,
/*25052*/         OPC_MoveChild, 11,
/*25054*/         OPC_RecordNode, // #10 = $lwe
/*25055*/         OPC_MoveParent,
/*25056*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25058*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25061*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25064*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25067*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25070*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25073*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25076*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25079*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25082*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4332:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25100*/       /*Scope*/ 68, /*->25169*/
/*25101*/         OPC_CheckChild1Type, MVT::v2i32,
/*25103*/         OPC_RecordChild2, // #1 = $rsrc
/*25104*/         OPC_RecordChild3, // #2 = $sampler
/*25105*/         OPC_RecordChild4, // #3 = $dmask
/*25106*/         OPC_RecordChild5, // #4 = $unorm
/*25107*/         OPC_RecordChild6, // #5 = $r128
/*25108*/         OPC_RecordChild7, // #6 = $da
/*25109*/         OPC_MoveChild, 8,
/*25111*/         OPC_RecordNode, // #7 = $glc
/*25112*/         OPC_MoveParent,
/*25113*/         OPC_MoveChild, 9,
/*25115*/         OPC_RecordNode, // #8 = $slc
/*25116*/         OPC_MoveParent,
/*25117*/         OPC_MoveChild, 10,
/*25119*/         OPC_RecordNode, // #9 = $tfe
/*25120*/         OPC_MoveParent,
/*25121*/         OPC_MoveChild, 11,
/*25123*/         OPC_RecordNode, // #10 = $lwe
/*25124*/         OPC_MoveParent,
/*25125*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25127*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25130*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25133*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25136*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25139*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25142*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25145*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25148*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25151*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4332:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25169*/       /*Scope*/ 68, /*->25238*/
/*25170*/         OPC_CheckChild1Type, MVT::v4i32,
/*25172*/         OPC_RecordChild2, // #1 = $rsrc
/*25173*/         OPC_RecordChild3, // #2 = $sampler
/*25174*/         OPC_RecordChild4, // #3 = $dmask
/*25175*/         OPC_RecordChild5, // #4 = $unorm
/*25176*/         OPC_RecordChild6, // #5 = $r128
/*25177*/         OPC_RecordChild7, // #6 = $da
/*25178*/         OPC_MoveChild, 8,
/*25180*/         OPC_RecordNode, // #7 = $glc
/*25181*/         OPC_MoveParent,
/*25182*/         OPC_MoveChild, 9,
/*25184*/         OPC_RecordNode, // #8 = $slc
/*25185*/         OPC_MoveParent,
/*25186*/         OPC_MoveChild, 10,
/*25188*/         OPC_RecordNode, // #9 = $tfe
/*25189*/         OPC_MoveParent,
/*25190*/         OPC_MoveChild, 11,
/*25192*/         OPC_RecordNode, // #10 = $lwe
/*25193*/         OPC_MoveParent,
/*25194*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25196*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25199*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25202*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25205*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25208*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25211*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25214*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25217*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25220*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4332:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25238*/       /*Scope*/ 68, /*->25307*/
/*25239*/         OPC_CheckChild1Type, MVT::v8i32,
/*25241*/         OPC_RecordChild2, // #1 = $rsrc
/*25242*/         OPC_RecordChild3, // #2 = $sampler
/*25243*/         OPC_RecordChild4, // #3 = $dmask
/*25244*/         OPC_RecordChild5, // #4 = $unorm
/*25245*/         OPC_RecordChild6, // #5 = $r128
/*25246*/         OPC_RecordChild7, // #6 = $da
/*25247*/         OPC_MoveChild, 8,
/*25249*/         OPC_RecordNode, // #7 = $glc
/*25250*/         OPC_MoveParent,
/*25251*/         OPC_MoveChild, 9,
/*25253*/         OPC_RecordNode, // #8 = $slc
/*25254*/         OPC_MoveParent,
/*25255*/         OPC_MoveChild, 10,
/*25257*/         OPC_RecordNode, // #9 = $tfe
/*25258*/         OPC_MoveParent,
/*25259*/         OPC_MoveChild, 11,
/*25261*/         OPC_RecordNode, // #10 = $lwe
/*25262*/         OPC_MoveParent,
/*25263*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25265*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25268*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25271*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25274*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25277*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25280*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25283*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25286*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25289*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4332:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25307*/       /*Scope*/ 68, /*->25376*/
/*25308*/         OPC_CheckChild1Type, MVT::v16i32,
/*25310*/         OPC_RecordChild2, // #1 = $rsrc
/*25311*/         OPC_RecordChild3, // #2 = $sampler
/*25312*/         OPC_RecordChild4, // #3 = $dmask
/*25313*/         OPC_RecordChild5, // #4 = $unorm
/*25314*/         OPC_RecordChild6, // #5 = $r128
/*25315*/         OPC_RecordChild7, // #6 = $da
/*25316*/         OPC_MoveChild, 8,
/*25318*/         OPC_RecordNode, // #7 = $glc
/*25319*/         OPC_MoveParent,
/*25320*/         OPC_MoveChild, 9,
/*25322*/         OPC_RecordNode, // #8 = $slc
/*25323*/         OPC_MoveParent,
/*25324*/         OPC_MoveChild, 10,
/*25326*/         OPC_RecordNode, // #9 = $tfe
/*25327*/         OPC_MoveParent,
/*25328*/         OPC_MoveChild, 11,
/*25330*/         OPC_RecordNode, // #10 = $lwe
/*25331*/         OPC_MoveParent,
/*25332*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25334*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25337*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25340*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25343*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25346*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25349*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25352*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25355*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25358*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4332:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25376*/       0, /*End of Scope*/
/*25377*/     /*Scope*/ 95|128,2/*351*/, /*->25730*/
/*25379*/       OPC_CheckChild0Integer, 111|128,33/*4335*/, 
/*25382*/       OPC_RecordChild1, // #0 = $addr
/*25383*/       OPC_Scope, 68, /*->25453*/ // 5 children in Scope
/*25385*/         OPC_CheckChild1Type, MVT::i32,
/*25387*/         OPC_RecordChild2, // #1 = $rsrc
/*25388*/         OPC_RecordChild3, // #2 = $sampler
/*25389*/         OPC_RecordChild4, // #3 = $dmask
/*25390*/         OPC_RecordChild5, // #4 = $unorm
/*25391*/         OPC_RecordChild6, // #5 = $r128
/*25392*/         OPC_RecordChild7, // #6 = $da
/*25393*/         OPC_MoveChild, 8,
/*25395*/         OPC_RecordNode, // #7 = $glc
/*25396*/         OPC_MoveParent,
/*25397*/         OPC_MoveChild, 9,
/*25399*/         OPC_RecordNode, // #8 = $slc
/*25400*/         OPC_MoveParent,
/*25401*/         OPC_MoveChild, 10,
/*25403*/         OPC_RecordNode, // #9 = $tfe
/*25404*/         OPC_MoveParent,
/*25405*/         OPC_MoveChild, 11,
/*25407*/         OPC_RecordNode, // #10 = $lwe
/*25408*/         OPC_MoveParent,
/*25409*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25411*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25414*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25417*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25420*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25423*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25426*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25429*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25432*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25435*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4335:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25453*/       /*Scope*/ 68, /*->25522*/
/*25454*/         OPC_CheckChild1Type, MVT::v2i32,
/*25456*/         OPC_RecordChild2, // #1 = $rsrc
/*25457*/         OPC_RecordChild3, // #2 = $sampler
/*25458*/         OPC_RecordChild4, // #3 = $dmask
/*25459*/         OPC_RecordChild5, // #4 = $unorm
/*25460*/         OPC_RecordChild6, // #5 = $r128
/*25461*/         OPC_RecordChild7, // #6 = $da
/*25462*/         OPC_MoveChild, 8,
/*25464*/         OPC_RecordNode, // #7 = $glc
/*25465*/         OPC_MoveParent,
/*25466*/         OPC_MoveChild, 9,
/*25468*/         OPC_RecordNode, // #8 = $slc
/*25469*/         OPC_MoveParent,
/*25470*/         OPC_MoveChild, 10,
/*25472*/         OPC_RecordNode, // #9 = $tfe
/*25473*/         OPC_MoveParent,
/*25474*/         OPC_MoveChild, 11,
/*25476*/         OPC_RecordNode, // #10 = $lwe
/*25477*/         OPC_MoveParent,
/*25478*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25480*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25483*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25486*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25489*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25492*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25495*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25498*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25501*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25504*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4335:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25522*/       /*Scope*/ 68, /*->25591*/
/*25523*/         OPC_CheckChild1Type, MVT::v4i32,
/*25525*/         OPC_RecordChild2, // #1 = $rsrc
/*25526*/         OPC_RecordChild3, // #2 = $sampler
/*25527*/         OPC_RecordChild4, // #3 = $dmask
/*25528*/         OPC_RecordChild5, // #4 = $unorm
/*25529*/         OPC_RecordChild6, // #5 = $r128
/*25530*/         OPC_RecordChild7, // #6 = $da
/*25531*/         OPC_MoveChild, 8,
/*25533*/         OPC_RecordNode, // #7 = $glc
/*25534*/         OPC_MoveParent,
/*25535*/         OPC_MoveChild, 9,
/*25537*/         OPC_RecordNode, // #8 = $slc
/*25538*/         OPC_MoveParent,
/*25539*/         OPC_MoveChild, 10,
/*25541*/         OPC_RecordNode, // #9 = $tfe
/*25542*/         OPC_MoveParent,
/*25543*/         OPC_MoveChild, 11,
/*25545*/         OPC_RecordNode, // #10 = $lwe
/*25546*/         OPC_MoveParent,
/*25547*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25549*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25552*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25555*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25558*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25561*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25564*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25567*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25570*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25573*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4335:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25591*/       /*Scope*/ 68, /*->25660*/
/*25592*/         OPC_CheckChild1Type, MVT::v8i32,
/*25594*/         OPC_RecordChild2, // #1 = $rsrc
/*25595*/         OPC_RecordChild3, // #2 = $sampler
/*25596*/         OPC_RecordChild4, // #3 = $dmask
/*25597*/         OPC_RecordChild5, // #4 = $unorm
/*25598*/         OPC_RecordChild6, // #5 = $r128
/*25599*/         OPC_RecordChild7, // #6 = $da
/*25600*/         OPC_MoveChild, 8,
/*25602*/         OPC_RecordNode, // #7 = $glc
/*25603*/         OPC_MoveParent,
/*25604*/         OPC_MoveChild, 9,
/*25606*/         OPC_RecordNode, // #8 = $slc
/*25607*/         OPC_MoveParent,
/*25608*/         OPC_MoveChild, 10,
/*25610*/         OPC_RecordNode, // #9 = $tfe
/*25611*/         OPC_MoveParent,
/*25612*/         OPC_MoveChild, 11,
/*25614*/         OPC_RecordNode, // #10 = $lwe
/*25615*/         OPC_MoveParent,
/*25616*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25618*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25621*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25624*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25627*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25630*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25633*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25636*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25639*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25642*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4335:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25660*/       /*Scope*/ 68, /*->25729*/
/*25661*/         OPC_CheckChild1Type, MVT::v16i32,
/*25663*/         OPC_RecordChild2, // #1 = $rsrc
/*25664*/         OPC_RecordChild3, // #2 = $sampler
/*25665*/         OPC_RecordChild4, // #3 = $dmask
/*25666*/         OPC_RecordChild5, // #4 = $unorm
/*25667*/         OPC_RecordChild6, // #5 = $r128
/*25668*/         OPC_RecordChild7, // #6 = $da
/*25669*/         OPC_MoveChild, 8,
/*25671*/         OPC_RecordNode, // #7 = $glc
/*25672*/         OPC_MoveParent,
/*25673*/         OPC_MoveChild, 9,
/*25675*/         OPC_RecordNode, // #8 = $slc
/*25676*/         OPC_MoveParent,
/*25677*/         OPC_MoveChild, 10,
/*25679*/         OPC_RecordNode, // #9 = $tfe
/*25680*/         OPC_MoveParent,
/*25681*/         OPC_MoveChild, 11,
/*25683*/         OPC_RecordNode, // #10 = $lwe
/*25684*/         OPC_MoveParent,
/*25685*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25687*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25690*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25693*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25696*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25699*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25702*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25705*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25708*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25711*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4335:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25729*/       0, /*End of Scope*/
/*25730*/     /*Scope*/ 95|128,2/*351*/, /*->26083*/
/*25732*/       OPC_CheckChild0Integer, 77|128,33/*4301*/, 
/*25735*/       OPC_RecordChild1, // #0 = $addr
/*25736*/       OPC_Scope, 68, /*->25806*/ // 5 children in Scope
/*25738*/         OPC_CheckChild1Type, MVT::i32,
/*25740*/         OPC_RecordChild2, // #1 = $rsrc
/*25741*/         OPC_RecordChild3, // #2 = $sampler
/*25742*/         OPC_RecordChild4, // #3 = $dmask
/*25743*/         OPC_RecordChild5, // #4 = $unorm
/*25744*/         OPC_RecordChild6, // #5 = $r128
/*25745*/         OPC_RecordChild7, // #6 = $da
/*25746*/         OPC_MoveChild, 8,
/*25748*/         OPC_RecordNode, // #7 = $glc
/*25749*/         OPC_MoveParent,
/*25750*/         OPC_MoveChild, 9,
/*25752*/         OPC_RecordNode, // #8 = $slc
/*25753*/         OPC_MoveParent,
/*25754*/         OPC_MoveChild, 10,
/*25756*/         OPC_RecordNode, // #9 = $tfe
/*25757*/         OPC_MoveParent,
/*25758*/         OPC_MoveChild, 11,
/*25760*/         OPC_RecordNode, // #10 = $lwe
/*25761*/         OPC_MoveParent,
/*25762*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25764*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25767*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25770*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25773*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25776*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25779*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25782*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25785*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25788*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4301:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25806*/       /*Scope*/ 68, /*->25875*/
/*25807*/         OPC_CheckChild1Type, MVT::v2i32,
/*25809*/         OPC_RecordChild2, // #1 = $rsrc
/*25810*/         OPC_RecordChild3, // #2 = $sampler
/*25811*/         OPC_RecordChild4, // #3 = $dmask
/*25812*/         OPC_RecordChild5, // #4 = $unorm
/*25813*/         OPC_RecordChild6, // #5 = $r128
/*25814*/         OPC_RecordChild7, // #6 = $da
/*25815*/         OPC_MoveChild, 8,
/*25817*/         OPC_RecordNode, // #7 = $glc
/*25818*/         OPC_MoveParent,
/*25819*/         OPC_MoveChild, 9,
/*25821*/         OPC_RecordNode, // #8 = $slc
/*25822*/         OPC_MoveParent,
/*25823*/         OPC_MoveChild, 10,
/*25825*/         OPC_RecordNode, // #9 = $tfe
/*25826*/         OPC_MoveParent,
/*25827*/         OPC_MoveChild, 11,
/*25829*/         OPC_RecordNode, // #10 = $lwe
/*25830*/         OPC_MoveParent,
/*25831*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25833*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25836*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25839*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25842*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25845*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25848*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25851*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25854*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25857*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4301:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25875*/       /*Scope*/ 68, /*->25944*/
/*25876*/         OPC_CheckChild1Type, MVT::v4i32,
/*25878*/         OPC_RecordChild2, // #1 = $rsrc
/*25879*/         OPC_RecordChild3, // #2 = $sampler
/*25880*/         OPC_RecordChild4, // #3 = $dmask
/*25881*/         OPC_RecordChild5, // #4 = $unorm
/*25882*/         OPC_RecordChild6, // #5 = $r128
/*25883*/         OPC_RecordChild7, // #6 = $da
/*25884*/         OPC_MoveChild, 8,
/*25886*/         OPC_RecordNode, // #7 = $glc
/*25887*/         OPC_MoveParent,
/*25888*/         OPC_MoveChild, 9,
/*25890*/         OPC_RecordNode, // #8 = $slc
/*25891*/         OPC_MoveParent,
/*25892*/         OPC_MoveChild, 10,
/*25894*/         OPC_RecordNode, // #9 = $tfe
/*25895*/         OPC_MoveParent,
/*25896*/         OPC_MoveChild, 11,
/*25898*/         OPC_RecordNode, // #10 = $lwe
/*25899*/         OPC_MoveParent,
/*25900*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25902*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25905*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25908*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25911*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25914*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25917*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25920*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25923*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25926*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4301:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25944*/       /*Scope*/ 68, /*->26013*/
/*25945*/         OPC_CheckChild1Type, MVT::v8i32,
/*25947*/         OPC_RecordChild2, // #1 = $rsrc
/*25948*/         OPC_RecordChild3, // #2 = $sampler
/*25949*/         OPC_RecordChild4, // #3 = $dmask
/*25950*/         OPC_RecordChild5, // #4 = $unorm
/*25951*/         OPC_RecordChild6, // #5 = $r128
/*25952*/         OPC_RecordChild7, // #6 = $da
/*25953*/         OPC_MoveChild, 8,
/*25955*/         OPC_RecordNode, // #7 = $glc
/*25956*/         OPC_MoveParent,
/*25957*/         OPC_MoveChild, 9,
/*25959*/         OPC_RecordNode, // #8 = $slc
/*25960*/         OPC_MoveParent,
/*25961*/         OPC_MoveChild, 10,
/*25963*/         OPC_RecordNode, // #9 = $tfe
/*25964*/         OPC_MoveParent,
/*25965*/         OPC_MoveChild, 11,
/*25967*/         OPC_RecordNode, // #10 = $lwe
/*25968*/         OPC_MoveParent,
/*25969*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25971*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25974*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25977*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25980*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25983*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25986*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25989*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25992*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25995*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4301:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26013*/       /*Scope*/ 68, /*->26082*/
/*26014*/         OPC_CheckChild1Type, MVT::v16i32,
/*26016*/         OPC_RecordChild2, // #1 = $rsrc
/*26017*/         OPC_RecordChild3, // #2 = $sampler
/*26018*/         OPC_RecordChild4, // #3 = $dmask
/*26019*/         OPC_RecordChild5, // #4 = $unorm
/*26020*/         OPC_RecordChild6, // #5 = $r128
/*26021*/         OPC_RecordChild7, // #6 = $da
/*26022*/         OPC_MoveChild, 8,
/*26024*/         OPC_RecordNode, // #7 = $glc
/*26025*/         OPC_MoveParent,
/*26026*/         OPC_MoveChild, 9,
/*26028*/         OPC_RecordNode, // #8 = $slc
/*26029*/         OPC_MoveParent,
/*26030*/         OPC_MoveChild, 10,
/*26032*/         OPC_RecordNode, // #9 = $tfe
/*26033*/         OPC_MoveParent,
/*26034*/         OPC_MoveChild, 11,
/*26036*/         OPC_RecordNode, // #10 = $lwe
/*26037*/         OPC_MoveParent,
/*26038*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26040*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26043*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26046*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26049*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26052*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26055*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26058*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26061*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26064*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4301:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26082*/       0, /*End of Scope*/
/*26083*/     /*Scope*/ 95|128,2/*351*/, /*->26436*/
/*26085*/       OPC_CheckChild0Integer, 78|128,33/*4302*/, 
/*26088*/       OPC_RecordChild1, // #0 = $addr
/*26089*/       OPC_Scope, 68, /*->26159*/ // 5 children in Scope
/*26091*/         OPC_CheckChild1Type, MVT::i32,
/*26093*/         OPC_RecordChild2, // #1 = $rsrc
/*26094*/         OPC_RecordChild3, // #2 = $sampler
/*26095*/         OPC_RecordChild4, // #3 = $dmask
/*26096*/         OPC_RecordChild5, // #4 = $unorm
/*26097*/         OPC_RecordChild6, // #5 = $r128
/*26098*/         OPC_RecordChild7, // #6 = $da
/*26099*/         OPC_MoveChild, 8,
/*26101*/         OPC_RecordNode, // #7 = $glc
/*26102*/         OPC_MoveParent,
/*26103*/         OPC_MoveChild, 9,
/*26105*/         OPC_RecordNode, // #8 = $slc
/*26106*/         OPC_MoveParent,
/*26107*/         OPC_MoveChild, 10,
/*26109*/         OPC_RecordNode, // #9 = $tfe
/*26110*/         OPC_MoveParent,
/*26111*/         OPC_MoveChild, 11,
/*26113*/         OPC_RecordNode, // #10 = $lwe
/*26114*/         OPC_MoveParent,
/*26115*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26117*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26120*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26123*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26126*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26129*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26132*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26135*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26138*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26141*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4302:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26159*/       /*Scope*/ 68, /*->26228*/
/*26160*/         OPC_CheckChild1Type, MVT::v2i32,
/*26162*/         OPC_RecordChild2, // #1 = $rsrc
/*26163*/         OPC_RecordChild3, // #2 = $sampler
/*26164*/         OPC_RecordChild4, // #3 = $dmask
/*26165*/         OPC_RecordChild5, // #4 = $unorm
/*26166*/         OPC_RecordChild6, // #5 = $r128
/*26167*/         OPC_RecordChild7, // #6 = $da
/*26168*/         OPC_MoveChild, 8,
/*26170*/         OPC_RecordNode, // #7 = $glc
/*26171*/         OPC_MoveParent,
/*26172*/         OPC_MoveChild, 9,
/*26174*/         OPC_RecordNode, // #8 = $slc
/*26175*/         OPC_MoveParent,
/*26176*/         OPC_MoveChild, 10,
/*26178*/         OPC_RecordNode, // #9 = $tfe
/*26179*/         OPC_MoveParent,
/*26180*/         OPC_MoveChild, 11,
/*26182*/         OPC_RecordNode, // #10 = $lwe
/*26183*/         OPC_MoveParent,
/*26184*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26186*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26189*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26192*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26195*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26198*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26201*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26204*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26207*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26210*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4302:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26228*/       /*Scope*/ 68, /*->26297*/
/*26229*/         OPC_CheckChild1Type, MVT::v4i32,
/*26231*/         OPC_RecordChild2, // #1 = $rsrc
/*26232*/         OPC_RecordChild3, // #2 = $sampler
/*26233*/         OPC_RecordChild4, // #3 = $dmask
/*26234*/         OPC_RecordChild5, // #4 = $unorm
/*26235*/         OPC_RecordChild6, // #5 = $r128
/*26236*/         OPC_RecordChild7, // #6 = $da
/*26237*/         OPC_MoveChild, 8,
/*26239*/         OPC_RecordNode, // #7 = $glc
/*26240*/         OPC_MoveParent,
/*26241*/         OPC_MoveChild, 9,
/*26243*/         OPC_RecordNode, // #8 = $slc
/*26244*/         OPC_MoveParent,
/*26245*/         OPC_MoveChild, 10,
/*26247*/         OPC_RecordNode, // #9 = $tfe
/*26248*/         OPC_MoveParent,
/*26249*/         OPC_MoveChild, 11,
/*26251*/         OPC_RecordNode, // #10 = $lwe
/*26252*/         OPC_MoveParent,
/*26253*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26255*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26258*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26261*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26264*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26267*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26270*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26273*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26276*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26279*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4302:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26297*/       /*Scope*/ 68, /*->26366*/
/*26298*/         OPC_CheckChild1Type, MVT::v8i32,
/*26300*/         OPC_RecordChild2, // #1 = $rsrc
/*26301*/         OPC_RecordChild3, // #2 = $sampler
/*26302*/         OPC_RecordChild4, // #3 = $dmask
/*26303*/         OPC_RecordChild5, // #4 = $unorm
/*26304*/         OPC_RecordChild6, // #5 = $r128
/*26305*/         OPC_RecordChild7, // #6 = $da
/*26306*/         OPC_MoveChild, 8,
/*26308*/         OPC_RecordNode, // #7 = $glc
/*26309*/         OPC_MoveParent,
/*26310*/         OPC_MoveChild, 9,
/*26312*/         OPC_RecordNode, // #8 = $slc
/*26313*/         OPC_MoveParent,
/*26314*/         OPC_MoveChild, 10,
/*26316*/         OPC_RecordNode, // #9 = $tfe
/*26317*/         OPC_MoveParent,
/*26318*/         OPC_MoveChild, 11,
/*26320*/         OPC_RecordNode, // #10 = $lwe
/*26321*/         OPC_MoveParent,
/*26322*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26324*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26327*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26330*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26333*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26336*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26339*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26342*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26345*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26348*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4302:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26366*/       /*Scope*/ 68, /*->26435*/
/*26367*/         OPC_CheckChild1Type, MVT::v16i32,
/*26369*/         OPC_RecordChild2, // #1 = $rsrc
/*26370*/         OPC_RecordChild3, // #2 = $sampler
/*26371*/         OPC_RecordChild4, // #3 = $dmask
/*26372*/         OPC_RecordChild5, // #4 = $unorm
/*26373*/         OPC_RecordChild6, // #5 = $r128
/*26374*/         OPC_RecordChild7, // #6 = $da
/*26375*/         OPC_MoveChild, 8,
/*26377*/         OPC_RecordNode, // #7 = $glc
/*26378*/         OPC_MoveParent,
/*26379*/         OPC_MoveChild, 9,
/*26381*/         OPC_RecordNode, // #8 = $slc
/*26382*/         OPC_MoveParent,
/*26383*/         OPC_MoveChild, 10,
/*26385*/         OPC_RecordNode, // #9 = $tfe
/*26386*/         OPC_MoveParent,
/*26387*/         OPC_MoveChild, 11,
/*26389*/         OPC_RecordNode, // #10 = $lwe
/*26390*/         OPC_MoveParent,
/*26391*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26393*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26396*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26399*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26402*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26405*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26408*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26411*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26414*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26417*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4302:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26435*/       0, /*End of Scope*/
/*26436*/     /*Scope*/ 95|128,2/*351*/, /*->26789*/
/*26438*/       OPC_CheckChild0Integer, 113|128,33/*4337*/, 
/*26441*/       OPC_RecordChild1, // #0 = $addr
/*26442*/       OPC_Scope, 68, /*->26512*/ // 5 children in Scope
/*26444*/         OPC_CheckChild1Type, MVT::i32,
/*26446*/         OPC_RecordChild2, // #1 = $rsrc
/*26447*/         OPC_RecordChild3, // #2 = $sampler
/*26448*/         OPC_RecordChild4, // #3 = $dmask
/*26449*/         OPC_RecordChild5, // #4 = $unorm
/*26450*/         OPC_RecordChild6, // #5 = $r128
/*26451*/         OPC_RecordChild7, // #6 = $da
/*26452*/         OPC_MoveChild, 8,
/*26454*/         OPC_RecordNode, // #7 = $glc
/*26455*/         OPC_MoveParent,
/*26456*/         OPC_MoveChild, 9,
/*26458*/         OPC_RecordNode, // #8 = $slc
/*26459*/         OPC_MoveParent,
/*26460*/         OPC_MoveChild, 10,
/*26462*/         OPC_RecordNode, // #9 = $tfe
/*26463*/         OPC_MoveParent,
/*26464*/         OPC_MoveChild, 11,
/*26466*/         OPC_RecordNode, // #10 = $lwe
/*26467*/         OPC_MoveParent,
/*26468*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26470*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26473*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26476*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26479*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26482*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26485*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26488*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26491*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26494*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4337:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26512*/       /*Scope*/ 68, /*->26581*/
/*26513*/         OPC_CheckChild1Type, MVT::v2i32,
/*26515*/         OPC_RecordChild2, // #1 = $rsrc
/*26516*/         OPC_RecordChild3, // #2 = $sampler
/*26517*/         OPC_RecordChild4, // #3 = $dmask
/*26518*/         OPC_RecordChild5, // #4 = $unorm
/*26519*/         OPC_RecordChild6, // #5 = $r128
/*26520*/         OPC_RecordChild7, // #6 = $da
/*26521*/         OPC_MoveChild, 8,
/*26523*/         OPC_RecordNode, // #7 = $glc
/*26524*/         OPC_MoveParent,
/*26525*/         OPC_MoveChild, 9,
/*26527*/         OPC_RecordNode, // #8 = $slc
/*26528*/         OPC_MoveParent,
/*26529*/         OPC_MoveChild, 10,
/*26531*/         OPC_RecordNode, // #9 = $tfe
/*26532*/         OPC_MoveParent,
/*26533*/         OPC_MoveChild, 11,
/*26535*/         OPC_RecordNode, // #10 = $lwe
/*26536*/         OPC_MoveParent,
/*26537*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26539*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26542*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26545*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26548*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26551*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26554*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26557*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26560*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26563*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4337:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26581*/       /*Scope*/ 68, /*->26650*/
/*26582*/         OPC_CheckChild1Type, MVT::v4i32,
/*26584*/         OPC_RecordChild2, // #1 = $rsrc
/*26585*/         OPC_RecordChild3, // #2 = $sampler
/*26586*/         OPC_RecordChild4, // #3 = $dmask
/*26587*/         OPC_RecordChild5, // #4 = $unorm
/*26588*/         OPC_RecordChild6, // #5 = $r128
/*26589*/         OPC_RecordChild7, // #6 = $da
/*26590*/         OPC_MoveChild, 8,
/*26592*/         OPC_RecordNode, // #7 = $glc
/*26593*/         OPC_MoveParent,
/*26594*/         OPC_MoveChild, 9,
/*26596*/         OPC_RecordNode, // #8 = $slc
/*26597*/         OPC_MoveParent,
/*26598*/         OPC_MoveChild, 10,
/*26600*/         OPC_RecordNode, // #9 = $tfe
/*26601*/         OPC_MoveParent,
/*26602*/         OPC_MoveChild, 11,
/*26604*/         OPC_RecordNode, // #10 = $lwe
/*26605*/         OPC_MoveParent,
/*26606*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26608*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26611*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26614*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26617*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26620*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26623*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26626*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26629*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26632*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4337:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26650*/       /*Scope*/ 68, /*->26719*/
/*26651*/         OPC_CheckChild1Type, MVT::v8i32,
/*26653*/         OPC_RecordChild2, // #1 = $rsrc
/*26654*/         OPC_RecordChild3, // #2 = $sampler
/*26655*/         OPC_RecordChild4, // #3 = $dmask
/*26656*/         OPC_RecordChild5, // #4 = $unorm
/*26657*/         OPC_RecordChild6, // #5 = $r128
/*26658*/         OPC_RecordChild7, // #6 = $da
/*26659*/         OPC_MoveChild, 8,
/*26661*/         OPC_RecordNode, // #7 = $glc
/*26662*/         OPC_MoveParent,
/*26663*/         OPC_MoveChild, 9,
/*26665*/         OPC_RecordNode, // #8 = $slc
/*26666*/         OPC_MoveParent,
/*26667*/         OPC_MoveChild, 10,
/*26669*/         OPC_RecordNode, // #9 = $tfe
/*26670*/         OPC_MoveParent,
/*26671*/         OPC_MoveChild, 11,
/*26673*/         OPC_RecordNode, // #10 = $lwe
/*26674*/         OPC_MoveParent,
/*26675*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26677*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26680*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26683*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26686*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26689*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26692*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26695*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26698*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26701*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4337:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26719*/       /*Scope*/ 68, /*->26788*/
/*26720*/         OPC_CheckChild1Type, MVT::v16i32,
/*26722*/         OPC_RecordChild2, // #1 = $rsrc
/*26723*/         OPC_RecordChild3, // #2 = $sampler
/*26724*/         OPC_RecordChild4, // #3 = $dmask
/*26725*/         OPC_RecordChild5, // #4 = $unorm
/*26726*/         OPC_RecordChild6, // #5 = $r128
/*26727*/         OPC_RecordChild7, // #6 = $da
/*26728*/         OPC_MoveChild, 8,
/*26730*/         OPC_RecordNode, // #7 = $glc
/*26731*/         OPC_MoveParent,
/*26732*/         OPC_MoveChild, 9,
/*26734*/         OPC_RecordNode, // #8 = $slc
/*26735*/         OPC_MoveParent,
/*26736*/         OPC_MoveChild, 10,
/*26738*/         OPC_RecordNode, // #9 = $tfe
/*26739*/         OPC_MoveParent,
/*26740*/         OPC_MoveChild, 11,
/*26742*/         OPC_RecordNode, // #10 = $lwe
/*26743*/         OPC_MoveParent,
/*26744*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26746*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26749*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26752*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26755*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26758*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26761*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26764*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26767*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26770*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4337:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26788*/       0, /*End of Scope*/
/*26789*/     /*Scope*/ 95|128,2/*351*/, /*->27142*/
/*26791*/       OPC_CheckChild0Integer, 101|128,33/*4325*/, 
/*26794*/       OPC_RecordChild1, // #0 = $addr
/*26795*/       OPC_Scope, 68, /*->26865*/ // 5 children in Scope
/*26797*/         OPC_CheckChild1Type, MVT::i32,
/*26799*/         OPC_RecordChild2, // #1 = $rsrc
/*26800*/         OPC_RecordChild3, // #2 = $sampler
/*26801*/         OPC_RecordChild4, // #3 = $dmask
/*26802*/         OPC_RecordChild5, // #4 = $unorm
/*26803*/         OPC_RecordChild6, // #5 = $r128
/*26804*/         OPC_RecordChild7, // #6 = $da
/*26805*/         OPC_MoveChild, 8,
/*26807*/         OPC_RecordNode, // #7 = $glc
/*26808*/         OPC_MoveParent,
/*26809*/         OPC_MoveChild, 9,
/*26811*/         OPC_RecordNode, // #8 = $slc
/*26812*/         OPC_MoveParent,
/*26813*/         OPC_MoveChild, 10,
/*26815*/         OPC_RecordNode, // #9 = $tfe
/*26816*/         OPC_MoveParent,
/*26817*/         OPC_MoveChild, 11,
/*26819*/         OPC_RecordNode, // #10 = $lwe
/*26820*/         OPC_MoveParent,
/*26821*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26823*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26826*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26829*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26832*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26835*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26838*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26841*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26844*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26847*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4325:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26865*/       /*Scope*/ 68, /*->26934*/
/*26866*/         OPC_CheckChild1Type, MVT::v2i32,
/*26868*/         OPC_RecordChild2, // #1 = $rsrc
/*26869*/         OPC_RecordChild3, // #2 = $sampler
/*26870*/         OPC_RecordChild4, // #3 = $dmask
/*26871*/         OPC_RecordChild5, // #4 = $unorm
/*26872*/         OPC_RecordChild6, // #5 = $r128
/*26873*/         OPC_RecordChild7, // #6 = $da
/*26874*/         OPC_MoveChild, 8,
/*26876*/         OPC_RecordNode, // #7 = $glc
/*26877*/         OPC_MoveParent,
/*26878*/         OPC_MoveChild, 9,
/*26880*/         OPC_RecordNode, // #8 = $slc
/*26881*/         OPC_MoveParent,
/*26882*/         OPC_MoveChild, 10,
/*26884*/         OPC_RecordNode, // #9 = $tfe
/*26885*/         OPC_MoveParent,
/*26886*/         OPC_MoveChild, 11,
/*26888*/         OPC_RecordNode, // #10 = $lwe
/*26889*/         OPC_MoveParent,
/*26890*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26892*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26895*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26898*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26901*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26904*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26907*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26910*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26913*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26916*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4325:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26934*/       /*Scope*/ 68, /*->27003*/
/*26935*/         OPC_CheckChild1Type, MVT::v4i32,
/*26937*/         OPC_RecordChild2, // #1 = $rsrc
/*26938*/         OPC_RecordChild3, // #2 = $sampler
/*26939*/         OPC_RecordChild4, // #3 = $dmask
/*26940*/         OPC_RecordChild5, // #4 = $unorm
/*26941*/         OPC_RecordChild6, // #5 = $r128
/*26942*/         OPC_RecordChild7, // #6 = $da
/*26943*/         OPC_MoveChild, 8,
/*26945*/         OPC_RecordNode, // #7 = $glc
/*26946*/         OPC_MoveParent,
/*26947*/         OPC_MoveChild, 9,
/*26949*/         OPC_RecordNode, // #8 = $slc
/*26950*/         OPC_MoveParent,
/*26951*/         OPC_MoveChild, 10,
/*26953*/         OPC_RecordNode, // #9 = $tfe
/*26954*/         OPC_MoveParent,
/*26955*/         OPC_MoveChild, 11,
/*26957*/         OPC_RecordNode, // #10 = $lwe
/*26958*/         OPC_MoveParent,
/*26959*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26961*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26964*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26967*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26970*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26973*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26976*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26979*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26982*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4325:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27003*/       /*Scope*/ 68, /*->27072*/
/*27004*/         OPC_CheckChild1Type, MVT::v8i32,
/*27006*/         OPC_RecordChild2, // #1 = $rsrc
/*27007*/         OPC_RecordChild3, // #2 = $sampler
/*27008*/         OPC_RecordChild4, // #3 = $dmask
/*27009*/         OPC_RecordChild5, // #4 = $unorm
/*27010*/         OPC_RecordChild6, // #5 = $r128
/*27011*/         OPC_RecordChild7, // #6 = $da
/*27012*/         OPC_MoveChild, 8,
/*27014*/         OPC_RecordNode, // #7 = $glc
/*27015*/         OPC_MoveParent,
/*27016*/         OPC_MoveChild, 9,
/*27018*/         OPC_RecordNode, // #8 = $slc
/*27019*/         OPC_MoveParent,
/*27020*/         OPC_MoveChild, 10,
/*27022*/         OPC_RecordNode, // #9 = $tfe
/*27023*/         OPC_MoveParent,
/*27024*/         OPC_MoveChild, 11,
/*27026*/         OPC_RecordNode, // #10 = $lwe
/*27027*/         OPC_MoveParent,
/*27028*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27030*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27033*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27036*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27039*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27042*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27045*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27048*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27051*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27054*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4325:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27072*/       /*Scope*/ 68, /*->27141*/
/*27073*/         OPC_CheckChild1Type, MVT::v16i32,
/*27075*/         OPC_RecordChild2, // #1 = $rsrc
/*27076*/         OPC_RecordChild3, // #2 = $sampler
/*27077*/         OPC_RecordChild4, // #3 = $dmask
/*27078*/         OPC_RecordChild5, // #4 = $unorm
/*27079*/         OPC_RecordChild6, // #5 = $r128
/*27080*/         OPC_RecordChild7, // #6 = $da
/*27081*/         OPC_MoveChild, 8,
/*27083*/         OPC_RecordNode, // #7 = $glc
/*27084*/         OPC_MoveParent,
/*27085*/         OPC_MoveChild, 9,
/*27087*/         OPC_RecordNode, // #8 = $slc
/*27088*/         OPC_MoveParent,
/*27089*/         OPC_MoveChild, 10,
/*27091*/         OPC_RecordNode, // #9 = $tfe
/*27092*/         OPC_MoveParent,
/*27093*/         OPC_MoveChild, 11,
/*27095*/         OPC_RecordNode, // #10 = $lwe
/*27096*/         OPC_MoveParent,
/*27097*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27099*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27102*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27105*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27108*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27111*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27114*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27117*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27120*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27123*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4325:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27141*/       0, /*End of Scope*/
/*27142*/     /*Scope*/ 95|128,2/*351*/, /*->27495*/
/*27144*/       OPC_CheckChild0Integer, 102|128,33/*4326*/, 
/*27147*/       OPC_RecordChild1, // #0 = $addr
/*27148*/       OPC_Scope, 68, /*->27218*/ // 5 children in Scope
/*27150*/         OPC_CheckChild1Type, MVT::i32,
/*27152*/         OPC_RecordChild2, // #1 = $rsrc
/*27153*/         OPC_RecordChild3, // #2 = $sampler
/*27154*/         OPC_RecordChild4, // #3 = $dmask
/*27155*/         OPC_RecordChild5, // #4 = $unorm
/*27156*/         OPC_RecordChild6, // #5 = $r128
/*27157*/         OPC_RecordChild7, // #6 = $da
/*27158*/         OPC_MoveChild, 8,
/*27160*/         OPC_RecordNode, // #7 = $glc
/*27161*/         OPC_MoveParent,
/*27162*/         OPC_MoveChild, 9,
/*27164*/         OPC_RecordNode, // #8 = $slc
/*27165*/         OPC_MoveParent,
/*27166*/         OPC_MoveChild, 10,
/*27168*/         OPC_RecordNode, // #9 = $tfe
/*27169*/         OPC_MoveParent,
/*27170*/         OPC_MoveChild, 11,
/*27172*/         OPC_RecordNode, // #10 = $lwe
/*27173*/         OPC_MoveParent,
/*27174*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27176*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27179*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27182*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27185*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27188*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27191*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27194*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27197*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27200*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4326:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27218*/       /*Scope*/ 68, /*->27287*/
/*27219*/         OPC_CheckChild1Type, MVT::v2i32,
/*27221*/         OPC_RecordChild2, // #1 = $rsrc
/*27222*/         OPC_RecordChild3, // #2 = $sampler
/*27223*/         OPC_RecordChild4, // #3 = $dmask
/*27224*/         OPC_RecordChild5, // #4 = $unorm
/*27225*/         OPC_RecordChild6, // #5 = $r128
/*27226*/         OPC_RecordChild7, // #6 = $da
/*27227*/         OPC_MoveChild, 8,
/*27229*/         OPC_RecordNode, // #7 = $glc
/*27230*/         OPC_MoveParent,
/*27231*/         OPC_MoveChild, 9,
/*27233*/         OPC_RecordNode, // #8 = $slc
/*27234*/         OPC_MoveParent,
/*27235*/         OPC_MoveChild, 10,
/*27237*/         OPC_RecordNode, // #9 = $tfe
/*27238*/         OPC_MoveParent,
/*27239*/         OPC_MoveChild, 11,
/*27241*/         OPC_RecordNode, // #10 = $lwe
/*27242*/         OPC_MoveParent,
/*27243*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27245*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27248*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27251*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27254*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27257*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27260*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27263*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27266*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27269*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4326:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27287*/       /*Scope*/ 68, /*->27356*/
/*27288*/         OPC_CheckChild1Type, MVT::v4i32,
/*27290*/         OPC_RecordChild2, // #1 = $rsrc
/*27291*/         OPC_RecordChild3, // #2 = $sampler
/*27292*/         OPC_RecordChild4, // #3 = $dmask
/*27293*/         OPC_RecordChild5, // #4 = $unorm
/*27294*/         OPC_RecordChild6, // #5 = $r128
/*27295*/         OPC_RecordChild7, // #6 = $da
/*27296*/         OPC_MoveChild, 8,
/*27298*/         OPC_RecordNode, // #7 = $glc
/*27299*/         OPC_MoveParent,
/*27300*/         OPC_MoveChild, 9,
/*27302*/         OPC_RecordNode, // #8 = $slc
/*27303*/         OPC_MoveParent,
/*27304*/         OPC_MoveChild, 10,
/*27306*/         OPC_RecordNode, // #9 = $tfe
/*27307*/         OPC_MoveParent,
/*27308*/         OPC_MoveChild, 11,
/*27310*/         OPC_RecordNode, // #10 = $lwe
/*27311*/         OPC_MoveParent,
/*27312*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27314*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27317*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27320*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27323*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27326*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27329*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27332*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27335*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27338*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4326:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27356*/       /*Scope*/ 68, /*->27425*/
/*27357*/         OPC_CheckChild1Type, MVT::v8i32,
/*27359*/         OPC_RecordChild2, // #1 = $rsrc
/*27360*/         OPC_RecordChild3, // #2 = $sampler
/*27361*/         OPC_RecordChild4, // #3 = $dmask
/*27362*/         OPC_RecordChild5, // #4 = $unorm
/*27363*/         OPC_RecordChild6, // #5 = $r128
/*27364*/         OPC_RecordChild7, // #6 = $da
/*27365*/         OPC_MoveChild, 8,
/*27367*/         OPC_RecordNode, // #7 = $glc
/*27368*/         OPC_MoveParent,
/*27369*/         OPC_MoveChild, 9,
/*27371*/         OPC_RecordNode, // #8 = $slc
/*27372*/         OPC_MoveParent,
/*27373*/         OPC_MoveChild, 10,
/*27375*/         OPC_RecordNode, // #9 = $tfe
/*27376*/         OPC_MoveParent,
/*27377*/         OPC_MoveChild, 11,
/*27379*/         OPC_RecordNode, // #10 = $lwe
/*27380*/         OPC_MoveParent,
/*27381*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27383*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27386*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27389*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27392*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27395*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27398*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27401*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27404*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27407*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4326:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27425*/       /*Scope*/ 68, /*->27494*/
/*27426*/         OPC_CheckChild1Type, MVT::v16i32,
/*27428*/         OPC_RecordChild2, // #1 = $rsrc
/*27429*/         OPC_RecordChild3, // #2 = $sampler
/*27430*/         OPC_RecordChild4, // #3 = $dmask
/*27431*/         OPC_RecordChild5, // #4 = $unorm
/*27432*/         OPC_RecordChild6, // #5 = $r128
/*27433*/         OPC_RecordChild7, // #6 = $da
/*27434*/         OPC_MoveChild, 8,
/*27436*/         OPC_RecordNode, // #7 = $glc
/*27437*/         OPC_MoveParent,
/*27438*/         OPC_MoveChild, 9,
/*27440*/         OPC_RecordNode, // #8 = $slc
/*27441*/         OPC_MoveParent,
/*27442*/         OPC_MoveChild, 10,
/*27444*/         OPC_RecordNode, // #9 = $tfe
/*27445*/         OPC_MoveParent,
/*27446*/         OPC_MoveChild, 11,
/*27448*/         OPC_RecordNode, // #10 = $lwe
/*27449*/         OPC_MoveParent,
/*27450*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27452*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27455*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27458*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27461*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27464*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27467*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27470*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27473*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27476*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4326:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27494*/       0, /*End of Scope*/
/*27495*/     /*Scope*/ 95|128,2/*351*/, /*->27848*/
/*27497*/       OPC_CheckChild0Integer, 81|128,33/*4305*/, 
/*27500*/       OPC_RecordChild1, // #0 = $addr
/*27501*/       OPC_Scope, 68, /*->27571*/ // 5 children in Scope
/*27503*/         OPC_CheckChild1Type, MVT::i32,
/*27505*/         OPC_RecordChild2, // #1 = $rsrc
/*27506*/         OPC_RecordChild3, // #2 = $sampler
/*27507*/         OPC_RecordChild4, // #3 = $dmask
/*27508*/         OPC_RecordChild5, // #4 = $unorm
/*27509*/         OPC_RecordChild6, // #5 = $r128
/*27510*/         OPC_RecordChild7, // #6 = $da
/*27511*/         OPC_MoveChild, 8,
/*27513*/         OPC_RecordNode, // #7 = $glc
/*27514*/         OPC_MoveParent,
/*27515*/         OPC_MoveChild, 9,
/*27517*/         OPC_RecordNode, // #8 = $slc
/*27518*/         OPC_MoveParent,
/*27519*/         OPC_MoveChild, 10,
/*27521*/         OPC_RecordNode, // #9 = $tfe
/*27522*/         OPC_MoveParent,
/*27523*/         OPC_MoveChild, 11,
/*27525*/         OPC_RecordNode, // #10 = $lwe
/*27526*/         OPC_MoveParent,
/*27527*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27529*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27532*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27535*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27538*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27541*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27544*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27547*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27550*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27553*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4305:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27571*/       /*Scope*/ 68, /*->27640*/
/*27572*/         OPC_CheckChild1Type, MVT::v2i32,
/*27574*/         OPC_RecordChild2, // #1 = $rsrc
/*27575*/         OPC_RecordChild3, // #2 = $sampler
/*27576*/         OPC_RecordChild4, // #3 = $dmask
/*27577*/         OPC_RecordChild5, // #4 = $unorm
/*27578*/         OPC_RecordChild6, // #5 = $r128
/*27579*/         OPC_RecordChild7, // #6 = $da
/*27580*/         OPC_MoveChild, 8,
/*27582*/         OPC_RecordNode, // #7 = $glc
/*27583*/         OPC_MoveParent,
/*27584*/         OPC_MoveChild, 9,
/*27586*/         OPC_RecordNode, // #8 = $slc
/*27587*/         OPC_MoveParent,
/*27588*/         OPC_MoveChild, 10,
/*27590*/         OPC_RecordNode, // #9 = $tfe
/*27591*/         OPC_MoveParent,
/*27592*/         OPC_MoveChild, 11,
/*27594*/         OPC_RecordNode, // #10 = $lwe
/*27595*/         OPC_MoveParent,
/*27596*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27598*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27601*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27604*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27607*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27610*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27613*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27616*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27619*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27622*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4305:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27640*/       /*Scope*/ 68, /*->27709*/
/*27641*/         OPC_CheckChild1Type, MVT::v4i32,
/*27643*/         OPC_RecordChild2, // #1 = $rsrc
/*27644*/         OPC_RecordChild3, // #2 = $sampler
/*27645*/         OPC_RecordChild4, // #3 = $dmask
/*27646*/         OPC_RecordChild5, // #4 = $unorm
/*27647*/         OPC_RecordChild6, // #5 = $r128
/*27648*/         OPC_RecordChild7, // #6 = $da
/*27649*/         OPC_MoveChild, 8,
/*27651*/         OPC_RecordNode, // #7 = $glc
/*27652*/         OPC_MoveParent,
/*27653*/         OPC_MoveChild, 9,
/*27655*/         OPC_RecordNode, // #8 = $slc
/*27656*/         OPC_MoveParent,
/*27657*/         OPC_MoveChild, 10,
/*27659*/         OPC_RecordNode, // #9 = $tfe
/*27660*/         OPC_MoveParent,
/*27661*/         OPC_MoveChild, 11,
/*27663*/         OPC_RecordNode, // #10 = $lwe
/*27664*/         OPC_MoveParent,
/*27665*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27667*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27670*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27673*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27676*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27679*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27682*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27685*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27688*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27691*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4305:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27709*/       /*Scope*/ 68, /*->27778*/
/*27710*/         OPC_CheckChild1Type, MVT::v8i32,
/*27712*/         OPC_RecordChild2, // #1 = $rsrc
/*27713*/         OPC_RecordChild3, // #2 = $sampler
/*27714*/         OPC_RecordChild4, // #3 = $dmask
/*27715*/         OPC_RecordChild5, // #4 = $unorm
/*27716*/         OPC_RecordChild6, // #5 = $r128
/*27717*/         OPC_RecordChild7, // #6 = $da
/*27718*/         OPC_MoveChild, 8,
/*27720*/         OPC_RecordNode, // #7 = $glc
/*27721*/         OPC_MoveParent,
/*27722*/         OPC_MoveChild, 9,
/*27724*/         OPC_RecordNode, // #8 = $slc
/*27725*/         OPC_MoveParent,
/*27726*/         OPC_MoveChild, 10,
/*27728*/         OPC_RecordNode, // #9 = $tfe
/*27729*/         OPC_MoveParent,
/*27730*/         OPC_MoveChild, 11,
/*27732*/         OPC_RecordNode, // #10 = $lwe
/*27733*/         OPC_MoveParent,
/*27734*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27736*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27739*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27742*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27745*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27748*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27751*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27754*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27757*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27760*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4305:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27778*/       /*Scope*/ 68, /*->27847*/
/*27779*/         OPC_CheckChild1Type, MVT::v16i32,
/*27781*/         OPC_RecordChild2, // #1 = $rsrc
/*27782*/         OPC_RecordChild3, // #2 = $sampler
/*27783*/         OPC_RecordChild4, // #3 = $dmask
/*27784*/         OPC_RecordChild5, // #4 = $unorm
/*27785*/         OPC_RecordChild6, // #5 = $r128
/*27786*/         OPC_RecordChild7, // #6 = $da
/*27787*/         OPC_MoveChild, 8,
/*27789*/         OPC_RecordNode, // #7 = $glc
/*27790*/         OPC_MoveParent,
/*27791*/         OPC_MoveChild, 9,
/*27793*/         OPC_RecordNode, // #8 = $slc
/*27794*/         OPC_MoveParent,
/*27795*/         OPC_MoveChild, 10,
/*27797*/         OPC_RecordNode, // #9 = $tfe
/*27798*/         OPC_MoveParent,
/*27799*/         OPC_MoveChild, 11,
/*27801*/         OPC_RecordNode, // #10 = $lwe
/*27802*/         OPC_MoveParent,
/*27803*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27805*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27808*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27811*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27814*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27817*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27820*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27823*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27826*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27829*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4305:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27847*/       0, /*End of Scope*/
/*27848*/     /*Scope*/ 95|128,2/*351*/, /*->28201*/
/*27850*/       OPC_CheckChild0Integer, 90|128,33/*4314*/, 
/*27853*/       OPC_RecordChild1, // #0 = $addr
/*27854*/       OPC_Scope, 68, /*->27924*/ // 5 children in Scope
/*27856*/         OPC_CheckChild1Type, MVT::i32,
/*27858*/         OPC_RecordChild2, // #1 = $rsrc
/*27859*/         OPC_RecordChild3, // #2 = $sampler
/*27860*/         OPC_RecordChild4, // #3 = $dmask
/*27861*/         OPC_RecordChild5, // #4 = $unorm
/*27862*/         OPC_RecordChild6, // #5 = $r128
/*27863*/         OPC_RecordChild7, // #6 = $da
/*27864*/         OPC_MoveChild, 8,
/*27866*/         OPC_RecordNode, // #7 = $glc
/*27867*/         OPC_MoveParent,
/*27868*/         OPC_MoveChild, 9,
/*27870*/         OPC_RecordNode, // #8 = $slc
/*27871*/         OPC_MoveParent,
/*27872*/         OPC_MoveChild, 10,
/*27874*/         OPC_RecordNode, // #9 = $tfe
/*27875*/         OPC_MoveParent,
/*27876*/         OPC_MoveChild, 11,
/*27878*/         OPC_RecordNode, // #10 = $lwe
/*27879*/         OPC_MoveParent,
/*27880*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27882*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27885*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27888*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27891*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27894*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27897*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27900*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27903*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27906*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4314:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27924*/       /*Scope*/ 68, /*->27993*/
/*27925*/         OPC_CheckChild1Type, MVT::v2i32,
/*27927*/         OPC_RecordChild2, // #1 = $rsrc
/*27928*/         OPC_RecordChild3, // #2 = $sampler
/*27929*/         OPC_RecordChild4, // #3 = $dmask
/*27930*/         OPC_RecordChild5, // #4 = $unorm
/*27931*/         OPC_RecordChild6, // #5 = $r128
/*27932*/         OPC_RecordChild7, // #6 = $da
/*27933*/         OPC_MoveChild, 8,
/*27935*/         OPC_RecordNode, // #7 = $glc
/*27936*/         OPC_MoveParent,
/*27937*/         OPC_MoveChild, 9,
/*27939*/         OPC_RecordNode, // #8 = $slc
/*27940*/         OPC_MoveParent,
/*27941*/         OPC_MoveChild, 10,
/*27943*/         OPC_RecordNode, // #9 = $tfe
/*27944*/         OPC_MoveParent,
/*27945*/         OPC_MoveChild, 11,
/*27947*/         OPC_RecordNode, // #10 = $lwe
/*27948*/         OPC_MoveParent,
/*27949*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27951*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27954*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27957*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27960*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27963*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27966*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27969*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27972*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27975*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4314:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27993*/       /*Scope*/ 68, /*->28062*/
/*27994*/         OPC_CheckChild1Type, MVT::v4i32,
/*27996*/         OPC_RecordChild2, // #1 = $rsrc
/*27997*/         OPC_RecordChild3, // #2 = $sampler
/*27998*/         OPC_RecordChild4, // #3 = $dmask
/*27999*/         OPC_RecordChild5, // #4 = $unorm
/*28000*/         OPC_RecordChild6, // #5 = $r128
/*28001*/         OPC_RecordChild7, // #6 = $da
/*28002*/         OPC_MoveChild, 8,
/*28004*/         OPC_RecordNode, // #7 = $glc
/*28005*/         OPC_MoveParent,
/*28006*/         OPC_MoveChild, 9,
/*28008*/         OPC_RecordNode, // #8 = $slc
/*28009*/         OPC_MoveParent,
/*28010*/         OPC_MoveChild, 10,
/*28012*/         OPC_RecordNode, // #9 = $tfe
/*28013*/         OPC_MoveParent,
/*28014*/         OPC_MoveChild, 11,
/*28016*/         OPC_RecordNode, // #10 = $lwe
/*28017*/         OPC_MoveParent,
/*28018*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28020*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28023*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28026*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28029*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28032*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28035*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28038*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28041*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28044*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4314:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28062*/       /*Scope*/ 68, /*->28131*/
/*28063*/         OPC_CheckChild1Type, MVT::v8i32,
/*28065*/         OPC_RecordChild2, // #1 = $rsrc
/*28066*/         OPC_RecordChild3, // #2 = $sampler
/*28067*/         OPC_RecordChild4, // #3 = $dmask
/*28068*/         OPC_RecordChild5, // #4 = $unorm
/*28069*/         OPC_RecordChild6, // #5 = $r128
/*28070*/         OPC_RecordChild7, // #6 = $da
/*28071*/         OPC_MoveChild, 8,
/*28073*/         OPC_RecordNode, // #7 = $glc
/*28074*/         OPC_MoveParent,
/*28075*/         OPC_MoveChild, 9,
/*28077*/         OPC_RecordNode, // #8 = $slc
/*28078*/         OPC_MoveParent,
/*28079*/         OPC_MoveChild, 10,
/*28081*/         OPC_RecordNode, // #9 = $tfe
/*28082*/         OPC_MoveParent,
/*28083*/         OPC_MoveChild, 11,
/*28085*/         OPC_RecordNode, // #10 = $lwe
/*28086*/         OPC_MoveParent,
/*28087*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28089*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28092*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28095*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28098*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28101*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28104*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28107*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28110*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28113*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4314:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28131*/       /*Scope*/ 68, /*->28200*/
/*28132*/         OPC_CheckChild1Type, MVT::v16i32,
/*28134*/         OPC_RecordChild2, // #1 = $rsrc
/*28135*/         OPC_RecordChild3, // #2 = $sampler
/*28136*/         OPC_RecordChild4, // #3 = $dmask
/*28137*/         OPC_RecordChild5, // #4 = $unorm
/*28138*/         OPC_RecordChild6, // #5 = $r128
/*28139*/         OPC_RecordChild7, // #6 = $da
/*28140*/         OPC_MoveChild, 8,
/*28142*/         OPC_RecordNode, // #7 = $glc
/*28143*/         OPC_MoveParent,
/*28144*/         OPC_MoveChild, 9,
/*28146*/         OPC_RecordNode, // #8 = $slc
/*28147*/         OPC_MoveParent,
/*28148*/         OPC_MoveChild, 10,
/*28150*/         OPC_RecordNode, // #9 = $tfe
/*28151*/         OPC_MoveParent,
/*28152*/         OPC_MoveChild, 11,
/*28154*/         OPC_RecordNode, // #10 = $lwe
/*28155*/         OPC_MoveParent,
/*28156*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28158*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28161*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28164*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28167*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28170*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28173*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28176*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28179*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28182*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4314:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28200*/       0, /*End of Scope*/
/*28201*/     /*Scope*/ 95|128,2/*351*/, /*->28554*/
/*28203*/       OPC_CheckChild0Integer, 92|128,33/*4316*/, 
/*28206*/       OPC_RecordChild1, // #0 = $addr
/*28207*/       OPC_Scope, 68, /*->28277*/ // 5 children in Scope
/*28209*/         OPC_CheckChild1Type, MVT::i32,
/*28211*/         OPC_RecordChild2, // #1 = $rsrc
/*28212*/         OPC_RecordChild3, // #2 = $sampler
/*28213*/         OPC_RecordChild4, // #3 = $dmask
/*28214*/         OPC_RecordChild5, // #4 = $unorm
/*28215*/         OPC_RecordChild6, // #5 = $r128
/*28216*/         OPC_RecordChild7, // #6 = $da
/*28217*/         OPC_MoveChild, 8,
/*28219*/         OPC_RecordNode, // #7 = $glc
/*28220*/         OPC_MoveParent,
/*28221*/         OPC_MoveChild, 9,
/*28223*/         OPC_RecordNode, // #8 = $slc
/*28224*/         OPC_MoveParent,
/*28225*/         OPC_MoveChild, 10,
/*28227*/         OPC_RecordNode, // #9 = $tfe
/*28228*/         OPC_MoveParent,
/*28229*/         OPC_MoveChild, 11,
/*28231*/         OPC_RecordNode, // #10 = $lwe
/*28232*/         OPC_MoveParent,
/*28233*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28235*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28238*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28241*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28244*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28247*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28250*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28253*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28256*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28259*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4316:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28277*/       /*Scope*/ 68, /*->28346*/
/*28278*/         OPC_CheckChild1Type, MVT::v2i32,
/*28280*/         OPC_RecordChild2, // #1 = $rsrc
/*28281*/         OPC_RecordChild3, // #2 = $sampler
/*28282*/         OPC_RecordChild4, // #3 = $dmask
/*28283*/         OPC_RecordChild5, // #4 = $unorm
/*28284*/         OPC_RecordChild6, // #5 = $r128
/*28285*/         OPC_RecordChild7, // #6 = $da
/*28286*/         OPC_MoveChild, 8,
/*28288*/         OPC_RecordNode, // #7 = $glc
/*28289*/         OPC_MoveParent,
/*28290*/         OPC_MoveChild, 9,
/*28292*/         OPC_RecordNode, // #8 = $slc
/*28293*/         OPC_MoveParent,
/*28294*/         OPC_MoveChild, 10,
/*28296*/         OPC_RecordNode, // #9 = $tfe
/*28297*/         OPC_MoveParent,
/*28298*/         OPC_MoveChild, 11,
/*28300*/         OPC_RecordNode, // #10 = $lwe
/*28301*/         OPC_MoveParent,
/*28302*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28304*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28307*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28310*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28313*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28316*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28319*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28322*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28325*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28328*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4316:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28346*/       /*Scope*/ 68, /*->28415*/
/*28347*/         OPC_CheckChild1Type, MVT::v4i32,
/*28349*/         OPC_RecordChild2, // #1 = $rsrc
/*28350*/         OPC_RecordChild3, // #2 = $sampler
/*28351*/         OPC_RecordChild4, // #3 = $dmask
/*28352*/         OPC_RecordChild5, // #4 = $unorm
/*28353*/         OPC_RecordChild6, // #5 = $r128
/*28354*/         OPC_RecordChild7, // #6 = $da
/*28355*/         OPC_MoveChild, 8,
/*28357*/         OPC_RecordNode, // #7 = $glc
/*28358*/         OPC_MoveParent,
/*28359*/         OPC_MoveChild, 9,
/*28361*/         OPC_RecordNode, // #8 = $slc
/*28362*/         OPC_MoveParent,
/*28363*/         OPC_MoveChild, 10,
/*28365*/         OPC_RecordNode, // #9 = $tfe
/*28366*/         OPC_MoveParent,
/*28367*/         OPC_MoveChild, 11,
/*28369*/         OPC_RecordNode, // #10 = $lwe
/*28370*/         OPC_MoveParent,
/*28371*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28373*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28376*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28379*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28382*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28385*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28388*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28391*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28394*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28397*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4316:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28415*/       /*Scope*/ 68, /*->28484*/
/*28416*/         OPC_CheckChild1Type, MVT::v8i32,
/*28418*/         OPC_RecordChild2, // #1 = $rsrc
/*28419*/         OPC_RecordChild3, // #2 = $sampler
/*28420*/         OPC_RecordChild4, // #3 = $dmask
/*28421*/         OPC_RecordChild5, // #4 = $unorm
/*28422*/         OPC_RecordChild6, // #5 = $r128
/*28423*/         OPC_RecordChild7, // #6 = $da
/*28424*/         OPC_MoveChild, 8,
/*28426*/         OPC_RecordNode, // #7 = $glc
/*28427*/         OPC_MoveParent,
/*28428*/         OPC_MoveChild, 9,
/*28430*/         OPC_RecordNode, // #8 = $slc
/*28431*/         OPC_MoveParent,
/*28432*/         OPC_MoveChild, 10,
/*28434*/         OPC_RecordNode, // #9 = $tfe
/*28435*/         OPC_MoveParent,
/*28436*/         OPC_MoveChild, 11,
/*28438*/         OPC_RecordNode, // #10 = $lwe
/*28439*/         OPC_MoveParent,
/*28440*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28442*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28445*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28448*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28451*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28454*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28457*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28460*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28463*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28466*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4316:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28484*/       /*Scope*/ 68, /*->28553*/
/*28485*/         OPC_CheckChild1Type, MVT::v16i32,
/*28487*/         OPC_RecordChild2, // #1 = $rsrc
/*28488*/         OPC_RecordChild3, // #2 = $sampler
/*28489*/         OPC_RecordChild4, // #3 = $dmask
/*28490*/         OPC_RecordChild5, // #4 = $unorm
/*28491*/         OPC_RecordChild6, // #5 = $r128
/*28492*/         OPC_RecordChild7, // #6 = $da
/*28493*/         OPC_MoveChild, 8,
/*28495*/         OPC_RecordNode, // #7 = $glc
/*28496*/         OPC_MoveParent,
/*28497*/         OPC_MoveChild, 9,
/*28499*/         OPC_RecordNode, // #8 = $slc
/*28500*/         OPC_MoveParent,
/*28501*/         OPC_MoveChild, 10,
/*28503*/         OPC_RecordNode, // #9 = $tfe
/*28504*/         OPC_MoveParent,
/*28505*/         OPC_MoveChild, 11,
/*28507*/         OPC_RecordNode, // #10 = $lwe
/*28508*/         OPC_MoveParent,
/*28509*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28511*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28514*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28517*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28520*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28523*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28526*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28529*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28532*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28535*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4316:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28553*/       0, /*End of Scope*/
/*28554*/     /*Scope*/ 95|128,2/*351*/, /*->28907*/
/*28556*/       OPC_CheckChild0Integer, 93|128,33/*4317*/, 
/*28559*/       OPC_RecordChild1, // #0 = $addr
/*28560*/       OPC_Scope, 68, /*->28630*/ // 5 children in Scope
/*28562*/         OPC_CheckChild1Type, MVT::i32,
/*28564*/         OPC_RecordChild2, // #1 = $rsrc
/*28565*/         OPC_RecordChild3, // #2 = $sampler
/*28566*/         OPC_RecordChild4, // #3 = $dmask
/*28567*/         OPC_RecordChild5, // #4 = $unorm
/*28568*/         OPC_RecordChild6, // #5 = $r128
/*28569*/         OPC_RecordChild7, // #6 = $da
/*28570*/         OPC_MoveChild, 8,
/*28572*/         OPC_RecordNode, // #7 = $glc
/*28573*/         OPC_MoveParent,
/*28574*/         OPC_MoveChild, 9,
/*28576*/         OPC_RecordNode, // #8 = $slc
/*28577*/         OPC_MoveParent,
/*28578*/         OPC_MoveChild, 10,
/*28580*/         OPC_RecordNode, // #9 = $tfe
/*28581*/         OPC_MoveParent,
/*28582*/         OPC_MoveChild, 11,
/*28584*/         OPC_RecordNode, // #10 = $lwe
/*28585*/         OPC_MoveParent,
/*28586*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28588*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28591*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28594*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28597*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28600*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28603*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28606*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28609*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28612*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4317:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28630*/       /*Scope*/ 68, /*->28699*/
/*28631*/         OPC_CheckChild1Type, MVT::v2i32,
/*28633*/         OPC_RecordChild2, // #1 = $rsrc
/*28634*/         OPC_RecordChild3, // #2 = $sampler
/*28635*/         OPC_RecordChild4, // #3 = $dmask
/*28636*/         OPC_RecordChild5, // #4 = $unorm
/*28637*/         OPC_RecordChild6, // #5 = $r128
/*28638*/         OPC_RecordChild7, // #6 = $da
/*28639*/         OPC_MoveChild, 8,
/*28641*/         OPC_RecordNode, // #7 = $glc
/*28642*/         OPC_MoveParent,
/*28643*/         OPC_MoveChild, 9,
/*28645*/         OPC_RecordNode, // #8 = $slc
/*28646*/         OPC_MoveParent,
/*28647*/         OPC_MoveChild, 10,
/*28649*/         OPC_RecordNode, // #9 = $tfe
/*28650*/         OPC_MoveParent,
/*28651*/         OPC_MoveChild, 11,
/*28653*/         OPC_RecordNode, // #10 = $lwe
/*28654*/         OPC_MoveParent,
/*28655*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28657*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28660*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28663*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28666*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28669*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28672*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28675*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28678*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28681*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4317:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28699*/       /*Scope*/ 68, /*->28768*/
/*28700*/         OPC_CheckChild1Type, MVT::v4i32,
/*28702*/         OPC_RecordChild2, // #1 = $rsrc
/*28703*/         OPC_RecordChild3, // #2 = $sampler
/*28704*/         OPC_RecordChild4, // #3 = $dmask
/*28705*/         OPC_RecordChild5, // #4 = $unorm
/*28706*/         OPC_RecordChild6, // #5 = $r128
/*28707*/         OPC_RecordChild7, // #6 = $da
/*28708*/         OPC_MoveChild, 8,
/*28710*/         OPC_RecordNode, // #7 = $glc
/*28711*/         OPC_MoveParent,
/*28712*/         OPC_MoveChild, 9,
/*28714*/         OPC_RecordNode, // #8 = $slc
/*28715*/         OPC_MoveParent,
/*28716*/         OPC_MoveChild, 10,
/*28718*/         OPC_RecordNode, // #9 = $tfe
/*28719*/         OPC_MoveParent,
/*28720*/         OPC_MoveChild, 11,
/*28722*/         OPC_RecordNode, // #10 = $lwe
/*28723*/         OPC_MoveParent,
/*28724*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28726*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28729*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28732*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28735*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28738*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28741*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28744*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28747*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28750*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4317:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28768*/       /*Scope*/ 68, /*->28837*/
/*28769*/         OPC_CheckChild1Type, MVT::v8i32,
/*28771*/         OPC_RecordChild2, // #1 = $rsrc
/*28772*/         OPC_RecordChild3, // #2 = $sampler
/*28773*/         OPC_RecordChild4, // #3 = $dmask
/*28774*/         OPC_RecordChild5, // #4 = $unorm
/*28775*/         OPC_RecordChild6, // #5 = $r128
/*28776*/         OPC_RecordChild7, // #6 = $da
/*28777*/         OPC_MoveChild, 8,
/*28779*/         OPC_RecordNode, // #7 = $glc
/*28780*/         OPC_MoveParent,
/*28781*/         OPC_MoveChild, 9,
/*28783*/         OPC_RecordNode, // #8 = $slc
/*28784*/         OPC_MoveParent,
/*28785*/         OPC_MoveChild, 10,
/*28787*/         OPC_RecordNode, // #9 = $tfe
/*28788*/         OPC_MoveParent,
/*28789*/         OPC_MoveChild, 11,
/*28791*/         OPC_RecordNode, // #10 = $lwe
/*28792*/         OPC_MoveParent,
/*28793*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28795*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28798*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28801*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28804*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28807*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28810*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28813*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28816*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28819*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4317:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28837*/       /*Scope*/ 68, /*->28906*/
/*28838*/         OPC_CheckChild1Type, MVT::v16i32,
/*28840*/         OPC_RecordChild2, // #1 = $rsrc
/*28841*/         OPC_RecordChild3, // #2 = $sampler
/*28842*/         OPC_RecordChild4, // #3 = $dmask
/*28843*/         OPC_RecordChild5, // #4 = $unorm
/*28844*/         OPC_RecordChild6, // #5 = $r128
/*28845*/         OPC_RecordChild7, // #6 = $da
/*28846*/         OPC_MoveChild, 8,
/*28848*/         OPC_RecordNode, // #7 = $glc
/*28849*/         OPC_MoveParent,
/*28850*/         OPC_MoveChild, 9,
/*28852*/         OPC_RecordNode, // #8 = $slc
/*28853*/         OPC_MoveParent,
/*28854*/         OPC_MoveChild, 10,
/*28856*/         OPC_RecordNode, // #9 = $tfe
/*28857*/         OPC_MoveParent,
/*28858*/         OPC_MoveChild, 11,
/*28860*/         OPC_RecordNode, // #10 = $lwe
/*28861*/         OPC_MoveParent,
/*28862*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28864*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28867*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28870*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28873*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28876*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28879*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28882*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28885*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28888*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4317:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28906*/       0, /*End of Scope*/
/*28907*/     /*Scope*/ 95|128,2/*351*/, /*->29260*/
/*28909*/       OPC_CheckChild0Integer, 96|128,33/*4320*/, 
/*28912*/       OPC_RecordChild1, // #0 = $addr
/*28913*/       OPC_Scope, 68, /*->28983*/ // 5 children in Scope
/*28915*/         OPC_CheckChild1Type, MVT::i32,
/*28917*/         OPC_RecordChild2, // #1 = $rsrc
/*28918*/         OPC_RecordChild3, // #2 = $sampler
/*28919*/         OPC_RecordChild4, // #3 = $dmask
/*28920*/         OPC_RecordChild5, // #4 = $unorm
/*28921*/         OPC_RecordChild6, // #5 = $r128
/*28922*/         OPC_RecordChild7, // #6 = $da
/*28923*/         OPC_MoveChild, 8,
/*28925*/         OPC_RecordNode, // #7 = $glc
/*28926*/         OPC_MoveParent,
/*28927*/         OPC_MoveChild, 9,
/*28929*/         OPC_RecordNode, // #8 = $slc
/*28930*/         OPC_MoveParent,
/*28931*/         OPC_MoveChild, 10,
/*28933*/         OPC_RecordNode, // #9 = $tfe
/*28934*/         OPC_MoveParent,
/*28935*/         OPC_MoveChild, 11,
/*28937*/         OPC_RecordNode, // #10 = $lwe
/*28938*/         OPC_MoveParent,
/*28939*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28941*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28944*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28947*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28950*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28953*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28956*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28959*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28962*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28965*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4320:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28983*/       /*Scope*/ 68, /*->29052*/
/*28984*/         OPC_CheckChild1Type, MVT::v2i32,
/*28986*/         OPC_RecordChild2, // #1 = $rsrc
/*28987*/         OPC_RecordChild3, // #2 = $sampler
/*28988*/         OPC_RecordChild4, // #3 = $dmask
/*28989*/         OPC_RecordChild5, // #4 = $unorm
/*28990*/         OPC_RecordChild6, // #5 = $r128
/*28991*/         OPC_RecordChild7, // #6 = $da
/*28992*/         OPC_MoveChild, 8,
/*28994*/         OPC_RecordNode, // #7 = $glc
/*28995*/         OPC_MoveParent,
/*28996*/         OPC_MoveChild, 9,
/*28998*/         OPC_RecordNode, // #8 = $slc
/*28999*/         OPC_MoveParent,
/*29000*/         OPC_MoveChild, 10,
/*29002*/         OPC_RecordNode, // #9 = $tfe
/*29003*/         OPC_MoveParent,
/*29004*/         OPC_MoveChild, 11,
/*29006*/         OPC_RecordNode, // #10 = $lwe
/*29007*/         OPC_MoveParent,
/*29008*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29010*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29013*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29016*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29019*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29022*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29025*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29028*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29031*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29034*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4320:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29052*/       /*Scope*/ 68, /*->29121*/
/*29053*/         OPC_CheckChild1Type, MVT::v4i32,
/*29055*/         OPC_RecordChild2, // #1 = $rsrc
/*29056*/         OPC_RecordChild3, // #2 = $sampler
/*29057*/         OPC_RecordChild4, // #3 = $dmask
/*29058*/         OPC_RecordChild5, // #4 = $unorm
/*29059*/         OPC_RecordChild6, // #5 = $r128
/*29060*/         OPC_RecordChild7, // #6 = $da
/*29061*/         OPC_MoveChild, 8,
/*29063*/         OPC_RecordNode, // #7 = $glc
/*29064*/         OPC_MoveParent,
/*29065*/         OPC_MoveChild, 9,
/*29067*/         OPC_RecordNode, // #8 = $slc
/*29068*/         OPC_MoveParent,
/*29069*/         OPC_MoveChild, 10,
/*29071*/         OPC_RecordNode, // #9 = $tfe
/*29072*/         OPC_MoveParent,
/*29073*/         OPC_MoveChild, 11,
/*29075*/         OPC_RecordNode, // #10 = $lwe
/*29076*/         OPC_MoveParent,
/*29077*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29079*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29082*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29085*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29088*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29091*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29094*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29097*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29100*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29103*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4320:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29121*/       /*Scope*/ 68, /*->29190*/
/*29122*/         OPC_CheckChild1Type, MVT::v8i32,
/*29124*/         OPC_RecordChild2, // #1 = $rsrc
/*29125*/         OPC_RecordChild3, // #2 = $sampler
/*29126*/         OPC_RecordChild4, // #3 = $dmask
/*29127*/         OPC_RecordChild5, // #4 = $unorm
/*29128*/         OPC_RecordChild6, // #5 = $r128
/*29129*/         OPC_RecordChild7, // #6 = $da
/*29130*/         OPC_MoveChild, 8,
/*29132*/         OPC_RecordNode, // #7 = $glc
/*29133*/         OPC_MoveParent,
/*29134*/         OPC_MoveChild, 9,
/*29136*/         OPC_RecordNode, // #8 = $slc
/*29137*/         OPC_MoveParent,
/*29138*/         OPC_MoveChild, 10,
/*29140*/         OPC_RecordNode, // #9 = $tfe
/*29141*/         OPC_MoveParent,
/*29142*/         OPC_MoveChild, 11,
/*29144*/         OPC_RecordNode, // #10 = $lwe
/*29145*/         OPC_MoveParent,
/*29146*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29148*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29151*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29154*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29157*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29160*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29163*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29166*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29169*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29172*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4320:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29190*/       /*Scope*/ 68, /*->29259*/
/*29191*/         OPC_CheckChild1Type, MVT::v16i32,
/*29193*/         OPC_RecordChild2, // #1 = $rsrc
/*29194*/         OPC_RecordChild3, // #2 = $sampler
/*29195*/         OPC_RecordChild4, // #3 = $dmask
/*29196*/         OPC_RecordChild5, // #4 = $unorm
/*29197*/         OPC_RecordChild6, // #5 = $r128
/*29198*/         OPC_RecordChild7, // #6 = $da
/*29199*/         OPC_MoveChild, 8,
/*29201*/         OPC_RecordNode, // #7 = $glc
/*29202*/         OPC_MoveParent,
/*29203*/         OPC_MoveChild, 9,
/*29205*/         OPC_RecordNode, // #8 = $slc
/*29206*/         OPC_MoveParent,
/*29207*/         OPC_MoveChild, 10,
/*29209*/         OPC_RecordNode, // #9 = $tfe
/*29210*/         OPC_MoveParent,
/*29211*/         OPC_MoveChild, 11,
/*29213*/         OPC_RecordNode, // #10 = $lwe
/*29214*/         OPC_MoveParent,
/*29215*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29217*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29220*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29223*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29226*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29229*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29232*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29235*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29238*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29241*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4320:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29259*/       0, /*End of Scope*/
/*29260*/     /*Scope*/ 95|128,2/*351*/, /*->29613*/
/*29262*/       OPC_CheckChild0Integer, 82|128,33/*4306*/, 
/*29265*/       OPC_RecordChild1, // #0 = $addr
/*29266*/       OPC_Scope, 68, /*->29336*/ // 5 children in Scope
/*29268*/         OPC_CheckChild1Type, MVT::i32,
/*29270*/         OPC_RecordChild2, // #1 = $rsrc
/*29271*/         OPC_RecordChild3, // #2 = $sampler
/*29272*/         OPC_RecordChild4, // #3 = $dmask
/*29273*/         OPC_RecordChild5, // #4 = $unorm
/*29274*/         OPC_RecordChild6, // #5 = $r128
/*29275*/         OPC_RecordChild7, // #6 = $da
/*29276*/         OPC_MoveChild, 8,
/*29278*/         OPC_RecordNode, // #7 = $glc
/*29279*/         OPC_MoveParent,
/*29280*/         OPC_MoveChild, 9,
/*29282*/         OPC_RecordNode, // #8 = $slc
/*29283*/         OPC_MoveParent,
/*29284*/         OPC_MoveChild, 10,
/*29286*/         OPC_RecordNode, // #9 = $tfe
/*29287*/         OPC_MoveParent,
/*29288*/         OPC_MoveChild, 11,
/*29290*/         OPC_RecordNode, // #10 = $lwe
/*29291*/         OPC_MoveParent,
/*29292*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29294*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29297*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29300*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29303*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29306*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29309*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29312*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29315*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29318*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4306:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29336*/       /*Scope*/ 68, /*->29405*/
/*29337*/         OPC_CheckChild1Type, MVT::v2i32,
/*29339*/         OPC_RecordChild2, // #1 = $rsrc
/*29340*/         OPC_RecordChild3, // #2 = $sampler
/*29341*/         OPC_RecordChild4, // #3 = $dmask
/*29342*/         OPC_RecordChild5, // #4 = $unorm
/*29343*/         OPC_RecordChild6, // #5 = $r128
/*29344*/         OPC_RecordChild7, // #6 = $da
/*29345*/         OPC_MoveChild, 8,
/*29347*/         OPC_RecordNode, // #7 = $glc
/*29348*/         OPC_MoveParent,
/*29349*/         OPC_MoveChild, 9,
/*29351*/         OPC_RecordNode, // #8 = $slc
/*29352*/         OPC_MoveParent,
/*29353*/         OPC_MoveChild, 10,
/*29355*/         OPC_RecordNode, // #9 = $tfe
/*29356*/         OPC_MoveParent,
/*29357*/         OPC_MoveChild, 11,
/*29359*/         OPC_RecordNode, // #10 = $lwe
/*29360*/         OPC_MoveParent,
/*29361*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29363*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29366*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29369*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29372*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29375*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29378*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29381*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29384*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29387*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4306:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29405*/       /*Scope*/ 68, /*->29474*/
/*29406*/         OPC_CheckChild1Type, MVT::v4i32,
/*29408*/         OPC_RecordChild2, // #1 = $rsrc
/*29409*/         OPC_RecordChild3, // #2 = $sampler
/*29410*/         OPC_RecordChild4, // #3 = $dmask
/*29411*/         OPC_RecordChild5, // #4 = $unorm
/*29412*/         OPC_RecordChild6, // #5 = $r128
/*29413*/         OPC_RecordChild7, // #6 = $da
/*29414*/         OPC_MoveChild, 8,
/*29416*/         OPC_RecordNode, // #7 = $glc
/*29417*/         OPC_MoveParent,
/*29418*/         OPC_MoveChild, 9,
/*29420*/         OPC_RecordNode, // #8 = $slc
/*29421*/         OPC_MoveParent,
/*29422*/         OPC_MoveChild, 10,
/*29424*/         OPC_RecordNode, // #9 = $tfe
/*29425*/         OPC_MoveParent,
/*29426*/         OPC_MoveChild, 11,
/*29428*/         OPC_RecordNode, // #10 = $lwe
/*29429*/         OPC_MoveParent,
/*29430*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29432*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29435*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29438*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29441*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29444*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29447*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29450*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29453*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29456*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4306:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29474*/       /*Scope*/ 68, /*->29543*/
/*29475*/         OPC_CheckChild1Type, MVT::v8i32,
/*29477*/         OPC_RecordChild2, // #1 = $rsrc
/*29478*/         OPC_RecordChild3, // #2 = $sampler
/*29479*/         OPC_RecordChild4, // #3 = $dmask
/*29480*/         OPC_RecordChild5, // #4 = $unorm
/*29481*/         OPC_RecordChild6, // #5 = $r128
/*29482*/         OPC_RecordChild7, // #6 = $da
/*29483*/         OPC_MoveChild, 8,
/*29485*/         OPC_RecordNode, // #7 = $glc
/*29486*/         OPC_MoveParent,
/*29487*/         OPC_MoveChild, 9,
/*29489*/         OPC_RecordNode, // #8 = $slc
/*29490*/         OPC_MoveParent,
/*29491*/         OPC_MoveChild, 10,
/*29493*/         OPC_RecordNode, // #9 = $tfe
/*29494*/         OPC_MoveParent,
/*29495*/         OPC_MoveChild, 11,
/*29497*/         OPC_RecordNode, // #10 = $lwe
/*29498*/         OPC_MoveParent,
/*29499*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29501*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29504*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29507*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29510*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29513*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29516*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29519*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29522*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29525*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4306:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29543*/       /*Scope*/ 68, /*->29612*/
/*29544*/         OPC_CheckChild1Type, MVT::v16i32,
/*29546*/         OPC_RecordChild2, // #1 = $rsrc
/*29547*/         OPC_RecordChild3, // #2 = $sampler
/*29548*/         OPC_RecordChild4, // #3 = $dmask
/*29549*/         OPC_RecordChild5, // #4 = $unorm
/*29550*/         OPC_RecordChild6, // #5 = $r128
/*29551*/         OPC_RecordChild7, // #6 = $da
/*29552*/         OPC_MoveChild, 8,
/*29554*/         OPC_RecordNode, // #7 = $glc
/*29555*/         OPC_MoveParent,
/*29556*/         OPC_MoveChild, 9,
/*29558*/         OPC_RecordNode, // #8 = $slc
/*29559*/         OPC_MoveParent,
/*29560*/         OPC_MoveChild, 10,
/*29562*/         OPC_RecordNode, // #9 = $tfe
/*29563*/         OPC_MoveParent,
/*29564*/         OPC_MoveChild, 11,
/*29566*/         OPC_RecordNode, // #10 = $lwe
/*29567*/         OPC_MoveParent,
/*29568*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29570*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29573*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29576*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29579*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29582*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29585*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29588*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29591*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29594*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4306:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29612*/       0, /*End of Scope*/
/*29613*/     /*Scope*/ 95|128,2/*351*/, /*->29966*/
/*29615*/       OPC_CheckChild0Integer, 83|128,33/*4307*/, 
/*29618*/       OPC_RecordChild1, // #0 = $addr
/*29619*/       OPC_Scope, 68, /*->29689*/ // 5 children in Scope
/*29621*/         OPC_CheckChild1Type, MVT::i32,
/*29623*/         OPC_RecordChild2, // #1 = $rsrc
/*29624*/         OPC_RecordChild3, // #2 = $sampler
/*29625*/         OPC_RecordChild4, // #3 = $dmask
/*29626*/         OPC_RecordChild5, // #4 = $unorm
/*29627*/         OPC_RecordChild6, // #5 = $r128
/*29628*/         OPC_RecordChild7, // #6 = $da
/*29629*/         OPC_MoveChild, 8,
/*29631*/         OPC_RecordNode, // #7 = $glc
/*29632*/         OPC_MoveParent,
/*29633*/         OPC_MoveChild, 9,
/*29635*/         OPC_RecordNode, // #8 = $slc
/*29636*/         OPC_MoveParent,
/*29637*/         OPC_MoveChild, 10,
/*29639*/         OPC_RecordNode, // #9 = $tfe
/*29640*/         OPC_MoveParent,
/*29641*/         OPC_MoveChild, 11,
/*29643*/         OPC_RecordNode, // #10 = $lwe
/*29644*/         OPC_MoveParent,
/*29645*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29647*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29650*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29653*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29656*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29659*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29662*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29665*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29668*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29671*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4307:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29689*/       /*Scope*/ 68, /*->29758*/
/*29690*/         OPC_CheckChild1Type, MVT::v2i32,
/*29692*/         OPC_RecordChild2, // #1 = $rsrc
/*29693*/         OPC_RecordChild3, // #2 = $sampler
/*29694*/         OPC_RecordChild4, // #3 = $dmask
/*29695*/         OPC_RecordChild5, // #4 = $unorm
/*29696*/         OPC_RecordChild6, // #5 = $r128
/*29697*/         OPC_RecordChild7, // #6 = $da
/*29698*/         OPC_MoveChild, 8,
/*29700*/         OPC_RecordNode, // #7 = $glc
/*29701*/         OPC_MoveParent,
/*29702*/         OPC_MoveChild, 9,
/*29704*/         OPC_RecordNode, // #8 = $slc
/*29705*/         OPC_MoveParent,
/*29706*/         OPC_MoveChild, 10,
/*29708*/         OPC_RecordNode, // #9 = $tfe
/*29709*/         OPC_MoveParent,
/*29710*/         OPC_MoveChild, 11,
/*29712*/         OPC_RecordNode, // #10 = $lwe
/*29713*/         OPC_MoveParent,
/*29714*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29716*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29719*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29722*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29725*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29728*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29731*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29734*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29737*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29740*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4307:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29758*/       /*Scope*/ 68, /*->29827*/
/*29759*/         OPC_CheckChild1Type, MVT::v4i32,
/*29761*/         OPC_RecordChild2, // #1 = $rsrc
/*29762*/         OPC_RecordChild3, // #2 = $sampler
/*29763*/         OPC_RecordChild4, // #3 = $dmask
/*29764*/         OPC_RecordChild5, // #4 = $unorm
/*29765*/         OPC_RecordChild6, // #5 = $r128
/*29766*/         OPC_RecordChild7, // #6 = $da
/*29767*/         OPC_MoveChild, 8,
/*29769*/         OPC_RecordNode, // #7 = $glc
/*29770*/         OPC_MoveParent,
/*29771*/         OPC_MoveChild, 9,
/*29773*/         OPC_RecordNode, // #8 = $slc
/*29774*/         OPC_MoveParent,
/*29775*/         OPC_MoveChild, 10,
/*29777*/         OPC_RecordNode, // #9 = $tfe
/*29778*/         OPC_MoveParent,
/*29779*/         OPC_MoveChild, 11,
/*29781*/         OPC_RecordNode, // #10 = $lwe
/*29782*/         OPC_MoveParent,
/*29783*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29785*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29788*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29791*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29794*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29797*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29800*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29803*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29806*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29809*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4307:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29827*/       /*Scope*/ 68, /*->29896*/
/*29828*/         OPC_CheckChild1Type, MVT::v8i32,
/*29830*/         OPC_RecordChild2, // #1 = $rsrc
/*29831*/         OPC_RecordChild3, // #2 = $sampler
/*29832*/         OPC_RecordChild4, // #3 = $dmask
/*29833*/         OPC_RecordChild5, // #4 = $unorm
/*29834*/         OPC_RecordChild6, // #5 = $r128
/*29835*/         OPC_RecordChild7, // #6 = $da
/*29836*/         OPC_MoveChild, 8,
/*29838*/         OPC_RecordNode, // #7 = $glc
/*29839*/         OPC_MoveParent,
/*29840*/         OPC_MoveChild, 9,
/*29842*/         OPC_RecordNode, // #8 = $slc
/*29843*/         OPC_MoveParent,
/*29844*/         OPC_MoveChild, 10,
/*29846*/         OPC_RecordNode, // #9 = $tfe
/*29847*/         OPC_MoveParent,
/*29848*/         OPC_MoveChild, 11,
/*29850*/         OPC_RecordNode, // #10 = $lwe
/*29851*/         OPC_MoveParent,
/*29852*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29854*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29857*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29860*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29863*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29866*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29869*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29872*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29875*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29878*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4307:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29896*/       /*Scope*/ 68, /*->29965*/
/*29897*/         OPC_CheckChild1Type, MVT::v16i32,
/*29899*/         OPC_RecordChild2, // #1 = $rsrc
/*29900*/         OPC_RecordChild3, // #2 = $sampler
/*29901*/         OPC_RecordChild4, // #3 = $dmask
/*29902*/         OPC_RecordChild5, // #4 = $unorm
/*29903*/         OPC_RecordChild6, // #5 = $r128
/*29904*/         OPC_RecordChild7, // #6 = $da
/*29905*/         OPC_MoveChild, 8,
/*29907*/         OPC_RecordNode, // #7 = $glc
/*29908*/         OPC_MoveParent,
/*29909*/         OPC_MoveChild, 9,
/*29911*/         OPC_RecordNode, // #8 = $slc
/*29912*/         OPC_MoveParent,
/*29913*/         OPC_MoveChild, 10,
/*29915*/         OPC_RecordNode, // #9 = $tfe
/*29916*/         OPC_MoveParent,
/*29917*/         OPC_MoveChild, 11,
/*29919*/         OPC_RecordNode, // #10 = $lwe
/*29920*/         OPC_MoveParent,
/*29921*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29923*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29926*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29929*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29932*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29935*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29938*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29941*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29944*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29947*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4307:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29965*/       0, /*End of Scope*/
/*29966*/     /*Scope*/ 95|128,2/*351*/, /*->30319*/
/*29968*/       OPC_CheckChild0Integer, 98|128,33/*4322*/, 
/*29971*/       OPC_RecordChild1, // #0 = $addr
/*29972*/       OPC_Scope, 68, /*->30042*/ // 5 children in Scope
/*29974*/         OPC_CheckChild1Type, MVT::i32,
/*29976*/         OPC_RecordChild2, // #1 = $rsrc
/*29977*/         OPC_RecordChild3, // #2 = $sampler
/*29978*/         OPC_RecordChild4, // #3 = $dmask
/*29979*/         OPC_RecordChild5, // #4 = $unorm
/*29980*/         OPC_RecordChild6, // #5 = $r128
/*29981*/         OPC_RecordChild7, // #6 = $da
/*29982*/         OPC_MoveChild, 8,
/*29984*/         OPC_RecordNode, // #7 = $glc
/*29985*/         OPC_MoveParent,
/*29986*/         OPC_MoveChild, 9,
/*29988*/         OPC_RecordNode, // #8 = $slc
/*29989*/         OPC_MoveParent,
/*29990*/         OPC_MoveChild, 10,
/*29992*/         OPC_RecordNode, // #9 = $tfe
/*29993*/         OPC_MoveParent,
/*29994*/         OPC_MoveChild, 11,
/*29996*/         OPC_RecordNode, // #10 = $lwe
/*29997*/         OPC_MoveParent,
/*29998*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30000*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30003*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30006*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30009*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30012*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30015*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30018*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30021*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30024*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4322:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30042*/       /*Scope*/ 68, /*->30111*/
/*30043*/         OPC_CheckChild1Type, MVT::v2i32,
/*30045*/         OPC_RecordChild2, // #1 = $rsrc
/*30046*/         OPC_RecordChild3, // #2 = $sampler
/*30047*/         OPC_RecordChild4, // #3 = $dmask
/*30048*/         OPC_RecordChild5, // #4 = $unorm
/*30049*/         OPC_RecordChild6, // #5 = $r128
/*30050*/         OPC_RecordChild7, // #6 = $da
/*30051*/         OPC_MoveChild, 8,
/*30053*/         OPC_RecordNode, // #7 = $glc
/*30054*/         OPC_MoveParent,
/*30055*/         OPC_MoveChild, 9,
/*30057*/         OPC_RecordNode, // #8 = $slc
/*30058*/         OPC_MoveParent,
/*30059*/         OPC_MoveChild, 10,
/*30061*/         OPC_RecordNode, // #9 = $tfe
/*30062*/         OPC_MoveParent,
/*30063*/         OPC_MoveChild, 11,
/*30065*/         OPC_RecordNode, // #10 = $lwe
/*30066*/         OPC_MoveParent,
/*30067*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30069*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30072*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30075*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30078*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30081*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30084*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30087*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30090*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30093*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4322:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30111*/       /*Scope*/ 68, /*->30180*/
/*30112*/         OPC_CheckChild1Type, MVT::v4i32,
/*30114*/         OPC_RecordChild2, // #1 = $rsrc
/*30115*/         OPC_RecordChild3, // #2 = $sampler
/*30116*/         OPC_RecordChild4, // #3 = $dmask
/*30117*/         OPC_RecordChild5, // #4 = $unorm
/*30118*/         OPC_RecordChild6, // #5 = $r128
/*30119*/         OPC_RecordChild7, // #6 = $da
/*30120*/         OPC_MoveChild, 8,
/*30122*/         OPC_RecordNode, // #7 = $glc
/*30123*/         OPC_MoveParent,
/*30124*/         OPC_MoveChild, 9,
/*30126*/         OPC_RecordNode, // #8 = $slc
/*30127*/         OPC_MoveParent,
/*30128*/         OPC_MoveChild, 10,
/*30130*/         OPC_RecordNode, // #9 = $tfe
/*30131*/         OPC_MoveParent,
/*30132*/         OPC_MoveChild, 11,
/*30134*/         OPC_RecordNode, // #10 = $lwe
/*30135*/         OPC_MoveParent,
/*30136*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30138*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30141*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30144*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30147*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30150*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30153*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30156*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30159*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30162*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4322:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30180*/       /*Scope*/ 68, /*->30249*/
/*30181*/         OPC_CheckChild1Type, MVT::v8i32,
/*30183*/         OPC_RecordChild2, // #1 = $rsrc
/*30184*/         OPC_RecordChild3, // #2 = $sampler
/*30185*/         OPC_RecordChild4, // #3 = $dmask
/*30186*/         OPC_RecordChild5, // #4 = $unorm
/*30187*/         OPC_RecordChild6, // #5 = $r128
/*30188*/         OPC_RecordChild7, // #6 = $da
/*30189*/         OPC_MoveChild, 8,
/*30191*/         OPC_RecordNode, // #7 = $glc
/*30192*/         OPC_MoveParent,
/*30193*/         OPC_MoveChild, 9,
/*30195*/         OPC_RecordNode, // #8 = $slc
/*30196*/         OPC_MoveParent,
/*30197*/         OPC_MoveChild, 10,
/*30199*/         OPC_RecordNode, // #9 = $tfe
/*30200*/         OPC_MoveParent,
/*30201*/         OPC_MoveChild, 11,
/*30203*/         OPC_RecordNode, // #10 = $lwe
/*30204*/         OPC_MoveParent,
/*30205*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30207*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30210*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30213*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30216*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30219*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30222*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30225*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30228*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30231*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4322:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30249*/       /*Scope*/ 68, /*->30318*/
/*30250*/         OPC_CheckChild1Type, MVT::v16i32,
/*30252*/         OPC_RecordChild2, // #1 = $rsrc
/*30253*/         OPC_RecordChild3, // #2 = $sampler
/*30254*/         OPC_RecordChild4, // #3 = $dmask
/*30255*/         OPC_RecordChild5, // #4 = $unorm
/*30256*/         OPC_RecordChild6, // #5 = $r128
/*30257*/         OPC_RecordChild7, // #6 = $da
/*30258*/         OPC_MoveChild, 8,
/*30260*/         OPC_RecordNode, // #7 = $glc
/*30261*/         OPC_MoveParent,
/*30262*/         OPC_MoveChild, 9,
/*30264*/         OPC_RecordNode, // #8 = $slc
/*30265*/         OPC_MoveParent,
/*30266*/         OPC_MoveChild, 10,
/*30268*/         OPC_RecordNode, // #9 = $tfe
/*30269*/         OPC_MoveParent,
/*30270*/         OPC_MoveChild, 11,
/*30272*/         OPC_RecordNode, // #10 = $lwe
/*30273*/         OPC_MoveParent,
/*30274*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30276*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30279*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30282*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30285*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30288*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30291*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30294*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30297*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30300*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4322:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30318*/       0, /*End of Scope*/
/*30319*/     /*Scope*/ 95|128,2/*351*/, /*->30672*/
/*30321*/       OPC_CheckChild0Integer, 86|128,33/*4310*/, 
/*30324*/       OPC_RecordChild1, // #0 = $addr
/*30325*/       OPC_Scope, 68, /*->30395*/ // 5 children in Scope
/*30327*/         OPC_CheckChild1Type, MVT::i32,
/*30329*/         OPC_RecordChild2, // #1 = $rsrc
/*30330*/         OPC_RecordChild3, // #2 = $sampler
/*30331*/         OPC_RecordChild4, // #3 = $dmask
/*30332*/         OPC_RecordChild5, // #4 = $unorm
/*30333*/         OPC_RecordChild6, // #5 = $r128
/*30334*/         OPC_RecordChild7, // #6 = $da
/*30335*/         OPC_MoveChild, 8,
/*30337*/         OPC_RecordNode, // #7 = $glc
/*30338*/         OPC_MoveParent,
/*30339*/         OPC_MoveChild, 9,
/*30341*/         OPC_RecordNode, // #8 = $slc
/*30342*/         OPC_MoveParent,
/*30343*/         OPC_MoveChild, 10,
/*30345*/         OPC_RecordNode, // #9 = $tfe
/*30346*/         OPC_MoveParent,
/*30347*/         OPC_MoveChild, 11,
/*30349*/         OPC_RecordNode, // #10 = $lwe
/*30350*/         OPC_MoveParent,
/*30351*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30353*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30356*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30359*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30362*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30365*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30368*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30371*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30374*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30377*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4310:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30395*/       /*Scope*/ 68, /*->30464*/
/*30396*/         OPC_CheckChild1Type, MVT::v2i32,
/*30398*/         OPC_RecordChild2, // #1 = $rsrc
/*30399*/         OPC_RecordChild3, // #2 = $sampler
/*30400*/         OPC_RecordChild4, // #3 = $dmask
/*30401*/         OPC_RecordChild5, // #4 = $unorm
/*30402*/         OPC_RecordChild6, // #5 = $r128
/*30403*/         OPC_RecordChild7, // #6 = $da
/*30404*/         OPC_MoveChild, 8,
/*30406*/         OPC_RecordNode, // #7 = $glc
/*30407*/         OPC_MoveParent,
/*30408*/         OPC_MoveChild, 9,
/*30410*/         OPC_RecordNode, // #8 = $slc
/*30411*/         OPC_MoveParent,
/*30412*/         OPC_MoveChild, 10,
/*30414*/         OPC_RecordNode, // #9 = $tfe
/*30415*/         OPC_MoveParent,
/*30416*/         OPC_MoveChild, 11,
/*30418*/         OPC_RecordNode, // #10 = $lwe
/*30419*/         OPC_MoveParent,
/*30420*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30422*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30425*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30428*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30431*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30434*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30437*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30440*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30443*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30446*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4310:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30464*/       /*Scope*/ 68, /*->30533*/
/*30465*/         OPC_CheckChild1Type, MVT::v4i32,
/*30467*/         OPC_RecordChild2, // #1 = $rsrc
/*30468*/         OPC_RecordChild3, // #2 = $sampler
/*30469*/         OPC_RecordChild4, // #3 = $dmask
/*30470*/         OPC_RecordChild5, // #4 = $unorm
/*30471*/         OPC_RecordChild6, // #5 = $r128
/*30472*/         OPC_RecordChild7, // #6 = $da
/*30473*/         OPC_MoveChild, 8,
/*30475*/         OPC_RecordNode, // #7 = $glc
/*30476*/         OPC_MoveParent,
/*30477*/         OPC_MoveChild, 9,
/*30479*/         OPC_RecordNode, // #8 = $slc
/*30480*/         OPC_MoveParent,
/*30481*/         OPC_MoveChild, 10,
/*30483*/         OPC_RecordNode, // #9 = $tfe
/*30484*/         OPC_MoveParent,
/*30485*/         OPC_MoveChild, 11,
/*30487*/         OPC_RecordNode, // #10 = $lwe
/*30488*/         OPC_MoveParent,
/*30489*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30491*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30494*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30497*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30500*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30503*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30506*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30509*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30512*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30515*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4310:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30533*/       /*Scope*/ 68, /*->30602*/
/*30534*/         OPC_CheckChild1Type, MVT::v8i32,
/*30536*/         OPC_RecordChild2, // #1 = $rsrc
/*30537*/         OPC_RecordChild3, // #2 = $sampler
/*30538*/         OPC_RecordChild4, // #3 = $dmask
/*30539*/         OPC_RecordChild5, // #4 = $unorm
/*30540*/         OPC_RecordChild6, // #5 = $r128
/*30541*/         OPC_RecordChild7, // #6 = $da
/*30542*/         OPC_MoveChild, 8,
/*30544*/         OPC_RecordNode, // #7 = $glc
/*30545*/         OPC_MoveParent,
/*30546*/         OPC_MoveChild, 9,
/*30548*/         OPC_RecordNode, // #8 = $slc
/*30549*/         OPC_MoveParent,
/*30550*/         OPC_MoveChild, 10,
/*30552*/         OPC_RecordNode, // #9 = $tfe
/*30553*/         OPC_MoveParent,
/*30554*/         OPC_MoveChild, 11,
/*30556*/         OPC_RecordNode, // #10 = $lwe
/*30557*/         OPC_MoveParent,
/*30558*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30560*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30563*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30566*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30569*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30572*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30575*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30578*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30581*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30584*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4310:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30602*/       /*Scope*/ 68, /*->30671*/
/*30603*/         OPC_CheckChild1Type, MVT::v16i32,
/*30605*/         OPC_RecordChild2, // #1 = $rsrc
/*30606*/         OPC_RecordChild3, // #2 = $sampler
/*30607*/         OPC_RecordChild4, // #3 = $dmask
/*30608*/         OPC_RecordChild5, // #4 = $unorm
/*30609*/         OPC_RecordChild6, // #5 = $r128
/*30610*/         OPC_RecordChild7, // #6 = $da
/*30611*/         OPC_MoveChild, 8,
/*30613*/         OPC_RecordNode, // #7 = $glc
/*30614*/         OPC_MoveParent,
/*30615*/         OPC_MoveChild, 9,
/*30617*/         OPC_RecordNode, // #8 = $slc
/*30618*/         OPC_MoveParent,
/*30619*/         OPC_MoveChild, 10,
/*30621*/         OPC_RecordNode, // #9 = $tfe
/*30622*/         OPC_MoveParent,
/*30623*/         OPC_MoveChild, 11,
/*30625*/         OPC_RecordNode, // #10 = $lwe
/*30626*/         OPC_MoveParent,
/*30627*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30629*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30632*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30635*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30638*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30641*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30644*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30647*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30650*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30653*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4310:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30671*/       0, /*End of Scope*/
/*30672*/     /*Scope*/ 95|128,2/*351*/, /*->31025*/
/*30674*/       OPC_CheckChild0Integer, 87|128,33/*4311*/, 
/*30677*/       OPC_RecordChild1, // #0 = $addr
/*30678*/       OPC_Scope, 68, /*->30748*/ // 5 children in Scope
/*30680*/         OPC_CheckChild1Type, MVT::i32,
/*30682*/         OPC_RecordChild2, // #1 = $rsrc
/*30683*/         OPC_RecordChild3, // #2 = $sampler
/*30684*/         OPC_RecordChild4, // #3 = $dmask
/*30685*/         OPC_RecordChild5, // #4 = $unorm
/*30686*/         OPC_RecordChild6, // #5 = $r128
/*30687*/         OPC_RecordChild7, // #6 = $da
/*30688*/         OPC_MoveChild, 8,
/*30690*/         OPC_RecordNode, // #7 = $glc
/*30691*/         OPC_MoveParent,
/*30692*/         OPC_MoveChild, 9,
/*30694*/         OPC_RecordNode, // #8 = $slc
/*30695*/         OPC_MoveParent,
/*30696*/         OPC_MoveChild, 10,
/*30698*/         OPC_RecordNode, // #9 = $tfe
/*30699*/         OPC_MoveParent,
/*30700*/         OPC_MoveChild, 11,
/*30702*/         OPC_RecordNode, // #10 = $lwe
/*30703*/         OPC_MoveParent,
/*30704*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30706*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30709*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30712*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30715*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30718*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30721*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30724*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30727*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30730*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4311:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30748*/       /*Scope*/ 68, /*->30817*/
/*30749*/         OPC_CheckChild1Type, MVT::v2i32,
/*30751*/         OPC_RecordChild2, // #1 = $rsrc
/*30752*/         OPC_RecordChild3, // #2 = $sampler
/*30753*/         OPC_RecordChild4, // #3 = $dmask
/*30754*/         OPC_RecordChild5, // #4 = $unorm
/*30755*/         OPC_RecordChild6, // #5 = $r128
/*30756*/         OPC_RecordChild7, // #6 = $da
/*30757*/         OPC_MoveChild, 8,
/*30759*/         OPC_RecordNode, // #7 = $glc
/*30760*/         OPC_MoveParent,
/*30761*/         OPC_MoveChild, 9,
/*30763*/         OPC_RecordNode, // #8 = $slc
/*30764*/         OPC_MoveParent,
/*30765*/         OPC_MoveChild, 10,
/*30767*/         OPC_RecordNode, // #9 = $tfe
/*30768*/         OPC_MoveParent,
/*30769*/         OPC_MoveChild, 11,
/*30771*/         OPC_RecordNode, // #10 = $lwe
/*30772*/         OPC_MoveParent,
/*30773*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30775*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30778*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30781*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30784*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30787*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30790*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30793*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30796*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30799*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4311:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30817*/       /*Scope*/ 68, /*->30886*/
/*30818*/         OPC_CheckChild1Type, MVT::v4i32,
/*30820*/         OPC_RecordChild2, // #1 = $rsrc
/*30821*/         OPC_RecordChild3, // #2 = $sampler
/*30822*/         OPC_RecordChild4, // #3 = $dmask
/*30823*/         OPC_RecordChild5, // #4 = $unorm
/*30824*/         OPC_RecordChild6, // #5 = $r128
/*30825*/         OPC_RecordChild7, // #6 = $da
/*30826*/         OPC_MoveChild, 8,
/*30828*/         OPC_RecordNode, // #7 = $glc
/*30829*/         OPC_MoveParent,
/*30830*/         OPC_MoveChild, 9,
/*30832*/         OPC_RecordNode, // #8 = $slc
/*30833*/         OPC_MoveParent,
/*30834*/         OPC_MoveChild, 10,
/*30836*/         OPC_RecordNode, // #9 = $tfe
/*30837*/         OPC_MoveParent,
/*30838*/         OPC_MoveChild, 11,
/*30840*/         OPC_RecordNode, // #10 = $lwe
/*30841*/         OPC_MoveParent,
/*30842*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30844*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30847*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30850*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30853*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30856*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30859*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30862*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30865*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30868*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4311:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30886*/       /*Scope*/ 68, /*->30955*/
/*30887*/         OPC_CheckChild1Type, MVT::v8i32,
/*30889*/         OPC_RecordChild2, // #1 = $rsrc
/*30890*/         OPC_RecordChild3, // #2 = $sampler
/*30891*/         OPC_RecordChild4, // #3 = $dmask
/*30892*/         OPC_RecordChild5, // #4 = $unorm
/*30893*/         OPC_RecordChild6, // #5 = $r128
/*30894*/         OPC_RecordChild7, // #6 = $da
/*30895*/         OPC_MoveChild, 8,
/*30897*/         OPC_RecordNode, // #7 = $glc
/*30898*/         OPC_MoveParent,
/*30899*/         OPC_MoveChild, 9,
/*30901*/         OPC_RecordNode, // #8 = $slc
/*30902*/         OPC_MoveParent,
/*30903*/         OPC_MoveChild, 10,
/*30905*/         OPC_RecordNode, // #9 = $tfe
/*30906*/         OPC_MoveParent,
/*30907*/         OPC_MoveChild, 11,
/*30909*/         OPC_RecordNode, // #10 = $lwe
/*30910*/         OPC_MoveParent,
/*30911*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30913*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30916*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30919*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30922*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30925*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30928*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30931*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30934*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30937*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4311:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30955*/       /*Scope*/ 68, /*->31024*/
/*30956*/         OPC_CheckChild1Type, MVT::v16i32,
/*30958*/         OPC_RecordChild2, // #1 = $rsrc
/*30959*/         OPC_RecordChild3, // #2 = $sampler
/*30960*/         OPC_RecordChild4, // #3 = $dmask
/*30961*/         OPC_RecordChild5, // #4 = $unorm
/*30962*/         OPC_RecordChild6, // #5 = $r128
/*30963*/         OPC_RecordChild7, // #6 = $da
/*30964*/         OPC_MoveChild, 8,
/*30966*/         OPC_RecordNode, // #7 = $glc
/*30967*/         OPC_MoveParent,
/*30968*/         OPC_MoveChild, 9,
/*30970*/         OPC_RecordNode, // #8 = $slc
/*30971*/         OPC_MoveParent,
/*30972*/         OPC_MoveChild, 10,
/*30974*/         OPC_RecordNode, // #9 = $tfe
/*30975*/         OPC_MoveParent,
/*30976*/         OPC_MoveChild, 11,
/*30978*/         OPC_RecordNode, // #10 = $lwe
/*30979*/         OPC_MoveParent,
/*30980*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30982*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30985*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30988*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30991*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30994*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30997*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31000*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31003*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31006*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4311:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31024*/       0, /*End of Scope*/
/*31025*/     /*Scope*/ 95|128,2/*351*/, /*->31378*/
/*31027*/       OPC_CheckChild0Integer, 115|128,33/*4339*/, 
/*31030*/       OPC_RecordChild1, // #0 = $addr
/*31031*/       OPC_Scope, 68, /*->31101*/ // 5 children in Scope
/*31033*/         OPC_CheckChild1Type, MVT::i32,
/*31035*/         OPC_RecordChild2, // #1 = $rsrc
/*31036*/         OPC_RecordChild3, // #2 = $sampler
/*31037*/         OPC_RecordChild4, // #3 = $dmask
/*31038*/         OPC_RecordChild5, // #4 = $unorm
/*31039*/         OPC_RecordChild6, // #5 = $r128
/*31040*/         OPC_RecordChild7, // #6 = $da
/*31041*/         OPC_MoveChild, 8,
/*31043*/         OPC_RecordNode, // #7 = $glc
/*31044*/         OPC_MoveParent,
/*31045*/         OPC_MoveChild, 9,
/*31047*/         OPC_RecordNode, // #8 = $slc
/*31048*/         OPC_MoveParent,
/*31049*/         OPC_MoveChild, 10,
/*31051*/         OPC_RecordNode, // #9 = $tfe
/*31052*/         OPC_MoveParent,
/*31053*/         OPC_MoveChild, 11,
/*31055*/         OPC_RecordNode, // #10 = $lwe
/*31056*/         OPC_MoveParent,
/*31057*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31059*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31062*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31065*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31068*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31071*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31074*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31077*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31080*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31083*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4339:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31101*/       /*Scope*/ 68, /*->31170*/
/*31102*/         OPC_CheckChild1Type, MVT::v2i32,
/*31104*/         OPC_RecordChild2, // #1 = $rsrc
/*31105*/         OPC_RecordChild3, // #2 = $sampler
/*31106*/         OPC_RecordChild4, // #3 = $dmask
/*31107*/         OPC_RecordChild5, // #4 = $unorm
/*31108*/         OPC_RecordChild6, // #5 = $r128
/*31109*/         OPC_RecordChild7, // #6 = $da
/*31110*/         OPC_MoveChild, 8,
/*31112*/         OPC_RecordNode, // #7 = $glc
/*31113*/         OPC_MoveParent,
/*31114*/         OPC_MoveChild, 9,
/*31116*/         OPC_RecordNode, // #8 = $slc
/*31117*/         OPC_MoveParent,
/*31118*/         OPC_MoveChild, 10,
/*31120*/         OPC_RecordNode, // #9 = $tfe
/*31121*/         OPC_MoveParent,
/*31122*/         OPC_MoveChild, 11,
/*31124*/         OPC_RecordNode, // #10 = $lwe
/*31125*/         OPC_MoveParent,
/*31126*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31128*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31131*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31134*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31137*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31140*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31143*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31146*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31149*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31152*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4339:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31170*/       /*Scope*/ 68, /*->31239*/
/*31171*/         OPC_CheckChild1Type, MVT::v4i32,
/*31173*/         OPC_RecordChild2, // #1 = $rsrc
/*31174*/         OPC_RecordChild3, // #2 = $sampler
/*31175*/         OPC_RecordChild4, // #3 = $dmask
/*31176*/         OPC_RecordChild5, // #4 = $unorm
/*31177*/         OPC_RecordChild6, // #5 = $r128
/*31178*/         OPC_RecordChild7, // #6 = $da
/*31179*/         OPC_MoveChild, 8,
/*31181*/         OPC_RecordNode, // #7 = $glc
/*31182*/         OPC_MoveParent,
/*31183*/         OPC_MoveChild, 9,
/*31185*/         OPC_RecordNode, // #8 = $slc
/*31186*/         OPC_MoveParent,
/*31187*/         OPC_MoveChild, 10,
/*31189*/         OPC_RecordNode, // #9 = $tfe
/*31190*/         OPC_MoveParent,
/*31191*/         OPC_MoveChild, 11,
/*31193*/         OPC_RecordNode, // #10 = $lwe
/*31194*/         OPC_MoveParent,
/*31195*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31197*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31200*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31203*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31206*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31209*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31212*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31215*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31218*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31221*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4339:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31239*/       /*Scope*/ 68, /*->31308*/
/*31240*/         OPC_CheckChild1Type, MVT::v8i32,
/*31242*/         OPC_RecordChild2, // #1 = $rsrc
/*31243*/         OPC_RecordChild3, // #2 = $sampler
/*31244*/         OPC_RecordChild4, // #3 = $dmask
/*31245*/         OPC_RecordChild5, // #4 = $unorm
/*31246*/         OPC_RecordChild6, // #5 = $r128
/*31247*/         OPC_RecordChild7, // #6 = $da
/*31248*/         OPC_MoveChild, 8,
/*31250*/         OPC_RecordNode, // #7 = $glc
/*31251*/         OPC_MoveParent,
/*31252*/         OPC_MoveChild, 9,
/*31254*/         OPC_RecordNode, // #8 = $slc
/*31255*/         OPC_MoveParent,
/*31256*/         OPC_MoveChild, 10,
/*31258*/         OPC_RecordNode, // #9 = $tfe
/*31259*/         OPC_MoveParent,
/*31260*/         OPC_MoveChild, 11,
/*31262*/         OPC_RecordNode, // #10 = $lwe
/*31263*/         OPC_MoveParent,
/*31264*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31266*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31269*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31272*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31275*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31278*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31281*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31284*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31287*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31290*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4339:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31308*/       /*Scope*/ 68, /*->31377*/
/*31309*/         OPC_CheckChild1Type, MVT::v16i32,
/*31311*/         OPC_RecordChild2, // #1 = $rsrc
/*31312*/         OPC_RecordChild3, // #2 = $sampler
/*31313*/         OPC_RecordChild4, // #3 = $dmask
/*31314*/         OPC_RecordChild5, // #4 = $unorm
/*31315*/         OPC_RecordChild6, // #5 = $r128
/*31316*/         OPC_RecordChild7, // #6 = $da
/*31317*/         OPC_MoveChild, 8,
/*31319*/         OPC_RecordNode, // #7 = $glc
/*31320*/         OPC_MoveParent,
/*31321*/         OPC_MoveChild, 9,
/*31323*/         OPC_RecordNode, // #8 = $slc
/*31324*/         OPC_MoveParent,
/*31325*/         OPC_MoveChild, 10,
/*31327*/         OPC_RecordNode, // #9 = $tfe
/*31328*/         OPC_MoveParent,
/*31329*/         OPC_MoveChild, 11,
/*31331*/         OPC_RecordNode, // #10 = $lwe
/*31332*/         OPC_MoveParent,
/*31333*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31335*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31338*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31341*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31344*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31347*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31350*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31353*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31356*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31359*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4339:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31377*/       0, /*End of Scope*/
/*31378*/     /*Scope*/ 95|128,2/*351*/, /*->31731*/
/*31380*/       OPC_CheckChild0Integer, 106|128,33/*4330*/, 
/*31383*/       OPC_RecordChild1, // #0 = $addr
/*31384*/       OPC_Scope, 68, /*->31454*/ // 5 children in Scope
/*31386*/         OPC_CheckChild1Type, MVT::i32,
/*31388*/         OPC_RecordChild2, // #1 = $rsrc
/*31389*/         OPC_RecordChild3, // #2 = $sampler
/*31390*/         OPC_RecordChild4, // #3 = $dmask
/*31391*/         OPC_RecordChild5, // #4 = $unorm
/*31392*/         OPC_RecordChild6, // #5 = $r128
/*31393*/         OPC_RecordChild7, // #6 = $da
/*31394*/         OPC_MoveChild, 8,
/*31396*/         OPC_RecordNode, // #7 = $glc
/*31397*/         OPC_MoveParent,
/*31398*/         OPC_MoveChild, 9,
/*31400*/         OPC_RecordNode, // #8 = $slc
/*31401*/         OPC_MoveParent,
/*31402*/         OPC_MoveChild, 10,
/*31404*/         OPC_RecordNode, // #9 = $tfe
/*31405*/         OPC_MoveParent,
/*31406*/         OPC_MoveChild, 11,
/*31408*/         OPC_RecordNode, // #10 = $lwe
/*31409*/         OPC_MoveParent,
/*31410*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31412*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31415*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31418*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31421*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31424*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31427*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31430*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31433*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31436*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4330:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31454*/       /*Scope*/ 68, /*->31523*/
/*31455*/         OPC_CheckChild1Type, MVT::v2i32,
/*31457*/         OPC_RecordChild2, // #1 = $rsrc
/*31458*/         OPC_RecordChild3, // #2 = $sampler
/*31459*/         OPC_RecordChild4, // #3 = $dmask
/*31460*/         OPC_RecordChild5, // #4 = $unorm
/*31461*/         OPC_RecordChild6, // #5 = $r128
/*31462*/         OPC_RecordChild7, // #6 = $da
/*31463*/         OPC_MoveChild, 8,
/*31465*/         OPC_RecordNode, // #7 = $glc
/*31466*/         OPC_MoveParent,
/*31467*/         OPC_MoveChild, 9,
/*31469*/         OPC_RecordNode, // #8 = $slc
/*31470*/         OPC_MoveParent,
/*31471*/         OPC_MoveChild, 10,
/*31473*/         OPC_RecordNode, // #9 = $tfe
/*31474*/         OPC_MoveParent,
/*31475*/         OPC_MoveChild, 11,
/*31477*/         OPC_RecordNode, // #10 = $lwe
/*31478*/         OPC_MoveParent,
/*31479*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31481*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31484*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31487*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31490*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31493*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31496*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31499*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31502*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31505*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4330:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31523*/       /*Scope*/ 68, /*->31592*/
/*31524*/         OPC_CheckChild1Type, MVT::v4i32,
/*31526*/         OPC_RecordChild2, // #1 = $rsrc
/*31527*/         OPC_RecordChild3, // #2 = $sampler
/*31528*/         OPC_RecordChild4, // #3 = $dmask
/*31529*/         OPC_RecordChild5, // #4 = $unorm
/*31530*/         OPC_RecordChild6, // #5 = $r128
/*31531*/         OPC_RecordChild7, // #6 = $da
/*31532*/         OPC_MoveChild, 8,
/*31534*/         OPC_RecordNode, // #7 = $glc
/*31535*/         OPC_MoveParent,
/*31536*/         OPC_MoveChild, 9,
/*31538*/         OPC_RecordNode, // #8 = $slc
/*31539*/         OPC_MoveParent,
/*31540*/         OPC_MoveChild, 10,
/*31542*/         OPC_RecordNode, // #9 = $tfe
/*31543*/         OPC_MoveParent,
/*31544*/         OPC_MoveChild, 11,
/*31546*/         OPC_RecordNode, // #10 = $lwe
/*31547*/         OPC_MoveParent,
/*31548*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31550*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31553*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31556*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31559*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31562*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31565*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31568*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31571*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31574*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4330:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31592*/       /*Scope*/ 68, /*->31661*/
/*31593*/         OPC_CheckChild1Type, MVT::v8i32,
/*31595*/         OPC_RecordChild2, // #1 = $rsrc
/*31596*/         OPC_RecordChild3, // #2 = $sampler
/*31597*/         OPC_RecordChild4, // #3 = $dmask
/*31598*/         OPC_RecordChild5, // #4 = $unorm
/*31599*/         OPC_RecordChild6, // #5 = $r128
/*31600*/         OPC_RecordChild7, // #6 = $da
/*31601*/         OPC_MoveChild, 8,
/*31603*/         OPC_RecordNode, // #7 = $glc
/*31604*/         OPC_MoveParent,
/*31605*/         OPC_MoveChild, 9,
/*31607*/         OPC_RecordNode, // #8 = $slc
/*31608*/         OPC_MoveParent,
/*31609*/         OPC_MoveChild, 10,
/*31611*/         OPC_RecordNode, // #9 = $tfe
/*31612*/         OPC_MoveParent,
/*31613*/         OPC_MoveChild, 11,
/*31615*/         OPC_RecordNode, // #10 = $lwe
/*31616*/         OPC_MoveParent,
/*31617*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31619*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31622*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31625*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31628*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31631*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31634*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31637*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31640*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31643*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4330:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31661*/       /*Scope*/ 68, /*->31730*/
/*31662*/         OPC_CheckChild1Type, MVT::v16i32,
/*31664*/         OPC_RecordChild2, // #1 = $rsrc
/*31665*/         OPC_RecordChild3, // #2 = $sampler
/*31666*/         OPC_RecordChild4, // #3 = $dmask
/*31667*/         OPC_RecordChild5, // #4 = $unorm
/*31668*/         OPC_RecordChild6, // #5 = $r128
/*31669*/         OPC_RecordChild7, // #6 = $da
/*31670*/         OPC_MoveChild, 8,
/*31672*/         OPC_RecordNode, // #7 = $glc
/*31673*/         OPC_MoveParent,
/*31674*/         OPC_MoveChild, 9,
/*31676*/         OPC_RecordNode, // #8 = $slc
/*31677*/         OPC_MoveParent,
/*31678*/         OPC_MoveChild, 10,
/*31680*/         OPC_RecordNode, // #9 = $tfe
/*31681*/         OPC_MoveParent,
/*31682*/         OPC_MoveChild, 11,
/*31684*/         OPC_RecordNode, // #10 = $lwe
/*31685*/         OPC_MoveParent,
/*31686*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31688*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31691*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31694*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31697*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31700*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31703*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31706*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31709*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31712*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4330:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31730*/       0, /*End of Scope*/
/*31731*/     /*Scope*/ 95|128,2/*351*/, /*->32084*/
/*31733*/       OPC_CheckChild0Integer, 110|128,33/*4334*/, 
/*31736*/       OPC_RecordChild1, // #0 = $addr
/*31737*/       OPC_Scope, 68, /*->31807*/ // 5 children in Scope
/*31739*/         OPC_CheckChild1Type, MVT::i32,
/*31741*/         OPC_RecordChild2, // #1 = $rsrc
/*31742*/         OPC_RecordChild3, // #2 = $sampler
/*31743*/         OPC_RecordChild4, // #3 = $dmask
/*31744*/         OPC_RecordChild5, // #4 = $unorm
/*31745*/         OPC_RecordChild6, // #5 = $r128
/*31746*/         OPC_RecordChild7, // #6 = $da
/*31747*/         OPC_MoveChild, 8,
/*31749*/         OPC_RecordNode, // #7 = $glc
/*31750*/         OPC_MoveParent,
/*31751*/         OPC_MoveChild, 9,
/*31753*/         OPC_RecordNode, // #8 = $slc
/*31754*/         OPC_MoveParent,
/*31755*/         OPC_MoveChild, 10,
/*31757*/         OPC_RecordNode, // #9 = $tfe
/*31758*/         OPC_MoveParent,
/*31759*/         OPC_MoveChild, 11,
/*31761*/         OPC_RecordNode, // #10 = $lwe
/*31762*/         OPC_MoveParent,
/*31763*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31765*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31768*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31771*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31774*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31777*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31780*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31783*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31786*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31789*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4334:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31807*/       /*Scope*/ 68, /*->31876*/
/*31808*/         OPC_CheckChild1Type, MVT::v2i32,
/*31810*/         OPC_RecordChild2, // #1 = $rsrc
/*31811*/         OPC_RecordChild3, // #2 = $sampler
/*31812*/         OPC_RecordChild4, // #3 = $dmask
/*31813*/         OPC_RecordChild5, // #4 = $unorm
/*31814*/         OPC_RecordChild6, // #5 = $r128
/*31815*/         OPC_RecordChild7, // #6 = $da
/*31816*/         OPC_MoveChild, 8,
/*31818*/         OPC_RecordNode, // #7 = $glc
/*31819*/         OPC_MoveParent,
/*31820*/         OPC_MoveChild, 9,
/*31822*/         OPC_RecordNode, // #8 = $slc
/*31823*/         OPC_MoveParent,
/*31824*/         OPC_MoveChild, 10,
/*31826*/         OPC_RecordNode, // #9 = $tfe
/*31827*/         OPC_MoveParent,
/*31828*/         OPC_MoveChild, 11,
/*31830*/         OPC_RecordNode, // #10 = $lwe
/*31831*/         OPC_MoveParent,
/*31832*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31834*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31837*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31840*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31843*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31846*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31849*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31852*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31855*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31858*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4334:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31876*/       /*Scope*/ 68, /*->31945*/
/*31877*/         OPC_CheckChild1Type, MVT::v4i32,
/*31879*/         OPC_RecordChild2, // #1 = $rsrc
/*31880*/         OPC_RecordChild3, // #2 = $sampler
/*31881*/         OPC_RecordChild4, // #3 = $dmask
/*31882*/         OPC_RecordChild5, // #4 = $unorm
/*31883*/         OPC_RecordChild6, // #5 = $r128
/*31884*/         OPC_RecordChild7, // #6 = $da
/*31885*/         OPC_MoveChild, 8,
/*31887*/         OPC_RecordNode, // #7 = $glc
/*31888*/         OPC_MoveParent,
/*31889*/         OPC_MoveChild, 9,
/*31891*/         OPC_RecordNode, // #8 = $slc
/*31892*/         OPC_MoveParent,
/*31893*/         OPC_MoveChild, 10,
/*31895*/         OPC_RecordNode, // #9 = $tfe
/*31896*/         OPC_MoveParent,
/*31897*/         OPC_MoveChild, 11,
/*31899*/         OPC_RecordNode, // #10 = $lwe
/*31900*/         OPC_MoveParent,
/*31901*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31903*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31906*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31909*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31912*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31915*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31918*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31921*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31924*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31927*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4334:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31945*/       /*Scope*/ 68, /*->32014*/
/*31946*/         OPC_CheckChild1Type, MVT::v8i32,
/*31948*/         OPC_RecordChild2, // #1 = $rsrc
/*31949*/         OPC_RecordChild3, // #2 = $sampler
/*31950*/         OPC_RecordChild4, // #3 = $dmask
/*31951*/         OPC_RecordChild5, // #4 = $unorm
/*31952*/         OPC_RecordChild6, // #5 = $r128
/*31953*/         OPC_RecordChild7, // #6 = $da
/*31954*/         OPC_MoveChild, 8,
/*31956*/         OPC_RecordNode, // #7 = $glc
/*31957*/         OPC_MoveParent,
/*31958*/         OPC_MoveChild, 9,
/*31960*/         OPC_RecordNode, // #8 = $slc
/*31961*/         OPC_MoveParent,
/*31962*/         OPC_MoveChild, 10,
/*31964*/         OPC_RecordNode, // #9 = $tfe
/*31965*/         OPC_MoveParent,
/*31966*/         OPC_MoveChild, 11,
/*31968*/         OPC_RecordNode, // #10 = $lwe
/*31969*/         OPC_MoveParent,
/*31970*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31972*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31975*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31978*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31981*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31984*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31987*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31990*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31993*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31996*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4334:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32014*/       /*Scope*/ 68, /*->32083*/
/*32015*/         OPC_CheckChild1Type, MVT::v16i32,
/*32017*/         OPC_RecordChild2, // #1 = $rsrc
/*32018*/         OPC_RecordChild3, // #2 = $sampler
/*32019*/         OPC_RecordChild4, // #3 = $dmask
/*32020*/         OPC_RecordChild5, // #4 = $unorm
/*32021*/         OPC_RecordChild6, // #5 = $r128
/*32022*/         OPC_RecordChild7, // #6 = $da
/*32023*/         OPC_MoveChild, 8,
/*32025*/         OPC_RecordNode, // #7 = $glc
/*32026*/         OPC_MoveParent,
/*32027*/         OPC_MoveChild, 9,
/*32029*/         OPC_RecordNode, // #8 = $slc
/*32030*/         OPC_MoveParent,
/*32031*/         OPC_MoveChild, 10,
/*32033*/         OPC_RecordNode, // #9 = $tfe
/*32034*/         OPC_MoveParent,
/*32035*/         OPC_MoveChild, 11,
/*32037*/         OPC_RecordNode, // #10 = $lwe
/*32038*/         OPC_MoveParent,
/*32039*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32041*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32044*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32047*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32050*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32053*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32056*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32059*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32062*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32065*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4334:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32083*/       0, /*End of Scope*/
/*32084*/     /*Scope*/ 95|128,2/*351*/, /*->32437*/
/*32086*/       OPC_CheckChild0Integer, 109|128,33/*4333*/, 
/*32089*/       OPC_RecordChild1, // #0 = $addr
/*32090*/       OPC_Scope, 68, /*->32160*/ // 5 children in Scope
/*32092*/         OPC_CheckChild1Type, MVT::i32,
/*32094*/         OPC_RecordChild2, // #1 = $rsrc
/*32095*/         OPC_RecordChild3, // #2 = $sampler
/*32096*/         OPC_RecordChild4, // #3 = $dmask
/*32097*/         OPC_RecordChild5, // #4 = $unorm
/*32098*/         OPC_RecordChild6, // #5 = $r128
/*32099*/         OPC_RecordChild7, // #6 = $da
/*32100*/         OPC_MoveChild, 8,
/*32102*/         OPC_RecordNode, // #7 = $glc
/*32103*/         OPC_MoveParent,
/*32104*/         OPC_MoveChild, 9,
/*32106*/         OPC_RecordNode, // #8 = $slc
/*32107*/         OPC_MoveParent,
/*32108*/         OPC_MoveChild, 10,
/*32110*/         OPC_RecordNode, // #9 = $tfe
/*32111*/         OPC_MoveParent,
/*32112*/         OPC_MoveChild, 11,
/*32114*/         OPC_RecordNode, // #10 = $lwe
/*32115*/         OPC_MoveParent,
/*32116*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32118*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32121*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32124*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32127*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32130*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32133*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32136*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32139*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32142*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4333:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32160*/       /*Scope*/ 68, /*->32229*/
/*32161*/         OPC_CheckChild1Type, MVT::v2i32,
/*32163*/         OPC_RecordChild2, // #1 = $rsrc
/*32164*/         OPC_RecordChild3, // #2 = $sampler
/*32165*/         OPC_RecordChild4, // #3 = $dmask
/*32166*/         OPC_RecordChild5, // #4 = $unorm
/*32167*/         OPC_RecordChild6, // #5 = $r128
/*32168*/         OPC_RecordChild7, // #6 = $da
/*32169*/         OPC_MoveChild, 8,
/*32171*/         OPC_RecordNode, // #7 = $glc
/*32172*/         OPC_MoveParent,
/*32173*/         OPC_MoveChild, 9,
/*32175*/         OPC_RecordNode, // #8 = $slc
/*32176*/         OPC_MoveParent,
/*32177*/         OPC_MoveChild, 10,
/*32179*/         OPC_RecordNode, // #9 = $tfe
/*32180*/         OPC_MoveParent,
/*32181*/         OPC_MoveChild, 11,
/*32183*/         OPC_RecordNode, // #10 = $lwe
/*32184*/         OPC_MoveParent,
/*32185*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32187*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32190*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32193*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32196*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32199*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32202*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32205*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32208*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32211*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4333:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32229*/       /*Scope*/ 68, /*->32298*/
/*32230*/         OPC_CheckChild1Type, MVT::v4i32,
/*32232*/         OPC_RecordChild2, // #1 = $rsrc
/*32233*/         OPC_RecordChild3, // #2 = $sampler
/*32234*/         OPC_RecordChild4, // #3 = $dmask
/*32235*/         OPC_RecordChild5, // #4 = $unorm
/*32236*/         OPC_RecordChild6, // #5 = $r128
/*32237*/         OPC_RecordChild7, // #6 = $da
/*32238*/         OPC_MoveChild, 8,
/*32240*/         OPC_RecordNode, // #7 = $glc
/*32241*/         OPC_MoveParent,
/*32242*/         OPC_MoveChild, 9,
/*32244*/         OPC_RecordNode, // #8 = $slc
/*32245*/         OPC_MoveParent,
/*32246*/         OPC_MoveChild, 10,
/*32248*/         OPC_RecordNode, // #9 = $tfe
/*32249*/         OPC_MoveParent,
/*32250*/         OPC_MoveChild, 11,
/*32252*/         OPC_RecordNode, // #10 = $lwe
/*32253*/         OPC_MoveParent,
/*32254*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32256*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32259*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32262*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32265*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32268*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32271*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32274*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32277*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32280*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4333:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32298*/       /*Scope*/ 68, /*->32367*/
/*32299*/         OPC_CheckChild1Type, MVT::v8i32,
/*32301*/         OPC_RecordChild2, // #1 = $rsrc
/*32302*/         OPC_RecordChild3, // #2 = $sampler
/*32303*/         OPC_RecordChild4, // #3 = $dmask
/*32304*/         OPC_RecordChild5, // #4 = $unorm
/*32305*/         OPC_RecordChild6, // #5 = $r128
/*32306*/         OPC_RecordChild7, // #6 = $da
/*32307*/         OPC_MoveChild, 8,
/*32309*/         OPC_RecordNode, // #7 = $glc
/*32310*/         OPC_MoveParent,
/*32311*/         OPC_MoveChild, 9,
/*32313*/         OPC_RecordNode, // #8 = $slc
/*32314*/         OPC_MoveParent,
/*32315*/         OPC_MoveChild, 10,
/*32317*/         OPC_RecordNode, // #9 = $tfe
/*32318*/         OPC_MoveParent,
/*32319*/         OPC_MoveChild, 11,
/*32321*/         OPC_RecordNode, // #10 = $lwe
/*32322*/         OPC_MoveParent,
/*32323*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32325*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32328*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32331*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32334*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32337*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32340*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32343*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32346*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32349*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4333:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32367*/       /*Scope*/ 68, /*->32436*/
/*32368*/         OPC_CheckChild1Type, MVT::v16i32,
/*32370*/         OPC_RecordChild2, // #1 = $rsrc
/*32371*/         OPC_RecordChild3, // #2 = $sampler
/*32372*/         OPC_RecordChild4, // #3 = $dmask
/*32373*/         OPC_RecordChild5, // #4 = $unorm
/*32374*/         OPC_RecordChild6, // #5 = $r128
/*32375*/         OPC_RecordChild7, // #6 = $da
/*32376*/         OPC_MoveChild, 8,
/*32378*/         OPC_RecordNode, // #7 = $glc
/*32379*/         OPC_MoveParent,
/*32380*/         OPC_MoveChild, 9,
/*32382*/         OPC_RecordNode, // #8 = $slc
/*32383*/         OPC_MoveParent,
/*32384*/         OPC_MoveChild, 10,
/*32386*/         OPC_RecordNode, // #9 = $tfe
/*32387*/         OPC_MoveParent,
/*32388*/         OPC_MoveChild, 11,
/*32390*/         OPC_RecordNode, // #10 = $lwe
/*32391*/         OPC_MoveParent,
/*32392*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32394*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32397*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32400*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32403*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32406*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32409*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32412*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32415*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32418*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4333:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32436*/       0, /*End of Scope*/
/*32437*/     /*Scope*/ 95|128,2/*351*/, /*->32790*/
/*32439*/       OPC_CheckChild0Integer, 112|128,33/*4336*/, 
/*32442*/       OPC_RecordChild1, // #0 = $addr
/*32443*/       OPC_Scope, 68, /*->32513*/ // 5 children in Scope
/*32445*/         OPC_CheckChild1Type, MVT::i32,
/*32447*/         OPC_RecordChild2, // #1 = $rsrc
/*32448*/         OPC_RecordChild3, // #2 = $sampler
/*32449*/         OPC_RecordChild4, // #3 = $dmask
/*32450*/         OPC_RecordChild5, // #4 = $unorm
/*32451*/         OPC_RecordChild6, // #5 = $r128
/*32452*/         OPC_RecordChild7, // #6 = $da
/*32453*/         OPC_MoveChild, 8,
/*32455*/         OPC_RecordNode, // #7 = $glc
/*32456*/         OPC_MoveParent,
/*32457*/         OPC_MoveChild, 9,
/*32459*/         OPC_RecordNode, // #8 = $slc
/*32460*/         OPC_MoveParent,
/*32461*/         OPC_MoveChild, 10,
/*32463*/         OPC_RecordNode, // #9 = $tfe
/*32464*/         OPC_MoveParent,
/*32465*/         OPC_MoveChild, 11,
/*32467*/         OPC_RecordNode, // #10 = $lwe
/*32468*/         OPC_MoveParent,
/*32469*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32471*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32474*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32477*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32480*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32483*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32486*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32489*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32492*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32495*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4336:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32513*/       /*Scope*/ 68, /*->32582*/
/*32514*/         OPC_CheckChild1Type, MVT::v2i32,
/*32516*/         OPC_RecordChild2, // #1 = $rsrc
/*32517*/         OPC_RecordChild3, // #2 = $sampler
/*32518*/         OPC_RecordChild4, // #3 = $dmask
/*32519*/         OPC_RecordChild5, // #4 = $unorm
/*32520*/         OPC_RecordChild6, // #5 = $r128
/*32521*/         OPC_RecordChild7, // #6 = $da
/*32522*/         OPC_MoveChild, 8,
/*32524*/         OPC_RecordNode, // #7 = $glc
/*32525*/         OPC_MoveParent,
/*32526*/         OPC_MoveChild, 9,
/*32528*/         OPC_RecordNode, // #8 = $slc
/*32529*/         OPC_MoveParent,
/*32530*/         OPC_MoveChild, 10,
/*32532*/         OPC_RecordNode, // #9 = $tfe
/*32533*/         OPC_MoveParent,
/*32534*/         OPC_MoveChild, 11,
/*32536*/         OPC_RecordNode, // #10 = $lwe
/*32537*/         OPC_MoveParent,
/*32538*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32540*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32543*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32546*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32549*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32552*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32555*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32558*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32561*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32564*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4336:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32582*/       /*Scope*/ 68, /*->32651*/
/*32583*/         OPC_CheckChild1Type, MVT::v4i32,
/*32585*/         OPC_RecordChild2, // #1 = $rsrc
/*32586*/         OPC_RecordChild3, // #2 = $sampler
/*32587*/         OPC_RecordChild4, // #3 = $dmask
/*32588*/         OPC_RecordChild5, // #4 = $unorm
/*32589*/         OPC_RecordChild6, // #5 = $r128
/*32590*/         OPC_RecordChild7, // #6 = $da
/*32591*/         OPC_MoveChild, 8,
/*32593*/         OPC_RecordNode, // #7 = $glc
/*32594*/         OPC_MoveParent,
/*32595*/         OPC_MoveChild, 9,
/*32597*/         OPC_RecordNode, // #8 = $slc
/*32598*/         OPC_MoveParent,
/*32599*/         OPC_MoveChild, 10,
/*32601*/         OPC_RecordNode, // #9 = $tfe
/*32602*/         OPC_MoveParent,
/*32603*/         OPC_MoveChild, 11,
/*32605*/         OPC_RecordNode, // #10 = $lwe
/*32606*/         OPC_MoveParent,
/*32607*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32609*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32612*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32615*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32618*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32621*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32624*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32627*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32630*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32633*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4336:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32651*/       /*Scope*/ 68, /*->32720*/
/*32652*/         OPC_CheckChild1Type, MVT::v8i32,
/*32654*/         OPC_RecordChild2, // #1 = $rsrc
/*32655*/         OPC_RecordChild3, // #2 = $sampler
/*32656*/         OPC_RecordChild4, // #3 = $dmask
/*32657*/         OPC_RecordChild5, // #4 = $unorm
/*32658*/         OPC_RecordChild6, // #5 = $r128
/*32659*/         OPC_RecordChild7, // #6 = $da
/*32660*/         OPC_MoveChild, 8,
/*32662*/         OPC_RecordNode, // #7 = $glc
/*32663*/         OPC_MoveParent,
/*32664*/         OPC_MoveChild, 9,
/*32666*/         OPC_RecordNode, // #8 = $slc
/*32667*/         OPC_MoveParent,
/*32668*/         OPC_MoveChild, 10,
/*32670*/         OPC_RecordNode, // #9 = $tfe
/*32671*/         OPC_MoveParent,
/*32672*/         OPC_MoveChild, 11,
/*32674*/         OPC_RecordNode, // #10 = $lwe
/*32675*/         OPC_MoveParent,
/*32676*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32678*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32681*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32684*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32687*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32690*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32693*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32696*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32699*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32702*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4336:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32720*/       /*Scope*/ 68, /*->32789*/
/*32721*/         OPC_CheckChild1Type, MVT::v16i32,
/*32723*/         OPC_RecordChild2, // #1 = $rsrc
/*32724*/         OPC_RecordChild3, // #2 = $sampler
/*32725*/         OPC_RecordChild4, // #3 = $dmask
/*32726*/         OPC_RecordChild5, // #4 = $unorm
/*32727*/         OPC_RecordChild6, // #5 = $r128
/*32728*/         OPC_RecordChild7, // #6 = $da
/*32729*/         OPC_MoveChild, 8,
/*32731*/         OPC_RecordNode, // #7 = $glc
/*32732*/         OPC_MoveParent,
/*32733*/         OPC_MoveChild, 9,
/*32735*/         OPC_RecordNode, // #8 = $slc
/*32736*/         OPC_MoveParent,
/*32737*/         OPC_MoveChild, 10,
/*32739*/         OPC_RecordNode, // #9 = $tfe
/*32740*/         OPC_MoveParent,
/*32741*/         OPC_MoveChild, 11,
/*32743*/         OPC_RecordNode, // #10 = $lwe
/*32744*/         OPC_MoveParent,
/*32745*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32747*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32750*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32753*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32756*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32759*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32762*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32765*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32768*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4336:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32789*/       0, /*End of Scope*/
/*32790*/     /*Scope*/ 95|128,2/*351*/, /*->33143*/
/*32792*/       OPC_CheckChild0Integer, 80|128,33/*4304*/, 
/*32795*/       OPC_RecordChild1, // #0 = $addr
/*32796*/       OPC_Scope, 68, /*->32866*/ // 5 children in Scope
/*32798*/         OPC_CheckChild1Type, MVT::i32,
/*32800*/         OPC_RecordChild2, // #1 = $rsrc
/*32801*/         OPC_RecordChild3, // #2 = $sampler
/*32802*/         OPC_RecordChild4, // #3 = $dmask
/*32803*/         OPC_RecordChild5, // #4 = $unorm
/*32804*/         OPC_RecordChild6, // #5 = $r128
/*32805*/         OPC_RecordChild7, // #6 = $da
/*32806*/         OPC_MoveChild, 8,
/*32808*/         OPC_RecordNode, // #7 = $glc
/*32809*/         OPC_MoveParent,
/*32810*/         OPC_MoveChild, 9,
/*32812*/         OPC_RecordNode, // #8 = $slc
/*32813*/         OPC_MoveParent,
/*32814*/         OPC_MoveChild, 10,
/*32816*/         OPC_RecordNode, // #9 = $tfe
/*32817*/         OPC_MoveParent,
/*32818*/         OPC_MoveChild, 11,
/*32820*/         OPC_RecordNode, // #10 = $lwe
/*32821*/         OPC_MoveParent,
/*32822*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32824*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32827*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32830*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32833*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32836*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32839*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32842*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32845*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32848*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4304:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32866*/       /*Scope*/ 68, /*->32935*/
/*32867*/         OPC_CheckChild1Type, MVT::v2i32,
/*32869*/         OPC_RecordChild2, // #1 = $rsrc
/*32870*/         OPC_RecordChild3, // #2 = $sampler
/*32871*/         OPC_RecordChild4, // #3 = $dmask
/*32872*/         OPC_RecordChild5, // #4 = $unorm
/*32873*/         OPC_RecordChild6, // #5 = $r128
/*32874*/         OPC_RecordChild7, // #6 = $da
/*32875*/         OPC_MoveChild, 8,
/*32877*/         OPC_RecordNode, // #7 = $glc
/*32878*/         OPC_MoveParent,
/*32879*/         OPC_MoveChild, 9,
/*32881*/         OPC_RecordNode, // #8 = $slc
/*32882*/         OPC_MoveParent,
/*32883*/         OPC_MoveChild, 10,
/*32885*/         OPC_RecordNode, // #9 = $tfe
/*32886*/         OPC_MoveParent,
/*32887*/         OPC_MoveChild, 11,
/*32889*/         OPC_RecordNode, // #10 = $lwe
/*32890*/         OPC_MoveParent,
/*32891*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32893*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32896*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32899*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32902*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32905*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32908*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32911*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32914*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32917*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4304:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32935*/       /*Scope*/ 68, /*->33004*/
/*32936*/         OPC_CheckChild1Type, MVT::v4i32,
/*32938*/         OPC_RecordChild2, // #1 = $rsrc
/*32939*/         OPC_RecordChild3, // #2 = $sampler
/*32940*/         OPC_RecordChild4, // #3 = $dmask
/*32941*/         OPC_RecordChild5, // #4 = $unorm
/*32942*/         OPC_RecordChild6, // #5 = $r128
/*32943*/         OPC_RecordChild7, // #6 = $da
/*32944*/         OPC_MoveChild, 8,
/*32946*/         OPC_RecordNode, // #7 = $glc
/*32947*/         OPC_MoveParent,
/*32948*/         OPC_MoveChild, 9,
/*32950*/         OPC_RecordNode, // #8 = $slc
/*32951*/         OPC_MoveParent,
/*32952*/         OPC_MoveChild, 10,
/*32954*/         OPC_RecordNode, // #9 = $tfe
/*32955*/         OPC_MoveParent,
/*32956*/         OPC_MoveChild, 11,
/*32958*/         OPC_RecordNode, // #10 = $lwe
/*32959*/         OPC_MoveParent,
/*32960*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32962*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32965*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32968*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32971*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32974*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32977*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32980*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32983*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32986*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4304:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33004*/       /*Scope*/ 68, /*->33073*/
/*33005*/         OPC_CheckChild1Type, MVT::v8i32,
/*33007*/         OPC_RecordChild2, // #1 = $rsrc
/*33008*/         OPC_RecordChild3, // #2 = $sampler
/*33009*/         OPC_RecordChild4, // #3 = $dmask
/*33010*/         OPC_RecordChild5, // #4 = $unorm
/*33011*/         OPC_RecordChild6, // #5 = $r128
/*33012*/         OPC_RecordChild7, // #6 = $da
/*33013*/         OPC_MoveChild, 8,
/*33015*/         OPC_RecordNode, // #7 = $glc
/*33016*/         OPC_MoveParent,
/*33017*/         OPC_MoveChild, 9,
/*33019*/         OPC_RecordNode, // #8 = $slc
/*33020*/         OPC_MoveParent,
/*33021*/         OPC_MoveChild, 10,
/*33023*/         OPC_RecordNode, // #9 = $tfe
/*33024*/         OPC_MoveParent,
/*33025*/         OPC_MoveChild, 11,
/*33027*/         OPC_RecordNode, // #10 = $lwe
/*33028*/         OPC_MoveParent,
/*33029*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33031*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33034*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33037*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33040*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33043*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33046*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33049*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33052*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33055*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4304:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33073*/       /*Scope*/ 68, /*->33142*/
/*33074*/         OPC_CheckChild1Type, MVT::v16i32,
/*33076*/         OPC_RecordChild2, // #1 = $rsrc
/*33077*/         OPC_RecordChild3, // #2 = $sampler
/*33078*/         OPC_RecordChild4, // #3 = $dmask
/*33079*/         OPC_RecordChild5, // #4 = $unorm
/*33080*/         OPC_RecordChild6, // #5 = $r128
/*33081*/         OPC_RecordChild7, // #6 = $da
/*33082*/         OPC_MoveChild, 8,
/*33084*/         OPC_RecordNode, // #7 = $glc
/*33085*/         OPC_MoveParent,
/*33086*/         OPC_MoveChild, 9,
/*33088*/         OPC_RecordNode, // #8 = $slc
/*33089*/         OPC_MoveParent,
/*33090*/         OPC_MoveChild, 10,
/*33092*/         OPC_RecordNode, // #9 = $tfe
/*33093*/         OPC_MoveParent,
/*33094*/         OPC_MoveChild, 11,
/*33096*/         OPC_RecordNode, // #10 = $lwe
/*33097*/         OPC_MoveParent,
/*33098*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33100*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33103*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33106*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33109*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33112*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33115*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33118*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33121*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33124*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4304:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33142*/       0, /*End of Scope*/
/*33143*/     /*Scope*/ 95|128,2/*351*/, /*->33496*/
/*33145*/       OPC_CheckChild0Integer, 79|128,33/*4303*/, 
/*33148*/       OPC_RecordChild1, // #0 = $addr
/*33149*/       OPC_Scope, 68, /*->33219*/ // 5 children in Scope
/*33151*/         OPC_CheckChild1Type, MVT::i32,
/*33153*/         OPC_RecordChild2, // #1 = $rsrc
/*33154*/         OPC_RecordChild3, // #2 = $sampler
/*33155*/         OPC_RecordChild4, // #3 = $dmask
/*33156*/         OPC_RecordChild5, // #4 = $unorm
/*33157*/         OPC_RecordChild6, // #5 = $r128
/*33158*/         OPC_RecordChild7, // #6 = $da
/*33159*/         OPC_MoveChild, 8,
/*33161*/         OPC_RecordNode, // #7 = $glc
/*33162*/         OPC_MoveParent,
/*33163*/         OPC_MoveChild, 9,
/*33165*/         OPC_RecordNode, // #8 = $slc
/*33166*/         OPC_MoveParent,
/*33167*/         OPC_MoveChild, 10,
/*33169*/         OPC_RecordNode, // #9 = $tfe
/*33170*/         OPC_MoveParent,
/*33171*/         OPC_MoveChild, 11,
/*33173*/         OPC_RecordNode, // #10 = $lwe
/*33174*/         OPC_MoveParent,
/*33175*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33177*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33180*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33183*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33186*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33189*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33192*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33195*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33198*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33201*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4303:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33219*/       /*Scope*/ 68, /*->33288*/
/*33220*/         OPC_CheckChild1Type, MVT::v2i32,
/*33222*/         OPC_RecordChild2, // #1 = $rsrc
/*33223*/         OPC_RecordChild3, // #2 = $sampler
/*33224*/         OPC_RecordChild4, // #3 = $dmask
/*33225*/         OPC_RecordChild5, // #4 = $unorm
/*33226*/         OPC_RecordChild6, // #5 = $r128
/*33227*/         OPC_RecordChild7, // #6 = $da
/*33228*/         OPC_MoveChild, 8,
/*33230*/         OPC_RecordNode, // #7 = $glc
/*33231*/         OPC_MoveParent,
/*33232*/         OPC_MoveChild, 9,
/*33234*/         OPC_RecordNode, // #8 = $slc
/*33235*/         OPC_MoveParent,
/*33236*/         OPC_MoveChild, 10,
/*33238*/         OPC_RecordNode, // #9 = $tfe
/*33239*/         OPC_MoveParent,
/*33240*/         OPC_MoveChild, 11,
/*33242*/         OPC_RecordNode, // #10 = $lwe
/*33243*/         OPC_MoveParent,
/*33244*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33246*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33249*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33252*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33255*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33258*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33261*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33264*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33267*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33270*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4303:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33288*/       /*Scope*/ 68, /*->33357*/
/*33289*/         OPC_CheckChild1Type, MVT::v4i32,
/*33291*/         OPC_RecordChild2, // #1 = $rsrc
/*33292*/         OPC_RecordChild3, // #2 = $sampler
/*33293*/         OPC_RecordChild4, // #3 = $dmask
/*33294*/         OPC_RecordChild5, // #4 = $unorm
/*33295*/         OPC_RecordChild6, // #5 = $r128
/*33296*/         OPC_RecordChild7, // #6 = $da
/*33297*/         OPC_MoveChild, 8,
/*33299*/         OPC_RecordNode, // #7 = $glc
/*33300*/         OPC_MoveParent,
/*33301*/         OPC_MoveChild, 9,
/*33303*/         OPC_RecordNode, // #8 = $slc
/*33304*/         OPC_MoveParent,
/*33305*/         OPC_MoveChild, 10,
/*33307*/         OPC_RecordNode, // #9 = $tfe
/*33308*/         OPC_MoveParent,
/*33309*/         OPC_MoveChild, 11,
/*33311*/         OPC_RecordNode, // #10 = $lwe
/*33312*/         OPC_MoveParent,
/*33313*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33315*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33318*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33321*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33324*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33327*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33330*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33333*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33336*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33339*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4303:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33357*/       /*Scope*/ 68, /*->33426*/
/*33358*/         OPC_CheckChild1Type, MVT::v8i32,
/*33360*/         OPC_RecordChild2, // #1 = $rsrc
/*33361*/         OPC_RecordChild3, // #2 = $sampler
/*33362*/         OPC_RecordChild4, // #3 = $dmask
/*33363*/         OPC_RecordChild5, // #4 = $unorm
/*33364*/         OPC_RecordChild6, // #5 = $r128
/*33365*/         OPC_RecordChild7, // #6 = $da
/*33366*/         OPC_MoveChild, 8,
/*33368*/         OPC_RecordNode, // #7 = $glc
/*33369*/         OPC_MoveParent,
/*33370*/         OPC_MoveChild, 9,
/*33372*/         OPC_RecordNode, // #8 = $slc
/*33373*/         OPC_MoveParent,
/*33374*/         OPC_MoveChild, 10,
/*33376*/         OPC_RecordNode, // #9 = $tfe
/*33377*/         OPC_MoveParent,
/*33378*/         OPC_MoveChild, 11,
/*33380*/         OPC_RecordNode, // #10 = $lwe
/*33381*/         OPC_MoveParent,
/*33382*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33384*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33387*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33390*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33393*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33396*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33399*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33402*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33405*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33408*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4303:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33426*/       /*Scope*/ 68, /*->33495*/
/*33427*/         OPC_CheckChild1Type, MVT::v16i32,
/*33429*/         OPC_RecordChild2, // #1 = $rsrc
/*33430*/         OPC_RecordChild3, // #2 = $sampler
/*33431*/         OPC_RecordChild4, // #3 = $dmask
/*33432*/         OPC_RecordChild5, // #4 = $unorm
/*33433*/         OPC_RecordChild6, // #5 = $r128
/*33434*/         OPC_RecordChild7, // #6 = $da
/*33435*/         OPC_MoveChild, 8,
/*33437*/         OPC_RecordNode, // #7 = $glc
/*33438*/         OPC_MoveParent,
/*33439*/         OPC_MoveChild, 9,
/*33441*/         OPC_RecordNode, // #8 = $slc
/*33442*/         OPC_MoveParent,
/*33443*/         OPC_MoveChild, 10,
/*33445*/         OPC_RecordNode, // #9 = $tfe
/*33446*/         OPC_MoveParent,
/*33447*/         OPC_MoveChild, 11,
/*33449*/         OPC_RecordNode, // #10 = $lwe
/*33450*/         OPC_MoveParent,
/*33451*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33453*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33456*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33459*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33462*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33465*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33468*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33471*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33474*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33477*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4303:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33495*/       0, /*End of Scope*/
/*33496*/     /*Scope*/ 95|128,2/*351*/, /*->33849*/
/*33498*/       OPC_CheckChild0Integer, 114|128,33/*4338*/, 
/*33501*/       OPC_RecordChild1, // #0 = $addr
/*33502*/       OPC_Scope, 68, /*->33572*/ // 5 children in Scope
/*33504*/         OPC_CheckChild1Type, MVT::i32,
/*33506*/         OPC_RecordChild2, // #1 = $rsrc
/*33507*/         OPC_RecordChild3, // #2 = $sampler
/*33508*/         OPC_RecordChild4, // #3 = $dmask
/*33509*/         OPC_RecordChild5, // #4 = $unorm
/*33510*/         OPC_RecordChild6, // #5 = $r128
/*33511*/         OPC_RecordChild7, // #6 = $da
/*33512*/         OPC_MoveChild, 8,
/*33514*/         OPC_RecordNode, // #7 = $glc
/*33515*/         OPC_MoveParent,
/*33516*/         OPC_MoveChild, 9,
/*33518*/         OPC_RecordNode, // #8 = $slc
/*33519*/         OPC_MoveParent,
/*33520*/         OPC_MoveChild, 10,
/*33522*/         OPC_RecordNode, // #9 = $tfe
/*33523*/         OPC_MoveParent,
/*33524*/         OPC_MoveChild, 11,
/*33526*/         OPC_RecordNode, // #10 = $lwe
/*33527*/         OPC_MoveParent,
/*33528*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33530*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33533*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33536*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33539*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33542*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33545*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33548*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33551*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33554*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4338:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33572*/       /*Scope*/ 68, /*->33641*/
/*33573*/         OPC_CheckChild1Type, MVT::v2i32,
/*33575*/         OPC_RecordChild2, // #1 = $rsrc
/*33576*/         OPC_RecordChild3, // #2 = $sampler
/*33577*/         OPC_RecordChild4, // #3 = $dmask
/*33578*/         OPC_RecordChild5, // #4 = $unorm
/*33579*/         OPC_RecordChild6, // #5 = $r128
/*33580*/         OPC_RecordChild7, // #6 = $da
/*33581*/         OPC_MoveChild, 8,
/*33583*/         OPC_RecordNode, // #7 = $glc
/*33584*/         OPC_MoveParent,
/*33585*/         OPC_MoveChild, 9,
/*33587*/         OPC_RecordNode, // #8 = $slc
/*33588*/         OPC_MoveParent,
/*33589*/         OPC_MoveChild, 10,
/*33591*/         OPC_RecordNode, // #9 = $tfe
/*33592*/         OPC_MoveParent,
/*33593*/         OPC_MoveChild, 11,
/*33595*/         OPC_RecordNode, // #10 = $lwe
/*33596*/         OPC_MoveParent,
/*33597*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33599*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33602*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33605*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33608*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33611*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33614*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33617*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33620*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33623*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4338:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33641*/       /*Scope*/ 68, /*->33710*/
/*33642*/         OPC_CheckChild1Type, MVT::v4i32,
/*33644*/         OPC_RecordChild2, // #1 = $rsrc
/*33645*/         OPC_RecordChild3, // #2 = $sampler
/*33646*/         OPC_RecordChild4, // #3 = $dmask
/*33647*/         OPC_RecordChild5, // #4 = $unorm
/*33648*/         OPC_RecordChild6, // #5 = $r128
/*33649*/         OPC_RecordChild7, // #6 = $da
/*33650*/         OPC_MoveChild, 8,
/*33652*/         OPC_RecordNode, // #7 = $glc
/*33653*/         OPC_MoveParent,
/*33654*/         OPC_MoveChild, 9,
/*33656*/         OPC_RecordNode, // #8 = $slc
/*33657*/         OPC_MoveParent,
/*33658*/         OPC_MoveChild, 10,
/*33660*/         OPC_RecordNode, // #9 = $tfe
/*33661*/         OPC_MoveParent,
/*33662*/         OPC_MoveChild, 11,
/*33664*/         OPC_RecordNode, // #10 = $lwe
/*33665*/         OPC_MoveParent,
/*33666*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33668*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33671*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33674*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33677*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33680*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33683*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33686*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33689*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33692*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4338:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33710*/       /*Scope*/ 68, /*->33779*/
/*33711*/         OPC_CheckChild1Type, MVT::v8i32,
/*33713*/         OPC_RecordChild2, // #1 = $rsrc
/*33714*/         OPC_RecordChild3, // #2 = $sampler
/*33715*/         OPC_RecordChild4, // #3 = $dmask
/*33716*/         OPC_RecordChild5, // #4 = $unorm
/*33717*/         OPC_RecordChild6, // #5 = $r128
/*33718*/         OPC_RecordChild7, // #6 = $da
/*33719*/         OPC_MoveChild, 8,
/*33721*/         OPC_RecordNode, // #7 = $glc
/*33722*/         OPC_MoveParent,
/*33723*/         OPC_MoveChild, 9,
/*33725*/         OPC_RecordNode, // #8 = $slc
/*33726*/         OPC_MoveParent,
/*33727*/         OPC_MoveChild, 10,
/*33729*/         OPC_RecordNode, // #9 = $tfe
/*33730*/         OPC_MoveParent,
/*33731*/         OPC_MoveChild, 11,
/*33733*/         OPC_RecordNode, // #10 = $lwe
/*33734*/         OPC_MoveParent,
/*33735*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33737*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33740*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33743*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33746*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33749*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33752*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33755*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33758*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33761*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4338:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33779*/       /*Scope*/ 68, /*->33848*/
/*33780*/         OPC_CheckChild1Type, MVT::v16i32,
/*33782*/         OPC_RecordChild2, // #1 = $rsrc
/*33783*/         OPC_RecordChild3, // #2 = $sampler
/*33784*/         OPC_RecordChild4, // #3 = $dmask
/*33785*/         OPC_RecordChild5, // #4 = $unorm
/*33786*/         OPC_RecordChild6, // #5 = $r128
/*33787*/         OPC_RecordChild7, // #6 = $da
/*33788*/         OPC_MoveChild, 8,
/*33790*/         OPC_RecordNode, // #7 = $glc
/*33791*/         OPC_MoveParent,
/*33792*/         OPC_MoveChild, 9,
/*33794*/         OPC_RecordNode, // #8 = $slc
/*33795*/         OPC_MoveParent,
/*33796*/         OPC_MoveChild, 10,
/*33798*/         OPC_RecordNode, // #9 = $tfe
/*33799*/         OPC_MoveParent,
/*33800*/         OPC_MoveChild, 11,
/*33802*/         OPC_RecordNode, // #10 = $lwe
/*33803*/         OPC_MoveParent,
/*33804*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33806*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33809*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33812*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33815*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33818*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33821*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33824*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33827*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33830*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4338:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33848*/       0, /*End of Scope*/
/*33849*/     /*Scope*/ 95|128,2/*351*/, /*->34202*/
/*33851*/       OPC_CheckChild0Integer, 104|128,33/*4328*/, 
/*33854*/       OPC_RecordChild1, // #0 = $addr
/*33855*/       OPC_Scope, 68, /*->33925*/ // 5 children in Scope
/*33857*/         OPC_CheckChild1Type, MVT::i32,
/*33859*/         OPC_RecordChild2, // #1 = $rsrc
/*33860*/         OPC_RecordChild3, // #2 = $sampler
/*33861*/         OPC_RecordChild4, // #3 = $dmask
/*33862*/         OPC_RecordChild5, // #4 = $unorm
/*33863*/         OPC_RecordChild6, // #5 = $r128
/*33864*/         OPC_RecordChild7, // #6 = $da
/*33865*/         OPC_MoveChild, 8,
/*33867*/         OPC_RecordNode, // #7 = $glc
/*33868*/         OPC_MoveParent,
/*33869*/         OPC_MoveChild, 9,
/*33871*/         OPC_RecordNode, // #8 = $slc
/*33872*/         OPC_MoveParent,
/*33873*/         OPC_MoveChild, 10,
/*33875*/         OPC_RecordNode, // #9 = $tfe
/*33876*/         OPC_MoveParent,
/*33877*/         OPC_MoveChild, 11,
/*33879*/         OPC_RecordNode, // #10 = $lwe
/*33880*/         OPC_MoveParent,
/*33881*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33883*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33886*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33889*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33892*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33895*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33898*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33901*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33904*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33907*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4328:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33925*/       /*Scope*/ 68, /*->33994*/
/*33926*/         OPC_CheckChild1Type, MVT::v2i32,
/*33928*/         OPC_RecordChild2, // #1 = $rsrc
/*33929*/         OPC_RecordChild3, // #2 = $sampler
/*33930*/         OPC_RecordChild4, // #3 = $dmask
/*33931*/         OPC_RecordChild5, // #4 = $unorm
/*33932*/         OPC_RecordChild6, // #5 = $r128
/*33933*/         OPC_RecordChild7, // #6 = $da
/*33934*/         OPC_MoveChild, 8,
/*33936*/         OPC_RecordNode, // #7 = $glc
/*33937*/         OPC_MoveParent,
/*33938*/         OPC_MoveChild, 9,
/*33940*/         OPC_RecordNode, // #8 = $slc
/*33941*/         OPC_MoveParent,
/*33942*/         OPC_MoveChild, 10,
/*33944*/         OPC_RecordNode, // #9 = $tfe
/*33945*/         OPC_MoveParent,
/*33946*/         OPC_MoveChild, 11,
/*33948*/         OPC_RecordNode, // #10 = $lwe
/*33949*/         OPC_MoveParent,
/*33950*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33952*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33955*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33958*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33961*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33964*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33967*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33970*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33973*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33976*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4328:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33994*/       /*Scope*/ 68, /*->34063*/
/*33995*/         OPC_CheckChild1Type, MVT::v4i32,
/*33997*/         OPC_RecordChild2, // #1 = $rsrc
/*33998*/         OPC_RecordChild3, // #2 = $sampler
/*33999*/         OPC_RecordChild4, // #3 = $dmask
/*34000*/         OPC_RecordChild5, // #4 = $unorm
/*34001*/         OPC_RecordChild6, // #5 = $r128
/*34002*/         OPC_RecordChild7, // #6 = $da
/*34003*/         OPC_MoveChild, 8,
/*34005*/         OPC_RecordNode, // #7 = $glc
/*34006*/         OPC_MoveParent,
/*34007*/         OPC_MoveChild, 9,
/*34009*/         OPC_RecordNode, // #8 = $slc
/*34010*/         OPC_MoveParent,
/*34011*/         OPC_MoveChild, 10,
/*34013*/         OPC_RecordNode, // #9 = $tfe
/*34014*/         OPC_MoveParent,
/*34015*/         OPC_MoveChild, 11,
/*34017*/         OPC_RecordNode, // #10 = $lwe
/*34018*/         OPC_MoveParent,
/*34019*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34021*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34024*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34027*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34030*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34033*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34036*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34039*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34042*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34045*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4328:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34063*/       /*Scope*/ 68, /*->34132*/
/*34064*/         OPC_CheckChild1Type, MVT::v8i32,
/*34066*/         OPC_RecordChild2, // #1 = $rsrc
/*34067*/         OPC_RecordChild3, // #2 = $sampler
/*34068*/         OPC_RecordChild4, // #3 = $dmask
/*34069*/         OPC_RecordChild5, // #4 = $unorm
/*34070*/         OPC_RecordChild6, // #5 = $r128
/*34071*/         OPC_RecordChild7, // #6 = $da
/*34072*/         OPC_MoveChild, 8,
/*34074*/         OPC_RecordNode, // #7 = $glc
/*34075*/         OPC_MoveParent,
/*34076*/         OPC_MoveChild, 9,
/*34078*/         OPC_RecordNode, // #8 = $slc
/*34079*/         OPC_MoveParent,
/*34080*/         OPC_MoveChild, 10,
/*34082*/         OPC_RecordNode, // #9 = $tfe
/*34083*/         OPC_MoveParent,
/*34084*/         OPC_MoveChild, 11,
/*34086*/         OPC_RecordNode, // #10 = $lwe
/*34087*/         OPC_MoveParent,
/*34088*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34090*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34093*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34096*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34099*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34102*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34105*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34108*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34111*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34114*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4328:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34132*/       /*Scope*/ 68, /*->34201*/
/*34133*/         OPC_CheckChild1Type, MVT::v16i32,
/*34135*/         OPC_RecordChild2, // #1 = $rsrc
/*34136*/         OPC_RecordChild3, // #2 = $sampler
/*34137*/         OPC_RecordChild4, // #3 = $dmask
/*34138*/         OPC_RecordChild5, // #4 = $unorm
/*34139*/         OPC_RecordChild6, // #5 = $r128
/*34140*/         OPC_RecordChild7, // #6 = $da
/*34141*/         OPC_MoveChild, 8,
/*34143*/         OPC_RecordNode, // #7 = $glc
/*34144*/         OPC_MoveParent,
/*34145*/         OPC_MoveChild, 9,
/*34147*/         OPC_RecordNode, // #8 = $slc
/*34148*/         OPC_MoveParent,
/*34149*/         OPC_MoveChild, 10,
/*34151*/         OPC_RecordNode, // #9 = $tfe
/*34152*/         OPC_MoveParent,
/*34153*/         OPC_MoveChild, 11,
/*34155*/         OPC_RecordNode, // #10 = $lwe
/*34156*/         OPC_MoveParent,
/*34157*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34159*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34162*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34165*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34168*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34171*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34174*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34177*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34180*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34183*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4328:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34201*/       0, /*End of Scope*/
/*34202*/     /*Scope*/ 95|128,2/*351*/, /*->34555*/
/*34204*/       OPC_CheckChild0Integer, 103|128,33/*4327*/, 
/*34207*/       OPC_RecordChild1, // #0 = $addr
/*34208*/       OPC_Scope, 68, /*->34278*/ // 5 children in Scope
/*34210*/         OPC_CheckChild1Type, MVT::i32,
/*34212*/         OPC_RecordChild2, // #1 = $rsrc
/*34213*/         OPC_RecordChild3, // #2 = $sampler
/*34214*/         OPC_RecordChild4, // #3 = $dmask
/*34215*/         OPC_RecordChild5, // #4 = $unorm
/*34216*/         OPC_RecordChild6, // #5 = $r128
/*34217*/         OPC_RecordChild7, // #6 = $da
/*34218*/         OPC_MoveChild, 8,
/*34220*/         OPC_RecordNode, // #7 = $glc
/*34221*/         OPC_MoveParent,
/*34222*/         OPC_MoveChild, 9,
/*34224*/         OPC_RecordNode, // #8 = $slc
/*34225*/         OPC_MoveParent,
/*34226*/         OPC_MoveChild, 10,
/*34228*/         OPC_RecordNode, // #9 = $tfe
/*34229*/         OPC_MoveParent,
/*34230*/         OPC_MoveChild, 11,
/*34232*/         OPC_RecordNode, // #10 = $lwe
/*34233*/         OPC_MoveParent,
/*34234*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34236*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34239*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34242*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34245*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34248*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34251*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34254*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34257*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34260*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4327:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34278*/       /*Scope*/ 68, /*->34347*/
/*34279*/         OPC_CheckChild1Type, MVT::v2i32,
/*34281*/         OPC_RecordChild2, // #1 = $rsrc
/*34282*/         OPC_RecordChild3, // #2 = $sampler
/*34283*/         OPC_RecordChild4, // #3 = $dmask
/*34284*/         OPC_RecordChild5, // #4 = $unorm
/*34285*/         OPC_RecordChild6, // #5 = $r128
/*34286*/         OPC_RecordChild7, // #6 = $da
/*34287*/         OPC_MoveChild, 8,
/*34289*/         OPC_RecordNode, // #7 = $glc
/*34290*/         OPC_MoveParent,
/*34291*/         OPC_MoveChild, 9,
/*34293*/         OPC_RecordNode, // #8 = $slc
/*34294*/         OPC_MoveParent,
/*34295*/         OPC_MoveChild, 10,
/*34297*/         OPC_RecordNode, // #9 = $tfe
/*34298*/         OPC_MoveParent,
/*34299*/         OPC_MoveChild, 11,
/*34301*/         OPC_RecordNode, // #10 = $lwe
/*34302*/         OPC_MoveParent,
/*34303*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34305*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34308*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34311*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34314*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34317*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34320*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34323*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34326*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34329*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4327:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34347*/       /*Scope*/ 68, /*->34416*/
/*34348*/         OPC_CheckChild1Type, MVT::v4i32,
/*34350*/         OPC_RecordChild2, // #1 = $rsrc
/*34351*/         OPC_RecordChild3, // #2 = $sampler
/*34352*/         OPC_RecordChild4, // #3 = $dmask
/*34353*/         OPC_RecordChild5, // #4 = $unorm
/*34354*/         OPC_RecordChild6, // #5 = $r128
/*34355*/         OPC_RecordChild7, // #6 = $da
/*34356*/         OPC_MoveChild, 8,
/*34358*/         OPC_RecordNode, // #7 = $glc
/*34359*/         OPC_MoveParent,
/*34360*/         OPC_MoveChild, 9,
/*34362*/         OPC_RecordNode, // #8 = $slc
/*34363*/         OPC_MoveParent,
/*34364*/         OPC_MoveChild, 10,
/*34366*/         OPC_RecordNode, // #9 = $tfe
/*34367*/         OPC_MoveParent,
/*34368*/         OPC_MoveChild, 11,
/*34370*/         OPC_RecordNode, // #10 = $lwe
/*34371*/         OPC_MoveParent,
/*34372*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34374*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34377*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34380*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34383*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34386*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34389*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34392*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34395*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34398*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4327:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34416*/       /*Scope*/ 68, /*->34485*/
/*34417*/         OPC_CheckChild1Type, MVT::v8i32,
/*34419*/         OPC_RecordChild2, // #1 = $rsrc
/*34420*/         OPC_RecordChild3, // #2 = $sampler
/*34421*/         OPC_RecordChild4, // #3 = $dmask
/*34422*/         OPC_RecordChild5, // #4 = $unorm
/*34423*/         OPC_RecordChild6, // #5 = $r128
/*34424*/         OPC_RecordChild7, // #6 = $da
/*34425*/         OPC_MoveChild, 8,
/*34427*/         OPC_RecordNode, // #7 = $glc
/*34428*/         OPC_MoveParent,
/*34429*/         OPC_MoveChild, 9,
/*34431*/         OPC_RecordNode, // #8 = $slc
/*34432*/         OPC_MoveParent,
/*34433*/         OPC_MoveChild, 10,
/*34435*/         OPC_RecordNode, // #9 = $tfe
/*34436*/         OPC_MoveParent,
/*34437*/         OPC_MoveChild, 11,
/*34439*/         OPC_RecordNode, // #10 = $lwe
/*34440*/         OPC_MoveParent,
/*34441*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34443*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34446*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34449*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34452*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34455*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34458*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34461*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34464*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34467*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4327:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34485*/       /*Scope*/ 68, /*->34554*/
/*34486*/         OPC_CheckChild1Type, MVT::v16i32,
/*34488*/         OPC_RecordChild2, // #1 = $rsrc
/*34489*/         OPC_RecordChild3, // #2 = $sampler
/*34490*/         OPC_RecordChild4, // #3 = $dmask
/*34491*/         OPC_RecordChild5, // #4 = $unorm
/*34492*/         OPC_RecordChild6, // #5 = $r128
/*34493*/         OPC_RecordChild7, // #6 = $da
/*34494*/         OPC_MoveChild, 8,
/*34496*/         OPC_RecordNode, // #7 = $glc
/*34497*/         OPC_MoveParent,
/*34498*/         OPC_MoveChild, 9,
/*34500*/         OPC_RecordNode, // #8 = $slc
/*34501*/         OPC_MoveParent,
/*34502*/         OPC_MoveChild, 10,
/*34504*/         OPC_RecordNode, // #9 = $tfe
/*34505*/         OPC_MoveParent,
/*34506*/         OPC_MoveChild, 11,
/*34508*/         OPC_RecordNode, // #10 = $lwe
/*34509*/         OPC_MoveParent,
/*34510*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34512*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34515*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34518*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34521*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34524*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34527*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34530*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34533*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34536*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4327:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34554*/       0, /*End of Scope*/
/*34555*/     /*Scope*/ 95|128,2/*351*/, /*->34908*/
/*34557*/       OPC_CheckChild0Integer, 100|128,33/*4324*/, 
/*34560*/       OPC_RecordChild1, // #0 = $addr
/*34561*/       OPC_Scope, 68, /*->34631*/ // 5 children in Scope
/*34563*/         OPC_CheckChild1Type, MVT::i32,
/*34565*/         OPC_RecordChild2, // #1 = $rsrc
/*34566*/         OPC_RecordChild3, // #2 = $sampler
/*34567*/         OPC_RecordChild4, // #3 = $dmask
/*34568*/         OPC_RecordChild5, // #4 = $unorm
/*34569*/         OPC_RecordChild6, // #5 = $r128
/*34570*/         OPC_RecordChild7, // #6 = $da
/*34571*/         OPC_MoveChild, 8,
/*34573*/         OPC_RecordNode, // #7 = $glc
/*34574*/         OPC_MoveParent,
/*34575*/         OPC_MoveChild, 9,
/*34577*/         OPC_RecordNode, // #8 = $slc
/*34578*/         OPC_MoveParent,
/*34579*/         OPC_MoveChild, 10,
/*34581*/         OPC_RecordNode, // #9 = $tfe
/*34582*/         OPC_MoveParent,
/*34583*/         OPC_MoveChild, 11,
/*34585*/         OPC_RecordNode, // #10 = $lwe
/*34586*/         OPC_MoveParent,
/*34587*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34589*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34592*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34595*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34598*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34601*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34604*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34607*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34610*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34613*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4324:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34631*/       /*Scope*/ 68, /*->34700*/
/*34632*/         OPC_CheckChild1Type, MVT::v2i32,
/*34634*/         OPC_RecordChild2, // #1 = $rsrc
/*34635*/         OPC_RecordChild3, // #2 = $sampler
/*34636*/         OPC_RecordChild4, // #3 = $dmask
/*34637*/         OPC_RecordChild5, // #4 = $unorm
/*34638*/         OPC_RecordChild6, // #5 = $r128
/*34639*/         OPC_RecordChild7, // #6 = $da
/*34640*/         OPC_MoveChild, 8,
/*34642*/         OPC_RecordNode, // #7 = $glc
/*34643*/         OPC_MoveParent,
/*34644*/         OPC_MoveChild, 9,
/*34646*/         OPC_RecordNode, // #8 = $slc
/*34647*/         OPC_MoveParent,
/*34648*/         OPC_MoveChild, 10,
/*34650*/         OPC_RecordNode, // #9 = $tfe
/*34651*/         OPC_MoveParent,
/*34652*/         OPC_MoveChild, 11,
/*34654*/         OPC_RecordNode, // #10 = $lwe
/*34655*/         OPC_MoveParent,
/*34656*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34658*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34661*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34664*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34667*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34670*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34673*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34676*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34679*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34682*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4324:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34700*/       /*Scope*/ 68, /*->34769*/
/*34701*/         OPC_CheckChild1Type, MVT::v4i32,
/*34703*/         OPC_RecordChild2, // #1 = $rsrc
/*34704*/         OPC_RecordChild3, // #2 = $sampler
/*34705*/         OPC_RecordChild4, // #3 = $dmask
/*34706*/         OPC_RecordChild5, // #4 = $unorm
/*34707*/         OPC_RecordChild6, // #5 = $r128
/*34708*/         OPC_RecordChild7, // #6 = $da
/*34709*/         OPC_MoveChild, 8,
/*34711*/         OPC_RecordNode, // #7 = $glc
/*34712*/         OPC_MoveParent,
/*34713*/         OPC_MoveChild, 9,
/*34715*/         OPC_RecordNode, // #8 = $slc
/*34716*/         OPC_MoveParent,
/*34717*/         OPC_MoveChild, 10,
/*34719*/         OPC_RecordNode, // #9 = $tfe
/*34720*/         OPC_MoveParent,
/*34721*/         OPC_MoveChild, 11,
/*34723*/         OPC_RecordNode, // #10 = $lwe
/*34724*/         OPC_MoveParent,
/*34725*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34727*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34730*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34733*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34736*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34739*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34742*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34745*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34748*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34751*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4324:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34769*/       /*Scope*/ 68, /*->34838*/
/*34770*/         OPC_CheckChild1Type, MVT::v8i32,
/*34772*/         OPC_RecordChild2, // #1 = $rsrc
/*34773*/         OPC_RecordChild3, // #2 = $sampler
/*34774*/         OPC_RecordChild4, // #3 = $dmask
/*34775*/         OPC_RecordChild5, // #4 = $unorm
/*34776*/         OPC_RecordChild6, // #5 = $r128
/*34777*/         OPC_RecordChild7, // #6 = $da
/*34778*/         OPC_MoveChild, 8,
/*34780*/         OPC_RecordNode, // #7 = $glc
/*34781*/         OPC_MoveParent,
/*34782*/         OPC_MoveChild, 9,
/*34784*/         OPC_RecordNode, // #8 = $slc
/*34785*/         OPC_MoveParent,
/*34786*/         OPC_MoveChild, 10,
/*34788*/         OPC_RecordNode, // #9 = $tfe
/*34789*/         OPC_MoveParent,
/*34790*/         OPC_MoveChild, 11,
/*34792*/         OPC_RecordNode, // #10 = $lwe
/*34793*/         OPC_MoveParent,
/*34794*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34796*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34799*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34802*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34805*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34808*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34811*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34814*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34817*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34820*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4324:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34838*/       /*Scope*/ 68, /*->34907*/
/*34839*/         OPC_CheckChild1Type, MVT::v16i32,
/*34841*/         OPC_RecordChild2, // #1 = $rsrc
/*34842*/         OPC_RecordChild3, // #2 = $sampler
/*34843*/         OPC_RecordChild4, // #3 = $dmask
/*34844*/         OPC_RecordChild5, // #4 = $unorm
/*34845*/         OPC_RecordChild6, // #5 = $r128
/*34846*/         OPC_RecordChild7, // #6 = $da
/*34847*/         OPC_MoveChild, 8,
/*34849*/         OPC_RecordNode, // #7 = $glc
/*34850*/         OPC_MoveParent,
/*34851*/         OPC_MoveChild, 9,
/*34853*/         OPC_RecordNode, // #8 = $slc
/*34854*/         OPC_MoveParent,
/*34855*/         OPC_MoveChild, 10,
/*34857*/         OPC_RecordNode, // #9 = $tfe
/*34858*/         OPC_MoveParent,
/*34859*/         OPC_MoveChild, 11,
/*34861*/         OPC_RecordNode, // #10 = $lwe
/*34862*/         OPC_MoveParent,
/*34863*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34865*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34868*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34871*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34874*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34877*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34880*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34883*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34886*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34889*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4324:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34907*/       0, /*End of Scope*/
/*34908*/     /*Scope*/ 95|128,2/*351*/, /*->35261*/
/*34910*/       OPC_CheckChild0Integer, 91|128,33/*4315*/, 
/*34913*/       OPC_RecordChild1, // #0 = $addr
/*34914*/       OPC_Scope, 68, /*->34984*/ // 5 children in Scope
/*34916*/         OPC_CheckChild1Type, MVT::i32,
/*34918*/         OPC_RecordChild2, // #1 = $rsrc
/*34919*/         OPC_RecordChild3, // #2 = $sampler
/*34920*/         OPC_RecordChild4, // #3 = $dmask
/*34921*/         OPC_RecordChild5, // #4 = $unorm
/*34922*/         OPC_RecordChild6, // #5 = $r128
/*34923*/         OPC_RecordChild7, // #6 = $da
/*34924*/         OPC_MoveChild, 8,
/*34926*/         OPC_RecordNode, // #7 = $glc
/*34927*/         OPC_MoveParent,
/*34928*/         OPC_MoveChild, 9,
/*34930*/         OPC_RecordNode, // #8 = $slc
/*34931*/         OPC_MoveParent,
/*34932*/         OPC_MoveChild, 10,
/*34934*/         OPC_RecordNode, // #9 = $tfe
/*34935*/         OPC_MoveParent,
/*34936*/         OPC_MoveChild, 11,
/*34938*/         OPC_RecordNode, // #10 = $lwe
/*34939*/         OPC_MoveParent,
/*34940*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34942*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34945*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34948*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34951*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34954*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34957*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34960*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34963*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34966*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4315:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34984*/       /*Scope*/ 68, /*->35053*/
/*34985*/         OPC_CheckChild1Type, MVT::v2i32,
/*34987*/         OPC_RecordChild2, // #1 = $rsrc
/*34988*/         OPC_RecordChild3, // #2 = $sampler
/*34989*/         OPC_RecordChild4, // #3 = $dmask
/*34990*/         OPC_RecordChild5, // #4 = $unorm
/*34991*/         OPC_RecordChild6, // #5 = $r128
/*34992*/         OPC_RecordChild7, // #6 = $da
/*34993*/         OPC_MoveChild, 8,
/*34995*/         OPC_RecordNode, // #7 = $glc
/*34996*/         OPC_MoveParent,
/*34997*/         OPC_MoveChild, 9,
/*34999*/         OPC_RecordNode, // #8 = $slc
/*35000*/         OPC_MoveParent,
/*35001*/         OPC_MoveChild, 10,
/*35003*/         OPC_RecordNode, // #9 = $tfe
/*35004*/         OPC_MoveParent,
/*35005*/         OPC_MoveChild, 11,
/*35007*/         OPC_RecordNode, // #10 = $lwe
/*35008*/         OPC_MoveParent,
/*35009*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35011*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35014*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35017*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35020*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35023*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35026*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35029*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35032*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35035*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4315:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35053*/       /*Scope*/ 68, /*->35122*/
/*35054*/         OPC_CheckChild1Type, MVT::v4i32,
/*35056*/         OPC_RecordChild2, // #1 = $rsrc
/*35057*/         OPC_RecordChild3, // #2 = $sampler
/*35058*/         OPC_RecordChild4, // #3 = $dmask
/*35059*/         OPC_RecordChild5, // #4 = $unorm
/*35060*/         OPC_RecordChild6, // #5 = $r128
/*35061*/         OPC_RecordChild7, // #6 = $da
/*35062*/         OPC_MoveChild, 8,
/*35064*/         OPC_RecordNode, // #7 = $glc
/*35065*/         OPC_MoveParent,
/*35066*/         OPC_MoveChild, 9,
/*35068*/         OPC_RecordNode, // #8 = $slc
/*35069*/         OPC_MoveParent,
/*35070*/         OPC_MoveChild, 10,
/*35072*/         OPC_RecordNode, // #9 = $tfe
/*35073*/         OPC_MoveParent,
/*35074*/         OPC_MoveChild, 11,
/*35076*/         OPC_RecordNode, // #10 = $lwe
/*35077*/         OPC_MoveParent,
/*35078*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35080*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35083*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35086*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35089*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35092*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35095*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35098*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35101*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35104*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4315:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35122*/       /*Scope*/ 68, /*->35191*/
/*35123*/         OPC_CheckChild1Type, MVT::v8i32,
/*35125*/         OPC_RecordChild2, // #1 = $rsrc
/*35126*/         OPC_RecordChild3, // #2 = $sampler
/*35127*/         OPC_RecordChild4, // #3 = $dmask
/*35128*/         OPC_RecordChild5, // #4 = $unorm
/*35129*/         OPC_RecordChild6, // #5 = $r128
/*35130*/         OPC_RecordChild7, // #6 = $da
/*35131*/         OPC_MoveChild, 8,
/*35133*/         OPC_RecordNode, // #7 = $glc
/*35134*/         OPC_MoveParent,
/*35135*/         OPC_MoveChild, 9,
/*35137*/         OPC_RecordNode, // #8 = $slc
/*35138*/         OPC_MoveParent,
/*35139*/         OPC_MoveChild, 10,
/*35141*/         OPC_RecordNode, // #9 = $tfe
/*35142*/         OPC_MoveParent,
/*35143*/         OPC_MoveChild, 11,
/*35145*/         OPC_RecordNode, // #10 = $lwe
/*35146*/         OPC_MoveParent,
/*35147*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35149*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35152*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35155*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35158*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35161*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35164*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35167*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35170*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35173*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4315:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35191*/       /*Scope*/ 68, /*->35260*/
/*35192*/         OPC_CheckChild1Type, MVT::v16i32,
/*35194*/         OPC_RecordChild2, // #1 = $rsrc
/*35195*/         OPC_RecordChild3, // #2 = $sampler
/*35196*/         OPC_RecordChild4, // #3 = $dmask
/*35197*/         OPC_RecordChild5, // #4 = $unorm
/*35198*/         OPC_RecordChild6, // #5 = $r128
/*35199*/         OPC_RecordChild7, // #6 = $da
/*35200*/         OPC_MoveChild, 8,
/*35202*/         OPC_RecordNode, // #7 = $glc
/*35203*/         OPC_MoveParent,
/*35204*/         OPC_MoveChild, 9,
/*35206*/         OPC_RecordNode, // #8 = $slc
/*35207*/         OPC_MoveParent,
/*35208*/         OPC_MoveChild, 10,
/*35210*/         OPC_RecordNode, // #9 = $tfe
/*35211*/         OPC_MoveParent,
/*35212*/         OPC_MoveChild, 11,
/*35214*/         OPC_RecordNode, // #10 = $lwe
/*35215*/         OPC_MoveParent,
/*35216*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35218*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35221*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35224*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35227*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35230*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35233*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35236*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35239*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35242*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4315:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35260*/       0, /*End of Scope*/
/*35261*/     /*Scope*/ 95|128,2/*351*/, /*->35614*/
/*35263*/       OPC_CheckChild0Integer, 95|128,33/*4319*/, 
/*35266*/       OPC_RecordChild1, // #0 = $addr
/*35267*/       OPC_Scope, 68, /*->35337*/ // 5 children in Scope
/*35269*/         OPC_CheckChild1Type, MVT::i32,
/*35271*/         OPC_RecordChild2, // #1 = $rsrc
/*35272*/         OPC_RecordChild3, // #2 = $sampler
/*35273*/         OPC_RecordChild4, // #3 = $dmask
/*35274*/         OPC_RecordChild5, // #4 = $unorm
/*35275*/         OPC_RecordChild6, // #5 = $r128
/*35276*/         OPC_RecordChild7, // #6 = $da
/*35277*/         OPC_MoveChild, 8,
/*35279*/         OPC_RecordNode, // #7 = $glc
/*35280*/         OPC_MoveParent,
/*35281*/         OPC_MoveChild, 9,
/*35283*/         OPC_RecordNode, // #8 = $slc
/*35284*/         OPC_MoveParent,
/*35285*/         OPC_MoveChild, 10,
/*35287*/         OPC_RecordNode, // #9 = $tfe
/*35288*/         OPC_MoveParent,
/*35289*/         OPC_MoveChild, 11,
/*35291*/         OPC_RecordNode, // #10 = $lwe
/*35292*/         OPC_MoveParent,
/*35293*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35295*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35298*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35301*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35304*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35307*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35310*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35313*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35316*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35319*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4319:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35337*/       /*Scope*/ 68, /*->35406*/
/*35338*/         OPC_CheckChild1Type, MVT::v2i32,
/*35340*/         OPC_RecordChild2, // #1 = $rsrc
/*35341*/         OPC_RecordChild3, // #2 = $sampler
/*35342*/         OPC_RecordChild4, // #3 = $dmask
/*35343*/         OPC_RecordChild5, // #4 = $unorm
/*35344*/         OPC_RecordChild6, // #5 = $r128
/*35345*/         OPC_RecordChild7, // #6 = $da
/*35346*/         OPC_MoveChild, 8,
/*35348*/         OPC_RecordNode, // #7 = $glc
/*35349*/         OPC_MoveParent,
/*35350*/         OPC_MoveChild, 9,
/*35352*/         OPC_RecordNode, // #8 = $slc
/*35353*/         OPC_MoveParent,
/*35354*/         OPC_MoveChild, 10,
/*35356*/         OPC_RecordNode, // #9 = $tfe
/*35357*/         OPC_MoveParent,
/*35358*/         OPC_MoveChild, 11,
/*35360*/         OPC_RecordNode, // #10 = $lwe
/*35361*/         OPC_MoveParent,
/*35362*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35364*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35367*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35370*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35373*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35376*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35379*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35382*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35385*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35388*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4319:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35406*/       /*Scope*/ 68, /*->35475*/
/*35407*/         OPC_CheckChild1Type, MVT::v4i32,
/*35409*/         OPC_RecordChild2, // #1 = $rsrc
/*35410*/         OPC_RecordChild3, // #2 = $sampler
/*35411*/         OPC_RecordChild4, // #3 = $dmask
/*35412*/         OPC_RecordChild5, // #4 = $unorm
/*35413*/         OPC_RecordChild6, // #5 = $r128
/*35414*/         OPC_RecordChild7, // #6 = $da
/*35415*/         OPC_MoveChild, 8,
/*35417*/         OPC_RecordNode, // #7 = $glc
/*35418*/         OPC_MoveParent,
/*35419*/         OPC_MoveChild, 9,
/*35421*/         OPC_RecordNode, // #8 = $slc
/*35422*/         OPC_MoveParent,
/*35423*/         OPC_MoveChild, 10,
/*35425*/         OPC_RecordNode, // #9 = $tfe
/*35426*/         OPC_MoveParent,
/*35427*/         OPC_MoveChild, 11,
/*35429*/         OPC_RecordNode, // #10 = $lwe
/*35430*/         OPC_MoveParent,
/*35431*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35433*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35436*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35439*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35442*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35445*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35448*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35451*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35454*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35457*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4319:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35475*/       /*Scope*/ 68, /*->35544*/
/*35476*/         OPC_CheckChild1Type, MVT::v8i32,
/*35478*/         OPC_RecordChild2, // #1 = $rsrc
/*35479*/         OPC_RecordChild3, // #2 = $sampler
/*35480*/         OPC_RecordChild4, // #3 = $dmask
/*35481*/         OPC_RecordChild5, // #4 = $unorm
/*35482*/         OPC_RecordChild6, // #5 = $r128
/*35483*/         OPC_RecordChild7, // #6 = $da
/*35484*/         OPC_MoveChild, 8,
/*35486*/         OPC_RecordNode, // #7 = $glc
/*35487*/         OPC_MoveParent,
/*35488*/         OPC_MoveChild, 9,
/*35490*/         OPC_RecordNode, // #8 = $slc
/*35491*/         OPC_MoveParent,
/*35492*/         OPC_MoveChild, 10,
/*35494*/         OPC_RecordNode, // #9 = $tfe
/*35495*/         OPC_MoveParent,
/*35496*/         OPC_MoveChild, 11,
/*35498*/         OPC_RecordNode, // #10 = $lwe
/*35499*/         OPC_MoveParent,
/*35500*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35502*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35505*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35508*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35511*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35514*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35517*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35520*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35523*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35526*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4319:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35544*/       /*Scope*/ 68, /*->35613*/
/*35545*/         OPC_CheckChild1Type, MVT::v16i32,
/*35547*/         OPC_RecordChild2, // #1 = $rsrc
/*35548*/         OPC_RecordChild3, // #2 = $sampler
/*35549*/         OPC_RecordChild4, // #3 = $dmask
/*35550*/         OPC_RecordChild5, // #4 = $unorm
/*35551*/         OPC_RecordChild6, // #5 = $r128
/*35552*/         OPC_RecordChild7, // #6 = $da
/*35553*/         OPC_MoveChild, 8,
/*35555*/         OPC_RecordNode, // #7 = $glc
/*35556*/         OPC_MoveParent,
/*35557*/         OPC_MoveChild, 9,
/*35559*/         OPC_RecordNode, // #8 = $slc
/*35560*/         OPC_MoveParent,
/*35561*/         OPC_MoveChild, 10,
/*35563*/         OPC_RecordNode, // #9 = $tfe
/*35564*/         OPC_MoveParent,
/*35565*/         OPC_MoveChild, 11,
/*35567*/         OPC_RecordNode, // #10 = $lwe
/*35568*/         OPC_MoveParent,
/*35569*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35571*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35574*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35577*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35580*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35583*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35586*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35589*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35592*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35595*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4319:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35613*/       0, /*End of Scope*/
/*35614*/     /*Scope*/ 95|128,2/*351*/, /*->35967*/
/*35616*/       OPC_CheckChild0Integer, 94|128,33/*4318*/, 
/*35619*/       OPC_RecordChild1, // #0 = $addr
/*35620*/       OPC_Scope, 68, /*->35690*/ // 5 children in Scope
/*35622*/         OPC_CheckChild1Type, MVT::i32,
/*35624*/         OPC_RecordChild2, // #1 = $rsrc
/*35625*/         OPC_RecordChild3, // #2 = $sampler
/*35626*/         OPC_RecordChild4, // #3 = $dmask
/*35627*/         OPC_RecordChild5, // #4 = $unorm
/*35628*/         OPC_RecordChild6, // #5 = $r128
/*35629*/         OPC_RecordChild7, // #6 = $da
/*35630*/         OPC_MoveChild, 8,
/*35632*/         OPC_RecordNode, // #7 = $glc
/*35633*/         OPC_MoveParent,
/*35634*/         OPC_MoveChild, 9,
/*35636*/         OPC_RecordNode, // #8 = $slc
/*35637*/         OPC_MoveParent,
/*35638*/         OPC_MoveChild, 10,
/*35640*/         OPC_RecordNode, // #9 = $tfe
/*35641*/         OPC_MoveParent,
/*35642*/         OPC_MoveChild, 11,
/*35644*/         OPC_RecordNode, // #10 = $lwe
/*35645*/         OPC_MoveParent,
/*35646*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35648*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35651*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35654*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35657*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35660*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35663*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35666*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35669*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35672*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4318:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35690*/       /*Scope*/ 68, /*->35759*/
/*35691*/         OPC_CheckChild1Type, MVT::v2i32,
/*35693*/         OPC_RecordChild2, // #1 = $rsrc
/*35694*/         OPC_RecordChild3, // #2 = $sampler
/*35695*/         OPC_RecordChild4, // #3 = $dmask
/*35696*/         OPC_RecordChild5, // #4 = $unorm
/*35697*/         OPC_RecordChild6, // #5 = $r128
/*35698*/         OPC_RecordChild7, // #6 = $da
/*35699*/         OPC_MoveChild, 8,
/*35701*/         OPC_RecordNode, // #7 = $glc
/*35702*/         OPC_MoveParent,
/*35703*/         OPC_MoveChild, 9,
/*35705*/         OPC_RecordNode, // #8 = $slc
/*35706*/         OPC_MoveParent,
/*35707*/         OPC_MoveChild, 10,
/*35709*/         OPC_RecordNode, // #9 = $tfe
/*35710*/         OPC_MoveParent,
/*35711*/         OPC_MoveChild, 11,
/*35713*/         OPC_RecordNode, // #10 = $lwe
/*35714*/         OPC_MoveParent,
/*35715*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35717*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35720*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35723*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35726*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35729*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35732*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35735*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35738*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35741*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4318:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35759*/       /*Scope*/ 68, /*->35828*/
/*35760*/         OPC_CheckChild1Type, MVT::v4i32,
/*35762*/         OPC_RecordChild2, // #1 = $rsrc
/*35763*/         OPC_RecordChild3, // #2 = $sampler
/*35764*/         OPC_RecordChild4, // #3 = $dmask
/*35765*/         OPC_RecordChild5, // #4 = $unorm
/*35766*/         OPC_RecordChild6, // #5 = $r128
/*35767*/         OPC_RecordChild7, // #6 = $da
/*35768*/         OPC_MoveChild, 8,
/*35770*/         OPC_RecordNode, // #7 = $glc
/*35771*/         OPC_MoveParent,
/*35772*/         OPC_MoveChild, 9,
/*35774*/         OPC_RecordNode, // #8 = $slc
/*35775*/         OPC_MoveParent,
/*35776*/         OPC_MoveChild, 10,
/*35778*/         OPC_RecordNode, // #9 = $tfe
/*35779*/         OPC_MoveParent,
/*35780*/         OPC_MoveChild, 11,
/*35782*/         OPC_RecordNode, // #10 = $lwe
/*35783*/         OPC_MoveParent,
/*35784*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35786*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35789*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35792*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35795*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35798*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35801*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35804*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35807*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35810*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4318:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35828*/       /*Scope*/ 68, /*->35897*/
/*35829*/         OPC_CheckChild1Type, MVT::v8i32,
/*35831*/         OPC_RecordChild2, // #1 = $rsrc
/*35832*/         OPC_RecordChild3, // #2 = $sampler
/*35833*/         OPC_RecordChild4, // #3 = $dmask
/*35834*/         OPC_RecordChild5, // #4 = $unorm
/*35835*/         OPC_RecordChild6, // #5 = $r128
/*35836*/         OPC_RecordChild7, // #6 = $da
/*35837*/         OPC_MoveChild, 8,
/*35839*/         OPC_RecordNode, // #7 = $glc
/*35840*/         OPC_MoveParent,
/*35841*/         OPC_MoveChild, 9,
/*35843*/         OPC_RecordNode, // #8 = $slc
/*35844*/         OPC_MoveParent,
/*35845*/         OPC_MoveChild, 10,
/*35847*/         OPC_RecordNode, // #9 = $tfe
/*35848*/         OPC_MoveParent,
/*35849*/         OPC_MoveChild, 11,
/*35851*/         OPC_RecordNode, // #10 = $lwe
/*35852*/         OPC_MoveParent,
/*35853*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35855*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35858*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35861*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35864*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35867*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35870*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35873*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35876*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35879*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4318:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35897*/       /*Scope*/ 68, /*->35966*/
/*35898*/         OPC_CheckChild1Type, MVT::v16i32,
/*35900*/         OPC_RecordChild2, // #1 = $rsrc
/*35901*/         OPC_RecordChild3, // #2 = $sampler
/*35902*/         OPC_RecordChild4, // #3 = $dmask
/*35903*/         OPC_RecordChild5, // #4 = $unorm
/*35904*/         OPC_RecordChild6, // #5 = $r128
/*35905*/         OPC_RecordChild7, // #6 = $da
/*35906*/         OPC_MoveChild, 8,
/*35908*/         OPC_RecordNode, // #7 = $glc
/*35909*/         OPC_MoveParent,
/*35910*/         OPC_MoveChild, 9,
/*35912*/         OPC_RecordNode, // #8 = $slc
/*35913*/         OPC_MoveParent,
/*35914*/         OPC_MoveChild, 10,
/*35916*/         OPC_RecordNode, // #9 = $tfe
/*35917*/         OPC_MoveParent,
/*35918*/         OPC_MoveChild, 11,
/*35920*/         OPC_RecordNode, // #10 = $lwe
/*35921*/         OPC_MoveParent,
/*35922*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35924*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35927*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35930*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35933*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35936*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35939*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35942*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35945*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35948*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4318:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35966*/       0, /*End of Scope*/
/*35967*/     /*Scope*/ 95|128,2/*351*/, /*->36320*/
/*35969*/       OPC_CheckChild0Integer, 97|128,33/*4321*/, 
/*35972*/       OPC_RecordChild1, // #0 = $addr
/*35973*/       OPC_Scope, 68, /*->36043*/ // 5 children in Scope
/*35975*/         OPC_CheckChild1Type, MVT::i32,
/*35977*/         OPC_RecordChild2, // #1 = $rsrc
/*35978*/         OPC_RecordChild3, // #2 = $sampler
/*35979*/         OPC_RecordChild4, // #3 = $dmask
/*35980*/         OPC_RecordChild5, // #4 = $unorm
/*35981*/         OPC_RecordChild6, // #5 = $r128
/*35982*/         OPC_RecordChild7, // #6 = $da
/*35983*/         OPC_MoveChild, 8,
/*35985*/         OPC_RecordNode, // #7 = $glc
/*35986*/         OPC_MoveParent,
/*35987*/         OPC_MoveChild, 9,
/*35989*/         OPC_RecordNode, // #8 = $slc
/*35990*/         OPC_MoveParent,
/*35991*/         OPC_MoveChild, 10,
/*35993*/         OPC_RecordNode, // #9 = $tfe
/*35994*/         OPC_MoveParent,
/*35995*/         OPC_MoveChild, 11,
/*35997*/         OPC_RecordNode, // #10 = $lwe
/*35998*/         OPC_MoveParent,
/*35999*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36001*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36004*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36007*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36010*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36013*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36016*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36019*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36022*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36025*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4321:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36043*/       /*Scope*/ 68, /*->36112*/
/*36044*/         OPC_CheckChild1Type, MVT::v2i32,
/*36046*/         OPC_RecordChild2, // #1 = $rsrc
/*36047*/         OPC_RecordChild3, // #2 = $sampler
/*36048*/         OPC_RecordChild4, // #3 = $dmask
/*36049*/         OPC_RecordChild5, // #4 = $unorm
/*36050*/         OPC_RecordChild6, // #5 = $r128
/*36051*/         OPC_RecordChild7, // #6 = $da
/*36052*/         OPC_MoveChild, 8,
/*36054*/         OPC_RecordNode, // #7 = $glc
/*36055*/         OPC_MoveParent,
/*36056*/         OPC_MoveChild, 9,
/*36058*/         OPC_RecordNode, // #8 = $slc
/*36059*/         OPC_MoveParent,
/*36060*/         OPC_MoveChild, 10,
/*36062*/         OPC_RecordNode, // #9 = $tfe
/*36063*/         OPC_MoveParent,
/*36064*/         OPC_MoveChild, 11,
/*36066*/         OPC_RecordNode, // #10 = $lwe
/*36067*/         OPC_MoveParent,
/*36068*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36070*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36073*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36076*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36079*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36082*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36085*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36088*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36091*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36094*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4321:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36112*/       /*Scope*/ 68, /*->36181*/
/*36113*/         OPC_CheckChild1Type, MVT::v4i32,
/*36115*/         OPC_RecordChild2, // #1 = $rsrc
/*36116*/         OPC_RecordChild3, // #2 = $sampler
/*36117*/         OPC_RecordChild4, // #3 = $dmask
/*36118*/         OPC_RecordChild5, // #4 = $unorm
/*36119*/         OPC_RecordChild6, // #5 = $r128
/*36120*/         OPC_RecordChild7, // #6 = $da
/*36121*/         OPC_MoveChild, 8,
/*36123*/         OPC_RecordNode, // #7 = $glc
/*36124*/         OPC_MoveParent,
/*36125*/         OPC_MoveChild, 9,
/*36127*/         OPC_RecordNode, // #8 = $slc
/*36128*/         OPC_MoveParent,
/*36129*/         OPC_MoveChild, 10,
/*36131*/         OPC_RecordNode, // #9 = $tfe
/*36132*/         OPC_MoveParent,
/*36133*/         OPC_MoveChild, 11,
/*36135*/         OPC_RecordNode, // #10 = $lwe
/*36136*/         OPC_MoveParent,
/*36137*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36139*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36142*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36145*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36148*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36151*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36154*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36157*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36160*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36163*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4321:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36181*/       /*Scope*/ 68, /*->36250*/
/*36182*/         OPC_CheckChild1Type, MVT::v8i32,
/*36184*/         OPC_RecordChild2, // #1 = $rsrc
/*36185*/         OPC_RecordChild3, // #2 = $sampler
/*36186*/         OPC_RecordChild4, // #3 = $dmask
/*36187*/         OPC_RecordChild5, // #4 = $unorm
/*36188*/         OPC_RecordChild6, // #5 = $r128
/*36189*/         OPC_RecordChild7, // #6 = $da
/*36190*/         OPC_MoveChild, 8,
/*36192*/         OPC_RecordNode, // #7 = $glc
/*36193*/         OPC_MoveParent,
/*36194*/         OPC_MoveChild, 9,
/*36196*/         OPC_RecordNode, // #8 = $slc
/*36197*/         OPC_MoveParent,
/*36198*/         OPC_MoveChild, 10,
/*36200*/         OPC_RecordNode, // #9 = $tfe
/*36201*/         OPC_MoveParent,
/*36202*/         OPC_MoveChild, 11,
/*36204*/         OPC_RecordNode, // #10 = $lwe
/*36205*/         OPC_MoveParent,
/*36206*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36208*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36211*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36214*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36217*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36220*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36223*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36226*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36229*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36232*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4321:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36250*/       /*Scope*/ 68, /*->36319*/
/*36251*/         OPC_CheckChild1Type, MVT::v16i32,
/*36253*/         OPC_RecordChild2, // #1 = $rsrc
/*36254*/         OPC_RecordChild3, // #2 = $sampler
/*36255*/         OPC_RecordChild4, // #3 = $dmask
/*36256*/         OPC_RecordChild5, // #4 = $unorm
/*36257*/         OPC_RecordChild6, // #5 = $r128
/*36258*/         OPC_RecordChild7, // #6 = $da
/*36259*/         OPC_MoveChild, 8,
/*36261*/         OPC_RecordNode, // #7 = $glc
/*36262*/         OPC_MoveParent,
/*36263*/         OPC_MoveChild, 9,
/*36265*/         OPC_RecordNode, // #8 = $slc
/*36266*/         OPC_MoveParent,
/*36267*/         OPC_MoveChild, 10,
/*36269*/         OPC_RecordNode, // #9 = $tfe
/*36270*/         OPC_MoveParent,
/*36271*/         OPC_MoveChild, 11,
/*36273*/         OPC_RecordNode, // #10 = $lwe
/*36274*/         OPC_MoveParent,
/*36275*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36277*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36280*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36283*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36286*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36289*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36292*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36295*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36298*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36301*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4321:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36319*/       0, /*End of Scope*/
/*36320*/     /*Scope*/ 95|128,2/*351*/, /*->36673*/
/*36322*/       OPC_CheckChild0Integer, 85|128,33/*4309*/, 
/*36325*/       OPC_RecordChild1, // #0 = $addr
/*36326*/       OPC_Scope, 68, /*->36396*/ // 5 children in Scope
/*36328*/         OPC_CheckChild1Type, MVT::i32,
/*36330*/         OPC_RecordChild2, // #1 = $rsrc
/*36331*/         OPC_RecordChild3, // #2 = $sampler
/*36332*/         OPC_RecordChild4, // #3 = $dmask
/*36333*/         OPC_RecordChild5, // #4 = $unorm
/*36334*/         OPC_RecordChild6, // #5 = $r128
/*36335*/         OPC_RecordChild7, // #6 = $da
/*36336*/         OPC_MoveChild, 8,
/*36338*/         OPC_RecordNode, // #7 = $glc
/*36339*/         OPC_MoveParent,
/*36340*/         OPC_MoveChild, 9,
/*36342*/         OPC_RecordNode, // #8 = $slc
/*36343*/         OPC_MoveParent,
/*36344*/         OPC_MoveChild, 10,
/*36346*/         OPC_RecordNode, // #9 = $tfe
/*36347*/         OPC_MoveParent,
/*36348*/         OPC_MoveChild, 11,
/*36350*/         OPC_RecordNode, // #10 = $lwe
/*36351*/         OPC_MoveParent,
/*36352*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36354*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36357*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36360*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36363*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36366*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36369*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36372*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36375*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36378*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4309:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36396*/       /*Scope*/ 68, /*->36465*/
/*36397*/         OPC_CheckChild1Type, MVT::v2i32,
/*36399*/         OPC_RecordChild2, // #1 = $rsrc
/*36400*/         OPC_RecordChild3, // #2 = $sampler
/*36401*/         OPC_RecordChild4, // #3 = $dmask
/*36402*/         OPC_RecordChild5, // #4 = $unorm
/*36403*/         OPC_RecordChild6, // #5 = $r128
/*36404*/         OPC_RecordChild7, // #6 = $da
/*36405*/         OPC_MoveChild, 8,
/*36407*/         OPC_RecordNode, // #7 = $glc
/*36408*/         OPC_MoveParent,
/*36409*/         OPC_MoveChild, 9,
/*36411*/         OPC_RecordNode, // #8 = $slc
/*36412*/         OPC_MoveParent,
/*36413*/         OPC_MoveChild, 10,
/*36415*/         OPC_RecordNode, // #9 = $tfe
/*36416*/         OPC_MoveParent,
/*36417*/         OPC_MoveChild, 11,
/*36419*/         OPC_RecordNode, // #10 = $lwe
/*36420*/         OPC_MoveParent,
/*36421*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36423*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36426*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36429*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36432*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36435*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36438*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36441*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36444*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36447*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4309:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36465*/       /*Scope*/ 68, /*->36534*/
/*36466*/         OPC_CheckChild1Type, MVT::v4i32,
/*36468*/         OPC_RecordChild2, // #1 = $rsrc
/*36469*/         OPC_RecordChild3, // #2 = $sampler
/*36470*/         OPC_RecordChild4, // #3 = $dmask
/*36471*/         OPC_RecordChild5, // #4 = $unorm
/*36472*/         OPC_RecordChild6, // #5 = $r128
/*36473*/         OPC_RecordChild7, // #6 = $da
/*36474*/         OPC_MoveChild, 8,
/*36476*/         OPC_RecordNode, // #7 = $glc
/*36477*/         OPC_MoveParent,
/*36478*/         OPC_MoveChild, 9,
/*36480*/         OPC_RecordNode, // #8 = $slc
/*36481*/         OPC_MoveParent,
/*36482*/         OPC_MoveChild, 10,
/*36484*/         OPC_RecordNode, // #9 = $tfe
/*36485*/         OPC_MoveParent,
/*36486*/         OPC_MoveChild, 11,
/*36488*/         OPC_RecordNode, // #10 = $lwe
/*36489*/         OPC_MoveParent,
/*36490*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36492*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36495*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36498*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36501*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36504*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36507*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36510*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36513*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36516*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4309:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36534*/       /*Scope*/ 68, /*->36603*/
/*36535*/         OPC_CheckChild1Type, MVT::v8i32,
/*36537*/         OPC_RecordChild2, // #1 = $rsrc
/*36538*/         OPC_RecordChild3, // #2 = $sampler
/*36539*/         OPC_RecordChild4, // #3 = $dmask
/*36540*/         OPC_RecordChild5, // #4 = $unorm
/*36541*/         OPC_RecordChild6, // #5 = $r128
/*36542*/         OPC_RecordChild7, // #6 = $da
/*36543*/         OPC_MoveChild, 8,
/*36545*/         OPC_RecordNode, // #7 = $glc
/*36546*/         OPC_MoveParent,
/*36547*/         OPC_MoveChild, 9,
/*36549*/         OPC_RecordNode, // #8 = $slc
/*36550*/         OPC_MoveParent,
/*36551*/         OPC_MoveChild, 10,
/*36553*/         OPC_RecordNode, // #9 = $tfe
/*36554*/         OPC_MoveParent,
/*36555*/         OPC_MoveChild, 11,
/*36557*/         OPC_RecordNode, // #10 = $lwe
/*36558*/         OPC_MoveParent,
/*36559*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36561*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36564*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36567*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36570*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36573*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36576*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36579*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36582*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36585*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4309:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36603*/       /*Scope*/ 68, /*->36672*/
/*36604*/         OPC_CheckChild1Type, MVT::v16i32,
/*36606*/         OPC_RecordChild2, // #1 = $rsrc
/*36607*/         OPC_RecordChild3, // #2 = $sampler
/*36608*/         OPC_RecordChild4, // #3 = $dmask
/*36609*/         OPC_RecordChild5, // #4 = $unorm
/*36610*/         OPC_RecordChild6, // #5 = $r128
/*36611*/         OPC_RecordChild7, // #6 = $da
/*36612*/         OPC_MoveChild, 8,
/*36614*/         OPC_RecordNode, // #7 = $glc
/*36615*/         OPC_MoveParent,
/*36616*/         OPC_MoveChild, 9,
/*36618*/         OPC_RecordNode, // #8 = $slc
/*36619*/         OPC_MoveParent,
/*36620*/         OPC_MoveChild, 10,
/*36622*/         OPC_RecordNode, // #9 = $tfe
/*36623*/         OPC_MoveParent,
/*36624*/         OPC_MoveChild, 11,
/*36626*/         OPC_RecordNode, // #10 = $lwe
/*36627*/         OPC_MoveParent,
/*36628*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36630*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36633*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36636*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36639*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36642*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36645*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36648*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36651*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36654*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4309:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36672*/       0, /*End of Scope*/
/*36673*/     /*Scope*/ 95|128,2/*351*/, /*->37026*/
/*36675*/       OPC_CheckChild0Integer, 84|128,33/*4308*/, 
/*36678*/       OPC_RecordChild1, // #0 = $addr
/*36679*/       OPC_Scope, 68, /*->36749*/ // 5 children in Scope
/*36681*/         OPC_CheckChild1Type, MVT::i32,
/*36683*/         OPC_RecordChild2, // #1 = $rsrc
/*36684*/         OPC_RecordChild3, // #2 = $sampler
/*36685*/         OPC_RecordChild4, // #3 = $dmask
/*36686*/         OPC_RecordChild5, // #4 = $unorm
/*36687*/         OPC_RecordChild6, // #5 = $r128
/*36688*/         OPC_RecordChild7, // #6 = $da
/*36689*/         OPC_MoveChild, 8,
/*36691*/         OPC_RecordNode, // #7 = $glc
/*36692*/         OPC_MoveParent,
/*36693*/         OPC_MoveChild, 9,
/*36695*/         OPC_RecordNode, // #8 = $slc
/*36696*/         OPC_MoveParent,
/*36697*/         OPC_MoveChild, 10,
/*36699*/         OPC_RecordNode, // #9 = $tfe
/*36700*/         OPC_MoveParent,
/*36701*/         OPC_MoveChild, 11,
/*36703*/         OPC_RecordNode, // #10 = $lwe
/*36704*/         OPC_MoveParent,
/*36705*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36707*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36710*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36713*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36716*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36719*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36722*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36725*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36728*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36731*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4308:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36749*/       /*Scope*/ 68, /*->36818*/
/*36750*/         OPC_CheckChild1Type, MVT::v2i32,
/*36752*/         OPC_RecordChild2, // #1 = $rsrc
/*36753*/         OPC_RecordChild3, // #2 = $sampler
/*36754*/         OPC_RecordChild4, // #3 = $dmask
/*36755*/         OPC_RecordChild5, // #4 = $unorm
/*36756*/         OPC_RecordChild6, // #5 = $r128
/*36757*/         OPC_RecordChild7, // #6 = $da
/*36758*/         OPC_MoveChild, 8,
/*36760*/         OPC_RecordNode, // #7 = $glc
/*36761*/         OPC_MoveParent,
/*36762*/         OPC_MoveChild, 9,
/*36764*/         OPC_RecordNode, // #8 = $slc
/*36765*/         OPC_MoveParent,
/*36766*/         OPC_MoveChild, 10,
/*36768*/         OPC_RecordNode, // #9 = $tfe
/*36769*/         OPC_MoveParent,
/*36770*/         OPC_MoveChild, 11,
/*36772*/         OPC_RecordNode, // #10 = $lwe
/*36773*/         OPC_MoveParent,
/*36774*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36776*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36779*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36782*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36785*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36788*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36791*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36794*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36797*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36800*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4308:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36818*/       /*Scope*/ 68, /*->36887*/
/*36819*/         OPC_CheckChild1Type, MVT::v4i32,
/*36821*/         OPC_RecordChild2, // #1 = $rsrc
/*36822*/         OPC_RecordChild3, // #2 = $sampler
/*36823*/         OPC_RecordChild4, // #3 = $dmask
/*36824*/         OPC_RecordChild5, // #4 = $unorm
/*36825*/         OPC_RecordChild6, // #5 = $r128
/*36826*/         OPC_RecordChild7, // #6 = $da
/*36827*/         OPC_MoveChild, 8,
/*36829*/         OPC_RecordNode, // #7 = $glc
/*36830*/         OPC_MoveParent,
/*36831*/         OPC_MoveChild, 9,
/*36833*/         OPC_RecordNode, // #8 = $slc
/*36834*/         OPC_MoveParent,
/*36835*/         OPC_MoveChild, 10,
/*36837*/         OPC_RecordNode, // #9 = $tfe
/*36838*/         OPC_MoveParent,
/*36839*/         OPC_MoveChild, 11,
/*36841*/         OPC_RecordNode, // #10 = $lwe
/*36842*/         OPC_MoveParent,
/*36843*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36845*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36848*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36851*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36854*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36857*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36860*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36863*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36866*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36869*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4308:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36887*/       /*Scope*/ 68, /*->36956*/
/*36888*/         OPC_CheckChild1Type, MVT::v8i32,
/*36890*/         OPC_RecordChild2, // #1 = $rsrc
/*36891*/         OPC_RecordChild3, // #2 = $sampler
/*36892*/         OPC_RecordChild4, // #3 = $dmask
/*36893*/         OPC_RecordChild5, // #4 = $unorm
/*36894*/         OPC_RecordChild6, // #5 = $r128
/*36895*/         OPC_RecordChild7, // #6 = $da
/*36896*/         OPC_MoveChild, 8,
/*36898*/         OPC_RecordNode, // #7 = $glc
/*36899*/         OPC_MoveParent,
/*36900*/         OPC_MoveChild, 9,
/*36902*/         OPC_RecordNode, // #8 = $slc
/*36903*/         OPC_MoveParent,
/*36904*/         OPC_MoveChild, 10,
/*36906*/         OPC_RecordNode, // #9 = $tfe
/*36907*/         OPC_MoveParent,
/*36908*/         OPC_MoveChild, 11,
/*36910*/         OPC_RecordNode, // #10 = $lwe
/*36911*/         OPC_MoveParent,
/*36912*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36914*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36917*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36920*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36923*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36926*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36929*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36932*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36935*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36938*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4308:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36956*/       /*Scope*/ 68, /*->37025*/
/*36957*/         OPC_CheckChild1Type, MVT::v16i32,
/*36959*/         OPC_RecordChild2, // #1 = $rsrc
/*36960*/         OPC_RecordChild3, // #2 = $sampler
/*36961*/         OPC_RecordChild4, // #3 = $dmask
/*36962*/         OPC_RecordChild5, // #4 = $unorm
/*36963*/         OPC_RecordChild6, // #5 = $r128
/*36964*/         OPC_RecordChild7, // #6 = $da
/*36965*/         OPC_MoveChild, 8,
/*36967*/         OPC_RecordNode, // #7 = $glc
/*36968*/         OPC_MoveParent,
/*36969*/         OPC_MoveChild, 9,
/*36971*/         OPC_RecordNode, // #8 = $slc
/*36972*/         OPC_MoveParent,
/*36973*/         OPC_MoveChild, 10,
/*36975*/         OPC_RecordNode, // #9 = $tfe
/*36976*/         OPC_MoveParent,
/*36977*/         OPC_MoveChild, 11,
/*36979*/         OPC_RecordNode, // #10 = $lwe
/*36980*/         OPC_MoveParent,
/*36981*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36983*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36986*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36989*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36992*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36995*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36998*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37001*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37004*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37007*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4308:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37025*/       0, /*End of Scope*/
/*37026*/     /*Scope*/ 95|128,2/*351*/, /*->37379*/
/*37028*/       OPC_CheckChild0Integer, 99|128,33/*4323*/, 
/*37031*/       OPC_RecordChild1, // #0 = $addr
/*37032*/       OPC_Scope, 68, /*->37102*/ // 5 children in Scope
/*37034*/         OPC_CheckChild1Type, MVT::i32,
/*37036*/         OPC_RecordChild2, // #1 = $rsrc
/*37037*/         OPC_RecordChild3, // #2 = $sampler
/*37038*/         OPC_RecordChild4, // #3 = $dmask
/*37039*/         OPC_RecordChild5, // #4 = $unorm
/*37040*/         OPC_RecordChild6, // #5 = $r128
/*37041*/         OPC_RecordChild7, // #6 = $da
/*37042*/         OPC_MoveChild, 8,
/*37044*/         OPC_RecordNode, // #7 = $glc
/*37045*/         OPC_MoveParent,
/*37046*/         OPC_MoveChild, 9,
/*37048*/         OPC_RecordNode, // #8 = $slc
/*37049*/         OPC_MoveParent,
/*37050*/         OPC_MoveChild, 10,
/*37052*/         OPC_RecordNode, // #9 = $tfe
/*37053*/         OPC_MoveParent,
/*37054*/         OPC_MoveChild, 11,
/*37056*/         OPC_RecordNode, // #10 = $lwe
/*37057*/         OPC_MoveParent,
/*37058*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37060*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37063*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37066*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37069*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37072*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37075*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37078*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37081*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37084*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4323:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37102*/       /*Scope*/ 68, /*->37171*/
/*37103*/         OPC_CheckChild1Type, MVT::v2i32,
/*37105*/         OPC_RecordChild2, // #1 = $rsrc
/*37106*/         OPC_RecordChild3, // #2 = $sampler
/*37107*/         OPC_RecordChild4, // #3 = $dmask
/*37108*/         OPC_RecordChild5, // #4 = $unorm
/*37109*/         OPC_RecordChild6, // #5 = $r128
/*37110*/         OPC_RecordChild7, // #6 = $da
/*37111*/         OPC_MoveChild, 8,
/*37113*/         OPC_RecordNode, // #7 = $glc
/*37114*/         OPC_MoveParent,
/*37115*/         OPC_MoveChild, 9,
/*37117*/         OPC_RecordNode, // #8 = $slc
/*37118*/         OPC_MoveParent,
/*37119*/         OPC_MoveChild, 10,
/*37121*/         OPC_RecordNode, // #9 = $tfe
/*37122*/         OPC_MoveParent,
/*37123*/         OPC_MoveChild, 11,
/*37125*/         OPC_RecordNode, // #10 = $lwe
/*37126*/         OPC_MoveParent,
/*37127*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37129*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37132*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37135*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37138*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37141*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37144*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37147*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37150*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37153*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4323:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37171*/       /*Scope*/ 68, /*->37240*/
/*37172*/         OPC_CheckChild1Type, MVT::v4i32,
/*37174*/         OPC_RecordChild2, // #1 = $rsrc
/*37175*/         OPC_RecordChild3, // #2 = $sampler
/*37176*/         OPC_RecordChild4, // #3 = $dmask
/*37177*/         OPC_RecordChild5, // #4 = $unorm
/*37178*/         OPC_RecordChild6, // #5 = $r128
/*37179*/         OPC_RecordChild7, // #6 = $da
/*37180*/         OPC_MoveChild, 8,
/*37182*/         OPC_RecordNode, // #7 = $glc
/*37183*/         OPC_MoveParent,
/*37184*/         OPC_MoveChild, 9,
/*37186*/         OPC_RecordNode, // #8 = $slc
/*37187*/         OPC_MoveParent,
/*37188*/         OPC_MoveChild, 10,
/*37190*/         OPC_RecordNode, // #9 = $tfe
/*37191*/         OPC_MoveParent,
/*37192*/         OPC_MoveChild, 11,
/*37194*/         OPC_RecordNode, // #10 = $lwe
/*37195*/         OPC_MoveParent,
/*37196*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37198*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37201*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37204*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37207*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37210*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37213*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37216*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37219*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37222*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4323:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37240*/       /*Scope*/ 68, /*->37309*/
/*37241*/         OPC_CheckChild1Type, MVT::v8i32,
/*37243*/         OPC_RecordChild2, // #1 = $rsrc
/*37244*/         OPC_RecordChild3, // #2 = $sampler
/*37245*/         OPC_RecordChild4, // #3 = $dmask
/*37246*/         OPC_RecordChild5, // #4 = $unorm
/*37247*/         OPC_RecordChild6, // #5 = $r128
/*37248*/         OPC_RecordChild7, // #6 = $da
/*37249*/         OPC_MoveChild, 8,
/*37251*/         OPC_RecordNode, // #7 = $glc
/*37252*/         OPC_MoveParent,
/*37253*/         OPC_MoveChild, 9,
/*37255*/         OPC_RecordNode, // #8 = $slc
/*37256*/         OPC_MoveParent,
/*37257*/         OPC_MoveChild, 10,
/*37259*/         OPC_RecordNode, // #9 = $tfe
/*37260*/         OPC_MoveParent,
/*37261*/         OPC_MoveChild, 11,
/*37263*/         OPC_RecordNode, // #10 = $lwe
/*37264*/         OPC_MoveParent,
/*37265*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37267*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37270*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37273*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37276*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37279*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37282*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37285*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37288*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37291*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4323:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37309*/       /*Scope*/ 68, /*->37378*/
/*37310*/         OPC_CheckChild1Type, MVT::v16i32,
/*37312*/         OPC_RecordChild2, // #1 = $rsrc
/*37313*/         OPC_RecordChild3, // #2 = $sampler
/*37314*/         OPC_RecordChild4, // #3 = $dmask
/*37315*/         OPC_RecordChild5, // #4 = $unorm
/*37316*/         OPC_RecordChild6, // #5 = $r128
/*37317*/         OPC_RecordChild7, // #6 = $da
/*37318*/         OPC_MoveChild, 8,
/*37320*/         OPC_RecordNode, // #7 = $glc
/*37321*/         OPC_MoveParent,
/*37322*/         OPC_MoveChild, 9,
/*37324*/         OPC_RecordNode, // #8 = $slc
/*37325*/         OPC_MoveParent,
/*37326*/         OPC_MoveChild, 10,
/*37328*/         OPC_RecordNode, // #9 = $tfe
/*37329*/         OPC_MoveParent,
/*37330*/         OPC_MoveChild, 11,
/*37332*/         OPC_RecordNode, // #10 = $lwe
/*37333*/         OPC_MoveParent,
/*37334*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37336*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37339*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37342*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37345*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37348*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37351*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37354*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37357*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37360*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4323:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37378*/       0, /*End of Scope*/
/*37379*/     /*Scope*/ 95|128,2/*351*/, /*->37732*/
/*37381*/       OPC_CheckChild0Integer, 89|128,33/*4313*/, 
/*37384*/       OPC_RecordChild1, // #0 = $addr
/*37385*/       OPC_Scope, 68, /*->37455*/ // 5 children in Scope
/*37387*/         OPC_CheckChild1Type, MVT::i32,
/*37389*/         OPC_RecordChild2, // #1 = $rsrc
/*37390*/         OPC_RecordChild3, // #2 = $sampler
/*37391*/         OPC_RecordChild4, // #3 = $dmask
/*37392*/         OPC_RecordChild5, // #4 = $unorm
/*37393*/         OPC_RecordChild6, // #5 = $r128
/*37394*/         OPC_RecordChild7, // #6 = $da
/*37395*/         OPC_MoveChild, 8,
/*37397*/         OPC_RecordNode, // #7 = $glc
/*37398*/         OPC_MoveParent,
/*37399*/         OPC_MoveChild, 9,
/*37401*/         OPC_RecordNode, // #8 = $slc
/*37402*/         OPC_MoveParent,
/*37403*/         OPC_MoveChild, 10,
/*37405*/         OPC_RecordNode, // #9 = $tfe
/*37406*/         OPC_MoveParent,
/*37407*/         OPC_MoveChild, 11,
/*37409*/         OPC_RecordNode, // #10 = $lwe
/*37410*/         OPC_MoveParent,
/*37411*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37413*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37416*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37419*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37422*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37425*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37428*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37431*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37434*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37437*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4313:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37455*/       /*Scope*/ 68, /*->37524*/
/*37456*/         OPC_CheckChild1Type, MVT::v2i32,
/*37458*/         OPC_RecordChild2, // #1 = $rsrc
/*37459*/         OPC_RecordChild3, // #2 = $sampler
/*37460*/         OPC_RecordChild4, // #3 = $dmask
/*37461*/         OPC_RecordChild5, // #4 = $unorm
/*37462*/         OPC_RecordChild6, // #5 = $r128
/*37463*/         OPC_RecordChild7, // #6 = $da
/*37464*/         OPC_MoveChild, 8,
/*37466*/         OPC_RecordNode, // #7 = $glc
/*37467*/         OPC_MoveParent,
/*37468*/         OPC_MoveChild, 9,
/*37470*/         OPC_RecordNode, // #8 = $slc
/*37471*/         OPC_MoveParent,
/*37472*/         OPC_MoveChild, 10,
/*37474*/         OPC_RecordNode, // #9 = $tfe
/*37475*/         OPC_MoveParent,
/*37476*/         OPC_MoveChild, 11,
/*37478*/         OPC_RecordNode, // #10 = $lwe
/*37479*/         OPC_MoveParent,
/*37480*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37482*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37485*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37488*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37491*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37494*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37497*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37500*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37503*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37506*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4313:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37524*/       /*Scope*/ 68, /*->37593*/
/*37525*/         OPC_CheckChild1Type, MVT::v4i32,
/*37527*/         OPC_RecordChild2, // #1 = $rsrc
/*37528*/         OPC_RecordChild3, // #2 = $sampler
/*37529*/         OPC_RecordChild4, // #3 = $dmask
/*37530*/         OPC_RecordChild5, // #4 = $unorm
/*37531*/         OPC_RecordChild6, // #5 = $r128
/*37532*/         OPC_RecordChild7, // #6 = $da
/*37533*/         OPC_MoveChild, 8,
/*37535*/         OPC_RecordNode, // #7 = $glc
/*37536*/         OPC_MoveParent,
/*37537*/         OPC_MoveChild, 9,
/*37539*/         OPC_RecordNode, // #8 = $slc
/*37540*/         OPC_MoveParent,
/*37541*/         OPC_MoveChild, 10,
/*37543*/         OPC_RecordNode, // #9 = $tfe
/*37544*/         OPC_MoveParent,
/*37545*/         OPC_MoveChild, 11,
/*37547*/         OPC_RecordNode, // #10 = $lwe
/*37548*/         OPC_MoveParent,
/*37549*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37551*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37554*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37557*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37560*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37563*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37566*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37569*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37572*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37575*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4313:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37593*/       /*Scope*/ 68, /*->37662*/
/*37594*/         OPC_CheckChild1Type, MVT::v8i32,
/*37596*/         OPC_RecordChild2, // #1 = $rsrc
/*37597*/         OPC_RecordChild3, // #2 = $sampler
/*37598*/         OPC_RecordChild4, // #3 = $dmask
/*37599*/         OPC_RecordChild5, // #4 = $unorm
/*37600*/         OPC_RecordChild6, // #5 = $r128
/*37601*/         OPC_RecordChild7, // #6 = $da
/*37602*/         OPC_MoveChild, 8,
/*37604*/         OPC_RecordNode, // #7 = $glc
/*37605*/         OPC_MoveParent,
/*37606*/         OPC_MoveChild, 9,
/*37608*/         OPC_RecordNode, // #8 = $slc
/*37609*/         OPC_MoveParent,
/*37610*/         OPC_MoveChild, 10,
/*37612*/         OPC_RecordNode, // #9 = $tfe
/*37613*/         OPC_MoveParent,
/*37614*/         OPC_MoveChild, 11,
/*37616*/         OPC_RecordNode, // #10 = $lwe
/*37617*/         OPC_MoveParent,
/*37618*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37620*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37623*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37626*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37629*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37632*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37635*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37638*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37641*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37644*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4313:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37662*/       /*Scope*/ 68, /*->37731*/
/*37663*/         OPC_CheckChild1Type, MVT::v16i32,
/*37665*/         OPC_RecordChild2, // #1 = $rsrc
/*37666*/         OPC_RecordChild3, // #2 = $sampler
/*37667*/         OPC_RecordChild4, // #3 = $dmask
/*37668*/         OPC_RecordChild5, // #4 = $unorm
/*37669*/         OPC_RecordChild6, // #5 = $r128
/*37670*/         OPC_RecordChild7, // #6 = $da
/*37671*/         OPC_MoveChild, 8,
/*37673*/         OPC_RecordNode, // #7 = $glc
/*37674*/         OPC_MoveParent,
/*37675*/         OPC_MoveChild, 9,
/*37677*/         OPC_RecordNode, // #8 = $slc
/*37678*/         OPC_MoveParent,
/*37679*/         OPC_MoveChild, 10,
/*37681*/         OPC_RecordNode, // #9 = $tfe
/*37682*/         OPC_MoveParent,
/*37683*/         OPC_MoveChild, 11,
/*37685*/         OPC_RecordNode, // #10 = $lwe
/*37686*/         OPC_MoveParent,
/*37687*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37689*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37692*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37695*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37698*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37701*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37704*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37707*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37710*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37713*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4313:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37731*/       0, /*End of Scope*/
/*37732*/     /*Scope*/ 95|128,2/*351*/, /*->38085*/
/*37734*/       OPC_CheckChild0Integer, 88|128,33/*4312*/, 
/*37737*/       OPC_RecordChild1, // #0 = $addr
/*37738*/       OPC_Scope, 68, /*->37808*/ // 5 children in Scope
/*37740*/         OPC_CheckChild1Type, MVT::i32,
/*37742*/         OPC_RecordChild2, // #1 = $rsrc
/*37743*/         OPC_RecordChild3, // #2 = $sampler
/*37744*/         OPC_RecordChild4, // #3 = $dmask
/*37745*/         OPC_RecordChild5, // #4 = $unorm
/*37746*/         OPC_RecordChild6, // #5 = $r128
/*37747*/         OPC_RecordChild7, // #6 = $da
/*37748*/         OPC_MoveChild, 8,
/*37750*/         OPC_RecordNode, // #7 = $glc
/*37751*/         OPC_MoveParent,
/*37752*/         OPC_MoveChild, 9,
/*37754*/         OPC_RecordNode, // #8 = $slc
/*37755*/         OPC_MoveParent,
/*37756*/         OPC_MoveChild, 10,
/*37758*/         OPC_RecordNode, // #9 = $tfe
/*37759*/         OPC_MoveParent,
/*37760*/         OPC_MoveChild, 11,
/*37762*/         OPC_RecordNode, // #10 = $lwe
/*37763*/         OPC_MoveParent,
/*37764*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37766*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37769*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37772*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37775*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37778*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37781*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37784*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37787*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37790*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4312:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37808*/       /*Scope*/ 68, /*->37877*/
/*37809*/         OPC_CheckChild1Type, MVT::v2i32,
/*37811*/         OPC_RecordChild2, // #1 = $rsrc
/*37812*/         OPC_RecordChild3, // #2 = $sampler
/*37813*/         OPC_RecordChild4, // #3 = $dmask
/*37814*/         OPC_RecordChild5, // #4 = $unorm
/*37815*/         OPC_RecordChild6, // #5 = $r128
/*37816*/         OPC_RecordChild7, // #6 = $da
/*37817*/         OPC_MoveChild, 8,
/*37819*/         OPC_RecordNode, // #7 = $glc
/*37820*/         OPC_MoveParent,
/*37821*/         OPC_MoveChild, 9,
/*37823*/         OPC_RecordNode, // #8 = $slc
/*37824*/         OPC_MoveParent,
/*37825*/         OPC_MoveChild, 10,
/*37827*/         OPC_RecordNode, // #9 = $tfe
/*37828*/         OPC_MoveParent,
/*37829*/         OPC_MoveChild, 11,
/*37831*/         OPC_RecordNode, // #10 = $lwe
/*37832*/         OPC_MoveParent,
/*37833*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37835*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37838*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37841*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37844*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37847*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37850*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37853*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37856*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37859*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4312:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37877*/       /*Scope*/ 68, /*->37946*/
/*37878*/         OPC_CheckChild1Type, MVT::v4i32,
/*37880*/         OPC_RecordChild2, // #1 = $rsrc
/*37881*/         OPC_RecordChild3, // #2 = $sampler
/*37882*/         OPC_RecordChild4, // #3 = $dmask
/*37883*/         OPC_RecordChild5, // #4 = $unorm
/*37884*/         OPC_RecordChild6, // #5 = $r128
/*37885*/         OPC_RecordChild7, // #6 = $da
/*37886*/         OPC_MoveChild, 8,
/*37888*/         OPC_RecordNode, // #7 = $glc
/*37889*/         OPC_MoveParent,
/*37890*/         OPC_MoveChild, 9,
/*37892*/         OPC_RecordNode, // #8 = $slc
/*37893*/         OPC_MoveParent,
/*37894*/         OPC_MoveChild, 10,
/*37896*/         OPC_RecordNode, // #9 = $tfe
/*37897*/         OPC_MoveParent,
/*37898*/         OPC_MoveChild, 11,
/*37900*/         OPC_RecordNode, // #10 = $lwe
/*37901*/         OPC_MoveParent,
/*37902*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37904*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37907*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37910*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37913*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37916*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37919*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37922*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37925*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37928*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4312:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37946*/       /*Scope*/ 68, /*->38015*/
/*37947*/         OPC_CheckChild1Type, MVT::v8i32,
/*37949*/         OPC_RecordChild2, // #1 = $rsrc
/*37950*/         OPC_RecordChild3, // #2 = $sampler
/*37951*/         OPC_RecordChild4, // #3 = $dmask
/*37952*/         OPC_RecordChild5, // #4 = $unorm
/*37953*/         OPC_RecordChild6, // #5 = $r128
/*37954*/         OPC_RecordChild7, // #6 = $da
/*37955*/         OPC_MoveChild, 8,
/*37957*/         OPC_RecordNode, // #7 = $glc
/*37958*/         OPC_MoveParent,
/*37959*/         OPC_MoveChild, 9,
/*37961*/         OPC_RecordNode, // #8 = $slc
/*37962*/         OPC_MoveParent,
/*37963*/         OPC_MoveChild, 10,
/*37965*/         OPC_RecordNode, // #9 = $tfe
/*37966*/         OPC_MoveParent,
/*37967*/         OPC_MoveChild, 11,
/*37969*/         OPC_RecordNode, // #10 = $lwe
/*37970*/         OPC_MoveParent,
/*37971*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37973*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37976*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37979*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37982*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37985*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37988*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37991*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37994*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37997*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4312:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38015*/       /*Scope*/ 68, /*->38084*/
/*38016*/         OPC_CheckChild1Type, MVT::v16i32,
/*38018*/         OPC_RecordChild2, // #1 = $rsrc
/*38019*/         OPC_RecordChild3, // #2 = $sampler
/*38020*/         OPC_RecordChild4, // #3 = $dmask
/*38021*/         OPC_RecordChild5, // #4 = $unorm
/*38022*/         OPC_RecordChild6, // #5 = $r128
/*38023*/         OPC_RecordChild7, // #6 = $da
/*38024*/         OPC_MoveChild, 8,
/*38026*/         OPC_RecordNode, // #7 = $glc
/*38027*/         OPC_MoveParent,
/*38028*/         OPC_MoveChild, 9,
/*38030*/         OPC_RecordNode, // #8 = $slc
/*38031*/         OPC_MoveParent,
/*38032*/         OPC_MoveChild, 10,
/*38034*/         OPC_RecordNode, // #9 = $tfe
/*38035*/         OPC_MoveParent,
/*38036*/         OPC_MoveChild, 11,
/*38038*/         OPC_RecordNode, // #10 = $lwe
/*38039*/         OPC_MoveParent,
/*38040*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38042*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38045*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38048*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38051*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38054*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38057*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38060*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38063*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38066*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4312:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38084*/       0, /*End of Scope*/
/*38085*/     /*Scope*/ 16|128,1/*144*/, /*->38231*/
/*38087*/       OPC_CheckChild0Integer, 46|128,33/*4270*/, 
/*38090*/       OPC_RecordChild1, // #0 = $addr
/*38091*/       OPC_Scope, 68, /*->38161*/ // 2 children in Scope
/*38093*/         OPC_CheckChild1Type, MVT::v2i32,
/*38095*/         OPC_RecordChild2, // #1 = $rsrc
/*38096*/         OPC_RecordChild3, // #2 = $sampler
/*38097*/         OPC_RecordChild4, // #3 = $dmask
/*38098*/         OPC_RecordChild5, // #4 = $unorm
/*38099*/         OPC_RecordChild6, // #5 = $r128
/*38100*/         OPC_RecordChild7, // #6 = $da
/*38101*/         OPC_MoveChild, 8,
/*38103*/         OPC_RecordNode, // #7 = $glc
/*38104*/         OPC_MoveParent,
/*38105*/         OPC_MoveChild, 9,
/*38107*/         OPC_RecordNode, // #8 = $slc
/*38108*/         OPC_MoveParent,
/*38109*/         OPC_MoveChild, 10,
/*38111*/         OPC_RecordNode, // #9 = $tfe
/*38112*/         OPC_MoveParent,
/*38113*/         OPC_MoveChild, 11,
/*38115*/         OPC_RecordNode, // #10 = $lwe
/*38116*/         OPC_MoveParent,
/*38117*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38119*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38122*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38125*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38128*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38131*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38134*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38137*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38140*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38143*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4270:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38161*/       /*Scope*/ 68, /*->38230*/
/*38162*/         OPC_CheckChild1Type, MVT::v4i32,
/*38164*/         OPC_RecordChild2, // #1 = $rsrc
/*38165*/         OPC_RecordChild3, // #2 = $sampler
/*38166*/         OPC_RecordChild4, // #3 = $dmask
/*38167*/         OPC_RecordChild5, // #4 = $unorm
/*38168*/         OPC_RecordChild6, // #5 = $r128
/*38169*/         OPC_RecordChild7, // #6 = $da
/*38170*/         OPC_MoveChild, 8,
/*38172*/         OPC_RecordNode, // #7 = $glc
/*38173*/         OPC_MoveParent,
/*38174*/         OPC_MoveChild, 9,
/*38176*/         OPC_RecordNode, // #8 = $slc
/*38177*/         OPC_MoveParent,
/*38178*/         OPC_MoveChild, 10,
/*38180*/         OPC_RecordNode, // #9 = $tfe
/*38181*/         OPC_MoveParent,
/*38182*/         OPC_MoveChild, 11,
/*38184*/         OPC_RecordNode, // #10 = $lwe
/*38185*/         OPC_MoveParent,
/*38186*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38188*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38191*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38194*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38197*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38200*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38203*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38206*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38209*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38212*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4270:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38230*/       0, /*End of Scope*/
/*38231*/     /*Scope*/ 72, /*->38304*/
/*38232*/       OPC_CheckChild0Integer, 63|128,33/*4287*/, 
/*38235*/       OPC_RecordChild1, // #0 = $addr
/*38236*/       OPC_CheckChild1Type, MVT::v4i32,
/*38238*/       OPC_RecordChild2, // #1 = $rsrc
/*38239*/       OPC_RecordChild3, // #2 = $sampler
/*38240*/       OPC_RecordChild4, // #3 = $dmask
/*38241*/       OPC_RecordChild5, // #4 = $unorm
/*38242*/       OPC_RecordChild6, // #5 = $r128
/*38243*/       OPC_RecordChild7, // #6 = $da
/*38244*/       OPC_MoveChild, 8,
/*38246*/       OPC_RecordNode, // #7 = $glc
/*38247*/       OPC_MoveParent,
/*38248*/       OPC_MoveChild, 9,
/*38250*/       OPC_RecordNode, // #8 = $slc
/*38251*/       OPC_MoveParent,
/*38252*/       OPC_MoveChild, 10,
/*38254*/       OPC_RecordNode, // #9 = $tfe
/*38255*/       OPC_MoveParent,
/*38256*/       OPC_MoveChild, 11,
/*38258*/       OPC_RecordNode, // #10 = $lwe
/*38259*/       OPC_MoveParent,
/*38260*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38262*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38265*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38268*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38271*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38274*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38277*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38280*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38283*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38286*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4287:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38304*/     /*Scope*/ 72, /*->38377*/
/*38305*/       OPC_CheckChild0Integer, 65|128,33/*4289*/, 
/*38308*/       OPC_RecordChild1, // #0 = $addr
/*38309*/       OPC_CheckChild1Type, MVT::v4i32,
/*38311*/       OPC_RecordChild2, // #1 = $rsrc
/*38312*/       OPC_RecordChild3, // #2 = $sampler
/*38313*/       OPC_RecordChild4, // #3 = $dmask
/*38314*/       OPC_RecordChild5, // #4 = $unorm
/*38315*/       OPC_RecordChild6, // #5 = $r128
/*38316*/       OPC_RecordChild7, // #6 = $da
/*38317*/       OPC_MoveChild, 8,
/*38319*/       OPC_RecordNode, // #7 = $glc
/*38320*/       OPC_MoveParent,
/*38321*/       OPC_MoveChild, 9,
/*38323*/       OPC_RecordNode, // #8 = $slc
/*38324*/       OPC_MoveParent,
/*38325*/       OPC_MoveChild, 10,
/*38327*/       OPC_RecordNode, // #9 = $tfe
/*38328*/       OPC_MoveParent,
/*38329*/       OPC_MoveChild, 11,
/*38331*/       OPC_RecordNode, // #10 = $lwe
/*38332*/       OPC_MoveParent,
/*38333*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38335*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38338*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38341*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38344*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38347*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38350*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38353*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38356*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38359*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4289:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38377*/     /*Scope*/ 72, /*->38450*/
/*38378*/       OPC_CheckChild0Integer, 47|128,33/*4271*/, 
/*38381*/       OPC_RecordChild1, // #0 = $addr
/*38382*/       OPC_CheckChild1Type, MVT::v4i32,
/*38384*/       OPC_RecordChild2, // #1 = $rsrc
/*38385*/       OPC_RecordChild3, // #2 = $sampler
/*38386*/       OPC_RecordChild4, // #3 = $dmask
/*38387*/       OPC_RecordChild5, // #4 = $unorm
/*38388*/       OPC_RecordChild6, // #5 = $r128
/*38389*/       OPC_RecordChild7, // #6 = $da
/*38390*/       OPC_MoveChild, 8,
/*38392*/       OPC_RecordNode, // #7 = $glc
/*38393*/       OPC_MoveParent,
/*38394*/       OPC_MoveChild, 9,
/*38396*/       OPC_RecordNode, // #8 = $slc
/*38397*/       OPC_MoveParent,
/*38398*/       OPC_MoveChild, 10,
/*38400*/       OPC_RecordNode, // #9 = $tfe
/*38401*/       OPC_MoveParent,
/*38402*/       OPC_MoveChild, 11,
/*38404*/       OPC_RecordNode, // #10 = $lwe
/*38405*/       OPC_MoveParent,
/*38406*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38408*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38411*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38414*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38417*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38420*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38423*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38426*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38429*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38432*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4271:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38450*/     /*Scope*/ 16|128,1/*144*/, /*->38596*/
/*38452*/       OPC_CheckChild0Integer, 48|128,33/*4272*/, 
/*38455*/       OPC_RecordChild1, // #0 = $addr
/*38456*/       OPC_Scope, 68, /*->38526*/ // 2 children in Scope
/*38458*/         OPC_CheckChild1Type, MVT::v4i32,
/*38460*/         OPC_RecordChild2, // #1 = $rsrc
/*38461*/         OPC_RecordChild3, // #2 = $sampler
/*38462*/         OPC_RecordChild4, // #3 = $dmask
/*38463*/         OPC_RecordChild5, // #4 = $unorm
/*38464*/         OPC_RecordChild6, // #5 = $r128
/*38465*/         OPC_RecordChild7, // #6 = $da
/*38466*/         OPC_MoveChild, 8,
/*38468*/         OPC_RecordNode, // #7 = $glc
/*38469*/         OPC_MoveParent,
/*38470*/         OPC_MoveChild, 9,
/*38472*/         OPC_RecordNode, // #8 = $slc
/*38473*/         OPC_MoveParent,
/*38474*/         OPC_MoveChild, 10,
/*38476*/         OPC_RecordNode, // #9 = $tfe
/*38477*/         OPC_MoveParent,
/*38478*/         OPC_MoveChild, 11,
/*38480*/         OPC_RecordNode, // #10 = $lwe
/*38481*/         OPC_MoveParent,
/*38482*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38484*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38487*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38490*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38493*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38496*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38499*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38502*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38505*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38508*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4272:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38526*/       /*Scope*/ 68, /*->38595*/
/*38527*/         OPC_CheckChild1Type, MVT::v8i32,
/*38529*/         OPC_RecordChild2, // #1 = $rsrc
/*38530*/         OPC_RecordChild3, // #2 = $sampler
/*38531*/         OPC_RecordChild4, // #3 = $dmask
/*38532*/         OPC_RecordChild5, // #4 = $unorm
/*38533*/         OPC_RecordChild6, // #5 = $r128
/*38534*/         OPC_RecordChild7, // #6 = $da
/*38535*/         OPC_MoveChild, 8,
/*38537*/         OPC_RecordNode, // #7 = $glc
/*38538*/         OPC_MoveParent,
/*38539*/         OPC_MoveChild, 9,
/*38541*/         OPC_RecordNode, // #8 = $slc
/*38542*/         OPC_MoveParent,
/*38543*/         OPC_MoveChild, 10,
/*38545*/         OPC_RecordNode, // #9 = $tfe
/*38546*/         OPC_MoveParent,
/*38547*/         OPC_MoveChild, 11,
/*38549*/         OPC_RecordNode, // #10 = $lwe
/*38550*/         OPC_MoveParent,
/*38551*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38553*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38556*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38559*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38562*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38565*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38568*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38571*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38574*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38577*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4272:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38595*/       0, /*End of Scope*/
/*38596*/     /*Scope*/ 16|128,1/*144*/, /*->38742*/
/*38598*/       OPC_CheckChild0Integer, 67|128,33/*4291*/, 
/*38601*/       OPC_RecordChild1, // #0 = $addr
/*38602*/       OPC_Scope, 68, /*->38672*/ // 2 children in Scope
/*38604*/         OPC_CheckChild1Type, MVT::v2i32,
/*38606*/         OPC_RecordChild2, // #1 = $rsrc
/*38607*/         OPC_RecordChild3, // #2 = $sampler
/*38608*/         OPC_RecordChild4, // #3 = $dmask
/*38609*/         OPC_RecordChild5, // #4 = $unorm
/*38610*/         OPC_RecordChild6, // #5 = $r128
/*38611*/         OPC_RecordChild7, // #6 = $da
/*38612*/         OPC_MoveChild, 8,
/*38614*/         OPC_RecordNode, // #7 = $glc
/*38615*/         OPC_MoveParent,
/*38616*/         OPC_MoveChild, 9,
/*38618*/         OPC_RecordNode, // #8 = $slc
/*38619*/         OPC_MoveParent,
/*38620*/         OPC_MoveChild, 10,
/*38622*/         OPC_RecordNode, // #9 = $tfe
/*38623*/         OPC_MoveParent,
/*38624*/         OPC_MoveChild, 11,
/*38626*/         OPC_RecordNode, // #10 = $lwe
/*38627*/         OPC_MoveParent,
/*38628*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38630*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38633*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38636*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38639*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38642*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38645*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38648*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38651*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38654*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4291:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38672*/       /*Scope*/ 68, /*->38741*/
/*38673*/         OPC_CheckChild1Type, MVT::v4i32,
/*38675*/         OPC_RecordChild2, // #1 = $rsrc
/*38676*/         OPC_RecordChild3, // #2 = $sampler
/*38677*/         OPC_RecordChild4, // #3 = $dmask
/*38678*/         OPC_RecordChild5, // #4 = $unorm
/*38679*/         OPC_RecordChild6, // #5 = $r128
/*38680*/         OPC_RecordChild7, // #6 = $da
/*38681*/         OPC_MoveChild, 8,
/*38683*/         OPC_RecordNode, // #7 = $glc
/*38684*/         OPC_MoveParent,
/*38685*/         OPC_MoveChild, 9,
/*38687*/         OPC_RecordNode, // #8 = $slc
/*38688*/         OPC_MoveParent,
/*38689*/         OPC_MoveChild, 10,
/*38691*/         OPC_RecordNode, // #9 = $tfe
/*38692*/         OPC_MoveParent,
/*38693*/         OPC_MoveChild, 11,
/*38695*/         OPC_RecordNode, // #10 = $lwe
/*38696*/         OPC_MoveParent,
/*38697*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38699*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38702*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38705*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38708*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38711*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38714*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38717*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38720*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38723*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4291:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38741*/       0, /*End of Scope*/
/*38742*/     /*Scope*/ 72, /*->38815*/
/*38743*/       OPC_CheckChild0Integer, 51|128,33/*4275*/, 
/*38746*/       OPC_RecordChild1, // #0 = $addr
/*38747*/       OPC_CheckChild1Type, MVT::v4i32,
/*38749*/       OPC_RecordChild2, // #1 = $rsrc
/*38750*/       OPC_RecordChild3, // #2 = $sampler
/*38751*/       OPC_RecordChild4, // #3 = $dmask
/*38752*/       OPC_RecordChild5, // #4 = $unorm
/*38753*/       OPC_RecordChild6, // #5 = $r128
/*38754*/       OPC_RecordChild7, // #6 = $da
/*38755*/       OPC_MoveChild, 8,
/*38757*/       OPC_RecordNode, // #7 = $glc
/*38758*/       OPC_MoveParent,
/*38759*/       OPC_MoveChild, 9,
/*38761*/       OPC_RecordNode, // #8 = $slc
/*38762*/       OPC_MoveParent,
/*38763*/       OPC_MoveChild, 10,
/*38765*/       OPC_RecordNode, // #9 = $tfe
/*38766*/       OPC_MoveParent,
/*38767*/       OPC_MoveChild, 11,
/*38769*/       OPC_RecordNode, // #10 = $lwe
/*38770*/       OPC_MoveParent,
/*38771*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38773*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38776*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38779*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38782*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38785*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38788*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38791*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38794*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38797*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4275:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38815*/     /*Scope*/ 16|128,1/*144*/, /*->38961*/
/*38817*/       OPC_CheckChild0Integer, 56|128,33/*4280*/, 
/*38820*/       OPC_RecordChild1, // #0 = $addr
/*38821*/       OPC_Scope, 68, /*->38891*/ // 2 children in Scope
/*38823*/         OPC_CheckChild1Type, MVT::v4i32,
/*38825*/         OPC_RecordChild2, // #1 = $rsrc
/*38826*/         OPC_RecordChild3, // #2 = $sampler
/*38827*/         OPC_RecordChild4, // #3 = $dmask
/*38828*/         OPC_RecordChild5, // #4 = $unorm
/*38829*/         OPC_RecordChild6, // #5 = $r128
/*38830*/         OPC_RecordChild7, // #6 = $da
/*38831*/         OPC_MoveChild, 8,
/*38833*/         OPC_RecordNode, // #7 = $glc
/*38834*/         OPC_MoveParent,
/*38835*/         OPC_MoveChild, 9,
/*38837*/         OPC_RecordNode, // #8 = $slc
/*38838*/         OPC_MoveParent,
/*38839*/         OPC_MoveChild, 10,
/*38841*/         OPC_RecordNode, // #9 = $tfe
/*38842*/         OPC_MoveParent,
/*38843*/         OPC_MoveChild, 11,
/*38845*/         OPC_RecordNode, // #10 = $lwe
/*38846*/         OPC_MoveParent,
/*38847*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38849*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38852*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38855*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38858*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38861*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38864*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38867*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38870*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38873*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4280:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38891*/       /*Scope*/ 68, /*->38960*/
/*38892*/         OPC_CheckChild1Type, MVT::v8i32,
/*38894*/         OPC_RecordChild2, // #1 = $rsrc
/*38895*/         OPC_RecordChild3, // #2 = $sampler
/*38896*/         OPC_RecordChild4, // #3 = $dmask
/*38897*/         OPC_RecordChild5, // #4 = $unorm
/*38898*/         OPC_RecordChild6, // #5 = $r128
/*38899*/         OPC_RecordChild7, // #6 = $da
/*38900*/         OPC_MoveChild, 8,
/*38902*/         OPC_RecordNode, // #7 = $glc
/*38903*/         OPC_MoveParent,
/*38904*/         OPC_MoveChild, 9,
/*38906*/         OPC_RecordNode, // #8 = $slc
/*38907*/         OPC_MoveParent,
/*38908*/         OPC_MoveChild, 10,
/*38910*/         OPC_RecordNode, // #9 = $tfe
/*38911*/         OPC_MoveParent,
/*38912*/         OPC_MoveChild, 11,
/*38914*/         OPC_RecordNode, // #10 = $lwe
/*38915*/         OPC_MoveParent,
/*38916*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38918*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38921*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38924*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38927*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38930*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38933*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38936*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38939*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38942*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4280:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38960*/       0, /*End of Scope*/
/*38961*/     /*Scope*/ 16|128,1/*144*/, /*->39107*/
/*38963*/       OPC_CheckChild0Integer, 58|128,33/*4282*/, 
/*38966*/       OPC_RecordChild1, // #0 = $addr
/*38967*/       OPC_Scope, 68, /*->39037*/ // 2 children in Scope
/*38969*/         OPC_CheckChild1Type, MVT::v4i32,
/*38971*/         OPC_RecordChild2, // #1 = $rsrc
/*38972*/         OPC_RecordChild3, // #2 = $sampler
/*38973*/         OPC_RecordChild4, // #3 = $dmask
/*38974*/         OPC_RecordChild5, // #4 = $unorm
/*38975*/         OPC_RecordChild6, // #5 = $r128
/*38976*/         OPC_RecordChild7, // #6 = $da
/*38977*/         OPC_MoveChild, 8,
/*38979*/         OPC_RecordNode, // #7 = $glc
/*38980*/         OPC_MoveParent,
/*38981*/         OPC_MoveChild, 9,
/*38983*/         OPC_RecordNode, // #8 = $slc
/*38984*/         OPC_MoveParent,
/*38985*/         OPC_MoveChild, 10,
/*38987*/         OPC_RecordNode, // #9 = $tfe
/*38988*/         OPC_MoveParent,
/*38989*/         OPC_MoveChild, 11,
/*38991*/         OPC_RecordNode, // #10 = $lwe
/*38992*/         OPC_MoveParent,
/*38993*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38995*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38998*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39001*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39004*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39007*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39010*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39013*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39016*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39019*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4282:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39037*/       /*Scope*/ 68, /*->39106*/
/*39038*/         OPC_CheckChild1Type, MVT::v8i32,
/*39040*/         OPC_RecordChild2, // #1 = $rsrc
/*39041*/         OPC_RecordChild3, // #2 = $sampler
/*39042*/         OPC_RecordChild4, // #3 = $dmask
/*39043*/         OPC_RecordChild5, // #4 = $unorm
/*39044*/         OPC_RecordChild6, // #5 = $r128
/*39045*/         OPC_RecordChild7, // #6 = $da
/*39046*/         OPC_MoveChild, 8,
/*39048*/         OPC_RecordNode, // #7 = $glc
/*39049*/         OPC_MoveParent,
/*39050*/         OPC_MoveChild, 9,
/*39052*/         OPC_RecordNode, // #8 = $slc
/*39053*/         OPC_MoveParent,
/*39054*/         OPC_MoveChild, 10,
/*39056*/         OPC_RecordNode, // #9 = $tfe
/*39057*/         OPC_MoveParent,
/*39058*/         OPC_MoveChild, 11,
/*39060*/         OPC_RecordNode, // #10 = $lwe
/*39061*/         OPC_MoveParent,
/*39062*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39064*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39067*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39070*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39073*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39076*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39079*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39082*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39085*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39088*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4282:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39106*/       0, /*End of Scope*/
/*39107*/     /*Scope*/ 16|128,1/*144*/, /*->39253*/
/*39109*/       OPC_CheckChild0Integer, 52|128,33/*4276*/, 
/*39112*/       OPC_RecordChild1, // #0 = $addr
/*39113*/       OPC_Scope, 68, /*->39183*/ // 2 children in Scope
/*39115*/         OPC_CheckChild1Type, MVT::v4i32,
/*39117*/         OPC_RecordChild2, // #1 = $rsrc
/*39118*/         OPC_RecordChild3, // #2 = $sampler
/*39119*/         OPC_RecordChild4, // #3 = $dmask
/*39120*/         OPC_RecordChild5, // #4 = $unorm
/*39121*/         OPC_RecordChild6, // #5 = $r128
/*39122*/         OPC_RecordChild7, // #6 = $da
/*39123*/         OPC_MoveChild, 8,
/*39125*/         OPC_RecordNode, // #7 = $glc
/*39126*/         OPC_MoveParent,
/*39127*/         OPC_MoveChild, 9,
/*39129*/         OPC_RecordNode, // #8 = $slc
/*39130*/         OPC_MoveParent,
/*39131*/         OPC_MoveChild, 10,
/*39133*/         OPC_RecordNode, // #9 = $tfe
/*39134*/         OPC_MoveParent,
/*39135*/         OPC_MoveChild, 11,
/*39137*/         OPC_RecordNode, // #10 = $lwe
/*39138*/         OPC_MoveParent,
/*39139*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39141*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39144*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39147*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39150*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39153*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39156*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39159*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39162*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39165*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4276:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39183*/       /*Scope*/ 68, /*->39252*/
/*39184*/         OPC_CheckChild1Type, MVT::v8i32,
/*39186*/         OPC_RecordChild2, // #1 = $rsrc
/*39187*/         OPC_RecordChild3, // #2 = $sampler
/*39188*/         OPC_RecordChild4, // #3 = $dmask
/*39189*/         OPC_RecordChild5, // #4 = $unorm
/*39190*/         OPC_RecordChild6, // #5 = $r128
/*39191*/         OPC_RecordChild7, // #6 = $da
/*39192*/         OPC_MoveChild, 8,
/*39194*/         OPC_RecordNode, // #7 = $glc
/*39195*/         OPC_MoveParent,
/*39196*/         OPC_MoveChild, 9,
/*39198*/         OPC_RecordNode, // #8 = $slc
/*39199*/         OPC_MoveParent,
/*39200*/         OPC_MoveChild, 10,
/*39202*/         OPC_RecordNode, // #9 = $tfe
/*39203*/         OPC_MoveParent,
/*39204*/         OPC_MoveChild, 11,
/*39206*/         OPC_RecordNode, // #10 = $lwe
/*39207*/         OPC_MoveParent,
/*39208*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39210*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39213*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39216*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39219*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39222*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39225*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39228*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39231*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39234*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4276:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39252*/       0, /*End of Scope*/
/*39253*/     /*Scope*/ 72, /*->39326*/
/*39254*/       OPC_CheckChild0Integer, 53|128,33/*4277*/, 
/*39257*/       OPC_RecordChild1, // #0 = $addr
/*39258*/       OPC_CheckChild1Type, MVT::v8i32,
/*39260*/       OPC_RecordChild2, // #1 = $rsrc
/*39261*/       OPC_RecordChild3, // #2 = $sampler
/*39262*/       OPC_RecordChild4, // #3 = $dmask
/*39263*/       OPC_RecordChild5, // #4 = $unorm
/*39264*/       OPC_RecordChild6, // #5 = $r128
/*39265*/       OPC_RecordChild7, // #6 = $da
/*39266*/       OPC_MoveChild, 8,
/*39268*/       OPC_RecordNode, // #7 = $glc
/*39269*/       OPC_MoveParent,
/*39270*/       OPC_MoveChild, 9,
/*39272*/       OPC_RecordNode, // #8 = $slc
/*39273*/       OPC_MoveParent,
/*39274*/       OPC_MoveChild, 10,
/*39276*/       OPC_RecordNode, // #9 = $tfe
/*39277*/       OPC_MoveParent,
/*39278*/       OPC_MoveChild, 11,
/*39280*/       OPC_RecordNode, // #10 = $lwe
/*39281*/       OPC_MoveParent,
/*39282*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39284*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39287*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39290*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39293*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39296*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39299*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39302*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39305*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39308*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4277:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39326*/     /*Scope*/ 72, /*->39399*/
/*39327*/       OPC_CheckChild0Integer, 60|128,33/*4284*/, 
/*39330*/       OPC_RecordChild1, // #0 = $addr
/*39331*/       OPC_CheckChild1Type, MVT::v4i32,
/*39333*/       OPC_RecordChild2, // #1 = $rsrc
/*39334*/       OPC_RecordChild3, // #2 = $sampler
/*39335*/       OPC_RecordChild4, // #3 = $dmask
/*39336*/       OPC_RecordChild5, // #4 = $unorm
/*39337*/       OPC_RecordChild6, // #5 = $r128
/*39338*/       OPC_RecordChild7, // #6 = $da
/*39339*/       OPC_MoveChild, 8,
/*39341*/       OPC_RecordNode, // #7 = $glc
/*39342*/       OPC_MoveParent,
/*39343*/       OPC_MoveChild, 9,
/*39345*/       OPC_RecordNode, // #8 = $slc
/*39346*/       OPC_MoveParent,
/*39347*/       OPC_MoveChild, 10,
/*39349*/       OPC_RecordNode, // #9 = $tfe
/*39350*/       OPC_MoveParent,
/*39351*/       OPC_MoveChild, 11,
/*39353*/       OPC_RecordNode, // #10 = $lwe
/*39354*/       OPC_MoveParent,
/*39355*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39357*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39360*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39363*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39366*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39369*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39372*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39375*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39378*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39381*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4284:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39399*/     /*Scope*/ 72, /*->39472*/
/*39400*/       OPC_CheckChild0Integer, 69|128,33/*4293*/, 
/*39403*/       OPC_RecordChild1, // #0 = $addr
/*39404*/       OPC_CheckChild1Type, MVT::v4i32,
/*39406*/       OPC_RecordChild2, // #1 = $rsrc
/*39407*/       OPC_RecordChild3, // #2 = $sampler
/*39408*/       OPC_RecordChild4, // #3 = $dmask
/*39409*/       OPC_RecordChild5, // #4 = $unorm
/*39410*/       OPC_RecordChild6, // #5 = $r128
/*39411*/       OPC_RecordChild7, // #6 = $da
/*39412*/       OPC_MoveChild, 8,
/*39414*/       OPC_RecordNode, // #7 = $glc
/*39415*/       OPC_MoveParent,
/*39416*/       OPC_MoveChild, 9,
/*39418*/       OPC_RecordNode, // #8 = $slc
/*39419*/       OPC_MoveParent,
/*39420*/       OPC_MoveChild, 10,
/*39422*/       OPC_RecordNode, // #9 = $tfe
/*39423*/       OPC_MoveParent,
/*39424*/       OPC_MoveChild, 11,
/*39426*/       OPC_RecordNode, // #10 = $lwe
/*39427*/       OPC_MoveParent,
/*39428*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39430*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39433*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39436*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39439*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39442*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39445*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39448*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39451*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39454*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4293:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39472*/     /*Scope*/ 16|128,1/*144*/, /*->39618*/
/*39474*/       OPC_CheckChild0Integer, 64|128,33/*4288*/, 
/*39477*/       OPC_RecordChild1, // #0 = $addr
/*39478*/       OPC_Scope, 68, /*->39548*/ // 2 children in Scope
/*39480*/         OPC_CheckChild1Type, MVT::v4i32,
/*39482*/         OPC_RecordChild2, // #1 = $rsrc
/*39483*/         OPC_RecordChild3, // #2 = $sampler
/*39484*/         OPC_RecordChild4, // #3 = $dmask
/*39485*/         OPC_RecordChild5, // #4 = $unorm
/*39486*/         OPC_RecordChild6, // #5 = $r128
/*39487*/         OPC_RecordChild7, // #6 = $da
/*39488*/         OPC_MoveChild, 8,
/*39490*/         OPC_RecordNode, // #7 = $glc
/*39491*/         OPC_MoveParent,
/*39492*/         OPC_MoveChild, 9,
/*39494*/         OPC_RecordNode, // #8 = $slc
/*39495*/         OPC_MoveParent,
/*39496*/         OPC_MoveChild, 10,
/*39498*/         OPC_RecordNode, // #9 = $tfe
/*39499*/         OPC_MoveParent,
/*39500*/         OPC_MoveChild, 11,
/*39502*/         OPC_RecordNode, // #10 = $lwe
/*39503*/         OPC_MoveParent,
/*39504*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39506*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39509*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39512*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39515*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39518*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39521*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39524*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39527*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39530*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4288:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39548*/       /*Scope*/ 68, /*->39617*/
/*39549*/         OPC_CheckChild1Type, MVT::v8i32,
/*39551*/         OPC_RecordChild2, // #1 = $rsrc
/*39552*/         OPC_RecordChild3, // #2 = $sampler
/*39553*/         OPC_RecordChild4, // #3 = $dmask
/*39554*/         OPC_RecordChild5, // #4 = $unorm
/*39555*/         OPC_RecordChild6, // #5 = $r128
/*39556*/         OPC_RecordChild7, // #6 = $da
/*39557*/         OPC_MoveChild, 8,
/*39559*/         OPC_RecordNode, // #7 = $glc
/*39560*/         OPC_MoveParent,
/*39561*/         OPC_MoveChild, 9,
/*39563*/         OPC_RecordNode, // #8 = $slc
/*39564*/         OPC_MoveParent,
/*39565*/         OPC_MoveChild, 10,
/*39567*/         OPC_RecordNode, // #9 = $tfe
/*39568*/         OPC_MoveParent,
/*39569*/         OPC_MoveChild, 11,
/*39571*/         OPC_RecordNode, // #10 = $lwe
/*39572*/         OPC_MoveParent,
/*39573*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39575*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39578*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39581*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39584*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39587*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39590*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39593*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39596*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39599*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4288:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39617*/       0, /*End of Scope*/
/*39618*/     /*Scope*/ 16|128,1/*144*/, /*->39764*/
/*39620*/       OPC_CheckChild0Integer, 66|128,33/*4290*/, 
/*39623*/       OPC_RecordChild1, // #0 = $addr
/*39624*/       OPC_Scope, 68, /*->39694*/ // 2 children in Scope
/*39626*/         OPC_CheckChild1Type, MVT::v4i32,
/*39628*/         OPC_RecordChild2, // #1 = $rsrc
/*39629*/         OPC_RecordChild3, // #2 = $sampler
/*39630*/         OPC_RecordChild4, // #3 = $dmask
/*39631*/         OPC_RecordChild5, // #4 = $unorm
/*39632*/         OPC_RecordChild6, // #5 = $r128
/*39633*/         OPC_RecordChild7, // #6 = $da
/*39634*/         OPC_MoveChild, 8,
/*39636*/         OPC_RecordNode, // #7 = $glc
/*39637*/         OPC_MoveParent,
/*39638*/         OPC_MoveChild, 9,
/*39640*/         OPC_RecordNode, // #8 = $slc
/*39641*/         OPC_MoveParent,
/*39642*/         OPC_MoveChild, 10,
/*39644*/         OPC_RecordNode, // #9 = $tfe
/*39645*/         OPC_MoveParent,
/*39646*/         OPC_MoveChild, 11,
/*39648*/         OPC_RecordNode, // #10 = $lwe
/*39649*/         OPC_MoveParent,
/*39650*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39652*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39655*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39658*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39661*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39664*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39667*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39670*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39673*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39676*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4290:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39694*/       /*Scope*/ 68, /*->39763*/
/*39695*/         OPC_CheckChild1Type, MVT::v8i32,
/*39697*/         OPC_RecordChild2, // #1 = $rsrc
/*39698*/         OPC_RecordChild3, // #2 = $sampler
/*39699*/         OPC_RecordChild4, // #3 = $dmask
/*39700*/         OPC_RecordChild5, // #4 = $unorm
/*39701*/         OPC_RecordChild6, // #5 = $r128
/*39702*/         OPC_RecordChild7, // #6 = $da
/*39703*/         OPC_MoveChild, 8,
/*39705*/         OPC_RecordNode, // #7 = $glc
/*39706*/         OPC_MoveParent,
/*39707*/         OPC_MoveChild, 9,
/*39709*/         OPC_RecordNode, // #8 = $slc
/*39710*/         OPC_MoveParent,
/*39711*/         OPC_MoveChild, 10,
/*39713*/         OPC_RecordNode, // #9 = $tfe
/*39714*/         OPC_MoveParent,
/*39715*/         OPC_MoveChild, 11,
/*39717*/         OPC_RecordNode, // #10 = $lwe
/*39718*/         OPC_MoveParent,
/*39719*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39721*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39724*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39727*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39730*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39733*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39736*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39739*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39742*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39745*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4290:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39763*/       0, /*End of Scope*/
/*39764*/     /*Scope*/ 16|128,1/*144*/, /*->39910*/
/*39766*/       OPC_CheckChild0Integer, 50|128,33/*4274*/, 
/*39769*/       OPC_RecordChild1, // #0 = $addr
/*39770*/       OPC_Scope, 68, /*->39840*/ // 2 children in Scope
/*39772*/         OPC_CheckChild1Type, MVT::v4i32,
/*39774*/         OPC_RecordChild2, // #1 = $rsrc
/*39775*/         OPC_RecordChild3, // #2 = $sampler
/*39776*/         OPC_RecordChild4, // #3 = $dmask
/*39777*/         OPC_RecordChild5, // #4 = $unorm
/*39778*/         OPC_RecordChild6, // #5 = $r128
/*39779*/         OPC_RecordChild7, // #6 = $da
/*39780*/         OPC_MoveChild, 8,
/*39782*/         OPC_RecordNode, // #7 = $glc
/*39783*/         OPC_MoveParent,
/*39784*/         OPC_MoveChild, 9,
/*39786*/         OPC_RecordNode, // #8 = $slc
/*39787*/         OPC_MoveParent,
/*39788*/         OPC_MoveChild, 10,
/*39790*/         OPC_RecordNode, // #9 = $tfe
/*39791*/         OPC_MoveParent,
/*39792*/         OPC_MoveChild, 11,
/*39794*/         OPC_RecordNode, // #10 = $lwe
/*39795*/         OPC_MoveParent,
/*39796*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39798*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39801*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39804*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39807*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39810*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39813*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39816*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39819*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39822*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4274:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39840*/       /*Scope*/ 68, /*->39909*/
/*39841*/         OPC_CheckChild1Type, MVT::v8i32,
/*39843*/         OPC_RecordChild2, // #1 = $rsrc
/*39844*/         OPC_RecordChild3, // #2 = $sampler
/*39845*/         OPC_RecordChild4, // #3 = $dmask
/*39846*/         OPC_RecordChild5, // #4 = $unorm
/*39847*/         OPC_RecordChild6, // #5 = $r128
/*39848*/         OPC_RecordChild7, // #6 = $da
/*39849*/         OPC_MoveChild, 8,
/*39851*/         OPC_RecordNode, // #7 = $glc
/*39852*/         OPC_MoveParent,
/*39853*/         OPC_MoveChild, 9,
/*39855*/         OPC_RecordNode, // #8 = $slc
/*39856*/         OPC_MoveParent,
/*39857*/         OPC_MoveChild, 10,
/*39859*/         OPC_RecordNode, // #9 = $tfe
/*39860*/         OPC_MoveParent,
/*39861*/         OPC_MoveChild, 11,
/*39863*/         OPC_RecordNode, // #10 = $lwe
/*39864*/         OPC_MoveParent,
/*39865*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39867*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39870*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39873*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39876*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39879*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39882*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39885*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39888*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39891*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4274:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39909*/       0, /*End of Scope*/
/*39910*/     /*Scope*/ 72, /*->39983*/
/*39911*/       OPC_CheckChild0Integer, 49|128,33/*4273*/, 
/*39914*/       OPC_RecordChild1, // #0 = $addr
/*39915*/       OPC_CheckChild1Type, MVT::v8i32,
/*39917*/       OPC_RecordChild2, // #1 = $rsrc
/*39918*/       OPC_RecordChild3, // #2 = $sampler
/*39919*/       OPC_RecordChild4, // #3 = $dmask
/*39920*/       OPC_RecordChild5, // #4 = $unorm
/*39921*/       OPC_RecordChild6, // #5 = $r128
/*39922*/       OPC_RecordChild7, // #6 = $da
/*39923*/       OPC_MoveChild, 8,
/*39925*/       OPC_RecordNode, // #7 = $glc
/*39926*/       OPC_MoveParent,
/*39927*/       OPC_MoveChild, 9,
/*39929*/       OPC_RecordNode, // #8 = $slc
/*39930*/       OPC_MoveParent,
/*39931*/       OPC_MoveChild, 10,
/*39933*/       OPC_RecordNode, // #9 = $tfe
/*39934*/       OPC_MoveParent,
/*39935*/       OPC_MoveChild, 11,
/*39937*/       OPC_RecordNode, // #10 = $lwe
/*39938*/       OPC_MoveParent,
/*39939*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39941*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39944*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39947*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39950*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39953*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39956*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39959*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39962*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39965*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4273:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39983*/     /*Scope*/ 72, /*->40056*/
/*39984*/       OPC_CheckChild0Integer, 68|128,33/*4292*/, 
/*39987*/       OPC_RecordChild1, // #0 = $addr
/*39988*/       OPC_CheckChild1Type, MVT::v4i32,
/*39990*/       OPC_RecordChild2, // #1 = $rsrc
/*39991*/       OPC_RecordChild3, // #2 = $sampler
/*39992*/       OPC_RecordChild4, // #3 = $dmask
/*39993*/       OPC_RecordChild5, // #4 = $unorm
/*39994*/       OPC_RecordChild6, // #5 = $r128
/*39995*/       OPC_RecordChild7, // #6 = $da
/*39996*/       OPC_MoveChild, 8,
/*39998*/       OPC_RecordNode, // #7 = $glc
/*39999*/       OPC_MoveParent,
/*40000*/       OPC_MoveChild, 9,
/*40002*/       OPC_RecordNode, // #8 = $slc
/*40003*/       OPC_MoveParent,
/*40004*/       OPC_MoveChild, 10,
/*40006*/       OPC_RecordNode, // #9 = $tfe
/*40007*/       OPC_MoveParent,
/*40008*/       OPC_MoveChild, 11,
/*40010*/       OPC_RecordNode, // #10 = $lwe
/*40011*/       OPC_MoveParent,
/*40012*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40014*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40017*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40020*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40023*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40026*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40029*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40032*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40035*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40038*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4292:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40056*/     /*Scope*/ 16|128,1/*144*/, /*->40202*/
/*40058*/       OPC_CheckChild0Integer, 62|128,33/*4286*/, 
/*40061*/       OPC_RecordChild1, // #0 = $addr
/*40062*/       OPC_Scope, 68, /*->40132*/ // 2 children in Scope
/*40064*/         OPC_CheckChild1Type, MVT::v4i32,
/*40066*/         OPC_RecordChild2, // #1 = $rsrc
/*40067*/         OPC_RecordChild3, // #2 = $sampler
/*40068*/         OPC_RecordChild4, // #3 = $dmask
/*40069*/         OPC_RecordChild5, // #4 = $unorm
/*40070*/         OPC_RecordChild6, // #5 = $r128
/*40071*/         OPC_RecordChild7, // #6 = $da
/*40072*/         OPC_MoveChild, 8,
/*40074*/         OPC_RecordNode, // #7 = $glc
/*40075*/         OPC_MoveParent,
/*40076*/         OPC_MoveChild, 9,
/*40078*/         OPC_RecordNode, // #8 = $slc
/*40079*/         OPC_MoveParent,
/*40080*/         OPC_MoveChild, 10,
/*40082*/         OPC_RecordNode, // #9 = $tfe
/*40083*/         OPC_MoveParent,
/*40084*/         OPC_MoveChild, 11,
/*40086*/         OPC_RecordNode, // #10 = $lwe
/*40087*/         OPC_MoveParent,
/*40088*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40090*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40093*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40096*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40099*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40102*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40105*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40108*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40111*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40114*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4286:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40132*/       /*Scope*/ 68, /*->40201*/
/*40133*/         OPC_CheckChild1Type, MVT::v8i32,
/*40135*/         OPC_RecordChild2, // #1 = $rsrc
/*40136*/         OPC_RecordChild3, // #2 = $sampler
/*40137*/         OPC_RecordChild4, // #3 = $dmask
/*40138*/         OPC_RecordChild5, // #4 = $unorm
/*40139*/         OPC_RecordChild6, // #5 = $r128
/*40140*/         OPC_RecordChild7, // #6 = $da
/*40141*/         OPC_MoveChild, 8,
/*40143*/         OPC_RecordNode, // #7 = $glc
/*40144*/         OPC_MoveParent,
/*40145*/         OPC_MoveChild, 9,
/*40147*/         OPC_RecordNode, // #8 = $slc
/*40148*/         OPC_MoveParent,
/*40149*/         OPC_MoveChild, 10,
/*40151*/         OPC_RecordNode, // #9 = $tfe
/*40152*/         OPC_MoveParent,
/*40153*/         OPC_MoveChild, 11,
/*40155*/         OPC_RecordNode, // #10 = $lwe
/*40156*/         OPC_MoveParent,
/*40157*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40159*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40162*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40165*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40168*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40171*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40174*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40177*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40180*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40183*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4286:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40201*/       0, /*End of Scope*/
/*40202*/     /*Scope*/ 72, /*->40275*/
/*40203*/       OPC_CheckChild0Integer, 57|128,33/*4281*/, 
/*40206*/       OPC_RecordChild1, // #0 = $addr
/*40207*/       OPC_CheckChild1Type, MVT::v8i32,
/*40209*/       OPC_RecordChild2, // #1 = $rsrc
/*40210*/       OPC_RecordChild3, // #2 = $sampler
/*40211*/       OPC_RecordChild4, // #3 = $dmask
/*40212*/       OPC_RecordChild5, // #4 = $unorm
/*40213*/       OPC_RecordChild6, // #5 = $r128
/*40214*/       OPC_RecordChild7, // #6 = $da
/*40215*/       OPC_MoveChild, 8,
/*40217*/       OPC_RecordNode, // #7 = $glc
/*40218*/       OPC_MoveParent,
/*40219*/       OPC_MoveChild, 9,
/*40221*/       OPC_RecordNode, // #8 = $slc
/*40222*/       OPC_MoveParent,
/*40223*/       OPC_MoveChild, 10,
/*40225*/       OPC_RecordNode, // #9 = $tfe
/*40226*/       OPC_MoveParent,
/*40227*/       OPC_MoveChild, 11,
/*40229*/       OPC_RecordNode, // #10 = $lwe
/*40230*/       OPC_MoveParent,
/*40231*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40233*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40236*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40239*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40242*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40245*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40248*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40251*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40254*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40257*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4281:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40275*/     /*Scope*/ 72, /*->40348*/
/*40276*/       OPC_CheckChild0Integer, 59|128,33/*4283*/, 
/*40279*/       OPC_RecordChild1, // #0 = $addr
/*40280*/       OPC_CheckChild1Type, MVT::v8i32,
/*40282*/       OPC_RecordChild2, // #1 = $rsrc
/*40283*/       OPC_RecordChild3, // #2 = $sampler
/*40284*/       OPC_RecordChild4, // #3 = $dmask
/*40285*/       OPC_RecordChild5, // #4 = $unorm
/*40286*/       OPC_RecordChild6, // #5 = $r128
/*40287*/       OPC_RecordChild7, // #6 = $da
/*40288*/       OPC_MoveChild, 8,
/*40290*/       OPC_RecordNode, // #7 = $glc
/*40291*/       OPC_MoveParent,
/*40292*/       OPC_MoveChild, 9,
/*40294*/       OPC_RecordNode, // #8 = $slc
/*40295*/       OPC_MoveParent,
/*40296*/       OPC_MoveChild, 10,
/*40298*/       OPC_RecordNode, // #9 = $tfe
/*40299*/       OPC_MoveParent,
/*40300*/       OPC_MoveChild, 11,
/*40302*/       OPC_RecordNode, // #10 = $lwe
/*40303*/       OPC_MoveParent,
/*40304*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40306*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40309*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40312*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40315*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40318*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40321*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40324*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40327*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40330*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4283:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40348*/     /*Scope*/ 72, /*->40421*/
/*40349*/       OPC_CheckChild0Integer, 55|128,33/*4279*/, 
/*40352*/       OPC_RecordChild1, // #0 = $addr
/*40353*/       OPC_CheckChild1Type, MVT::v8i32,
/*40355*/       OPC_RecordChild2, // #1 = $rsrc
/*40356*/       OPC_RecordChild3, // #2 = $sampler
/*40357*/       OPC_RecordChild4, // #3 = $dmask
/*40358*/       OPC_RecordChild5, // #4 = $unorm
/*40359*/       OPC_RecordChild6, // #5 = $r128
/*40360*/       OPC_RecordChild7, // #6 = $da
/*40361*/       OPC_MoveChild, 8,
/*40363*/       OPC_RecordNode, // #7 = $glc
/*40364*/       OPC_MoveParent,
/*40365*/       OPC_MoveChild, 9,
/*40367*/       OPC_RecordNode, // #8 = $slc
/*40368*/       OPC_MoveParent,
/*40369*/       OPC_MoveChild, 10,
/*40371*/       OPC_RecordNode, // #9 = $tfe
/*40372*/       OPC_MoveParent,
/*40373*/       OPC_MoveChild, 11,
/*40375*/       OPC_RecordNode, // #10 = $lwe
/*40376*/       OPC_MoveParent,
/*40377*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40379*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40382*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40385*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40388*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40391*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40394*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40397*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40400*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40403*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4279:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40421*/     /*Scope*/ 72, /*->40494*/
/*40422*/       OPC_CheckChild0Integer, 54|128,33/*4278*/, 
/*40425*/       OPC_RecordChild1, // #0 = $addr
/*40426*/       OPC_CheckChild1Type, MVT::v8i32,
/*40428*/       OPC_RecordChild2, // #1 = $rsrc
/*40429*/       OPC_RecordChild3, // #2 = $sampler
/*40430*/       OPC_RecordChild4, // #3 = $dmask
/*40431*/       OPC_RecordChild5, // #4 = $unorm
/*40432*/       OPC_RecordChild6, // #5 = $r128
/*40433*/       OPC_RecordChild7, // #6 = $da
/*40434*/       OPC_MoveChild, 8,
/*40436*/       OPC_RecordNode, // #7 = $glc
/*40437*/       OPC_MoveParent,
/*40438*/       OPC_MoveChild, 9,
/*40440*/       OPC_RecordNode, // #8 = $slc
/*40441*/       OPC_MoveParent,
/*40442*/       OPC_MoveChild, 10,
/*40444*/       OPC_RecordNode, // #9 = $tfe
/*40445*/       OPC_MoveParent,
/*40446*/       OPC_MoveChild, 11,
/*40448*/       OPC_RecordNode, // #10 = $lwe
/*40449*/       OPC_MoveParent,
/*40450*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40452*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40455*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40458*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40461*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40464*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40467*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40470*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40473*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40476*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4278:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40494*/     /*Scope*/ 16|128,1/*144*/, /*->40640*/
/*40496*/       OPC_CheckChild0Integer, 61|128,33/*4285*/, 
/*40499*/       OPC_RecordChild1, // #0 = $addr
/*40500*/       OPC_Scope, 68, /*->40570*/ // 2 children in Scope
/*40502*/         OPC_CheckChild1Type, MVT::v4i32,
/*40504*/         OPC_RecordChild2, // #1 = $rsrc
/*40505*/         OPC_RecordChild3, // #2 = $sampler
/*40506*/         OPC_RecordChild4, // #3 = $dmask
/*40507*/         OPC_RecordChild5, // #4 = $unorm
/*40508*/         OPC_RecordChild6, // #5 = $r128
/*40509*/         OPC_RecordChild7, // #6 = $da
/*40510*/         OPC_MoveChild, 8,
/*40512*/         OPC_RecordNode, // #7 = $glc
/*40513*/         OPC_MoveParent,
/*40514*/         OPC_MoveChild, 9,
/*40516*/         OPC_RecordNode, // #8 = $slc
/*40517*/         OPC_MoveParent,
/*40518*/         OPC_MoveChild, 10,
/*40520*/         OPC_RecordNode, // #9 = $tfe
/*40521*/         OPC_MoveParent,
/*40522*/         OPC_MoveChild, 11,
/*40524*/         OPC_RecordNode, // #10 = $lwe
/*40525*/         OPC_MoveParent,
/*40526*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40528*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40531*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40534*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40537*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40540*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40543*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40546*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40549*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40552*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4285:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40570*/       /*Scope*/ 68, /*->40639*/
/*40571*/         OPC_CheckChild1Type, MVT::v8i32,
/*40573*/         OPC_RecordChild2, // #1 = $rsrc
/*40574*/         OPC_RecordChild3, // #2 = $sampler
/*40575*/         OPC_RecordChild4, // #3 = $dmask
/*40576*/         OPC_RecordChild5, // #4 = $unorm
/*40577*/         OPC_RecordChild6, // #5 = $r128
/*40578*/         OPC_RecordChild7, // #6 = $da
/*40579*/         OPC_MoveChild, 8,
/*40581*/         OPC_RecordNode, // #7 = $glc
/*40582*/         OPC_MoveParent,
/*40583*/         OPC_MoveChild, 9,
/*40585*/         OPC_RecordNode, // #8 = $slc
/*40586*/         OPC_MoveParent,
/*40587*/         OPC_MoveChild, 10,
/*40589*/         OPC_RecordNode, // #9 = $tfe
/*40590*/         OPC_MoveParent,
/*40591*/         OPC_MoveChild, 11,
/*40593*/         OPC_RecordNode, // #10 = $lwe
/*40594*/         OPC_MoveParent,
/*40595*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40597*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40600*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40603*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40606*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40609*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40612*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40615*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40618*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40621*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4285:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40639*/       0, /*End of Scope*/
/*40640*/     /*Scope*/ 85|128,1/*213*/, /*->40855*/
/*40642*/       OPC_CheckChild0Integer, 70|128,33/*4294*/, 
/*40645*/       OPC_RecordChild1, // #0 = $addr
/*40646*/       OPC_Scope, 68, /*->40716*/ // 3 children in Scope
/*40648*/         OPC_CheckChild1Type, MVT::i32,
/*40650*/         OPC_RecordChild2, // #1 = $rsrc
/*40651*/         OPC_RecordChild3, // #2 = $sampler
/*40652*/         OPC_RecordChild4, // #3 = $dmask
/*40653*/         OPC_RecordChild5, // #4 = $unorm
/*40654*/         OPC_RecordChild6, // #5 = $r128
/*40655*/         OPC_RecordChild7, // #6 = $da
/*40656*/         OPC_MoveChild, 8,
/*40658*/         OPC_RecordNode, // #7 = $glc
/*40659*/         OPC_MoveParent,
/*40660*/         OPC_MoveChild, 9,
/*40662*/         OPC_RecordNode, // #8 = $slc
/*40663*/         OPC_MoveParent,
/*40664*/         OPC_MoveChild, 10,
/*40666*/         OPC_RecordNode, // #9 = $tfe
/*40667*/         OPC_MoveParent,
/*40668*/         OPC_MoveChild, 11,
/*40670*/         OPC_RecordNode, // #10 = $lwe
/*40671*/         OPC_MoveParent,
/*40672*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40674*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40677*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40680*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40683*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40686*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40689*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40692*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40695*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40698*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4294:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40716*/       /*Scope*/ 68, /*->40785*/
/*40717*/         OPC_CheckChild1Type, MVT::v2i32,
/*40719*/         OPC_RecordChild2, // #1 = $rsrc
/*40720*/         OPC_RecordChild3, // #2 = $sampler
/*40721*/         OPC_RecordChild4, // #3 = $dmask
/*40722*/         OPC_RecordChild5, // #4 = $unorm
/*40723*/         OPC_RecordChild6, // #5 = $r128
/*40724*/         OPC_RecordChild7, // #6 = $da
/*40725*/         OPC_MoveChild, 8,
/*40727*/         OPC_RecordNode, // #7 = $glc
/*40728*/         OPC_MoveParent,
/*40729*/         OPC_MoveChild, 9,
/*40731*/         OPC_RecordNode, // #8 = $slc
/*40732*/         OPC_MoveParent,
/*40733*/         OPC_MoveChild, 10,
/*40735*/         OPC_RecordNode, // #9 = $tfe
/*40736*/         OPC_MoveParent,
/*40737*/         OPC_MoveChild, 11,
/*40739*/         OPC_RecordNode, // #10 = $lwe
/*40740*/         OPC_MoveParent,
/*40741*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40743*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40746*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40749*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40752*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40755*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40758*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40761*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40764*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40767*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4294:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40785*/       /*Scope*/ 68, /*->40854*/
/*40786*/         OPC_CheckChild1Type, MVT::v4i32,
/*40788*/         OPC_RecordChild2, // #1 = $rsrc
/*40789*/         OPC_RecordChild3, // #2 = $sampler
/*40790*/         OPC_RecordChild4, // #3 = $dmask
/*40791*/         OPC_RecordChild5, // #4 = $unorm
/*40792*/         OPC_RecordChild6, // #5 = $r128
/*40793*/         OPC_RecordChild7, // #6 = $da
/*40794*/         OPC_MoveChild, 8,
/*40796*/         OPC_RecordNode, // #7 = $glc
/*40797*/         OPC_MoveParent,
/*40798*/         OPC_MoveChild, 9,
/*40800*/         OPC_RecordNode, // #8 = $slc
/*40801*/         OPC_MoveParent,
/*40802*/         OPC_MoveChild, 10,
/*40804*/         OPC_RecordNode, // #9 = $tfe
/*40805*/         OPC_MoveParent,
/*40806*/         OPC_MoveChild, 11,
/*40808*/         OPC_RecordNode, // #10 = $lwe
/*40809*/         OPC_MoveParent,
/*40810*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40812*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40815*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40818*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40821*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40824*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40827*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40830*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40833*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40836*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4294:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40854*/       0, /*End of Scope*/
/*40855*/     /*Scope*/ 67, /*->40923*/
/*40856*/       OPC_CheckChild0Integer, 71|128,33/*4295*/, 
/*40859*/       OPC_RecordChild1, // #0 = $addr
/*40860*/       OPC_CheckChild1Type, MVT::i32,
/*40862*/       OPC_RecordChild2, // #1 = $rsrc
/*40863*/       OPC_RecordChild3, // #2 = $dmask
/*40864*/       OPC_RecordChild4, // #3 = $unorm
/*40865*/       OPC_RecordChild5, // #4 = $r128
/*40866*/       OPC_RecordChild6, // #5 = $da
/*40867*/       OPC_RecordChild7, // #6 = $glc
/*40868*/       OPC_MoveChild, 8,
/*40870*/       OPC_RecordNode, // #7 = $slc
/*40871*/       OPC_MoveParent,
/*40872*/       OPC_MoveChild, 9,
/*40874*/       OPC_RecordNode, // #8 = $tfe
/*40875*/       OPC_MoveParent,
/*40876*/       OPC_MoveChild, 10,
/*40878*/       OPC_RecordNode, // #9 = $lwe
/*40879*/       OPC_MoveParent,
/*40880*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40882*/       OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*40885*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*40888*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40891*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40894*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40897*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40900*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40903*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40906*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4295:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*40923*/     /*Scope*/ 70|128,1/*198*/, /*->41123*/
/*40925*/       OPC_CheckChild0Integer, 74|128,33/*4298*/, 
/*40928*/       OPC_RecordChild1, // #0 = $addr
/*40929*/       OPC_Scope, 63, /*->40994*/ // 3 children in Scope
/*40931*/         OPC_CheckChild1Type, MVT::i32,
/*40933*/         OPC_RecordChild2, // #1 = $rsrc
/*40934*/         OPC_RecordChild3, // #2 = $dmask
/*40935*/         OPC_RecordChild4, // #3 = $unorm
/*40936*/         OPC_RecordChild5, // #4 = $r128
/*40937*/         OPC_RecordChild6, // #5 = $da
/*40938*/         OPC_RecordChild7, // #6 = $glc
/*40939*/         OPC_MoveChild, 8,
/*40941*/         OPC_RecordNode, // #7 = $slc
/*40942*/         OPC_MoveParent,
/*40943*/         OPC_MoveChild, 9,
/*40945*/         OPC_RecordNode, // #8 = $tfe
/*40946*/         OPC_MoveParent,
/*40947*/         OPC_MoveChild, 10,
/*40949*/         OPC_RecordNode, // #9 = $lwe
/*40950*/         OPC_MoveParent,
/*40951*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40953*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*40956*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*40959*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40962*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40965*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40968*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40971*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40974*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40977*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4298:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*40994*/       /*Scope*/ 63, /*->41058*/
/*40995*/         OPC_CheckChild1Type, MVT::v2i32,
/*40997*/         OPC_RecordChild2, // #1 = $rsrc
/*40998*/         OPC_RecordChild3, // #2 = $dmask
/*40999*/         OPC_RecordChild4, // #3 = $unorm
/*41000*/         OPC_RecordChild5, // #4 = $r128
/*41001*/         OPC_RecordChild6, // #5 = $da
/*41002*/         OPC_RecordChild7, // #6 = $glc
/*41003*/         OPC_MoveChild, 8,
/*41005*/         OPC_RecordNode, // #7 = $slc
/*41006*/         OPC_MoveParent,
/*41007*/         OPC_MoveChild, 9,
/*41009*/         OPC_RecordNode, // #8 = $tfe
/*41010*/         OPC_MoveParent,
/*41011*/         OPC_MoveChild, 10,
/*41013*/         OPC_RecordNode, // #9 = $lwe
/*41014*/         OPC_MoveParent,
/*41015*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41017*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41020*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41023*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41026*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41029*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41032*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41035*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41038*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41041*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4298:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41058*/       /*Scope*/ 63, /*->41122*/
/*41059*/         OPC_CheckChild1Type, MVT::v4i32,
/*41061*/         OPC_RecordChild2, // #1 = $rsrc
/*41062*/         OPC_RecordChild3, // #2 = $dmask
/*41063*/         OPC_RecordChild4, // #3 = $unorm
/*41064*/         OPC_RecordChild5, // #4 = $r128
/*41065*/         OPC_RecordChild6, // #5 = $da
/*41066*/         OPC_RecordChild7, // #6 = $glc
/*41067*/         OPC_MoveChild, 8,
/*41069*/         OPC_RecordNode, // #7 = $slc
/*41070*/         OPC_MoveParent,
/*41071*/         OPC_MoveChild, 9,
/*41073*/         OPC_RecordNode, // #8 = $tfe
/*41074*/         OPC_MoveParent,
/*41075*/         OPC_MoveChild, 10,
/*41077*/         OPC_RecordNode, // #9 = $lwe
/*41078*/         OPC_MoveParent,
/*41079*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41081*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41084*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41087*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41090*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41093*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41096*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41099*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41102*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41105*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4298:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*41122*/       0, /*End of Scope*/
/*41123*/     /*Scope*/ 70|128,1/*198*/, /*->41323*/
/*41125*/       OPC_CheckChild0Integer, 75|128,33/*4299*/, 
/*41128*/       OPC_RecordChild1, // #0 = $addr
/*41129*/       OPC_Scope, 63, /*->41194*/ // 3 children in Scope
/*41131*/         OPC_CheckChild1Type, MVT::i32,
/*41133*/         OPC_RecordChild2, // #1 = $rsrc
/*41134*/         OPC_RecordChild3, // #2 = $dmask
/*41135*/         OPC_RecordChild4, // #3 = $unorm
/*41136*/         OPC_RecordChild5, // #4 = $r128
/*41137*/         OPC_RecordChild6, // #5 = $da
/*41138*/         OPC_RecordChild7, // #6 = $glc
/*41139*/         OPC_MoveChild, 8,
/*41141*/         OPC_RecordNode, // #7 = $slc
/*41142*/         OPC_MoveParent,
/*41143*/         OPC_MoveChild, 9,
/*41145*/         OPC_RecordNode, // #8 = $tfe
/*41146*/         OPC_MoveParent,
/*41147*/         OPC_MoveChild, 10,
/*41149*/         OPC_RecordNode, // #9 = $lwe
/*41150*/         OPC_MoveParent,
/*41151*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41153*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41156*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41159*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41162*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41165*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41168*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41171*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41174*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41177*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4299:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41194*/       /*Scope*/ 63, /*->41258*/
/*41195*/         OPC_CheckChild1Type, MVT::v2i32,
/*41197*/         OPC_RecordChild2, // #1 = $rsrc
/*41198*/         OPC_RecordChild3, // #2 = $dmask
/*41199*/         OPC_RecordChild4, // #3 = $unorm
/*41200*/         OPC_RecordChild5, // #4 = $r128
/*41201*/         OPC_RecordChild6, // #5 = $da
/*41202*/         OPC_RecordChild7, // #6 = $glc
/*41203*/         OPC_MoveChild, 8,
/*41205*/         OPC_RecordNode, // #7 = $slc
/*41206*/         OPC_MoveParent,
/*41207*/         OPC_MoveChild, 9,
/*41209*/         OPC_RecordNode, // #8 = $tfe
/*41210*/         OPC_MoveParent,
/*41211*/         OPC_MoveChild, 10,
/*41213*/         OPC_RecordNode, // #9 = $lwe
/*41214*/         OPC_MoveParent,
/*41215*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41217*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41220*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41223*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41226*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41229*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41232*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41235*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41238*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41241*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4299:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41258*/       /*Scope*/ 63, /*->41322*/
/*41259*/         OPC_CheckChild1Type, MVT::v4i32,
/*41261*/         OPC_RecordChild2, // #1 = $rsrc
/*41262*/         OPC_RecordChild3, // #2 = $dmask
/*41263*/         OPC_RecordChild4, // #3 = $unorm
/*41264*/         OPC_RecordChild5, // #4 = $r128
/*41265*/         OPC_RecordChild6, // #5 = $da
/*41266*/         OPC_RecordChild7, // #6 = $glc
/*41267*/         OPC_MoveChild, 8,
/*41269*/         OPC_RecordNode, // #7 = $slc
/*41270*/         OPC_MoveParent,
/*41271*/         OPC_MoveChild, 9,
/*41273*/         OPC_RecordNode, // #8 = $tfe
/*41274*/         OPC_MoveParent,
/*41275*/         OPC_MoveChild, 10,
/*41277*/         OPC_RecordNode, // #9 = $lwe
/*41278*/         OPC_MoveParent,
/*41279*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41281*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41284*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41287*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41290*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41293*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41296*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41299*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41302*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41305*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4299:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*41322*/       0, /*End of Scope*/
/*41323*/     0, /*End of Scope*/
/*41324*/   /*SwitchOpcode*/ 44|128,5/*684*/, TARGET_VAL(ISD::ADD),// ->42012
/*41328*/     OPC_Scope, 15|128,2/*271*/, /*->41602*/ // 2 children in Scope
/*41331*/       OPC_MoveChild, 0,
/*41333*/       OPC_SwitchOpcode /*3 cases */, 121, TARGET_VAL(AMDGPUISD::MUL_U24),// ->41458
/*41337*/         OPC_RecordChild0, // #0 = $src0
/*41338*/         OPC_RecordChild1, // #1 = $src1
/*41339*/         OPC_MoveParent,
/*41340*/         OPC_RecordChild1, // #2 = $src2
/*41341*/         OPC_CheckType, MVT::i32,
/*41343*/         OPC_Scope, 99, /*->41444*/ // 2 children in Scope
/*41345*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41347*/           OPC_EmitInteger, MVT::i32, 0, 
/*41350*/           OPC_EmitInteger, MVT::i32, 0, 
/*41353*/           OPC_EmitInteger, MVT::i32, 0, 
/*41356*/           OPC_EmitInteger, MVT::i32, 0, 
/*41359*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41371*/           OPC_EmitInteger, MVT::i32, 0, 
/*41374*/           OPC_EmitInteger, MVT::i32, 0, 
/*41377*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41389*/           OPC_EmitInteger, MVT::i32, 0, 
/*41392*/           OPC_EmitInteger, MVT::i32, 0, 
/*41395*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41407*/           OPC_EmitInteger, MVT::i32, 1, 
/*41410*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41413*/           OPC_EmitInteger, MVT::i32, 0, 
/*41416*/           OPC_EmitInteger, MVT::i32, 0, 
/*41419*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41444*/         /*Scope*/ 12, /*->41457*/
/*41445*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41447*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41457*/         0, /*End of Scope*/
/*41458*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_I24),// ->41582
/*41461*/         OPC_RecordChild0, // #0 = $src0
/*41462*/         OPC_RecordChild1, // #1 = $src1
/*41463*/         OPC_MoveParent,
/*41464*/         OPC_RecordChild1, // #2 = $src2
/*41465*/         OPC_CheckType, MVT::i32,
/*41467*/         OPC_Scope, 99, /*->41568*/ // 2 children in Scope
/*41469*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*41471*/           OPC_EmitInteger, MVT::i32, 0, 
/*41474*/           OPC_EmitInteger, MVT::i32, 0, 
/*41477*/           OPC_EmitInteger, MVT::i32, 0, 
/*41480*/           OPC_EmitInteger, MVT::i32, 0, 
/*41483*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41495*/           OPC_EmitInteger, MVT::i32, 0, 
/*41498*/           OPC_EmitInteger, MVT::i32, 0, 
/*41501*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41513*/           OPC_EmitInteger, MVT::i32, 0, 
/*41516*/           OPC_EmitInteger, MVT::i32, 0, 
/*41519*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41531*/           OPC_EmitInteger, MVT::i32, 1, 
/*41534*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41537*/           OPC_EmitInteger, MVT::i32, 0, 
/*41540*/           OPC_EmitInteger, MVT::i32, 0, 
/*41543*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41568*/         /*Scope*/ 12, /*->41581*/
/*41569*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41571*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41581*/         0, /*End of Scope*/
/*41582*/       /*SwitchOpcode*/ 16, TARGET_VAL(ISD::CTPOP),// ->41601
/*41585*/         OPC_RecordChild0, // #0 = $popcnt
/*41586*/         OPC_MoveParent,
/*41587*/         OPC_RecordChild1, // #1 = $val
/*41588*/         OPC_CheckType, MVT::i32,
/*41590*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41592*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*41601*/       0, // EndSwitchOpcode
/*41602*/     /*Scope*/ 23|128,3/*407*/, /*->42011*/
/*41604*/       OPC_RecordChild0, // #0 = $val
/*41605*/       OPC_Scope, 12|128,2/*268*/, /*->41876*/ // 2 children in Scope
/*41608*/         OPC_MoveChild, 1,
/*41610*/         OPC_SwitchOpcode /*3 cases */, 15, TARGET_VAL(ISD::CTPOP),// ->41629
/*41614*/           OPC_RecordChild0, // #1 = $popcnt
/*41615*/           OPC_MoveParent,
/*41616*/           OPC_CheckType, MVT::i32,
/*41618*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41620*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*41629*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_I24),// ->41752
/*41632*/           OPC_RecordChild0, // #1 = $src0
/*41633*/           OPC_RecordChild1, // #2 = $src1
/*41634*/           OPC_MoveParent,
/*41635*/           OPC_CheckType, MVT::i32,
/*41637*/           OPC_Scope, 12, /*->41651*/ // 2 children in Scope
/*41639*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41641*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41651*/           /*Scope*/ 99, /*->41751*/
/*41652*/             OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*41654*/             OPC_EmitInteger, MVT::i32, 0, 
/*41657*/             OPC_EmitInteger, MVT::i32, 0, 
/*41660*/             OPC_EmitInteger, MVT::i32, 0, 
/*41663*/             OPC_EmitInteger, MVT::i32, 0, 
/*41666*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41678*/             OPC_EmitInteger, MVT::i32, 0, 
/*41681*/             OPC_EmitInteger, MVT::i32, 0, 
/*41684*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41696*/             OPC_EmitInteger, MVT::i32, 0, 
/*41699*/             OPC_EmitInteger, MVT::i32, 0, 
/*41702*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41714*/             OPC_EmitInteger, MVT::i32, 1, 
/*41717*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41720*/             OPC_EmitInteger, MVT::i32, 0, 
/*41723*/             OPC_EmitInteger, MVT::i32, 0, 
/*41726*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41751*/           0, /*End of Scope*/
/*41752*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_U24),// ->41875
/*41755*/           OPC_RecordChild0, // #1 = $src0
/*41756*/           OPC_RecordChild1, // #2 = $src1
/*41757*/           OPC_MoveParent,
/*41758*/           OPC_CheckType, MVT::i32,
/*41760*/           OPC_Scope, 12, /*->41774*/ // 2 children in Scope
/*41762*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41764*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41774*/           /*Scope*/ 99, /*->41874*/
/*41775*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41777*/             OPC_EmitInteger, MVT::i32, 0, 
/*41780*/             OPC_EmitInteger, MVT::i32, 0, 
/*41783*/             OPC_EmitInteger, MVT::i32, 0, 
/*41786*/             OPC_EmitInteger, MVT::i32, 0, 
/*41789*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41801*/             OPC_EmitInteger, MVT::i32, 0, 
/*41804*/             OPC_EmitInteger, MVT::i32, 0, 
/*41807*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41819*/             OPC_EmitInteger, MVT::i32, 0, 
/*41822*/             OPC_EmitInteger, MVT::i32, 0, 
/*41825*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41837*/             OPC_EmitInteger, MVT::i32, 1, 
/*41840*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41843*/             OPC_EmitInteger, MVT::i32, 0, 
/*41846*/             OPC_EmitInteger, MVT::i32, 0, 
/*41849*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41874*/           0, /*End of Scope*/
/*41875*/         0, // EndSwitchOpcode
/*41876*/       /*Scope*/ 4|128,1/*132*/, /*->42010*/
/*41878*/         OPC_RecordChild1, // #1 = $src1
/*41879*/         OPC_CheckType, MVT::i32,
/*41881*/         OPC_Scope, 101, /*->41984*/ // 2 children in Scope
/*41883*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41885*/           OPC_EmitInteger, MVT::i32, 0, 
/*41888*/           OPC_EmitInteger, MVT::i32, 0, 
/*41891*/           OPC_EmitInteger, MVT::i32, 1, 
/*41894*/           OPC_EmitInteger, MVT::i32, 0, 
/*41897*/           OPC_EmitInteger, MVT::i32, 0, 
/*41900*/           OPC_EmitInteger, MVT::i32, 0, 
/*41903*/           OPC_EmitInteger, MVT::i32, 0, 
/*41906*/           OPC_EmitInteger, MVT::i32, 0, 
/*41909*/           OPC_EmitInteger, MVT::i32, 0, 
/*41912*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41924*/           OPC_EmitInteger, MVT::i32, 0, 
/*41927*/           OPC_EmitInteger, MVT::i32, 0, 
/*41930*/           OPC_EmitInteger, MVT::i32, 0, 
/*41933*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41945*/           OPC_EmitInteger, MVT::i32, 1, 
/*41948*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41951*/           OPC_EmitInteger, MVT::i32, 0, 
/*41954*/           OPC_EmitInteger, MVT::i32, 0, 
/*41957*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41984*/         /*Scope*/ 24, /*->42009*/
/*41985*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41987*/           OPC_Scope, 9, /*->41998*/ // 2 children in Scope
/*41989*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*41998*/           /*Scope*/ 9, /*->42008*/
/*41999*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_I32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                      // Dst: (V_ADD_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*42008*/           0, /*End of Scope*/
/*42009*/         0, /*End of Scope*/
/*42010*/       0, /*End of Scope*/
/*42011*/     0, /*End of Scope*/
/*42012*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->42036
/*42015*/     OPC_RecordMemRef,
/*42016*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*42017*/     OPC_RecordChild1, // #1 = $rw_gpr
/*42018*/     OPC_CheckChild1Type, MVT::v4i32,
/*42020*/     OPC_RecordChild2, // #2 = $index_gpr
/*42021*/     OPC_CheckChild2Type, MVT::i32,
/*42023*/     OPC_CheckPredicate, 98, // Predicate_mskor_global
/*42025*/     OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42027*/     OPC_EmitMergeInputChains1_0,
/*42028*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*42036*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SHL),// ->42280
/*42040*/     OPC_RecordChild0, // #0 = $src0
/*42041*/     OPC_RecordChild1, // #1 = $src1
/*42042*/     OPC_CheckChild1Type, MVT::i32,
/*42044*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42266
/*42048*/       OPC_Scope, 11, /*->42061*/ // 3 children in Scope
/*42050*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42052*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42061*/       /*Scope*/ 101, /*->42163*/
/*42062*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42064*/         OPC_EmitInteger, MVT::i32, 0, 
/*42067*/         OPC_EmitInteger, MVT::i32, 0, 
/*42070*/         OPC_EmitInteger, MVT::i32, 1, 
/*42073*/         OPC_EmitInteger, MVT::i32, 0, 
/*42076*/         OPC_EmitInteger, MVT::i32, 0, 
/*42079*/         OPC_EmitInteger, MVT::i32, 0, 
/*42082*/         OPC_EmitInteger, MVT::i32, 0, 
/*42085*/         OPC_EmitInteger, MVT::i32, 0, 
/*42088*/         OPC_EmitInteger, MVT::i32, 0, 
/*42091*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42103*/         OPC_EmitInteger, MVT::i32, 0, 
/*42106*/         OPC_EmitInteger, MVT::i32, 0, 
/*42109*/         OPC_EmitInteger, MVT::i32, 0, 
/*42112*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42124*/         OPC_EmitInteger, MVT::i32, 1, 
/*42127*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42130*/         OPC_EmitInteger, MVT::i32, 0, 
/*42133*/         OPC_EmitInteger, MVT::i32, 0, 
/*42136*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42163*/       /*Scope*/ 101, /*->42265*/
/*42164*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42166*/         OPC_EmitInteger, MVT::i32, 0, 
/*42169*/         OPC_EmitInteger, MVT::i32, 0, 
/*42172*/         OPC_EmitInteger, MVT::i32, 1, 
/*42175*/         OPC_EmitInteger, MVT::i32, 0, 
/*42178*/         OPC_EmitInteger, MVT::i32, 0, 
/*42181*/         OPC_EmitInteger, MVT::i32, 0, 
/*42184*/         OPC_EmitInteger, MVT::i32, 0, 
/*42187*/         OPC_EmitInteger, MVT::i32, 0, 
/*42190*/         OPC_EmitInteger, MVT::i32, 0, 
/*42193*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42205*/         OPC_EmitInteger, MVT::i32, 0, 
/*42208*/         OPC_EmitInteger, MVT::i32, 0, 
/*42211*/         OPC_EmitInteger, MVT::i32, 0, 
/*42214*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42226*/         OPC_EmitInteger, MVT::i32, 1, 
/*42229*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42232*/         OPC_EmitInteger, MVT::i32, 0, 
/*42235*/         OPC_EmitInteger, MVT::i32, 0, 
/*42238*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42265*/       0, /*End of Scope*/
/*42266*/     /*SwitchType*/ 11, MVT::i64,// ->42279
/*42268*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42270*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*42279*/     0, // EndSwitchType
/*42280*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRL),// ->42524
/*42284*/     OPC_RecordChild0, // #0 = $src0
/*42285*/     OPC_RecordChild1, // #1 = $src1
/*42286*/     OPC_CheckChild1Type, MVT::i32,
/*42288*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42510
/*42292*/       OPC_Scope, 11, /*->42305*/ // 3 children in Scope
/*42294*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42296*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42305*/       /*Scope*/ 101, /*->42407*/
/*42306*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42308*/         OPC_EmitInteger, MVT::i32, 0, 
/*42311*/         OPC_EmitInteger, MVT::i32, 0, 
/*42314*/         OPC_EmitInteger, MVT::i32, 1, 
/*42317*/         OPC_EmitInteger, MVT::i32, 0, 
/*42320*/         OPC_EmitInteger, MVT::i32, 0, 
/*42323*/         OPC_EmitInteger, MVT::i32, 0, 
/*42326*/         OPC_EmitInteger, MVT::i32, 0, 
/*42329*/         OPC_EmitInteger, MVT::i32, 0, 
/*42332*/         OPC_EmitInteger, MVT::i32, 0, 
/*42335*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42347*/         OPC_EmitInteger, MVT::i32, 0, 
/*42350*/         OPC_EmitInteger, MVT::i32, 0, 
/*42353*/         OPC_EmitInteger, MVT::i32, 0, 
/*42356*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42368*/         OPC_EmitInteger, MVT::i32, 1, 
/*42371*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42374*/         OPC_EmitInteger, MVT::i32, 0, 
/*42377*/         OPC_EmitInteger, MVT::i32, 0, 
/*42380*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42407*/       /*Scope*/ 101, /*->42509*/
/*42408*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42410*/         OPC_EmitInteger, MVT::i32, 0, 
/*42413*/         OPC_EmitInteger, MVT::i32, 0, 
/*42416*/         OPC_EmitInteger, MVT::i32, 1, 
/*42419*/         OPC_EmitInteger, MVT::i32, 0, 
/*42422*/         OPC_EmitInteger, MVT::i32, 0, 
/*42425*/         OPC_EmitInteger, MVT::i32, 0, 
/*42428*/         OPC_EmitInteger, MVT::i32, 0, 
/*42431*/         OPC_EmitInteger, MVT::i32, 0, 
/*42434*/         OPC_EmitInteger, MVT::i32, 0, 
/*42437*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42449*/         OPC_EmitInteger, MVT::i32, 0, 
/*42452*/         OPC_EmitInteger, MVT::i32, 0, 
/*42455*/         OPC_EmitInteger, MVT::i32, 0, 
/*42458*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42470*/         OPC_EmitInteger, MVT::i32, 1, 
/*42473*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42476*/         OPC_EmitInteger, MVT::i32, 0, 
/*42479*/         OPC_EmitInteger, MVT::i32, 0, 
/*42482*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42509*/       0, /*End of Scope*/
/*42510*/     /*SwitchType*/ 11, MVT::i64,// ->42523
/*42512*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42514*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*42523*/     0, // EndSwitchType
/*42524*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRA),// ->42768
/*42528*/     OPC_RecordChild0, // #0 = $src0
/*42529*/     OPC_RecordChild1, // #1 = $src1
/*42530*/     OPC_CheckChild1Type, MVT::i32,
/*42532*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42754
/*42536*/       OPC_Scope, 11, /*->42549*/ // 3 children in Scope
/*42538*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42540*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42549*/       /*Scope*/ 101, /*->42651*/
/*42550*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42552*/         OPC_EmitInteger, MVT::i32, 0, 
/*42555*/         OPC_EmitInteger, MVT::i32, 0, 
/*42558*/         OPC_EmitInteger, MVT::i32, 1, 
/*42561*/         OPC_EmitInteger, MVT::i32, 0, 
/*42564*/         OPC_EmitInteger, MVT::i32, 0, 
/*42567*/         OPC_EmitInteger, MVT::i32, 0, 
/*42570*/         OPC_EmitInteger, MVT::i32, 0, 
/*42573*/         OPC_EmitInteger, MVT::i32, 0, 
/*42576*/         OPC_EmitInteger, MVT::i32, 0, 
/*42579*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42591*/         OPC_EmitInteger, MVT::i32, 0, 
/*42594*/         OPC_EmitInteger, MVT::i32, 0, 
/*42597*/         OPC_EmitInteger, MVT::i32, 0, 
/*42600*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42612*/         OPC_EmitInteger, MVT::i32, 1, 
/*42615*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42618*/         OPC_EmitInteger, MVT::i32, 0, 
/*42621*/         OPC_EmitInteger, MVT::i32, 0, 
/*42624*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42651*/       /*Scope*/ 101, /*->42753*/
/*42652*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42654*/         OPC_EmitInteger, MVT::i32, 0, 
/*42657*/         OPC_EmitInteger, MVT::i32, 0, 
/*42660*/         OPC_EmitInteger, MVT::i32, 1, 
/*42663*/         OPC_EmitInteger, MVT::i32, 0, 
/*42666*/         OPC_EmitInteger, MVT::i32, 0, 
/*42669*/         OPC_EmitInteger, MVT::i32, 0, 
/*42672*/         OPC_EmitInteger, MVT::i32, 0, 
/*42675*/         OPC_EmitInteger, MVT::i32, 0, 
/*42678*/         OPC_EmitInteger, MVT::i32, 0, 
/*42681*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42693*/         OPC_EmitInteger, MVT::i32, 0, 
/*42696*/         OPC_EmitInteger, MVT::i32, 0, 
/*42699*/         OPC_EmitInteger, MVT::i32, 0, 
/*42702*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42714*/         OPC_EmitInteger, MVT::i32, 1, 
/*42717*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42720*/         OPC_EmitInteger, MVT::i32, 0, 
/*42723*/         OPC_EmitInteger, MVT::i32, 0, 
/*42726*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42753*/       0, /*End of Scope*/
/*42754*/     /*SwitchType*/ 11, MVT::i64,// ->42767
/*42756*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42758*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*42767*/     0, // EndSwitchType
/*42768*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MUL),// ->43096
/*42772*/     OPC_RecordChild0, // #0 = $src0
/*42773*/     OPC_RecordChild1, // #1 = $src1
/*42774*/     OPC_CheckType, MVT::i32,
/*42776*/     OPC_Scope, 11, /*->42789*/ // 4 children in Scope
/*42778*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42780*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42789*/     /*Scope*/ 101, /*->42891*/
/*42790*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42792*/       OPC_EmitInteger, MVT::i32, 0, 
/*42795*/       OPC_EmitInteger, MVT::i32, 0, 
/*42798*/       OPC_EmitInteger, MVT::i32, 1, 
/*42801*/       OPC_EmitInteger, MVT::i32, 0, 
/*42804*/       OPC_EmitInteger, MVT::i32, 0, 
/*42807*/       OPC_EmitInteger, MVT::i32, 0, 
/*42810*/       OPC_EmitInteger, MVT::i32, 0, 
/*42813*/       OPC_EmitInteger, MVT::i32, 0, 
/*42816*/       OPC_EmitInteger, MVT::i32, 0, 
/*42819*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42831*/       OPC_EmitInteger, MVT::i32, 0, 
/*42834*/       OPC_EmitInteger, MVT::i32, 0, 
/*42837*/       OPC_EmitInteger, MVT::i32, 0, 
/*42840*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42852*/       OPC_EmitInteger, MVT::i32, 1, 
/*42855*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42858*/       OPC_EmitInteger, MVT::i32, 0, 
/*42861*/       OPC_EmitInteger, MVT::i32, 0, 
/*42864*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42891*/     /*Scope*/ 101, /*->42993*/
/*42892*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*42894*/       OPC_EmitInteger, MVT::i32, 0, 
/*42897*/       OPC_EmitInteger, MVT::i32, 0, 
/*42900*/       OPC_EmitInteger, MVT::i32, 1, 
/*42903*/       OPC_EmitInteger, MVT::i32, 0, 
/*42906*/       OPC_EmitInteger, MVT::i32, 0, 
/*42909*/       OPC_EmitInteger, MVT::i32, 0, 
/*42912*/       OPC_EmitInteger, MVT::i32, 0, 
/*42915*/       OPC_EmitInteger, MVT::i32, 0, 
/*42918*/       OPC_EmitInteger, MVT::i32, 0, 
/*42921*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42933*/       OPC_EmitInteger, MVT::i32, 0, 
/*42936*/       OPC_EmitInteger, MVT::i32, 0, 
/*42939*/       OPC_EmitInteger, MVT::i32, 0, 
/*42942*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42954*/       OPC_EmitInteger, MVT::i32, 1, 
/*42957*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42960*/       OPC_EmitInteger, MVT::i32, 0, 
/*42963*/       OPC_EmitInteger, MVT::i32, 0, 
/*42966*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42993*/     /*Scope*/ 101, /*->43095*/
/*42994*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*42996*/       OPC_EmitInteger, MVT::i32, 0, 
/*42999*/       OPC_EmitInteger, MVT::i32, 0, 
/*43002*/       OPC_EmitInteger, MVT::i32, 1, 
/*43005*/       OPC_EmitInteger, MVT::i32, 0, 
/*43008*/       OPC_EmitInteger, MVT::i32, 0, 
/*43011*/       OPC_EmitInteger, MVT::i32, 0, 
/*43014*/       OPC_EmitInteger, MVT::i32, 0, 
/*43017*/       OPC_EmitInteger, MVT::i32, 0, 
/*43020*/       OPC_EmitInteger, MVT::i32, 0, 
/*43023*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43035*/       OPC_EmitInteger, MVT::i32, 0, 
/*43038*/       OPC_EmitInteger, MVT::i32, 0, 
/*43041*/       OPC_EmitInteger, MVT::i32, 0, 
/*43044*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43056*/       OPC_EmitInteger, MVT::i32, 1, 
/*43059*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43062*/       OPC_EmitInteger, MVT::i32, 0, 
/*43065*/       OPC_EmitInteger, MVT::i32, 0, 
/*43068*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43095*/     0, /*End of Scope*/
/*43096*/   /*SwitchOpcode*/ 82, TARGET_VAL(ISD::Constant),// ->43181
/*43099*/     OPC_RecordNode, // #0 = $imm
/*43100*/     OPC_SwitchType /*3 cases */, 46, MVT::i32,// ->43149
/*43103*/       OPC_Scope, 14, /*->43119*/ // 2 children in Scope
/*43105*/         OPC_CheckPredicate, 99, // Predicate_anonymous_1392
/*43107*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43109*/         OPC_EmitConvertToTarget, 0,
/*43111*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1392>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*43119*/       /*Scope*/ 28, /*->43148*/
/*43120*/         OPC_Scope, 12, /*->43134*/ // 2 children in Scope
/*43122*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43124*/           OPC_EmitConvertToTarget, 0,
/*43126*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*43134*/         /*Scope*/ 12, /*->43147*/
/*43135*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43137*/           OPC_EmitConvertToTarget, 0,
/*43139*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$val - Complexity = 3
                    // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*43147*/         0, /*End of Scope*/
/*43148*/       0, /*End of Scope*/
/*43149*/     /*SwitchType*/ 14, MVT::i64,// ->43165
/*43151*/       OPC_CheckPredicate, 100, // Predicate_anonymous_1398
/*43153*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43155*/       OPC_EmitConvertToTarget, 0,
/*43157*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1398>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1399>>:$imm)
/*43165*/     /*SwitchType*/ 13, MVT::i1,// ->43180
/*43167*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43169*/       OPC_EmitNodeXForm, 5, 0, // as_i64imm
/*43172*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*43180*/     0, // EndSwitchType
/*43181*/   /*SwitchOpcode*/ 32|128,2/*288*/, TARGET_VAL(ISD::BITCAST),// ->43473
/*43185*/     OPC_RecordChild0, // #0 = $src0
/*43186*/     OPC_Scope, 25, /*->43213*/ // 13 children in Scope
/*43188*/       OPC_CheckChild0Type, MVT::f32,
/*43190*/       OPC_CheckType, MVT::i32,
/*43192*/       OPC_Scope, 5, /*->43199*/ // 2 children in Scope
/*43194*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43196*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*43199*/       /*Scope*/ 12, /*->43212*/
/*43200*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43202*/         OPC_Scope, 3, /*->43207*/ // 2 children in Scope
/*43204*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*43207*/         /*Scope*/ 3, /*->43211*/
/*43208*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                    // Dst: VGPR_32:i32:$src0
/*43211*/         0, /*End of Scope*/
/*43212*/       0, /*End of Scope*/
/*43213*/     /*Scope*/ 18, /*->43232*/
/*43214*/       OPC_CheckChild0Type, MVT::f64,
/*43216*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43224
/*43219*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43221*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43224*/       /*SwitchType*/ 5, MVT::v2i32,// ->43231
/*43226*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43228*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43231*/       0, // EndSwitchType
/*43232*/     /*Scope*/ 34, /*->43267*/
/*43233*/       OPC_CheckChild0Type, MVT::v2i32,
/*43235*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->43243
/*43238*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43240*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43243*/       /*SwitchType*/ 5, MVT::f64,// ->43250
/*43245*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43247*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43250*/       /*SwitchType*/ 14, MVT::v2f32,// ->43266
/*43252*/         OPC_Scope, 5, /*->43259*/ // 2 children in Scope
/*43254*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43256*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*43259*/         /*Scope*/ 5, /*->43265*/
/*43260*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43262*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*43265*/         0, /*End of Scope*/
/*43266*/       0, // EndSwitchType
/*43267*/     /*Scope*/ 27, /*->43295*/
/*43268*/       OPC_CheckChild0Type, MVT::v2f32,
/*43270*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43278
/*43273*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43275*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43278*/       /*SwitchType*/ 14, MVT::v2i32,// ->43294
/*43280*/         OPC_Scope, 5, /*->43287*/ // 2 children in Scope
/*43282*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43284*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*43287*/         /*Scope*/ 5, /*->43293*/
/*43288*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43290*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*43293*/         0, /*End of Scope*/
/*43294*/       0, // EndSwitchType
/*43295*/     /*Scope*/ 25, /*->43321*/
/*43296*/       OPC_CheckChild0Type, MVT::i32,
/*43298*/       OPC_CheckType, MVT::f32,
/*43300*/       OPC_Scope, 5, /*->43307*/ // 2 children in Scope
/*43302*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43304*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*43307*/       /*Scope*/ 12, /*->43320*/
/*43308*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43310*/         OPC_Scope, 3, /*->43315*/ // 2 children in Scope
/*43312*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*43315*/         /*Scope*/ 3, /*->43319*/
/*43316*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                    // Dst: VGPR_32:f32:$src0
/*43319*/         0, /*End of Scope*/
/*43320*/       0, /*End of Scope*/
/*43321*/     /*Scope*/ 25, /*->43347*/
/*43322*/       OPC_CheckChild0Type, MVT::i64,
/*43324*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->43332
/*43327*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43329*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43332*/       /*SwitchType*/ 5, MVT::v2i32,// ->43339
/*43334*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43336*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43339*/       /*SwitchType*/ 5, MVT::v2f32,// ->43346
/*43341*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43343*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*43346*/       0, // EndSwitchType
/*43347*/     /*Scope*/ 18, /*->43366*/
/*43348*/       OPC_CheckChild0Type, MVT::v4f32,
/*43350*/       OPC_CheckType, MVT::v4i32,
/*43352*/       OPC_Scope, 5, /*->43359*/ // 2 children in Scope
/*43354*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43356*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4i32:$src0
/*43359*/       /*Scope*/ 5, /*->43365*/
/*43360*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43362*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*43365*/       0, /*End of Scope*/
/*43366*/     /*Scope*/ 16, /*->43383*/
/*43367*/       OPC_CheckChild0Type, MVT::v8f32,
/*43369*/       OPC_CheckType, MVT::v8i32,
/*43371*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43373*/       OPC_Scope, 3, /*->43378*/ // 2 children in Scope
/*43375*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43378*/       /*Scope*/ 3, /*->43382*/
/*43379*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43382*/       0, /*End of Scope*/
/*43383*/     /*Scope*/ 16, /*->43400*/
/*43384*/       OPC_CheckChild0Type, MVT::v32i8,
/*43386*/       OPC_CheckType, MVT::v8i32,
/*43388*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43390*/       OPC_Scope, 3, /*->43395*/ // 2 children in Scope
/*43392*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43395*/       /*Scope*/ 3, /*->43399*/
/*43396*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43399*/       0, /*End of Scope*/
/*43400*/     /*Scope*/ 32, /*->43433*/
/*43401*/       OPC_CheckChild0Type, MVT::v8i32,
/*43403*/       OPC_SwitchType /*2 cases */, 12, MVT::v32i8,// ->43418
/*43406*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43408*/         OPC_Scope, 3, /*->43413*/ // 2 children in Scope
/*43410*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v32i8:$src0
/*43413*/         /*Scope*/ 3, /*->43417*/
/*43414*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v32i8:$src0
/*43417*/         0, /*End of Scope*/
/*43418*/       /*SwitchType*/ 12, MVT::v8f32,// ->43432
/*43420*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43422*/         OPC_Scope, 3, /*->43427*/ // 2 children in Scope
/*43424*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v8f32:$src0
/*43427*/         /*Scope*/ 3, /*->43431*/
/*43428*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v8f32:$src0
/*43431*/         0, /*End of Scope*/
/*43432*/       0, // EndSwitchType
/*43433*/     /*Scope*/ 9, /*->43443*/
/*43434*/       OPC_CheckChild0Type, MVT::v16f32,
/*43436*/       OPC_CheckType, MVT::v16i32,
/*43438*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43440*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*43443*/     /*Scope*/ 18, /*->43462*/
/*43444*/       OPC_CheckChild0Type, MVT::v4i32,
/*43446*/       OPC_CheckType, MVT::v4f32,
/*43448*/       OPC_Scope, 5, /*->43455*/ // 2 children in Scope
/*43450*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43452*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4f32:$src0
/*43455*/       /*Scope*/ 5, /*->43461*/
/*43456*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43458*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*43461*/       0, /*End of Scope*/
/*43462*/     /*Scope*/ 9, /*->43472*/
/*43463*/       OPC_CheckChild0Type, MVT::v16i32,
/*43465*/       OPC_CheckType, MVT::v16f32,
/*43467*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43469*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*43472*/     0, /*End of Scope*/
/*43473*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->43484
/*43476*/     OPC_RecordChild0, // #0 = $addr
/*43477*/     OPC_CheckType, MVT::i32,
/*43479*/     OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43481*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*43484*/   /*SwitchOpcode*/ 20|128,1/*148*/, TARGET_VAL(ISD::AND),// ->43636
/*43488*/     OPC_RecordChild0, // #0 = $src0
/*43489*/     OPC_RecordChild1, // #1 = $src1
/*43490*/     OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->43609
/*43493*/       OPC_Scope, 101, /*->43596*/ // 2 children in Scope
/*43495*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43497*/         OPC_EmitInteger, MVT::i32, 0, 
/*43500*/         OPC_EmitInteger, MVT::i32, 0, 
/*43503*/         OPC_EmitInteger, MVT::i32, 1, 
/*43506*/         OPC_EmitInteger, MVT::i32, 0, 
/*43509*/         OPC_EmitInteger, MVT::i32, 0, 
/*43512*/         OPC_EmitInteger, MVT::i32, 0, 
/*43515*/         OPC_EmitInteger, MVT::i32, 0, 
/*43518*/         OPC_EmitInteger, MVT::i32, 0, 
/*43521*/         OPC_EmitInteger, MVT::i32, 0, 
/*43524*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43536*/         OPC_EmitInteger, MVT::i32, 0, 
/*43539*/         OPC_EmitInteger, MVT::i32, 0, 
/*43542*/         OPC_EmitInteger, MVT::i32, 0, 
/*43545*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43557*/         OPC_EmitInteger, MVT::i32, 1, 
/*43560*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43563*/         OPC_EmitInteger, MVT::i32, 0, 
/*43566*/         OPC_EmitInteger, MVT::i32, 0, 
/*43569*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::AND_INT), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43596*/       /*Scope*/ 11, /*->43608*/
/*43597*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43599*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_AND_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*43608*/       0, /*End of Scope*/
/*43609*/     /*SwitchType*/ 11, MVT::i64,// ->43622
/*43611*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43613*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                // Dst: (S_AND_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*43622*/     /*SwitchType*/ 11, MVT::i1,// ->43635
/*43624*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43626*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                    1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                // Dst: (S_AND_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*43635*/     0, // EndSwitchType
/*43636*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SUB),// ->43759
/*43639*/     OPC_RecordChild0, // #0 = $src0
/*43640*/     OPC_RecordChild1, // #1 = $src1
/*43641*/     OPC_CheckType, MVT::i32,
/*43643*/     OPC_Scope, 101, /*->43746*/ // 2 children in Scope
/*43645*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43647*/       OPC_EmitInteger, MVT::i32, 0, 
/*43650*/       OPC_EmitInteger, MVT::i32, 0, 
/*43653*/       OPC_EmitInteger, MVT::i32, 1, 
/*43656*/       OPC_EmitInteger, MVT::i32, 0, 
/*43659*/       OPC_EmitInteger, MVT::i32, 0, 
/*43662*/       OPC_EmitInteger, MVT::i32, 0, 
/*43665*/       OPC_EmitInteger, MVT::i32, 0, 
/*43668*/       OPC_EmitInteger, MVT::i32, 0, 
/*43671*/       OPC_EmitInteger, MVT::i32, 0, 
/*43674*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43686*/       OPC_EmitInteger, MVT::i32, 0, 
/*43689*/       OPC_EmitInteger, MVT::i32, 0, 
/*43692*/       OPC_EmitInteger, MVT::i32, 0, 
/*43695*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43707*/       OPC_EmitInteger, MVT::i32, 1, 
/*43710*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43713*/       OPC_EmitInteger, MVT::i32, 0, 
/*43716*/       OPC_EmitInteger, MVT::i32, 0, 
/*43719*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUB_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43746*/     /*Scope*/ 11, /*->43758*/
/*43747*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43749*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUB_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*43758*/     0, /*End of Scope*/
/*43759*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::SMAX),// ->43882
/*43762*/     OPC_RecordChild0, // #0 = $src0
/*43763*/     OPC_RecordChild1, // #1 = $src1
/*43764*/     OPC_CheckType, MVT::i32,
/*43766*/     OPC_Scope, 101, /*->43869*/ // 2 children in Scope
/*43768*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43770*/       OPC_EmitInteger, MVT::i32, 0, 
/*43773*/       OPC_EmitInteger, MVT::i32, 0, 
/*43776*/       OPC_EmitInteger, MVT::i32, 1, 
/*43779*/       OPC_EmitInteger, MVT::i32, 0, 
/*43782*/       OPC_EmitInteger, MVT::i32, 0, 
/*43785*/       OPC_EmitInteger, MVT::i32, 0, 
/*43788*/       OPC_EmitInteger, MVT::i32, 0, 
/*43791*/       OPC_EmitInteger, MVT::i32, 0, 
/*43794*/       OPC_EmitInteger, MVT::i32, 0, 
/*43797*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43809*/       OPC_EmitInteger, MVT::i32, 0, 
/*43812*/       OPC_EmitInteger, MVT::i32, 0, 
/*43815*/       OPC_EmitInteger, MVT::i32, 0, 
/*43818*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43830*/       OPC_EmitInteger, MVT::i32, 1, 
/*43833*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43836*/       OPC_EmitInteger, MVT::i32, 0, 
/*43839*/       OPC_EmitInteger, MVT::i32, 0, 
/*43842*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUsmax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43869*/     /*Scope*/ 11, /*->43881*/
/*43870*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43872*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUsmax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*43881*/     0, /*End of Scope*/
/*43882*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::SMIN),// ->44005
/*43885*/     OPC_RecordChild0, // #0 = $src0
/*43886*/     OPC_RecordChild1, // #1 = $src1
/*43887*/     OPC_CheckType, MVT::i32,
/*43889*/     OPC_Scope, 101, /*->43992*/ // 2 children in Scope
/*43891*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43893*/       OPC_EmitInteger, MVT::i32, 0, 
/*43896*/       OPC_EmitInteger, MVT::i32, 0, 
/*43899*/       OPC_EmitInteger, MVT::i32, 1, 
/*43902*/       OPC_EmitInteger, MVT::i32, 0, 
/*43905*/       OPC_EmitInteger, MVT::i32, 0, 
/*43908*/       OPC_EmitInteger, MVT::i32, 0, 
/*43911*/       OPC_EmitInteger, MVT::i32, 0, 
/*43914*/       OPC_EmitInteger, MVT::i32, 0, 
/*43917*/       OPC_EmitInteger, MVT::i32, 0, 
/*43920*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43932*/       OPC_EmitInteger, MVT::i32, 0, 
/*43935*/       OPC_EmitInteger, MVT::i32, 0, 
/*43938*/       OPC_EmitInteger, MVT::i32, 0, 
/*43941*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43953*/       OPC_EmitInteger, MVT::i32, 1, 
/*43956*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43959*/       OPC_EmitInteger, MVT::i32, 0, 
/*43962*/       OPC_EmitInteger, MVT::i32, 0, 
/*43965*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUsmin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43992*/     /*Scope*/ 11, /*->44004*/
/*43993*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43995*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUsmin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*44004*/     0, /*End of Scope*/
/*44005*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::UMAX),// ->44128
/*44008*/     OPC_RecordChild0, // #0 = $src0
/*44009*/     OPC_RecordChild1, // #1 = $src1
/*44010*/     OPC_CheckType, MVT::i32,
/*44012*/     OPC_Scope, 101, /*->44115*/ // 2 children in Scope
/*44014*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44016*/       OPC_EmitInteger, MVT::i32, 0, 
/*44019*/       OPC_EmitInteger, MVT::i32, 0, 
/*44022*/       OPC_EmitInteger, MVT::i32, 1, 
/*44025*/       OPC_EmitInteger, MVT::i32, 0, 
/*44028*/       OPC_EmitInteger, MVT::i32, 0, 
/*44031*/       OPC_EmitInteger, MVT::i32, 0, 
/*44034*/       OPC_EmitInteger, MVT::i32, 0, 
/*44037*/       OPC_EmitInteger, MVT::i32, 0, 
/*44040*/       OPC_EmitInteger, MVT::i32, 0, 
/*44043*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44055*/       OPC_EmitInteger, MVT::i32, 0, 
/*44058*/       OPC_EmitInteger, MVT::i32, 0, 
/*44061*/       OPC_EmitInteger, MVT::i32, 0, 
/*44064*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44076*/       OPC_EmitInteger, MVT::i32, 1, 
/*44079*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44082*/       OPC_EmitInteger, MVT::i32, 0, 
/*44085*/       OPC_EmitInteger, MVT::i32, 0, 
/*44088*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUumax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44115*/     /*Scope*/ 11, /*->44127*/
/*44116*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44118*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUumax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*44127*/     0, /*End of Scope*/
/*44128*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::UMIN),// ->44251
/*44131*/     OPC_RecordChild0, // #0 = $src0
/*44132*/     OPC_RecordChild1, // #1 = $src1
/*44133*/     OPC_CheckType, MVT::i32,
/*44135*/     OPC_Scope, 101, /*->44238*/ // 2 children in Scope
/*44137*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44139*/       OPC_EmitInteger, MVT::i32, 0, 
/*44142*/       OPC_EmitInteger, MVT::i32, 0, 
/*44145*/       OPC_EmitInteger, MVT::i32, 1, 
/*44148*/       OPC_EmitInteger, MVT::i32, 0, 
/*44151*/       OPC_EmitInteger, MVT::i32, 0, 
/*44154*/       OPC_EmitInteger, MVT::i32, 0, 
/*44157*/       OPC_EmitInteger, MVT::i32, 0, 
/*44160*/       OPC_EmitInteger, MVT::i32, 0, 
/*44163*/       OPC_EmitInteger, MVT::i32, 0, 
/*44166*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44178*/       OPC_EmitInteger, MVT::i32, 0, 
/*44181*/       OPC_EmitInteger, MVT::i32, 0, 
/*44184*/       OPC_EmitInteger, MVT::i32, 0, 
/*44187*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44199*/       OPC_EmitInteger, MVT::i32, 1, 
/*44202*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44205*/       OPC_EmitInteger, MVT::i32, 0, 
/*44208*/       OPC_EmitInteger, MVT::i32, 0, 
/*44211*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUumin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44238*/     /*Scope*/ 11, /*->44250*/
/*44239*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44241*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUumin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*44250*/     0, /*End of Scope*/
/*44251*/   /*SwitchOpcode*/ 110|128,2/*366*/, TARGET_VAL(ISD::FP_TO_SINT),// ->44621
/*44255*/     OPC_Scope, 81|128,1/*209*/, /*->44467*/ // 3 children in Scope
/*44258*/       OPC_RecordChild0, // #0 = $src0
/*44259*/       OPC_CheckChild0Type, MVT::f32,
/*44261*/       OPC_CheckType, MVT::i32,
/*44263*/       OPC_Scope, 67, /*->44332*/ // 2 children in Scope
/*44265*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44267*/         OPC_EmitInteger, MVT::i32, 1, 
/*44270*/         OPC_EmitInteger, MVT::i32, 0, 
/*44273*/         OPC_EmitInteger, MVT::i32, 0, 
/*44276*/         OPC_EmitInteger, MVT::i32, 0, 
/*44279*/         OPC_EmitInteger, MVT::i32, 0, 
/*44282*/         OPC_EmitInteger, MVT::i32, 0, 
/*44285*/         OPC_EmitInteger, MVT::i32, 0, 
/*44288*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44300*/         OPC_EmitInteger, MVT::i32, 1, 
/*44303*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44306*/         OPC_EmitInteger, MVT::i32, 0, 
/*44309*/         OPC_EmitInteger, MVT::i32, 0, 
/*44312*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*44332*/       /*Scope*/ 4|128,1/*132*/, /*->44466*/
/*44334*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44336*/         OPC_EmitInteger, MVT::i32, 1, 
/*44339*/         OPC_EmitInteger, MVT::i32, 0, 
/*44342*/         OPC_EmitInteger, MVT::i32, 0, 
/*44345*/         OPC_EmitInteger, MVT::i32, 0, 
/*44348*/         OPC_EmitInteger, MVT::i32, 1, 
/*44351*/         OPC_EmitInteger, MVT::i32, 0, 
/*44354*/         OPC_EmitInteger, MVT::i32, 0, 
/*44357*/         OPC_EmitInteger, MVT::i32, 0, 
/*44360*/         OPC_EmitInteger, MVT::i32, 0, 
/*44363*/         OPC_EmitInteger, MVT::i32, 0, 
/*44366*/         OPC_EmitInteger, MVT::i32, 0, 
/*44369*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44381*/         OPC_EmitInteger, MVT::i32, 1, 
/*44384*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44387*/         OPC_EmitInteger, MVT::i32, 0, 
/*44390*/         OPC_EmitInteger, MVT::i32, 0, 
/*44393*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*44413*/         OPC_EmitInteger, MVT::i32, 0, 
/*44416*/         OPC_EmitInteger, MVT::i32, 0, 
/*44419*/         OPC_EmitInteger, MVT::i32, 0, 
/*44422*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44434*/         OPC_EmitInteger, MVT::i32, 1, 
/*44437*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44440*/         OPC_EmitInteger, MVT::i32, 0, 
/*44443*/         OPC_EmitInteger, MVT::i32, 0, 
/*44446*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*44466*/       0, /*End of Scope*/
/*44467*/     /*Scope*/ 108, /*->44576*/
/*44468*/       OPC_MoveChild, 0,
/*44470*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*44473*/       OPC_Scope, 75, /*->44550*/ // 2 children in Scope
/*44475*/         OPC_MoveChild, 0,
/*44477*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*44480*/         OPC_Scope, 33, /*->44515*/ // 2 children in Scope
/*44482*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44483*/           OPC_MoveChild, 1,
/*44485*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44488*/           OPC_CheckPredicate, 101, // Predicate_FP_HALF
/*44490*/           OPC_MoveParent,
/*44491*/           OPC_MoveParent,
/*44492*/           OPC_CheckType, MVT::f32,
/*44494*/           OPC_MoveParent,
/*44495*/           OPC_CheckPredicate, 102, // Predicate_cvt_rpi_i32_f32
/*44497*/           OPC_CheckType, MVT::i32,
/*44499*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44501*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44504*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44515*/         /*Scope*/ 33, /*->44549*/
/*44516*/           OPC_MoveChild, 0,
/*44518*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44521*/           OPC_CheckPredicate, 101, // Predicate_FP_HALF
/*44523*/           OPC_MoveParent,
/*44524*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44525*/           OPC_MoveParent,
/*44526*/           OPC_CheckType, MVT::f32,
/*44528*/           OPC_MoveParent,
/*44529*/           OPC_CheckPredicate, 102, // Predicate_cvt_rpi_i32_f32
/*44531*/           OPC_CheckType, MVT::i32,
/*44533*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44535*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44538*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44549*/         0, /*End of Scope*/
/*44550*/       /*Scope*/ 24, /*->44575*/
/*44551*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44552*/         OPC_CheckType, MVT::f32,
/*44554*/         OPC_MoveParent,
/*44555*/         OPC_CheckPredicate, 103, // Predicate_cvt_flr_i32_f32
/*44557*/         OPC_CheckType, MVT::i32,
/*44559*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44561*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44564*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44575*/       0, /*End of Scope*/
/*44576*/     /*Scope*/ 43, /*->44620*/
/*44577*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44578*/       OPC_CheckType, MVT::i32,
/*44580*/       OPC_Scope, 18, /*->44600*/ // 2 children in Scope
/*44582*/         OPC_CheckChild0Type, MVT::f64,
/*44584*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44586*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44589*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44600*/       /*Scope*/ 18, /*->44619*/
/*44601*/         OPC_CheckChild0Type, MVT::f32,
/*44603*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44605*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44608*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44619*/       0, /*End of Scope*/
/*44620*/     0, /*End of Scope*/
/*44621*/   /*SwitchOpcode*/ 121|128,1/*249*/, TARGET_VAL(ISD::FP_TO_UINT),// ->44874
/*44625*/     OPC_RecordChild0, // #0 = $src0
/*44626*/     OPC_CheckType, MVT::i32,
/*44628*/     OPC_Scope, 95|128,1/*223*/, /*->44854*/ // 2 children in Scope
/*44631*/       OPC_CheckChild0Type, MVT::f32,
/*44633*/       OPC_Scope, 67, /*->44702*/ // 3 children in Scope
/*44635*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44637*/         OPC_EmitInteger, MVT::i32, 1, 
/*44640*/         OPC_EmitInteger, MVT::i32, 0, 
/*44643*/         OPC_EmitInteger, MVT::i32, 0, 
/*44646*/         OPC_EmitInteger, MVT::i32, 0, 
/*44649*/         OPC_EmitInteger, MVT::i32, 0, 
/*44652*/         OPC_EmitInteger, MVT::i32, 0, 
/*44655*/         OPC_EmitInteger, MVT::i32, 0, 
/*44658*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44670*/         OPC_EmitInteger, MVT::i32, 1, 
/*44673*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44676*/         OPC_EmitInteger, MVT::i32, 0, 
/*44679*/         OPC_EmitInteger, MVT::i32, 0, 
/*44682*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*44702*/       /*Scope*/ 4|128,1/*132*/, /*->44836*/
/*44704*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44706*/         OPC_EmitInteger, MVT::i32, 1, 
/*44709*/         OPC_EmitInteger, MVT::i32, 0, 
/*44712*/         OPC_EmitInteger, MVT::i32, 0, 
/*44715*/         OPC_EmitInteger, MVT::i32, 0, 
/*44718*/         OPC_EmitInteger, MVT::i32, 1, 
/*44721*/         OPC_EmitInteger, MVT::i32, 0, 
/*44724*/         OPC_EmitInteger, MVT::i32, 0, 
/*44727*/         OPC_EmitInteger, MVT::i32, 0, 
/*44730*/         OPC_EmitInteger, MVT::i32, 0, 
/*44733*/         OPC_EmitInteger, MVT::i32, 0, 
/*44736*/         OPC_EmitInteger, MVT::i32, 0, 
/*44739*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44751*/         OPC_EmitInteger, MVT::i32, 1, 
/*44754*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44757*/         OPC_EmitInteger, MVT::i32, 0, 
/*44760*/         OPC_EmitInteger, MVT::i32, 0, 
/*44763*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*44783*/         OPC_EmitInteger, MVT::i32, 0, 
/*44786*/         OPC_EmitInteger, MVT::i32, 0, 
/*44789*/         OPC_EmitInteger, MVT::i32, 0, 
/*44792*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44804*/         OPC_EmitInteger, MVT::i32, 1, 
/*44807*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44810*/         OPC_EmitInteger, MVT::i32, 0, 
/*44813*/         OPC_EmitInteger, MVT::i32, 0, 
/*44816*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*44836*/       /*Scope*/ 16, /*->44853*/
/*44837*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44839*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44842*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44853*/       0, /*End of Scope*/
/*44854*/     /*Scope*/ 18, /*->44873*/
/*44855*/       OPC_CheckChild0Type, MVT::f64,
/*44857*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44859*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44862*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44873*/     0, /*End of Scope*/
/*44874*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHS),// ->45202
/*44878*/     OPC_RecordChild0, // #0 = $src0
/*44879*/     OPC_RecordChild1, // #1 = $src1
/*44880*/     OPC_CheckType, MVT::i32,
/*44882*/     OPC_Scope, 101, /*->44985*/ // 4 children in Scope
/*44884*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44886*/       OPC_EmitInteger, MVT::i32, 0, 
/*44889*/       OPC_EmitInteger, MVT::i32, 0, 
/*44892*/       OPC_EmitInteger, MVT::i32, 1, 
/*44895*/       OPC_EmitInteger, MVT::i32, 0, 
/*44898*/       OPC_EmitInteger, MVT::i32, 0, 
/*44901*/       OPC_EmitInteger, MVT::i32, 0, 
/*44904*/       OPC_EmitInteger, MVT::i32, 0, 
/*44907*/       OPC_EmitInteger, MVT::i32, 0, 
/*44910*/       OPC_EmitInteger, MVT::i32, 0, 
/*44913*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44925*/       OPC_EmitInteger, MVT::i32, 0, 
/*44928*/       OPC_EmitInteger, MVT::i32, 0, 
/*44931*/       OPC_EmitInteger, MVT::i32, 0, 
/*44934*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44946*/       OPC_EmitInteger, MVT::i32, 1, 
/*44949*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44952*/       OPC_EmitInteger, MVT::i32, 0, 
/*44955*/       OPC_EmitInteger, MVT::i32, 0, 
/*44958*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44985*/     /*Scope*/ 101, /*->45087*/
/*44986*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*44988*/       OPC_EmitInteger, MVT::i32, 0, 
/*44991*/       OPC_EmitInteger, MVT::i32, 0, 
/*44994*/       OPC_EmitInteger, MVT::i32, 1, 
/*44997*/       OPC_EmitInteger, MVT::i32, 0, 
/*45000*/       OPC_EmitInteger, MVT::i32, 0, 
/*45003*/       OPC_EmitInteger, MVT::i32, 0, 
/*45006*/       OPC_EmitInteger, MVT::i32, 0, 
/*45009*/       OPC_EmitInteger, MVT::i32, 0, 
/*45012*/       OPC_EmitInteger, MVT::i32, 0, 
/*45015*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45027*/       OPC_EmitInteger, MVT::i32, 0, 
/*45030*/       OPC_EmitInteger, MVT::i32, 0, 
/*45033*/       OPC_EmitInteger, MVT::i32, 0, 
/*45036*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45048*/       OPC_EmitInteger, MVT::i32, 1, 
/*45051*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45054*/       OPC_EmitInteger, MVT::i32, 0, 
/*45057*/       OPC_EmitInteger, MVT::i32, 0, 
/*45060*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45087*/     /*Scope*/ 101, /*->45189*/
/*45088*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*45090*/       OPC_EmitInteger, MVT::i32, 0, 
/*45093*/       OPC_EmitInteger, MVT::i32, 0, 
/*45096*/       OPC_EmitInteger, MVT::i32, 1, 
/*45099*/       OPC_EmitInteger, MVT::i32, 0, 
/*45102*/       OPC_EmitInteger, MVT::i32, 0, 
/*45105*/       OPC_EmitInteger, MVT::i32, 0, 
/*45108*/       OPC_EmitInteger, MVT::i32, 0, 
/*45111*/       OPC_EmitInteger, MVT::i32, 0, 
/*45114*/       OPC_EmitInteger, MVT::i32, 0, 
/*45117*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45129*/       OPC_EmitInteger, MVT::i32, 0, 
/*45132*/       OPC_EmitInteger, MVT::i32, 0, 
/*45135*/       OPC_EmitInteger, MVT::i32, 0, 
/*45138*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45150*/       OPC_EmitInteger, MVT::i32, 1, 
/*45153*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45156*/       OPC_EmitInteger, MVT::i32, 0, 
/*45159*/       OPC_EmitInteger, MVT::i32, 0, 
/*45162*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45189*/     /*Scope*/ 11, /*->45201*/
/*45190*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45192*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_I32:i32 ?:i32:$src0, ?:i32:$src1)
/*45201*/     0, /*End of Scope*/
/*45202*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHU),// ->45530
/*45206*/     OPC_RecordChild0, // #0 = $src0
/*45207*/     OPC_RecordChild1, // #1 = $src1
/*45208*/     OPC_CheckType, MVT::i32,
/*45210*/     OPC_Scope, 101, /*->45313*/ // 4 children in Scope
/*45212*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45214*/       OPC_EmitInteger, MVT::i32, 0, 
/*45217*/       OPC_EmitInteger, MVT::i32, 0, 
/*45220*/       OPC_EmitInteger, MVT::i32, 1, 
/*45223*/       OPC_EmitInteger, MVT::i32, 0, 
/*45226*/       OPC_EmitInteger, MVT::i32, 0, 
/*45229*/       OPC_EmitInteger, MVT::i32, 0, 
/*45232*/       OPC_EmitInteger, MVT::i32, 0, 
/*45235*/       OPC_EmitInteger, MVT::i32, 0, 
/*45238*/       OPC_EmitInteger, MVT::i32, 0, 
/*45241*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45253*/       OPC_EmitInteger, MVT::i32, 0, 
/*45256*/       OPC_EmitInteger, MVT::i32, 0, 
/*45259*/       OPC_EmitInteger, MVT::i32, 0, 
/*45262*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45274*/       OPC_EmitInteger, MVT::i32, 1, 
/*45277*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45280*/       OPC_EmitInteger, MVT::i32, 0, 
/*45283*/       OPC_EmitInteger, MVT::i32, 0, 
/*45286*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45313*/     /*Scope*/ 101, /*->45415*/
/*45314*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45316*/       OPC_EmitInteger, MVT::i32, 0, 
/*45319*/       OPC_EmitInteger, MVT::i32, 0, 
/*45322*/       OPC_EmitInteger, MVT::i32, 1, 
/*45325*/       OPC_EmitInteger, MVT::i32, 0, 
/*45328*/       OPC_EmitInteger, MVT::i32, 0, 
/*45331*/       OPC_EmitInteger, MVT::i32, 0, 
/*45334*/       OPC_EmitInteger, MVT::i32, 0, 
/*45337*/       OPC_EmitInteger, MVT::i32, 0, 
/*45340*/       OPC_EmitInteger, MVT::i32, 0, 
/*45343*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45355*/       OPC_EmitInteger, MVT::i32, 0, 
/*45358*/       OPC_EmitInteger, MVT::i32, 0, 
/*45361*/       OPC_EmitInteger, MVT::i32, 0, 
/*45364*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45376*/       OPC_EmitInteger, MVT::i32, 1, 
/*45379*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45382*/       OPC_EmitInteger, MVT::i32, 0, 
/*45385*/       OPC_EmitInteger, MVT::i32, 0, 
/*45388*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45415*/     /*Scope*/ 101, /*->45517*/
/*45416*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*45418*/       OPC_EmitInteger, MVT::i32, 0, 
/*45421*/       OPC_EmitInteger, MVT::i32, 0, 
/*45424*/       OPC_EmitInteger, MVT::i32, 1, 
/*45427*/       OPC_EmitInteger, MVT::i32, 0, 
/*45430*/       OPC_EmitInteger, MVT::i32, 0, 
/*45433*/       OPC_EmitInteger, MVT::i32, 0, 
/*45436*/       OPC_EmitInteger, MVT::i32, 0, 
/*45439*/       OPC_EmitInteger, MVT::i32, 0, 
/*45442*/       OPC_EmitInteger, MVT::i32, 0, 
/*45445*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45457*/       OPC_EmitInteger, MVT::i32, 0, 
/*45460*/       OPC_EmitInteger, MVT::i32, 0, 
/*45463*/       OPC_EmitInteger, MVT::i32, 0, 
/*45466*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45478*/       OPC_EmitInteger, MVT::i32, 1, 
/*45481*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45484*/       OPC_EmitInteger, MVT::i32, 0, 
/*45487*/       OPC_EmitInteger, MVT::i32, 0, 
/*45490*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45517*/     /*Scope*/ 11, /*->45529*/
/*45518*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45520*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*45529*/     0, /*End of Scope*/
/*45530*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(AMDGPUISD::URECIP),// ->46031
/*45534*/     OPC_RecordChild0, // #0 = $src0
/*45535*/     OPC_CheckType, MVT::i32,
/*45537*/     OPC_Scope, 67, /*->45606*/ // 4 children in Scope
/*45539*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45541*/       OPC_EmitInteger, MVT::i32, 1, 
/*45544*/       OPC_EmitInteger, MVT::i32, 0, 
/*45547*/       OPC_EmitInteger, MVT::i32, 0, 
/*45550*/       OPC_EmitInteger, MVT::i32, 0, 
/*45553*/       OPC_EmitInteger, MVT::i32, 0, 
/*45556*/       OPC_EmitInteger, MVT::i32, 0, 
/*45559*/       OPC_EmitInteger, MVT::i32, 0, 
/*45562*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45574*/       OPC_EmitInteger, MVT::i32, 1, 
/*45577*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45580*/       OPC_EmitInteger, MVT::i32, 0, 
/*45583*/       OPC_EmitInteger, MVT::i32, 0, 
/*45586*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*45606*/     /*Scope*/ 67, /*->45674*/
/*45607*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45609*/       OPC_EmitInteger, MVT::i32, 1, 
/*45612*/       OPC_EmitInteger, MVT::i32, 0, 
/*45615*/       OPC_EmitInteger, MVT::i32, 0, 
/*45618*/       OPC_EmitInteger, MVT::i32, 0, 
/*45621*/       OPC_EmitInteger, MVT::i32, 0, 
/*45624*/       OPC_EmitInteger, MVT::i32, 0, 
/*45627*/       OPC_EmitInteger, MVT::i32, 0, 
/*45630*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45642*/       OPC_EmitInteger, MVT::i32, 1, 
/*45645*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45648*/       OPC_EmitInteger, MVT::i32, 0, 
/*45651*/       OPC_EmitInteger, MVT::i32, 0, 
/*45654*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*45674*/     /*Scope*/ 42, /*->45717*/
/*45675*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45677*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*45684*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*45692*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*45700*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*45709*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i32 1333788672:i32, (V_RCP_IFLAG_F32_e32:i32 (V_CVT_F32_U32_e32:i32 ?:i32:$src0))))
/*45717*/     /*Scope*/ 55|128,2/*311*/, /*->46030*/
/*45719*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*45721*/       OPC_EmitInteger, MVT::i32, 1, 
/*45724*/       OPC_EmitInteger, MVT::i32, 0, 
/*45727*/       OPC_EmitInteger, MVT::i32, 0, 
/*45730*/       OPC_EmitInteger, MVT::i32, 0, 
/*45733*/       OPC_EmitInteger, MVT::i32, 0, 
/*45736*/       OPC_EmitInteger, MVT::i32, 0, 
/*45739*/       OPC_EmitInteger, MVT::i32, 1, 
/*45742*/       OPC_EmitInteger, MVT::i32, 0, 
/*45745*/       OPC_EmitInteger, MVT::i32, 0, 
/*45748*/       OPC_EmitInteger, MVT::i32, 0, 
/*45751*/       OPC_EmitInteger, MVT::i32, 1, 
/*45754*/       OPC_EmitInteger, MVT::i32, 0, 
/*45757*/       OPC_EmitInteger, MVT::i32, 0, 
/*45760*/       OPC_EmitInteger, MVT::i32, 0, 
/*45763*/       OPC_EmitInteger, MVT::i32, 1, 
/*45766*/       OPC_EmitInteger, MVT::i32, 0, 
/*45769*/       OPC_EmitInteger, MVT::i32, 0, 
/*45772*/       OPC_EmitInteger, MVT::i32, 0, 
/*45775*/       OPC_EmitInteger, MVT::i32, 0, 
/*45778*/       OPC_EmitInteger, MVT::i32, 0, 
/*45781*/       OPC_EmitInteger, MVT::i32, 0, 
/*45784*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45796*/       OPC_EmitInteger, MVT::i32, 1, 
/*45799*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45802*/       OPC_EmitInteger, MVT::i32, 0, 
/*45805*/       OPC_EmitInteger, MVT::i32, 0, 
/*45808*/       OPC_EmitNode, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*45828*/       OPC_EmitInteger, MVT::i32, 0, 
/*45831*/       OPC_EmitInteger, MVT::i32, 0, 
/*45834*/       OPC_EmitInteger, MVT::i32, 0, 
/*45837*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45849*/       OPC_EmitInteger, MVT::i32, 1, 
/*45852*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45855*/       OPC_EmitInteger, MVT::i32, 0, 
/*45858*/       OPC_EmitInteger, MVT::i32, 0, 
/*45861*/       OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*45881*/       OPC_EmitInteger, MVT::i32, 0, 
/*45884*/       OPC_EmitInteger, MVT::i32, 0, 
/*45887*/       OPC_EmitInteger, MVT::i32, 0, 
/*45890*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45902*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*45909*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*45917*/       OPC_EmitInteger, MVT::i32, 0, 
/*45920*/       OPC_EmitInteger, MVT::i32, 0, 
/*45923*/       OPC_EmitInteger, MVT::i32, 0, 
/*45926*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45938*/       OPC_EmitInteger, MVT::i32, 1, 
/*45941*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45944*/       OPC_EmitInteger, MVT::i32, 0, 
/*45947*/       OPC_EmitInteger, MVT::i32, 0, 
/*45950*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*45977*/       OPC_EmitInteger, MVT::i32, 0, 
/*45980*/       OPC_EmitInteger, MVT::i32, 0, 
/*45983*/       OPC_EmitInteger, MVT::i32, 0, 
/*45986*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45998*/       OPC_EmitInteger, MVT::i32, 1, 
/*46001*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46004*/       OPC_EmitInteger, MVT::i32, 0, 
/*46007*/       OPC_EmitInteger, MVT::i32, 0, 
/*46010*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*46030*/     0, /*End of Scope*/
/*46031*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->46359
/*46035*/     OPC_RecordChild0, // #0 = $src0
/*46036*/     OPC_RecordChild1, // #1 = $src1
/*46037*/     OPC_CheckType, MVT::i32,
/*46039*/     OPC_Scope, 101, /*->46142*/ // 4 children in Scope
/*46041*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*46043*/       OPC_EmitInteger, MVT::i32, 0, 
/*46046*/       OPC_EmitInteger, MVT::i32, 0, 
/*46049*/       OPC_EmitInteger, MVT::i32, 1, 
/*46052*/       OPC_EmitInteger, MVT::i32, 0, 
/*46055*/       OPC_EmitInteger, MVT::i32, 0, 
/*46058*/       OPC_EmitInteger, MVT::i32, 0, 
/*46061*/       OPC_EmitInteger, MVT::i32, 0, 
/*46064*/       OPC_EmitInteger, MVT::i32, 0, 
/*46067*/       OPC_EmitInteger, MVT::i32, 0, 
/*46070*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46082*/       OPC_EmitInteger, MVT::i32, 0, 
/*46085*/       OPC_EmitInteger, MVT::i32, 0, 
/*46088*/       OPC_EmitInteger, MVT::i32, 0, 
/*46091*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46103*/       OPC_EmitInteger, MVT::i32, 1, 
/*46106*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46109*/       OPC_EmitInteger, MVT::i32, 0, 
/*46112*/       OPC_EmitInteger, MVT::i32, 0, 
/*46115*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*46142*/     /*Scope*/ 101, /*->46244*/
/*46143*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*46145*/       OPC_EmitInteger, MVT::i32, 0, 
/*46148*/       OPC_EmitInteger, MVT::i32, 0, 
/*46151*/       OPC_EmitInteger, MVT::i32, 1, 
/*46154*/       OPC_EmitInteger, MVT::i32, 0, 
/*46157*/       OPC_EmitInteger, MVT::i32, 0, 
/*46160*/       OPC_EmitInteger, MVT::i32, 0, 
/*46163*/       OPC_EmitInteger, MVT::i32, 0, 
/*46166*/       OPC_EmitInteger, MVT::i32, 0, 
/*46169*/       OPC_EmitInteger, MVT::i32, 0, 
/*46172*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46184*/       OPC_EmitInteger, MVT::i32, 0, 
/*46187*/       OPC_EmitInteger, MVT::i32, 0, 
/*46190*/       OPC_EmitInteger, MVT::i32, 0, 
/*46193*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46205*/       OPC_EmitInteger, MVT::i32, 1, 
/*46208*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46211*/       OPC_EmitInteger, MVT::i32, 0, 
/*46214*/       OPC_EmitInteger, MVT::i32, 0, 
/*46217*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1)
/*46244*/     /*Scope*/ 101, /*->46346*/
/*46245*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*46247*/       OPC_EmitInteger, MVT::i32, 0, 
/*46250*/       OPC_EmitInteger, MVT::i32, 0, 
/*46253*/       OPC_EmitInteger, MVT::i32, 1, 
/*46256*/       OPC_EmitInteger, MVT::i32, 0, 
/*46259*/       OPC_EmitInteger, MVT::i32, 0, 
/*46262*/       OPC_EmitInteger, MVT::i32, 0, 
/*46265*/       OPC_EmitInteger, MVT::i32, 0, 
/*46268*/       OPC_EmitInteger, MVT::i32, 0, 
/*46271*/       OPC_EmitInteger, MVT::i32, 0, 
/*46274*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46286*/       OPC_EmitInteger, MVT::i32, 0, 
/*46289*/       OPC_EmitInteger, MVT::i32, 0, 
/*46292*/       OPC_EmitInteger, MVT::i32, 0, 
/*46295*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46307*/       OPC_EmitInteger, MVT::i32, 1, 
/*46310*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46313*/       OPC_EmitInteger, MVT::i32, 0, 
/*46316*/       OPC_EmitInteger, MVT::i32, 0, 
/*46319*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*46346*/     /*Scope*/ 11, /*->46358*/
/*46347*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46349*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*46358*/     0, /*End of Scope*/
/*46359*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->46687
/*46363*/     OPC_RecordChild0, // #0 = $src0
/*46364*/     OPC_RecordChild1, // #1 = $src1
/*46365*/     OPC_CheckType, MVT::i32,
/*46367*/     OPC_Scope, 101, /*->46470*/ // 4 children in Scope
/*46369*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*46371*/       OPC_EmitInteger, MVT::i32, 0, 
/*46374*/       OPC_EmitInteger, MVT::i32, 0, 
/*46377*/       OPC_EmitInteger, MVT::i32, 1, 
/*46380*/       OPC_EmitInteger, MVT::i32, 0, 
/*46383*/       OPC_EmitInteger, MVT::i32, 0, 
/*46386*/       OPC_EmitInteger, MVT::i32, 0, 
/*46389*/       OPC_EmitInteger, MVT::i32, 0, 
/*46392*/       OPC_EmitInteger, MVT::i32, 0, 
/*46395*/       OPC_EmitInteger, MVT::i32, 0, 
/*46398*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46410*/       OPC_EmitInteger, MVT::i32, 0, 
/*46413*/       OPC_EmitInteger, MVT::i32, 0, 
/*46416*/       OPC_EmitInteger, MVT::i32, 0, 
/*46419*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46431*/       OPC_EmitInteger, MVT::i32, 1, 
/*46434*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46437*/       OPC_EmitInteger, MVT::i32, 0, 
/*46440*/       OPC_EmitInteger, MVT::i32, 0, 
/*46443*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*46470*/     /*Scope*/ 101, /*->46572*/
/*46471*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46473*/       OPC_EmitInteger, MVT::i32, 0, 
/*46476*/       OPC_EmitInteger, MVT::i32, 0, 
/*46479*/       OPC_EmitInteger, MVT::i32, 1, 
/*46482*/       OPC_EmitInteger, MVT::i32, 0, 
/*46485*/       OPC_EmitInteger, MVT::i32, 0, 
/*46488*/       OPC_EmitInteger, MVT::i32, 0, 
/*46491*/       OPC_EmitInteger, MVT::i32, 0, 
/*46494*/       OPC_EmitInteger, MVT::i32, 0, 
/*46497*/       OPC_EmitInteger, MVT::i32, 0, 
/*46500*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46512*/       OPC_EmitInteger, MVT::i32, 0, 
/*46515*/       OPC_EmitInteger, MVT::i32, 0, 
/*46518*/       OPC_EmitInteger, MVT::i32, 0, 
/*46521*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46533*/       OPC_EmitInteger, MVT::i32, 1, 
/*46536*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46539*/       OPC_EmitInteger, MVT::i32, 0, 
/*46542*/       OPC_EmitInteger, MVT::i32, 0, 
/*46545*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*46572*/     /*Scope*/ 101, /*->46674*/
/*46573*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*46575*/       OPC_EmitInteger, MVT::i32, 0, 
/*46578*/       OPC_EmitInteger, MVT::i32, 0, 
/*46581*/       OPC_EmitInteger, MVT::i32, 1, 
/*46584*/       OPC_EmitInteger, MVT::i32, 0, 
/*46587*/       OPC_EmitInteger, MVT::i32, 0, 
/*46590*/       OPC_EmitInteger, MVT::i32, 0, 
/*46593*/       OPC_EmitInteger, MVT::i32, 0, 
/*46596*/       OPC_EmitInteger, MVT::i32, 0, 
/*46599*/       OPC_EmitInteger, MVT::i32, 0, 
/*46602*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46614*/       OPC_EmitInteger, MVT::i32, 0, 
/*46617*/       OPC_EmitInteger, MVT::i32, 0, 
/*46620*/       OPC_EmitInteger, MVT::i32, 0, 
/*46623*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46635*/       OPC_EmitInteger, MVT::i32, 1, 
/*46638*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46641*/       OPC_EmitInteger, MVT::i32, 0, 
/*46644*/       OPC_EmitInteger, MVT::i32, 0, 
/*46647*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1)
/*46674*/     /*Scope*/ 11, /*->46686*/
/*46675*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46677*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*46686*/     0, /*End of Scope*/
/*46687*/   /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::BFE_U32),// ->46812
/*46690*/     OPC_RecordChild0, // #0 = $src0
/*46691*/     OPC_RecordChild1, // #1 = $src1
/*46692*/     OPC_RecordChild2, // #2 = $src2
/*46693*/     OPC_CheckChild2Type, MVT::i32,
/*46695*/     OPC_CheckType, MVT::i32,
/*46697*/     OPC_Scope, 99, /*->46798*/ // 2 children in Scope
/*46699*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46701*/       OPC_EmitInteger, MVT::i32, 0, 
/*46704*/       OPC_EmitInteger, MVT::i32, 0, 
/*46707*/       OPC_EmitInteger, MVT::i32, 0, 
/*46710*/       OPC_EmitInteger, MVT::i32, 0, 
/*46713*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46725*/       OPC_EmitInteger, MVT::i32, 0, 
/*46728*/       OPC_EmitInteger, MVT::i32, 0, 
/*46731*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46743*/       OPC_EmitInteger, MVT::i32, 0, 
/*46746*/       OPC_EmitInteger, MVT::i32, 0, 
/*46749*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46761*/       OPC_EmitInteger, MVT::i32, 1, 
/*46764*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46767*/       OPC_EmitInteger, MVT::i32, 0, 
/*46770*/       OPC_EmitInteger, MVT::i32, 0, 
/*46773*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46798*/     /*Scope*/ 12, /*->46811*/
/*46799*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46801*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46811*/     0, /*End of Scope*/
/*46812*/   /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::BFE_I32),// ->46937
/*46815*/     OPC_RecordChild0, // #0 = $src0
/*46816*/     OPC_RecordChild1, // #1 = $src1
/*46817*/     OPC_RecordChild2, // #2 = $src2
/*46818*/     OPC_CheckChild2Type, MVT::i32,
/*46820*/     OPC_CheckType, MVT::i32,
/*46822*/     OPC_Scope, 99, /*->46923*/ // 2 children in Scope
/*46824*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46826*/       OPC_EmitInteger, MVT::i32, 0, 
/*46829*/       OPC_EmitInteger, MVT::i32, 0, 
/*46832*/       OPC_EmitInteger, MVT::i32, 0, 
/*46835*/       OPC_EmitInteger, MVT::i32, 0, 
/*46838*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46850*/       OPC_EmitInteger, MVT::i32, 0, 
/*46853*/       OPC_EmitInteger, MVT::i32, 0, 
/*46856*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46868*/       OPC_EmitInteger, MVT::i32, 0, 
/*46871*/       OPC_EmitInteger, MVT::i32, 0, 
/*46874*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46886*/       OPC_EmitInteger, MVT::i32, 1, 
/*46889*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46892*/       OPC_EmitInteger, MVT::i32, 0, 
/*46895*/       OPC_EmitInteger, MVT::i32, 0, 
/*46898*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46923*/     /*Scope*/ 12, /*->46936*/
/*46924*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46926*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46936*/     0, /*End of Scope*/
/*46937*/   /*SwitchOpcode*/ 122, TARGET_VAL(AMDGPUISD::BFI),// ->47062
/*46940*/     OPC_RecordChild0, // #0 = $src0
/*46941*/     OPC_RecordChild1, // #1 = $src1
/*46942*/     OPC_RecordChild2, // #2 = $src2
/*46943*/     OPC_CheckChild2Type, MVT::i32,
/*46945*/     OPC_CheckType, MVT::i32,
/*46947*/     OPC_Scope, 99, /*->47048*/ // 2 children in Scope
/*46949*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46951*/       OPC_EmitInteger, MVT::i32, 0, 
/*46954*/       OPC_EmitInteger, MVT::i32, 0, 
/*46957*/       OPC_EmitInteger, MVT::i32, 0, 
/*46960*/       OPC_EmitInteger, MVT::i32, 0, 
/*46963*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46975*/       OPC_EmitInteger, MVT::i32, 0, 
/*46978*/       OPC_EmitInteger, MVT::i32, 0, 
/*46981*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46993*/       OPC_EmitInteger, MVT::i32, 0, 
/*46996*/       OPC_EmitInteger, MVT::i32, 0, 
/*46999*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47011*/       OPC_EmitInteger, MVT::i32, 1, 
/*47014*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47017*/       OPC_EmitInteger, MVT::i32, 0, 
/*47020*/       OPC_EmitInteger, MVT::i32, 0, 
/*47023*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47048*/     /*Scope*/ 12, /*->47061*/
/*47049*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47051*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47061*/     0, /*End of Scope*/
/*47062*/   /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->47552
/*47066*/     OPC_RecordChild0, // #0 = $src
/*47067*/     OPC_MoveChild, 1,
/*47069*/     OPC_Scope, 22|128,1/*150*/, /*->47222*/ // 4 children in Scope
/*47072*/       OPC_CheckValueType, MVT::i1,
/*47074*/       OPC_MoveParent,
/*47075*/       OPC_SwitchType /*2 cases */, 125, MVT::i32,// ->47203
/*47078*/         OPC_Scope, 105, /*->47185*/ // 2 children in Scope
/*47080*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47082*/           OPC_EmitInteger, MVT::i32, 0, 
/*47085*/           OPC_EmitInteger, MVT::i32, 0, 
/*47088*/           OPC_EmitInteger, MVT::i32, 0, 
/*47091*/           OPC_EmitInteger, MVT::i32, 0, 
/*47094*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47106*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47109*/           OPC_EmitInteger, MVT::i32, 0, 
/*47112*/           OPC_EmitInteger, MVT::i32, 0, 
/*47115*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47127*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*47130*/           OPC_EmitInteger, MVT::i32, 0, 
/*47133*/           OPC_EmitInteger, MVT::i32, 0, 
/*47136*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47148*/           OPC_EmitInteger, MVT::i32, 1, 
/*47151*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47154*/           OPC_EmitInteger, MVT::i32, 0, 
/*47157*/           OPC_EmitInteger, MVT::i32, 0, 
/*47160*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*47185*/         /*Scope*/ 16, /*->47202*/
/*47186*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47188*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*47193*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32 i32:i32:$src, 65536:i32)
/*47202*/         0, /*End of Scope*/
/*47203*/       /*SwitchType*/ 16, MVT::i64,// ->47221
/*47205*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47207*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*47212*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 65536:i32)
/*47221*/       0, // EndSwitchType
/*47222*/     /*Scope*/ 24|128,1/*152*/, /*->47376*/
/*47224*/       OPC_CheckValueType, MVT::i8,
/*47226*/       OPC_MoveParent,
/*47227*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->47357
/*47230*/         OPC_Scope, 10, /*->47242*/ // 2 children in Scope
/*47232*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47234*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*47242*/         /*Scope*/ 113, /*->47356*/
/*47243*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47245*/           OPC_EmitInteger, MVT::i32, 0, 
/*47248*/           OPC_EmitInteger, MVT::i32, 0, 
/*47251*/           OPC_EmitInteger, MVT::i32, 0, 
/*47254*/           OPC_EmitInteger, MVT::i32, 0, 
/*47257*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47269*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47272*/           OPC_EmitInteger, MVT::i32, 0, 
/*47275*/           OPC_EmitInteger, MVT::i32, 0, 
/*47278*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47290*/           OPC_EmitInteger, MVT::i32, 8, 
/*47293*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*47301*/           OPC_EmitInteger, MVT::i32, 0, 
/*47304*/           OPC_EmitInteger, MVT::i32, 0, 
/*47307*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47319*/           OPC_EmitInteger, MVT::i32, 1, 
/*47322*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47325*/           OPC_EmitInteger, MVT::i32, 0, 
/*47328*/           OPC_EmitInteger, MVT::i32, 0, 
/*47331*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*47356*/         0, /*End of Scope*/
/*47357*/       /*SwitchType*/ 16, MVT::i64,// ->47375
/*47359*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47361*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*47366*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 524288:i32)
/*47375*/       0, // EndSwitchType
/*47376*/     /*Scope*/ 24|128,1/*152*/, /*->47530*/
/*47378*/       OPC_CheckValueType, MVT::i16,
/*47380*/       OPC_MoveParent,
/*47381*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->47511
/*47384*/         OPC_Scope, 10, /*->47396*/ // 2 children in Scope
/*47386*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47388*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*47396*/         /*Scope*/ 113, /*->47510*/
/*47397*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47399*/           OPC_EmitInteger, MVT::i32, 0, 
/*47402*/           OPC_EmitInteger, MVT::i32, 0, 
/*47405*/           OPC_EmitInteger, MVT::i32, 0, 
/*47408*/           OPC_EmitInteger, MVT::i32, 0, 
/*47411*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47423*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47426*/           OPC_EmitInteger, MVT::i32, 0, 
/*47429*/           OPC_EmitInteger, MVT::i32, 0, 
/*47432*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47444*/           OPC_EmitInteger, MVT::i32, 16, 
/*47447*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*47455*/           OPC_EmitInteger, MVT::i32, 0, 
/*47458*/           OPC_EmitInteger, MVT::i32, 0, 
/*47461*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47473*/           OPC_EmitInteger, MVT::i32, 1, 
/*47476*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47479*/           OPC_EmitInteger, MVT::i32, 0, 
/*47482*/           OPC_EmitInteger, MVT::i32, 0, 
/*47485*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*47510*/         0, /*End of Scope*/
/*47511*/       /*SwitchType*/ 16, MVT::i64,// ->47529
/*47513*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47515*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*47520*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 1048576:i32)
/*47529*/       0, // EndSwitchType
/*47530*/     /*Scope*/ 20, /*->47551*/
/*47531*/       OPC_CheckValueType, MVT::i32,
/*47533*/       OPC_MoveParent,
/*47534*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47536*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*47542*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64 i64:i64:$src, 2097152:i32)
/*47551*/     0, /*End of Scope*/
/*47552*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFM),// ->47675
/*47555*/     OPC_RecordChild0, // #0 = $src0
/*47556*/     OPC_RecordChild1, // #1 = $src1
/*47557*/     OPC_CheckType, MVT::i32,
/*47559*/     OPC_Scope, 101, /*->47662*/ // 2 children in Scope
/*47561*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47563*/       OPC_EmitInteger, MVT::i32, 0, 
/*47566*/       OPC_EmitInteger, MVT::i32, 0, 
/*47569*/       OPC_EmitInteger, MVT::i32, 1, 
/*47572*/       OPC_EmitInteger, MVT::i32, 0, 
/*47575*/       OPC_EmitInteger, MVT::i32, 0, 
/*47578*/       OPC_EmitInteger, MVT::i32, 0, 
/*47581*/       OPC_EmitInteger, MVT::i32, 0, 
/*47584*/       OPC_EmitInteger, MVT::i32, 0, 
/*47587*/       OPC_EmitInteger, MVT::i32, 0, 
/*47590*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47602*/       OPC_EmitInteger, MVT::i32, 0, 
/*47605*/       OPC_EmitInteger, MVT::i32, 0, 
/*47608*/       OPC_EmitInteger, MVT::i32, 0, 
/*47611*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47623*/       OPC_EmitInteger, MVT::i32, 1, 
/*47626*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47629*/       OPC_EmitInteger, MVT::i32, 0, 
/*47632*/       OPC_EmitInteger, MVT::i32, 0, 
/*47635*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*47662*/     /*Scope*/ 11, /*->47674*/
/*47663*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47665*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFM_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_BFM_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*47674*/     0, /*End of Scope*/
/*47675*/   /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::MAD_U24),// ->48205
/*47679*/     OPC_RecordChild0, // #0 = $src0
/*47680*/     OPC_RecordChild1, // #1 = $src1
/*47681*/     OPC_RecordChild2, // #2 = $src2
/*47682*/     OPC_CheckChild2Type, MVT::i32,
/*47684*/     OPC_CheckType, MVT::i32,
/*47686*/     OPC_Scope, 99, /*->47787*/ // 4 children in Scope
/*47688*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47690*/       OPC_EmitInteger, MVT::i32, 0, 
/*47693*/       OPC_EmitInteger, MVT::i32, 0, 
/*47696*/       OPC_EmitInteger, MVT::i32, 0, 
/*47699*/       OPC_EmitInteger, MVT::i32, 0, 
/*47702*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47714*/       OPC_EmitInteger, MVT::i32, 0, 
/*47717*/       OPC_EmitInteger, MVT::i32, 0, 
/*47720*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47732*/       OPC_EmitInteger, MVT::i32, 0, 
/*47735*/       OPC_EmitInteger, MVT::i32, 0, 
/*47738*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47750*/       OPC_EmitInteger, MVT::i32, 1, 
/*47753*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47756*/       OPC_EmitInteger, MVT::i32, 0, 
/*47759*/       OPC_EmitInteger, MVT::i32, 0, 
/*47762*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47787*/     /*Scope*/ 72|128,1/*200*/, /*->47989*/
/*47789*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*47791*/       OPC_EmitInteger, MVT::i32, 0, 
/*47794*/       OPC_EmitInteger, MVT::i32, 0, 
/*47797*/       OPC_EmitInteger, MVT::i32, 1, 
/*47800*/       OPC_EmitInteger, MVT::i32, 0, 
/*47803*/       OPC_EmitInteger, MVT::i32, 0, 
/*47806*/       OPC_EmitInteger, MVT::i32, 0, 
/*47809*/       OPC_EmitInteger, MVT::i32, 0, 
/*47812*/       OPC_EmitInteger, MVT::i32, 0, 
/*47815*/       OPC_EmitInteger, MVT::i32, 1, 
/*47818*/       OPC_EmitInteger, MVT::i32, 0, 
/*47821*/       OPC_EmitInteger, MVT::i32, 0, 
/*47824*/       OPC_EmitInteger, MVT::i32, 0, 
/*47827*/       OPC_EmitInteger, MVT::i32, 0, 
/*47830*/       OPC_EmitInteger, MVT::i32, 0, 
/*47833*/       OPC_EmitInteger, MVT::i32, 0, 
/*47836*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47848*/       OPC_EmitInteger, MVT::i32, 0, 
/*47851*/       OPC_EmitInteger, MVT::i32, 0, 
/*47854*/       OPC_EmitInteger, MVT::i32, 0, 
/*47857*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47869*/       OPC_EmitInteger, MVT::i32, 1, 
/*47872*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47875*/       OPC_EmitInteger, MVT::i32, 0, 
/*47878*/       OPC_EmitInteger, MVT::i32, 0, 
/*47881*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47908*/       OPC_EmitInteger, MVT::i32, 0, 
/*47911*/       OPC_EmitInteger, MVT::i32, 0, 
/*47914*/       OPC_EmitInteger, MVT::i32, 0, 
/*47917*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47929*/       OPC_EmitInteger, MVT::i32, 0, 
/*47932*/       OPC_EmitInteger, MVT::i32, 0, 
/*47935*/       OPC_EmitInteger, MVT::i32, 0, 
/*47938*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47950*/       OPC_EmitInteger, MVT::i32, 1, 
/*47953*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47956*/       OPC_EmitInteger, MVT::i32, 0, 
/*47959*/       OPC_EmitInteger, MVT::i32, 0, 
/*47962*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47989*/     /*Scope*/ 72|128,1/*200*/, /*->48191*/
/*47991*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*47993*/       OPC_EmitInteger, MVT::i32, 0, 
/*47996*/       OPC_EmitInteger, MVT::i32, 0, 
/*47999*/       OPC_EmitInteger, MVT::i32, 1, 
/*48002*/       OPC_EmitInteger, MVT::i32, 0, 
/*48005*/       OPC_EmitInteger, MVT::i32, 0, 
/*48008*/       OPC_EmitInteger, MVT::i32, 0, 
/*48011*/       OPC_EmitInteger, MVT::i32, 0, 
/*48014*/       OPC_EmitInteger, MVT::i32, 0, 
/*48017*/       OPC_EmitInteger, MVT::i32, 1, 
/*48020*/       OPC_EmitInteger, MVT::i32, 0, 
/*48023*/       OPC_EmitInteger, MVT::i32, 0, 
/*48026*/       OPC_EmitInteger, MVT::i32, 0, 
/*48029*/       OPC_EmitInteger, MVT::i32, 0, 
/*48032*/       OPC_EmitInteger, MVT::i32, 0, 
/*48035*/       OPC_EmitInteger, MVT::i32, 0, 
/*48038*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48050*/       OPC_EmitInteger, MVT::i32, 0, 
/*48053*/       OPC_EmitInteger, MVT::i32, 0, 
/*48056*/       OPC_EmitInteger, MVT::i32, 0, 
/*48059*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48071*/       OPC_EmitInteger, MVT::i32, 1, 
/*48074*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48077*/       OPC_EmitInteger, MVT::i32, 0, 
/*48080*/       OPC_EmitInteger, MVT::i32, 0, 
/*48083*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48110*/       OPC_EmitInteger, MVT::i32, 0, 
/*48113*/       OPC_EmitInteger, MVT::i32, 0, 
/*48116*/       OPC_EmitInteger, MVT::i32, 0, 
/*48119*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48131*/       OPC_EmitInteger, MVT::i32, 0, 
/*48134*/       OPC_EmitInteger, MVT::i32, 0, 
/*48137*/       OPC_EmitInteger, MVT::i32, 0, 
/*48140*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48152*/       OPC_EmitInteger, MVT::i32, 1, 
/*48155*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48158*/       OPC_EmitInteger, MVT::i32, 0, 
/*48161*/       OPC_EmitInteger, MVT::i32, 0, 
/*48164*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48191*/     /*Scope*/ 12, /*->48204*/
/*48192*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48194*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48204*/     0, /*End of Scope*/
/*48205*/   /*SwitchOpcode*/ 121, TARGET_VAL(ISD::ROTR),// ->48329
/*48208*/     OPC_RecordChild0, // #0 = $src0
/*48209*/     OPC_RecordChild1, // #1 = $src1
/*48210*/     OPC_CheckChild1Type, MVT::i32,
/*48212*/     OPC_CheckType, MVT::i32,
/*48214*/     OPC_Scope, 99, /*->48315*/ // 2 children in Scope
/*48216*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48218*/       OPC_EmitInteger, MVT::i32, 0, 
/*48221*/       OPC_EmitInteger, MVT::i32, 0, 
/*48224*/       OPC_EmitInteger, MVT::i32, 0, 
/*48227*/       OPC_EmitInteger, MVT::i32, 0, 
/*48230*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48242*/       OPC_EmitInteger, MVT::i32, 0, 
/*48245*/       OPC_EmitInteger, MVT::i32, 0, 
/*48248*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48260*/       OPC_EmitInteger, MVT::i32, 0, 
/*48263*/       OPC_EmitInteger, MVT::i32, 0, 
/*48266*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48278*/       OPC_EmitInteger, MVT::i32, 1, 
/*48281*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48284*/       OPC_EmitInteger, MVT::i32, 0, 
/*48287*/       OPC_EmitInteger, MVT::i32, 0, 
/*48290*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*48315*/     /*Scope*/ 12, /*->48328*/
/*48316*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48318*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*48328*/     0, /*End of Scope*/
/*48329*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::CTPOP),// ->48463
/*48333*/     OPC_RecordChild0, // #0 = $src0
/*48334*/     OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->48418
/*48337*/       OPC_Scope, 67, /*->48406*/ // 2 children in Scope
/*48339*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48341*/         OPC_EmitInteger, MVT::i32, 1, 
/*48344*/         OPC_EmitInteger, MVT::i32, 0, 
/*48347*/         OPC_EmitInteger, MVT::i32, 0, 
/*48350*/         OPC_EmitInteger, MVT::i32, 0, 
/*48353*/         OPC_EmitInteger, MVT::i32, 0, 
/*48356*/         OPC_EmitInteger, MVT::i32, 0, 
/*48359*/         OPC_EmitInteger, MVT::i32, 0, 
/*48362*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48374*/         OPC_EmitInteger, MVT::i32, 1, 
/*48377*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48380*/         OPC_EmitInteger, MVT::i32, 0, 
/*48383*/         OPC_EmitInteger, MVT::i32, 0, 
/*48386*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*48406*/       /*Scope*/ 10, /*->48417*/
/*48407*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48409*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32 i32:i32:$src0)
/*48417*/       0, /*End of Scope*/
/*48418*/     /*SwitchType*/ 42, MVT::i64,// ->48462
/*48420*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48422*/       OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*48425*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*48433*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48436*/       OPC_EmitInteger, MVT::i32, 0, 
/*48439*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*48447*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48450*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_BCNT1_I32_B64:i32 ?:i64:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*48462*/     0, // EndSwitchType
/*48463*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTLZ_ZERO_UNDEF),// ->48550
/*48466*/     OPC_RecordChild0, // #0 = $src0
/*48467*/     OPC_CheckType, MVT::i32,
/*48469*/     OPC_Scope, 67, /*->48538*/ // 2 children in Scope
/*48471*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48473*/       OPC_EmitInteger, MVT::i32, 1, 
/*48476*/       OPC_EmitInteger, MVT::i32, 0, 
/*48479*/       OPC_EmitInteger, MVT::i32, 0, 
/*48482*/       OPC_EmitInteger, MVT::i32, 0, 
/*48485*/       OPC_EmitInteger, MVT::i32, 0, 
/*48488*/       OPC_EmitInteger, MVT::i32, 0, 
/*48491*/       OPC_EmitInteger, MVT::i32, 0, 
/*48494*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48506*/       OPC_EmitInteger, MVT::i32, 1, 
/*48509*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48512*/       OPC_EmitInteger, MVT::i32, 0, 
/*48515*/       OPC_EmitInteger, MVT::i32, 0, 
/*48518*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (ctlz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*48538*/     /*Scope*/ 10, /*->48549*/
/*48539*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48541*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ctlz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*48549*/     0, /*End of Scope*/
/*48550*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->48637
/*48553*/     OPC_RecordChild0, // #0 = $src0
/*48554*/     OPC_CheckType, MVT::i32,
/*48556*/     OPC_Scope, 67, /*->48625*/ // 2 children in Scope
/*48558*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48560*/       OPC_EmitInteger, MVT::i32, 1, 
/*48563*/       OPC_EmitInteger, MVT::i32, 0, 
/*48566*/       OPC_EmitInteger, MVT::i32, 0, 
/*48569*/       OPC_EmitInteger, MVT::i32, 0, 
/*48572*/       OPC_EmitInteger, MVT::i32, 0, 
/*48575*/       OPC_EmitInteger, MVT::i32, 0, 
/*48578*/       OPC_EmitInteger, MVT::i32, 0, 
/*48581*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48593*/       OPC_EmitInteger, MVT::i32, 1, 
/*48596*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48599*/       OPC_EmitInteger, MVT::i32, 0, 
/*48602*/       OPC_EmitInteger, MVT::i32, 0, 
/*48605*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*48625*/     /*Scope*/ 10, /*->48636*/
/*48626*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48628*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*48636*/     0, /*End of Scope*/
/*48637*/   /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::MAD_I24),// ->49167
/*48641*/     OPC_RecordChild0, // #0 = $src0
/*48642*/     OPC_RecordChild1, // #1 = $src1
/*48643*/     OPC_RecordChild2, // #2 = $src2
/*48644*/     OPC_CheckChild2Type, MVT::i32,
/*48646*/     OPC_CheckType, MVT::i32,
/*48648*/     OPC_Scope, 99, /*->48749*/ // 4 children in Scope
/*48650*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*48652*/       OPC_EmitInteger, MVT::i32, 0, 
/*48655*/       OPC_EmitInteger, MVT::i32, 0, 
/*48658*/       OPC_EmitInteger, MVT::i32, 0, 
/*48661*/       OPC_EmitInteger, MVT::i32, 0, 
/*48664*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48676*/       OPC_EmitInteger, MVT::i32, 0, 
/*48679*/       OPC_EmitInteger, MVT::i32, 0, 
/*48682*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48694*/       OPC_EmitInteger, MVT::i32, 0, 
/*48697*/       OPC_EmitInteger, MVT::i32, 0, 
/*48700*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48712*/       OPC_EmitInteger, MVT::i32, 1, 
/*48715*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48718*/       OPC_EmitInteger, MVT::i32, 0, 
/*48721*/       OPC_EmitInteger, MVT::i32, 0, 
/*48724*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48749*/     /*Scope*/ 72|128,1/*200*/, /*->48951*/
/*48751*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*48753*/       OPC_EmitInteger, MVT::i32, 0, 
/*48756*/       OPC_EmitInteger, MVT::i32, 0, 
/*48759*/       OPC_EmitInteger, MVT::i32, 1, 
/*48762*/       OPC_EmitInteger, MVT::i32, 0, 
/*48765*/       OPC_EmitInteger, MVT::i32, 0, 
/*48768*/       OPC_EmitInteger, MVT::i32, 0, 
/*48771*/       OPC_EmitInteger, MVT::i32, 0, 
/*48774*/       OPC_EmitInteger, MVT::i32, 0, 
/*48777*/       OPC_EmitInteger, MVT::i32, 1, 
/*48780*/       OPC_EmitInteger, MVT::i32, 0, 
/*48783*/       OPC_EmitInteger, MVT::i32, 0, 
/*48786*/       OPC_EmitInteger, MVT::i32, 0, 
/*48789*/       OPC_EmitInteger, MVT::i32, 0, 
/*48792*/       OPC_EmitInteger, MVT::i32, 0, 
/*48795*/       OPC_EmitInteger, MVT::i32, 0, 
/*48798*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48810*/       OPC_EmitInteger, MVT::i32, 0, 
/*48813*/       OPC_EmitInteger, MVT::i32, 0, 
/*48816*/       OPC_EmitInteger, MVT::i32, 0, 
/*48819*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48831*/       OPC_EmitInteger, MVT::i32, 1, 
/*48834*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48837*/       OPC_EmitInteger, MVT::i32, 0, 
/*48840*/       OPC_EmitInteger, MVT::i32, 0, 
/*48843*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48870*/       OPC_EmitInteger, MVT::i32, 0, 
/*48873*/       OPC_EmitInteger, MVT::i32, 0, 
/*48876*/       OPC_EmitInteger, MVT::i32, 0, 
/*48879*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48891*/       OPC_EmitInteger, MVT::i32, 0, 
/*48894*/       OPC_EmitInteger, MVT::i32, 0, 
/*48897*/       OPC_EmitInteger, MVT::i32, 0, 
/*48900*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48912*/       OPC_EmitInteger, MVT::i32, 1, 
/*48915*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48918*/       OPC_EmitInteger, MVT::i32, 0, 
/*48921*/       OPC_EmitInteger, MVT::i32, 0, 
/*48924*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48951*/     /*Scope*/ 72|128,1/*200*/, /*->49153*/
/*48953*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*48955*/       OPC_EmitInteger, MVT::i32, 0, 
/*48958*/       OPC_EmitInteger, MVT::i32, 0, 
/*48961*/       OPC_EmitInteger, MVT::i32, 1, 
/*48964*/       OPC_EmitInteger, MVT::i32, 0, 
/*48967*/       OPC_EmitInteger, MVT::i32, 0, 
/*48970*/       OPC_EmitInteger, MVT::i32, 0, 
/*48973*/       OPC_EmitInteger, MVT::i32, 0, 
/*48976*/       OPC_EmitInteger, MVT::i32, 0, 
/*48979*/       OPC_EmitInteger, MVT::i32, 1, 
/*48982*/       OPC_EmitInteger, MVT::i32, 0, 
/*48985*/       OPC_EmitInteger, MVT::i32, 0, 
/*48988*/       OPC_EmitInteger, MVT::i32, 0, 
/*48991*/       OPC_EmitInteger, MVT::i32, 0, 
/*48994*/       OPC_EmitInteger, MVT::i32, 0, 
/*48997*/       OPC_EmitInteger, MVT::i32, 0, 
/*49000*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49012*/       OPC_EmitInteger, MVT::i32, 0, 
/*49015*/       OPC_EmitInteger, MVT::i32, 0, 
/*49018*/       OPC_EmitInteger, MVT::i32, 0, 
/*49021*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49033*/       OPC_EmitInteger, MVT::i32, 1, 
/*49036*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49039*/       OPC_EmitInteger, MVT::i32, 0, 
/*49042*/       OPC_EmitInteger, MVT::i32, 0, 
/*49045*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*49072*/       OPC_EmitInteger, MVT::i32, 0, 
/*49075*/       OPC_EmitInteger, MVT::i32, 0, 
/*49078*/       OPC_EmitInteger, MVT::i32, 0, 
/*49081*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49093*/       OPC_EmitInteger, MVT::i32, 0, 
/*49096*/       OPC_EmitInteger, MVT::i32, 0, 
/*49099*/       OPC_EmitInteger, MVT::i32, 0, 
/*49102*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49114*/       OPC_EmitInteger, MVT::i32, 1, 
/*49117*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49120*/       OPC_EmitInteger, MVT::i32, 0, 
/*49123*/       OPC_EmitInteger, MVT::i32, 0, 
/*49126*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*49153*/     /*Scope*/ 12, /*->49166*/
/*49154*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49156*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*49166*/     0, /*End of Scope*/
/*49167*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::BREV),// ->49183
/*49170*/     OPC_RecordChild0, // #0 = $src0
/*49171*/     OPC_CheckType, MVT::i32,
/*49173*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49175*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUbrev:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*49183*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->49202
/*49186*/     OPC_CaptureGlueInput,
/*49187*/     OPC_RecordChild0, // #0 = $src0
/*49188*/     OPC_RecordChild1, // #1 = $src1
/*49189*/     OPC_CheckType, MVT::i32,
/*49191*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49193*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*49202*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->49221
/*49205*/     OPC_CaptureGlueInput,
/*49206*/     OPC_RecordChild0, // #0 = $src0
/*49207*/     OPC_RecordChild1, // #1 = $src1
/*49208*/     OPC_CheckType, MVT::i32,
/*49210*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49212*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*49221*/   /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->49248
/*49224*/     OPC_RecordNode, // #0 = 'IL_retflag' chained node
/*49225*/     OPC_CaptureGlueInput,
/*49226*/     OPC_Scope, 9, /*->49237*/ // 2 children in Scope
/*49228*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49230*/       OPC_EmitMergeInputChains1_0,
/*49231*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (S_ENDPGM)
/*49237*/     /*Scope*/ 9, /*->49247*/
/*49238*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49240*/       OPC_EmitMergeInputChains1_0,
/*49241*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (RETURN)
/*49247*/     0, /*End of Scope*/
/*49248*/   /*SwitchOpcode*/ 32, TARGET_VAL(ISD::BR),// ->49283
/*49251*/     OPC_RecordNode, // #0 = 'br' chained node
/*49252*/     OPC_RecordChild1, // #1 = $simm16
/*49253*/     OPC_MoveChild, 1,
/*49255*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49258*/     OPC_MoveParent,
/*49259*/     OPC_Scope, 10, /*->49271*/ // 2 children in Scope
/*49261*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49263*/       OPC_EmitMergeInputChains1_0,
/*49264*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*49271*/     /*Scope*/ 10, /*->49282*/
/*49272*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49274*/       OPC_EmitMergeInputChains1_0,
/*49275*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*49282*/     0, /*End of Scope*/
/*49283*/   /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->49295
/*49286*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49288*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_CONSTDATA_PTR), 0,
                  1/*#VTs*/, MVT::i64, 0/*#Ops*/, 
              // Src: (SIconstdata_ptr:i64) - Complexity = 3
              // Dst: (SI_CONSTDATA_PTR:i64)
/*49295*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->49313
/*49298*/     OPC_RecordChild0, // #0 = $src0
/*49299*/     OPC_RecordChild1, // #1 = $src1
/*49300*/     OPC_CheckType, MVT::i32,
/*49302*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49304*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*49313*/   /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->49467
/*49317*/     OPC_RecordChild0, // #0 = $src0
/*49318*/     OPC_SwitchType /*2 cases */, 27, MVT::i32,// ->49348
/*49321*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49323*/       OPC_EmitInteger, MVT::i32, 0, 
/*49326*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49338*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*49348*/     /*SwitchType*/ 116, MVT::i64,// ->49466
/*49350*/       OPC_Scope, 37, /*->49389*/ // 2 children in Scope
/*49352*/         OPC_CheckChild0Type, MVT::i32,
/*49354*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49356*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49359*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49362*/         OPC_EmitInteger, MVT::i32, 31, 
/*49365*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*49374*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49377*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_ASHR_I32:i32 ?:i32:$src, 31:i32), sub1:i32)
/*49389*/       /*Scope*/ 75, /*->49465*/
/*49390*/         OPC_CheckChild0Type, MVT::i1,
/*49392*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49394*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49397*/         OPC_EmitInteger, MVT::i32, 0, 
/*49400*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49412*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49422*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49425*/         OPC_EmitInteger, MVT::i32, 0, 
/*49428*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49440*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*49450*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49453*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                  // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*49465*/       0, /*End of Scope*/
/*49466*/     0, // EndSwitchType
/*49467*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ZERO_EXTEND),// ->49587
/*49470*/     OPC_RecordChild0, // #0 = $src0
/*49471*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49492
/*49474*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49476*/       OPC_EmitInteger, MVT::i32, 0, 
/*49479*/       OPC_EmitInteger, MVT::i32, 1, 
/*49482*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49492*/     /*SwitchType*/ 92, MVT::i64,// ->49586
/*49494*/       OPC_Scope, 36, /*->49532*/ // 2 children in Scope
/*49496*/         OPC_CheckChild0Type, MVT::i32,
/*49498*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49500*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49503*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49506*/         OPC_EmitInteger, MVT::i32, 0, 
/*49509*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49517*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49520*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49532*/       /*Scope*/ 52, /*->49585*/
/*49533*/         OPC_CheckChild0Type, MVT::i1,
/*49535*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49537*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49540*/         OPC_EmitInteger, MVT::i32, 0, 
/*49543*/         OPC_EmitInteger, MVT::i32, 1, 
/*49546*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49556*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49559*/         OPC_EmitInteger, MVT::i32, 0, 
/*49562*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49570*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49573*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49585*/       0, /*End of Scope*/
/*49586*/     0, // EndSwitchType
/*49587*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ANY_EXTEND),// ->49707
/*49590*/     OPC_RecordChild0, // #0 = $src0
/*49591*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49612
/*49594*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49596*/       OPC_EmitInteger, MVT::i32, 0, 
/*49599*/       OPC_EmitInteger, MVT::i32, 1, 
/*49602*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49612*/     /*SwitchType*/ 92, MVT::i64,// ->49706
/*49614*/       OPC_Scope, 36, /*->49652*/ // 2 children in Scope
/*49616*/         OPC_CheckChild0Type, MVT::i32,
/*49618*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49620*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49623*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49626*/         OPC_EmitInteger, MVT::i32, 0, 
/*49629*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49637*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49640*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49652*/       /*Scope*/ 52, /*->49705*/
/*49653*/         OPC_CheckChild0Type, MVT::i1,
/*49655*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49657*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49660*/         OPC_EmitInteger, MVT::i32, 0, 
/*49663*/         OPC_EmitInteger, MVT::i32, 1, 
/*49666*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49676*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49679*/         OPC_EmitInteger, MVT::i32, 0, 
/*49682*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49690*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49693*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49705*/       0, /*End of Scope*/
/*49706*/     0, // EndSwitchType
/*49707*/   /*SwitchOpcode*/ 93, TARGET_VAL(ISD::TRUNCATE),// ->49803
/*49710*/     OPC_RecordChild0, // #0 = $a
/*49711*/     OPC_SwitchType /*2 cases */, 14, MVT::i32,// ->49728
/*49714*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49716*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49719*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*49728*/     /*SwitchType*/ 72, MVT::i1,// ->49802
/*49730*/       OPC_Scope, 28, /*->49760*/ // 2 children in Scope
/*49732*/         OPC_CheckChild0Type, MVT::i32,
/*49734*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49736*/         OPC_EmitInteger, MVT::i32, 1, 
/*49739*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #2
/*49748*/         OPC_EmitInteger, MVT::i32, 1, 
/*49751*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 2, 3, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, ?:i32:$a), 1:i32)
/*49760*/       /*Scope*/ 40, /*->49801*/
/*49761*/         OPC_CheckChild0Type, MVT::i64,
/*49763*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49765*/         OPC_EmitInteger, MVT::i32, 1, 
/*49768*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49771*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*49780*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*49789*/         OPC_EmitInteger, MVT::i32, 1, 
/*49792*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 4, 5, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*49801*/       0, /*End of Scope*/
/*49802*/     0, // EndSwitchType
/*49803*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BSWAP),// ->49861
/*49806*/     OPC_RecordChild0, // #0 = $a
/*49807*/     OPC_CheckType, MVT::i32,
/*49809*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49811*/     OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*49817*/     OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*49825*/     OPC_EmitInteger, MVT::i32, 24, 
/*49828*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*49838*/     OPC_EmitInteger, MVT::i32, 8, 
/*49841*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*49851*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i32 16711935:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 8:i32))
/*49861*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->49903
/*49864*/     OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*49865*/     OPC_RecordChild1, // #1 = $target
/*49866*/     OPC_MoveChild, 1,
/*49868*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49871*/     OPC_MoveParent,
/*49872*/     OPC_RecordChild2, // #2 = $src0
/*49873*/     OPC_Scope, 13, /*->49888*/ // 2 children in Scope
/*49875*/       OPC_CheckChild2Type, MVT::i32,
/*49877*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49879*/       OPC_EmitMergeInputChains1_0,
/*49880*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*49888*/     /*Scope*/ 13, /*->49902*/
/*49889*/       OPC_CheckChild2Type, MVT::f32,
/*49891*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49893*/       OPC_EmitMergeInputChains1_0,
/*49894*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*49902*/     0, /*End of Scope*/
/*49903*/   /*SwitchOpcode*/ 89|128,24/*3161*/, TARGET_VAL(ISD::SETCC),// ->53068
/*49907*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*49908*/     OPC_Scope, 110|128,8/*1134*/, /*->51045*/ // 4 children in Scope
/*49911*/       OPC_CheckChild0Type, MVT::f32,
/*49913*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*49914*/       OPC_MoveChild, 2,
/*49916*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*49919*/       OPC_Scope, 26, /*->49947*/ // 16 children in Scope
/*49921*/         OPC_CheckPredicate, 104, // Predicate_COND_NULL
/*49923*/         OPC_MoveParent,
/*49924*/         OPC_CheckType, MVT::i1,
/*49926*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49928*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49931*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49934*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49947*/       /*Scope*/ 26, /*->49974*/
/*49948*/         OPC_CheckPredicate, 105, // Predicate_COND_OLT
/*49950*/         OPC_MoveParent,
/*49951*/         OPC_CheckType, MVT::i1,
/*49953*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49955*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49958*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49974*/       /*Scope*/ 26, /*->50001*/
/*49975*/         OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*49977*/         OPC_MoveParent,
/*49978*/         OPC_CheckType, MVT::i1,
/*49980*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49982*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49985*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49988*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50001*/       /*Scope*/ 26, /*->50028*/
/*50002*/         OPC_CheckPredicate, 106, // Predicate_COND_OLE
/*50004*/         OPC_MoveParent,
/*50005*/         OPC_CheckType, MVT::i1,
/*50007*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50009*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50012*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50015*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50028*/       /*Scope*/ 26, /*->50055*/
/*50029*/         OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*50031*/         OPC_MoveParent,
/*50032*/         OPC_CheckType, MVT::i1,
/*50034*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50036*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50039*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50042*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50055*/       /*Scope*/ 26, /*->50082*/
/*50056*/         OPC_CheckPredicate, 107, // Predicate_COND_ONE
/*50058*/         OPC_MoveParent,
/*50059*/         OPC_CheckType, MVT::i1,
/*50061*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50063*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50066*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50069*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50082*/       /*Scope*/ 26, /*->50109*/
/*50083*/         OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*50085*/         OPC_MoveParent,
/*50086*/         OPC_CheckType, MVT::i1,
/*50088*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50090*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50093*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50096*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50109*/       /*Scope*/ 26, /*->50136*/
/*50110*/         OPC_CheckPredicate, 108, // Predicate_COND_O
/*50112*/         OPC_MoveParent,
/*50113*/         OPC_CheckType, MVT::i1,
/*50115*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50117*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50120*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50123*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50136*/       /*Scope*/ 26, /*->50163*/
/*50137*/         OPC_CheckPredicate, 109, // Predicate_COND_UO
/*50139*/         OPC_MoveParent,
/*50140*/         OPC_CheckType, MVT::i1,
/*50142*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50144*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50147*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50150*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50163*/       /*Scope*/ 26, /*->50190*/
/*50164*/         OPC_CheckPredicate, 110, // Predicate_COND_ULT
/*50166*/         OPC_MoveParent,
/*50167*/         OPC_CheckType, MVT::i1,
/*50169*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50171*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50174*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50177*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50190*/       /*Scope*/ 26, /*->50217*/
/*50191*/         OPC_CheckPredicate, 111, // Predicate_COND_UEQ
/*50193*/         OPC_MoveParent,
/*50194*/         OPC_CheckType, MVT::i1,
/*50196*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50198*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50201*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50204*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50217*/       /*Scope*/ 26, /*->50244*/
/*50218*/         OPC_CheckPredicate, 112, // Predicate_COND_ULE
/*50220*/         OPC_MoveParent,
/*50221*/         OPC_CheckType, MVT::i1,
/*50223*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50225*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50228*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50231*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50244*/       /*Scope*/ 26, /*->50271*/
/*50245*/         OPC_CheckPredicate, 113, // Predicate_COND_UGT
/*50247*/         OPC_MoveParent,
/*50248*/         OPC_CheckType, MVT::i1,
/*50250*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50252*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50255*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50258*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50271*/       /*Scope*/ 26, /*->50298*/
/*50272*/         OPC_CheckPredicate, 114, // Predicate_COND_UNE
/*50274*/         OPC_MoveParent,
/*50275*/         OPC_CheckType, MVT::i1,
/*50277*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50279*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50282*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50285*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50298*/       /*Scope*/ 26, /*->50325*/
/*50299*/         OPC_CheckPredicate, 115, // Predicate_COND_UGE
/*50301*/         OPC_MoveParent,
/*50302*/         OPC_CheckType, MVT::i1,
/*50304*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50306*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50309*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50312*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50325*/       /*Scope*/ 77|128,5/*717*/, /*->51044*/
/*50327*/         OPC_CheckPredicate, 104, // Predicate_COND_NULL
/*50329*/         OPC_MoveParent,
/*50330*/         OPC_CheckType, MVT::i1,
/*50332*/         OPC_Scope, 120|128,1/*248*/, /*->50583*/ // 2 children in Scope
/*50335*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50337*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50340*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50343*/           OPC_Scope, 13, /*->50358*/ // 17 children in Scope
/*50345*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50358*/           /*Scope*/ 13, /*->50372*/
/*50359*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50372*/           /*Scope*/ 13, /*->50386*/
/*50373*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50386*/           /*Scope*/ 13, /*->50400*/
/*50387*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50400*/           /*Scope*/ 13, /*->50414*/
/*50401*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50414*/           /*Scope*/ 13, /*->50428*/
/*50415*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50428*/           /*Scope*/ 13, /*->50442*/
/*50429*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50442*/           /*Scope*/ 13, /*->50456*/
/*50443*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50456*/           /*Scope*/ 13, /*->50470*/
/*50457*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50470*/           /*Scope*/ 13, /*->50484*/
/*50471*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50484*/           /*Scope*/ 13, /*->50498*/
/*50485*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50498*/           /*Scope*/ 13, /*->50512*/
/*50499*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50512*/           /*Scope*/ 13, /*->50526*/
/*50513*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50526*/           /*Scope*/ 13, /*->50540*/
/*50527*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50540*/           /*Scope*/ 13, /*->50554*/
/*50541*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50554*/           /*Scope*/ 13, /*->50568*/
/*50555*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50568*/           /*Scope*/ 13, /*->50582*/
/*50569*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50582*/           0, /*End of Scope*/
/*50583*/         /*Scope*/ 74|128,3/*458*/, /*->51043*/
/*50585*/           OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*50587*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50590*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50593*/           OPC_Scope, 13, /*->50608*/ // 32 children in Scope
/*50595*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50608*/           /*Scope*/ 13, /*->50622*/
/*50609*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50622*/           /*Scope*/ 13, /*->50636*/
/*50623*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50636*/           /*Scope*/ 13, /*->50650*/
/*50637*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50650*/           /*Scope*/ 13, /*->50664*/
/*50651*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50664*/           /*Scope*/ 13, /*->50678*/
/*50665*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50678*/           /*Scope*/ 13, /*->50692*/
/*50679*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50692*/           /*Scope*/ 13, /*->50706*/
/*50693*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50706*/           /*Scope*/ 13, /*->50720*/
/*50707*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50720*/           /*Scope*/ 13, /*->50734*/
/*50721*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50734*/           /*Scope*/ 13, /*->50748*/
/*50735*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50748*/           /*Scope*/ 13, /*->50762*/
/*50749*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50762*/           /*Scope*/ 13, /*->50776*/
/*50763*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50776*/           /*Scope*/ 13, /*->50790*/
/*50777*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50790*/           /*Scope*/ 13, /*->50804*/
/*50791*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50804*/           /*Scope*/ 13, /*->50818*/
/*50805*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50818*/           /*Scope*/ 13, /*->50832*/
/*50819*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50832*/           /*Scope*/ 13, /*->50846*/
/*50833*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50846*/           /*Scope*/ 13, /*->50860*/
/*50847*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50860*/           /*Scope*/ 13, /*->50874*/
/*50861*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50874*/           /*Scope*/ 13, /*->50888*/
/*50875*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50888*/           /*Scope*/ 13, /*->50902*/
/*50889*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50902*/           /*Scope*/ 13, /*->50916*/
/*50903*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50916*/           /*Scope*/ 13, /*->50930*/
/*50917*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50930*/           /*Scope*/ 13, /*->50944*/
/*50931*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50944*/           /*Scope*/ 13, /*->50958*/
/*50945*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50958*/           /*Scope*/ 13, /*->50972*/
/*50959*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50972*/           /*Scope*/ 13, /*->50986*/
/*50973*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50986*/           /*Scope*/ 13, /*->51000*/
/*50987*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51000*/           /*Scope*/ 13, /*->51014*/
/*51001*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51014*/           /*Scope*/ 13, /*->51028*/
/*51015*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51028*/           /*Scope*/ 13, /*->51042*/
/*51029*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51042*/           0, /*End of Scope*/
/*51043*/         0, /*End of Scope*/
/*51044*/       0, /*End of Scope*/
/*51045*/     /*Scope*/ 110|128,8/*1134*/, /*->52181*/
/*51047*/       OPC_CheckChild0Type, MVT::f64,
/*51049*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*51050*/       OPC_MoveChild, 2,
/*51052*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51055*/       OPC_Scope, 26, /*->51083*/ // 16 children in Scope
/*51057*/         OPC_CheckPredicate, 104, // Predicate_COND_NULL
/*51059*/         OPC_MoveParent,
/*51060*/         OPC_CheckType, MVT::i1,
/*51062*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51064*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51067*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51070*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51083*/       /*Scope*/ 26, /*->51110*/
/*51084*/         OPC_CheckPredicate, 105, // Predicate_COND_OLT
/*51086*/         OPC_MoveParent,
/*51087*/         OPC_CheckType, MVT::i1,
/*51089*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51091*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51094*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51097*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51110*/       /*Scope*/ 26, /*->51137*/
/*51111*/         OPC_CheckPredicate, 83, // Predicate_COND_OEQ
/*51113*/         OPC_MoveParent,
/*51114*/         OPC_CheckType, MVT::i1,
/*51116*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51118*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51121*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51124*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51137*/       /*Scope*/ 26, /*->51164*/
/*51138*/         OPC_CheckPredicate, 106, // Predicate_COND_OLE
/*51140*/         OPC_MoveParent,
/*51141*/         OPC_CheckType, MVT::i1,
/*51143*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51145*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51148*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51151*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51164*/       /*Scope*/ 26, /*->51191*/
/*51165*/         OPC_CheckPredicate, 84, // Predicate_COND_OGT
/*51167*/         OPC_MoveParent,
/*51168*/         OPC_CheckType, MVT::i1,
/*51170*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51172*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51175*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51178*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51191*/       /*Scope*/ 26, /*->51218*/
/*51192*/         OPC_CheckPredicate, 107, // Predicate_COND_ONE
/*51194*/         OPC_MoveParent,
/*51195*/         OPC_CheckType, MVT::i1,
/*51197*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51199*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51202*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51205*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51218*/       /*Scope*/ 26, /*->51245*/
/*51219*/         OPC_CheckPredicate, 85, // Predicate_COND_OGE
/*51221*/         OPC_MoveParent,
/*51222*/         OPC_CheckType, MVT::i1,
/*51224*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51226*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51229*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51232*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51245*/       /*Scope*/ 26, /*->51272*/
/*51246*/         OPC_CheckPredicate, 108, // Predicate_COND_O
/*51248*/         OPC_MoveParent,
/*51249*/         OPC_CheckType, MVT::i1,
/*51251*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51253*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51256*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51259*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51272*/       /*Scope*/ 26, /*->51299*/
/*51273*/         OPC_CheckPredicate, 109, // Predicate_COND_UO
/*51275*/         OPC_MoveParent,
/*51276*/         OPC_CheckType, MVT::i1,
/*51278*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51280*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51283*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51286*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51299*/       /*Scope*/ 26, /*->51326*/
/*51300*/         OPC_CheckPredicate, 110, // Predicate_COND_ULT
/*51302*/         OPC_MoveParent,
/*51303*/         OPC_CheckType, MVT::i1,
/*51305*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51307*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51310*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51313*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51326*/       /*Scope*/ 26, /*->51353*/
/*51327*/         OPC_CheckPredicate, 111, // Predicate_COND_UEQ
/*51329*/         OPC_MoveParent,
/*51330*/         OPC_CheckType, MVT::i1,
/*51332*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51334*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51337*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51340*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51353*/       /*Scope*/ 26, /*->51380*/
/*51354*/         OPC_CheckPredicate, 112, // Predicate_COND_ULE
/*51356*/         OPC_MoveParent,
/*51357*/         OPC_CheckType, MVT::i1,
/*51359*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51361*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51364*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51367*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51380*/       /*Scope*/ 26, /*->51407*/
/*51381*/         OPC_CheckPredicate, 113, // Predicate_COND_UGT
/*51383*/         OPC_MoveParent,
/*51384*/         OPC_CheckType, MVT::i1,
/*51386*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51388*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51391*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51394*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51407*/       /*Scope*/ 26, /*->51434*/
/*51408*/         OPC_CheckPredicate, 114, // Predicate_COND_UNE
/*51410*/         OPC_MoveParent,
/*51411*/         OPC_CheckType, MVT::i1,
/*51413*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51415*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51418*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51421*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51434*/       /*Scope*/ 26, /*->51461*/
/*51435*/         OPC_CheckPredicate, 115, // Predicate_COND_UGE
/*51437*/         OPC_MoveParent,
/*51438*/         OPC_CheckType, MVT::i1,
/*51440*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51442*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51445*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51448*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51461*/       /*Scope*/ 77|128,5/*717*/, /*->52180*/
/*51463*/         OPC_CheckPredicate, 104, // Predicate_COND_NULL
/*51465*/         OPC_MoveParent,
/*51466*/         OPC_CheckType, MVT::i1,
/*51468*/         OPC_Scope, 120|128,1/*248*/, /*->51719*/ // 2 children in Scope
/*51471*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51473*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51476*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51479*/           OPC_Scope, 13, /*->51494*/ // 17 children in Scope
/*51481*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51494*/           /*Scope*/ 13, /*->51508*/
/*51495*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51508*/           /*Scope*/ 13, /*->51522*/
/*51509*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51522*/           /*Scope*/ 13, /*->51536*/
/*51523*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51536*/           /*Scope*/ 13, /*->51550*/
/*51537*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51550*/           /*Scope*/ 13, /*->51564*/
/*51551*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51564*/           /*Scope*/ 13, /*->51578*/
/*51565*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51578*/           /*Scope*/ 13, /*->51592*/
/*51579*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51592*/           /*Scope*/ 13, /*->51606*/
/*51593*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51606*/           /*Scope*/ 13, /*->51620*/
/*51607*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51620*/           /*Scope*/ 13, /*->51634*/
/*51621*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51634*/           /*Scope*/ 13, /*->51648*/
/*51635*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51648*/           /*Scope*/ 13, /*->51662*/
/*51649*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51662*/           /*Scope*/ 13, /*->51676*/
/*51663*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51676*/           /*Scope*/ 13, /*->51690*/
/*51677*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51690*/           /*Scope*/ 13, /*->51704*/
/*51691*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51704*/           /*Scope*/ 13, /*->51718*/
/*51705*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51718*/           0, /*End of Scope*/
/*51719*/         /*Scope*/ 74|128,3/*458*/, /*->52179*/
/*51721*/           OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*51723*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51726*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51729*/           OPC_Scope, 13, /*->51744*/ // 32 children in Scope
/*51731*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51744*/           /*Scope*/ 13, /*->51758*/
/*51745*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51758*/           /*Scope*/ 13, /*->51772*/
/*51759*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51772*/           /*Scope*/ 13, /*->51786*/
/*51773*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51786*/           /*Scope*/ 13, /*->51800*/
/*51787*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51800*/           /*Scope*/ 13, /*->51814*/
/*51801*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51814*/           /*Scope*/ 13, /*->51828*/
/*51815*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51828*/           /*Scope*/ 13, /*->51842*/
/*51829*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51842*/           /*Scope*/ 13, /*->51856*/
/*51843*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51856*/           /*Scope*/ 13, /*->51870*/
/*51857*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51870*/           /*Scope*/ 13, /*->51884*/
/*51871*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51884*/           /*Scope*/ 13, /*->51898*/
/*51885*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51898*/           /*Scope*/ 13, /*->51912*/
/*51899*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51912*/           /*Scope*/ 13, /*->51926*/
/*51913*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51926*/           /*Scope*/ 13, /*->51940*/
/*51927*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51940*/           /*Scope*/ 13, /*->51954*/
/*51941*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51954*/           /*Scope*/ 13, /*->51968*/
/*51955*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51968*/           /*Scope*/ 13, /*->51982*/
/*51969*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51982*/           /*Scope*/ 13, /*->51996*/
/*51983*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51996*/           /*Scope*/ 13, /*->52010*/
/*51997*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52010*/           /*Scope*/ 13, /*->52024*/
/*52011*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52024*/           /*Scope*/ 13, /*->52038*/
/*52025*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52038*/           /*Scope*/ 13, /*->52052*/
/*52039*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52052*/           /*Scope*/ 13, /*->52066*/
/*52053*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52066*/           /*Scope*/ 13, /*->52080*/
/*52067*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52080*/           /*Scope*/ 13, /*->52094*/
/*52081*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52094*/           /*Scope*/ 13, /*->52108*/
/*52095*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52108*/           /*Scope*/ 13, /*->52122*/
/*52109*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52122*/           /*Scope*/ 13, /*->52136*/
/*52123*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52136*/           /*Scope*/ 13, /*->52150*/
/*52137*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52150*/           /*Scope*/ 13, /*->52164*/
/*52151*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52164*/           /*Scope*/ 13, /*->52178*/
/*52165*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                          1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                      // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52178*/           0, /*End of Scope*/
/*52179*/         0, /*End of Scope*/
/*52180*/       0, /*End of Scope*/
/*52181*/     /*Scope*/ 57|128,3/*441*/, /*->52624*/
/*52183*/       OPC_CheckChild0Type, MVT::i32,
/*52185*/       OPC_RecordChild1, // #1 = $src1
/*52186*/       OPC_MoveChild, 2,
/*52188*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*52191*/       OPC_Scope, 16, /*->52209*/ // 15 children in Scope
/*52193*/         OPC_CheckPredicate, 104, // Predicate_COND_NULL
/*52195*/         OPC_MoveParent,
/*52196*/         OPC_CheckType, MVT::i1,
/*52198*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52200*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52209*/       /*Scope*/ 16, /*->52226*/
/*52210*/         OPC_CheckPredicate, 116, // Predicate_COND_SLT
/*52212*/         OPC_MoveParent,
/*52213*/         OPC_CheckType, MVT::i1,
/*52215*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52217*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52226*/       /*Scope*/ 16, /*->52243*/
/*52227*/         OPC_CheckPredicate, 89, // Predicate_COND_EQ
/*52229*/         OPC_MoveParent,
/*52230*/         OPC_CheckType, MVT::i1,
/*52232*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52234*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52243*/       /*Scope*/ 16, /*->52260*/
/*52244*/         OPC_CheckPredicate, 117, // Predicate_COND_SLE
/*52246*/         OPC_MoveParent,
/*52247*/         OPC_CheckType, MVT::i1,
/*52249*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52251*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52260*/       /*Scope*/ 16, /*->52277*/
/*52261*/         OPC_CheckPredicate, 91, // Predicate_COND_SGT
/*52263*/         OPC_MoveParent,
/*52264*/         OPC_CheckType, MVT::i1,
/*52266*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52268*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52277*/       /*Scope*/ 16, /*->52294*/
/*52278*/         OPC_CheckPredicate, 118, // Predicate_COND_NE
/*52280*/         OPC_MoveParent,
/*52281*/         OPC_CheckType, MVT::i1,
/*52283*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52285*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52294*/       /*Scope*/ 16, /*->52311*/
/*52295*/         OPC_CheckPredicate, 90, // Predicate_COND_SGE
/*52297*/         OPC_MoveParent,
/*52298*/         OPC_CheckType, MVT::i1,
/*52300*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52302*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52311*/       /*Scope*/ 109, /*->52421*/
/*52312*/         OPC_CheckPredicate, 104, // Predicate_COND_NULL
/*52314*/         OPC_MoveParent,
/*52315*/         OPC_CheckType, MVT::i1,
/*52317*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52319*/         OPC_Scope, 9, /*->52330*/ // 10 children in Scope
/*52321*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52330*/         /*Scope*/ 9, /*->52340*/
/*52331*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52340*/         /*Scope*/ 9, /*->52350*/
/*52341*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52350*/         /*Scope*/ 9, /*->52360*/
/*52351*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52360*/         /*Scope*/ 9, /*->52370*/
/*52361*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52370*/         /*Scope*/ 9, /*->52380*/
/*52371*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52380*/         /*Scope*/ 9, /*->52390*/
/*52381*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52390*/         /*Scope*/ 9, /*->52400*/
/*52391*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52400*/         /*Scope*/ 9, /*->52410*/
/*52401*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52410*/         /*Scope*/ 9, /*->52420*/
/*52411*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52420*/         0, /*End of Scope*/
/*52421*/       /*Scope*/ 16, /*->52438*/
/*52422*/         OPC_CheckPredicate, 110, // Predicate_COND_ULT
/*52424*/         OPC_MoveParent,
/*52425*/         OPC_CheckType, MVT::i1,
/*52427*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52429*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52438*/       /*Scope*/ 16, /*->52455*/
/*52439*/         OPC_CheckPredicate, 89, // Predicate_COND_EQ
/*52441*/         OPC_MoveParent,
/*52442*/         OPC_CheckType, MVT::i1,
/*52444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52446*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52455*/       /*Scope*/ 16, /*->52472*/
/*52456*/         OPC_CheckPredicate, 112, // Predicate_COND_ULE
/*52458*/         OPC_MoveParent,
/*52459*/         OPC_CheckType, MVT::i1,
/*52461*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52463*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52472*/       /*Scope*/ 16, /*->52489*/
/*52473*/         OPC_CheckPredicate, 113, // Predicate_COND_UGT
/*52475*/         OPC_MoveParent,
/*52476*/         OPC_CheckType, MVT::i1,
/*52478*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52480*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52489*/       /*Scope*/ 16, /*->52506*/
/*52490*/         OPC_CheckPredicate, 118, // Predicate_COND_NE
/*52492*/         OPC_MoveParent,
/*52493*/         OPC_CheckType, MVT::i1,
/*52495*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52497*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52506*/       /*Scope*/ 16, /*->52523*/
/*52507*/         OPC_CheckPredicate, 115, // Predicate_COND_UGE
/*52509*/         OPC_MoveParent,
/*52510*/         OPC_CheckType, MVT::i1,
/*52512*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52514*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52523*/       /*Scope*/ 99, /*->52623*/
/*52524*/         OPC_CheckPredicate, 104, // Predicate_COND_NULL
/*52526*/         OPC_MoveParent,
/*52527*/         OPC_CheckType, MVT::i1,
/*52529*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52531*/         OPC_Scope, 9, /*->52542*/ // 9 children in Scope
/*52533*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52542*/         /*Scope*/ 9, /*->52552*/
/*52543*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52552*/         /*Scope*/ 9, /*->52562*/
/*52553*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52562*/         /*Scope*/ 9, /*->52572*/
/*52563*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52572*/         /*Scope*/ 9, /*->52582*/
/*52573*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52582*/         /*Scope*/ 9, /*->52592*/
/*52583*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52592*/         /*Scope*/ 9, /*->52602*/
/*52593*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52602*/         /*Scope*/ 9, /*->52612*/
/*52603*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52612*/         /*Scope*/ 9, /*->52622*/
/*52613*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52622*/         0, /*End of Scope*/
/*52623*/       0, /*End of Scope*/
/*52624*/     /*Scope*/ 57|128,3/*441*/, /*->53067*/
/*52626*/       OPC_CheckChild0Type, MVT::i64,
/*52628*/       OPC_RecordChild1, // #1 = $src1
/*52629*/       OPC_MoveChild, 2,
/*52631*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*52634*/       OPC_Scope, 16, /*->52652*/ // 15 children in Scope
/*52636*/         OPC_CheckPredicate, 104, // Predicate_COND_NULL
/*52638*/         OPC_MoveParent,
/*52639*/         OPC_CheckType, MVT::i1,
/*52641*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52643*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52652*/       /*Scope*/ 16, /*->52669*/
/*52653*/         OPC_CheckPredicate, 116, // Predicate_COND_SLT
/*52655*/         OPC_MoveParent,
/*52656*/         OPC_CheckType, MVT::i1,
/*52658*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52660*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52669*/       /*Scope*/ 16, /*->52686*/
/*52670*/         OPC_CheckPredicate, 89, // Predicate_COND_EQ
/*52672*/         OPC_MoveParent,
/*52673*/         OPC_CheckType, MVT::i1,
/*52675*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52677*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52686*/       /*Scope*/ 16, /*->52703*/
/*52687*/         OPC_CheckPredicate, 117, // Predicate_COND_SLE
/*52689*/         OPC_MoveParent,
/*52690*/         OPC_CheckType, MVT::i1,
/*52692*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52694*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52703*/       /*Scope*/ 16, /*->52720*/
/*52704*/         OPC_CheckPredicate, 91, // Predicate_COND_SGT
/*52706*/         OPC_MoveParent,
/*52707*/         OPC_CheckType, MVT::i1,
/*52709*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52711*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52720*/       /*Scope*/ 16, /*->52737*/
/*52721*/         OPC_CheckPredicate, 118, // Predicate_COND_NE
/*52723*/         OPC_MoveParent,
/*52724*/         OPC_CheckType, MVT::i1,
/*52726*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52728*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52737*/       /*Scope*/ 16, /*->52754*/
/*52738*/         OPC_CheckPredicate, 90, // Predicate_COND_SGE
/*52740*/         OPC_MoveParent,
/*52741*/         OPC_CheckType, MVT::i1,
/*52743*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52745*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52754*/       /*Scope*/ 109, /*->52864*/
/*52755*/         OPC_CheckPredicate, 104, // Predicate_COND_NULL
/*52757*/         OPC_MoveParent,
/*52758*/         OPC_CheckType, MVT::i1,
/*52760*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52762*/         OPC_Scope, 9, /*->52773*/ // 10 children in Scope
/*52764*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52773*/         /*Scope*/ 9, /*->52783*/
/*52774*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52783*/         /*Scope*/ 9, /*->52793*/
/*52784*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52793*/         /*Scope*/ 9, /*->52803*/
/*52794*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52803*/         /*Scope*/ 9, /*->52813*/
/*52804*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52813*/         /*Scope*/ 9, /*->52823*/
/*52814*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52823*/         /*Scope*/ 9, /*->52833*/
/*52824*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52833*/         /*Scope*/ 9, /*->52843*/
/*52834*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52843*/         /*Scope*/ 9, /*->52853*/
/*52844*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52853*/         /*Scope*/ 9, /*->52863*/
/*52854*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52863*/         0, /*End of Scope*/
/*52864*/       /*Scope*/ 16, /*->52881*/
/*52865*/         OPC_CheckPredicate, 110, // Predicate_COND_ULT
/*52867*/         OPC_MoveParent,
/*52868*/         OPC_CheckType, MVT::i1,
/*52870*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52872*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52881*/       /*Scope*/ 16, /*->52898*/
/*52882*/         OPC_CheckPredicate, 89, // Predicate_COND_EQ
/*52884*/         OPC_MoveParent,
/*52885*/         OPC_CheckType, MVT::i1,
/*52887*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52889*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52898*/       /*Scope*/ 16, /*->52915*/
/*52899*/         OPC_CheckPredicate, 112, // Predicate_COND_ULE
/*52901*/         OPC_MoveParent,
/*52902*/         OPC_CheckType, MVT::i1,
/*52904*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52906*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52915*/       /*Scope*/ 16, /*->52932*/
/*52916*/         OPC_CheckPredicate, 113, // Predicate_COND_UGT
/*52918*/         OPC_MoveParent,
/*52919*/         OPC_CheckType, MVT::i1,
/*52921*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52923*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52932*/       /*Scope*/ 16, /*->52949*/
/*52933*/         OPC_CheckPredicate, 118, // Predicate_COND_NE
/*52935*/         OPC_MoveParent,
/*52936*/         OPC_CheckType, MVT::i1,
/*52938*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52940*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52949*/       /*Scope*/ 16, /*->52966*/
/*52950*/         OPC_CheckPredicate, 115, // Predicate_COND_UGE
/*52952*/         OPC_MoveParent,
/*52953*/         OPC_CheckType, MVT::i1,
/*52955*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52957*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52966*/       /*Scope*/ 99, /*->53066*/
/*52967*/         OPC_CheckPredicate, 104, // Predicate_COND_NULL
/*52969*/         OPC_MoveParent,
/*52970*/         OPC_CheckType, MVT::i1,
/*52972*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52974*/         OPC_Scope, 9, /*->52985*/ // 9 children in Scope
/*52976*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52985*/         /*Scope*/ 9, /*->52995*/
/*52986*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52995*/         /*Scope*/ 9, /*->53005*/
/*52996*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53005*/         /*Scope*/ 9, /*->53015*/
/*53006*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53015*/         /*Scope*/ 9, /*->53025*/
/*53016*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53025*/         /*Scope*/ 9, /*->53035*/
/*53026*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53035*/         /*Scope*/ 9, /*->53045*/
/*53036*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53045*/         /*Scope*/ 9, /*->53055*/
/*53046*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53055*/         /*Scope*/ 9, /*->53065*/
/*53056*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53065*/         0, /*End of Scope*/
/*53066*/       0, /*End of Scope*/
/*53067*/     0, /*End of Scope*/
/*53068*/   /*SwitchOpcode*/ 75, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->53146
/*53071*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*53072*/     OPC_CheckType, MVT::i1,
/*53074*/     OPC_Scope, 34, /*->53110*/ // 2 children in Scope
/*53076*/       OPC_CheckChild0Type, MVT::f32,
/*53078*/       OPC_RecordChild1, // #1 = $src1
/*53079*/       OPC_CheckChild1Type, MVT::i32,
/*53081*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53083*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*53086*/       OPC_Scope, 10, /*->53098*/ // 2 children in Scope
/*53088*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*53098*/       /*Scope*/ 10, /*->53109*/
/*53099*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*53109*/       0, /*End of Scope*/
/*53110*/     /*Scope*/ 34, /*->53145*/
/*53111*/       OPC_CheckChild0Type, MVT::f64,
/*53113*/       OPC_RecordChild1, // #1 = $src1
/*53114*/       OPC_CheckChild1Type, MVT::i32,
/*53116*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53118*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*53121*/       OPC_Scope, 10, /*->53133*/ // 2 children in Scope
/*53123*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*53133*/       /*Scope*/ 10, /*->53144*/
/*53134*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*53144*/       0, /*End of Scope*/
/*53145*/     0, /*End of Scope*/
/*53146*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_TO_FP16),// ->53170
/*53149*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*53150*/     OPC_CheckChild0Type, MVT::f32,
/*53152*/     OPC_CheckType, MVT::i32,
/*53154*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53156*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*53159*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*53170*/   /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SELECT),// ->53208
/*53173*/     OPC_RecordChild0, // #0 = $src2
/*53174*/     OPC_CheckChild0Type, MVT::i1,
/*53176*/     OPC_RecordChild1, // #1 = $src1
/*53177*/     OPC_RecordChild2, // #2 = $src0
/*53178*/     OPC_SwitchType /*2 cases */, 12, MVT::i32,// ->53193
/*53181*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53183*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src2, i32:i32:$src1, i32:i32:$src0) - Complexity = -997
                // Dst: (V_CNDMASK_B32_e64:i32 i32:i32:$src0, i32:i32:$src1, i1:i1:$src2)
/*53193*/     /*SwitchType*/ 12, MVT::f32,// ->53207
/*53195*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53197*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src2, f32:f32:$src1, f32:f32:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src0, ?:f32:$src1, ?:i1:$src2)
/*53207*/     0, // EndSwitchType
/*53208*/   /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::SMIN3),// ->53230
/*53211*/     OPC_RecordChild0, // #0 = $src0
/*53212*/     OPC_RecordChild1, // #1 = $src1
/*53213*/     OPC_RecordChild2, // #2 = $src2
/*53214*/     OPC_CheckChild2Type, MVT::i32,
/*53216*/     OPC_CheckType, MVT::i32,
/*53218*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53220*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53230*/   /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::UMIN3),// ->53252
/*53233*/     OPC_RecordChild0, // #0 = $src0
/*53234*/     OPC_RecordChild1, // #1 = $src1
/*53235*/     OPC_RecordChild2, // #2 = $src2
/*53236*/     OPC_CheckChild2Type, MVT::i32,
/*53238*/     OPC_CheckType, MVT::i32,
/*53240*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53242*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53252*/   /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::SMAX3),// ->53274
/*53255*/     OPC_RecordChild0, // #0 = $src0
/*53256*/     OPC_RecordChild1, // #1 = $src1
/*53257*/     OPC_RecordChild2, // #2 = $src2
/*53258*/     OPC_CheckChild2Type, MVT::i32,
/*53260*/     OPC_CheckType, MVT::i32,
/*53262*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53264*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53274*/   /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::UMAX3),// ->53296
/*53277*/     OPC_RecordChild0, // #0 = $src0
/*53278*/     OPC_RecordChild1, // #1 = $src1
/*53279*/     OPC_RecordChild2, // #2 = $src2
/*53280*/     OPC_CheckChild2Type, MVT::i32,
/*53282*/     OPC_CheckType, MVT::i32,
/*53284*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53286*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53296*/   /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::MAD),// ->53330
/*53299*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*53300*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*53301*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*53302*/     OPC_CheckType, MVT::f32,
/*53304*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53306*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*53309*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*53312*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*53315*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
              // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*53330*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::CLAMP),// ->53393
/*53333*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*53334*/     OPC_MoveChild, 1,
/*53336*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53339*/     OPC_CheckPredicate, 88, // Predicate_FP_ZERO
/*53341*/     OPC_MoveParent,
/*53342*/     OPC_MoveChild, 2,
/*53344*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53347*/     OPC_CheckPredicate, 87, // Predicate_FP_ONE
/*53349*/     OPC_MoveParent,
/*53350*/     OPC_CheckType, MVT::f32,
/*53352*/     OPC_Scope, 27, /*->53381*/ // 2 children in Scope
/*53354*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53356*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*53359*/       OPC_EmitInteger, MVT::i32, 0, 
/*53362*/       OPC_EmitInteger, MVT::i32, 0, 
/*53365*/       OPC_EmitInteger, MVT::i1, 1, 
/*53368*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 2, 1, 4, 5, 6, 3, 
                // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 23
                // Dst: (V_ADD_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, 0:i32, 0:i32, 1:i1, ?:i32:$omod)
/*53381*/     /*Scope*/ 10, /*->53392*/
/*53382*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53384*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*53392*/     0, /*End of Scope*/
/*53393*/   /*SwitchOpcode*/ 11|128,8/*1035*/, TARGET_VAL(ISD::FDIV),// ->54432
/*53397*/     OPC_Scope, 95|128,3/*479*/, /*->53879*/ // 2 children in Scope
/*53400*/       OPC_MoveChild, 0,
/*53402*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53405*/       OPC_CheckPredicate, 87, // Predicate_FP_ONE
/*53407*/       OPC_MoveParent,
/*53408*/       OPC_Scope, 113|128,1/*241*/, /*->53652*/ // 2 children in Scope
/*53411*/         OPC_MoveChild, 1,
/*53413*/         OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*53416*/         OPC_RecordChild0, // #0 = $src
/*53417*/         OPC_MoveParent,
/*53418*/         OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->53639
/*53422*/           OPC_Scope, 67, /*->53491*/ // 4 children in Scope
/*53424*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*53426*/             OPC_EmitInteger, MVT::i32, 1, 
/*53429*/             OPC_EmitInteger, MVT::i32, 0, 
/*53432*/             OPC_EmitInteger, MVT::i32, 0, 
/*53435*/             OPC_EmitInteger, MVT::i32, 0, 
/*53438*/             OPC_EmitInteger, MVT::i32, 0, 
/*53441*/             OPC_EmitInteger, MVT::i32, 0, 
/*53444*/             OPC_EmitInteger, MVT::i32, 0, 
/*53447*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53459*/             OPC_EmitInteger, MVT::i32, 1, 
/*53462*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53465*/             OPC_EmitInteger, MVT::i32, 0, 
/*53468*/             OPC_EmitInteger, MVT::i32, 0, 
/*53471*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*53491*/           /*Scope*/ 67, /*->53559*/
/*53492*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*53494*/             OPC_EmitInteger, MVT::i32, 1, 
/*53497*/             OPC_EmitInteger, MVT::i32, 0, 
/*53500*/             OPC_EmitInteger, MVT::i32, 0, 
/*53503*/             OPC_EmitInteger, MVT::i32, 0, 
/*53506*/             OPC_EmitInteger, MVT::i32, 0, 
/*53509*/             OPC_EmitInteger, MVT::i32, 0, 
/*53512*/             OPC_EmitInteger, MVT::i32, 0, 
/*53515*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53527*/             OPC_EmitInteger, MVT::i32, 1, 
/*53530*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53533*/             OPC_EmitInteger, MVT::i32, 0, 
/*53536*/             OPC_EmitInteger, MVT::i32, 0, 
/*53539*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*53559*/           /*Scope*/ 67, /*->53627*/
/*53560*/             OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*53562*/             OPC_EmitInteger, MVT::i32, 1, 
/*53565*/             OPC_EmitInteger, MVT::i32, 0, 
/*53568*/             OPC_EmitInteger, MVT::i32, 0, 
/*53571*/             OPC_EmitInteger, MVT::i32, 0, 
/*53574*/             OPC_EmitInteger, MVT::i32, 0, 
/*53577*/             OPC_EmitInteger, MVT::i32, 0, 
/*53580*/             OPC_EmitInteger, MVT::i32, 0, 
/*53583*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53595*/             OPC_EmitInteger, MVT::i32, 1, 
/*53598*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53601*/             OPC_EmitInteger, MVT::i32, 0, 
/*53604*/             OPC_EmitInteger, MVT::i32, 0, 
/*53607*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*53627*/           /*Scope*/ 10, /*->53638*/
/*53628*/             OPC_CheckPatternPredicate, 8, // (TM.Options.UnsafeFPMath)
/*53630*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                          1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*53638*/           0, /*End of Scope*/
/*53639*/         /*SwitchType*/ 10, MVT::f64,// ->53651
/*53641*/           OPC_CheckPatternPredicate, 8, // (TM.Options.UnsafeFPMath)
/*53643*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                        1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                    // Src: (fdiv:f64 (fpimm:f64)<<P:Predicate_FP_ONE>>, (fsqrt:f64 f64:f64:$src)) - Complexity = 10
                    // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*53651*/         0, // EndSwitchType
/*53652*/       /*Scope*/ 96|128,1/*224*/, /*->53878*/
/*53654*/         OPC_RecordChild1, // #0 = $src
/*53655*/         OPC_SwitchType /*2 cases */, 78|128,1/*206*/, MVT::f32,// ->53865
/*53659*/           OPC_Scope, 67, /*->53728*/ // 3 children in Scope
/*53661*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*53663*/             OPC_EmitInteger, MVT::i32, 1, 
/*53666*/             OPC_EmitInteger, MVT::i32, 0, 
/*53669*/             OPC_EmitInteger, MVT::i32, 0, 
/*53672*/             OPC_EmitInteger, MVT::i32, 0, 
/*53675*/             OPC_EmitInteger, MVT::i32, 0, 
/*53678*/             OPC_EmitInteger, MVT::i32, 0, 
/*53681*/             OPC_EmitInteger, MVT::i32, 0, 
/*53684*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53696*/             OPC_EmitInteger, MVT::i32, 1, 
/*53699*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53702*/             OPC_EmitInteger, MVT::i32, 0, 
/*53705*/             OPC_EmitInteger, MVT::i32, 0, 
/*53708*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*53728*/           /*Scope*/ 67, /*->53796*/
/*53729*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*53731*/             OPC_EmitInteger, MVT::i32, 1, 
/*53734*/             OPC_EmitInteger, MVT::i32, 0, 
/*53737*/             OPC_EmitInteger, MVT::i32, 0, 
/*53740*/             OPC_EmitInteger, MVT::i32, 0, 
/*53743*/             OPC_EmitInteger, MVT::i32, 0, 
/*53746*/             OPC_EmitInteger, MVT::i32, 0, 
/*53749*/             OPC_EmitInteger, MVT::i32, 0, 
/*53752*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53764*/             OPC_EmitInteger, MVT::i32, 1, 
/*53767*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53770*/             OPC_EmitInteger, MVT::i32, 0, 
/*53773*/             OPC_EmitInteger, MVT::i32, 0, 
/*53776*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*53796*/           /*Scope*/ 67, /*->53864*/
/*53797*/             OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*53799*/             OPC_EmitInteger, MVT::i32, 1, 
/*53802*/             OPC_EmitInteger, MVT::i32, 0, 
/*53805*/             OPC_EmitInteger, MVT::i32, 0, 
/*53808*/             OPC_EmitInteger, MVT::i32, 0, 
/*53811*/             OPC_EmitInteger, MVT::i32, 0, 
/*53814*/             OPC_EmitInteger, MVT::i32, 0, 
/*53817*/             OPC_EmitInteger, MVT::i32, 0, 
/*53820*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53832*/             OPC_EmitInteger, MVT::i32, 1, 
/*53835*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53838*/             OPC_EmitInteger, MVT::i32, 0, 
/*53841*/             OPC_EmitInteger, MVT::i32, 0, 
/*53844*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*53864*/           0, /*End of Scope*/
/*53865*/         /*SwitchType*/ 10, MVT::f64,// ->53877
/*53867*/           OPC_CheckPatternPredicate, 8, // (TM.Options.UnsafeFPMath)
/*53869*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e32), 0,
                        1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                    // Src: (fdiv:f64 (fpimm:f64)<<P:Predicate_FP_ONE>>, f64:f64:$src) - Complexity = 7
                    // Dst: (V_RCP_F64_e32:f64 ?:f64:$src)
/*53877*/         0, // EndSwitchType
/*53878*/       0, /*End of Scope*/
/*53879*/     /*Scope*/ 38|128,4/*550*/, /*->54431*/
/*53881*/       OPC_RecordChild0, // #0 = $src0
/*53882*/       OPC_RecordChild1, // #1 = $src1
/*53883*/       OPC_SwitchType /*2 cases */, 122|128,3/*506*/, MVT::f32,// ->54393
/*53887*/         OPC_Scope, 38|128,1/*166*/, /*->54056*/ // 3 children in Scope
/*53890*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*53892*/           OPC_EmitInteger, MVT::i32, 0, 
/*53895*/           OPC_EmitInteger, MVT::i32, 0, 
/*53898*/           OPC_EmitInteger, MVT::i32, 1, 
/*53901*/           OPC_EmitInteger, MVT::i32, 0, 
/*53904*/           OPC_EmitInteger, MVT::i32, 0, 
/*53907*/           OPC_EmitInteger, MVT::i32, 0, 
/*53910*/           OPC_EmitInteger, MVT::i32, 0, 
/*53913*/           OPC_EmitInteger, MVT::i32, 0, 
/*53916*/           OPC_EmitInteger, MVT::i32, 0, 
/*53919*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53931*/           OPC_EmitInteger, MVT::i32, 1, 
/*53934*/           OPC_EmitInteger, MVT::i32, 0, 
/*53937*/           OPC_EmitInteger, MVT::i32, 0, 
/*53940*/           OPC_EmitInteger, MVT::i32, 0, 
/*53943*/           OPC_EmitInteger, MVT::i32, 0, 
/*53946*/           OPC_EmitInteger, MVT::i32, 0, 
/*53949*/           OPC_EmitInteger, MVT::i32, 0, 
/*53952*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53964*/           OPC_EmitInteger, MVT::i32, 1, 
/*53967*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53970*/           OPC_EmitInteger, MVT::i32, 0, 
/*53973*/           OPC_EmitInteger, MVT::i32, 0, 
/*53976*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*53996*/           OPC_EmitInteger, MVT::i32, 0, 
/*53999*/           OPC_EmitInteger, MVT::i32, 0, 
/*54002*/           OPC_EmitInteger, MVT::i32, 0, 
/*54005*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54017*/           OPC_EmitInteger, MVT::i32, 1, 
/*54020*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54023*/           OPC_EmitInteger, MVT::i32, 0, 
/*54026*/           OPC_EmitInteger, MVT::i32, 0, 
/*54029*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*54056*/         /*Scope*/ 38|128,1/*166*/, /*->54224*/
/*54058*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54060*/           OPC_EmitInteger, MVT::i32, 0, 
/*54063*/           OPC_EmitInteger, MVT::i32, 0, 
/*54066*/           OPC_EmitInteger, MVT::i32, 1, 
/*54069*/           OPC_EmitInteger, MVT::i32, 0, 
/*54072*/           OPC_EmitInteger, MVT::i32, 0, 
/*54075*/           OPC_EmitInteger, MVT::i32, 0, 
/*54078*/           OPC_EmitInteger, MVT::i32, 0, 
/*54081*/           OPC_EmitInteger, MVT::i32, 0, 
/*54084*/           OPC_EmitInteger, MVT::i32, 0, 
/*54087*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54099*/           OPC_EmitInteger, MVT::i32, 1, 
/*54102*/           OPC_EmitInteger, MVT::i32, 0, 
/*54105*/           OPC_EmitInteger, MVT::i32, 0, 
/*54108*/           OPC_EmitInteger, MVT::i32, 0, 
/*54111*/           OPC_EmitInteger, MVT::i32, 0, 
/*54114*/           OPC_EmitInteger, MVT::i32, 0, 
/*54117*/           OPC_EmitInteger, MVT::i32, 0, 
/*54120*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54132*/           OPC_EmitInteger, MVT::i32, 1, 
/*54135*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54138*/           OPC_EmitInteger, MVT::i32, 0, 
/*54141*/           OPC_EmitInteger, MVT::i32, 0, 
/*54144*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54164*/           OPC_EmitInteger, MVT::i32, 0, 
/*54167*/           OPC_EmitInteger, MVT::i32, 0, 
/*54170*/           OPC_EmitInteger, MVT::i32, 0, 
/*54173*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54185*/           OPC_EmitInteger, MVT::i32, 1, 
/*54188*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54191*/           OPC_EmitInteger, MVT::i32, 0, 
/*54194*/           OPC_EmitInteger, MVT::i32, 0, 
/*54197*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*54224*/         /*Scope*/ 38|128,1/*166*/, /*->54392*/
/*54226*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*54228*/           OPC_EmitInteger, MVT::i32, 0, 
/*54231*/           OPC_EmitInteger, MVT::i32, 0, 
/*54234*/           OPC_EmitInteger, MVT::i32, 1, 
/*54237*/           OPC_EmitInteger, MVT::i32, 0, 
/*54240*/           OPC_EmitInteger, MVT::i32, 0, 
/*54243*/           OPC_EmitInteger, MVT::i32, 0, 
/*54246*/           OPC_EmitInteger, MVT::i32, 0, 
/*54249*/           OPC_EmitInteger, MVT::i32, 0, 
/*54252*/           OPC_EmitInteger, MVT::i32, 0, 
/*54255*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54267*/           OPC_EmitInteger, MVT::i32, 1, 
/*54270*/           OPC_EmitInteger, MVT::i32, 0, 
/*54273*/           OPC_EmitInteger, MVT::i32, 0, 
/*54276*/           OPC_EmitInteger, MVT::i32, 0, 
/*54279*/           OPC_EmitInteger, MVT::i32, 0, 
/*54282*/           OPC_EmitInteger, MVT::i32, 0, 
/*54285*/           OPC_EmitInteger, MVT::i32, 0, 
/*54288*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54300*/           OPC_EmitInteger, MVT::i32, 1, 
/*54303*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54306*/           OPC_EmitInteger, MVT::i32, 0, 
/*54309*/           OPC_EmitInteger, MVT::i32, 0, 
/*54312*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54332*/           OPC_EmitInteger, MVT::i32, 0, 
/*54335*/           OPC_EmitInteger, MVT::i32, 0, 
/*54338*/           OPC_EmitInteger, MVT::i32, 0, 
/*54341*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54353*/           OPC_EmitInteger, MVT::i32, 1, 
/*54356*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54359*/           OPC_EmitInteger, MVT::i32, 0, 
/*54362*/           OPC_EmitInteger, MVT::i32, 0, 
/*54365*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*54392*/         0, /*End of Scope*/
/*54393*/       /*SwitchType*/ 35, MVT::f64,// ->54430
/*54395*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54397*/         OPC_EmitInteger, MVT::i32, 0, 
/*54400*/         OPC_EmitInteger, MVT::i32, 0, 
/*54403*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_F64_e32), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1,  // Results = #4
/*54411*/         OPC_EmitInteger, MVT::i1, 0, 
/*54414*/         OPC_EmitInteger, MVT::i32, 0, 
/*54417*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 0, 3, 4, 5, 6, 
                  // Src: (fdiv:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (V_MUL_F64:f64 0:i32, ?:f64:$src0, 0:i32, (V_RCP_F64_e32:i64 ?:f64:$src1), 0:i1, 0:i32)
/*54430*/       0, // EndSwitchType
/*54431*/     0, /*End of Scope*/
/*54432*/   /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->54539
/*54435*/     OPC_RecordMemRef,
/*54436*/     OPC_RecordChild0, // #0 = $sbase
/*54437*/     OPC_RecordChild1, // #1 = $offset
/*54438*/     OPC_Scope, 66, /*->54506*/ // 2 children in Scope
/*54440*/       OPC_MoveChild, 1,
/*54442*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54445*/       OPC_Scope, 17, /*->54464*/ // 3 children in Scope
/*54447*/         OPC_CheckPredicate, 52, // Predicate_IMM8bitDWORD
/*54449*/         OPC_MoveParent,
/*54450*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*54452*/         OPC_EmitNodeXForm, 3, 1, // as_dword_i32imm
/*54455*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM8bitDWORD>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_dword_i32imm:i32 ?:i32:$offset))
/*54464*/       /*Scope*/ 17, /*->54482*/
/*54465*/         OPC_CheckPredicate, 53, // Predicate_IMM20bit
/*54467*/         OPC_MoveParent,
/*54468*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*54470*/         OPC_EmitNodeXForm, 4, 1, // as_i32imm
/*54473*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM20bit>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_i32imm:i32 ?:i32:$offset))
/*54482*/       /*Scope*/ 22, /*->54505*/
/*54483*/         OPC_MoveParent,
/*54484*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54486*/         OPC_EmitConvertToTarget, 1,
/*54488*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*54496*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32):$offset) - Complexity = 6
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, (S_MOV_B32:i32 (imm:i32):$offset))
/*54505*/       0, /*End of Scope*/
/*54506*/     /*Scope*/ 31, /*->54538*/
/*54507*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54509*/       OPC_EmitInteger, MVT::i32, 0, 
/*54512*/       OPC_EmitInteger, MVT::i16, 0, 
/*54515*/       OPC_EmitInteger, MVT::i1, 0, 
/*54518*/       OPC_EmitInteger, MVT::i1, 0, 
/*54521*/       OPC_EmitInteger, MVT::i1, 0, 
/*54524*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:v4i32:$sbase, ?:i32:$voff, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*54538*/     0, /*End of Scope*/
/*54539*/   /*SwitchOpcode*/ 2|128,6/*770*/, TARGET_VAL(ISD::FADD),// ->55313
/*54543*/     OPC_Scope, 85|128,1/*213*/, /*->54759*/ // 4 children in Scope
/*54546*/       OPC_MoveChild, 0,
/*54548*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54551*/       OPC_RecordChild0, // #0 = $src0
/*54552*/       OPC_RecordChild1, // #1 = $src1
/*54553*/       OPC_MoveParent,
/*54554*/       OPC_RecordChild1, // #2 = $src2
/*54555*/       OPC_CheckType, MVT::f32,
/*54557*/       OPC_Scope, 99, /*->54658*/ // 2 children in Scope
/*54559*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54561*/         OPC_EmitInteger, MVT::i32, 0, 
/*54564*/         OPC_EmitInteger, MVT::i32, 0, 
/*54567*/         OPC_EmitInteger, MVT::i32, 0, 
/*54570*/         OPC_EmitInteger, MVT::i32, 0, 
/*54573*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54585*/         OPC_EmitInteger, MVT::i32, 0, 
/*54588*/         OPC_EmitInteger, MVT::i32, 0, 
/*54591*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54603*/         OPC_EmitInteger, MVT::i32, 0, 
/*54606*/         OPC_EmitInteger, MVT::i32, 0, 
/*54609*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54621*/         OPC_EmitInteger, MVT::i32, 1, 
/*54624*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54627*/         OPC_EmitInteger, MVT::i32, 0, 
/*54630*/         OPC_EmitInteger, MVT::i32, 0, 
/*54633*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fadd:f32 (fmul:f32 f32:f32:$src0, f32:f32:$src1), f32:f32:$src2) - Complexity = 6
                  // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*54658*/       /*Scope*/ 99, /*->54758*/
/*54659*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54661*/         OPC_EmitInteger, MVT::i32, 0, 
/*54664*/         OPC_EmitInteger, MVT::i32, 0, 
/*54667*/         OPC_EmitInteger, MVT::i32, 0, 
/*54670*/         OPC_EmitInteger, MVT::i32, 0, 
/*54673*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54685*/         OPC_EmitInteger, MVT::i32, 0, 
/*54688*/         OPC_EmitInteger, MVT::i32, 0, 
/*54691*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54703*/         OPC_EmitInteger, MVT::i32, 0, 
/*54706*/         OPC_EmitInteger, MVT::i32, 0, 
/*54709*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54721*/         OPC_EmitInteger, MVT::i32, 1, 
/*54724*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54727*/         OPC_EmitInteger, MVT::i32, 0, 
/*54730*/         OPC_EmitInteger, MVT::i32, 0, 
/*54733*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fadd:f32 (fmul:f32 f32:f32:$src0, f32:f32:$src1), f32:f32:$src2) - Complexity = 6
                  // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*54758*/       0, /*End of Scope*/
/*54759*/     /*Scope*/ 66|128,2/*322*/, /*->55083*/
/*54761*/       OPC_RecordChild0, // #0 = $src2
/*54762*/       OPC_Scope, 84|128,1/*212*/, /*->54977*/ // 2 children in Scope
/*54765*/         OPC_MoveChild, 1,
/*54767*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54770*/         OPC_RecordChild0, // #1 = $src0
/*54771*/         OPC_RecordChild1, // #2 = $src1
/*54772*/         OPC_MoveParent,
/*54773*/         OPC_CheckType, MVT::f32,
/*54775*/         OPC_Scope, 99, /*->54876*/ // 2 children in Scope
/*54777*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54779*/           OPC_EmitInteger, MVT::i32, 0, 
/*54782*/           OPC_EmitInteger, MVT::i32, 0, 
/*54785*/           OPC_EmitInteger, MVT::i32, 0, 
/*54788*/           OPC_EmitInteger, MVT::i32, 0, 
/*54791*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54803*/           OPC_EmitInteger, MVT::i32, 0, 
/*54806*/           OPC_EmitInteger, MVT::i32, 0, 
/*54809*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54821*/           OPC_EmitInteger, MVT::i32, 0, 
/*54824*/           OPC_EmitInteger, MVT::i32, 0, 
/*54827*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54839*/           OPC_EmitInteger, MVT::i32, 1, 
/*54842*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54845*/           OPC_EmitInteger, MVT::i32, 0, 
/*54848*/           OPC_EmitInteger, MVT::i32, 0, 
/*54851*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (fadd:f32 f32:f32:$src2, (fmul:f32 f32:f32:$src0, f32:f32:$src1)) - Complexity = 6
                    // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*54876*/         /*Scope*/ 99, /*->54976*/
/*54877*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54879*/           OPC_EmitInteger, MVT::i32, 0, 
/*54882*/           OPC_EmitInteger, MVT::i32, 0, 
/*54885*/           OPC_EmitInteger, MVT::i32, 0, 
/*54888*/           OPC_EmitInteger, MVT::i32, 0, 
/*54891*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54903*/           OPC_EmitInteger, MVT::i32, 0, 
/*54906*/           OPC_EmitInteger, MVT::i32, 0, 
/*54909*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54921*/           OPC_EmitInteger, MVT::i32, 0, 
/*54924*/           OPC_EmitInteger, MVT::i32, 0, 
/*54927*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54939*/           OPC_EmitInteger, MVT::i32, 1, 
/*54942*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54945*/           OPC_EmitInteger, MVT::i32, 0, 
/*54948*/           OPC_EmitInteger, MVT::i32, 0, 
/*54951*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (fadd:f32 f32:f32:$src2, (fmul:f32 f32:f32:$src0, f32:f32:$src1)) - Complexity = 6
                    // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*54976*/         0, /*End of Scope*/
/*54977*/       /*Scope*/ 104, /*->55082*/
/*54978*/         OPC_RecordChild1, // #1 = $src1
/*54979*/         OPC_CheckType, MVT::f32,
/*54981*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54983*/         OPC_EmitInteger, MVT::i32, 0, 
/*54986*/         OPC_EmitInteger, MVT::i32, 0, 
/*54989*/         OPC_EmitInteger, MVT::i32, 1, 
/*54992*/         OPC_EmitInteger, MVT::i32, 0, 
/*54995*/         OPC_EmitInteger, MVT::i32, 0, 
/*54998*/         OPC_EmitInteger, MVT::i32, 0, 
/*55001*/         OPC_EmitInteger, MVT::i32, 0, 
/*55004*/         OPC_EmitInteger, MVT::i32, 0, 
/*55007*/         OPC_EmitInteger, MVT::i32, 0, 
/*55010*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55022*/         OPC_EmitInteger, MVT::i32, 0, 
/*55025*/         OPC_EmitInteger, MVT::i32, 0, 
/*55028*/         OPC_EmitInteger, MVT::i32, 0, 
/*55031*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55043*/         OPC_EmitInteger, MVT::i32, 1, 
/*55046*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55049*/         OPC_EmitInteger, MVT::i32, 0, 
/*55052*/         OPC_EmitInteger, MVT::i32, 0, 
/*55055*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55082*/       0, /*End of Scope*/
/*55083*/     /*Scope*/ 65, /*->55149*/
/*55084*/       OPC_MoveChild, 0,
/*55086*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55089*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*55090*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*55091*/       OPC_MoveParent,
/*55092*/       OPC_RecordChild1, // #2 = $VOP3Mods:src2:src2_modifiers
/*55093*/       OPC_CheckType, MVT::f32,
/*55095*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55097*/       OPC_Scope, 24, /*->55123*/ // 2 children in Scope
/*55099*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*55102*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*55105*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*55108*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fadd:f32 (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -961
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*55123*/       /*Scope*/ 24, /*->55148*/
/*55124*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #3 #4
/*55127*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #5 #6 #7 #8
/*55130*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*55133*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 10, 9, 7, 8, 
                  // Src: (fadd:f32 (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -961
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*55148*/       0, /*End of Scope*/
/*55149*/     /*Scope*/ 33|128,1/*161*/, /*->55312*/
/*55151*/       OPC_RecordChild0, // #0 = $VOP3Mods:src2:src2_modifiers
/*55152*/       OPC_Scope, 61, /*->55215*/ // 2 children in Scope
/*55154*/         OPC_MoveChild, 1,
/*55156*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55159*/         OPC_RecordChild0, // #1 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*55160*/         OPC_RecordChild1, // #2 = $VOP3Mods:src1:src1_modifiers
/*55161*/         OPC_MoveParent,
/*55162*/         OPC_CheckType, MVT::f32,
/*55164*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55166*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #3 #4
/*55169*/         OPC_Scope, 21, /*->55192*/ // 2 children in Scope
/*55171*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #5 #6 #7 #8
/*55174*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*55177*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                        1/*#VTs*/, MVT::f32, 8/*#Ops*/, 6, 5, 10, 9, 4, 3, 7, 8, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers))) - Complexity = -961
                    // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*55192*/         /*Scope*/ 21, /*->55214*/
/*55193*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #5 #6
/*55196*/           OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectVOP3Mods0:$ #7 #8 #9 #10
/*55199*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                        1/*#VTs*/, MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))) - Complexity = -961
                    // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*55214*/         0, /*End of Scope*/
/*55215*/       /*Scope*/ 95, /*->55311*/
/*55216*/         OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*55217*/         OPC_SwitchType /*2 cases */, 44, MVT::f32,// ->55264
/*55220*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55222*/           OPC_Scope, 19, /*->55243*/ // 2 children in Scope
/*55224*/             OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55227*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55230*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                          1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                      // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55243*/           /*Scope*/ 19, /*->55263*/
/*55244*/             OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55247*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55250*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                          1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                      // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                      // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55263*/           0, /*End of Scope*/
/*55264*/         /*SwitchType*/ 44, MVT::f64,// ->55310
/*55266*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55268*/           OPC_Scope, 19, /*->55289*/ // 2 children in Scope
/*55270*/             OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55273*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55276*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                          1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                      // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                      // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55289*/           /*Scope*/ 19, /*->55309*/
/*55290*/             OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55293*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55296*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                          1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                      // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                      // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55309*/           0, /*End of Scope*/
/*55310*/         0, // EndSwitchType
/*55311*/       0, /*End of Scope*/
/*55312*/     0, /*End of Scope*/
/*55313*/   /*SwitchOpcode*/ 110|128,3/*494*/, TARGET_VAL(AMDGPUISD::RCP),// ->55811
/*55317*/     OPC_Scope, 113|128,1/*241*/, /*->55561*/ // 2 children in Scope
/*55320*/       OPC_MoveChild, 0,
/*55322*/       OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*55325*/       OPC_RecordChild0, // #0 = $src
/*55326*/       OPC_MoveParent,
/*55327*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->55548
/*55331*/         OPC_Scope, 67, /*->55400*/ // 4 children in Scope
/*55333*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*55335*/           OPC_EmitInteger, MVT::i32, 1, 
/*55338*/           OPC_EmitInteger, MVT::i32, 0, 
/*55341*/           OPC_EmitInteger, MVT::i32, 0, 
/*55344*/           OPC_EmitInteger, MVT::i32, 0, 
/*55347*/           OPC_EmitInteger, MVT::i32, 0, 
/*55350*/           OPC_EmitInteger, MVT::i32, 0, 
/*55353*/           OPC_EmitInteger, MVT::i32, 0, 
/*55356*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55368*/           OPC_EmitInteger, MVT::i32, 1, 
/*55371*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55374*/           OPC_EmitInteger, MVT::i32, 0, 
/*55377*/           OPC_EmitInteger, MVT::i32, 0, 
/*55380*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*55400*/         /*Scope*/ 67, /*->55468*/
/*55401*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55403*/           OPC_EmitInteger, MVT::i32, 1, 
/*55406*/           OPC_EmitInteger, MVT::i32, 0, 
/*55409*/           OPC_EmitInteger, MVT::i32, 0, 
/*55412*/           OPC_EmitInteger, MVT::i32, 0, 
/*55415*/           OPC_EmitInteger, MVT::i32, 0, 
/*55418*/           OPC_EmitInteger, MVT::i32, 0, 
/*55421*/           OPC_EmitInteger, MVT::i32, 0, 
/*55424*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55436*/           OPC_EmitInteger, MVT::i32, 1, 
/*55439*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55442*/           OPC_EmitInteger, MVT::i32, 0, 
/*55445*/           OPC_EmitInteger, MVT::i32, 0, 
/*55448*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*55468*/         /*Scope*/ 67, /*->55536*/
/*55469*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*55471*/           OPC_EmitInteger, MVT::i32, 1, 
/*55474*/           OPC_EmitInteger, MVT::i32, 0, 
/*55477*/           OPC_EmitInteger, MVT::i32, 0, 
/*55480*/           OPC_EmitInteger, MVT::i32, 0, 
/*55483*/           OPC_EmitInteger, MVT::i32, 0, 
/*55486*/           OPC_EmitInteger, MVT::i32, 0, 
/*55489*/           OPC_EmitInteger, MVT::i32, 0, 
/*55492*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55504*/           OPC_EmitInteger, MVT::i32, 1, 
/*55507*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55510*/           OPC_EmitInteger, MVT::i32, 0, 
/*55513*/           OPC_EmitInteger, MVT::i32, 0, 
/*55516*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*55536*/         /*Scope*/ 10, /*->55547*/
/*55537*/           OPC_CheckPatternPredicate, 8, // (TM.Options.UnsafeFPMath)
/*55539*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*55547*/         0, /*End of Scope*/
/*55548*/       /*SwitchType*/ 10, MVT::f64,// ->55560
/*55550*/         OPC_CheckPatternPredicate, 8, // (TM.Options.UnsafeFPMath)
/*55552*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*55560*/       0, // EndSwitchType
/*55561*/     /*Scope*/ 119|128,1/*247*/, /*->55810*/
/*55563*/       OPC_RecordChild0, // #0 = $src0
/*55564*/       OPC_SwitchType /*2 cases */, 95|128,1/*223*/, MVT::f32,// ->55791
/*55568*/         OPC_Scope, 67, /*->55637*/ // 4 children in Scope
/*55570*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*55572*/           OPC_EmitInteger, MVT::i32, 1, 
/*55575*/           OPC_EmitInteger, MVT::i32, 0, 
/*55578*/           OPC_EmitInteger, MVT::i32, 0, 
/*55581*/           OPC_EmitInteger, MVT::i32, 0, 
/*55584*/           OPC_EmitInteger, MVT::i32, 0, 
/*55587*/           OPC_EmitInteger, MVT::i32, 0, 
/*55590*/           OPC_EmitInteger, MVT::i32, 0, 
/*55593*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55605*/           OPC_EmitInteger, MVT::i32, 1, 
/*55608*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55611*/           OPC_EmitInteger, MVT::i32, 0, 
/*55614*/           OPC_EmitInteger, MVT::i32, 0, 
/*55617*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*55637*/         /*Scope*/ 67, /*->55705*/
/*55638*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55640*/           OPC_EmitInteger, MVT::i32, 1, 
/*55643*/           OPC_EmitInteger, MVT::i32, 0, 
/*55646*/           OPC_EmitInteger, MVT::i32, 0, 
/*55649*/           OPC_EmitInteger, MVT::i32, 0, 
/*55652*/           OPC_EmitInteger, MVT::i32, 0, 
/*55655*/           OPC_EmitInteger, MVT::i32, 0, 
/*55658*/           OPC_EmitInteger, MVT::i32, 0, 
/*55661*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55673*/           OPC_EmitInteger, MVT::i32, 1, 
/*55676*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55679*/           OPC_EmitInteger, MVT::i32, 0, 
/*55682*/           OPC_EmitInteger, MVT::i32, 0, 
/*55685*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*55705*/         /*Scope*/ 67, /*->55773*/
/*55706*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*55708*/           OPC_EmitInteger, MVT::i32, 1, 
/*55711*/           OPC_EmitInteger, MVT::i32, 0, 
/*55714*/           OPC_EmitInteger, MVT::i32, 0, 
/*55717*/           OPC_EmitInteger, MVT::i32, 0, 
/*55720*/           OPC_EmitInteger, MVT::i32, 0, 
/*55723*/           OPC_EmitInteger, MVT::i32, 0, 
/*55726*/           OPC_EmitInteger, MVT::i32, 0, 
/*55729*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55741*/           OPC_EmitInteger, MVT::i32, 1, 
/*55744*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55747*/           OPC_EmitInteger, MVT::i32, 0, 
/*55750*/           OPC_EmitInteger, MVT::i32, 0, 
/*55753*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*55773*/         /*Scope*/ 16, /*->55790*/
/*55774*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55776*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55779*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55790*/         0, /*End of Scope*/
/*55791*/       /*SwitchType*/ 16, MVT::f64,// ->55809
/*55793*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55795*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55798*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55809*/       0, // EndSwitchType
/*55810*/     0, /*End of Scope*/
/*55811*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FNEG),// ->56047
/*55815*/     OPC_Scope, 110, /*->55927*/ // 2 children in Scope
/*55817*/       OPC_MoveChild, 0,
/*55819*/       OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*55822*/       OPC_RecordChild0, // #0 = $src
/*55823*/       OPC_MoveParent,
/*55824*/       OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->55853
/*55827*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55829*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55836*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*55844*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (V_OR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*55853*/       /*SwitchType*/ 71, MVT::f64,// ->55926
/*55855*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55857*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55860*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55863*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55872*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55875*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55878*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55887*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55894*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*55902*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*55911*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55914*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*55926*/       0, // EndSwitchType
/*55927*/     /*Scope*/ 118, /*->56046*/
/*55928*/       OPC_RecordChild0, // #0 = $src
/*55929*/       OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->55972
/*55932*/         OPC_Scope, 26, /*->55960*/ // 2 children in Scope
/*55934*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55936*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55943*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*55951*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*55960*/         /*Scope*/ 10, /*->55971*/
/*55961*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55963*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*55971*/         0, /*End of Scope*/
/*55972*/       /*SwitchType*/ 71, MVT::f64,// ->56045
/*55974*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55976*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55979*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55982*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55991*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55994*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55997*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*56006*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*56013*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*56021*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*56030*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*56033*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*56045*/       0, // EndSwitchType
/*56046*/     0, /*End of Scope*/
/*56047*/   /*SwitchOpcode*/ 72, TARGET_VAL(ISD::ConstantFP),// ->56122
/*56050*/     OPC_RecordNode, // #0 = $imm
/*56051*/     OPC_SwitchType /*2 cases */, 48, MVT::f32,// ->56102
/*56054*/       OPC_Scope, 15, /*->56071*/ // 2 children in Scope
/*56056*/         OPC_CheckPredicate, 119, // Predicate_anonymous_1394
/*56058*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56060*/         OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*56063*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1394>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*56071*/       /*Scope*/ 29, /*->56101*/
/*56072*/         OPC_Scope, 13, /*->56087*/ // 2 children in Scope
/*56074*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56076*/           OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*56079*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*56087*/         /*Scope*/ 12, /*->56100*/
/*56088*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56090*/           OPC_EmitConvertToTarget, 0,
/*56092*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$val - Complexity = 3
                    // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*56100*/         0, /*End of Scope*/
/*56101*/       0, /*End of Scope*/
/*56102*/     /*SwitchType*/ 17, MVT::f64,// ->56121
/*56104*/       OPC_CheckPredicate, 120, // Predicate_anonymous_1402
/*56106*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56108*/       OPC_EmitConvertToTarget, 0,
/*56110*/       OPC_EmitNodeXForm, 7, 1, // bitcast_fpimm_to_i64
/*56113*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1402>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1403>>:$imm))
/*56121*/     0, // EndSwitchType
/*56122*/   /*SwitchOpcode*/ 74|128,1/*202*/, TARGET_VAL(ISD::FMUL),// ->56328
/*56126*/     OPC_RecordChild0, // #0 = $src0
/*56127*/     OPC_RecordChild1, // #1 = $src1
/*56128*/     OPC_SwitchType /*2 cases */, 21|128,1/*149*/, MVT::f32,// ->56281
/*56132*/       OPC_Scope, 101, /*->56235*/ // 2 children in Scope
/*56134*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56136*/         OPC_EmitInteger, MVT::i32, 0, 
/*56139*/         OPC_EmitInteger, MVT::i32, 0, 
/*56142*/         OPC_EmitInteger, MVT::i32, 1, 
/*56145*/         OPC_EmitInteger, MVT::i32, 0, 
/*56148*/         OPC_EmitInteger, MVT::i32, 0, 
/*56151*/         OPC_EmitInteger, MVT::i32, 0, 
/*56154*/         OPC_EmitInteger, MVT::i32, 0, 
/*56157*/         OPC_EmitInteger, MVT::i32, 0, 
/*56160*/         OPC_EmitInteger, MVT::i32, 0, 
/*56163*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56175*/         OPC_EmitInteger, MVT::i32, 0, 
/*56178*/         OPC_EmitInteger, MVT::i32, 0, 
/*56181*/         OPC_EmitInteger, MVT::i32, 0, 
/*56184*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56196*/         OPC_EmitInteger, MVT::i32, 1, 
/*56199*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56202*/         OPC_EmitInteger, MVT::i32, 0, 
/*56205*/         OPC_EmitInteger, MVT::i32, 0, 
/*56208*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56235*/       /*Scope*/ 44, /*->56280*/
/*56236*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56238*/         OPC_Scope, 19, /*->56259*/ // 2 children in Scope
/*56240*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56243*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56246*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56259*/         /*Scope*/ 19, /*->56279*/
/*56260*/           OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*56263*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*56266*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56279*/         0, /*End of Scope*/
/*56280*/       0, /*End of Scope*/
/*56281*/     /*SwitchType*/ 44, MVT::f64,// ->56327
/*56283*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56285*/       OPC_Scope, 19, /*->56306*/ // 2 children in Scope
/*56287*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56290*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56293*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56306*/       /*Scope*/ 19, /*->56326*/
/*56307*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*56310*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*56313*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56326*/       0, /*End of Scope*/
/*56327*/     0, // EndSwitchType
/*56328*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->56462
/*56332*/     OPC_RecordChild0, // #0 = $src0
/*56333*/     OPC_RecordChild1, // #1 = $src1
/*56334*/     OPC_CheckType, MVT::f32,
/*56336*/     OPC_Scope, 101, /*->56439*/ // 2 children in Scope
/*56338*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56340*/       OPC_EmitInteger, MVT::i32, 0, 
/*56343*/       OPC_EmitInteger, MVT::i32, 0, 
/*56346*/       OPC_EmitInteger, MVT::i32, 1, 
/*56349*/       OPC_EmitInteger, MVT::i32, 0, 
/*56352*/       OPC_EmitInteger, MVT::i32, 0, 
/*56355*/       OPC_EmitInteger, MVT::i32, 0, 
/*56358*/       OPC_EmitInteger, MVT::i32, 0, 
/*56361*/       OPC_EmitInteger, MVT::i32, 0, 
/*56364*/       OPC_EmitInteger, MVT::i32, 0, 
/*56367*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56379*/       OPC_EmitInteger, MVT::i32, 0, 
/*56382*/       OPC_EmitInteger, MVT::i32, 0, 
/*56385*/       OPC_EmitInteger, MVT::i32, 0, 
/*56388*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56400*/       OPC_EmitInteger, MVT::i32, 1, 
/*56403*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56406*/       OPC_EmitInteger, MVT::i32, 0, 
/*56409*/       OPC_EmitInteger, MVT::i32, 0, 
/*56412*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56439*/     /*Scope*/ 21, /*->56461*/
/*56440*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*56442*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56445*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56448*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56461*/     0, /*End of Scope*/
/*56462*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->56596
/*56466*/     OPC_RecordChild0, // #0 = $src0
/*56467*/     OPC_RecordChild1, // #1 = $src1
/*56468*/     OPC_CheckType, MVT::f32,
/*56470*/     OPC_Scope, 101, /*->56573*/ // 2 children in Scope
/*56472*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56474*/       OPC_EmitInteger, MVT::i32, 0, 
/*56477*/       OPC_EmitInteger, MVT::i32, 0, 
/*56480*/       OPC_EmitInteger, MVT::i32, 1, 
/*56483*/       OPC_EmitInteger, MVT::i32, 0, 
/*56486*/       OPC_EmitInteger, MVT::i32, 0, 
/*56489*/       OPC_EmitInteger, MVT::i32, 0, 
/*56492*/       OPC_EmitInteger, MVT::i32, 0, 
/*56495*/       OPC_EmitInteger, MVT::i32, 0, 
/*56498*/       OPC_EmitInteger, MVT::i32, 0, 
/*56501*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56513*/       OPC_EmitInteger, MVT::i32, 0, 
/*56516*/       OPC_EmitInteger, MVT::i32, 0, 
/*56519*/       OPC_EmitInteger, MVT::i32, 0, 
/*56522*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56534*/       OPC_EmitInteger, MVT::i32, 1, 
/*56537*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56540*/       OPC_EmitInteger, MVT::i32, 0, 
/*56543*/       OPC_EmitInteger, MVT::i32, 0, 
/*56546*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56573*/     /*Scope*/ 21, /*->56595*/
/*56574*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*56576*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56579*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56582*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56595*/     0, /*End of Scope*/
/*56596*/   /*SwitchOpcode*/ 90, TARGET_VAL(AMDGPUISD::FRACT),// ->56689
/*56599*/     OPC_RecordChild0, // #0 = $src0
/*56600*/     OPC_CheckType, MVT::f32,
/*56602*/     OPC_Scope, 67, /*->56671*/ // 2 children in Scope
/*56604*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56606*/       OPC_EmitInteger, MVT::i32, 1, 
/*56609*/       OPC_EmitInteger, MVT::i32, 0, 
/*56612*/       OPC_EmitInteger, MVT::i32, 0, 
/*56615*/       OPC_EmitInteger, MVT::i32, 0, 
/*56618*/       OPC_EmitInteger, MVT::i32, 0, 
/*56621*/       OPC_EmitInteger, MVT::i32, 0, 
/*56624*/       OPC_EmitInteger, MVT::i32, 0, 
/*56627*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56639*/       OPC_EmitInteger, MVT::i32, 1, 
/*56642*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56645*/       OPC_EmitInteger, MVT::i32, 0, 
/*56648*/       OPC_EmitInteger, MVT::i32, 0, 
/*56651*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*56671*/     /*Scope*/ 16, /*->56688*/
/*56672*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56674*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56677*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56688*/     0, /*End of Scope*/
/*56689*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FTRUNC),// ->56802
/*56692*/     OPC_RecordChild0, // #0 = $src0
/*56693*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->56783
/*56696*/       OPC_Scope, 67, /*->56765*/ // 2 children in Scope
/*56698*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56700*/         OPC_EmitInteger, MVT::i32, 1, 
/*56703*/         OPC_EmitInteger, MVT::i32, 0, 
/*56706*/         OPC_EmitInteger, MVT::i32, 0, 
/*56709*/         OPC_EmitInteger, MVT::i32, 0, 
/*56712*/         OPC_EmitInteger, MVT::i32, 0, 
/*56715*/         OPC_EmitInteger, MVT::i32, 0, 
/*56718*/         OPC_EmitInteger, MVT::i32, 0, 
/*56721*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56733*/         OPC_EmitInteger, MVT::i32, 1, 
/*56736*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56739*/         OPC_EmitInteger, MVT::i32, 0, 
/*56742*/         OPC_EmitInteger, MVT::i32, 0, 
/*56745*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*56765*/       /*Scope*/ 16, /*->56782*/
/*56766*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56768*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56782*/       0, /*End of Scope*/
/*56783*/     /*SwitchType*/ 16, MVT::f64,// ->56801
/*56785*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*56787*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56790*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56801*/     0, // EndSwitchType
/*56802*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FCEIL),// ->56915
/*56805*/     OPC_RecordChild0, // #0 = $src0
/*56806*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->56896
/*56809*/       OPC_Scope, 67, /*->56878*/ // 2 children in Scope
/*56811*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56813*/         OPC_EmitInteger, MVT::i32, 1, 
/*56816*/         OPC_EmitInteger, MVT::i32, 0, 
/*56819*/         OPC_EmitInteger, MVT::i32, 0, 
/*56822*/         OPC_EmitInteger, MVT::i32, 0, 
/*56825*/         OPC_EmitInteger, MVT::i32, 0, 
/*56828*/         OPC_EmitInteger, MVT::i32, 0, 
/*56831*/         OPC_EmitInteger, MVT::i32, 0, 
/*56834*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56846*/         OPC_EmitInteger, MVT::i32, 1, 
/*56849*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56852*/         OPC_EmitInteger, MVT::i32, 0, 
/*56855*/         OPC_EmitInteger, MVT::i32, 0, 
/*56858*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CEIL), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*56878*/       /*Scope*/ 16, /*->56895*/
/*56879*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56881*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56884*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56895*/       0, /*End of Scope*/
/*56896*/     /*SwitchType*/ 16, MVT::f64,// ->56914
/*56898*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*56900*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56903*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56914*/     0, // EndSwitchType
/*56915*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FRINT),// ->57028
/*56918*/     OPC_RecordChild0, // #0 = $src0
/*56919*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->57009
/*56922*/       OPC_Scope, 67, /*->56991*/ // 2 children in Scope
/*56924*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56926*/         OPC_EmitInteger, MVT::i32, 1, 
/*56929*/         OPC_EmitInteger, MVT::i32, 0, 
/*56932*/         OPC_EmitInteger, MVT::i32, 0, 
/*56935*/         OPC_EmitInteger, MVT::i32, 0, 
/*56938*/         OPC_EmitInteger, MVT::i32, 0, 
/*56941*/         OPC_EmitInteger, MVT::i32, 0, 
/*56944*/         OPC_EmitInteger, MVT::i32, 0, 
/*56947*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56959*/         OPC_EmitInteger, MVT::i32, 1, 
/*56962*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56965*/         OPC_EmitInteger, MVT::i32, 0, 
/*56968*/         OPC_EmitInteger, MVT::i32, 0, 
/*56971*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RNDNE), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*56991*/       /*Scope*/ 16, /*->57008*/
/*56992*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56994*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56997*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57008*/       0, /*End of Scope*/
/*57009*/     /*SwitchType*/ 16, MVT::f64,// ->57027
/*57011*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*57013*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57016*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57027*/     0, // EndSwitchType
/*57028*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FFLOOR),// ->57141
/*57031*/     OPC_RecordChild0, // #0 = $src0
/*57032*/     OPC_SwitchType /*2 cases */, 87, MVT::f32,// ->57122
/*57035*/       OPC_Scope, 67, /*->57104*/ // 2 children in Scope
/*57037*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57039*/         OPC_EmitInteger, MVT::i32, 1, 
/*57042*/         OPC_EmitInteger, MVT::i32, 0, 
/*57045*/         OPC_EmitInteger, MVT::i32, 0, 
/*57048*/         OPC_EmitInteger, MVT::i32, 0, 
/*57051*/         OPC_EmitInteger, MVT::i32, 0, 
/*57054*/         OPC_EmitInteger, MVT::i32, 0, 
/*57057*/         OPC_EmitInteger, MVT::i32, 0, 
/*57060*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57072*/         OPC_EmitInteger, MVT::i32, 1, 
/*57075*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57078*/         OPC_EmitInteger, MVT::i32, 0, 
/*57081*/         OPC_EmitInteger, MVT::i32, 0, 
/*57084*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLOOR), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*57104*/       /*Scope*/ 16, /*->57121*/
/*57105*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57107*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57110*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57121*/       0, /*End of Scope*/
/*57122*/     /*SwitchType*/ 16, MVT::f64,// ->57140
/*57124*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*57126*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57129*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57140*/     0, // EndSwitchType
/*57141*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(AMDGPUISD::DOT4),// ->57492
/*57145*/     OPC_RecordChild0, // #0 = $src0_X
/*57146*/     OPC_RecordChild1, // #1 = $src1_X
/*57147*/     OPC_RecordChild2, // #2 = $src0_Y
/*57148*/     OPC_RecordChild3, // #3 = $src1_Y
/*57149*/     OPC_RecordChild4, // #4 = $src0_Z
/*57150*/     OPC_RecordChild5, // #5 = $src1_Z
/*57151*/     OPC_RecordChild6, // #6 = $src0_W
/*57152*/     OPC_RecordChild7, // #7 = $src1_W
/*57153*/     OPC_CheckType, MVT::f32,
/*57155*/     OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57157*/     OPC_EmitInteger, MVT::i32, 0, 
/*57160*/     OPC_EmitInteger, MVT::i32, 0, 
/*57163*/     OPC_EmitInteger, MVT::i32, 1, 
/*57166*/     OPC_EmitInteger, MVT::i32, 0, 
/*57169*/     OPC_EmitInteger, MVT::i32, 0, 
/*57172*/     OPC_EmitInteger, MVT::i32, 0, 
/*57175*/     OPC_EmitInteger, MVT::i32, 0, 
/*57178*/     OPC_EmitInteger, MVT::i32, 0, 
/*57181*/     OPC_EmitInteger, MVT::i32, 0, 
/*57184*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57196*/     OPC_EmitInteger, MVT::i32, 0, 
/*57199*/     OPC_EmitInteger, MVT::i32, 0, 
/*57202*/     OPC_EmitInteger, MVT::i32, 0, 
/*57205*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57217*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57220*/     OPC_EmitInteger, MVT::i32, 0, 
/*57223*/     OPC_EmitInteger, MVT::i32, 0, 
/*57226*/     OPC_EmitInteger, MVT::i32, 1, 
/*57229*/     OPC_EmitInteger, MVT::i32, 0, 
/*57232*/     OPC_EmitInteger, MVT::i32, 0, 
/*57235*/     OPC_EmitInteger, MVT::i32, 0, 
/*57238*/     OPC_EmitInteger, MVT::i32, 0, 
/*57241*/     OPC_EmitInteger, MVT::i32, 0, 
/*57244*/     OPC_EmitInteger, MVT::i32, 0, 
/*57247*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57259*/     OPC_EmitInteger, MVT::i32, 0, 
/*57262*/     OPC_EmitInteger, MVT::i32, 0, 
/*57265*/     OPC_EmitInteger, MVT::i32, 0, 
/*57268*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57280*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57283*/     OPC_EmitInteger, MVT::i32, 0, 
/*57286*/     OPC_EmitInteger, MVT::i32, 0, 
/*57289*/     OPC_EmitInteger, MVT::i32, 1, 
/*57292*/     OPC_EmitInteger, MVT::i32, 0, 
/*57295*/     OPC_EmitInteger, MVT::i32, 0, 
/*57298*/     OPC_EmitInteger, MVT::i32, 0, 
/*57301*/     OPC_EmitInteger, MVT::i32, 0, 
/*57304*/     OPC_EmitInteger, MVT::i32, 0, 
/*57307*/     OPC_EmitInteger, MVT::i32, 0, 
/*57310*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57322*/     OPC_EmitInteger, MVT::i32, 0, 
/*57325*/     OPC_EmitInteger, MVT::i32, 0, 
/*57328*/     OPC_EmitInteger, MVT::i32, 0, 
/*57331*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57343*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57346*/     OPC_EmitInteger, MVT::i32, 0, 
/*57349*/     OPC_EmitInteger, MVT::i32, 0, 
/*57352*/     OPC_EmitInteger, MVT::i32, 1, 
/*57355*/     OPC_EmitInteger, MVT::i32, 0, 
/*57358*/     OPC_EmitInteger, MVT::i32, 0, 
/*57361*/     OPC_EmitInteger, MVT::i32, 0, 
/*57364*/     OPC_EmitInteger, MVT::i32, 0, 
/*57367*/     OPC_EmitInteger, MVT::i32, 0, 
/*57370*/     OPC_EmitInteger, MVT::i32, 0, 
/*57373*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57385*/     OPC_EmitInteger, MVT::i32, 0, 
/*57388*/     OPC_EmitInteger, MVT::i32, 0, 
/*57391*/     OPC_EmitInteger, MVT::i32, 0, 
/*57394*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57406*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57409*/     OPC_EmitInteger, MVT::i32, 0, 
/*57412*/     OPC_EmitInteger, MVT::i32, 0, 
/*57415*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DOT_4), 0,
                  1/*#VTs*/, MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*57492*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::FEXP2),// ->57722
/*57496*/     OPC_RecordChild0, // #0 = $src0
/*57497*/     OPC_CheckType, MVT::f32,
/*57499*/     OPC_Scope, 67, /*->57568*/ // 4 children in Scope
/*57501*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57503*/       OPC_EmitInteger, MVT::i32, 1, 
/*57506*/       OPC_EmitInteger, MVT::i32, 0, 
/*57509*/       OPC_EmitInteger, MVT::i32, 0, 
/*57512*/       OPC_EmitInteger, MVT::i32, 0, 
/*57515*/       OPC_EmitInteger, MVT::i32, 0, 
/*57518*/       OPC_EmitInteger, MVT::i32, 0, 
/*57521*/       OPC_EmitInteger, MVT::i32, 0, 
/*57524*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57536*/       OPC_EmitInteger, MVT::i32, 1, 
/*57539*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57542*/       OPC_EmitInteger, MVT::i32, 0, 
/*57545*/       OPC_EmitInteger, MVT::i32, 0, 
/*57548*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57568*/     /*Scope*/ 67, /*->57636*/
/*57569*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57571*/       OPC_EmitInteger, MVT::i32, 1, 
/*57574*/       OPC_EmitInteger, MVT::i32, 0, 
/*57577*/       OPC_EmitInteger, MVT::i32, 0, 
/*57580*/       OPC_EmitInteger, MVT::i32, 0, 
/*57583*/       OPC_EmitInteger, MVT::i32, 0, 
/*57586*/       OPC_EmitInteger, MVT::i32, 0, 
/*57589*/       OPC_EmitInteger, MVT::i32, 0, 
/*57592*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57604*/       OPC_EmitInteger, MVT::i32, 1, 
/*57607*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57610*/       OPC_EmitInteger, MVT::i32, 0, 
/*57613*/       OPC_EmitInteger, MVT::i32, 0, 
/*57616*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57636*/     /*Scope*/ 67, /*->57704*/
/*57637*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*57639*/       OPC_EmitInteger, MVT::i32, 1, 
/*57642*/       OPC_EmitInteger, MVT::i32, 0, 
/*57645*/       OPC_EmitInteger, MVT::i32, 0, 
/*57648*/       OPC_EmitInteger, MVT::i32, 0, 
/*57651*/       OPC_EmitInteger, MVT::i32, 0, 
/*57654*/       OPC_EmitInteger, MVT::i32, 0, 
/*57657*/       OPC_EmitInteger, MVT::i32, 0, 
/*57660*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57672*/       OPC_EmitInteger, MVT::i32, 1, 
/*57675*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57678*/       OPC_EmitInteger, MVT::i32, 0, 
/*57681*/       OPC_EmitInteger, MVT::i32, 0, 
/*57684*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57704*/     /*Scope*/ 16, /*->57721*/
/*57705*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57707*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57710*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57721*/     0, /*End of Scope*/
/*57722*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::FLOG2),// ->57952
/*57726*/     OPC_RecordChild0, // #0 = $src0
/*57727*/     OPC_CheckType, MVT::f32,
/*57729*/     OPC_Scope, 67, /*->57798*/ // 4 children in Scope
/*57731*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57733*/       OPC_EmitInteger, MVT::i32, 1, 
/*57736*/       OPC_EmitInteger, MVT::i32, 0, 
/*57739*/       OPC_EmitInteger, MVT::i32, 0, 
/*57742*/       OPC_EmitInteger, MVT::i32, 0, 
/*57745*/       OPC_EmitInteger, MVT::i32, 0, 
/*57748*/       OPC_EmitInteger, MVT::i32, 0, 
/*57751*/       OPC_EmitInteger, MVT::i32, 0, 
/*57754*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57766*/       OPC_EmitInteger, MVT::i32, 1, 
/*57769*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57772*/       OPC_EmitInteger, MVT::i32, 0, 
/*57775*/       OPC_EmitInteger, MVT::i32, 0, 
/*57778*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57798*/     /*Scope*/ 67, /*->57866*/
/*57799*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57801*/       OPC_EmitInteger, MVT::i32, 1, 
/*57804*/       OPC_EmitInteger, MVT::i32, 0, 
/*57807*/       OPC_EmitInteger, MVT::i32, 0, 
/*57810*/       OPC_EmitInteger, MVT::i32, 0, 
/*57813*/       OPC_EmitInteger, MVT::i32, 0, 
/*57816*/       OPC_EmitInteger, MVT::i32, 0, 
/*57819*/       OPC_EmitInteger, MVT::i32, 0, 
/*57822*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57834*/       OPC_EmitInteger, MVT::i32, 1, 
/*57837*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57840*/       OPC_EmitInteger, MVT::i32, 0, 
/*57843*/       OPC_EmitInteger, MVT::i32, 0, 
/*57846*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57866*/     /*Scope*/ 67, /*->57934*/
/*57867*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*57869*/       OPC_EmitInteger, MVT::i32, 1, 
/*57872*/       OPC_EmitInteger, MVT::i32, 0, 
/*57875*/       OPC_EmitInteger, MVT::i32, 0, 
/*57878*/       OPC_EmitInteger, MVT::i32, 0, 
/*57881*/       OPC_EmitInteger, MVT::i32, 0, 
/*57884*/       OPC_EmitInteger, MVT::i32, 0, 
/*57887*/       OPC_EmitInteger, MVT::i32, 0, 
/*57890*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57902*/       OPC_EmitInteger, MVT::i32, 1, 
/*57905*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57908*/       OPC_EmitInteger, MVT::i32, 0, 
/*57911*/       OPC_EmitInteger, MVT::i32, 0, 
/*57914*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57934*/     /*Scope*/ 16, /*->57951*/
/*57935*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57937*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57940*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57951*/     0, /*End of Scope*/
/*57952*/   /*SwitchOpcode*/ 119|128,1/*247*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMPED),// ->58203
/*57956*/     OPC_RecordChild0, // #0 = $src0
/*57957*/     OPC_SwitchType /*2 cases */, 95|128,1/*223*/, MVT::f32,// ->58184
/*57961*/       OPC_Scope, 67, /*->58030*/ // 4 children in Scope
/*57963*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57965*/         OPC_EmitInteger, MVT::i32, 1, 
/*57968*/         OPC_EmitInteger, MVT::i32, 0, 
/*57971*/         OPC_EmitInteger, MVT::i32, 0, 
/*57974*/         OPC_EmitInteger, MVT::i32, 0, 
/*57977*/         OPC_EmitInteger, MVT::i32, 0, 
/*57980*/         OPC_EmitInteger, MVT::i32, 0, 
/*57983*/         OPC_EmitInteger, MVT::i32, 0, 
/*57986*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57998*/         OPC_EmitInteger, MVT::i32, 1, 
/*58001*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58004*/         OPC_EmitInteger, MVT::i32, 0, 
/*58007*/         OPC_EmitInteger, MVT::i32, 0, 
/*58010*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*58030*/       /*Scope*/ 67, /*->58098*/
/*58031*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58033*/         OPC_EmitInteger, MVT::i32, 1, 
/*58036*/         OPC_EmitInteger, MVT::i32, 0, 
/*58039*/         OPC_EmitInteger, MVT::i32, 0, 
/*58042*/         OPC_EmitInteger, MVT::i32, 0, 
/*58045*/         OPC_EmitInteger, MVT::i32, 0, 
/*58048*/         OPC_EmitInteger, MVT::i32, 0, 
/*58051*/         OPC_EmitInteger, MVT::i32, 0, 
/*58054*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58066*/         OPC_EmitInteger, MVT::i32, 1, 
/*58069*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58072*/         OPC_EmitInteger, MVT::i32, 0, 
/*58075*/         OPC_EmitInteger, MVT::i32, 0, 
/*58078*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*58098*/       /*Scope*/ 67, /*->58166*/
/*58099*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*58101*/         OPC_EmitInteger, MVT::i32, 1, 
/*58104*/         OPC_EmitInteger, MVT::i32, 0, 
/*58107*/         OPC_EmitInteger, MVT::i32, 0, 
/*58110*/         OPC_EmitInteger, MVT::i32, 0, 
/*58113*/         OPC_EmitInteger, MVT::i32, 0, 
/*58116*/         OPC_EmitInteger, MVT::i32, 0, 
/*58119*/         OPC_EmitInteger, MVT::i32, 0, 
/*58122*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58134*/         OPC_EmitInteger, MVT::i32, 1, 
/*58137*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58140*/         OPC_EmitInteger, MVT::i32, 0, 
/*58143*/         OPC_EmitInteger, MVT::i32, 0, 
/*58146*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*58166*/       /*Scope*/ 16, /*->58183*/
/*58167*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*58169*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58172*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamped:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58183*/       0, /*End of Scope*/
/*58184*/     /*SwitchType*/ 16, MVT::f64,// ->58202
/*58186*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*58188*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58191*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamped:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58202*/     0, // EndSwitchType
/*58203*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->58433
/*58207*/     OPC_RecordChild0, // #0 = $src0
/*58208*/     OPC_CheckType, MVT::f32,
/*58210*/     OPC_Scope, 67, /*->58279*/ // 4 children in Scope
/*58212*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58214*/       OPC_EmitInteger, MVT::i32, 1, 
/*58217*/       OPC_EmitInteger, MVT::i32, 0, 
/*58220*/       OPC_EmitInteger, MVT::i32, 0, 
/*58223*/       OPC_EmitInteger, MVT::i32, 0, 
/*58226*/       OPC_EmitInteger, MVT::i32, 0, 
/*58229*/       OPC_EmitInteger, MVT::i32, 0, 
/*58232*/       OPC_EmitInteger, MVT::i32, 0, 
/*58235*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58247*/       OPC_EmitInteger, MVT::i32, 1, 
/*58250*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58253*/       OPC_EmitInteger, MVT::i32, 0, 
/*58256*/       OPC_EmitInteger, MVT::i32, 0, 
/*58259*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*58279*/     /*Scope*/ 67, /*->58347*/
/*58280*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58282*/       OPC_EmitInteger, MVT::i32, 1, 
/*58285*/       OPC_EmitInteger, MVT::i32, 0, 
/*58288*/       OPC_EmitInteger, MVT::i32, 0, 
/*58291*/       OPC_EmitInteger, MVT::i32, 0, 
/*58294*/       OPC_EmitInteger, MVT::i32, 0, 
/*58297*/       OPC_EmitInteger, MVT::i32, 0, 
/*58300*/       OPC_EmitInteger, MVT::i32, 0, 
/*58303*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58315*/       OPC_EmitInteger, MVT::i32, 1, 
/*58318*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58321*/       OPC_EmitInteger, MVT::i32, 0, 
/*58324*/       OPC_EmitInteger, MVT::i32, 0, 
/*58327*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*58347*/     /*Scope*/ 67, /*->58415*/
/*58348*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*58350*/       OPC_EmitInteger, MVT::i32, 1, 
/*58353*/       OPC_EmitInteger, MVT::i32, 0, 
/*58356*/       OPC_EmitInteger, MVT::i32, 0, 
/*58359*/       OPC_EmitInteger, MVT::i32, 0, 
/*58362*/       OPC_EmitInteger, MVT::i32, 0, 
/*58365*/       OPC_EmitInteger, MVT::i32, 0, 
/*58368*/       OPC_EmitInteger, MVT::i32, 0, 
/*58371*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58383*/       OPC_EmitInteger, MVT::i32, 1, 
/*58386*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58389*/       OPC_EmitInteger, MVT::i32, 0, 
/*58392*/       OPC_EmitInteger, MVT::i32, 0, 
/*58395*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*58415*/     /*Scope*/ 16, /*->58432*/
/*58416*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*58418*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58421*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58432*/     0, /*End of Scope*/
/*58433*/   /*SwitchOpcode*/ 111|128,1/*239*/, TARGET_VAL(ISD::SINT_TO_FP),// ->58676
/*58437*/     OPC_RecordChild0, // #0 = $src0
/*58438*/     OPC_Scope, 40|128,1/*168*/, /*->58609*/ // 2 children in Scope
/*58441*/       OPC_CheckChild0Type, MVT::i32,
/*58443*/       OPC_SwitchType /*2 cases */, 21|128,1/*149*/, MVT::f32,// ->58596
/*58447*/         OPC_Scope, 67, /*->58516*/ // 3 children in Scope
/*58449*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58451*/           OPC_EmitInteger, MVT::i32, 1, 
/*58454*/           OPC_EmitInteger, MVT::i32, 0, 
/*58457*/           OPC_EmitInteger, MVT::i32, 0, 
/*58460*/           OPC_EmitInteger, MVT::i32, 0, 
/*58463*/           OPC_EmitInteger, MVT::i32, 0, 
/*58466*/           OPC_EmitInteger, MVT::i32, 0, 
/*58469*/           OPC_EmitInteger, MVT::i32, 0, 
/*58472*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58484*/           OPC_EmitInteger, MVT::i32, 1, 
/*58487*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58490*/           OPC_EmitInteger, MVT::i32, 0, 
/*58493*/           OPC_EmitInteger, MVT::i32, 0, 
/*58496*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58516*/         /*Scope*/ 67, /*->58584*/
/*58517*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58519*/           OPC_EmitInteger, MVT::i32, 1, 
/*58522*/           OPC_EmitInteger, MVT::i32, 0, 
/*58525*/           OPC_EmitInteger, MVT::i32, 0, 
/*58528*/           OPC_EmitInteger, MVT::i32, 0, 
/*58531*/           OPC_EmitInteger, MVT::i32, 0, 
/*58534*/           OPC_EmitInteger, MVT::i32, 0, 
/*58537*/           OPC_EmitInteger, MVT::i32, 0, 
/*58540*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58552*/           OPC_EmitInteger, MVT::i32, 1, 
/*58555*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58558*/           OPC_EmitInteger, MVT::i32, 0, 
/*58561*/           OPC_EmitInteger, MVT::i32, 0, 
/*58564*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58584*/         /*Scope*/ 10, /*->58595*/
/*58585*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58587*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*58595*/         0, /*End of Scope*/
/*58596*/       /*SwitchType*/ 10, MVT::f64,// ->58608
/*58598*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58600*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*58608*/       0, // EndSwitchType
/*58609*/     /*Scope*/ 65, /*->58675*/
/*58610*/       OPC_CheckChild0Type, MVT::i1,
/*58612*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58637
/*58615*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58617*/         OPC_EmitInteger, MVT::i32, 0, 
/*58620*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*58627*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*58637*/       /*SwitchType*/ 35, MVT::f64,// ->58674
/*58639*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58641*/         OPC_EmitInteger, MVT::i32, 0, 
/*58644*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58656*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*58666*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src))
/*58674*/       0, // EndSwitchType
/*58675*/     0, /*End of Scope*/
/*58676*/   /*SwitchOpcode*/ 102|128,1/*230*/, TARGET_VAL(ISD::UINT_TO_FP),// ->58910
/*58680*/     OPC_RecordChild0, // #0 = $src0
/*58681*/     OPC_Scope, 40|128,1/*168*/, /*->58852*/ // 2 children in Scope
/*58684*/       OPC_CheckChild0Type, MVT::i32,
/*58686*/       OPC_SwitchType /*2 cases */, 21|128,1/*149*/, MVT::f32,// ->58839
/*58690*/         OPC_Scope, 67, /*->58759*/ // 3 children in Scope
/*58692*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58694*/           OPC_EmitInteger, MVT::i32, 1, 
/*58697*/           OPC_EmitInteger, MVT::i32, 0, 
/*58700*/           OPC_EmitInteger, MVT::i32, 0, 
/*58703*/           OPC_EmitInteger, MVT::i32, 0, 
/*58706*/           OPC_EmitInteger, MVT::i32, 0, 
/*58709*/           OPC_EmitInteger, MVT::i32, 0, 
/*58712*/           OPC_EmitInteger, MVT::i32, 0, 
/*58715*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58727*/           OPC_EmitInteger, MVT::i32, 1, 
/*58730*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58733*/           OPC_EmitInteger, MVT::i32, 0, 
/*58736*/           OPC_EmitInteger, MVT::i32, 0, 
/*58739*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58759*/         /*Scope*/ 67, /*->58827*/
/*58760*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58762*/           OPC_EmitInteger, MVT::i32, 1, 
/*58765*/           OPC_EmitInteger, MVT::i32, 0, 
/*58768*/           OPC_EmitInteger, MVT::i32, 0, 
/*58771*/           OPC_EmitInteger, MVT::i32, 0, 
/*58774*/           OPC_EmitInteger, MVT::i32, 0, 
/*58777*/           OPC_EmitInteger, MVT::i32, 0, 
/*58780*/           OPC_EmitInteger, MVT::i32, 0, 
/*58783*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58795*/           OPC_EmitInteger, MVT::i32, 1, 
/*58798*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58801*/           OPC_EmitInteger, MVT::i32, 0, 
/*58804*/           OPC_EmitInteger, MVT::i32, 0, 
/*58807*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58827*/         /*Scope*/ 10, /*->58838*/
/*58828*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58830*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*58838*/         0, /*End of Scope*/
/*58839*/       /*SwitchType*/ 10, MVT::f64,// ->58851
/*58841*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58843*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*58851*/       0, // EndSwitchType
/*58852*/     /*Scope*/ 56, /*->58909*/
/*58853*/       OPC_CheckChild0Type, MVT::i1,
/*58855*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58880
/*58858*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58860*/         OPC_EmitInteger, MVT::i32, 0, 
/*58863*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*58870*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*58880*/       /*SwitchType*/ 26, MVT::f64,// ->58908
/*58882*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58884*/         OPC_EmitInteger, MVT::i32, 0, 
/*58887*/         OPC_EmitInteger, MVT::i32, 1, 
/*58890*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*58900*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src))
/*58908*/       0, // EndSwitchType
/*58909*/     0, /*End of Scope*/
/*58910*/   /*SwitchOpcode*/ 44|128,2/*300*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->59214
/*58914*/     OPC_RecordChild0, // #0 = $src0
/*58915*/     OPC_CheckType, MVT::f32,
/*58917*/     OPC_Scope, 20|128,2/*276*/, /*->59196*/ // 2 children in Scope
/*58920*/       OPC_CheckChild0Type, MVT::f32,
/*58922*/       OPC_Scope, 67, /*->58991*/ // 4 children in Scope
/*58924*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58926*/         OPC_EmitInteger, MVT::i32, 1, 
/*58929*/         OPC_EmitInteger, MVT::i32, 0, 
/*58932*/         OPC_EmitInteger, MVT::i32, 0, 
/*58935*/         OPC_EmitInteger, MVT::i32, 0, 
/*58938*/         OPC_EmitInteger, MVT::i32, 0, 
/*58941*/         OPC_EmitInteger, MVT::i32, 0, 
/*58944*/         OPC_EmitInteger, MVT::i32, 0, 
/*58947*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58959*/         OPC_EmitInteger, MVT::i32, 1, 
/*58962*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58965*/         OPC_EmitInteger, MVT::i32, 0, 
/*58968*/         OPC_EmitInteger, MVT::i32, 0, 
/*58971*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r600:f32 f32:f32:$src0)
/*58991*/       /*Scope*/ 67, /*->59059*/
/*58992*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*58994*/         OPC_EmitInteger, MVT::i32, 1, 
/*58997*/         OPC_EmitInteger, MVT::i32, 0, 
/*59000*/         OPC_EmitInteger, MVT::i32, 0, 
/*59003*/         OPC_EmitInteger, MVT::i32, 0, 
/*59006*/         OPC_EmitInteger, MVT::i32, 0, 
/*59009*/         OPC_EmitInteger, MVT::i32, 0, 
/*59012*/         OPC_EmitInteger, MVT::i32, 0, 
/*59015*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59027*/         OPC_EmitInteger, MVT::i32, 1, 
/*59030*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59033*/         OPC_EmitInteger, MVT::i32, 0, 
/*59036*/         OPC_EmitInteger, MVT::i32, 0, 
/*59039*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r700:f32 f32:f32:$src0)
/*59059*/       /*Scope*/ 67, /*->59127*/
/*59060*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59062*/         OPC_EmitInteger, MVT::i32, 1, 
/*59065*/         OPC_EmitInteger, MVT::i32, 0, 
/*59068*/         OPC_EmitInteger, MVT::i32, 0, 
/*59071*/         OPC_EmitInteger, MVT::i32, 0, 
/*59074*/         OPC_EmitInteger, MVT::i32, 0, 
/*59077*/         OPC_EmitInteger, MVT::i32, 0, 
/*59080*/         OPC_EmitInteger, MVT::i32, 0, 
/*59083*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59095*/         OPC_EmitInteger, MVT::i32, 1, 
/*59098*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59101*/         OPC_EmitInteger, MVT::i32, 0, 
/*59104*/         OPC_EmitInteger, MVT::i32, 0, 
/*59107*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_eg:f32 f32:f32:$src0)
/*59127*/       /*Scope*/ 67, /*->59195*/
/*59128*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*59130*/         OPC_EmitInteger, MVT::i32, 1, 
/*59133*/         OPC_EmitInteger, MVT::i32, 0, 
/*59136*/         OPC_EmitInteger, MVT::i32, 0, 
/*59139*/         OPC_EmitInteger, MVT::i32, 0, 
/*59142*/         OPC_EmitInteger, MVT::i32, 0, 
/*59145*/         OPC_EmitInteger, MVT::i32, 0, 
/*59148*/         OPC_EmitInteger, MVT::i32, 0, 
/*59151*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59163*/         OPC_EmitInteger, MVT::i32, 1, 
/*59166*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59169*/         OPC_EmitInteger, MVT::i32, 0, 
/*59172*/         OPC_EmitInteger, MVT::i32, 0, 
/*59175*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_cm:f32 f32:f32:$src0)
/*59195*/       0, /*End of Scope*/
/*59196*/     /*Scope*/ 16, /*->59213*/
/*59197*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59199*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59202*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59213*/     0, /*End of Scope*/
/*59214*/   /*SwitchOpcode*/ 44|128,2/*300*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->59518
/*59218*/     OPC_RecordChild0, // #0 = $src0
/*59219*/     OPC_CheckType, MVT::f32,
/*59221*/     OPC_Scope, 20|128,2/*276*/, /*->59500*/ // 2 children in Scope
/*59224*/       OPC_CheckChild0Type, MVT::f32,
/*59226*/       OPC_Scope, 67, /*->59295*/ // 4 children in Scope
/*59228*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59230*/         OPC_EmitInteger, MVT::i32, 1, 
/*59233*/         OPC_EmitInteger, MVT::i32, 0, 
/*59236*/         OPC_EmitInteger, MVT::i32, 0, 
/*59239*/         OPC_EmitInteger, MVT::i32, 0, 
/*59242*/         OPC_EmitInteger, MVT::i32, 0, 
/*59245*/         OPC_EmitInteger, MVT::i32, 0, 
/*59248*/         OPC_EmitInteger, MVT::i32, 0, 
/*59251*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59263*/         OPC_EmitInteger, MVT::i32, 1, 
/*59266*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59269*/         OPC_EmitInteger, MVT::i32, 0, 
/*59272*/         OPC_EmitInteger, MVT::i32, 0, 
/*59275*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r600:f32 f32:f32:$src0)
/*59295*/       /*Scope*/ 67, /*->59363*/
/*59296*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*59298*/         OPC_EmitInteger, MVT::i32, 1, 
/*59301*/         OPC_EmitInteger, MVT::i32, 0, 
/*59304*/         OPC_EmitInteger, MVT::i32, 0, 
/*59307*/         OPC_EmitInteger, MVT::i32, 0, 
/*59310*/         OPC_EmitInteger, MVT::i32, 0, 
/*59313*/         OPC_EmitInteger, MVT::i32, 0, 
/*59316*/         OPC_EmitInteger, MVT::i32, 0, 
/*59319*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59331*/         OPC_EmitInteger, MVT::i32, 1, 
/*59334*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59337*/         OPC_EmitInteger, MVT::i32, 0, 
/*59340*/         OPC_EmitInteger, MVT::i32, 0, 
/*59343*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r700:f32 f32:f32:$src0)
/*59363*/       /*Scope*/ 67, /*->59431*/
/*59364*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59366*/         OPC_EmitInteger, MVT::i32, 1, 
/*59369*/         OPC_EmitInteger, MVT::i32, 0, 
/*59372*/         OPC_EmitInteger, MVT::i32, 0, 
/*59375*/         OPC_EmitInteger, MVT::i32, 0, 
/*59378*/         OPC_EmitInteger, MVT::i32, 0, 
/*59381*/         OPC_EmitInteger, MVT::i32, 0, 
/*59384*/         OPC_EmitInteger, MVT::i32, 0, 
/*59387*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59399*/         OPC_EmitInteger, MVT::i32, 1, 
/*59402*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59405*/         OPC_EmitInteger, MVT::i32, 0, 
/*59408*/         OPC_EmitInteger, MVT::i32, 0, 
/*59411*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_eg:f32 f32:f32:$src0)
/*59431*/       /*Scope*/ 67, /*->59499*/
/*59432*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*59434*/         OPC_EmitInteger, MVT::i32, 1, 
/*59437*/         OPC_EmitInteger, MVT::i32, 0, 
/*59440*/         OPC_EmitInteger, MVT::i32, 0, 
/*59443*/         OPC_EmitInteger, MVT::i32, 0, 
/*59446*/         OPC_EmitInteger, MVT::i32, 0, 
/*59449*/         OPC_EmitInteger, MVT::i32, 0, 
/*59452*/         OPC_EmitInteger, MVT::i32, 0, 
/*59455*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59467*/         OPC_EmitInteger, MVT::i32, 1, 
/*59470*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59473*/         OPC_EmitInteger, MVT::i32, 0, 
/*59476*/         OPC_EmitInteger, MVT::i32, 0, 
/*59479*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_cm:f32 f32:f32:$src0)
/*59499*/       0, /*End of Scope*/
/*59500*/     /*Scope*/ 16, /*->59517*/
/*59501*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59503*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59506*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59517*/     0, /*End of Scope*/
/*59518*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::FMA),// ->59687
/*59522*/     OPC_RecordChild0, // #0 = $src0
/*59523*/     OPC_RecordChild1, // #1 = $src1
/*59524*/     OPC_RecordChild2, // #2 = $src2
/*59525*/     OPC_SwitchType /*2 cases */, 1|128,1/*129*/, MVT::f32,// ->59658
/*59529*/       OPC_Scope, 99, /*->59630*/ // 2 children in Scope
/*59531*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59533*/         OPC_EmitInteger, MVT::i32, 0, 
/*59536*/         OPC_EmitInteger, MVT::i32, 0, 
/*59539*/         OPC_EmitInteger, MVT::i32, 0, 
/*59542*/         OPC_EmitInteger, MVT::i32, 0, 
/*59545*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59557*/         OPC_EmitInteger, MVT::i32, 0, 
/*59560*/         OPC_EmitInteger, MVT::i32, 0, 
/*59563*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59575*/         OPC_EmitInteger, MVT::i32, 0, 
/*59578*/         OPC_EmitInteger, MVT::i32, 0, 
/*59581*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59593*/         OPC_EmitInteger, MVT::i32, 1, 
/*59596*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59599*/         OPC_EmitInteger, MVT::i32, 0, 
/*59602*/         OPC_EmitInteger, MVT::i32, 0, 
/*59605*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*59630*/       /*Scope*/ 26, /*->59657*/
/*59631*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59633*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59636*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59639*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59642*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59657*/       0, /*End of Scope*/
/*59658*/     /*SwitchType*/ 26, MVT::f64,// ->59686
/*59660*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59662*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59665*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59668*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59671*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59686*/     0, // EndSwitchType
/*59687*/   /*SwitchOpcode*/ 35|128,4/*547*/, TARGET_VAL(ISD::FSQRT),// ->60238
/*59691*/     OPC_RecordChild0, // #0 = $src
/*59692*/     OPC_SwitchType /*2 cases */, 11|128,4/*523*/, MVT::f32,// ->60219
/*59696*/       OPC_Scope, 38|128,1/*166*/, /*->59865*/ // 4 children in Scope
/*59699*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59701*/         OPC_EmitInteger, MVT::i32, 0, 
/*59704*/         OPC_EmitInteger, MVT::i32, 0, 
/*59707*/         OPC_EmitInteger, MVT::i32, 1, 
/*59710*/         OPC_EmitInteger, MVT::i32, 0, 
/*59713*/         OPC_EmitInteger, MVT::i32, 0, 
/*59716*/         OPC_EmitInteger, MVT::i32, 0, 
/*59719*/         OPC_EmitInteger, MVT::i32, 0, 
/*59722*/         OPC_EmitInteger, MVT::i32, 0, 
/*59725*/         OPC_EmitInteger, MVT::i32, 0, 
/*59728*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59740*/         OPC_EmitInteger, MVT::i32, 1, 
/*59743*/         OPC_EmitInteger, MVT::i32, 0, 
/*59746*/         OPC_EmitInteger, MVT::i32, 0, 
/*59749*/         OPC_EmitInteger, MVT::i32, 0, 
/*59752*/         OPC_EmitInteger, MVT::i32, 0, 
/*59755*/         OPC_EmitInteger, MVT::i32, 0, 
/*59758*/         OPC_EmitInteger, MVT::i32, 0, 
/*59761*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59773*/         OPC_EmitInteger, MVT::i32, 1, 
/*59776*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59779*/         OPC_EmitInteger, MVT::i32, 0, 
/*59782*/         OPC_EmitInteger, MVT::i32, 0, 
/*59785*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59805*/         OPC_EmitInteger, MVT::i32, 0, 
/*59808*/         OPC_EmitInteger, MVT::i32, 0, 
/*59811*/         OPC_EmitInteger, MVT::i32, 0, 
/*59814*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59826*/         OPC_EmitInteger, MVT::i32, 1, 
/*59829*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59832*/         OPC_EmitInteger, MVT::i32, 0, 
/*59835*/         OPC_EmitInteger, MVT::i32, 0, 
/*59838*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*59865*/       /*Scope*/ 38|128,1/*166*/, /*->60033*/
/*59867*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59869*/         OPC_EmitInteger, MVT::i32, 0, 
/*59872*/         OPC_EmitInteger, MVT::i32, 0, 
/*59875*/         OPC_EmitInteger, MVT::i32, 1, 
/*59878*/         OPC_EmitInteger, MVT::i32, 0, 
/*59881*/         OPC_EmitInteger, MVT::i32, 0, 
/*59884*/         OPC_EmitInteger, MVT::i32, 0, 
/*59887*/         OPC_EmitInteger, MVT::i32, 0, 
/*59890*/         OPC_EmitInteger, MVT::i32, 0, 
/*59893*/         OPC_EmitInteger, MVT::i32, 0, 
/*59896*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59908*/         OPC_EmitInteger, MVT::i32, 1, 
/*59911*/         OPC_EmitInteger, MVT::i32, 0, 
/*59914*/         OPC_EmitInteger, MVT::i32, 0, 
/*59917*/         OPC_EmitInteger, MVT::i32, 0, 
/*59920*/         OPC_EmitInteger, MVT::i32, 0, 
/*59923*/         OPC_EmitInteger, MVT::i32, 0, 
/*59926*/         OPC_EmitInteger, MVT::i32, 0, 
/*59929*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59941*/         OPC_EmitInteger, MVT::i32, 1, 
/*59944*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59947*/         OPC_EmitInteger, MVT::i32, 0, 
/*59950*/         OPC_EmitInteger, MVT::i32, 0, 
/*59953*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59973*/         OPC_EmitInteger, MVT::i32, 0, 
/*59976*/         OPC_EmitInteger, MVT::i32, 0, 
/*59979*/         OPC_EmitInteger, MVT::i32, 0, 
/*59982*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59994*/         OPC_EmitInteger, MVT::i32, 1, 
/*59997*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60000*/         OPC_EmitInteger, MVT::i32, 0, 
/*60003*/         OPC_EmitInteger, MVT::i32, 0, 
/*60006*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*60033*/       /*Scope*/ 38|128,1/*166*/, /*->60201*/
/*60035*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*60037*/         OPC_EmitInteger, MVT::i32, 0, 
/*60040*/         OPC_EmitInteger, MVT::i32, 0, 
/*60043*/         OPC_EmitInteger, MVT::i32, 1, 
/*60046*/         OPC_EmitInteger, MVT::i32, 0, 
/*60049*/         OPC_EmitInteger, MVT::i32, 0, 
/*60052*/         OPC_EmitInteger, MVT::i32, 0, 
/*60055*/         OPC_EmitInteger, MVT::i32, 0, 
/*60058*/         OPC_EmitInteger, MVT::i32, 0, 
/*60061*/         OPC_EmitInteger, MVT::i32, 0, 
/*60064*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60076*/         OPC_EmitInteger, MVT::i32, 1, 
/*60079*/         OPC_EmitInteger, MVT::i32, 0, 
/*60082*/         OPC_EmitInteger, MVT::i32, 0, 
/*60085*/         OPC_EmitInteger, MVT::i32, 0, 
/*60088*/         OPC_EmitInteger, MVT::i32, 0, 
/*60091*/         OPC_EmitInteger, MVT::i32, 0, 
/*60094*/         OPC_EmitInteger, MVT::i32, 0, 
/*60097*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60109*/         OPC_EmitInteger, MVT::i32, 1, 
/*60112*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60115*/         OPC_EmitInteger, MVT::i32, 0, 
/*60118*/         OPC_EmitInteger, MVT::i32, 0, 
/*60121*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*60141*/         OPC_EmitInteger, MVT::i32, 0, 
/*60144*/         OPC_EmitInteger, MVT::i32, 0, 
/*60147*/         OPC_EmitInteger, MVT::i32, 0, 
/*60150*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60162*/         OPC_EmitInteger, MVT::i32, 1, 
/*60165*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60168*/         OPC_EmitInteger, MVT::i32, 0, 
/*60171*/         OPC_EmitInteger, MVT::i32, 0, 
/*60174*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*60201*/       /*Scope*/ 16, /*->60218*/
/*60202*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60204*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60207*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60218*/       0, /*End of Scope*/
/*60219*/     /*SwitchType*/ 16, MVT::f64,// ->60237
/*60221*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60223*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60226*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60237*/     0, // EndSwitchType
/*60238*/   /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FABS),// ->60359
/*60241*/     OPC_RecordChild0, // #0 = $src
/*60242*/     OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->60285
/*60245*/       OPC_Scope, 26, /*->60273*/ // 2 children in Scope
/*60247*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60249*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60256*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*60264*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483647:i32))
/*60273*/       /*Scope*/ 10, /*->60284*/
/*60274*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60276*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*60284*/       0, /*End of Scope*/
/*60285*/     /*SwitchType*/ 71, MVT::f64,// ->60358
/*60287*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60289*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*60292*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60295*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*60304*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60307*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60310*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*60319*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60326*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*60334*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*60343*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60346*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483647:i32)), sub1:i32)
/*60358*/     0, // EndSwitchType
/*60359*/   /*SwitchOpcode*/ 35|128,3/*419*/, TARGET_VAL(ISD::FCOPYSIGN),// ->60782
/*60363*/     OPC_RecordChild0, // #0 = $src0
/*60364*/     OPC_RecordChild1, // #1 = $src1
/*60365*/     OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->60516
/*60369*/       OPC_CheckChild1Type, MVT::f32,
/*60371*/       OPC_Scope, 27, /*->60400*/ // 2 children in Scope
/*60373*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60375*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60382*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*60390*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60400*/       /*Scope*/ 114, /*->60515*/
/*60401*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60403*/         OPC_EmitInteger, MVT::i32, 0, 
/*60406*/         OPC_EmitInteger, MVT::i32, 0, 
/*60409*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60416*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*60424*/         OPC_EmitInteger, MVT::i32, 0, 
/*60427*/         OPC_EmitInteger, MVT::i32, 0, 
/*60430*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60442*/         OPC_EmitInteger, MVT::i32, 0, 
/*60445*/         OPC_EmitInteger, MVT::i32, 0, 
/*60448*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60460*/         OPC_EmitInteger, MVT::i32, 0, 
/*60463*/         OPC_EmitInteger, MVT::i32, 0, 
/*60466*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60478*/         OPC_EmitInteger, MVT::i32, 1, 
/*60481*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60484*/         OPC_EmitInteger, MVT::i32, 0, 
/*60487*/         OPC_EmitInteger, MVT::i32, 0, 
/*60490*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60515*/       0, /*End of Scope*/
/*60516*/     /*SwitchType*/ 6|128,2/*262*/, MVT::f64,// ->60781
/*60519*/       OPC_CheckChild1Type, MVT::f64,
/*60521*/       OPC_Scope, 84, /*->60607*/ // 2 children in Scope
/*60523*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60525*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*60528*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60531*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60540*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60543*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60550*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*60558*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60561*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*60570*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60573*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*60582*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*60592*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60595*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i32 (S_MOV_B32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60607*/       /*Scope*/ 43|128,1/*171*/, /*->60780*/
/*60609*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60611*/         OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*60614*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60617*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60626*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60629*/         OPC_EmitInteger, MVT::i32, 0, 
/*60632*/         OPC_EmitInteger, MVT::i32, 0, 
/*60635*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60642*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*60650*/         OPC_EmitInteger, MVT::i32, 0, 
/*60653*/         OPC_EmitInteger, MVT::i32, 0, 
/*60656*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60668*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60671*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*60680*/         OPC_EmitInteger, MVT::i32, 0, 
/*60683*/         OPC_EmitInteger, MVT::i32, 0, 
/*60686*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60698*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60701*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*60710*/         OPC_EmitInteger, MVT::i32, 0, 
/*60713*/         OPC_EmitInteger, MVT::i32, 0, 
/*60716*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60728*/         OPC_EmitInteger, MVT::i32, 1, 
/*60731*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60734*/         OPC_EmitInteger, MVT::i32, 0, 
/*60737*/         OPC_EmitInteger, MVT::i32, 0, 
/*60740*/         OPC_EmitNode, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*60765*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60768*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60780*/       0, /*End of Scope*/
/*60781*/     0, // EndSwitchType
/*60782*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FPOW),// ->61519
/*60786*/     OPC_RecordChild0, // #0 = $src0
/*60787*/     OPC_RecordChild1, // #1 = $src1
/*60788*/     OPC_CheckType, MVT::f32,
/*60790*/     OPC_Scope, 103|128,1/*231*/, /*->61024*/ // 4 children in Scope
/*60793*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*60795*/       OPC_EmitInteger, MVT::i32, 1, 
/*60798*/       OPC_EmitInteger, MVT::i32, 0, 
/*60801*/       OPC_EmitInteger, MVT::i32, 0, 
/*60804*/       OPC_EmitInteger, MVT::i32, 0, 
/*60807*/       OPC_EmitInteger, MVT::i32, 0, 
/*60810*/       OPC_EmitInteger, MVT::i32, 0, 
/*60813*/       OPC_EmitInteger, MVT::i32, 1, 
/*60816*/       OPC_EmitInteger, MVT::i32, 0, 
/*60819*/       OPC_EmitInteger, MVT::i32, 0, 
/*60822*/       OPC_EmitInteger, MVT::i32, 0, 
/*60825*/       OPC_EmitInteger, MVT::i32, 0, 
/*60828*/       OPC_EmitInteger, MVT::i32, 0, 
/*60831*/       OPC_EmitInteger, MVT::i32, 0, 
/*60834*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60846*/       OPC_EmitInteger, MVT::i32, 1, 
/*60849*/       OPC_EmitInteger, MVT::i32, 0, 
/*60852*/       OPC_EmitInteger, MVT::i32, 0, 
/*60855*/       OPC_EmitInteger, MVT::i32, 0, 
/*60858*/       OPC_EmitInteger, MVT::i32, 0, 
/*60861*/       OPC_EmitInteger, MVT::i32, 0, 
/*60864*/       OPC_EmitInteger, MVT::i32, 0, 
/*60867*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60879*/       OPC_EmitInteger, MVT::i32, 1, 
/*60882*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60885*/       OPC_EmitInteger, MVT::i32, 0, 
/*60888*/       OPC_EmitInteger, MVT::i32, 0, 
/*60891*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60911*/       OPC_EmitInteger, MVT::i32, 0, 
/*60914*/       OPC_EmitInteger, MVT::i32, 0, 
/*60917*/       OPC_EmitInteger, MVT::i32, 0, 
/*60920*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60932*/       OPC_EmitInteger, MVT::i32, 1, 
/*60935*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60938*/       OPC_EmitInteger, MVT::i32, 0, 
/*60941*/       OPC_EmitInteger, MVT::i32, 0, 
/*60944*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*60971*/       OPC_EmitInteger, MVT::i32, 0, 
/*60974*/       OPC_EmitInteger, MVT::i32, 0, 
/*60977*/       OPC_EmitInteger, MVT::i32, 0, 
/*60980*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60992*/       OPC_EmitInteger, MVT::i32, 1, 
/*60995*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60998*/       OPC_EmitInteger, MVT::i32, 0, 
/*61001*/       OPC_EmitInteger, MVT::i32, 0, 
/*61004*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*61024*/     /*Scope*/ 103|128,1/*231*/, /*->61257*/
/*61026*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*61028*/       OPC_EmitInteger, MVT::i32, 1, 
/*61031*/       OPC_EmitInteger, MVT::i32, 0, 
/*61034*/       OPC_EmitInteger, MVT::i32, 0, 
/*61037*/       OPC_EmitInteger, MVT::i32, 0, 
/*61040*/       OPC_EmitInteger, MVT::i32, 0, 
/*61043*/       OPC_EmitInteger, MVT::i32, 0, 
/*61046*/       OPC_EmitInteger, MVT::i32, 1, 
/*61049*/       OPC_EmitInteger, MVT::i32, 0, 
/*61052*/       OPC_EmitInteger, MVT::i32, 0, 
/*61055*/       OPC_EmitInteger, MVT::i32, 0, 
/*61058*/       OPC_EmitInteger, MVT::i32, 0, 
/*61061*/       OPC_EmitInteger, MVT::i32, 0, 
/*61064*/       OPC_EmitInteger, MVT::i32, 0, 
/*61067*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61079*/       OPC_EmitInteger, MVT::i32, 1, 
/*61082*/       OPC_EmitInteger, MVT::i32, 0, 
/*61085*/       OPC_EmitInteger, MVT::i32, 0, 
/*61088*/       OPC_EmitInteger, MVT::i32, 0, 
/*61091*/       OPC_EmitInteger, MVT::i32, 0, 
/*61094*/       OPC_EmitInteger, MVT::i32, 0, 
/*61097*/       OPC_EmitInteger, MVT::i32, 0, 
/*61100*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61112*/       OPC_EmitInteger, MVT::i32, 1, 
/*61115*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61118*/       OPC_EmitInteger, MVT::i32, 0, 
/*61121*/       OPC_EmitInteger, MVT::i32, 0, 
/*61124*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*61144*/       OPC_EmitInteger, MVT::i32, 0, 
/*61147*/       OPC_EmitInteger, MVT::i32, 0, 
/*61150*/       OPC_EmitInteger, MVT::i32, 0, 
/*61153*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61165*/       OPC_EmitInteger, MVT::i32, 1, 
/*61168*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61171*/       OPC_EmitInteger, MVT::i32, 0, 
/*61174*/       OPC_EmitInteger, MVT::i32, 0, 
/*61177*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61204*/       OPC_EmitInteger, MVT::i32, 0, 
/*61207*/       OPC_EmitInteger, MVT::i32, 0, 
/*61210*/       OPC_EmitInteger, MVT::i32, 0, 
/*61213*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61225*/       OPC_EmitInteger, MVT::i32, 1, 
/*61228*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61231*/       OPC_EmitInteger, MVT::i32, 0, 
/*61234*/       OPC_EmitInteger, MVT::i32, 0, 
/*61237*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*61257*/     /*Scope*/ 103|128,1/*231*/, /*->61490*/
/*61259*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*61261*/       OPC_EmitInteger, MVT::i32, 1, 
/*61264*/       OPC_EmitInteger, MVT::i32, 0, 
/*61267*/       OPC_EmitInteger, MVT::i32, 0, 
/*61270*/       OPC_EmitInteger, MVT::i32, 0, 
/*61273*/       OPC_EmitInteger, MVT::i32, 0, 
/*61276*/       OPC_EmitInteger, MVT::i32, 0, 
/*61279*/       OPC_EmitInteger, MVT::i32, 1, 
/*61282*/       OPC_EmitInteger, MVT::i32, 0, 
/*61285*/       OPC_EmitInteger, MVT::i32, 0, 
/*61288*/       OPC_EmitInteger, MVT::i32, 0, 
/*61291*/       OPC_EmitInteger, MVT::i32, 0, 
/*61294*/       OPC_EmitInteger, MVT::i32, 0, 
/*61297*/       OPC_EmitInteger, MVT::i32, 0, 
/*61300*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61312*/       OPC_EmitInteger, MVT::i32, 1, 
/*61315*/       OPC_EmitInteger, MVT::i32, 0, 
/*61318*/       OPC_EmitInteger, MVT::i32, 0, 
/*61321*/       OPC_EmitInteger, MVT::i32, 0, 
/*61324*/       OPC_EmitInteger, MVT::i32, 0, 
/*61327*/       OPC_EmitInteger, MVT::i32, 0, 
/*61330*/       OPC_EmitInteger, MVT::i32, 0, 
/*61333*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61345*/       OPC_EmitInteger, MVT::i32, 1, 
/*61348*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61351*/       OPC_EmitInteger, MVT::i32, 0, 
/*61354*/       OPC_EmitInteger, MVT::i32, 0, 
/*61357*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*61377*/       OPC_EmitInteger, MVT::i32, 0, 
/*61380*/       OPC_EmitInteger, MVT::i32, 0, 
/*61383*/       OPC_EmitInteger, MVT::i32, 0, 
/*61386*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61398*/       OPC_EmitInteger, MVT::i32, 1, 
/*61401*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61404*/       OPC_EmitInteger, MVT::i32, 0, 
/*61407*/       OPC_EmitInteger, MVT::i32, 0, 
/*61410*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61437*/       OPC_EmitInteger, MVT::i32, 0, 
/*61440*/       OPC_EmitInteger, MVT::i32, 0, 
/*61443*/       OPC_EmitInteger, MVT::i32, 0, 
/*61446*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61458*/       OPC_EmitInteger, MVT::i32, 1, 
/*61461*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61464*/       OPC_EmitInteger, MVT::i32, 0, 
/*61467*/       OPC_EmitInteger, MVT::i32, 0, 
/*61470*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*61490*/     /*Scope*/ 27, /*->61518*/
/*61491*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61493*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*61501*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*61510*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i32 f32:f32:$src1, (V_LOG_F32_e32:i32 f32:f32:$src0)))
/*61518*/     0, /*End of Scope*/
/*61519*/   /*SwitchOpcode*/ 40, TARGET_VAL(ISD::FSUB),// ->61562
/*61522*/     OPC_RecordChild0, // #0 = $src0
/*61523*/     OPC_RecordChild1, // #1 = $src1
/*61524*/     OPC_SwitchType /*2 cases */, 11, MVT::f64,// ->61538
/*61527*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61529*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F64), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fsub:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                // Dst: (V_SUB_F64:f64 f64:f64:$src0, f64:f64:$src1)
/*61538*/     /*SwitchType*/ 21, MVT::f32,// ->61561
/*61540*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61542*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61545*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61548*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61561*/     0, // EndSwitchType
/*61562*/   /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::FMIN3),// ->61596
/*61565*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61566*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61567*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61568*/     OPC_CheckType, MVT::f32,
/*61570*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61572*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61575*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61578*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61581*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61596*/   /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::FMAX3),// ->61630
/*61599*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61600*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61601*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61602*/     OPC_CheckType, MVT::f32,
/*61604*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61606*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61609*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61612*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61615*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61630*/   /*SwitchOpcode*/ 61, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->61694
/*61633*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61634*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61635*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61636*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->61665
/*61639*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61641*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61644*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61647*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61650*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61665*/     /*SwitchType*/ 26, MVT::f64,// ->61693
/*61667*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61669*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61672*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61675*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61678*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61693*/     0, // EndSwitchType
/*61694*/   /*SwitchOpcode*/ 61, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->61758
/*61697*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61698*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61699*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61700*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->61729
/*61703*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61705*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61708*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61711*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61714*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61729*/     /*SwitchType*/ 26, MVT::f64,// ->61757
/*61731*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61733*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61736*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61739*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61742*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61757*/     0, // EndSwitchType
/*61758*/   /*SwitchOpcode*/ 50, TARGET_VAL(ISD::FMINNUM),// ->61811
/*61761*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61762*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61763*/     OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->61787
/*61766*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61768*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61771*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61774*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61787*/     /*SwitchType*/ 21, MVT::f64,// ->61810
/*61789*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61791*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61794*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61797*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61810*/     0, // EndSwitchType
/*61811*/   /*SwitchOpcode*/ 50, TARGET_VAL(ISD::FMAXNUM),// ->61864
/*61814*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61815*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61816*/     OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->61840
/*61819*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61821*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61824*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61827*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61840*/     /*SwitchType*/ 21, MVT::f64,// ->61863
/*61842*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61844*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61847*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61850*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61863*/     0, // EndSwitchType
/*61864*/   /*SwitchOpcode*/ 52, TARGET_VAL(AMDGPUISD::LDEXP),// ->61919
/*61867*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61868*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61869*/     OPC_CheckChild1Type, MVT::i32,
/*61871*/     OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->61895
/*61874*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61876*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61879*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61882*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61895*/     /*SwitchType*/ 21, MVT::f64,// ->61918
/*61897*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61899*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61902*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61905*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61918*/     0, // EndSwitchType
/*61919*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->61949
/*61922*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61923*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61924*/     OPC_CheckChild1Type, MVT::i32,
/*61926*/     OPC_CheckType, MVT::f64,
/*61928*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61930*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61933*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61936*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61949*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_ROUND),// ->61971
/*61952*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61953*/     OPC_CheckType, MVT::f32,
/*61955*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61957*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61960*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61971*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_EXTEND),// ->61993
/*61974*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61975*/     OPC_CheckType, MVT::f64,
/*61977*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61979*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61982*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61993*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::RSQ),// ->62035
/*61996*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61997*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->62016
/*62000*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62002*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62005*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62016*/     /*SwitchType*/ 16, MVT::f64,// ->62034
/*62018*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62020*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62023*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62034*/     0, // EndSwitchType
/*62035*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP16_TO_FP),// ->62053
/*62038*/     OPC_RecordChild0, // #0 = $src0
/*62039*/     OPC_CheckChild0Type, MVT::i32,
/*62041*/     OPC_CheckType, MVT::f32,
/*62043*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62045*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*62053*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->62071
/*62056*/     OPC_RecordChild0, // #0 = $src0
/*62057*/     OPC_CheckChild0Type, MVT::i32,
/*62059*/     OPC_CheckType, MVT::f32,
/*62061*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62063*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*62071*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->62089
/*62074*/     OPC_RecordChild0, // #0 = $src0
/*62075*/     OPC_CheckChild0Type, MVT::i32,
/*62077*/     OPC_CheckType, MVT::f32,
/*62079*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62081*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*62089*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->62107
/*62092*/     OPC_RecordChild0, // #0 = $src0
/*62093*/     OPC_CheckChild0Type, MVT::i32,
/*62095*/     OPC_CheckType, MVT::f32,
/*62097*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62099*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*62107*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->62125
/*62110*/     OPC_RecordChild0, // #0 = $src0
/*62111*/     OPC_CheckChild0Type, MVT::i32,
/*62113*/     OPC_CheckType, MVT::f32,
/*62115*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62117*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*62125*/   /*SwitchOpcode*/ 36|128,15/*1956*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->64085
/*62129*/     OPC_RecordChild0, // #0 = $vec
/*62130*/     OPC_RecordChild1, // #1 = $val
/*62131*/     OPC_Scope, 60|128,6/*828*/, /*->62962*/ // 6 children in Scope
/*62134*/       OPC_CheckChild1Type, MVT::i32,
/*62136*/       OPC_Scope, 118, /*->62256*/ // 17 children in Scope
/*62138*/         OPC_MoveChild, 2,
/*62140*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*62143*/         OPC_RecordChild0, // #2 = $idx
/*62144*/         OPC_RecordChild1, // #3 = $off
/*62145*/         OPC_MoveChild, 1,
/*62147*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62150*/         OPC_MoveParent,
/*62151*/         OPC_CheckType, MVT::i32,
/*62153*/         OPC_MoveParent,
/*62154*/         OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->62180
/*62157*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62159*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*62166*/           OPC_EmitConvertToTarget, 3,
/*62168*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62180*/         /*SwitchType*/ 23, MVT::v4i32,// ->62205
/*62182*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62184*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*62191*/           OPC_EmitConvertToTarget, 3,
/*62193*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62205*/         /*SwitchType*/ 23, MVT::v8i32,// ->62230
/*62207*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62209*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*62216*/           OPC_EmitConvertToTarget, 3,
/*62218*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        1/*#VTs*/, MVT::v8i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62230*/         /*SwitchType*/ 23, MVT::v16i32,// ->62255
/*62232*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62234*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*62241*/           OPC_EmitConvertToTarget, 3,
/*62243*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        1/*#VTs*/, MVT::v16i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62255*/         0, // EndSwitchType
/*62256*/       /*Scope*/ 110, /*->62367*/
/*62257*/         OPC_CheckChild2Integer, 0, 
/*62259*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62296
/*62262*/           OPC_Scope, 15, /*->62279*/ // 2 children in Scope
/*62264*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62266*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62269*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*62279*/           /*Scope*/ 15, /*->62295*/
/*62280*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62282*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62285*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*62295*/           0, /*End of Scope*/
/*62296*/         /*SwitchType*/ 34, MVT::v2i32,// ->62332
/*62298*/           OPC_Scope, 15, /*->62315*/ // 2 children in Scope
/*62300*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62302*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62305*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*62315*/           /*Scope*/ 15, /*->62331*/
/*62316*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62318*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62321*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*62331*/           0, /*End of Scope*/
/*62332*/         /*SwitchType*/ 15, MVT::v8i32,// ->62349
/*62334*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62336*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62339*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*62349*/         /*SwitchType*/ 15, MVT::v16i32,// ->62366
/*62351*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62353*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62356*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*62366*/         0, // EndSwitchType
/*62367*/       /*Scope*/ 110, /*->62478*/
/*62368*/         OPC_CheckChild2Integer, 1, 
/*62370*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62407
/*62373*/           OPC_Scope, 15, /*->62390*/ // 2 children in Scope
/*62375*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62377*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62380*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*62390*/           /*Scope*/ 15, /*->62406*/
/*62391*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62393*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62396*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*62406*/           0, /*End of Scope*/
/*62407*/         /*SwitchType*/ 34, MVT::v2i32,// ->62443
/*62409*/           OPC_Scope, 15, /*->62426*/ // 2 children in Scope
/*62411*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62413*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62416*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*62426*/           /*Scope*/ 15, /*->62442*/
/*62427*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62429*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62432*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*62442*/           0, /*End of Scope*/
/*62443*/         /*SwitchType*/ 15, MVT::v8i32,// ->62460
/*62445*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62447*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62450*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*62460*/         /*SwitchType*/ 15, MVT::v16i32,// ->62477
/*62462*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62464*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62467*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*62477*/         0, // EndSwitchType
/*62478*/       /*Scope*/ 91, /*->62570*/
/*62479*/         OPC_CheckChild2Integer, 2, 
/*62481*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62518
/*62484*/           OPC_Scope, 15, /*->62501*/ // 2 children in Scope
/*62486*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62488*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62491*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*62501*/           /*Scope*/ 15, /*->62517*/
/*62502*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62504*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62507*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*62517*/           0, /*End of Scope*/
/*62518*/         /*SwitchType*/ 15, MVT::v2i32,// ->62535
/*62520*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62522*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62525*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*62535*/         /*SwitchType*/ 15, MVT::v8i32,// ->62552
/*62537*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62539*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62542*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*62552*/         /*SwitchType*/ 15, MVT::v16i32,// ->62569
/*62554*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62556*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62559*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*62569*/         0, // EndSwitchType
/*62570*/       /*Scope*/ 74, /*->62645*/
/*62571*/         OPC_CheckChild2Integer, 3, 
/*62573*/         OPC_SwitchType /*3 cases */, 34, MVT::v4i32,// ->62610
/*62576*/           OPC_Scope, 15, /*->62593*/ // 2 children in Scope
/*62578*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62580*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62583*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62593*/           /*Scope*/ 15, /*->62609*/
/*62594*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62596*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62599*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62609*/           0, /*End of Scope*/
/*62610*/         /*SwitchType*/ 15, MVT::v8i32,// ->62627
/*62612*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62614*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62617*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*62627*/         /*SwitchType*/ 15, MVT::v16i32,// ->62644
/*62629*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62631*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62634*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*62644*/         0, // EndSwitchType
/*62645*/       /*Scope*/ 38, /*->62684*/
/*62646*/         OPC_CheckChild2Integer, 4, 
/*62648*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62666
/*62651*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62653*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62656*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*62666*/         /*SwitchType*/ 15, MVT::v16i32,// ->62683
/*62668*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62670*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62673*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*62683*/         0, // EndSwitchType
/*62684*/       /*Scope*/ 38, /*->62723*/
/*62685*/         OPC_CheckChild2Integer, 5, 
/*62687*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62705
/*62690*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62692*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62695*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*62705*/         /*SwitchType*/ 15, MVT::v16i32,// ->62722
/*62707*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62709*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62712*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*62722*/         0, // EndSwitchType
/*62723*/       /*Scope*/ 38, /*->62762*/
/*62724*/         OPC_CheckChild2Integer, 6, 
/*62726*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62744
/*62729*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62731*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62734*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*62744*/         /*SwitchType*/ 15, MVT::v16i32,// ->62761
/*62746*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62748*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62751*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*62761*/         0, // EndSwitchType
/*62762*/       /*Scope*/ 38, /*->62801*/
/*62763*/         OPC_CheckChild2Integer, 7, 
/*62765*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62783
/*62768*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62770*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62773*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*62783*/         /*SwitchType*/ 15, MVT::v16i32,// ->62800
/*62785*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62787*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62790*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*62800*/         0, // EndSwitchType
/*62801*/       /*Scope*/ 19, /*->62821*/
/*62802*/         OPC_CheckChild2Integer, 8, 
/*62804*/         OPC_CheckType, MVT::v16i32,
/*62806*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62808*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*62811*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*62821*/       /*Scope*/ 19, /*->62841*/
/*62822*/         OPC_CheckChild2Integer, 9, 
/*62824*/         OPC_CheckType, MVT::v16i32,
/*62826*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62828*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*62831*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*62841*/       /*Scope*/ 19, /*->62861*/
/*62842*/         OPC_CheckChild2Integer, 10, 
/*62844*/         OPC_CheckType, MVT::v16i32,
/*62846*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62848*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*62851*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*62861*/       /*Scope*/ 19, /*->62881*/
/*62862*/         OPC_CheckChild2Integer, 11, 
/*62864*/         OPC_CheckType, MVT::v16i32,
/*62866*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62868*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*62871*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*62881*/       /*Scope*/ 19, /*->62901*/
/*62882*/         OPC_CheckChild2Integer, 12, 
/*62884*/         OPC_CheckType, MVT::v16i32,
/*62886*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62888*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*62891*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*62901*/       /*Scope*/ 19, /*->62921*/
/*62902*/         OPC_CheckChild2Integer, 13, 
/*62904*/         OPC_CheckType, MVT::v16i32,
/*62906*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62908*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*62911*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*62921*/       /*Scope*/ 19, /*->62941*/
/*62922*/         OPC_CheckChild2Integer, 14, 
/*62924*/         OPC_CheckType, MVT::v16i32,
/*62926*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62928*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*62931*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*62941*/       /*Scope*/ 19, /*->62961*/
/*62942*/         OPC_CheckChild2Integer, 15, 
/*62944*/         OPC_CheckType, MVT::v16i32,
/*62946*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62948*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*62951*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*62961*/       0, /*End of Scope*/
/*62962*/     /*Scope*/ 33, /*->62996*/
/*62963*/       OPC_RecordChild2, // #2 = $index
/*62964*/       OPC_CheckChild2Type, MVT::i32,
/*62966*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->62981
/*62969*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62971*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*62981*/       /*SwitchType*/ 12, MVT::v4i32,// ->62995
/*62983*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*62995*/       0, // EndSwitchType
/*62996*/     /*Scope*/ 111, /*->63108*/
/*62997*/       OPC_CheckChild1Type, MVT::i32,
/*62999*/       OPC_RecordChild2, // #2 = $idx
/*63000*/       OPC_CheckChild2Type, MVT::i32,
/*63002*/       OPC_SwitchType /*4 cases */, 24, MVT::v2i32,// ->63029
/*63005*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63007*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*63014*/         OPC_EmitInteger, MVT::i32, 0, 
/*63017*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63029*/       /*SwitchType*/ 24, MVT::v4i32,// ->63055
/*63031*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63033*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*63040*/         OPC_EmitInteger, MVT::i32, 0, 
/*63043*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63055*/       /*SwitchType*/ 24, MVT::v8i32,// ->63081
/*63057*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63059*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*63066*/         OPC_EmitInteger, MVT::i32, 0, 
/*63069*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      1/*#VTs*/, MVT::v8i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63081*/       /*SwitchType*/ 24, MVT::v16i32,// ->63107
/*63083*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63085*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*63092*/         OPC_EmitInteger, MVT::i32, 0, 
/*63095*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      1/*#VTs*/, MVT::v16i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63107*/       0, // EndSwitchType
/*63108*/     /*Scope*/ 60|128,6/*828*/, /*->63938*/
/*63110*/       OPC_CheckChild1Type, MVT::f32,
/*63112*/       OPC_Scope, 118, /*->63232*/ // 17 children in Scope
/*63114*/         OPC_MoveChild, 2,
/*63116*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*63119*/         OPC_RecordChild0, // #2 = $idx
/*63120*/         OPC_RecordChild1, // #3 = $off
/*63121*/         OPC_MoveChild, 1,
/*63123*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63126*/         OPC_MoveParent,
/*63127*/         OPC_CheckType, MVT::i32,
/*63129*/         OPC_MoveParent,
/*63130*/         OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->63156
/*63133*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63135*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*63142*/           OPC_EmitConvertToTarget, 3,
/*63144*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63156*/         /*SwitchType*/ 23, MVT::v4f32,// ->63181
/*63158*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63160*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*63167*/           OPC_EmitConvertToTarget, 3,
/*63169*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63181*/         /*SwitchType*/ 23, MVT::v8f32,// ->63206
/*63183*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63185*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*63192*/           OPC_EmitConvertToTarget, 3,
/*63194*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        1/*#VTs*/, MVT::v8f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63206*/         /*SwitchType*/ 23, MVT::v16f32,// ->63231
/*63208*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63210*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*63217*/           OPC_EmitConvertToTarget, 3,
/*63219*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        1/*#VTs*/, MVT::v16f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63231*/         0, // EndSwitchType
/*63232*/       /*Scope*/ 110, /*->63343*/
/*63233*/         OPC_CheckChild2Integer, 0, 
/*63235*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63272
/*63238*/           OPC_Scope, 15, /*->63255*/ // 2 children in Scope
/*63240*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63242*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63245*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*63255*/           /*Scope*/ 15, /*->63271*/
/*63256*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63258*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63261*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*63271*/           0, /*End of Scope*/
/*63272*/         /*SwitchType*/ 34, MVT::v2f32,// ->63308
/*63274*/           OPC_Scope, 15, /*->63291*/ // 2 children in Scope
/*63276*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63278*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63281*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*63291*/           /*Scope*/ 15, /*->63307*/
/*63292*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63294*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63297*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*63307*/           0, /*End of Scope*/
/*63308*/         /*SwitchType*/ 15, MVT::v8f32,// ->63325
/*63310*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63312*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63315*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*63325*/         /*SwitchType*/ 15, MVT::v16f32,// ->63342
/*63327*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63329*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63332*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*63342*/         0, // EndSwitchType
/*63343*/       /*Scope*/ 110, /*->63454*/
/*63344*/         OPC_CheckChild2Integer, 1, 
/*63346*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63383
/*63349*/           OPC_Scope, 15, /*->63366*/ // 2 children in Scope
/*63351*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63353*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63356*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*63366*/           /*Scope*/ 15, /*->63382*/
/*63367*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63369*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63372*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*63382*/           0, /*End of Scope*/
/*63383*/         /*SwitchType*/ 34, MVT::v2f32,// ->63419
/*63385*/           OPC_Scope, 15, /*->63402*/ // 2 children in Scope
/*63387*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63389*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63392*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*63402*/           /*Scope*/ 15, /*->63418*/
/*63403*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63405*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63408*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*63418*/           0, /*End of Scope*/
/*63419*/         /*SwitchType*/ 15, MVT::v8f32,// ->63436
/*63421*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63423*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63426*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*63436*/         /*SwitchType*/ 15, MVT::v16f32,// ->63453
/*63438*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63440*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63443*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*63453*/         0, // EndSwitchType
/*63454*/       /*Scope*/ 91, /*->63546*/
/*63455*/         OPC_CheckChild2Integer, 2, 
/*63457*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63494
/*63460*/           OPC_Scope, 15, /*->63477*/ // 2 children in Scope
/*63462*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63464*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63467*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*63477*/           /*Scope*/ 15, /*->63493*/
/*63478*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63480*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63483*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*63493*/           0, /*End of Scope*/
/*63494*/         /*SwitchType*/ 15, MVT::v2f32,// ->63511
/*63496*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63498*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63501*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*63511*/         /*SwitchType*/ 15, MVT::v8f32,// ->63528
/*63513*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63515*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63518*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*63528*/         /*SwitchType*/ 15, MVT::v16f32,// ->63545
/*63530*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63532*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63535*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*63545*/         0, // EndSwitchType
/*63546*/       /*Scope*/ 74, /*->63621*/
/*63547*/         OPC_CheckChild2Integer, 3, 
/*63549*/         OPC_SwitchType /*3 cases */, 34, MVT::v4f32,// ->63586
/*63552*/           OPC_Scope, 15, /*->63569*/ // 2 children in Scope
/*63554*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63556*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63559*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*63569*/           /*Scope*/ 15, /*->63585*/
/*63570*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63572*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63575*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*63585*/           0, /*End of Scope*/
/*63586*/         /*SwitchType*/ 15, MVT::v8f32,// ->63603
/*63588*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63590*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63593*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*63603*/         /*SwitchType*/ 15, MVT::v16f32,// ->63620
/*63605*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63607*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63610*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*63620*/         0, // EndSwitchType
/*63621*/       /*Scope*/ 38, /*->63660*/
/*63622*/         OPC_CheckChild2Integer, 4, 
/*63624*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63642
/*63627*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63629*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63632*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*63642*/         /*SwitchType*/ 15, MVT::v16f32,// ->63659
/*63644*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63646*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63649*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*63659*/         0, // EndSwitchType
/*63660*/       /*Scope*/ 38, /*->63699*/
/*63661*/         OPC_CheckChild2Integer, 5, 
/*63663*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63681
/*63666*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63668*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63671*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*63681*/         /*SwitchType*/ 15, MVT::v16f32,// ->63698
/*63683*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63685*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63688*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*63698*/         0, // EndSwitchType
/*63699*/       /*Scope*/ 38, /*->63738*/
/*63700*/         OPC_CheckChild2Integer, 6, 
/*63702*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63720
/*63705*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63707*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63710*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*63720*/         /*SwitchType*/ 15, MVT::v16f32,// ->63737
/*63722*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63724*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63727*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*63737*/         0, // EndSwitchType
/*63738*/       /*Scope*/ 38, /*->63777*/
/*63739*/         OPC_CheckChild2Integer, 7, 
/*63741*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63759
/*63744*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63746*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63749*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*63759*/         /*SwitchType*/ 15, MVT::v16f32,// ->63776
/*63761*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63763*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63766*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*63776*/         0, // EndSwitchType
/*63777*/       /*Scope*/ 19, /*->63797*/
/*63778*/         OPC_CheckChild2Integer, 8, 
/*63780*/         OPC_CheckType, MVT::v16f32,
/*63782*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63784*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*63787*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*63797*/       /*Scope*/ 19, /*->63817*/
/*63798*/         OPC_CheckChild2Integer, 9, 
/*63800*/         OPC_CheckType, MVT::v16f32,
/*63802*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63804*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*63807*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*63817*/       /*Scope*/ 19, /*->63837*/
/*63818*/         OPC_CheckChild2Integer, 10, 
/*63820*/         OPC_CheckType, MVT::v16f32,
/*63822*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63824*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*63827*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*63837*/       /*Scope*/ 19, /*->63857*/
/*63838*/         OPC_CheckChild2Integer, 11, 
/*63840*/         OPC_CheckType, MVT::v16f32,
/*63842*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63844*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*63847*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*63857*/       /*Scope*/ 19, /*->63877*/
/*63858*/         OPC_CheckChild2Integer, 12, 
/*63860*/         OPC_CheckType, MVT::v16f32,
/*63862*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63864*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*63867*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*63877*/       /*Scope*/ 19, /*->63897*/
/*63878*/         OPC_CheckChild2Integer, 13, 
/*63880*/         OPC_CheckType, MVT::v16f32,
/*63882*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63884*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*63887*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*63897*/       /*Scope*/ 19, /*->63917*/
/*63898*/         OPC_CheckChild2Integer, 14, 
/*63900*/         OPC_CheckType, MVT::v16f32,
/*63902*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63904*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*63907*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*63917*/       /*Scope*/ 19, /*->63937*/
/*63918*/         OPC_CheckChild2Integer, 15, 
/*63920*/         OPC_CheckType, MVT::v16f32,
/*63922*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63924*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*63927*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*63937*/       0, /*End of Scope*/
/*63938*/     /*Scope*/ 33, /*->63972*/
/*63939*/       OPC_RecordChild2, // #2 = $index
/*63940*/       OPC_CheckChild2Type, MVT::i32,
/*63942*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->63957
/*63945*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63947*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*63957*/       /*SwitchType*/ 12, MVT::v4f32,// ->63971
/*63959*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*63971*/       0, // EndSwitchType
/*63972*/     /*Scope*/ 111, /*->64084*/
/*63973*/       OPC_CheckChild1Type, MVT::f32,
/*63975*/       OPC_RecordChild2, // #2 = $idx
/*63976*/       OPC_CheckChild2Type, MVT::i32,
/*63978*/       OPC_SwitchType /*4 cases */, 24, MVT::v2f32,// ->64005
/*63981*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63983*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*63990*/         OPC_EmitInteger, MVT::i32, 0, 
/*63993*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64005*/       /*SwitchType*/ 24, MVT::v4f32,// ->64031
/*64007*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64009*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*64016*/         OPC_EmitInteger, MVT::i32, 0, 
/*64019*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64031*/       /*SwitchType*/ 24, MVT::v8f32,// ->64057
/*64033*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64035*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*64042*/         OPC_EmitInteger, MVT::i32, 0, 
/*64045*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      1/*#VTs*/, MVT::v8f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64057*/       /*SwitchType*/ 24, MVT::v16f32,// ->64083
/*64059*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64061*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*64068*/         OPC_EmitInteger, MVT::i32, 0, 
/*64071*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      1/*#VTs*/, MVT::v16f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64083*/       0, // EndSwitchType
/*64084*/     0, /*End of Scope*/
/*64085*/   /*SwitchOpcode*/ 45|128,19/*2477*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->66566
/*64089*/     OPC_Scope, 95|128,1/*223*/, /*->64315*/ // 11 children in Scope
/*64092*/       OPC_CheckChild0Integer, 0, 
/*64094*/       OPC_CheckChild0Type, MVT::i32,
/*64096*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64097*/       OPC_CheckChild1Type, MVT::v4f32,
/*64099*/       OPC_RecordChild2, // #1 = $srcx
/*64100*/       OPC_MoveChild, 2,
/*64102*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64105*/       OPC_CheckType, MVT::i32,
/*64107*/       OPC_MoveParent,
/*64108*/       OPC_RecordChild3, // #2 = $srcy
/*64109*/       OPC_MoveChild, 3,
/*64111*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64114*/       OPC_CheckType, MVT::i32,
/*64116*/       OPC_MoveParent,
/*64117*/       OPC_RecordChild4, // #3 = $srcz
/*64118*/       OPC_MoveChild, 4,
/*64120*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64123*/       OPC_CheckType, MVT::i32,
/*64125*/       OPC_MoveParent,
/*64126*/       OPC_RecordChild5, // #4 = $srcw
/*64127*/       OPC_MoveChild, 5,
/*64129*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64132*/       OPC_CheckType, MVT::i32,
/*64134*/       OPC_MoveParent,
/*64135*/       OPC_RecordChild6, // #5 = $offsetx
/*64136*/       OPC_MoveChild, 6,
/*64138*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64141*/       OPC_CheckType, MVT::i32,
/*64143*/       OPC_MoveParent,
/*64144*/       OPC_RecordChild7, // #6 = $offsety
/*64145*/       OPC_MoveChild, 7,
/*64147*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64150*/       OPC_CheckType, MVT::i32,
/*64152*/       OPC_MoveParent,
/*64153*/       OPC_MoveChild, 8,
/*64155*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64158*/       OPC_RecordNode, // #7 = $offsetz
/*64159*/       OPC_CheckType, MVT::i32,
/*64161*/       OPC_MoveParent,
/*64162*/       OPC_MoveChild, 9,
/*64164*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64167*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64168*/       OPC_CheckType, MVT::i32,
/*64170*/       OPC_MoveParent,
/*64171*/       OPC_MoveChild, 10,
/*64173*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64176*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64177*/       OPC_CheckType, MVT::i32,
/*64179*/       OPC_MoveParent,
/*64180*/       OPC_MoveChild, 11,
/*64182*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64185*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64186*/       OPC_CheckType, MVT::i32,
/*64188*/       OPC_MoveParent,
/*64189*/       OPC_MoveChild, 12,
/*64191*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64194*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64195*/       OPC_CheckType, MVT::i32,
/*64197*/       OPC_MoveParent,
/*64198*/       OPC_MoveChild, 13,
/*64200*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64203*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64204*/       OPC_CheckType, MVT::i32,
/*64206*/       OPC_MoveParent,
/*64207*/       OPC_MoveChild, 14,
/*64209*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64212*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64213*/       OPC_CheckType, MVT::i32,
/*64215*/       OPC_MoveParent,
/*64216*/       OPC_MoveChild, 15,
/*64218*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64221*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64222*/       OPC_CheckType, MVT::i32,
/*64224*/       OPC_MoveParent,
/*64225*/       OPC_MoveChild, 16,
/*64227*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64230*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64231*/       OPC_CheckType, MVT::i32,
/*64233*/       OPC_MoveParent,
/*64234*/       OPC_MoveChild, 17,
/*64236*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64239*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64240*/       OPC_CheckType, MVT::i32,
/*64242*/       OPC_MoveParent,
/*64243*/       OPC_MoveChild, 18,
/*64245*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64248*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64249*/       OPC_CheckType, MVT::i32,
/*64251*/       OPC_MoveParent,
/*64252*/       OPC_CheckType, MVT::v4f32,
/*64254*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64256*/       OPC_EmitConvertToTarget, 1,
/*64258*/       OPC_EmitConvertToTarget, 2,
/*64260*/       OPC_EmitConvertToTarget, 3,
/*64262*/       OPC_EmitConvertToTarget, 4,
/*64264*/       OPC_EmitConvertToTarget, 5,
/*64266*/       OPC_EmitConvertToTarget, 6,
/*64268*/       OPC_EmitConvertToTarget, 7,
/*64270*/       OPC_EmitConvertToTarget, 8,
/*64272*/       OPC_EmitConvertToTarget, 9,
/*64274*/       OPC_EmitConvertToTarget, 10,
/*64276*/       OPC_EmitConvertToTarget, 11,
/*64278*/       OPC_EmitConvertToTarget, 12,
/*64280*/       OPC_EmitConvertToTarget, 13,
/*64282*/       OPC_EmitConvertToTarget, 14,
/*64284*/       OPC_EmitConvertToTarget, 15,
/*64286*/       OPC_EmitConvertToTarget, 16,
/*64288*/       OPC_EmitConvertToTarget, 17,
/*64290*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64315*/     /*Scope*/ 95|128,1/*223*/, /*->64540*/
/*64317*/       OPC_CheckChild0Integer, 1, 
/*64319*/       OPC_CheckChild0Type, MVT::i32,
/*64321*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64322*/       OPC_CheckChild1Type, MVT::v4f32,
/*64324*/       OPC_RecordChild2, // #1 = $srcx
/*64325*/       OPC_MoveChild, 2,
/*64327*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64330*/       OPC_CheckType, MVT::i32,
/*64332*/       OPC_MoveParent,
/*64333*/       OPC_RecordChild3, // #2 = $srcy
/*64334*/       OPC_MoveChild, 3,
/*64336*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64339*/       OPC_CheckType, MVT::i32,
/*64341*/       OPC_MoveParent,
/*64342*/       OPC_RecordChild4, // #3 = $srcz
/*64343*/       OPC_MoveChild, 4,
/*64345*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64348*/       OPC_CheckType, MVT::i32,
/*64350*/       OPC_MoveParent,
/*64351*/       OPC_RecordChild5, // #4 = $srcw
/*64352*/       OPC_MoveChild, 5,
/*64354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64357*/       OPC_CheckType, MVT::i32,
/*64359*/       OPC_MoveParent,
/*64360*/       OPC_RecordChild6, // #5 = $offsetx
/*64361*/       OPC_MoveChild, 6,
/*64363*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64366*/       OPC_CheckType, MVT::i32,
/*64368*/       OPC_MoveParent,
/*64369*/       OPC_RecordChild7, // #6 = $offsety
/*64370*/       OPC_MoveChild, 7,
/*64372*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64375*/       OPC_CheckType, MVT::i32,
/*64377*/       OPC_MoveParent,
/*64378*/       OPC_MoveChild, 8,
/*64380*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64383*/       OPC_RecordNode, // #7 = $offsetz
/*64384*/       OPC_CheckType, MVT::i32,
/*64386*/       OPC_MoveParent,
/*64387*/       OPC_MoveChild, 9,
/*64389*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64392*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64393*/       OPC_CheckType, MVT::i32,
/*64395*/       OPC_MoveParent,
/*64396*/       OPC_MoveChild, 10,
/*64398*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64401*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64402*/       OPC_CheckType, MVT::i32,
/*64404*/       OPC_MoveParent,
/*64405*/       OPC_MoveChild, 11,
/*64407*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64410*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64411*/       OPC_CheckType, MVT::i32,
/*64413*/       OPC_MoveParent,
/*64414*/       OPC_MoveChild, 12,
/*64416*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64419*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64420*/       OPC_CheckType, MVT::i32,
/*64422*/       OPC_MoveParent,
/*64423*/       OPC_MoveChild, 13,
/*64425*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64428*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64429*/       OPC_CheckType, MVT::i32,
/*64431*/       OPC_MoveParent,
/*64432*/       OPC_MoveChild, 14,
/*64434*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64437*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64438*/       OPC_CheckType, MVT::i32,
/*64440*/       OPC_MoveParent,
/*64441*/       OPC_MoveChild, 15,
/*64443*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64446*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64447*/       OPC_CheckType, MVT::i32,
/*64449*/       OPC_MoveParent,
/*64450*/       OPC_MoveChild, 16,
/*64452*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64455*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64456*/       OPC_CheckType, MVT::i32,
/*64458*/       OPC_MoveParent,
/*64459*/       OPC_MoveChild, 17,
/*64461*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64464*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64465*/       OPC_CheckType, MVT::i32,
/*64467*/       OPC_MoveParent,
/*64468*/       OPC_MoveChild, 18,
/*64470*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64473*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64474*/       OPC_CheckType, MVT::i32,
/*64476*/       OPC_MoveParent,
/*64477*/       OPC_CheckType, MVT::v4f32,
/*64479*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64481*/       OPC_EmitConvertToTarget, 1,
/*64483*/       OPC_EmitConvertToTarget, 2,
/*64485*/       OPC_EmitConvertToTarget, 3,
/*64487*/       OPC_EmitConvertToTarget, 4,
/*64489*/       OPC_EmitConvertToTarget, 5,
/*64491*/       OPC_EmitConvertToTarget, 6,
/*64493*/       OPC_EmitConvertToTarget, 7,
/*64495*/       OPC_EmitConvertToTarget, 8,
/*64497*/       OPC_EmitConvertToTarget, 9,
/*64499*/       OPC_EmitConvertToTarget, 10,
/*64501*/       OPC_EmitConvertToTarget, 11,
/*64503*/       OPC_EmitConvertToTarget, 12,
/*64505*/       OPC_EmitConvertToTarget, 13,
/*64507*/       OPC_EmitConvertToTarget, 14,
/*64509*/       OPC_EmitConvertToTarget, 15,
/*64511*/       OPC_EmitConvertToTarget, 16,
/*64513*/       OPC_EmitConvertToTarget, 17,
/*64515*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64540*/     /*Scope*/ 95|128,1/*223*/, /*->64765*/
/*64542*/       OPC_CheckChild0Integer, 2, 
/*64544*/       OPC_CheckChild0Type, MVT::i32,
/*64546*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64547*/       OPC_CheckChild1Type, MVT::v4f32,
/*64549*/       OPC_RecordChild2, // #1 = $srcx
/*64550*/       OPC_MoveChild, 2,
/*64552*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64555*/       OPC_CheckType, MVT::i32,
/*64557*/       OPC_MoveParent,
/*64558*/       OPC_RecordChild3, // #2 = $srcy
/*64559*/       OPC_MoveChild, 3,
/*64561*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64564*/       OPC_CheckType, MVT::i32,
/*64566*/       OPC_MoveParent,
/*64567*/       OPC_RecordChild4, // #3 = $srcz
/*64568*/       OPC_MoveChild, 4,
/*64570*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64573*/       OPC_CheckType, MVT::i32,
/*64575*/       OPC_MoveParent,
/*64576*/       OPC_RecordChild5, // #4 = $srcw
/*64577*/       OPC_MoveChild, 5,
/*64579*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64582*/       OPC_CheckType, MVT::i32,
/*64584*/       OPC_MoveParent,
/*64585*/       OPC_RecordChild6, // #5 = $offsetx
/*64586*/       OPC_MoveChild, 6,
/*64588*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64591*/       OPC_CheckType, MVT::i32,
/*64593*/       OPC_MoveParent,
/*64594*/       OPC_RecordChild7, // #6 = $offsety
/*64595*/       OPC_MoveChild, 7,
/*64597*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64600*/       OPC_CheckType, MVT::i32,
/*64602*/       OPC_MoveParent,
/*64603*/       OPC_MoveChild, 8,
/*64605*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64608*/       OPC_RecordNode, // #7 = $offsetz
/*64609*/       OPC_CheckType, MVT::i32,
/*64611*/       OPC_MoveParent,
/*64612*/       OPC_MoveChild, 9,
/*64614*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64617*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64618*/       OPC_CheckType, MVT::i32,
/*64620*/       OPC_MoveParent,
/*64621*/       OPC_MoveChild, 10,
/*64623*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64626*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64627*/       OPC_CheckType, MVT::i32,
/*64629*/       OPC_MoveParent,
/*64630*/       OPC_MoveChild, 11,
/*64632*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64635*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64636*/       OPC_CheckType, MVT::i32,
/*64638*/       OPC_MoveParent,
/*64639*/       OPC_MoveChild, 12,
/*64641*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64644*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64645*/       OPC_CheckType, MVT::i32,
/*64647*/       OPC_MoveParent,
/*64648*/       OPC_MoveChild, 13,
/*64650*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64653*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64654*/       OPC_CheckType, MVT::i32,
/*64656*/       OPC_MoveParent,
/*64657*/       OPC_MoveChild, 14,
/*64659*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64662*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64663*/       OPC_CheckType, MVT::i32,
/*64665*/       OPC_MoveParent,
/*64666*/       OPC_MoveChild, 15,
/*64668*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64671*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64672*/       OPC_CheckType, MVT::i32,
/*64674*/       OPC_MoveParent,
/*64675*/       OPC_MoveChild, 16,
/*64677*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64680*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64681*/       OPC_CheckType, MVT::i32,
/*64683*/       OPC_MoveParent,
/*64684*/       OPC_MoveChild, 17,
/*64686*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64689*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64690*/       OPC_CheckType, MVT::i32,
/*64692*/       OPC_MoveParent,
/*64693*/       OPC_MoveChild, 18,
/*64695*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64698*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64699*/       OPC_CheckType, MVT::i32,
/*64701*/       OPC_MoveParent,
/*64702*/       OPC_CheckType, MVT::v4f32,
/*64704*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64706*/       OPC_EmitConvertToTarget, 1,
/*64708*/       OPC_EmitConvertToTarget, 2,
/*64710*/       OPC_EmitConvertToTarget, 3,
/*64712*/       OPC_EmitConvertToTarget, 4,
/*64714*/       OPC_EmitConvertToTarget, 5,
/*64716*/       OPC_EmitConvertToTarget, 6,
/*64718*/       OPC_EmitConvertToTarget, 7,
/*64720*/       OPC_EmitConvertToTarget, 8,
/*64722*/       OPC_EmitConvertToTarget, 9,
/*64724*/       OPC_EmitConvertToTarget, 10,
/*64726*/       OPC_EmitConvertToTarget, 11,
/*64728*/       OPC_EmitConvertToTarget, 12,
/*64730*/       OPC_EmitConvertToTarget, 13,
/*64732*/       OPC_EmitConvertToTarget, 14,
/*64734*/       OPC_EmitConvertToTarget, 15,
/*64736*/       OPC_EmitConvertToTarget, 16,
/*64738*/       OPC_EmitConvertToTarget, 17,
/*64740*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64765*/     /*Scope*/ 95|128,1/*223*/, /*->64990*/
/*64767*/       OPC_CheckChild0Integer, 3, 
/*64769*/       OPC_CheckChild0Type, MVT::i32,
/*64771*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64772*/       OPC_CheckChild1Type, MVT::v4f32,
/*64774*/       OPC_RecordChild2, // #1 = $srcx
/*64775*/       OPC_MoveChild, 2,
/*64777*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64780*/       OPC_CheckType, MVT::i32,
/*64782*/       OPC_MoveParent,
/*64783*/       OPC_RecordChild3, // #2 = $srcy
/*64784*/       OPC_MoveChild, 3,
/*64786*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64789*/       OPC_CheckType, MVT::i32,
/*64791*/       OPC_MoveParent,
/*64792*/       OPC_RecordChild4, // #3 = $srcz
/*64793*/       OPC_MoveChild, 4,
/*64795*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64798*/       OPC_CheckType, MVT::i32,
/*64800*/       OPC_MoveParent,
/*64801*/       OPC_RecordChild5, // #4 = $srcw
/*64802*/       OPC_MoveChild, 5,
/*64804*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64807*/       OPC_CheckType, MVT::i32,
/*64809*/       OPC_MoveParent,
/*64810*/       OPC_RecordChild6, // #5 = $offsetx
/*64811*/       OPC_MoveChild, 6,
/*64813*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64816*/       OPC_CheckType, MVT::i32,
/*64818*/       OPC_MoveParent,
/*64819*/       OPC_RecordChild7, // #6 = $offsety
/*64820*/       OPC_MoveChild, 7,
/*64822*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64825*/       OPC_CheckType, MVT::i32,
/*64827*/       OPC_MoveParent,
/*64828*/       OPC_MoveChild, 8,
/*64830*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64833*/       OPC_RecordNode, // #7 = $offsetz
/*64834*/       OPC_CheckType, MVT::i32,
/*64836*/       OPC_MoveParent,
/*64837*/       OPC_MoveChild, 9,
/*64839*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64842*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64843*/       OPC_CheckType, MVT::i32,
/*64845*/       OPC_MoveParent,
/*64846*/       OPC_MoveChild, 10,
/*64848*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64851*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64852*/       OPC_CheckType, MVT::i32,
/*64854*/       OPC_MoveParent,
/*64855*/       OPC_MoveChild, 11,
/*64857*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64860*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64861*/       OPC_CheckType, MVT::i32,
/*64863*/       OPC_MoveParent,
/*64864*/       OPC_MoveChild, 12,
/*64866*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64869*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64870*/       OPC_CheckType, MVT::i32,
/*64872*/       OPC_MoveParent,
/*64873*/       OPC_MoveChild, 13,
/*64875*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64878*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64879*/       OPC_CheckType, MVT::i32,
/*64881*/       OPC_MoveParent,
/*64882*/       OPC_MoveChild, 14,
/*64884*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64887*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64888*/       OPC_CheckType, MVT::i32,
/*64890*/       OPC_MoveParent,
/*64891*/       OPC_MoveChild, 15,
/*64893*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64896*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64897*/       OPC_CheckType, MVT::i32,
/*64899*/       OPC_MoveParent,
/*64900*/       OPC_MoveChild, 16,
/*64902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64905*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64906*/       OPC_CheckType, MVT::i32,
/*64908*/       OPC_MoveParent,
/*64909*/       OPC_MoveChild, 17,
/*64911*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64914*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64915*/       OPC_CheckType, MVT::i32,
/*64917*/       OPC_MoveParent,
/*64918*/       OPC_MoveChild, 18,
/*64920*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64923*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64924*/       OPC_CheckType, MVT::i32,
/*64926*/       OPC_MoveParent,
/*64927*/       OPC_CheckType, MVT::v4f32,
/*64929*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64931*/       OPC_EmitConvertToTarget, 1,
/*64933*/       OPC_EmitConvertToTarget, 2,
/*64935*/       OPC_EmitConvertToTarget, 3,
/*64937*/       OPC_EmitConvertToTarget, 4,
/*64939*/       OPC_EmitConvertToTarget, 5,
/*64941*/       OPC_EmitConvertToTarget, 6,
/*64943*/       OPC_EmitConvertToTarget, 7,
/*64945*/       OPC_EmitConvertToTarget, 8,
/*64947*/       OPC_EmitConvertToTarget, 9,
/*64949*/       OPC_EmitConvertToTarget, 10,
/*64951*/       OPC_EmitConvertToTarget, 11,
/*64953*/       OPC_EmitConvertToTarget, 12,
/*64955*/       OPC_EmitConvertToTarget, 13,
/*64957*/       OPC_EmitConvertToTarget, 14,
/*64959*/       OPC_EmitConvertToTarget, 15,
/*64961*/       OPC_EmitConvertToTarget, 16,
/*64963*/       OPC_EmitConvertToTarget, 17,
/*64965*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64990*/     /*Scope*/ 95|128,1/*223*/, /*->65215*/
/*64992*/       OPC_CheckChild0Integer, 4, 
/*64994*/       OPC_CheckChild0Type, MVT::i32,
/*64996*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64997*/       OPC_CheckChild1Type, MVT::v4f32,
/*64999*/       OPC_RecordChild2, // #1 = $srcx
/*65000*/       OPC_MoveChild, 2,
/*65002*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65005*/       OPC_CheckType, MVT::i32,
/*65007*/       OPC_MoveParent,
/*65008*/       OPC_RecordChild3, // #2 = $srcy
/*65009*/       OPC_MoveChild, 3,
/*65011*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65014*/       OPC_CheckType, MVT::i32,
/*65016*/       OPC_MoveParent,
/*65017*/       OPC_RecordChild4, // #3 = $srcz
/*65018*/       OPC_MoveChild, 4,
/*65020*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65023*/       OPC_CheckType, MVT::i32,
/*65025*/       OPC_MoveParent,
/*65026*/       OPC_RecordChild5, // #4 = $srcw
/*65027*/       OPC_MoveChild, 5,
/*65029*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65032*/       OPC_CheckType, MVT::i32,
/*65034*/       OPC_MoveParent,
/*65035*/       OPC_RecordChild6, // #5 = $offsetx
/*65036*/       OPC_MoveChild, 6,
/*65038*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65041*/       OPC_CheckType, MVT::i32,
/*65043*/       OPC_MoveParent,
/*65044*/       OPC_RecordChild7, // #6 = $offsety
/*65045*/       OPC_MoveChild, 7,
/*65047*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65050*/       OPC_CheckType, MVT::i32,
/*65052*/       OPC_MoveParent,
/*65053*/       OPC_MoveChild, 8,
/*65055*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65058*/       OPC_RecordNode, // #7 = $offsetz
/*65059*/       OPC_CheckType, MVT::i32,
/*65061*/       OPC_MoveParent,
/*65062*/       OPC_MoveChild, 9,
/*65064*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65067*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65068*/       OPC_CheckType, MVT::i32,
/*65070*/       OPC_MoveParent,
/*65071*/       OPC_MoveChild, 10,
/*65073*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65076*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65077*/       OPC_CheckType, MVT::i32,
/*65079*/       OPC_MoveParent,
/*65080*/       OPC_MoveChild, 11,
/*65082*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65085*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65086*/       OPC_CheckType, MVT::i32,
/*65088*/       OPC_MoveParent,
/*65089*/       OPC_MoveChild, 12,
/*65091*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65094*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65095*/       OPC_CheckType, MVT::i32,
/*65097*/       OPC_MoveParent,
/*65098*/       OPC_MoveChild, 13,
/*65100*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65103*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65104*/       OPC_CheckType, MVT::i32,
/*65106*/       OPC_MoveParent,
/*65107*/       OPC_MoveChild, 14,
/*65109*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65112*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65113*/       OPC_CheckType, MVT::i32,
/*65115*/       OPC_MoveParent,
/*65116*/       OPC_MoveChild, 15,
/*65118*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65121*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65122*/       OPC_CheckType, MVT::i32,
/*65124*/       OPC_MoveParent,
/*65125*/       OPC_MoveChild, 16,
/*65127*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65130*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65131*/       OPC_CheckType, MVT::i32,
/*65133*/       OPC_MoveParent,
/*65134*/       OPC_MoveChild, 17,
/*65136*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65139*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65140*/       OPC_CheckType, MVT::i32,
/*65142*/       OPC_MoveParent,
/*65143*/       OPC_MoveChild, 18,
/*65145*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65148*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65149*/       OPC_CheckType, MVT::i32,
/*65151*/       OPC_MoveParent,
/*65152*/       OPC_CheckType, MVT::v4f32,
/*65154*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65156*/       OPC_EmitConvertToTarget, 1,
/*65158*/       OPC_EmitConvertToTarget, 2,
/*65160*/       OPC_EmitConvertToTarget, 3,
/*65162*/       OPC_EmitConvertToTarget, 4,
/*65164*/       OPC_EmitConvertToTarget, 5,
/*65166*/       OPC_EmitConvertToTarget, 6,
/*65168*/       OPC_EmitConvertToTarget, 7,
/*65170*/       OPC_EmitConvertToTarget, 8,
/*65172*/       OPC_EmitConvertToTarget, 9,
/*65174*/       OPC_EmitConvertToTarget, 10,
/*65176*/       OPC_EmitConvertToTarget, 11,
/*65178*/       OPC_EmitConvertToTarget, 12,
/*65180*/       OPC_EmitConvertToTarget, 13,
/*65182*/       OPC_EmitConvertToTarget, 14,
/*65184*/       OPC_EmitConvertToTarget, 15,
/*65186*/       OPC_EmitConvertToTarget, 16,
/*65188*/       OPC_EmitConvertToTarget, 17,
/*65190*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65215*/     /*Scope*/ 95|128,1/*223*/, /*->65440*/
/*65217*/       OPC_CheckChild0Integer, 5, 
/*65219*/       OPC_CheckChild0Type, MVT::i32,
/*65221*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65222*/       OPC_CheckChild1Type, MVT::v4f32,
/*65224*/       OPC_RecordChild2, // #1 = $srcx
/*65225*/       OPC_MoveChild, 2,
/*65227*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65230*/       OPC_CheckType, MVT::i32,
/*65232*/       OPC_MoveParent,
/*65233*/       OPC_RecordChild3, // #2 = $srcy
/*65234*/       OPC_MoveChild, 3,
/*65236*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65239*/       OPC_CheckType, MVT::i32,
/*65241*/       OPC_MoveParent,
/*65242*/       OPC_RecordChild4, // #3 = $srcz
/*65243*/       OPC_MoveChild, 4,
/*65245*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65248*/       OPC_CheckType, MVT::i32,
/*65250*/       OPC_MoveParent,
/*65251*/       OPC_RecordChild5, // #4 = $srcw
/*65252*/       OPC_MoveChild, 5,
/*65254*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65257*/       OPC_CheckType, MVT::i32,
/*65259*/       OPC_MoveParent,
/*65260*/       OPC_RecordChild6, // #5 = $offsetx
/*65261*/       OPC_MoveChild, 6,
/*65263*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65266*/       OPC_CheckType, MVT::i32,
/*65268*/       OPC_MoveParent,
/*65269*/       OPC_RecordChild7, // #6 = $offsety
/*65270*/       OPC_MoveChild, 7,
/*65272*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65275*/       OPC_CheckType, MVT::i32,
/*65277*/       OPC_MoveParent,
/*65278*/       OPC_MoveChild, 8,
/*65280*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65283*/       OPC_RecordNode, // #7 = $offsetz
/*65284*/       OPC_CheckType, MVT::i32,
/*65286*/       OPC_MoveParent,
/*65287*/       OPC_MoveChild, 9,
/*65289*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65292*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65293*/       OPC_CheckType, MVT::i32,
/*65295*/       OPC_MoveParent,
/*65296*/       OPC_MoveChild, 10,
/*65298*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65301*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65302*/       OPC_CheckType, MVT::i32,
/*65304*/       OPC_MoveParent,
/*65305*/       OPC_MoveChild, 11,
/*65307*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65310*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65311*/       OPC_CheckType, MVT::i32,
/*65313*/       OPC_MoveParent,
/*65314*/       OPC_MoveChild, 12,
/*65316*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65319*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65320*/       OPC_CheckType, MVT::i32,
/*65322*/       OPC_MoveParent,
/*65323*/       OPC_MoveChild, 13,
/*65325*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65328*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65329*/       OPC_CheckType, MVT::i32,
/*65331*/       OPC_MoveParent,
/*65332*/       OPC_MoveChild, 14,
/*65334*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65337*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65338*/       OPC_CheckType, MVT::i32,
/*65340*/       OPC_MoveParent,
/*65341*/       OPC_MoveChild, 15,
/*65343*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65346*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65347*/       OPC_CheckType, MVT::i32,
/*65349*/       OPC_MoveParent,
/*65350*/       OPC_MoveChild, 16,
/*65352*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65355*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65356*/       OPC_CheckType, MVT::i32,
/*65358*/       OPC_MoveParent,
/*65359*/       OPC_MoveChild, 17,
/*65361*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65364*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65365*/       OPC_CheckType, MVT::i32,
/*65367*/       OPC_MoveParent,
/*65368*/       OPC_MoveChild, 18,
/*65370*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65373*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65374*/       OPC_CheckType, MVT::i32,
/*65376*/       OPC_MoveParent,
/*65377*/       OPC_CheckType, MVT::v4f32,
/*65379*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65381*/       OPC_EmitConvertToTarget, 1,
/*65383*/       OPC_EmitConvertToTarget, 2,
/*65385*/       OPC_EmitConvertToTarget, 3,
/*65387*/       OPC_EmitConvertToTarget, 4,
/*65389*/       OPC_EmitConvertToTarget, 5,
/*65391*/       OPC_EmitConvertToTarget, 6,
/*65393*/       OPC_EmitConvertToTarget, 7,
/*65395*/       OPC_EmitConvertToTarget, 8,
/*65397*/       OPC_EmitConvertToTarget, 9,
/*65399*/       OPC_EmitConvertToTarget, 10,
/*65401*/       OPC_EmitConvertToTarget, 11,
/*65403*/       OPC_EmitConvertToTarget, 12,
/*65405*/       OPC_EmitConvertToTarget, 13,
/*65407*/       OPC_EmitConvertToTarget, 14,
/*65409*/       OPC_EmitConvertToTarget, 15,
/*65411*/       OPC_EmitConvertToTarget, 16,
/*65413*/       OPC_EmitConvertToTarget, 17,
/*65415*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65440*/     /*Scope*/ 95|128,1/*223*/, /*->65665*/
/*65442*/       OPC_CheckChild0Integer, 6, 
/*65444*/       OPC_CheckChild0Type, MVT::i32,
/*65446*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65447*/       OPC_CheckChild1Type, MVT::v4i32,
/*65449*/       OPC_RecordChild2, // #1 = $srcx
/*65450*/       OPC_MoveChild, 2,
/*65452*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65455*/       OPC_CheckType, MVT::i32,
/*65457*/       OPC_MoveParent,
/*65458*/       OPC_RecordChild3, // #2 = $srcy
/*65459*/       OPC_MoveChild, 3,
/*65461*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65464*/       OPC_CheckType, MVT::i32,
/*65466*/       OPC_MoveParent,
/*65467*/       OPC_RecordChild4, // #3 = $srcz
/*65468*/       OPC_MoveChild, 4,
/*65470*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65473*/       OPC_CheckType, MVT::i32,
/*65475*/       OPC_MoveParent,
/*65476*/       OPC_RecordChild5, // #4 = $srcw
/*65477*/       OPC_MoveChild, 5,
/*65479*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65482*/       OPC_CheckType, MVT::i32,
/*65484*/       OPC_MoveParent,
/*65485*/       OPC_RecordChild6, // #5 = $offsetx
/*65486*/       OPC_MoveChild, 6,
/*65488*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65491*/       OPC_CheckType, MVT::i32,
/*65493*/       OPC_MoveParent,
/*65494*/       OPC_RecordChild7, // #6 = $offsety
/*65495*/       OPC_MoveChild, 7,
/*65497*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65500*/       OPC_CheckType, MVT::i32,
/*65502*/       OPC_MoveParent,
/*65503*/       OPC_MoveChild, 8,
/*65505*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65508*/       OPC_RecordNode, // #7 = $offsetz
/*65509*/       OPC_CheckType, MVT::i32,
/*65511*/       OPC_MoveParent,
/*65512*/       OPC_MoveChild, 9,
/*65514*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65517*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65518*/       OPC_CheckType, MVT::i32,
/*65520*/       OPC_MoveParent,
/*65521*/       OPC_MoveChild, 10,
/*65523*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65526*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65527*/       OPC_CheckType, MVT::i32,
/*65529*/       OPC_MoveParent,
/*65530*/       OPC_MoveChild, 11,
/*65532*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65535*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65536*/       OPC_CheckType, MVT::i32,
/*65538*/       OPC_MoveParent,
/*65539*/       OPC_MoveChild, 12,
/*65541*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65544*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65545*/       OPC_CheckType, MVT::i32,
/*65547*/       OPC_MoveParent,
/*65548*/       OPC_MoveChild, 13,
/*65550*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65553*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65554*/       OPC_CheckType, MVT::i32,
/*65556*/       OPC_MoveParent,
/*65557*/       OPC_MoveChild, 14,
/*65559*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65562*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65563*/       OPC_CheckType, MVT::i32,
/*65565*/       OPC_MoveParent,
/*65566*/       OPC_MoveChild, 15,
/*65568*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65571*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65572*/       OPC_CheckType, MVT::i32,
/*65574*/       OPC_MoveParent,
/*65575*/       OPC_MoveChild, 16,
/*65577*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65580*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65581*/       OPC_CheckType, MVT::i32,
/*65583*/       OPC_MoveParent,
/*65584*/       OPC_MoveChild, 17,
/*65586*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65589*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65590*/       OPC_CheckType, MVT::i32,
/*65592*/       OPC_MoveParent,
/*65593*/       OPC_MoveChild, 18,
/*65595*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65598*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65599*/       OPC_CheckType, MVT::i32,
/*65601*/       OPC_MoveParent,
/*65602*/       OPC_CheckType, MVT::v4f32,
/*65604*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65606*/       OPC_EmitConvertToTarget, 1,
/*65608*/       OPC_EmitConvertToTarget, 2,
/*65610*/       OPC_EmitConvertToTarget, 3,
/*65612*/       OPC_EmitConvertToTarget, 4,
/*65614*/       OPC_EmitConvertToTarget, 5,
/*65616*/       OPC_EmitConvertToTarget, 6,
/*65618*/       OPC_EmitConvertToTarget, 7,
/*65620*/       OPC_EmitConvertToTarget, 8,
/*65622*/       OPC_EmitConvertToTarget, 9,
/*65624*/       OPC_EmitConvertToTarget, 10,
/*65626*/       OPC_EmitConvertToTarget, 11,
/*65628*/       OPC_EmitConvertToTarget, 12,
/*65630*/       OPC_EmitConvertToTarget, 13,
/*65632*/       OPC_EmitConvertToTarget, 14,
/*65634*/       OPC_EmitConvertToTarget, 15,
/*65636*/       OPC_EmitConvertToTarget, 16,
/*65638*/       OPC_EmitConvertToTarget, 17,
/*65640*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65665*/     /*Scope*/ 95|128,1/*223*/, /*->65890*/
/*65667*/       OPC_CheckChild0Integer, 7, 
/*65669*/       OPC_CheckChild0Type, MVT::i32,
/*65671*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65672*/       OPC_CheckChild1Type, MVT::v4i32,
/*65674*/       OPC_RecordChild2, // #1 = $srcx
/*65675*/       OPC_MoveChild, 2,
/*65677*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65680*/       OPC_CheckType, MVT::i32,
/*65682*/       OPC_MoveParent,
/*65683*/       OPC_RecordChild3, // #2 = $srcy
/*65684*/       OPC_MoveChild, 3,
/*65686*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65689*/       OPC_CheckType, MVT::i32,
/*65691*/       OPC_MoveParent,
/*65692*/       OPC_RecordChild4, // #3 = $srcz
/*65693*/       OPC_MoveChild, 4,
/*65695*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65698*/       OPC_CheckType, MVT::i32,
/*65700*/       OPC_MoveParent,
/*65701*/       OPC_RecordChild5, // #4 = $srcw
/*65702*/       OPC_MoveChild, 5,
/*65704*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65707*/       OPC_CheckType, MVT::i32,
/*65709*/       OPC_MoveParent,
/*65710*/       OPC_RecordChild6, // #5 = $offsetx
/*65711*/       OPC_MoveChild, 6,
/*65713*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65716*/       OPC_CheckType, MVT::i32,
/*65718*/       OPC_MoveParent,
/*65719*/       OPC_RecordChild7, // #6 = $offsety
/*65720*/       OPC_MoveChild, 7,
/*65722*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65725*/       OPC_CheckType, MVT::i32,
/*65727*/       OPC_MoveParent,
/*65728*/       OPC_MoveChild, 8,
/*65730*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65733*/       OPC_RecordNode, // #7 = $offsetz
/*65734*/       OPC_CheckType, MVT::i32,
/*65736*/       OPC_MoveParent,
/*65737*/       OPC_MoveChild, 9,
/*65739*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65742*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65743*/       OPC_CheckType, MVT::i32,
/*65745*/       OPC_MoveParent,
/*65746*/       OPC_MoveChild, 10,
/*65748*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65751*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65752*/       OPC_CheckType, MVT::i32,
/*65754*/       OPC_MoveParent,
/*65755*/       OPC_MoveChild, 11,
/*65757*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65760*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65761*/       OPC_CheckType, MVT::i32,
/*65763*/       OPC_MoveParent,
/*65764*/       OPC_MoveChild, 12,
/*65766*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65769*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65770*/       OPC_CheckType, MVT::i32,
/*65772*/       OPC_MoveParent,
/*65773*/       OPC_MoveChild, 13,
/*65775*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65778*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65779*/       OPC_CheckType, MVT::i32,
/*65781*/       OPC_MoveParent,
/*65782*/       OPC_MoveChild, 14,
/*65784*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65787*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65788*/       OPC_CheckType, MVT::i32,
/*65790*/       OPC_MoveParent,
/*65791*/       OPC_MoveChild, 15,
/*65793*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65796*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65797*/       OPC_CheckType, MVT::i32,
/*65799*/       OPC_MoveParent,
/*65800*/       OPC_MoveChild, 16,
/*65802*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65805*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65806*/       OPC_CheckType, MVT::i32,
/*65808*/       OPC_MoveParent,
/*65809*/       OPC_MoveChild, 17,
/*65811*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65814*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65815*/       OPC_CheckType, MVT::i32,
/*65817*/       OPC_MoveParent,
/*65818*/       OPC_MoveChild, 18,
/*65820*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65823*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65824*/       OPC_CheckType, MVT::i32,
/*65826*/       OPC_MoveParent,
/*65827*/       OPC_CheckType, MVT::v4f32,
/*65829*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65831*/       OPC_EmitConvertToTarget, 1,
/*65833*/       OPC_EmitConvertToTarget, 2,
/*65835*/       OPC_EmitConvertToTarget, 3,
/*65837*/       OPC_EmitConvertToTarget, 4,
/*65839*/       OPC_EmitConvertToTarget, 5,
/*65841*/       OPC_EmitConvertToTarget, 6,
/*65843*/       OPC_EmitConvertToTarget, 7,
/*65845*/       OPC_EmitConvertToTarget, 8,
/*65847*/       OPC_EmitConvertToTarget, 9,
/*65849*/       OPC_EmitConvertToTarget, 10,
/*65851*/       OPC_EmitConvertToTarget, 11,
/*65853*/       OPC_EmitConvertToTarget, 12,
/*65855*/       OPC_EmitConvertToTarget, 13,
/*65857*/       OPC_EmitConvertToTarget, 14,
/*65859*/       OPC_EmitConvertToTarget, 15,
/*65861*/       OPC_EmitConvertToTarget, 16,
/*65863*/       OPC_EmitConvertToTarget, 17,
/*65865*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65890*/     /*Scope*/ 95|128,1/*223*/, /*->66115*/
/*65892*/       OPC_CheckChild0Integer, 8, 
/*65894*/       OPC_CheckChild0Type, MVT::i32,
/*65896*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65897*/       OPC_CheckChild1Type, MVT::v4f32,
/*65899*/       OPC_RecordChild2, // #1 = $srcx
/*65900*/       OPC_MoveChild, 2,
/*65902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65905*/       OPC_CheckType, MVT::i32,
/*65907*/       OPC_MoveParent,
/*65908*/       OPC_RecordChild3, // #2 = $srcy
/*65909*/       OPC_MoveChild, 3,
/*65911*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65914*/       OPC_CheckType, MVT::i32,
/*65916*/       OPC_MoveParent,
/*65917*/       OPC_RecordChild4, // #3 = $srcz
/*65918*/       OPC_MoveChild, 4,
/*65920*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65923*/       OPC_CheckType, MVT::i32,
/*65925*/       OPC_MoveParent,
/*65926*/       OPC_RecordChild5, // #4 = $srcw
/*65927*/       OPC_MoveChild, 5,
/*65929*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65932*/       OPC_CheckType, MVT::i32,
/*65934*/       OPC_MoveParent,
/*65935*/       OPC_RecordChild6, // #5 = $offsetx
/*65936*/       OPC_MoveChild, 6,
/*65938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65941*/       OPC_CheckType, MVT::i32,
/*65943*/       OPC_MoveParent,
/*65944*/       OPC_RecordChild7, // #6 = $offsety
/*65945*/       OPC_MoveChild, 7,
/*65947*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65950*/       OPC_CheckType, MVT::i32,
/*65952*/       OPC_MoveParent,
/*65953*/       OPC_MoveChild, 8,
/*65955*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65958*/       OPC_RecordNode, // #7 = $offsetz
/*65959*/       OPC_CheckType, MVT::i32,
/*65961*/       OPC_MoveParent,
/*65962*/       OPC_MoveChild, 9,
/*65964*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65967*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65968*/       OPC_CheckType, MVT::i32,
/*65970*/       OPC_MoveParent,
/*65971*/       OPC_MoveChild, 10,
/*65973*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65976*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65977*/       OPC_CheckType, MVT::i32,
/*65979*/       OPC_MoveParent,
/*65980*/       OPC_MoveChild, 11,
/*65982*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65985*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65986*/       OPC_CheckType, MVT::i32,
/*65988*/       OPC_MoveParent,
/*65989*/       OPC_MoveChild, 12,
/*65991*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65994*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65995*/       OPC_CheckType, MVT::i32,
/*65997*/       OPC_MoveParent,
/*65998*/       OPC_MoveChild, 13,
/*66000*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66003*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66004*/       OPC_CheckType, MVT::i32,
/*66006*/       OPC_MoveParent,
/*66007*/       OPC_MoveChild, 14,
/*66009*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66012*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66013*/       OPC_CheckType, MVT::i32,
/*66015*/       OPC_MoveParent,
/*66016*/       OPC_MoveChild, 15,
/*66018*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66021*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66022*/       OPC_CheckType, MVT::i32,
/*66024*/       OPC_MoveParent,
/*66025*/       OPC_MoveChild, 16,
/*66027*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66030*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66031*/       OPC_CheckType, MVT::i32,
/*66033*/       OPC_MoveParent,
/*66034*/       OPC_MoveChild, 17,
/*66036*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66039*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66040*/       OPC_CheckType, MVT::i32,
/*66042*/       OPC_MoveParent,
/*66043*/       OPC_MoveChild, 18,
/*66045*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66048*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66049*/       OPC_CheckType, MVT::i32,
/*66051*/       OPC_MoveParent,
/*66052*/       OPC_CheckType, MVT::v4f32,
/*66054*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66056*/       OPC_EmitConvertToTarget, 1,
/*66058*/       OPC_EmitConvertToTarget, 2,
/*66060*/       OPC_EmitConvertToTarget, 3,
/*66062*/       OPC_EmitConvertToTarget, 4,
/*66064*/       OPC_EmitConvertToTarget, 5,
/*66066*/       OPC_EmitConvertToTarget, 6,
/*66068*/       OPC_EmitConvertToTarget, 7,
/*66070*/       OPC_EmitConvertToTarget, 8,
/*66072*/       OPC_EmitConvertToTarget, 9,
/*66074*/       OPC_EmitConvertToTarget, 10,
/*66076*/       OPC_EmitConvertToTarget, 11,
/*66078*/       OPC_EmitConvertToTarget, 12,
/*66080*/       OPC_EmitConvertToTarget, 13,
/*66082*/       OPC_EmitConvertToTarget, 14,
/*66084*/       OPC_EmitConvertToTarget, 15,
/*66086*/       OPC_EmitConvertToTarget, 16,
/*66088*/       OPC_EmitConvertToTarget, 17,
/*66090*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66115*/     /*Scope*/ 95|128,1/*223*/, /*->66340*/
/*66117*/       OPC_CheckChild0Integer, 9, 
/*66119*/       OPC_CheckChild0Type, MVT::i32,
/*66121*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66122*/       OPC_CheckChild1Type, MVT::v4f32,
/*66124*/       OPC_RecordChild2, // #1 = $srcx
/*66125*/       OPC_MoveChild, 2,
/*66127*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66130*/       OPC_CheckType, MVT::i32,
/*66132*/       OPC_MoveParent,
/*66133*/       OPC_RecordChild3, // #2 = $srcy
/*66134*/       OPC_MoveChild, 3,
/*66136*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66139*/       OPC_CheckType, MVT::i32,
/*66141*/       OPC_MoveParent,
/*66142*/       OPC_RecordChild4, // #3 = $srcz
/*66143*/       OPC_MoveChild, 4,
/*66145*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66148*/       OPC_CheckType, MVT::i32,
/*66150*/       OPC_MoveParent,
/*66151*/       OPC_RecordChild5, // #4 = $srcw
/*66152*/       OPC_MoveChild, 5,
/*66154*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66157*/       OPC_CheckType, MVT::i32,
/*66159*/       OPC_MoveParent,
/*66160*/       OPC_RecordChild6, // #5 = $offsetx
/*66161*/       OPC_MoveChild, 6,
/*66163*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66166*/       OPC_CheckType, MVT::i32,
/*66168*/       OPC_MoveParent,
/*66169*/       OPC_RecordChild7, // #6 = $offsety
/*66170*/       OPC_MoveChild, 7,
/*66172*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66175*/       OPC_CheckType, MVT::i32,
/*66177*/       OPC_MoveParent,
/*66178*/       OPC_MoveChild, 8,
/*66180*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66183*/       OPC_RecordNode, // #7 = $offsetz
/*66184*/       OPC_CheckType, MVT::i32,
/*66186*/       OPC_MoveParent,
/*66187*/       OPC_MoveChild, 9,
/*66189*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66192*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*66193*/       OPC_CheckType, MVT::i32,
/*66195*/       OPC_MoveParent,
/*66196*/       OPC_MoveChild, 10,
/*66198*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66201*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*66202*/       OPC_CheckType, MVT::i32,
/*66204*/       OPC_MoveParent,
/*66205*/       OPC_MoveChild, 11,
/*66207*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66210*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66211*/       OPC_CheckType, MVT::i32,
/*66213*/       OPC_MoveParent,
/*66214*/       OPC_MoveChild, 12,
/*66216*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66219*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66220*/       OPC_CheckType, MVT::i32,
/*66222*/       OPC_MoveParent,
/*66223*/       OPC_MoveChild, 13,
/*66225*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66228*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66229*/       OPC_CheckType, MVT::i32,
/*66231*/       OPC_MoveParent,
/*66232*/       OPC_MoveChild, 14,
/*66234*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66237*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66238*/       OPC_CheckType, MVT::i32,
/*66240*/       OPC_MoveParent,
/*66241*/       OPC_MoveChild, 15,
/*66243*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66246*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66247*/       OPC_CheckType, MVT::i32,
/*66249*/       OPC_MoveParent,
/*66250*/       OPC_MoveChild, 16,
/*66252*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66255*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66256*/       OPC_CheckType, MVT::i32,
/*66258*/       OPC_MoveParent,
/*66259*/       OPC_MoveChild, 17,
/*66261*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66264*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66265*/       OPC_CheckType, MVT::i32,
/*66267*/       OPC_MoveParent,
/*66268*/       OPC_MoveChild, 18,
/*66270*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66273*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66274*/       OPC_CheckType, MVT::i32,
/*66276*/       OPC_MoveParent,
/*66277*/       OPC_CheckType, MVT::v4f32,
/*66279*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66281*/       OPC_EmitConvertToTarget, 1,
/*66283*/       OPC_EmitConvertToTarget, 2,
/*66285*/       OPC_EmitConvertToTarget, 3,
/*66287*/       OPC_EmitConvertToTarget, 4,
/*66289*/       OPC_EmitConvertToTarget, 5,
/*66291*/       OPC_EmitConvertToTarget, 6,
/*66293*/       OPC_EmitConvertToTarget, 7,
/*66295*/       OPC_EmitConvertToTarget, 8,
/*66297*/       OPC_EmitConvertToTarget, 9,
/*66299*/       OPC_EmitConvertToTarget, 10,
/*66301*/       OPC_EmitConvertToTarget, 11,
/*66303*/       OPC_EmitConvertToTarget, 12,
/*66305*/       OPC_EmitConvertToTarget, 13,
/*66307*/       OPC_EmitConvertToTarget, 14,
/*66309*/       OPC_EmitConvertToTarget, 15,
/*66311*/       OPC_EmitConvertToTarget, 16,
/*66313*/       OPC_EmitConvertToTarget, 17,
/*66315*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66340*/     /*Scope*/ 95|128,1/*223*/, /*->66565*/
/*66342*/       OPC_CheckChild0Integer, 10, 
/*66344*/       OPC_CheckChild0Type, MVT::i32,
/*66346*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66347*/       OPC_CheckChild1Type, MVT::v4i32,
/*66349*/       OPC_RecordChild2, // #1 = $srcx
/*66350*/       OPC_MoveChild, 2,
/*66352*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66355*/       OPC_CheckType, MVT::i32,
/*66357*/       OPC_MoveParent,
/*66358*/       OPC_RecordChild3, // #2 = $srcy
/*66359*/       OPC_MoveChild, 3,
/*66361*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66364*/       OPC_CheckType, MVT::i32,
/*66366*/       OPC_MoveParent,
/*66367*/       OPC_RecordChild4, // #3 = $srcz
/*66368*/       OPC_MoveChild, 4,
/*66370*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66373*/       OPC_CheckType, MVT::i32,
/*66375*/       OPC_MoveParent,
/*66376*/       OPC_RecordChild5, // #4 = $srcw
/*66377*/       OPC_MoveChild, 5,
/*66379*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66382*/       OPC_CheckType, MVT::i32,
/*66384*/       OPC_MoveParent,
/*66385*/       OPC_RecordChild6, // #5 = $offsetx
/*66386*/       OPC_MoveChild, 6,
/*66388*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66391*/       OPC_CheckType, MVT::i32,
/*66393*/       OPC_MoveParent,
/*66394*/       OPC_RecordChild7, // #6 = $offsety
/*66395*/       OPC_MoveChild, 7,
/*66397*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66400*/       OPC_CheckType, MVT::i32,
/*66402*/       OPC_MoveParent,
/*66403*/       OPC_MoveChild, 8,
/*66405*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66408*/       OPC_RecordNode, // #7 = $offsetz
/*66409*/       OPC_CheckType, MVT::i32,
/*66411*/       OPC_MoveParent,
/*66412*/       OPC_MoveChild, 9,
/*66414*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66417*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*66418*/       OPC_CheckType, MVT::i32,
/*66420*/       OPC_MoveParent,
/*66421*/       OPC_MoveChild, 10,
/*66423*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66426*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*66427*/       OPC_CheckType, MVT::i32,
/*66429*/       OPC_MoveParent,
/*66430*/       OPC_MoveChild, 11,
/*66432*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66435*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66436*/       OPC_CheckType, MVT::i32,
/*66438*/       OPC_MoveParent,
/*66439*/       OPC_MoveChild, 12,
/*66441*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66444*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66445*/       OPC_CheckType, MVT::i32,
/*66447*/       OPC_MoveParent,
/*66448*/       OPC_MoveChild, 13,
/*66450*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66453*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66454*/       OPC_CheckType, MVT::i32,
/*66456*/       OPC_MoveParent,
/*66457*/       OPC_MoveChild, 14,
/*66459*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66462*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66463*/       OPC_CheckType, MVT::i32,
/*66465*/       OPC_MoveParent,
/*66466*/       OPC_MoveChild, 15,
/*66468*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66471*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66472*/       OPC_CheckType, MVT::i32,
/*66474*/       OPC_MoveParent,
/*66475*/       OPC_MoveChild, 16,
/*66477*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66480*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66481*/       OPC_CheckType, MVT::i32,
/*66483*/       OPC_MoveParent,
/*66484*/       OPC_MoveChild, 17,
/*66486*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66489*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66490*/       OPC_CheckType, MVT::i32,
/*66492*/       OPC_MoveParent,
/*66493*/       OPC_MoveChild, 18,
/*66495*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66498*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66499*/       OPC_CheckType, MVT::i32,
/*66501*/       OPC_MoveParent,
/*66502*/       OPC_CheckType, MVT::v4f32,
/*66504*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66506*/       OPC_EmitConvertToTarget, 1,
/*66508*/       OPC_EmitConvertToTarget, 2,
/*66510*/       OPC_EmitConvertToTarget, 3,
/*66512*/       OPC_EmitConvertToTarget, 4,
/*66514*/       OPC_EmitConvertToTarget, 5,
/*66516*/       OPC_EmitConvertToTarget, 6,
/*66518*/       OPC_EmitConvertToTarget, 7,
/*66520*/       OPC_EmitConvertToTarget, 8,
/*66522*/       OPC_EmitConvertToTarget, 9,
/*66524*/       OPC_EmitConvertToTarget, 10,
/*66526*/       OPC_EmitConvertToTarget, 11,
/*66528*/       OPC_EmitConvertToTarget, 12,
/*66530*/       OPC_EmitConvertToTarget, 13,
/*66532*/       OPC_EmitConvertToTarget, 14,
/*66534*/       OPC_EmitConvertToTarget, 15,
/*66536*/       OPC_EmitConvertToTarget, 16,
/*66538*/       OPC_EmitConvertToTarget, 17,
/*66540*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66565*/     0, /*End of Scope*/
/*66566*/   /*SwitchOpcode*/ 38|128,8/*1062*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->67632
/*66570*/     OPC_RecordChild0, // #0 = $addr
/*66571*/     OPC_Scope, 121|128,1/*249*/, /*->66823*/ // 5 children in Scope
/*66574*/       OPC_CheckChild0Type, MVT::v2i32,
/*66576*/       OPC_RecordChild1, // #1 = $rsrc
/*66577*/       OPC_RecordChild2, // #2 = $sampler
/*66578*/       OPC_MoveChild, 3,
/*66580*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66583*/       OPC_Scope, 47, /*->66632*/ // 5 children in Scope
/*66585*/         OPC_CheckPredicate, 121, // Predicate_TEX_RECT
/*66587*/         OPC_MoveParent,
/*66588*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66590*/         OPC_EmitInteger, MVT::i32, 15, 
/*66593*/         OPC_EmitInteger, MVT::i1, 1, 
/*66596*/         OPC_EmitInteger, MVT::i1, 0, 
/*66599*/         OPC_EmitInteger, MVT::i1, 0, 
/*66602*/         OPC_EmitInteger, MVT::i1, 0, 
/*66605*/         OPC_EmitInteger, MVT::i1, 0, 
/*66608*/         OPC_EmitInteger, MVT::i1, 0, 
/*66611*/         OPC_EmitInteger, MVT::i1, 0, 
/*66614*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66632*/       /*Scope*/ 47, /*->66680*/
/*66633*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*66635*/         OPC_MoveParent,
/*66636*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66638*/         OPC_EmitInteger, MVT::i32, 15, 
/*66641*/         OPC_EmitInteger, MVT::i1, 0, 
/*66644*/         OPC_EmitInteger, MVT::i1, 0, 
/*66647*/         OPC_EmitInteger, MVT::i1, 1, 
/*66650*/         OPC_EmitInteger, MVT::i1, 0, 
/*66653*/         OPC_EmitInteger, MVT::i1, 0, 
/*66656*/         OPC_EmitInteger, MVT::i1, 0, 
/*66659*/         OPC_EmitInteger, MVT::i1, 0, 
/*66662*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66680*/       /*Scope*/ 47, /*->66728*/
/*66681*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*66683*/         OPC_MoveParent,
/*66684*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66686*/         OPC_EmitInteger, MVT::i32, 15, 
/*66689*/         OPC_EmitInteger, MVT::i1, 0, 
/*66692*/         OPC_EmitInteger, MVT::i1, 0, 
/*66695*/         OPC_EmitInteger, MVT::i1, 0, 
/*66698*/         OPC_EmitInteger, MVT::i1, 0, 
/*66701*/         OPC_EmitInteger, MVT::i1, 0, 
/*66704*/         OPC_EmitInteger, MVT::i1, 0, 
/*66707*/         OPC_EmitInteger, MVT::i1, 0, 
/*66710*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66728*/       /*Scope*/ 47, /*->66776*/
/*66729*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*66731*/         OPC_MoveParent,
/*66732*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66734*/         OPC_EmitInteger, MVT::i32, 15, 
/*66737*/         OPC_EmitInteger, MVT::i1, 0, 
/*66740*/         OPC_EmitInteger, MVT::i1, 0, 
/*66743*/         OPC_EmitInteger, MVT::i1, 1, 
/*66746*/         OPC_EmitInteger, MVT::i1, 0, 
/*66749*/         OPC_EmitInteger, MVT::i1, 0, 
/*66752*/         OPC_EmitInteger, MVT::i1, 0, 
/*66755*/         OPC_EmitInteger, MVT::i1, 0, 
/*66758*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66776*/       /*Scope*/ 45, /*->66822*/
/*66777*/         OPC_MoveParent,
/*66778*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66780*/         OPC_EmitInteger, MVT::i32, 15, 
/*66783*/         OPC_EmitInteger, MVT::i1, 0, 
/*66786*/         OPC_EmitInteger, MVT::i1, 0, 
/*66789*/         OPC_EmitInteger, MVT::i1, 0, 
/*66792*/         OPC_EmitInteger, MVT::i1, 0, 
/*66795*/         OPC_EmitInteger, MVT::i1, 0, 
/*66798*/         OPC_EmitInteger, MVT::i1, 0, 
/*66801*/         OPC_EmitInteger, MVT::i1, 0, 
/*66804*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66822*/       0, /*End of Scope*/
/*66823*/     /*Scope*/ 121|128,1/*249*/, /*->67074*/
/*66825*/       OPC_CheckChild0Type, MVT::v4i32,
/*66827*/       OPC_RecordChild1, // #1 = $rsrc
/*66828*/       OPC_RecordChild2, // #2 = $sampler
/*66829*/       OPC_MoveChild, 3,
/*66831*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66834*/       OPC_Scope, 47, /*->66883*/ // 5 children in Scope
/*66836*/         OPC_CheckPredicate, 121, // Predicate_TEX_RECT
/*66838*/         OPC_MoveParent,
/*66839*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66841*/         OPC_EmitInteger, MVT::i32, 15, 
/*66844*/         OPC_EmitInteger, MVT::i1, 1, 
/*66847*/         OPC_EmitInteger, MVT::i1, 0, 
/*66850*/         OPC_EmitInteger, MVT::i1, 0, 
/*66853*/         OPC_EmitInteger, MVT::i1, 0, 
/*66856*/         OPC_EmitInteger, MVT::i1, 0, 
/*66859*/         OPC_EmitInteger, MVT::i1, 0, 
/*66862*/         OPC_EmitInteger, MVT::i1, 0, 
/*66865*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66883*/       /*Scope*/ 47, /*->66931*/
/*66884*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*66886*/         OPC_MoveParent,
/*66887*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66889*/         OPC_EmitInteger, MVT::i32, 15, 
/*66892*/         OPC_EmitInteger, MVT::i1, 0, 
/*66895*/         OPC_EmitInteger, MVT::i1, 0, 
/*66898*/         OPC_EmitInteger, MVT::i1, 1, 
/*66901*/         OPC_EmitInteger, MVT::i1, 0, 
/*66904*/         OPC_EmitInteger, MVT::i1, 0, 
/*66907*/         OPC_EmitInteger, MVT::i1, 0, 
/*66910*/         OPC_EmitInteger, MVT::i1, 0, 
/*66913*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66931*/       /*Scope*/ 47, /*->66979*/
/*66932*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*66934*/         OPC_MoveParent,
/*66935*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66937*/         OPC_EmitInteger, MVT::i32, 15, 
/*66940*/         OPC_EmitInteger, MVT::i1, 0, 
/*66943*/         OPC_EmitInteger, MVT::i1, 0, 
/*66946*/         OPC_EmitInteger, MVT::i1, 0, 
/*66949*/         OPC_EmitInteger, MVT::i1, 0, 
/*66952*/         OPC_EmitInteger, MVT::i1, 0, 
/*66955*/         OPC_EmitInteger, MVT::i1, 0, 
/*66958*/         OPC_EmitInteger, MVT::i1, 0, 
/*66961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66979*/       /*Scope*/ 47, /*->67027*/
/*66980*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*66982*/         OPC_MoveParent,
/*66983*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66985*/         OPC_EmitInteger, MVT::i32, 15, 
/*66988*/         OPC_EmitInteger, MVT::i1, 0, 
/*66991*/         OPC_EmitInteger, MVT::i1, 0, 
/*66994*/         OPC_EmitInteger, MVT::i1, 1, 
/*66997*/         OPC_EmitInteger, MVT::i1, 0, 
/*67000*/         OPC_EmitInteger, MVT::i1, 0, 
/*67003*/         OPC_EmitInteger, MVT::i1, 0, 
/*67006*/         OPC_EmitInteger, MVT::i1, 0, 
/*67009*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67027*/       /*Scope*/ 45, /*->67073*/
/*67028*/         OPC_MoveParent,
/*67029*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67031*/         OPC_EmitInteger, MVT::i32, 15, 
/*67034*/         OPC_EmitInteger, MVT::i1, 0, 
/*67037*/         OPC_EmitInteger, MVT::i1, 0, 
/*67040*/         OPC_EmitInteger, MVT::i1, 0, 
/*67043*/         OPC_EmitInteger, MVT::i1, 0, 
/*67046*/         OPC_EmitInteger, MVT::i1, 0, 
/*67049*/         OPC_EmitInteger, MVT::i1, 0, 
/*67052*/         OPC_EmitInteger, MVT::i1, 0, 
/*67055*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67073*/       0, /*End of Scope*/
/*67074*/     /*Scope*/ 121|128,1/*249*/, /*->67325*/
/*67076*/       OPC_CheckChild0Type, MVT::v8i32,
/*67078*/       OPC_RecordChild1, // #1 = $rsrc
/*67079*/       OPC_RecordChild2, // #2 = $sampler
/*67080*/       OPC_MoveChild, 3,
/*67082*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67085*/       OPC_Scope, 47, /*->67134*/ // 5 children in Scope
/*67087*/         OPC_CheckPredicate, 121, // Predicate_TEX_RECT
/*67089*/         OPC_MoveParent,
/*67090*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67092*/         OPC_EmitInteger, MVT::i32, 15, 
/*67095*/         OPC_EmitInteger, MVT::i1, 1, 
/*67098*/         OPC_EmitInteger, MVT::i1, 0, 
/*67101*/         OPC_EmitInteger, MVT::i1, 0, 
/*67104*/         OPC_EmitInteger, MVT::i1, 0, 
/*67107*/         OPC_EmitInteger, MVT::i1, 0, 
/*67110*/         OPC_EmitInteger, MVT::i1, 0, 
/*67113*/         OPC_EmitInteger, MVT::i1, 0, 
/*67116*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67134*/       /*Scope*/ 47, /*->67182*/
/*67135*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*67137*/         OPC_MoveParent,
/*67138*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67140*/         OPC_EmitInteger, MVT::i32, 15, 
/*67143*/         OPC_EmitInteger, MVT::i1, 0, 
/*67146*/         OPC_EmitInteger, MVT::i1, 0, 
/*67149*/         OPC_EmitInteger, MVT::i1, 1, 
/*67152*/         OPC_EmitInteger, MVT::i1, 0, 
/*67155*/         OPC_EmitInteger, MVT::i1, 0, 
/*67158*/         OPC_EmitInteger, MVT::i1, 0, 
/*67161*/         OPC_EmitInteger, MVT::i1, 0, 
/*67164*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67182*/       /*Scope*/ 47, /*->67230*/
/*67183*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*67185*/         OPC_MoveParent,
/*67186*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67188*/         OPC_EmitInteger, MVT::i32, 15, 
/*67191*/         OPC_EmitInteger, MVT::i1, 0, 
/*67194*/         OPC_EmitInteger, MVT::i1, 0, 
/*67197*/         OPC_EmitInteger, MVT::i1, 0, 
/*67200*/         OPC_EmitInteger, MVT::i1, 0, 
/*67203*/         OPC_EmitInteger, MVT::i1, 0, 
/*67206*/         OPC_EmitInteger, MVT::i1, 0, 
/*67209*/         OPC_EmitInteger, MVT::i1, 0, 
/*67212*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67230*/       /*Scope*/ 47, /*->67278*/
/*67231*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*67233*/         OPC_MoveParent,
/*67234*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67236*/         OPC_EmitInteger, MVT::i32, 15, 
/*67239*/         OPC_EmitInteger, MVT::i1, 0, 
/*67242*/         OPC_EmitInteger, MVT::i1, 0, 
/*67245*/         OPC_EmitInteger, MVT::i1, 1, 
/*67248*/         OPC_EmitInteger, MVT::i1, 0, 
/*67251*/         OPC_EmitInteger, MVT::i1, 0, 
/*67254*/         OPC_EmitInteger, MVT::i1, 0, 
/*67257*/         OPC_EmitInteger, MVT::i1, 0, 
/*67260*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67278*/       /*Scope*/ 45, /*->67324*/
/*67279*/         OPC_MoveParent,
/*67280*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67282*/         OPC_EmitInteger, MVT::i32, 15, 
/*67285*/         OPC_EmitInteger, MVT::i1, 0, 
/*67288*/         OPC_EmitInteger, MVT::i1, 0, 
/*67291*/         OPC_EmitInteger, MVT::i1, 0, 
/*67294*/         OPC_EmitInteger, MVT::i1, 0, 
/*67297*/         OPC_EmitInteger, MVT::i1, 0, 
/*67300*/         OPC_EmitInteger, MVT::i1, 0, 
/*67303*/         OPC_EmitInteger, MVT::i1, 0, 
/*67306*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67324*/       0, /*End of Scope*/
/*67325*/     /*Scope*/ 121|128,1/*249*/, /*->67576*/
/*67327*/       OPC_CheckChild0Type, MVT::v16i32,
/*67329*/       OPC_RecordChild1, // #1 = $rsrc
/*67330*/       OPC_RecordChild2, // #2 = $sampler
/*67331*/       OPC_MoveChild, 3,
/*67333*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67336*/       OPC_Scope, 47, /*->67385*/ // 5 children in Scope
/*67338*/         OPC_CheckPredicate, 121, // Predicate_TEX_RECT
/*67340*/         OPC_MoveParent,
/*67341*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67343*/         OPC_EmitInteger, MVT::i32, 15, 
/*67346*/         OPC_EmitInteger, MVT::i1, 1, 
/*67349*/         OPC_EmitInteger, MVT::i1, 0, 
/*67352*/         OPC_EmitInteger, MVT::i1, 0, 
/*67355*/         OPC_EmitInteger, MVT::i1, 0, 
/*67358*/         OPC_EmitInteger, MVT::i1, 0, 
/*67361*/         OPC_EmitInteger, MVT::i1, 0, 
/*67364*/         OPC_EmitInteger, MVT::i1, 0, 
/*67367*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67385*/       /*Scope*/ 47, /*->67433*/
/*67386*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*67388*/         OPC_MoveParent,
/*67389*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67391*/         OPC_EmitInteger, MVT::i32, 15, 
/*67394*/         OPC_EmitInteger, MVT::i1, 0, 
/*67397*/         OPC_EmitInteger, MVT::i1, 0, 
/*67400*/         OPC_EmitInteger, MVT::i1, 1, 
/*67403*/         OPC_EmitInteger, MVT::i1, 0, 
/*67406*/         OPC_EmitInteger, MVT::i1, 0, 
/*67409*/         OPC_EmitInteger, MVT::i1, 0, 
/*67412*/         OPC_EmitInteger, MVT::i1, 0, 
/*67415*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67433*/       /*Scope*/ 47, /*->67481*/
/*67434*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*67436*/         OPC_MoveParent,
/*67437*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67439*/         OPC_EmitInteger, MVT::i32, 15, 
/*67442*/         OPC_EmitInteger, MVT::i1, 0, 
/*67445*/         OPC_EmitInteger, MVT::i1, 0, 
/*67448*/         OPC_EmitInteger, MVT::i1, 0, 
/*67451*/         OPC_EmitInteger, MVT::i1, 0, 
/*67454*/         OPC_EmitInteger, MVT::i1, 0, 
/*67457*/         OPC_EmitInteger, MVT::i1, 0, 
/*67460*/         OPC_EmitInteger, MVT::i1, 0, 
/*67463*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67481*/       /*Scope*/ 47, /*->67529*/
/*67482*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*67484*/         OPC_MoveParent,
/*67485*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67487*/         OPC_EmitInteger, MVT::i32, 15, 
/*67490*/         OPC_EmitInteger, MVT::i1, 0, 
/*67493*/         OPC_EmitInteger, MVT::i1, 0, 
/*67496*/         OPC_EmitInteger, MVT::i1, 1, 
/*67499*/         OPC_EmitInteger, MVT::i1, 0, 
/*67502*/         OPC_EmitInteger, MVT::i1, 0, 
/*67505*/         OPC_EmitInteger, MVT::i1, 0, 
/*67508*/         OPC_EmitInteger, MVT::i1, 0, 
/*67511*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67529*/       /*Scope*/ 45, /*->67575*/
/*67530*/         OPC_MoveParent,
/*67531*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67533*/         OPC_EmitInteger, MVT::i32, 15, 
/*67536*/         OPC_EmitInteger, MVT::i1, 0, 
/*67539*/         OPC_EmitInteger, MVT::i1, 0, 
/*67542*/         OPC_EmitInteger, MVT::i1, 0, 
/*67545*/         OPC_EmitInteger, MVT::i1, 0, 
/*67548*/         OPC_EmitInteger, MVT::i1, 0, 
/*67551*/         OPC_EmitInteger, MVT::i1, 0, 
/*67554*/         OPC_EmitInteger, MVT::i1, 0, 
/*67557*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67575*/       0, /*End of Scope*/
/*67576*/     /*Scope*/ 54, /*->67631*/
/*67577*/       OPC_CheckChild0Type, MVT::i32,
/*67579*/       OPC_RecordChild1, // #1 = $rsrc
/*67580*/       OPC_RecordChild2, // #2 = $sampler
/*67581*/       OPC_MoveChild, 3,
/*67583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67586*/       OPC_MoveParent,
/*67587*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67589*/       OPC_EmitInteger, MVT::i32, 15, 
/*67592*/       OPC_EmitInteger, MVT::i1, 0, 
/*67595*/       OPC_EmitInteger, MVT::i1, 0, 
/*67598*/       OPC_EmitInteger, MVT::i1, 0, 
/*67601*/       OPC_EmitInteger, MVT::i1, 0, 
/*67604*/       OPC_EmitInteger, MVT::i1, 0, 
/*67607*/       OPC_EmitInteger, MVT::i1, 0, 
/*67610*/       OPC_EmitInteger, MVT::i1, 0, 
/*67613*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67631*/     0, /*End of Scope*/
/*67632*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->68451
/*67636*/     OPC_RecordChild0, // #0 = $addr
/*67637*/     OPC_Scope, 73|128,1/*201*/, /*->67841*/ // 4 children in Scope
/*67640*/       OPC_CheckChild0Type, MVT::v2i32,
/*67642*/       OPC_RecordChild1, // #1 = $rsrc
/*67643*/       OPC_RecordChild2, // #2 = $sampler
/*67644*/       OPC_MoveChild, 3,
/*67646*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67649*/       OPC_Scope, 47, /*->67698*/ // 4 children in Scope
/*67651*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*67653*/         OPC_MoveParent,
/*67654*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67656*/         OPC_EmitInteger, MVT::i32, 15, 
/*67659*/         OPC_EmitInteger, MVT::i1, 0, 
/*67662*/         OPC_EmitInteger, MVT::i1, 0, 
/*67665*/         OPC_EmitInteger, MVT::i1, 1, 
/*67668*/         OPC_EmitInteger, MVT::i1, 0, 
/*67671*/         OPC_EmitInteger, MVT::i1, 0, 
/*67674*/         OPC_EmitInteger, MVT::i1, 0, 
/*67677*/         OPC_EmitInteger, MVT::i1, 0, 
/*67680*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67698*/       /*Scope*/ 47, /*->67746*/
/*67699*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*67701*/         OPC_MoveParent,
/*67702*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67704*/         OPC_EmitInteger, MVT::i32, 15, 
/*67707*/         OPC_EmitInteger, MVT::i1, 0, 
/*67710*/         OPC_EmitInteger, MVT::i1, 0, 
/*67713*/         OPC_EmitInteger, MVT::i1, 0, 
/*67716*/         OPC_EmitInteger, MVT::i1, 0, 
/*67719*/         OPC_EmitInteger, MVT::i1, 0, 
/*67722*/         OPC_EmitInteger, MVT::i1, 0, 
/*67725*/         OPC_EmitInteger, MVT::i1, 0, 
/*67728*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67746*/       /*Scope*/ 47, /*->67794*/
/*67747*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*67749*/         OPC_MoveParent,
/*67750*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67752*/         OPC_EmitInteger, MVT::i32, 15, 
/*67755*/         OPC_EmitInteger, MVT::i1, 0, 
/*67758*/         OPC_EmitInteger, MVT::i1, 0, 
/*67761*/         OPC_EmitInteger, MVT::i1, 1, 
/*67764*/         OPC_EmitInteger, MVT::i1, 0, 
/*67767*/         OPC_EmitInteger, MVT::i1, 0, 
/*67770*/         OPC_EmitInteger, MVT::i1, 0, 
/*67773*/         OPC_EmitInteger, MVT::i1, 0, 
/*67776*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67794*/       /*Scope*/ 45, /*->67840*/
/*67795*/         OPC_MoveParent,
/*67796*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67798*/         OPC_EmitInteger, MVT::i32, 15, 
/*67801*/         OPC_EmitInteger, MVT::i1, 0, 
/*67804*/         OPC_EmitInteger, MVT::i1, 0, 
/*67807*/         OPC_EmitInteger, MVT::i1, 0, 
/*67810*/         OPC_EmitInteger, MVT::i1, 0, 
/*67813*/         OPC_EmitInteger, MVT::i1, 0, 
/*67816*/         OPC_EmitInteger, MVT::i1, 0, 
/*67819*/         OPC_EmitInteger, MVT::i1, 0, 
/*67822*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67840*/       0, /*End of Scope*/
/*67841*/     /*Scope*/ 73|128,1/*201*/, /*->68044*/
/*67843*/       OPC_CheckChild0Type, MVT::v4i32,
/*67845*/       OPC_RecordChild1, // #1 = $rsrc
/*67846*/       OPC_RecordChild2, // #2 = $sampler
/*67847*/       OPC_MoveChild, 3,
/*67849*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67852*/       OPC_Scope, 47, /*->67901*/ // 4 children in Scope
/*67854*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*67856*/         OPC_MoveParent,
/*67857*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67859*/         OPC_EmitInteger, MVT::i32, 15, 
/*67862*/         OPC_EmitInteger, MVT::i1, 0, 
/*67865*/         OPC_EmitInteger, MVT::i1, 0, 
/*67868*/         OPC_EmitInteger, MVT::i1, 1, 
/*67871*/         OPC_EmitInteger, MVT::i1, 0, 
/*67874*/         OPC_EmitInteger, MVT::i1, 0, 
/*67877*/         OPC_EmitInteger, MVT::i1, 0, 
/*67880*/         OPC_EmitInteger, MVT::i1, 0, 
/*67883*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67901*/       /*Scope*/ 47, /*->67949*/
/*67902*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*67904*/         OPC_MoveParent,
/*67905*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67907*/         OPC_EmitInteger, MVT::i32, 15, 
/*67910*/         OPC_EmitInteger, MVT::i1, 0, 
/*67913*/         OPC_EmitInteger, MVT::i1, 0, 
/*67916*/         OPC_EmitInteger, MVT::i1, 0, 
/*67919*/         OPC_EmitInteger, MVT::i1, 0, 
/*67922*/         OPC_EmitInteger, MVT::i1, 0, 
/*67925*/         OPC_EmitInteger, MVT::i1, 0, 
/*67928*/         OPC_EmitInteger, MVT::i1, 0, 
/*67931*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67949*/       /*Scope*/ 47, /*->67997*/
/*67950*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*67952*/         OPC_MoveParent,
/*67953*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67955*/         OPC_EmitInteger, MVT::i32, 15, 
/*67958*/         OPC_EmitInteger, MVT::i1, 0, 
/*67961*/         OPC_EmitInteger, MVT::i1, 0, 
/*67964*/         OPC_EmitInteger, MVT::i1, 1, 
/*67967*/         OPC_EmitInteger, MVT::i1, 0, 
/*67970*/         OPC_EmitInteger, MVT::i1, 0, 
/*67973*/         OPC_EmitInteger, MVT::i1, 0, 
/*67976*/         OPC_EmitInteger, MVT::i1, 0, 
/*67979*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67997*/       /*Scope*/ 45, /*->68043*/
/*67998*/         OPC_MoveParent,
/*67999*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68001*/         OPC_EmitInteger, MVT::i32, 15, 
/*68004*/         OPC_EmitInteger, MVT::i1, 0, 
/*68007*/         OPC_EmitInteger, MVT::i1, 0, 
/*68010*/         OPC_EmitInteger, MVT::i1, 0, 
/*68013*/         OPC_EmitInteger, MVT::i1, 0, 
/*68016*/         OPC_EmitInteger, MVT::i1, 0, 
/*68019*/         OPC_EmitInteger, MVT::i1, 0, 
/*68022*/         OPC_EmitInteger, MVT::i1, 0, 
/*68025*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68043*/       0, /*End of Scope*/
/*68044*/     /*Scope*/ 73|128,1/*201*/, /*->68247*/
/*68046*/       OPC_CheckChild0Type, MVT::v8i32,
/*68048*/       OPC_RecordChild1, // #1 = $rsrc
/*68049*/       OPC_RecordChild2, // #2 = $sampler
/*68050*/       OPC_MoveChild, 3,
/*68052*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68055*/       OPC_Scope, 47, /*->68104*/ // 4 children in Scope
/*68057*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*68059*/         OPC_MoveParent,
/*68060*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68062*/         OPC_EmitInteger, MVT::i32, 15, 
/*68065*/         OPC_EmitInteger, MVT::i1, 0, 
/*68068*/         OPC_EmitInteger, MVT::i1, 0, 
/*68071*/         OPC_EmitInteger, MVT::i1, 1, 
/*68074*/         OPC_EmitInteger, MVT::i1, 0, 
/*68077*/         OPC_EmitInteger, MVT::i1, 0, 
/*68080*/         OPC_EmitInteger, MVT::i1, 0, 
/*68083*/         OPC_EmitInteger, MVT::i1, 0, 
/*68086*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68104*/       /*Scope*/ 47, /*->68152*/
/*68105*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*68107*/         OPC_MoveParent,
/*68108*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68110*/         OPC_EmitInteger, MVT::i32, 15, 
/*68113*/         OPC_EmitInteger, MVT::i1, 0, 
/*68116*/         OPC_EmitInteger, MVT::i1, 0, 
/*68119*/         OPC_EmitInteger, MVT::i1, 0, 
/*68122*/         OPC_EmitInteger, MVT::i1, 0, 
/*68125*/         OPC_EmitInteger, MVT::i1, 0, 
/*68128*/         OPC_EmitInteger, MVT::i1, 0, 
/*68131*/         OPC_EmitInteger, MVT::i1, 0, 
/*68134*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68152*/       /*Scope*/ 47, /*->68200*/
/*68153*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*68155*/         OPC_MoveParent,
/*68156*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68158*/         OPC_EmitInteger, MVT::i32, 15, 
/*68161*/         OPC_EmitInteger, MVT::i1, 0, 
/*68164*/         OPC_EmitInteger, MVT::i1, 0, 
/*68167*/         OPC_EmitInteger, MVT::i1, 1, 
/*68170*/         OPC_EmitInteger, MVT::i1, 0, 
/*68173*/         OPC_EmitInteger, MVT::i1, 0, 
/*68176*/         OPC_EmitInteger, MVT::i1, 0, 
/*68179*/         OPC_EmitInteger, MVT::i1, 0, 
/*68182*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68200*/       /*Scope*/ 45, /*->68246*/
/*68201*/         OPC_MoveParent,
/*68202*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68204*/         OPC_EmitInteger, MVT::i32, 15, 
/*68207*/         OPC_EmitInteger, MVT::i1, 0, 
/*68210*/         OPC_EmitInteger, MVT::i1, 0, 
/*68213*/         OPC_EmitInteger, MVT::i1, 0, 
/*68216*/         OPC_EmitInteger, MVT::i1, 0, 
/*68219*/         OPC_EmitInteger, MVT::i1, 0, 
/*68222*/         OPC_EmitInteger, MVT::i1, 0, 
/*68225*/         OPC_EmitInteger, MVT::i1, 0, 
/*68228*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68246*/       0, /*End of Scope*/
/*68247*/     /*Scope*/ 73|128,1/*201*/, /*->68450*/
/*68249*/       OPC_CheckChild0Type, MVT::v16i32,
/*68251*/       OPC_RecordChild1, // #1 = $rsrc
/*68252*/       OPC_RecordChild2, // #2 = $sampler
/*68253*/       OPC_MoveChild, 3,
/*68255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68258*/       OPC_Scope, 47, /*->68307*/ // 4 children in Scope
/*68260*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*68262*/         OPC_MoveParent,
/*68263*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68265*/         OPC_EmitInteger, MVT::i32, 15, 
/*68268*/         OPC_EmitInteger, MVT::i1, 0, 
/*68271*/         OPC_EmitInteger, MVT::i1, 0, 
/*68274*/         OPC_EmitInteger, MVT::i1, 1, 
/*68277*/         OPC_EmitInteger, MVT::i1, 0, 
/*68280*/         OPC_EmitInteger, MVT::i1, 0, 
/*68283*/         OPC_EmitInteger, MVT::i1, 0, 
/*68286*/         OPC_EmitInteger, MVT::i1, 0, 
/*68289*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68307*/       /*Scope*/ 47, /*->68355*/
/*68308*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*68310*/         OPC_MoveParent,
/*68311*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68313*/         OPC_EmitInteger, MVT::i32, 15, 
/*68316*/         OPC_EmitInteger, MVT::i1, 0, 
/*68319*/         OPC_EmitInteger, MVT::i1, 0, 
/*68322*/         OPC_EmitInteger, MVT::i1, 0, 
/*68325*/         OPC_EmitInteger, MVT::i1, 0, 
/*68328*/         OPC_EmitInteger, MVT::i1, 0, 
/*68331*/         OPC_EmitInteger, MVT::i1, 0, 
/*68334*/         OPC_EmitInteger, MVT::i1, 0, 
/*68337*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68355*/       /*Scope*/ 47, /*->68403*/
/*68356*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*68358*/         OPC_MoveParent,
/*68359*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68361*/         OPC_EmitInteger, MVT::i32, 15, 
/*68364*/         OPC_EmitInteger, MVT::i1, 0, 
/*68367*/         OPC_EmitInteger, MVT::i1, 0, 
/*68370*/         OPC_EmitInteger, MVT::i1, 1, 
/*68373*/         OPC_EmitInteger, MVT::i1, 0, 
/*68376*/         OPC_EmitInteger, MVT::i1, 0, 
/*68379*/         OPC_EmitInteger, MVT::i1, 0, 
/*68382*/         OPC_EmitInteger, MVT::i1, 0, 
/*68385*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68403*/       /*Scope*/ 45, /*->68449*/
/*68404*/         OPC_MoveParent,
/*68405*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68407*/         OPC_EmitInteger, MVT::i32, 15, 
/*68410*/         OPC_EmitInteger, MVT::i1, 0, 
/*68413*/         OPC_EmitInteger, MVT::i1, 0, 
/*68416*/         OPC_EmitInteger, MVT::i1, 0, 
/*68419*/         OPC_EmitInteger, MVT::i1, 0, 
/*68422*/         OPC_EmitInteger, MVT::i1, 0, 
/*68425*/         OPC_EmitInteger, MVT::i1, 0, 
/*68428*/         OPC_EmitInteger, MVT::i1, 0, 
/*68431*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68449*/       0, /*End of Scope*/
/*68450*/     0, /*End of Scope*/
/*68451*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->69270
/*68455*/     OPC_RecordChild0, // #0 = $addr
/*68456*/     OPC_Scope, 73|128,1/*201*/, /*->68660*/ // 4 children in Scope
/*68459*/       OPC_CheckChild0Type, MVT::v2i32,
/*68461*/       OPC_RecordChild1, // #1 = $rsrc
/*68462*/       OPC_RecordChild2, // #2 = $sampler
/*68463*/       OPC_MoveChild, 3,
/*68465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68468*/       OPC_Scope, 47, /*->68517*/ // 4 children in Scope
/*68470*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*68472*/         OPC_MoveParent,
/*68473*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68475*/         OPC_EmitInteger, MVT::i32, 15, 
/*68478*/         OPC_EmitInteger, MVT::i1, 0, 
/*68481*/         OPC_EmitInteger, MVT::i1, 0, 
/*68484*/         OPC_EmitInteger, MVT::i1, 1, 
/*68487*/         OPC_EmitInteger, MVT::i1, 0, 
/*68490*/         OPC_EmitInteger, MVT::i1, 0, 
/*68493*/         OPC_EmitInteger, MVT::i1, 0, 
/*68496*/         OPC_EmitInteger, MVT::i1, 0, 
/*68499*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68517*/       /*Scope*/ 47, /*->68565*/
/*68518*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*68520*/         OPC_MoveParent,
/*68521*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68523*/         OPC_EmitInteger, MVT::i32, 15, 
/*68526*/         OPC_EmitInteger, MVT::i1, 0, 
/*68529*/         OPC_EmitInteger, MVT::i1, 0, 
/*68532*/         OPC_EmitInteger, MVT::i1, 0, 
/*68535*/         OPC_EmitInteger, MVT::i1, 0, 
/*68538*/         OPC_EmitInteger, MVT::i1, 0, 
/*68541*/         OPC_EmitInteger, MVT::i1, 0, 
/*68544*/         OPC_EmitInteger, MVT::i1, 0, 
/*68547*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68565*/       /*Scope*/ 47, /*->68613*/
/*68566*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*68568*/         OPC_MoveParent,
/*68569*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68571*/         OPC_EmitInteger, MVT::i32, 15, 
/*68574*/         OPC_EmitInteger, MVT::i1, 0, 
/*68577*/         OPC_EmitInteger, MVT::i1, 0, 
/*68580*/         OPC_EmitInteger, MVT::i1, 1, 
/*68583*/         OPC_EmitInteger, MVT::i1, 0, 
/*68586*/         OPC_EmitInteger, MVT::i1, 0, 
/*68589*/         OPC_EmitInteger, MVT::i1, 0, 
/*68592*/         OPC_EmitInteger, MVT::i1, 0, 
/*68595*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68613*/       /*Scope*/ 45, /*->68659*/
/*68614*/         OPC_MoveParent,
/*68615*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68617*/         OPC_EmitInteger, MVT::i32, 15, 
/*68620*/         OPC_EmitInteger, MVT::i1, 0, 
/*68623*/         OPC_EmitInteger, MVT::i1, 0, 
/*68626*/         OPC_EmitInteger, MVT::i1, 0, 
/*68629*/         OPC_EmitInteger, MVT::i1, 0, 
/*68632*/         OPC_EmitInteger, MVT::i1, 0, 
/*68635*/         OPC_EmitInteger, MVT::i1, 0, 
/*68638*/         OPC_EmitInteger, MVT::i1, 0, 
/*68641*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68659*/       0, /*End of Scope*/
/*68660*/     /*Scope*/ 73|128,1/*201*/, /*->68863*/
/*68662*/       OPC_CheckChild0Type, MVT::v4i32,
/*68664*/       OPC_RecordChild1, // #1 = $rsrc
/*68665*/       OPC_RecordChild2, // #2 = $sampler
/*68666*/       OPC_MoveChild, 3,
/*68668*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68671*/       OPC_Scope, 47, /*->68720*/ // 4 children in Scope
/*68673*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*68675*/         OPC_MoveParent,
/*68676*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68678*/         OPC_EmitInteger, MVT::i32, 15, 
/*68681*/         OPC_EmitInteger, MVT::i1, 0, 
/*68684*/         OPC_EmitInteger, MVT::i1, 0, 
/*68687*/         OPC_EmitInteger, MVT::i1, 1, 
/*68690*/         OPC_EmitInteger, MVT::i1, 0, 
/*68693*/         OPC_EmitInteger, MVT::i1, 0, 
/*68696*/         OPC_EmitInteger, MVT::i1, 0, 
/*68699*/         OPC_EmitInteger, MVT::i1, 0, 
/*68702*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68720*/       /*Scope*/ 47, /*->68768*/
/*68721*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*68723*/         OPC_MoveParent,
/*68724*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68726*/         OPC_EmitInteger, MVT::i32, 15, 
/*68729*/         OPC_EmitInteger, MVT::i1, 0, 
/*68732*/         OPC_EmitInteger, MVT::i1, 0, 
/*68735*/         OPC_EmitInteger, MVT::i1, 0, 
/*68738*/         OPC_EmitInteger, MVT::i1, 0, 
/*68741*/         OPC_EmitInteger, MVT::i1, 0, 
/*68744*/         OPC_EmitInteger, MVT::i1, 0, 
/*68747*/         OPC_EmitInteger, MVT::i1, 0, 
/*68750*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68768*/       /*Scope*/ 47, /*->68816*/
/*68769*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*68771*/         OPC_MoveParent,
/*68772*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68774*/         OPC_EmitInteger, MVT::i32, 15, 
/*68777*/         OPC_EmitInteger, MVT::i1, 0, 
/*68780*/         OPC_EmitInteger, MVT::i1, 0, 
/*68783*/         OPC_EmitInteger, MVT::i1, 1, 
/*68786*/         OPC_EmitInteger, MVT::i1, 0, 
/*68789*/         OPC_EmitInteger, MVT::i1, 0, 
/*68792*/         OPC_EmitInteger, MVT::i1, 0, 
/*68795*/         OPC_EmitInteger, MVT::i1, 0, 
/*68798*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68816*/       /*Scope*/ 45, /*->68862*/
/*68817*/         OPC_MoveParent,
/*68818*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68820*/         OPC_EmitInteger, MVT::i32, 15, 
/*68823*/         OPC_EmitInteger, MVT::i1, 0, 
/*68826*/         OPC_EmitInteger, MVT::i1, 0, 
/*68829*/         OPC_EmitInteger, MVT::i1, 0, 
/*68832*/         OPC_EmitInteger, MVT::i1, 0, 
/*68835*/         OPC_EmitInteger, MVT::i1, 0, 
/*68838*/         OPC_EmitInteger, MVT::i1, 0, 
/*68841*/         OPC_EmitInteger, MVT::i1, 0, 
/*68844*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68862*/       0, /*End of Scope*/
/*68863*/     /*Scope*/ 73|128,1/*201*/, /*->69066*/
/*68865*/       OPC_CheckChild0Type, MVT::v8i32,
/*68867*/       OPC_RecordChild1, // #1 = $rsrc
/*68868*/       OPC_RecordChild2, // #2 = $sampler
/*68869*/       OPC_MoveChild, 3,
/*68871*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68874*/       OPC_Scope, 47, /*->68923*/ // 4 children in Scope
/*68876*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*68878*/         OPC_MoveParent,
/*68879*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68881*/         OPC_EmitInteger, MVT::i32, 15, 
/*68884*/         OPC_EmitInteger, MVT::i1, 0, 
/*68887*/         OPC_EmitInteger, MVT::i1, 0, 
/*68890*/         OPC_EmitInteger, MVT::i1, 1, 
/*68893*/         OPC_EmitInteger, MVT::i1, 0, 
/*68896*/         OPC_EmitInteger, MVT::i1, 0, 
/*68899*/         OPC_EmitInteger, MVT::i1, 0, 
/*68902*/         OPC_EmitInteger, MVT::i1, 0, 
/*68905*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68923*/       /*Scope*/ 47, /*->68971*/
/*68924*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*68926*/         OPC_MoveParent,
/*68927*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68929*/         OPC_EmitInteger, MVT::i32, 15, 
/*68932*/         OPC_EmitInteger, MVT::i1, 0, 
/*68935*/         OPC_EmitInteger, MVT::i1, 0, 
/*68938*/         OPC_EmitInteger, MVT::i1, 0, 
/*68941*/         OPC_EmitInteger, MVT::i1, 0, 
/*68944*/         OPC_EmitInteger, MVT::i1, 0, 
/*68947*/         OPC_EmitInteger, MVT::i1, 0, 
/*68950*/         OPC_EmitInteger, MVT::i1, 0, 
/*68953*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68971*/       /*Scope*/ 47, /*->69019*/
/*68972*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*68974*/         OPC_MoveParent,
/*68975*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68977*/         OPC_EmitInteger, MVT::i32, 15, 
/*68980*/         OPC_EmitInteger, MVT::i1, 0, 
/*68983*/         OPC_EmitInteger, MVT::i1, 0, 
/*68986*/         OPC_EmitInteger, MVT::i1, 1, 
/*68989*/         OPC_EmitInteger, MVT::i1, 0, 
/*68992*/         OPC_EmitInteger, MVT::i1, 0, 
/*68995*/         OPC_EmitInteger, MVT::i1, 0, 
/*68998*/         OPC_EmitInteger, MVT::i1, 0, 
/*69001*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69019*/       /*Scope*/ 45, /*->69065*/
/*69020*/         OPC_MoveParent,
/*69021*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69023*/         OPC_EmitInteger, MVT::i32, 15, 
/*69026*/         OPC_EmitInteger, MVT::i1, 0, 
/*69029*/         OPC_EmitInteger, MVT::i1, 0, 
/*69032*/         OPC_EmitInteger, MVT::i1, 0, 
/*69035*/         OPC_EmitInteger, MVT::i1, 0, 
/*69038*/         OPC_EmitInteger, MVT::i1, 0, 
/*69041*/         OPC_EmitInteger, MVT::i1, 0, 
/*69044*/         OPC_EmitInteger, MVT::i1, 0, 
/*69047*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69065*/       0, /*End of Scope*/
/*69066*/     /*Scope*/ 73|128,1/*201*/, /*->69269*/
/*69068*/       OPC_CheckChild0Type, MVT::v16i32,
/*69070*/       OPC_RecordChild1, // #1 = $rsrc
/*69071*/       OPC_RecordChild2, // #2 = $sampler
/*69072*/       OPC_MoveChild, 3,
/*69074*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69077*/       OPC_Scope, 47, /*->69126*/ // 4 children in Scope
/*69079*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*69081*/         OPC_MoveParent,
/*69082*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69084*/         OPC_EmitInteger, MVT::i32, 15, 
/*69087*/         OPC_EmitInteger, MVT::i1, 0, 
/*69090*/         OPC_EmitInteger, MVT::i1, 0, 
/*69093*/         OPC_EmitInteger, MVT::i1, 1, 
/*69096*/         OPC_EmitInteger, MVT::i1, 0, 
/*69099*/         OPC_EmitInteger, MVT::i1, 0, 
/*69102*/         OPC_EmitInteger, MVT::i1, 0, 
/*69105*/         OPC_EmitInteger, MVT::i1, 0, 
/*69108*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69126*/       /*Scope*/ 47, /*->69174*/
/*69127*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*69129*/         OPC_MoveParent,
/*69130*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69132*/         OPC_EmitInteger, MVT::i32, 15, 
/*69135*/         OPC_EmitInteger, MVT::i1, 0, 
/*69138*/         OPC_EmitInteger, MVT::i1, 0, 
/*69141*/         OPC_EmitInteger, MVT::i1, 0, 
/*69144*/         OPC_EmitInteger, MVT::i1, 0, 
/*69147*/         OPC_EmitInteger, MVT::i1, 0, 
/*69150*/         OPC_EmitInteger, MVT::i1, 0, 
/*69153*/         OPC_EmitInteger, MVT::i1, 0, 
/*69156*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69174*/       /*Scope*/ 47, /*->69222*/
/*69175*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*69177*/         OPC_MoveParent,
/*69178*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69180*/         OPC_EmitInteger, MVT::i32, 15, 
/*69183*/         OPC_EmitInteger, MVT::i1, 0, 
/*69186*/         OPC_EmitInteger, MVT::i1, 0, 
/*69189*/         OPC_EmitInteger, MVT::i1, 1, 
/*69192*/         OPC_EmitInteger, MVT::i1, 0, 
/*69195*/         OPC_EmitInteger, MVT::i1, 0, 
/*69198*/         OPC_EmitInteger, MVT::i1, 0, 
/*69201*/         OPC_EmitInteger, MVT::i1, 0, 
/*69204*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69222*/       /*Scope*/ 45, /*->69268*/
/*69223*/         OPC_MoveParent,
/*69224*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69226*/         OPC_EmitInteger, MVT::i32, 15, 
/*69229*/         OPC_EmitInteger, MVT::i1, 0, 
/*69232*/         OPC_EmitInteger, MVT::i1, 0, 
/*69235*/         OPC_EmitInteger, MVT::i1, 0, 
/*69238*/         OPC_EmitInteger, MVT::i1, 0, 
/*69241*/         OPC_EmitInteger, MVT::i1, 0, 
/*69244*/         OPC_EmitInteger, MVT::i1, 0, 
/*69247*/         OPC_EmitInteger, MVT::i1, 0, 
/*69250*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69268*/       0, /*End of Scope*/
/*69269*/     0, /*End of Scope*/
/*69270*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->70089
/*69274*/     OPC_RecordChild0, // #0 = $addr
/*69275*/     OPC_Scope, 73|128,1/*201*/, /*->69479*/ // 4 children in Scope
/*69278*/       OPC_CheckChild0Type, MVT::v2i32,
/*69280*/       OPC_RecordChild1, // #1 = $rsrc
/*69281*/       OPC_RecordChild2, // #2 = $sampler
/*69282*/       OPC_MoveChild, 3,
/*69284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69287*/       OPC_Scope, 47, /*->69336*/ // 4 children in Scope
/*69289*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*69291*/         OPC_MoveParent,
/*69292*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69294*/         OPC_EmitInteger, MVT::i32, 15, 
/*69297*/         OPC_EmitInteger, MVT::i1, 0, 
/*69300*/         OPC_EmitInteger, MVT::i1, 0, 
/*69303*/         OPC_EmitInteger, MVT::i1, 1, 
/*69306*/         OPC_EmitInteger, MVT::i1, 0, 
/*69309*/         OPC_EmitInteger, MVT::i1, 0, 
/*69312*/         OPC_EmitInteger, MVT::i1, 0, 
/*69315*/         OPC_EmitInteger, MVT::i1, 0, 
/*69318*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69336*/       /*Scope*/ 47, /*->69384*/
/*69337*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*69339*/         OPC_MoveParent,
/*69340*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69342*/         OPC_EmitInteger, MVT::i32, 15, 
/*69345*/         OPC_EmitInteger, MVT::i1, 0, 
/*69348*/         OPC_EmitInteger, MVT::i1, 0, 
/*69351*/         OPC_EmitInteger, MVT::i1, 0, 
/*69354*/         OPC_EmitInteger, MVT::i1, 0, 
/*69357*/         OPC_EmitInteger, MVT::i1, 0, 
/*69360*/         OPC_EmitInteger, MVT::i1, 0, 
/*69363*/         OPC_EmitInteger, MVT::i1, 0, 
/*69366*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69384*/       /*Scope*/ 47, /*->69432*/
/*69385*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*69387*/         OPC_MoveParent,
/*69388*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69390*/         OPC_EmitInteger, MVT::i32, 15, 
/*69393*/         OPC_EmitInteger, MVT::i1, 0, 
/*69396*/         OPC_EmitInteger, MVT::i1, 0, 
/*69399*/         OPC_EmitInteger, MVT::i1, 1, 
/*69402*/         OPC_EmitInteger, MVT::i1, 0, 
/*69405*/         OPC_EmitInteger, MVT::i1, 0, 
/*69408*/         OPC_EmitInteger, MVT::i1, 0, 
/*69411*/         OPC_EmitInteger, MVT::i1, 0, 
/*69414*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69432*/       /*Scope*/ 45, /*->69478*/
/*69433*/         OPC_MoveParent,
/*69434*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69436*/         OPC_EmitInteger, MVT::i32, 15, 
/*69439*/         OPC_EmitInteger, MVT::i1, 0, 
/*69442*/         OPC_EmitInteger, MVT::i1, 0, 
/*69445*/         OPC_EmitInteger, MVT::i1, 0, 
/*69448*/         OPC_EmitInteger, MVT::i1, 0, 
/*69451*/         OPC_EmitInteger, MVT::i1, 0, 
/*69454*/         OPC_EmitInteger, MVT::i1, 0, 
/*69457*/         OPC_EmitInteger, MVT::i1, 0, 
/*69460*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69478*/       0, /*End of Scope*/
/*69479*/     /*Scope*/ 73|128,1/*201*/, /*->69682*/
/*69481*/       OPC_CheckChild0Type, MVT::v4i32,
/*69483*/       OPC_RecordChild1, // #1 = $rsrc
/*69484*/       OPC_RecordChild2, // #2 = $sampler
/*69485*/       OPC_MoveChild, 3,
/*69487*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69490*/       OPC_Scope, 47, /*->69539*/ // 4 children in Scope
/*69492*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*69494*/         OPC_MoveParent,
/*69495*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69497*/         OPC_EmitInteger, MVT::i32, 15, 
/*69500*/         OPC_EmitInteger, MVT::i1, 0, 
/*69503*/         OPC_EmitInteger, MVT::i1, 0, 
/*69506*/         OPC_EmitInteger, MVT::i1, 1, 
/*69509*/         OPC_EmitInteger, MVT::i1, 0, 
/*69512*/         OPC_EmitInteger, MVT::i1, 0, 
/*69515*/         OPC_EmitInteger, MVT::i1, 0, 
/*69518*/         OPC_EmitInteger, MVT::i1, 0, 
/*69521*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69539*/       /*Scope*/ 47, /*->69587*/
/*69540*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*69542*/         OPC_MoveParent,
/*69543*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69545*/         OPC_EmitInteger, MVT::i32, 15, 
/*69548*/         OPC_EmitInteger, MVT::i1, 0, 
/*69551*/         OPC_EmitInteger, MVT::i1, 0, 
/*69554*/         OPC_EmitInteger, MVT::i1, 0, 
/*69557*/         OPC_EmitInteger, MVT::i1, 0, 
/*69560*/         OPC_EmitInteger, MVT::i1, 0, 
/*69563*/         OPC_EmitInteger, MVT::i1, 0, 
/*69566*/         OPC_EmitInteger, MVT::i1, 0, 
/*69569*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69587*/       /*Scope*/ 47, /*->69635*/
/*69588*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*69590*/         OPC_MoveParent,
/*69591*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69593*/         OPC_EmitInteger, MVT::i32, 15, 
/*69596*/         OPC_EmitInteger, MVT::i1, 0, 
/*69599*/         OPC_EmitInteger, MVT::i1, 0, 
/*69602*/         OPC_EmitInteger, MVT::i1, 1, 
/*69605*/         OPC_EmitInteger, MVT::i1, 0, 
/*69608*/         OPC_EmitInteger, MVT::i1, 0, 
/*69611*/         OPC_EmitInteger, MVT::i1, 0, 
/*69614*/         OPC_EmitInteger, MVT::i1, 0, 
/*69617*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69635*/       /*Scope*/ 45, /*->69681*/
/*69636*/         OPC_MoveParent,
/*69637*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69639*/         OPC_EmitInteger, MVT::i32, 15, 
/*69642*/         OPC_EmitInteger, MVT::i1, 0, 
/*69645*/         OPC_EmitInteger, MVT::i1, 0, 
/*69648*/         OPC_EmitInteger, MVT::i1, 0, 
/*69651*/         OPC_EmitInteger, MVT::i1, 0, 
/*69654*/         OPC_EmitInteger, MVT::i1, 0, 
/*69657*/         OPC_EmitInteger, MVT::i1, 0, 
/*69660*/         OPC_EmitInteger, MVT::i1, 0, 
/*69663*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69681*/       0, /*End of Scope*/
/*69682*/     /*Scope*/ 73|128,1/*201*/, /*->69885*/
/*69684*/       OPC_CheckChild0Type, MVT::v8i32,
/*69686*/       OPC_RecordChild1, // #1 = $rsrc
/*69687*/       OPC_RecordChild2, // #2 = $sampler
/*69688*/       OPC_MoveChild, 3,
/*69690*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69693*/       OPC_Scope, 47, /*->69742*/ // 4 children in Scope
/*69695*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*69697*/         OPC_MoveParent,
/*69698*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69700*/         OPC_EmitInteger, MVT::i32, 15, 
/*69703*/         OPC_EmitInteger, MVT::i1, 0, 
/*69706*/         OPC_EmitInteger, MVT::i1, 0, 
/*69709*/         OPC_EmitInteger, MVT::i1, 1, 
/*69712*/         OPC_EmitInteger, MVT::i1, 0, 
/*69715*/         OPC_EmitInteger, MVT::i1, 0, 
/*69718*/         OPC_EmitInteger, MVT::i1, 0, 
/*69721*/         OPC_EmitInteger, MVT::i1, 0, 
/*69724*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69742*/       /*Scope*/ 47, /*->69790*/
/*69743*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*69745*/         OPC_MoveParent,
/*69746*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69748*/         OPC_EmitInteger, MVT::i32, 15, 
/*69751*/         OPC_EmitInteger, MVT::i1, 0, 
/*69754*/         OPC_EmitInteger, MVT::i1, 0, 
/*69757*/         OPC_EmitInteger, MVT::i1, 0, 
/*69760*/         OPC_EmitInteger, MVT::i1, 0, 
/*69763*/         OPC_EmitInteger, MVT::i1, 0, 
/*69766*/         OPC_EmitInteger, MVT::i1, 0, 
/*69769*/         OPC_EmitInteger, MVT::i1, 0, 
/*69772*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69790*/       /*Scope*/ 47, /*->69838*/
/*69791*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*69793*/         OPC_MoveParent,
/*69794*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69796*/         OPC_EmitInteger, MVT::i32, 15, 
/*69799*/         OPC_EmitInteger, MVT::i1, 0, 
/*69802*/         OPC_EmitInteger, MVT::i1, 0, 
/*69805*/         OPC_EmitInteger, MVT::i1, 1, 
/*69808*/         OPC_EmitInteger, MVT::i1, 0, 
/*69811*/         OPC_EmitInteger, MVT::i1, 0, 
/*69814*/         OPC_EmitInteger, MVT::i1, 0, 
/*69817*/         OPC_EmitInteger, MVT::i1, 0, 
/*69820*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69838*/       /*Scope*/ 45, /*->69884*/
/*69839*/         OPC_MoveParent,
/*69840*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69842*/         OPC_EmitInteger, MVT::i32, 15, 
/*69845*/         OPC_EmitInteger, MVT::i1, 0, 
/*69848*/         OPC_EmitInteger, MVT::i1, 0, 
/*69851*/         OPC_EmitInteger, MVT::i1, 0, 
/*69854*/         OPC_EmitInteger, MVT::i1, 0, 
/*69857*/         OPC_EmitInteger, MVT::i1, 0, 
/*69860*/         OPC_EmitInteger, MVT::i1, 0, 
/*69863*/         OPC_EmitInteger, MVT::i1, 0, 
/*69866*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69884*/       0, /*End of Scope*/
/*69885*/     /*Scope*/ 73|128,1/*201*/, /*->70088*/
/*69887*/       OPC_CheckChild0Type, MVT::v16i32,
/*69889*/       OPC_RecordChild1, // #1 = $rsrc
/*69890*/       OPC_RecordChild2, // #2 = $sampler
/*69891*/       OPC_MoveChild, 3,
/*69893*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69896*/       OPC_Scope, 47, /*->69945*/ // 4 children in Scope
/*69898*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY
/*69900*/         OPC_MoveParent,
/*69901*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69903*/         OPC_EmitInteger, MVT::i32, 15, 
/*69906*/         OPC_EmitInteger, MVT::i1, 0, 
/*69909*/         OPC_EmitInteger, MVT::i1, 0, 
/*69912*/         OPC_EmitInteger, MVT::i1, 1, 
/*69915*/         OPC_EmitInteger, MVT::i1, 0, 
/*69918*/         OPC_EmitInteger, MVT::i1, 0, 
/*69921*/         OPC_EmitInteger, MVT::i1, 0, 
/*69924*/         OPC_EmitInteger, MVT::i1, 0, 
/*69927*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69945*/       /*Scope*/ 47, /*->69993*/
/*69946*/         OPC_CheckPredicate, 97, // Predicate_TEX_SHADOW
/*69948*/         OPC_MoveParent,
/*69949*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69951*/         OPC_EmitInteger, MVT::i32, 15, 
/*69954*/         OPC_EmitInteger, MVT::i1, 0, 
/*69957*/         OPC_EmitInteger, MVT::i1, 0, 
/*69960*/         OPC_EmitInteger, MVT::i1, 0, 
/*69963*/         OPC_EmitInteger, MVT::i1, 0, 
/*69966*/         OPC_EmitInteger, MVT::i1, 0, 
/*69969*/         OPC_EmitInteger, MVT::i1, 0, 
/*69972*/         OPC_EmitInteger, MVT::i1, 0, 
/*69975*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69993*/       /*Scope*/ 47, /*->70041*/
/*69994*/         OPC_CheckPredicate, 122, // Predicate_TEX_SHADOW_ARRAY
/*69996*/         OPC_MoveParent,
/*69997*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69999*/         OPC_EmitInteger, MVT::i32, 15, 
/*70002*/         OPC_EmitInteger, MVT::i1, 0, 
/*70005*/         OPC_EmitInteger, MVT::i1, 0, 
/*70008*/         OPC_EmitInteger, MVT::i1, 1, 
/*70011*/         OPC_EmitInteger, MVT::i1, 0, 
/*70014*/         OPC_EmitInteger, MVT::i1, 0, 
/*70017*/         OPC_EmitInteger, MVT::i1, 0, 
/*70020*/         OPC_EmitInteger, MVT::i1, 0, 
/*70023*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70041*/       /*Scope*/ 45, /*->70087*/
/*70042*/         OPC_MoveParent,
/*70043*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70045*/         OPC_EmitInteger, MVT::i32, 15, 
/*70048*/         OPC_EmitInteger, MVT::i1, 0, 
/*70051*/         OPC_EmitInteger, MVT::i1, 0, 
/*70054*/         OPC_EmitInteger, MVT::i1, 0, 
/*70057*/         OPC_EmitInteger, MVT::i1, 0, 
/*70060*/         OPC_EmitInteger, MVT::i1, 0, 
/*70063*/         OPC_EmitInteger, MVT::i1, 0, 
/*70066*/         OPC_EmitInteger, MVT::i1, 0, 
/*70069*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70087*/       0, /*End of Scope*/
/*70088*/     0, /*End of Scope*/
/*70089*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->70131
/*70092*/     OPC_RecordChild0, // #0 = $tlst
/*70093*/     OPC_RecordChild1, // #1 = $attr_offset
/*70094*/     OPC_MoveChild, 1,
/*70096*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70099*/     OPC_MoveParent,
/*70100*/     OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*70101*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70103*/     OPC_EmitConvertToTarget, 1,
/*70105*/     OPC_EmitInteger, MVT::i32, 0, 
/*70108*/     OPC_EmitInteger, MVT::i1, 0, 
/*70111*/     OPC_EmitInteger, MVT::i1, 0, 
/*70114*/     OPC_EmitInteger, MVT::i1, 0, 
/*70117*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  1/*#VTs*/, MVT::v4f32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:v4i32:$tlst, ?:i32:$buf_idx_vgpr, (imm:i16):$attr_offset, 0:i32, 0:i1, 0:i1, 0:i1)
/*70131*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 70133 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 424
  // #OPC_RecordNode                     = 1170
  // #OPC_RecordChild                    = 2153
  // #OPC_RecordMemRef                   = 16
  // #OPC_CaptureGlueInput               = 3
  // #OPC_MoveChild                      = 1402
  // #OPC_MoveParent                     = 1626
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 84
  // #OPC_CheckPatternPredicate          = 1276
  // #OPC_CheckPredicate                 = 444
  // #OPC_CheckOpcode                    = 408
  // #OPC_SwitchOpcode                   = 3
  // #OPC_CheckType                      = 592
  // #OPC_SwitchType                     = 104
  // #OPC_CheckChildType                 = 420
  // #OPC_CheckInteger                   = 16
  // #OPC_CheckChildInteger              = 234
  // #OPC_CheckCondCode                  = 9
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 307
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 4427
  // #OPC_EmitStringInteger              = 223
  // #OPC_EmitRegister                   = 263
  // #OPC_EmitConvertToTarget            = 262
  // #OPC_EmitMergeInputChains           = 263
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 250
  // #OPC_EmitNodeXForm                  = 2107
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 33
  // #OPC_MorphNodeTo                    = 1405

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->hasCaymanISA());
  case 2: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 3: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 4: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 5: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 6: return (Subtarget->getGeneration() <= AMDGPUSubtarget::R700);
  case 7: return (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 8: return (TM.Options.UnsafeFPMath);
  case 9: return (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 10: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 2: { // Predicate_local_store
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 3: { // Predicate_local_store_aligned8bytes
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 4: { // Predicate_global_store
    SDNode *N = Node;

        return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 5: { // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 6: { // Predicate_flat_store
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 7: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 8: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 9: { // Predicate_truncstorei8_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 10: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 11: { // Predicate_truncstorei16_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 12: { // Predicate_truncstorei8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 13: { // Predicate_truncstorei16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 14: { // Predicate_truncstorei8_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 15: { // Predicate_truncstorei16_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 16: { // Predicate_truncstorei8_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 17: { // Predicate_truncstorei16_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 18: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 19: { // Predicate_az_extload
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 20: { // Predicate_az_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 21: { // Predicate_az_extloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 22: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 23: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { // Predicate_sextloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 25: { // Predicate_az_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 26: { // Predicate_az_extloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 27: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 28: { // Predicate_sextloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 29: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 30: { // Predicate_global_load
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 31: { // Predicate_sextloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 32: { // Predicate_az_extloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 33: { // Predicate_sextloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 34: { // Predicate_az_extloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 35: { // Predicate_constant_load
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 36: { // Predicate_sextloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 37: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 38: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_extloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 40: { // Predicate_sextloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 41: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 42: { // Predicate_extloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 43: { // Predicate_load_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 44: { // Predicate_load_param_exti8
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 45: { // Predicate_load_param_exti16
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 46: { // Predicate_load_param
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 47: { // Predicate_sextloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 48: { // Predicate_az_extloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 49: { // Predicate_sextloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 50: { // Predicate_az_extloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 51: { // Predicate_local_load
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 52: { // Predicate_IMM8bitDWORD
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return (N->getZExtValue() & ~0x3FC) == 0;
  }
  case 53: { // Predicate_IMM20bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<20>(N->getZExtValue());
  }
  case 54: { // Predicate_IMM32bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<32>(N->getZExtValue());
  }
  case 55: { // Predicate_sextloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 56: { // Predicate_az_extloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 57: { // Predicate_sextloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 58: { // Predicate_az_extloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 59: { // Predicate_flat_load
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 60: { // Predicate_az_extloadi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 61: { // Predicate_az_extloadi32_flat
    SDNode *N = Node;

  return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 62: { // Predicate_local_load_aligned8bytes
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 63: { // Predicate_atomic_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 64: { // Predicate_atomic_swap_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 65: { // Predicate_atomic_add_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 66: { // Predicate_atomic_load_add_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 67: { // Predicate_atomic_sub_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 68: { // Predicate_atomic_load_sub_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 69: { // Predicate_atomic_min_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 70: { // Predicate_atomic_load_min_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 71: { // Predicate_atomic_umin_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 72: { // Predicate_atomic_load_umin_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 73: { // Predicate_atomic_max_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 74: { // Predicate_atomic_load_max_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 75: { // Predicate_atomic_umax_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 76: { // Predicate_atomic_load_umax_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 77: { // Predicate_atomic_and_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 78: { // Predicate_atomic_load_and_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 79: { // Predicate_atomic_or_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 80: { // Predicate_atomic_load_or_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 81: { // Predicate_atomic_xor_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 82: { // Predicate_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 83: { // Predicate_COND_OEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 84: { // Predicate_COND_OGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 85: { // Predicate_COND_OGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 86: { // Predicate_COND_UNE_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 87: { // Predicate_FP_ONE
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 88: { // Predicate_FP_ZERO
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 89: { // Predicate_COND_EQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 90: { // Predicate_COND_SGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 91: { // Predicate_COND_SGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 92: { // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

  AtomicSDNode *AN = cast<AtomicSDNode>(N);
  return AN->getMemoryVT() == MVT::i32 &&
         AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 93: { // Predicate_atomic_cmp_swap_64_local
    SDNode *N = Node;

  AtomicSDNode *AN = cast<AtomicSDNode>(N);
  return AN->getMemoryVT() == MVT::i64 &&
         AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 94: { // Predicate_TEX_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 95: { // Predicate_TEX_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 14;
  
  }
  case 96: { // Predicate_TEX_ARRAY_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 15;
  
  }
  case 97: { // Predicate_TEX_SHADOW
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 98: { // Predicate_mskor_global
    SDNode *N = Node;

  return dyn_cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 99: { // Predicate_anonymous_1392
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 100: { // Predicate_anonymous_1398
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 101: { // Predicate_FP_HALF
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 102: { // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 103: { // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 104: { // Predicate_COND_NULL
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 105: { // Predicate_COND_OLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 106: { // Predicate_COND_OLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 107: { // Predicate_COND_ONE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 108: { // Predicate_COND_O
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 109: { // Predicate_COND_UO
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 110: { // Predicate_COND_ULT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 111: { // Predicate_COND_UEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 112: { // Predicate_COND_ULE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 113: { // Predicate_COND_UGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 114: { // Predicate_COND_UNE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 115: { // Predicate_COND_UGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 116: { // Predicate_COND_SLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 117: { // Predicate_COND_SLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 118: { // Predicate_COND_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 119: { // Predicate_anonymous_1394
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 120: { // Predicate_anonymous_1402
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 121: { // Predicate_TEX_RECT
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 122: { // Predicate_TEX_SHADOW_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 2:
    Result.resize(NextRes+4);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 3:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+5);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 7:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 14:
    Result.resize(NextRes+3);
    return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i1);

  }
  case 2: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i8);

  }
  case 3: {  // as_dword_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() >> 2, MVT::i32);

  }
  case 4: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i32);

  }
  case 5: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i64);

  }
  case 6: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), MVT::i32);

  }
  case 7: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), MVT::i64);

  }
  }
}

