{
  "module_name": "imx5-clock.h",
  "hash_id": "dbcb59c08a36fa92b2b256864715638904f530f6069fbf1744af7ecb5e27ff9e",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx5-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX5_H\n#define __DT_BINDINGS_CLOCK_IMX5_H\n\n#define IMX5_CLK_DUMMY\t\t\t0\n#define IMX5_CLK_CKIL\t\t\t1\n#define IMX5_CLK_OSC\t\t\t2\n#define IMX5_CLK_CKIH1\t\t\t3\n#define IMX5_CLK_CKIH2\t\t\t4\n#define IMX5_CLK_AHB\t\t\t5\n#define IMX5_CLK_IPG\t\t\t6\n#define IMX5_CLK_AXI_A\t\t\t7\n#define IMX5_CLK_AXI_B\t\t\t8\n#define IMX5_CLK_UART_PRED\t\t9\n#define IMX5_CLK_UART_ROOT\t\t10\n#define IMX5_CLK_ESDHC_A_PRED\t\t11\n#define IMX5_CLK_ESDHC_B_PRED\t\t12\n#define IMX5_CLK_ESDHC_C_SEL\t\t13\n#define IMX5_CLK_ESDHC_D_SEL\t\t14\n#define IMX5_CLK_EMI_SEL\t\t15\n#define IMX5_CLK_EMI_SLOW_PODF\t\t16\n#define IMX5_CLK_NFC_PODF\t\t17\n#define IMX5_CLK_ECSPI_PRED\t\t18\n#define IMX5_CLK_ECSPI_PODF\t\t19\n#define IMX5_CLK_USBOH3_PRED\t\t20\n#define IMX5_CLK_USBOH3_PODF\t\t21\n#define IMX5_CLK_USB_PHY_PRED\t\t22\n#define IMX5_CLK_USB_PHY_PODF\t\t23\n#define IMX5_CLK_CPU_PODF\t\t24\n#define IMX5_CLK_DI_PRED\t\t25\n#define IMX5_CLK_TVE_SEL\t\t27\n#define IMX5_CLK_UART1_IPG_GATE\t\t28\n#define IMX5_CLK_UART1_PER_GATE\t\t29\n#define IMX5_CLK_UART2_IPG_GATE\t\t30\n#define IMX5_CLK_UART2_PER_GATE\t\t31\n#define IMX5_CLK_UART3_IPG_GATE\t\t32\n#define IMX5_CLK_UART3_PER_GATE\t\t33\n#define IMX5_CLK_I2C1_GATE\t\t34\n#define IMX5_CLK_I2C2_GATE\t\t35\n#define IMX5_CLK_GPT_IPG_GATE\t\t36\n#define IMX5_CLK_PWM1_IPG_GATE\t\t37\n#define IMX5_CLK_PWM1_HF_GATE\t\t38\n#define IMX5_CLK_PWM2_IPG_GATE\t\t39\n#define IMX5_CLK_PWM2_HF_GATE\t\t40\n#define IMX5_CLK_GPT_HF_GATE\t\t41\n#define IMX5_CLK_FEC_GATE\t\t42\n#define IMX5_CLK_USBOH3_PER_GATE\t43\n#define IMX5_CLK_ESDHC1_IPG_GATE\t44\n#define IMX5_CLK_ESDHC2_IPG_GATE\t45\n#define IMX5_CLK_ESDHC3_IPG_GATE\t46\n#define IMX5_CLK_ESDHC4_IPG_GATE\t47\n#define IMX5_CLK_SSI1_IPG_GATE\t\t48\n#define IMX5_CLK_SSI2_IPG_GATE\t\t49\n#define IMX5_CLK_SSI3_IPG_GATE\t\t50\n#define IMX5_CLK_ECSPI1_IPG_GATE\t51\n#define IMX5_CLK_ECSPI1_PER_GATE\t52\n#define IMX5_CLK_ECSPI2_IPG_GATE\t53\n#define IMX5_CLK_ECSPI2_PER_GATE\t54\n#define IMX5_CLK_CSPI_IPG_GATE\t\t55\n#define IMX5_CLK_SDMA_GATE\t\t56\n#define IMX5_CLK_EMI_SLOW_GATE\t\t57\n#define IMX5_CLK_IPU_SEL\t\t58\n#define IMX5_CLK_IPU_GATE\t\t59\n#define IMX5_CLK_NFC_GATE\t\t60\n#define IMX5_CLK_IPU_DI1_GATE\t\t61\n#define IMX5_CLK_VPU_SEL\t\t62\n#define IMX5_CLK_VPU_GATE\t\t63\n#define IMX5_CLK_VPU_REFERENCE_GATE\t64\n#define IMX5_CLK_UART4_IPG_GATE\t\t65\n#define IMX5_CLK_UART4_PER_GATE\t\t66\n#define IMX5_CLK_UART5_IPG_GATE\t\t67\n#define IMX5_CLK_UART5_PER_GATE\t\t68\n#define IMX5_CLK_TVE_GATE\t\t69\n#define IMX5_CLK_TVE_PRED\t\t70\n#define IMX5_CLK_ESDHC1_PER_GATE\t71\n#define IMX5_CLK_ESDHC2_PER_GATE\t72\n#define IMX5_CLK_ESDHC3_PER_GATE\t73\n#define IMX5_CLK_ESDHC4_PER_GATE\t74\n#define IMX5_CLK_USB_PHY_GATE\t\t75\n#define IMX5_CLK_HSI2C_GATE\t\t76\n#define IMX5_CLK_MIPI_HSC1_GATE\t\t77\n#define IMX5_CLK_MIPI_HSC2_GATE\t\t78\n#define IMX5_CLK_MIPI_ESC_GATE\t\t79\n#define IMX5_CLK_MIPI_HSP_GATE\t\t80\n#define IMX5_CLK_LDB_DI1_DIV_3_5\t81\n#define IMX5_CLK_LDB_DI1_DIV\t\t82\n#define IMX5_CLK_LDB_DI0_DIV_3_5\t83\n#define IMX5_CLK_LDB_DI0_DIV\t\t84\n#define IMX5_CLK_LDB_DI1_GATE\t\t85\n#define IMX5_CLK_CAN2_SERIAL_GATE\t86\n#define IMX5_CLK_CAN2_IPG_GATE\t\t87\n#define IMX5_CLK_I2C3_GATE\t\t88\n#define IMX5_CLK_LP_APM\t\t\t89\n#define IMX5_CLK_PERIPH_APM\t\t90\n#define IMX5_CLK_MAIN_BUS\t\t91\n#define IMX5_CLK_AHB_MAX\t\t92\n#define IMX5_CLK_AIPS_TZ1\t\t93\n#define IMX5_CLK_AIPS_TZ2\t\t94\n#define IMX5_CLK_TMAX1\t\t\t95\n#define IMX5_CLK_TMAX2\t\t\t96\n#define IMX5_CLK_TMAX3\t\t\t97\n#define IMX5_CLK_SPBA\t\t\t98\n#define IMX5_CLK_UART_SEL\t\t99\n#define IMX5_CLK_ESDHC_A_SEL\t\t100\n#define IMX5_CLK_ESDHC_B_SEL\t\t101\n#define IMX5_CLK_ESDHC_A_PODF\t\t102\n#define IMX5_CLK_ESDHC_B_PODF\t\t103\n#define IMX5_CLK_ECSPI_SEL\t\t104\n#define IMX5_CLK_USBOH3_SEL\t\t105\n#define IMX5_CLK_USB_PHY_SEL\t\t106\n#define IMX5_CLK_IIM_GATE\t\t107\n#define IMX5_CLK_USBOH3_GATE\t\t108\n#define IMX5_CLK_EMI_FAST_GATE\t\t109\n#define IMX5_CLK_IPU_DI0_GATE\t\t110\n#define IMX5_CLK_GPC_DVFS\t\t111\n#define IMX5_CLK_PLL1_SW\t\t112\n#define IMX5_CLK_PLL2_SW\t\t113\n#define IMX5_CLK_PLL3_SW\t\t114\n#define IMX5_CLK_IPU_DI0_SEL\t\t115\n#define IMX5_CLK_IPU_DI1_SEL\t\t116\n#define IMX5_CLK_TVE_EXT_SEL\t\t117\n#define IMX5_CLK_MX51_MIPI\t\t118\n#define IMX5_CLK_PLL4_SW\t\t119\n#define IMX5_CLK_LDB_DI1_SEL\t\t120\n#define IMX5_CLK_DI_PLL4_PODF\t\t121\n#define IMX5_CLK_LDB_DI0_SEL\t\t122\n#define IMX5_CLK_LDB_DI0_GATE\t\t123\n#define IMX5_CLK_USB_PHY1_GATE\t\t124\n#define IMX5_CLK_USB_PHY2_GATE\t\t125\n#define IMX5_CLK_PER_LP_APM\t\t126\n#define IMX5_CLK_PER_PRED1\t\t127\n#define IMX5_CLK_PER_PRED2\t\t128\n#define IMX5_CLK_PER_PODF\t\t129\n#define IMX5_CLK_PER_ROOT\t\t130\n#define IMX5_CLK_SSI_APM\t\t131\n#define IMX5_CLK_SSI1_ROOT_SEL\t\t132\n#define IMX5_CLK_SSI2_ROOT_SEL\t\t133\n#define IMX5_CLK_SSI3_ROOT_SEL\t\t134\n#define IMX5_CLK_SSI_EXT1_SEL\t\t135\n#define IMX5_CLK_SSI_EXT2_SEL\t\t136\n#define IMX5_CLK_SSI_EXT1_COM_SEL\t137\n#define IMX5_CLK_SSI_EXT2_COM_SEL\t138\n#define IMX5_CLK_SSI1_ROOT_PRED\t\t139\n#define IMX5_CLK_SSI1_ROOT_PODF\t\t140\n#define IMX5_CLK_SSI2_ROOT_PRED\t\t141\n#define IMX5_CLK_SSI2_ROOT_PODF\t\t142\n#define IMX5_CLK_SSI_EXT1_PRED\t\t143\n#define IMX5_CLK_SSI_EXT1_PODF\t\t144\n#define IMX5_CLK_SSI_EXT2_PRED\t\t145\n#define IMX5_CLK_SSI_EXT2_PODF\t\t146\n#define IMX5_CLK_SSI1_ROOT_GATE\t\t147\n#define IMX5_CLK_SSI2_ROOT_GATE\t\t148\n#define IMX5_CLK_SSI3_ROOT_GATE\t\t149\n#define IMX5_CLK_SSI_EXT1_GATE\t\t150\n#define IMX5_CLK_SSI_EXT2_GATE\t\t151\n#define IMX5_CLK_EPIT1_IPG_GATE\t\t152\n#define IMX5_CLK_EPIT1_HF_GATE\t\t153\n#define IMX5_CLK_EPIT2_IPG_GATE\t\t154\n#define IMX5_CLK_EPIT2_HF_GATE\t\t155\n#define IMX5_CLK_CAN_SEL\t\t156\n#define IMX5_CLK_CAN1_SERIAL_GATE\t157\n#define IMX5_CLK_CAN1_IPG_GATE\t\t158\n#define IMX5_CLK_OWIRE_GATE\t\t159\n#define IMX5_CLK_GPU3D_SEL\t\t160\n#define IMX5_CLK_GPU2D_SEL\t\t161\n#define IMX5_CLK_GPU3D_GATE\t\t162\n#define IMX5_CLK_GPU2D_GATE\t\t163\n#define IMX5_CLK_GARB_GATE\t\t164\n#define IMX5_CLK_CKO1_SEL\t\t165\n#define IMX5_CLK_CKO1_PODF\t\t166\n#define IMX5_CLK_CKO1\t\t\t167\n#define IMX5_CLK_CKO2_SEL\t\t168\n#define IMX5_CLK_CKO2_PODF\t\t169\n#define IMX5_CLK_CKO2\t\t\t170\n#define IMX5_CLK_SRTC_GATE\t\t171\n#define IMX5_CLK_PATA_GATE\t\t172\n#define IMX5_CLK_SATA_GATE\t\t173\n#define IMX5_CLK_SPDIF_XTAL_SEL\t\t174\n#define IMX5_CLK_SPDIF0_SEL\t\t175\n#define IMX5_CLK_SPDIF1_SEL\t\t176\n#define IMX5_CLK_SPDIF0_PRED\t\t177\n#define IMX5_CLK_SPDIF0_PODF\t\t178\n#define IMX5_CLK_SPDIF1_PRED\t\t179\n#define IMX5_CLK_SPDIF1_PODF\t\t180\n#define IMX5_CLK_SPDIF0_COM_SEL\t\t181\n#define IMX5_CLK_SPDIF1_COM_SEL\t\t182\n#define IMX5_CLK_SPDIF0_GATE\t\t183\n#define IMX5_CLK_SPDIF1_GATE\t\t184\n#define IMX5_CLK_SPDIF_IPG_GATE\t\t185\n#define IMX5_CLK_OCRAM\t\t\t186\n#define IMX5_CLK_SAHARA_IPG_GATE\t187\n#define IMX5_CLK_SATA_REF\t\t188\n#define IMX5_CLK_STEP_SEL\t\t189\n#define IMX5_CLK_CPU_PODF_SEL\t\t190\n#define IMX5_CLK_ARM\t\t\t191\n#define IMX5_CLK_FIRI_PRED\t\t192\n#define IMX5_CLK_FIRI_SEL\t\t193\n#define IMX5_CLK_FIRI_PODF\t\t194\n#define IMX5_CLK_FIRI_SERIAL_GATE\t195\n#define IMX5_CLK_FIRI_IPG_GATE\t\t196\n#define IMX5_CLK_CSI0_MCLK1_PRED\t197\n#define IMX5_CLK_CSI0_MCLK1_SEL\t\t198\n#define IMX5_CLK_CSI0_MCLK1_PODF\t199\n#define IMX5_CLK_CSI0_MCLK1_GATE\t200\n#define IMX5_CLK_IEEE1588_PRED\t\t201\n#define IMX5_CLK_IEEE1588_SEL\t\t202\n#define IMX5_CLK_IEEE1588_PODF\t\t203\n#define IMX5_CLK_IEEE1588_GATE\t\t204\n#define IMX5_CLK_SCC2_IPG_GATE\t\t205\n#define IMX5_CLK_END\t\t\t206\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}