<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="DDR_MEMORY_CTRL::work"/><component name="RTG4_CoreRISCV_AXI4_BaseDesign::work"/><device die="PA4RT12000" family="RTG4" package="cg1657"/><SmartGen version="8.0"/></workspace>