
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000321                       # Number of seconds simulated
sim_ticks                                   320949000                       # Number of ticks simulated
final_tick                                  320949000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193142                       # Simulator instruction rate (inst/s)
host_op_rate                                   288528                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               95120725                       # Simulator tick rate (ticks/s)
host_mem_usage                                1182044                       # Number of bytes of host memory used
host_seconds                                     3.37                       # Real time elapsed on the host
sim_insts                                      651681                       # Number of instructions simulated
sim_ops                                        973527                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            51008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            79872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              130880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        51008                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          51008                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               797                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              1248                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2045                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst           158928677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           248861969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              407790646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst      158928677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         158928677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst          158928677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          248861969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             407790646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2045                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2045                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  130880                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   130880                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                181                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                174                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                91                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               119                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      320870500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2045                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1557                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      325                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      125                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       32                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          323                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     395.690402                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    225.182530                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    382.510119                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           108     33.44%     33.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           66     20.43%     53.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           23      7.12%     60.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           21      6.50%     67.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           14      4.33%     71.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            8      2.48%     74.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      2.17%     76.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      2.79%     79.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           67     20.74%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           323                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      28773750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 67117500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    10225000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14070.29                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32820.29                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        407.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     407.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          3.19                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.19                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1710                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.62                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      156904.89                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1228080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    633765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  8539440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              16598970                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                923040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         44605350                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         14952480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          37101960                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               140563725                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             437.962807                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             282006000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1331500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        6784000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     145388500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     38940000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       30708500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     97796500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1163820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    592020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6061860                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              12720690                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1714560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         45577200                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         20049120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          34951560                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               139426110                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             434.418272                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             288535750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3810500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        7044000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     136426750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     52209750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       21516500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     99941500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   90171                       # Number of BP lookups
system.cpu.branchPred.condPredicted             90171                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              6958                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                54825                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4366                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1081                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54825                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              41266                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13559                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2698                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      249990                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       68854                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           550                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            81                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       88034                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           608                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   140                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       320949000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           641899                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             226119                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         796170                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       90171                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              45632                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        348671                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   14512                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  415                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2178                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          233                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     87479                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3062                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             584886                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.139046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.322455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   391578     66.95%     66.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8066      1.38%     68.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18552      3.17%     71.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6006      1.03%     72.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9184      1.57%     74.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     6294      1.08%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13942      2.38%     77.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    14060      2.40%     79.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   117204     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               584886                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.140475                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.240335                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   195827                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                207724                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    152226                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 21853                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7256                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1216586                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7256                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   209066                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   27414                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4488                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    160312                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                176350                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1188214                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    39                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    988                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  56338                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 110708                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1469759                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               2965568                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1775600                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            251924                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1229893                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   239866                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                175                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            175                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    113788                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               251576                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               76682                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             58417                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8658                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1135138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 481                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1078810                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1158                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          162091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       230174                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            341                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        584886                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.844479                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.353267                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              295953     50.60%     50.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               48607      8.31%     58.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               49429      8.45%     67.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               46176      7.89%     75.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               40410      6.91%     82.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               37861      6.47%     88.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               33493      5.73%     94.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               22742      3.89%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               10215      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          584886                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3391     23.41%     23.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     23.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   166      1.15%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9105     62.87%     87.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   551      3.80%     91.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               776      5.36%     96.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              494      3.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4744      0.44%      0.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                668310     61.95%     62.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  915      0.08%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   401      0.04%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               88423      8.20%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               214862     19.92%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53076      4.92%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           30932      2.87%     98.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          17147      1.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1078810                       # Type of FU issued
system.cpu.iq.rate                           1.680654                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       14483                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013425                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2453253                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1138007                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       907518                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              304894                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             159788                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       151261                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 935263                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  153286                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            73454                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        23804                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          157                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        11920                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          194                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7256                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   18443                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6723                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1135619                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               165                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                251576                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                76682                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                273                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6703                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            127                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2128                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7388                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9516                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1065588                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                242598                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13222                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       311452                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    66426                       # Number of branches executed
system.cpu.iew.exec_stores                      68854                       # Number of stores executed
system.cpu.iew.exec_rate                     1.660056                       # Inst execution rate
system.cpu.iew.wb_sent                        1062012                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1058779                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    840414                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1231511                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.649448                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.682425                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          162092                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7186                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       559532                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.739895                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.760395                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       331636     59.27%     59.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        54132      9.67%     68.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        31204      5.58%     74.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33781      6.04%     80.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         9715      1.74%     82.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        14976      2.68%     84.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        12445      2.22%     87.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5910      1.06%     88.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        65733     11.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       559532                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               651681                       # Number of instructions committed
system.cpu.commit.committedOps                 973527                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         292534                       # Number of memory references committed
system.cpu.commit.loads                        227772                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      58646                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     149718                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    877813                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3077                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2351      0.24%      0.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           590732     60.68%     60.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             849      0.09%     61.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               83      0.01%     61.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          86978      8.93%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          197128     20.25%     90.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          47690      4.90%     95.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        30644      3.15%     98.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        17072      1.75%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            973527                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 65733                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1629418                       # The number of ROB reads
system.cpu.rob.rob_writes                     2296966                       # The number of ROB writes
system.cpu.timesIdled                            2967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           57013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      651681                       # Number of Instructions Simulated
system.cpu.committedOps                        973527                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.984990                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.984990                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.015239                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.015239                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1570449                       # number of integer regfile reads
system.cpu.int_regfile_writes                  792028                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    244666                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   132784                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    356569                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   399840                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  445197                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               980                       # number of replacements
system.cpu.dcache.tags.tagsinuse           706.358154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              237729                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1851                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.432739                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   706.358154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.689803                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.689803                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          871                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          835                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.850586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            482985                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           482985                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       174104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          174104                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        63623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63623                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        237727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           237727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       237727                       # number of overall hits
system.cpu.dcache.overall_hits::total          237727                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1701                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1139                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2840                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2840                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2840                       # number of overall misses
system.cpu.dcache.overall_misses::total          2840                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     37349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37349000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     87808500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     87808500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    125157500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    125157500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    125157500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    125157500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       175805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       175805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        64762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        64762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       240567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       240567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       240567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       240567                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009675                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009675                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.017587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017587                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.011805                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011805                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.011805                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011805                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21957.084068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21957.084068                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77092.625110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77092.625110                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44069.542254                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44069.542254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44069.542254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44069.542254                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu.dcache.writebacks::total               949                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          984                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          984                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          987                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          987                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          987                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          987                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          717                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          717                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1136                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1853                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     20252000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20252000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     86488000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86488000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    106740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    106740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    106740000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    106740000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.017541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007703                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28245.467225                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28245.467225                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76133.802817                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76133.802817                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57603.885591                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57603.885591                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57603.885591                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57603.885591                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              6412                       # number of replacements
system.cpu.icache.tags.tagsinuse           245.937565                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               80266                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6668                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.037493                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   245.937565                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.960694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            181618                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           181618                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        80266                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           80266                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         80266                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            80266                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        80266                       # number of overall hits
system.cpu.icache.overall_hits::total           80266                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7208                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7208                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7208                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7208                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7208                       # number of overall misses
system.cpu.icache.overall_misses::total          7208                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    159980997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    159980997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    159980997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    159980997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    159980997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    159980997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        87474                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        87474                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        87474                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        87474                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        87474                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        87474                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082402                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082402                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082402                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082402                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082402                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22194.921892                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22194.921892                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 22194.921892                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22194.921892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 22194.921892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22194.921892                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1535                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.369565                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          537                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          537                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          537                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          537                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          537                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          537                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6671                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6671                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6671                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6671                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6671                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6671                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    134689497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134689497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    134689497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134689497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    134689497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134689497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.076263                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.076263                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.076263                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.076263                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.076263                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.076263                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20190.300854                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20190.300854                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20190.300854                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20190.300854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20190.300854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20190.300854                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          15916                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         7393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                7387                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           949                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              6445                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1134                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1134                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           7388                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        19751                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4686                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   24437                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       426752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       179200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   605952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 4                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               8526                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000704                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.026520                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     8520     99.93%     99.93% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.07%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 8526                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              8907000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            10005000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               3.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2777500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    2                       # number of replacements
system.l2cache.tags.tagsinuse             1524.408498                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13867                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2045                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.780929                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   564.725097                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   959.683401                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.137872                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.234298                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.372170                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2043                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1980                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.498779                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               129349                       # Number of tag accesses
system.l2cache.tags.data_accesses              129349                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          949                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          949                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data            14                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               14                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst         5871                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          589                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6460                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst             5871                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              603                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6474                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst            5871                       # number of overall hits
system.l2cache.overall_hits::cpu.data             603                       # number of overall hits
system.l2cache.overall_hits::total               6474                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1120                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1120                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          798                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          128                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          926                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            798                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1248                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2046                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           798                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1248                       # number of overall misses
system.l2cache.overall_misses::total             2046                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     84609000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     84609000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     63023000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     12986500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     76009500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     63023000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     97595500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    160618500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     63023000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     97595500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    160618500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          949                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          949                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1134                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1134                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         6669                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          717                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         7386                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         6669                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         1851                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            8520                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         6669                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         1851                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           8520                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.987654                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.987654                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.119658                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.178522                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.125372                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.119658                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.674230                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.240141                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.119658                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.674230                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.240141                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 75543.750000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 75543.750000                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 78976.190476                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 101457.031250                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 82083.693305                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 78976.190476                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78201.522436                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 78503.665689                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 78976.190476                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78201.522436                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 78503.665689                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         1120                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1120                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          798                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          128                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          926                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          798                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1248                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2046                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          798                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1248                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2046                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     73409000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     73409000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     55053000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     11706500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     66759500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     55053000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     85115500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    140168500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     55053000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     85115500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    140168500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.987654                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.987654                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.119658                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.178522                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.125372                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.119658                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.674230                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.240141                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.119658                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.674230                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.240141                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65543.750000                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65543.750000                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 68988.721805                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91457.031250                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72094.492441                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68988.721805                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68201.522436                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 68508.553275                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68988.721805                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68201.522436                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 68508.553275                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2047                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    320949000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                925                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1120                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1120                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           925                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         4092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       130880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       130880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  130880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2045                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2045    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2045                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1023500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5566000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
