Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 22 23:06:39 2020
| Host         : DESKTOP-ND0EAAT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: newpic_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.465        0.000                      0                  257        0.140        0.000                      0                  257        4.500        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.465        0.000                      0                  257        0.140        0.000                      0                  257        4.500        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/bitcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.952ns (23.500%)  route 3.099ns (76.500%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.611     5.132    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.101     6.689    receiver_unit/counter_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     6.813 f  receiver_unit/counter[0]_i_5/O
                         net (fo=1, routed)           0.545     7.358    receiver_unit/counter[0]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.482 f  receiver_unit/counter[0]_i_3/O
                         net (fo=3, routed)           0.457     7.939    receiver_unit/counter[0]_i_3_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.063 f  receiver_unit/samplecounter[1]_i_2/O
                         net (fo=5, routed)           0.374     8.437    receiver_unit/samplecounter[1]_i_2_n_0
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  receiver_unit/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.622     9.183    receiver_unit/bitcounter[3]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  receiver_unit/bitcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.500    14.841    receiver_unit/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  receiver_unit/bitcounter_reg[0]/C
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429    14.648    receiver_unit/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/bitcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.952ns (23.500%)  route 3.099ns (76.500%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.611     5.132    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.101     6.689    receiver_unit/counter_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     6.813 f  receiver_unit/counter[0]_i_5/O
                         net (fo=1, routed)           0.545     7.358    receiver_unit/counter[0]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.482 f  receiver_unit/counter[0]_i_3/O
                         net (fo=3, routed)           0.457     7.939    receiver_unit/counter[0]_i_3_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.063 f  receiver_unit/samplecounter[1]_i_2/O
                         net (fo=5, routed)           0.374     8.437    receiver_unit/samplecounter[1]_i_2_n_0
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  receiver_unit/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.622     9.183    receiver_unit/bitcounter[3]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  receiver_unit/bitcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.500    14.841    receiver_unit/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  receiver_unit/bitcounter_reg[1]/C
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429    14.648    receiver_unit/bitcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/bitcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.952ns (23.500%)  route 3.099ns (76.500%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.611     5.132    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.101     6.689    receiver_unit/counter_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     6.813 f  receiver_unit/counter[0]_i_5/O
                         net (fo=1, routed)           0.545     7.358    receiver_unit/counter[0]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.482 f  receiver_unit/counter[0]_i_3/O
                         net (fo=3, routed)           0.457     7.939    receiver_unit/counter[0]_i_3_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.063 f  receiver_unit/samplecounter[1]_i_2/O
                         net (fo=5, routed)           0.374     8.437    receiver_unit/samplecounter[1]_i_2_n_0
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  receiver_unit/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.622     9.183    receiver_unit/bitcounter[3]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  receiver_unit/bitcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.500    14.841    receiver_unit/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  receiver_unit/bitcounter_reg[2]/C
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429    14.648    receiver_unit/bitcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/bitcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.952ns (23.500%)  route 3.099ns (76.500%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.611     5.132    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.101     6.689    receiver_unit/counter_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     6.813 f  receiver_unit/counter[0]_i_5/O
                         net (fo=1, routed)           0.545     7.358    receiver_unit/counter[0]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.482 f  receiver_unit/counter[0]_i_3/O
                         net (fo=3, routed)           0.457     7.939    receiver_unit/counter[0]_i_3_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.063 f  receiver_unit/samplecounter[1]_i_2/O
                         net (fo=5, routed)           0.374     8.437    receiver_unit/samplecounter[1]_i_2_n_0
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     8.561 r  receiver_unit/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.622     9.183    receiver_unit/bitcounter[3]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  receiver_unit/bitcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.500    14.841    receiver_unit/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  receiver_unit/bitcounter_reg[3]/C
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429    14.648    receiver_unit/bitcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/rxshiftreg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.952ns (22.555%)  route 3.269ns (77.445%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.611     5.132    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.101     6.689    receiver_unit/counter_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     6.813 f  receiver_unit/counter[0]_i_5/O
                         net (fo=1, routed)           0.545     7.358    receiver_unit/counter[0]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.482 f  receiver_unit/counter[0]_i_3/O
                         net (fo=3, routed)           0.457     7.939    receiver_unit/counter[0]_i_3_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.063 f  receiver_unit/samplecounter[1]_i_2/O
                         net (fo=5, routed)           0.688     8.751    receiver_unit/samplecounter[1]_i_2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.875 r  receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.477     9.353    receiver_unit/rxshiftreg
    SLICE_X5Y80          FDRE                                         r  receiver_unit/rxshiftreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.496    14.837    receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  receiver_unit/rxshiftreg_reg[2]/C
                         clock pessimism              0.273    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y80          FDRE (Setup_fdre_C_CE)      -0.205    14.870    receiver_unit/rxshiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/rxshiftreg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.952ns (22.555%)  route 3.269ns (77.445%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.611     5.132    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.101     6.689    receiver_unit/counter_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     6.813 f  receiver_unit/counter[0]_i_5/O
                         net (fo=1, routed)           0.545     7.358    receiver_unit/counter[0]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.482 f  receiver_unit/counter[0]_i_3/O
                         net (fo=3, routed)           0.457     7.939    receiver_unit/counter[0]_i_3_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.063 f  receiver_unit/samplecounter[1]_i_2/O
                         net (fo=5, routed)           0.688     8.751    receiver_unit/samplecounter[1]_i_2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.875 r  receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.477     9.353    receiver_unit/rxshiftreg
    SLICE_X5Y80          FDRE                                         r  receiver_unit/rxshiftreg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.496    14.837    receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  receiver_unit/rxshiftreg_reg[3]/C
                         clock pessimism              0.273    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y80          FDRE (Setup_fdre_C_CE)      -0.205    14.870    receiver_unit/rxshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/rxshiftreg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.952ns (22.555%)  route 3.269ns (77.445%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.611     5.132    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.101     6.689    receiver_unit/counter_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     6.813 f  receiver_unit/counter[0]_i_5/O
                         net (fo=1, routed)           0.545     7.358    receiver_unit/counter[0]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.482 f  receiver_unit/counter[0]_i_3/O
                         net (fo=3, routed)           0.457     7.939    receiver_unit/counter[0]_i_3_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.063 f  receiver_unit/samplecounter[1]_i_2/O
                         net (fo=5, routed)           0.688     8.751    receiver_unit/samplecounter[1]_i_2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.875 r  receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.477     9.353    receiver_unit/rxshiftreg
    SLICE_X5Y80          FDRE                                         r  receiver_unit/rxshiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.496    14.837    receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  receiver_unit/rxshiftreg_reg[4]/C
                         clock pessimism              0.273    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y80          FDRE (Setup_fdre_C_CE)      -0.205    14.870    receiver_unit/rxshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/rxshiftreg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.952ns (23.021%)  route 3.183ns (76.979%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.611     5.132    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.101     6.689    receiver_unit/counter_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     6.813 f  receiver_unit/counter[0]_i_5/O
                         net (fo=1, routed)           0.545     7.358    receiver_unit/counter[0]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.482 f  receiver_unit/counter[0]_i_3/O
                         net (fo=3, routed)           0.457     7.939    receiver_unit/counter[0]_i_3_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.063 f  receiver_unit/samplecounter[1]_i_2/O
                         net (fo=5, routed)           0.688     8.751    receiver_unit/samplecounter[1]_i_2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.875 r  receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.392     9.267    receiver_unit/rxshiftreg
    SLICE_X6Y81          FDRE                                         r  receiver_unit/rxshiftreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.497    14.838    receiver_unit/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  receiver_unit/rxshiftreg_reg[1]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X6Y81          FDRE (Setup_fdre_C_CE)      -0.169    14.905    receiver_unit/rxshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/rxshiftreg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.952ns (23.021%)  route 3.183ns (76.979%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.611     5.132    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.101     6.689    receiver_unit/counter_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     6.813 f  receiver_unit/counter[0]_i_5/O
                         net (fo=1, routed)           0.545     7.358    receiver_unit/counter[0]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.482 f  receiver_unit/counter[0]_i_3/O
                         net (fo=3, routed)           0.457     7.939    receiver_unit/counter[0]_i_3_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.063 f  receiver_unit/samplecounter[1]_i_2/O
                         net (fo=5, routed)           0.688     8.751    receiver_unit/samplecounter[1]_i_2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.875 r  receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.392     9.267    receiver_unit/rxshiftreg
    SLICE_X6Y81          FDRE                                         r  receiver_unit/rxshiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.497    14.838    receiver_unit/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  receiver_unit/rxshiftreg_reg[5]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X6Y81          FDRE (Setup_fdre_C_CE)      -0.169    14.905    receiver_unit/rxshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 receiver_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/rxshiftreg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.952ns (23.021%)  route 3.183ns (76.979%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.611     5.132    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  receiver_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  receiver_unit/counter_reg[3]/Q
                         net (fo=2, routed)           1.101     6.689    receiver_unit/counter_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     6.813 f  receiver_unit/counter[0]_i_5/O
                         net (fo=1, routed)           0.545     7.358    receiver_unit/counter[0]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.482 f  receiver_unit/counter[0]_i_3/O
                         net (fo=3, routed)           0.457     7.939    receiver_unit/counter[0]_i_3_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.063 f  receiver_unit/samplecounter[1]_i_2/O
                         net (fo=5, routed)           0.688     8.751    receiver_unit/samplecounter[1]_i_2_n_0
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.875 r  receiver_unit/rxshiftreg[9]_i_1/O
                         net (fo=9, routed)           0.392     9.267    receiver_unit/rxshiftreg
    SLICE_X6Y81          FDRE                                         r  receiver_unit/rxshiftreg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.497    14.838    receiver_unit/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  receiver_unit/rxshiftreg_reg[6]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X6Y81          FDRE (Setup_fdre_C_CE)      -0.169    14.905    receiver_unit/rxshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line75/rightshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/rightshiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.586     1.469    nolabel_line75/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line75/rightshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.087     1.697    nolabel_line75/rightshiftreg_reg_n_0_[1]
    SLICE_X2Y81          LUT2 (Prop_lut2_I1_O)        0.045     1.742 r  nolabel_line75/rightshiftreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    nolabel_line75/rightshiftreg[0]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.854     1.982    nolabel_line75/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[0]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.120     1.602    nolabel_line75/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (64.005%)  route 0.105ns (35.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.582     1.465    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.606 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=19, routed)          0.105     1.711    vga_sync_unit/x[9]
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.045     1.756 r  vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.756    vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X4Y70          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.850     1.978    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y70          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X4Y70          FDCE (Hold_fdce_C_D)         0.092     1.570    vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.480%)  route 0.162ns (46.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.582     1.465    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=19, routed)          0.162     1.768    vga_sync_unit/x[9]
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.813    vga_sync_unit/hsync_next
    SLICE_X2Y70          FDCE                                         r  vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.852     1.980    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.120     1.622    vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.724%)  route 0.111ns (37.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.582     1.465    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y70          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=19, routed)          0.111     1.717    vga_sync_unit/x[8]
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.762    vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X5Y70          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.850     1.978    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X5Y70          FDCE (Hold_fdce_C_D)         0.092     1.570    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 TxData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.773%)  route 0.142ns (43.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  TxData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  TxData_reg[4]/Q
                         net (fo=1, routed)           0.142     1.751    nolabel_line75/Q[4]
    SLICE_X3Y81          LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  nolabel_line75/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    nolabel_line75/rightshiftreg[5]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.854     1.982    nolabel_line75/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[5]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.596    nolabel_line75/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 TxData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/rightshiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.440%)  route 0.144ns (43.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  TxData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  TxData_reg[1]/Q
                         net (fo=1, routed)           0.144     1.752    nolabel_line75/Q[1]
    SLICE_X3Y81          LUT3 (Prop_lut3_I2_O)        0.045     1.797 r  nolabel_line75/rightshiftreg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    nolabel_line75/rightshiftreg[2]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.854     1.982    nolabel_line75/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.596    nolabel_line75/rightshiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 receiver_unit/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.586     1.469    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  receiver_unit/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  receiver_unit/counter_reg[12]/Q
                         net (fo=4, routed)           0.121     1.731    receiver_unit/counter_reg[12]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.776 r  receiver_unit/state_i_1/O
                         net (fo=1, routed)           0.000     1.776    receiver_unit/state_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  receiver_unit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.855     1.982    receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  receiver_unit/state_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091     1.573    receiver_unit/state_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line75/rightshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.586     1.469    nolabel_line75/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.128     1.597 r  nolabel_line75/rightshiftreg_reg[7]/Q
                         net (fo=1, routed)           0.086     1.683    nolabel_line75/rightshiftreg_reg_n_0_[7]
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.104     1.787 r  nolabel_line75/rightshiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.787    nolabel_line75/rightshiftreg[6]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.854     1.982    nolabel_line75/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.107     1.576    nolabel_line75/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 TxData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/rightshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.187ns (48.368%)  route 0.200ns (51.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  TxData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  TxData_reg[3]/Q
                         net (fo=1, routed)           0.200     1.808    nolabel_line75/Q[3]
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.046     1.854 r  nolabel_line75/rightshiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    nolabel_line75/rightshiftreg[4]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.854     1.982    nolabel_line75/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  nolabel_line75/rightshiftreg_reg[4]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.131     1.635    nolabel_line75/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line75/nextstate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.603%)  route 0.109ns (32.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.588     1.471    nolabel_line75/clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  nolabel_line75/nextstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  nolabel_line75/nextstate_reg/Q
                         net (fo=1, routed)           0.109     1.708    nolabel_line75/nextstate_reg_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.099     1.807 r  nolabel_line75/state_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    nolabel_line75/state_i_1__0_n_0
    SLICE_X1Y82          FDRE                                         r  nolabel_line75/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.855     1.983    nolabel_line75/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  nolabel_line75/state_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091     1.575    nolabel_line75/state_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82    TxData_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y81    TxData_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82    TxData_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y81    TxData_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82    TxData_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y81    TxData_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83    counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83    counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85    counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85    counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85    counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85    counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y81    TxData_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    TxData_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y81    TxData_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y81    TxData_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83    counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82    TxData_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y81    TxData_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y81    TxData_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82    TxData_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y81    TxData_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78    m1/y_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76    m1/y_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78    m1/y_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78    m1/y_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    nolabel_line75/counter_reg[13]/C



