

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_PASS_3_5_2_in'
================================================================
* Date:           Wed Nov 12 17:49:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.309 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        8|    65541|  80.000 ns|  0.655 ms|    8|  65541|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- PASS_3_5_2_in  |        6|    65539|         7|          1|          1|  1 ~ 65534|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    154|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     324|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     324|    318|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln261_fu_212_p2     |         +|   0|  0|  23|          16|           1|
    |and_ln263_fu_228_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln261_fu_195_p2    |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln263_1_fu_206_p2  |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln263_fu_223_p2    |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln265_1_fu_238_p2  |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln265_fu_233_p2    |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln266_fu_243_p2    |      icmp|   0|  0|  15|           8|           8|
    |inside_fu_248_p2        |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 154|         100|          86|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   16|         32|
    |j_fu_64                  |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln263_reg_308                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |icmp_ln263_1_reg_303              |   1|   0|    1|          0|
    |icmp_ln265_1_reg_326              |   1|   0|    1|          0|
    |icmp_ln265_reg_317                |   1|   0|    1|          0|
    |icmp_ln266_reg_335                |   1|   0|    1|          0|
    |icmp_ln266_reg_335_pp0_iter5_reg  |   1|   0|    1|          0|
    |inside_reg_344                    |   1|   0|    1|          0|
    |j_1_reg_280                       |  16|   0|   16|          0|
    |j_fu_64                           |  16|   0|   16|          0|
    |zext_ln261_reg_289                |  16|   0|   64|         48|
    |and_ln263_reg_308                 |  64|  32|    1|          0|
    |icmp_ln265_1_reg_326              |  64|  32|    1|          0|
    |icmp_ln265_reg_317                |  64|  32|    1|          0|
    |zext_ln261_reg_289                |  64|  32|   64|         48|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 324| 128|  183|         96|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_2_in|  return value|
|next_label_5          |   in|   16|     ap_none|                                            next_label_5|        scalar|
|i_5                   |   in|   16|     ap_none|                                                     i_5|        scalar|
|min_x_load_1          |   in|    9|     ap_none|                                            min_x_load_1|        scalar|
|max_x_load_1          |   in|    9|     ap_none|                                            max_x_load_1|        scalar|
|min_y_load_1          |   in|    8|     ap_none|                                            min_y_load_1|        scalar|
|max_y_load            |   in|    8|     ap_none|                                              max_y_load|        scalar|
|parent_address0       |  out|    9|   ap_memory|                                                  parent|         array|
|parent_ce0            |  out|    1|   ap_memory|                                                  parent|         array|
|parent_q0             |   in|   16|   ap_memory|                                                  parent|         array|
|min_x_address0        |  out|    9|   ap_memory|                                                   min_x|         array|
|min_x_ce0             |  out|    1|   ap_memory|                                                   min_x|         array|
|min_x_q0              |   in|    9|   ap_memory|                                                   min_x|         array|
|max_x_address0        |  out|    9|   ap_memory|                                                   max_x|         array|
|max_x_ce0             |  out|    1|   ap_memory|                                                   max_x|         array|
|max_x_q0              |   in|    9|   ap_memory|                                                   max_x|         array|
|min_y_address0        |  out|    9|   ap_memory|                                                   min_y|         array|
|min_y_ce0             |  out|    1|   ap_memory|                                                   min_y|         array|
|min_y_q0              |   in|    8|   ap_memory|                                                   min_y|         array|
|max_y_address0        |  out|    9|   ap_memory|                                                   max_y|         array|
|max_y_ce0             |  out|    1|   ap_memory|                                                   max_y|         array|
|max_y_q0              |   in|    8|   ap_memory|                                                   max_y|         array|
|is_external_address1  |  out|    9|   ap_memory|                                             is_external|         array|
|is_external_ce1       |  out|    1|   ap_memory|                                             is_external|         array|
|is_external_we1       |  out|    1|   ap_memory|                                             is_external|         array|
|is_external_d1        |  out|    1|   ap_memory|                                             is_external|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

