Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Sat Aug  9 20:33:05 2025

Top Model           : top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 94.14%
Constraint File     : C:/Users/Administrator/Desktop/lab_ex_6_tf_sdram_hdmi/top.sdc;
Confidence          : Placed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -6.693ns, STNS: -294.560ns
	HWNS: -0.011ns, HTNS: -0.011ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000          456   ext_mem_clk
           clk1:      100.000          270   sd_card_clk
           clk2:       25.000          196   video_clk
           clk3:      125.000           34   video_pll_m0/pll_inst.clkc[1]
           clk4:       50.000           29   clk
           clk5:      125.000            1   sys_pll_m0/pll_inst.clkc[2]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                12.586          79.453           -2.293    -73.376           -0.011     -0.011            0.000              456                8             no       no
       clk1           local            0.000      5.000                10.000         100.000                 7.365         135.777            0.527      0.000            0.039      0.000            0.000              270                8             no       no
       clk2           local            0.000     20.000                40.000          25.000                 7.361         135.851            6.962      0.000            0.089      0.000            0.000              196                9             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 2.457         407.000            5.543      0.000            0.243      0.000            0.000               34                1             no       no
       clk4           local            0.000     10.000                20.000          50.000                 6.076         164.582            6.962      0.000            0.364      0.000            0.000               29                4             no       no
       clk5           local            4.000      0.000                 8.000         125.000                21.386          46.760           -6.693   -221.184            7.364      0.000            0.000                1                1             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> ext_mem_clk
Type           :     Self
From Clock     :     ext_mem_clk
To Clock       :     ext_mem_clk
Min Period     :     6.276ns
Fmax           :     159.337MHz

Statistics:
Max            : SWNS      1.724ns, STNS      0.000ns,         0 Viol Endpoints,       832 Total Endpoints,      1876 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.011ns,         1 Viol Endpoints,       832 Total Endpoints,      1876 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.724ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 6.160ns (cell 4.410ns (71%), net 1.750ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/write_buf/shift_wraddr[2],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[1]
ADDER               x023y013z1          0.627    f     1.023       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.023          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x023y014z0          0.073    f     1.096          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.096          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x023y014z1          0.073    f     1.169          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.169          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x023y015z0          0.355    f     1.524       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.600          2.124          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     2.960       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.960          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.132    f     3.092          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          3.092          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x018y011z2          0.132    f     3.224          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.224          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x018y011z3          0.387    f     3.611       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.200          3.811          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x018y013z0          0.539    f     4.350       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.350          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     4.494       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.500          4.994          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.a[0]
LUT5                x017y020z3          0.424    f     5.418       7  pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.f[0]
net (fo=3)                              0.200          5.618          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[0]
LUT5 (reg)          x017y022z3          0.542    f     6.160       8  net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                6.160               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.724               

Slack               : 1.724ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 6.160ns (cell 4.410ns (71%), net 1.750ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/write_buf/shift_wraddr[2],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[1]
ADDER               x023y013z1          0.627    f     1.023       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.023          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x023y014z0          0.073    f     1.096          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.096          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x023y014z1          0.073    f     1.169          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.169          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x023y015z0          0.355    f     1.524       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.600          2.124          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     2.960       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.960          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.132    f     3.092          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          3.092          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x018y011z2          0.132    f     3.224          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.224          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x018y011z3          0.387    f     3.611       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.200          3.811          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x018y013z0          0.539    f     4.350       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.350          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     4.494       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.500          4.994          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.a[0]
LUT5                x017y020z3          0.424    f     5.418       7  pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.f[0]
net (fo=3)                              0.200          5.618          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1]
LUT4 (reg)          x017y022z3          0.542    f     6.160       8  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                6.160               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.724               

Slack               : 1.774ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_len_latch_reg[12]_syn_7.a[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 6.110ns (cell 4.410ns (72%), net 1.700ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/write_buf/shift_wraddr[2],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[1]
ADDER               x023y013z1          0.627    f     1.023       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.023          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x023y014z0          0.073    f     1.096          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.096          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x023y014z1          0.073    f     1.169          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.169          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x023y015z0          0.355    f     1.524       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.600          2.124          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     2.960       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.960          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.132    f     3.092          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          3.092          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x018y011z2          0.132    f     3.224          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.224          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x018y011z3          0.387    f     3.611       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.200          3.811          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x018y013z0          0.539    f     4.350       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.350          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     4.494       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.500          4.994          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.a[0]
LUT5                x017y020z3          0.424    f     5.418       7  pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.f[0]
net (fo=3)                              0.150          5.568          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_len_latch_reg[12]_syn_7.a[0]
LUT5 (reg)          x018y020z3          0.542    f     6.110       8  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                6.110               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_len_latch_reg[12]_syn_7.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.774               

Slack               : 1.940ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 5.944ns (cell 4.394ns (73%), net 1.550ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/write_buf/shift_wraddr[2],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[1]
ADDER               x023y013z1          0.627    f     1.023       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.023          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x023y014z0          0.073    f     1.096          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.096          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x023y014z1          0.073    f     1.169          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.169          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x023y015z0          0.355    f     1.524       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.600          2.124          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     2.960       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.960          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.132    f     3.092          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          3.092          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x018y011z2          0.132    f     3.224          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.224          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x018y011z3          0.387    f     3.611       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.200          3.811          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x018y013z0          0.539    f     4.350       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.350          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     4.494       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.300          4.794          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.a[0]
LUT4                x019y016z0          0.408    f     5.202       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.f[0]
net (fo=1)                              0.200          5.402          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_162,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0]
LUT5 (reg)          x018y015z3          0.542    f     5.944       8  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[2],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                5.944               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.940               

Slack               : 2.598ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 5.286ns (cell 3.986ns (75%), net 1.300ns (25%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT5=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/write_buf/shift_wraddr[2],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[1]
ADDER               x023y013z1          0.627    f     1.023       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.023          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x023y014z0          0.073    f     1.096          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.096          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x023y014z1          0.073    f     1.169          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.169          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x023y015z0          0.355    f     1.524       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.600          2.124          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     2.960       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.960          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.132    f     3.092          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          3.092          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x018y011z2          0.132    f     3.224          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.224          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x018y011z3          0.387    f     3.611       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.200          3.811          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x018y013z0          0.539    f     4.350       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.350          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     4.494       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.250          4.744          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[0]
LUT5 (reg)          x019y015z3          0.542    f     5.286       7  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[3],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                5.286               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.598               

Slack               : 2.598ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 5.286ns (cell 3.986ns (75%), net 1.300ns (25%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT5=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/write_buf/shift_wraddr[2],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[1]
ADDER               x023y013z1          0.627    f     1.023       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.023          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x023y014z0          0.073    f     1.096          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.096          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x023y014z1          0.073    f     1.169          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.169          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER               x023y015z0          0.355    f     1.524       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.600          2.124          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     2.960       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.960          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.132    f     3.092          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          3.092          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x018y011z2          0.132    f     3.224          pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.224          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_124,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x018y011z3          0.387    f     3.611       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.200          3.811          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x018y013z0          0.539    f     4.350       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.350          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     4.494       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.250          4.744          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[1]
LUT5 (reg)          x019y015z3          0.542    f     5.286       7  net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r,  ../../src/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                5.286               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.598               

Slack               : 3.850ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.a[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 4.034ns (cell 3.384ns (83%), net 0.650ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=3  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y013z3          0.146    r     0.146          pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.q[1]
net (fo=9)                              0.300          0.446          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en,  ../../src/frame_fifo_write.v(19)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_130.a[0]
ADDER               x019y010z2          1.268    r     1.714       1  pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_130.fx[1]
net (fo=1)                              0.200          1.914          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_b[2],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_74.a[1]
ADDER               x019y008z1          0.627    f     2.541       2  pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_74.fco
net (fo=1)                              0.000          2.541          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_9,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_77.fci
ADDER               x019y009z0          0.073    f     2.614          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_77.fco
net (fo=1)                              0.000          2.614          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_13,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_80.fci
ADDER               x019y009z1          0.073    f     2.687          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_80.fco
net (fo=1)                              0.000          2.687          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_17,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_83.fci
ADDER               x019y010z0          0.073    f     2.760          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_83.fco
net (fo=1)                              0.000          2.760          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_21,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_86.fci
ADDER               x019y010z1          0.073    f     2.833          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_86.fco
net (fo=1)                              0.000          2.833          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_25,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_89.fci
ADDER               x019y011z0          0.073    f     2.906          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_89.fco
net (fo=1)                              0.000          2.906          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_29,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_92.fci
ADDER               x019y011z1          0.073    f     2.979          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_92.fco
net (fo=1)                              0.000          2.979          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_33,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_95.fci
ADDER               x019y012z0          0.073    f     3.052          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_95.fco
net (fo=1)                              0.000          3.052          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_37,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_98.fci
ADDER               x019y012z1          0.073    f     3.125          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_98.fco
net (fo=1)                              0.000          3.125          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_41,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_101.fci
ADDER               x019y013z0          0.073    f     3.198          pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_101.fco
net (fo=1)                              0.000          3.198          net: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_45,  ../../src/frame_fifo_write.v(136)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_103.fci
ADDER               x019y013z1          0.144    f     3.342       3  pin: frame_read_write_m0/frame_fifo_write_m0/lt5_syn_103.f[0]
net (fo=1)                              0.150          3.492          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_n5,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.a[1]
LUT4 (reg)          x020y013z3          0.542    f     4.034       4  net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en,  ../../src/frame_fifo_write.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.034               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.850               

Slack               : 4.102ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.wea (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 3.648ns (cell 2.298ns (62%), net 1.350ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( ADDER=4  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y026z2          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.q[0]
net (fo=6)                              0.400          0.546          net: frame_read_write_m0/read_buf/wr_addr[1],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_64.a[0]
ADDER               x022y023z1          0.706    f     1.252       1  pin: frame_read_write_m0/read_buf/sub0_syn_64.fco
net (fo=1)                              0.000          1.252          net: frame_read_write_m0/read_buf/sub0_syn_42,  ../../al_ip/afifo_32_16_256.v(148)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_67.fci
ADDER               x022y024z0          0.355    f     1.607       2  pin: frame_read_write_m0/read_buf/sub0_syn_67.f[1]
net (fo=1)                              0.250          1.857          net: frame_read_write_m0/read_buf/wrusedw[4],  ../../al_ip/afifo_32_16_256.v(36)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_41.b[1]
ADDER               x021y022z0          0.539    f     2.396       3  pin: frame_read_write_m0/read_buf/lt0_syn_41.fco
net (fo=1)                              0.000          2.396          net: frame_read_write_m0/read_buf/lt0_syn_13,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_44.fci
ADDER               x021y022z1          0.073    f     2.469          pin: frame_read_write_m0/read_buf/lt0_syn_44.fco
net (fo=1)                              0.000          2.469          net: frame_read_write_m0/read_buf/lt0_syn_17,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_47.fci
ADDER               x021y023z0          0.073    f     2.542          pin: frame_read_write_m0/read_buf/lt0_syn_47.fco
net (fo=1)                              0.000          2.542          net: frame_read_write_m0/read_buf/lt0_syn_21,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_49.fci
ADDER               x021y023z1          0.144    f     2.686       4  pin: frame_read_write_m0/read_buf/lt0_syn_49.f[0]
net (fo=1)                              0.200          2.886          net: frame_read_write_m0/read_buf/full_flag,  ../../al_ip/afifo_32_16_256.v(32)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.d[0]
LUT2                x022y024z3          0.262    r     3.148       5  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.f[0]
net (fo=8)                              0.500          3.648          net: frame_read_write_m0/read_buf/wr_en_s,  ../../al_ip/afifo_32_16_256.v(55)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.wea
EMB (reg)           x024y018            0.000    f     3.648               
--------------------------------------------------------------------  ---------------
Arrival                                                3.648               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clka
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  4.102               

Slack               : 4.132ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[11] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 3.618ns (cell 2.318ns (64%), net 1.300ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=2  ADDER=2  LUT3=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/write_buf/shift_wraddr[2],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[1]
ADDER               x023y013z1          0.627    f     1.023       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.023          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x023y014z0          0.073    f     1.096          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.096          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x023y014z1          0.355    f     1.451       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[1]
net (fo=3)                              0.300          1.751          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[6],  ../../src/frame_fifo_write.v(38)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.b[1]
LUT5                x021y012z3          0.431    f     2.182       3  pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.f[1]
net (fo=1)                              0.100          2.282          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_2,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.a[0]
LUT5                x021y012z3          0.424    f     2.706       4  pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.f[0]
net (fo=15)                             0.450          3.156          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_2d_reg[19]_syn_4.d[0]
LUT3                x022y018z2          0.262    r     3.418       5  pin: U3/u2_ram/u2_wrrd/app_wr_din_2d_reg[19]_syn_4.f[0]
net (fo=2)                              0.200          3.618          net: frame_read_write_m0/write_buf/rd_addr_b[7],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[11]
EMB (reg)           x024y018            0.000    f     3.618       6       
--------------------------------------------------------------------  ---------------
Arrival                                                3.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clkb
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  4.132               

Slack               : 4.132ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[11] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 3.618ns (cell 2.318ns (64%), net 1.300ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=2  ADDER=2  LUT3=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/write_buf/shift_wraddr[2],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.a[1]
ADDER               x023y013z1          0.627    f     1.023       1  pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.023          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER               x023y014z0          0.073    f     1.096          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.096          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x023y014z1          0.355    f     1.451       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[1]
net (fo=3)                              0.300          1.751          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[6],  ../../src/frame_fifo_write.v(38)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.b[1]
LUT5                x021y012z3          0.431    f     2.182       3  pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.f[1]
net (fo=1)                              0.100          2.282          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_2,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.a[0]
LUT5                x021y012z3          0.424    f     2.706       4  pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.f[0]
net (fo=15)                             0.450          3.156          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_2d_reg[19]_syn_4.d[0]
LUT3                x022y018z2          0.262    r     3.418       5  pin: U3/u2_ram/u2_wrrd/app_wr_din_2d_reg[19]_syn_4.f[0]
net (fo=2)                              0.200          3.618          net: frame_read_write_m0/write_buf/rd_addr_b[7],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[11]
EMB (reg)           x024y018            0.000    f     3.618       6       
--------------------------------------------------------------------  ---------------
Arrival                                                3.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clkb
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  4.132               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_4.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.100          0.228          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_4.sr
reg                 x019y028z2          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.039ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.150          0.278          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.sr
reg                 x015y025z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.059ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[8]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[12] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y027z0          0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.150          0.259          net: frame_read_write_m0/read_buf/wr_addr[8],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[12]
EMB (reg)           x024y027            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.089ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.200          0.328          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.sr
reg                 x017y028z1          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.139ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_w_rst0_reg_syn_4.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.250          0.378          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst0_reg_syn_4.sr
reg                 x014y026z2          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst0_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.139ns
Begin Point         : frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/sub1_syn_61.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y025z2          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.q[0]
net (fo=25)                             0.250          0.378          net: frame_read_write_m0/read_buf/ram_inst/rsta,  ../../al_ip/afifo_32_16_256.v(376)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.sr
ADDER (reg)         x018y025z0          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.235ns
Begin Point         : U3/u2_ram/u1_init_ref/pwr_200ms_cnt_reg[17]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u1_init_ref/pwr_200ms_cnt_reg[15]_syn_3.ce (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.296ns (cell 0.196ns (66%), net 0.100ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/pwr_200ms_cnt_reg[17]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y010z3          0.109    f     0.109          pin: U3/u2_ram/u1_init_ref/pwr_200ms_cnt_reg[17]_syn_4.q[0]
net (fo=12)                             0.100          0.209          net: U3/u2_ram/u1_init_ref/pwr_200ms_cnt[17],  ../../src/sdram/enc_file/sdr_init_ref.enc.v(39)
                                                                      pin: U3/u2_ram/u1_init_ref/pwr_200ms_cnt_reg[15]_syn_3.ce
reg                 x006y010z1          0.087    r     0.296               
--------------------------------------------------------------------  ---------------
Arrival                                                0.296               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/pwr_200ms_cnt_reg[15]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.235               

Slack               : 0.239ns
Begin Point         : frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y025z2          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.q[0]
net (fo=25)                             0.350          0.478          net: frame_read_write_m0/read_buf/ram_inst/rsta,  ../../al_ip/afifo_32_16_256.v(376)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr
reg                 x020y025z2          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y025z2          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.q[0]
net (fo=25)                             0.350          0.478          net: frame_read_write_m0/read_buf/ram_inst/rsta,  ../../al_ip/afifo_32_16_256.v(376)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.sr
reg                 x020y025z1          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y025z2          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.q[0]
net (fo=25)                             0.350          0.478          net: frame_read_write_m0/read_buf/ram_inst/rsta,  ../../al_ip/afifo_32_16_256.v(376)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.sr
reg                 x020y025z3          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> sd_card_clk
Type           :     Self
From Clock     :     sd_card_clk
To Clock       :     sd_card_clk
Min Period     :     4.800ns
Fmax           :     208.333MHz

Statistics:
Max            : SWNS      5.200ns, STNS      0.000ns,         0 Viol Endpoints,       640 Total Endpoints,      1946 Paths Analyzed
Min            : HWNS      0.159ns, HTNS      0.000ns,         0 Viol Endpoints,       640 Total Endpoints,      1946 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.200ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 4.684ns (cell 3.184ns (67%), net 1.500ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=5  LUT5=2  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y039z2          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              0.200          0.346          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.b[1]
LUT4                x010y040z3          0.431    f     0.777       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.250          1.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     1.289       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.100          1.389          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     1.813       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.250          2.063          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     2.471       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.200          2.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     2.933       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.200          3.133          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     3.395       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.200          3.595          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_27.a[0]
LUT5                x012y040z0          0.618    f     4.213       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_27.fx[0]
net (fo=2)                              0.100          4.313          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_13,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.d[0]
LUT2 (reg)          x012y040z3          0.371    r     4.684       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                4.684               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.200               

Slack               : 5.200ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 4.684ns (cell 3.184ns (67%), net 1.500ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=5  LUT5=2  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y039z2          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              0.200          0.346          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.b[1]
LUT4                x010y040z3          0.431    f     0.777       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.250          1.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     1.289       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.100          1.389          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     1.813       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.250          2.063          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     2.471       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.200          2.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     2.933       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.200          3.133          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     3.395       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.200          3.595          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_27.a[0]
LUT5                x012y040z0          0.618    f     4.213       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_27.fx[0]
net (fo=2)                              0.100          4.313          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_13,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.d[1]
LUT2 (reg)          x012y040z3          0.371    r     4.684       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                4.684               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.200               

Slack               : 5.334ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg_syn_8.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 4.550ns (cell 3.100ns (68%), net 1.450ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT4=5  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y039z2          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              0.200          0.346          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.b[1]
LUT4                x010y040z3          0.431    f     0.777       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.250          1.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     1.289       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.100          1.389          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     1.813       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.250          2.063          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     2.471       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.200          2.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     2.933       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.200          3.133          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_46.a[1]
LUT5                x012y042z1          0.618    f     3.751       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_46.fx[0]
net (fo=1)                              0.250          4.001          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_22,  ../../src/sd_card/sd_card_cmd.v(62)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg_syn_8.b[0]
LUT5 (reg)          x015y042z2          0.549    f     4.550       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req,  ../../src/sd_card/sd_card_cmd.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                4.550               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg_syn_8.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.334               

Slack               : 5.348ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/state_reg[10]_syn_4.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 4.536ns (cell 3.036ns (66%), net 1.500ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT4=4  LUT5=2  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y039z2          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              0.200          0.346          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.b[1]
LUT4                x010y040z3          0.431    f     0.777       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.250          1.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     1.289       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.100          1.389          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     1.813       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.250          2.063          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     2.471       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.250          2.721          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2144.a[1]
LUT5                x014y041z1          0.618    f     3.339       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2144.fx[0]
net (fo=2)                              0.250          3.589          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux41_syn_31,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2142.d[1]
LUT3                x015y043z0          0.205    r     3.794       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2142.f[1]
net (fo=2)                              0.200          3.994          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2130,  ../../src/sd_card/sd_card_cmd.v(74)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/state_reg[10]_syn_4.a[0]
LUT5 (reg)          x014y042z3          0.542    f     4.536       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/state_reg_syn_1[15],  ../../src/sd_card/sd_card_cmd.v(62)
--------------------------------------------------------------------  ---------------
Arrival                                                4.536               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/state_reg[10]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.348               

Slack               : 5.385ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_12.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 4.499ns (cell 2.999ns (66%), net 1.500ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=7  LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y039z2          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              0.200          0.346          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.b[1]
LUT4                x010y040z3          0.431    f     0.777       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.250          1.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     1.289       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.100          1.389          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     1.813       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.250          2.063          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     2.471       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.200          2.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     2.933       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.200          3.133          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     3.395       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.200          3.595          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_12.d[1]
LUT4                x012y040z2          0.262    r     3.857       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_12.f[1]
net (fo=1)                              0.100          3.957          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_12.a[0]
LUT4 (reg)          x012y040z2          0.542    f     4.499       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[2],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                4.499               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_12.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.385               

Slack               : 5.414ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/send_data_b[4]_syn_17.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 4.470ns (cell 3.020ns (67%), net 1.450ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT4=5  LUT5=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y039z2          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              0.200          0.346          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.b[1]
LUT4                x010y040z3          0.431    f     0.777       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.250          1.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     1.289       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.100          1.389          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     1.813       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.250          2.063          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     2.471       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.250          2.721          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2144.a[1]
LUT5                x014y041z1          0.618    f     3.339       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2144.fx[0]
net (fo=2)                              0.250          3.589          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux41_syn_31,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2142.d[1]
LUT3                x015y043z0          0.205    r     3.794       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2142.f[1]
net (fo=2)                              0.150          3.944          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2130,  ../../src/sd_card/sd_card_cmd.v(74)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/send_data_b[4]_syn_17.a[0]
LUT4 (reg)          x015y042z1          0.526    f     4.470       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/state_reg_syn_1[16],  ../../src/sd_card/sd_card_cmd.v(62)
--------------------------------------------------------------------  ---------------
Arrival                                                4.470               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/send_data_b[4]_syn_17.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.414               

Slack               : 5.463ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_31.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 4.421ns (cell 2.771ns (62%), net 1.650ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y039z2          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              0.200          0.346          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.b[1]
LUT4                x010y040z3          0.431    f     0.777       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.250          1.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     1.289       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.100          1.389          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     1.813       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.250          2.063          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     2.471       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.200          2.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     2.933       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.200          3.133          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     3.395       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.200          3.595          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     3.800       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.250          4.050          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_31.d[0]
LUT2 (reg)          x010y041z2          0.371    r     4.421       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                4.421               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_31.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.463               

Slack               : 5.463ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 4.421ns (cell 2.771ns (62%), net 1.650ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y039z2          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              0.200          0.346          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.b[1]
LUT4                x010y040z3          0.431    f     0.777       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.250          1.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     1.289       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.100          1.389          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     1.813       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.250          2.063          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     2.471       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.200          2.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     2.933       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.200          3.133          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     3.395       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.200          3.595          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     3.800       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.250          4.050          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[0]
LUT2 (reg)          x010y041z3          0.371    r     4.421       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                4.421               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.463               

Slack               : 5.463ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 4.421ns (cell 2.771ns (62%), net 1.650ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y039z2          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              0.200          0.346          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.b[1]
LUT4                x010y040z3          0.431    f     0.777       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.250          1.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     1.289       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.100          1.389          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     1.813       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.250          2.063          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     2.471       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.200          2.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     2.933       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.200          3.133          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     3.395       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.200          3.595          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     3.800       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.250          4.050          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[1]
LUT2 (reg)          x010y041z3          0.371    r     4.421       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[13],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                4.421               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.463               

Slack               : 5.513ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 4.371ns (cell 2.771ns (63%), net 1.600ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y039z2          0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              0.200          0.346          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.b[1]
LUT4                x010y040z3          0.431    f     0.777       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.250          1.027          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     1.289       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.100          1.389          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     1.813       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.250          2.063          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     2.471       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.200          2.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     2.933       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.200          3.133          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     3.395       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.200          3.595          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     3.800       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.200          4.000          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.d[0]
LUT2 (reg)          x010y040z2          0.371    r     4.371       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                4.371               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.513               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.159ns
Begin Point         : frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[6] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.359ns (cell 0.109ns (30%), net 0.250ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y020z1          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.q[1]
net (fo=6)                              0.250          0.359          net: frame_read_write_m0/write_buf/wr_addr[2],  ../../al_ip/afifo_16_32_256.v(53)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[6]
EMB (reg)           x024y018            0.000    f     0.359       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.159ns
Begin Point         : frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[6] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.359ns (cell 0.109ns (30%), net 0.250ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y020z1          0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.q[1]
net (fo=6)                              0.250          0.359          net: frame_read_write_m0/write_buf/wr_addr[2],  ../../al_ip/afifo_16_32_256.v(53)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[6]
EMB (reg)           x024y018            0.000    f     0.359       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.239ns
Begin Point         : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y027z3          0.128    f     0.128          pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=26)                             0.350          0.478          net: frame_read_write_m0/write_buf/ram_inst/rsta,  ../../al_ip/afifo_16_32_256.v(376)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.sr
reg                 x019y022z1          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y027z3          0.128    f     0.128          pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=26)                             0.350          0.478          net: frame_read_write_m0/write_buf/ram_inst/rsta,  ../../al_ip/afifo_16_32_256.v(376)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr
reg                 x019y022z0          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.243ns
Begin Point         : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y027z3          0.109    f     0.109          pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/write_buf/asy_w_rst0,  ../../al_ip/afifo_16_32_256.v(45)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.mi[1]
reg                 x019y027z3          0.095    f     0.304          net: frame_read_write_m0/write_buf/ram_inst/rsta,  ../../al_ip/afifo_16_32_256.v(376)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y018z2          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.q[0]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[1]
reg                 x021y018z2          0.095    f     0.304          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[0],  ../../al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y018z1          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.q[0]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[1]
reg                 x019y018z1          0.095    f     0.304          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[1],  ../../al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y018z0          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.q[0]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[1]
reg                 x021y018z0          0.095    f     0.304          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[2],  ../../al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y018z1          0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.q[1]
net (fo=1)                              0.100          0.209          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[1]
reg                 x021y018z3          0.095    f     0.304          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[4],  ../../al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[0]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y038z2          0.109    f     0.109          pin: sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift_reg[1]_syn_4.q[0]
net (fo=5)                              0.100          0.209          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_data_out[1],  ../../src/sd_card/sd_card_cmd.v(25)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[0]_syn_3.mi[0]
reg                 x017y038z3          0.095    f     0.304          net: sd_card_bmp_m0/sd_sec_read_data[1],  ../../src/sd_card_bmp.v(33)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> video_clk
Type           :     Self
From Clock     :     video_clk
To Clock       :     video_clk
Min Period     :     7.361ns
Fmax           :     135.851MHz

Statistics:
Max            : SWNS     32.639ns, STNS      0.000ns,         0 Viol Endpoints,       370 Total Endpoints,       925 Paths Analyzed
Min            : HWNS      0.089ns, HTNS      0.000ns,         0 Viol Endpoints,       370 Total Endpoints,       925 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 32.639ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : vga_data[11]_syn_8.do[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.300ns (cell 3.450ns (47%), net 3.850ns (53%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y018            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.dob[5]
net (fo=1)                              1.250          4.495          net: video_delay_m0/read_data[23],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[23]_syn_4.d[0]
LUT2                x021y038z0          0.205    r     4.700       1  pin: video_delay_m0/vout_data_r_reg[23]_syn_4.f[0]
net (fo=1)                              2.600          7.300          net: video_delay_m0/vout_data_r_b[23],  NOFILE(0)
                                                                      pin: vga_data[11]_syn_8.do[0]
PAD (reg)           x009y000            0.000    f     7.300          net: vga_data[11],  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                7.300               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[11]_syn_8.osclk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         39.939               
clock uncertainty                       0.000         39.939               
clock pessimism                         0.000         39.939               
--------------------------------------------------------------------  ---------------
Required                                              39.939               
--------------------------------------------------------------------  ---------------
Slack                                                 32.639               

Slack               : 33.482ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : vga_data[10]_syn_8.do[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 6.457ns (cell 3.507ns (54%), net 2.950ns (46%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y018            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.dob[4]
net (fo=1)                              1.850          5.095          net: video_delay_m0/read_data[22],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[21]_syn_4.d[0]
LUT2                x023y052z3          0.262    r     5.357       1  pin: video_delay_m0/vout_data_r_reg[21]_syn_4.f[0]
net (fo=1)                              1.100          6.457          net: video_delay_m0/vout_data_r_b[22],  NOFILE(0)
                                                                      pin: vga_data[10]_syn_8.do[0]
PAD (reg)           x022y071            0.000    f     6.457          net: vga_data[10],  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                6.457               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[10]_syn_8.osclk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         39.939               
clock uncertainty                       0.000         39.939               
clock pessimism                         0.000         39.939               
--------------------------------------------------------------------  ---------------
Required                                              39.939               
--------------------------------------------------------------------  ---------------
Slack                                                 33.482               

Slack               : 33.482ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : vga_data[9]_syn_8.do[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 6.457ns (cell 3.507ns (54%), net 2.950ns (46%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y018            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.dob[3]
net (fo=1)                              1.850          5.095          net: video_delay_m0/read_data[21],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[21]_syn_4.d[1]
LUT2                x023y052z3          0.262    r     5.357       1  pin: video_delay_m0/vout_data_r_reg[21]_syn_4.f[1]
net (fo=1)                              1.100          6.457          net: video_delay_m0/vout_data_r_b[21],  NOFILE(0)
                                                                      pin: vga_data[9]_syn_8.do[0]
PAD (reg)           x022y071            0.000    f     6.457          net: vga_data[9],  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                6.457               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[9]_syn_8.osclk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         39.939               
clock uncertainty                       0.000         39.939               
clock pessimism                         0.000         39.939               
--------------------------------------------------------------------  ---------------
Required                                              39.939               
--------------------------------------------------------------------  ---------------
Slack                                                 33.482               

Slack               : 33.532ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : vga_data[8]_syn_8.do[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 6.407ns (cell 3.507ns (54%), net 2.900ns (46%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y018            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.dob[2]
net (fo=1)                              1.900          5.145          net: video_delay_m0/read_data[20],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[20]_syn_4.d[0]
LUT2                x025y053z2          0.262    r     5.407       1  pin: video_delay_m0/vout_data_r_reg[20]_syn_4.f[0]
net (fo=1)                              1.000          6.407          net: video_delay_m0/vout_data_r_b[20],  NOFILE(0)
                                                                      pin: vga_data[8]_syn_8.do[0]
PAD (reg)           x025y071            0.000    f     6.407          net: vga_data[8],  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                6.407               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[8]_syn_8.osclk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         39.939               
clock uncertainty                       0.000         39.939               
clock pessimism                         0.000         39.939               
--------------------------------------------------------------------  ---------------
Required                                              39.939               
--------------------------------------------------------------------  ---------------
Slack                                                 33.532               

Slack               : 33.689ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : vga_data[4]_syn_8.do[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 6.250ns (cell 3.450ns (55%), net 2.800ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y027            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.dob[3]
net (fo=1)                              1.350          4.595          net: video_delay_m0/read_data[12],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[12]_syn_4.d[1]
LUT2                x027y049z1          0.205    r     4.800       1  pin: video_delay_m0/vout_data_r_reg[12]_syn_4.f[1]
net (fo=1)                              1.450          6.250          net: video_delay_m0/vout_data_r_b[12],  NOFILE(0)
                                                                      pin: vga_data[4]_syn_8.do[0]
PAD (reg)           x032y071            0.000    f     6.250          net: vga_data[4],  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                6.250               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[4]_syn_8.osclk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         39.939               
clock uncertainty                       0.000         39.939               
clock pessimism                         0.000         39.939               
--------------------------------------------------------------------  ---------------
Required                                              39.939               
--------------------------------------------------------------------  ---------------
Slack                                                 33.689               

Slack               : 33.732ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : vga_data[5]_syn_8.do[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 6.207ns (cell 3.507ns (56%), net 2.700ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y027            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.dob[4]
net (fo=1)                              1.200          4.445          net: video_delay_m0/read_data[13],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/de_d_reg[1]_syn_4.d[0]
LUT2                x027y046z3          0.262    r     4.707       1  pin: video_delay_m0/de_d_reg[1]_syn_4.f[0]
net (fo=1)                              1.500          6.207          net: video_delay_m0/vout_data_r_b[13],  NOFILE(0)
                                                                      pin: vga_data[5]_syn_8.do[0]
PAD (reg)           x030y071            0.000    f     6.207          net: vga_data[5],  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                6.207               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[5]_syn_8.osclk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         39.939               
clock uncertainty                       0.000         39.939               
clock pessimism                         0.000         39.939               
--------------------------------------------------------------------  ---------------
Required                                              39.939               
--------------------------------------------------------------------  ---------------
Slack                                                 33.732               

Slack               : 33.789ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : vga_data[6]_syn_8.do[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 6.150ns (cell 3.450ns (56%), net 2.700ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y027            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.dob[5]
net (fo=1)                              1.350          4.595          net: video_delay_m0/read_data[14],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[12]_syn_4.d[0]
LUT2                x027y049z1          0.205    r     4.800       1  pin: video_delay_m0/vout_data_r_reg[12]_syn_4.f[0]
net (fo=1)                              1.350          6.150          net: video_delay_m0/vout_data_r_b[14],  NOFILE(0)
                                                                      pin: vga_data[6]_syn_8.do[0]
PAD (reg)           x030y071            0.000    f     6.150          net: vga_data[6],  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                6.150               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[6]_syn_8.osclk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         39.939               
clock uncertainty                       0.000         39.939               
clock pessimism                         0.000         39.939               
--------------------------------------------------------------------  ---------------
Required                                              39.939               
--------------------------------------------------------------------  ---------------
Slack                                                 33.789               

Slack               : 33.889ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : vga_data[7]_syn_8.do[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 6.050ns (cell 3.450ns (57%), net 2.600ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y027            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.dob[6]
net (fo=1)                              1.250          4.495          net: video_delay_m0/read_data[15],  ../../src/video_delay.v(9)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_25.d[0]
LUT2                x027y047z1          0.205    r     4.700       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_25.f[0]
net (fo=1)                              1.350          6.050          net: video_delay_m0/vout_data_r_b[15],  NOFILE(0)
                                                                      pin: vga_data[7]_syn_8.do[0]
PAD (reg)           x028y071            0.000    f     6.050          net: vga_data[7],  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                6.050               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[7]_syn_8.osclk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         39.939               
clock uncertainty                       0.000         39.939               
clock pessimism                         0.000         39.939               
--------------------------------------------------------------------  ---------------
Required                                              39.939               
--------------------------------------------------------------------  ---------------
Slack                                                 33.889               

Slack               : 34.182ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : vga_data[3]_syn_8.do[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 5.757ns (cell 3.507ns (60%), net 2.250ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y027            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.doa[7]
net (fo=1)                              0.300          3.545          net: video_delay_m0/read_data[7],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[6]_syn_4.d[0]
LUT2                x027y028z3          0.262    r     3.807       1  pin: video_delay_m0/vout_data_r_reg[6]_syn_4.f[0]
net (fo=1)                              1.950          5.757          net: video_delay_m0/vout_data_r_b[7],  NOFILE(0)
                                                                      pin: vga_data[3]_syn_8.do[0]
PAD (reg)           x036y000            0.000    f     5.757          net: vga_data[3],  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                5.757               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[3]_syn_8.osclk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         39.939               
clock uncertainty                       0.000         39.939               
clock pessimism                         0.000         39.939               
--------------------------------------------------------------------  ---------------
Required                                              39.939               
--------------------------------------------------------------------  ---------------
Slack                                                 34.182               

Slack               : 34.182ns
Begin Point         : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : vga_data[2]_syn_8.do[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 5.757ns (cell 3.507ns (60%), net 2.250ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y027            3.245    f     3.245          pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.doa[6]
net (fo=1)                              0.300          3.545          net: video_delay_m0/read_data[6],  ../../src/video_delay.v(9)
                                                                      pin: video_delay_m0/vout_data_r_reg[6]_syn_4.d[1]
LUT2                x027y028z3          0.262    r     3.807       1  pin: video_delay_m0/vout_data_r_reg[6]_syn_4.f[1]
net (fo=1)                              1.950          5.757          net: video_delay_m0/vout_data_r_b[6],  NOFILE(0)
                                                                      pin: vga_data[2]_syn_8.do[0]
PAD (reg)           x036y000            0.000    f     5.757          net: vga_data[2],  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                5.757               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: vga_data[2]_syn_8.osclk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         39.939               
clock uncertainty                       0.000         39.939               
clock pessimism                         0.000         39.939               
--------------------------------------------------------------------  ---------------
Required                                              39.939               
--------------------------------------------------------------------  ---------------
Slack                                                 34.182               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.089ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z1          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.200          0.328          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.sr
reg                 x019y025z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z1          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.200          0.328          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.sr
reg                 x018y026z2          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z1          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.200          0.328          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.sr
reg                 x019y025z2          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.109ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[12] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x026y027z0          0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.200          0.309          net: frame_read_write_m0/read_buf/rd_addr[8],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[12]
EMB (reg)           x024y027            0.000    f     0.309       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.139ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z1          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.250          0.378          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.sr
reg                 x018y027z2          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.189ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z1          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.300          0.428          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr
reg                 x020y026z0          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.189ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z1          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.300          0.428          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr
reg                 x020y026z1          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.189ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z1          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.300          0.428          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.sr
reg                 x020y026z3          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.189ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z1          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.300          0.428          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.sr
reg                 x019y027z1          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.189ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[4]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z1          0.128    f     0.128          pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.300          0.428          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[4]_syn_4.sr
reg                 x019y027z0          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[1] -> video_pll_m0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     video_pll_m0/pll_inst.clkc[1]
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     2.457ns
Fmax           :     407.000MHz

Statistics:
Max            : SWNS      5.543ns, STNS      0.000ns,         0 Viol Endpoints,        55 Total Endpoints,        84 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,        55 Total Endpoints,        84 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.543ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D2_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.396ns (cell 0.146ns (6%), net 2.250ns (94%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y036z2          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=1)                              2.250          2.396          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_P_syn_2.do[1]
PAD (reg)           x040y002            0.000    f     2.396          net: HDMI_D2_PHDMI_D2_P,  ../../src/top.v(21)
--------------------------------------------------------------------  ---------------
Arrival                                                2.396               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_P_syn_2.osclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          7.939               
clock uncertainty                       0.000          7.939               
clock pessimism                         0.000          7.939               
--------------------------------------------------------------------  ---------------
Required                                               7.939               
--------------------------------------------------------------------  ---------------
Slack                                                  5.543               

Slack               : 6.093ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D0_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.846ns (cell 0.146ns (7%), net 1.700ns (93%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y036z3          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=1)                              1.700          1.846          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_P_syn_2.do[1]
PAD (reg)           x040y008            0.000    f     1.846          net: HDMI_D0_PHDMI_D0_P,  ../../src/top.v(23)
--------------------------------------------------------------------  ---------------
Arrival                                                1.846               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_P_syn_2.osclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          7.939               
clock uncertainty                       0.000          7.939               
clock pessimism                         0.000          7.939               
--------------------------------------------------------------------  ---------------
Required                                               7.939               
--------------------------------------------------------------------  ---------------
Slack                                                  6.093               

Slack               : 6.293ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D1_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.646ns (cell 0.146ns (8%), net 1.500ns (92%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y027z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=1)                              1.500          1.646          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_P_syn_2.do[1]
PAD (reg)           x040y005            0.000    f     1.646          net: HDMI_D1_PHDMI_D1_P,  ../../src/top.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                1.646               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_P_syn_2.osclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          7.939               
clock uncertainty                       0.000          7.939               
clock pessimism                         0.000          7.939               
--------------------------------------------------------------------  ---------------
Required                                               7.939               
--------------------------------------------------------------------  ---------------
Slack                                                  6.293               

Slack               : 6.317ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.567ns (cell 0.517ns (32%), net 1.050ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.050          1.196          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0]
LUT3 (reg)          x026y049z3          0.371    r     1.567       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.567               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.317               

Slack               : 6.317ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.567ns (cell 0.517ns (32%), net 1.050ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.050          1.196          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1]
LUT3 (reg)          x026y049z3          0.371    r     1.567       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.567               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.317               

Slack               : 6.324ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.560ns (cell 0.460ns (29%), net 1.100ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.100          1.246          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0]
LUT3 (reg)          x025y051z1          0.314    r     1.560       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.560               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.324               

Slack               : 6.324ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.560ns (cell 0.460ns (29%), net 1.100ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.100          1.246          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1]
LUT3 (reg)          x025y051z1          0.314    r     1.560       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.560               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.324               

Slack               : 6.324ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.560ns (cell 0.460ns (29%), net 1.100ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.100          1.246          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0]
LUT3 (reg)          x025y051z0          0.314    r     1.560       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.560               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.324               

Slack               : 6.324ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.560ns (cell 0.460ns (29%), net 1.100ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.100          1.246          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1]
LUT3 (reg)          x025y051z0          0.314    r     1.560       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.560               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.324               

Slack               : 6.345ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.539ns (cell 0.289ns (18%), net 1.250ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y045z3          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              1.250          1.396          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x034y028z2          0.143    r     1.539          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.345               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x012y025z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[1]
reg                 x012y025z3          0.095    f     0.304          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y049z2          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.q[1]
net (fo=2)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[0]
reg                 x029y049z2          0.095    f     0.304          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.293ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y028z2          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x034y027z1          0.095    f     0.354          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y028z2          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.q[1]
net (fo=1)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x034y027z1          0.095    f     0.354          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z2          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x036y036z3          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y036z1          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x031y036z2          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y036z1          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.q[1]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x031y036z2          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y035z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x029y036z1          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y035z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x029y036z1          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.389ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.450ns (cell 0.350ns (77%), net 0.100ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y045z1          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[0]
LUT3 (reg)          x025y045z1          0.241    f     0.450       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.450               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.389               


----------------------------------------------------------------------------------------------------
Path Group     :     clk -> clk
Type           :     Self
From Clock     :     clk
To Clock       :     clk
Min Period     :     4.055ns
Fmax           :     246.609MHz

Statistics:
Max            : SWNS     15.945ns, STNS      0.000ns,         0 Viol Endpoints,        33 Total Endpoints,        72 Paths Analyzed
Min            : HWNS      0.364ns, HTNS      0.000ns,         0 Viol Endpoints,        33 Total Endpoints,        72 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 15.945ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[4]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.994ns (cell 0.994ns (24%), net 3.000ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     0.146          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.250          0.396          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     0.820       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             1.550          2.370          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_84.a[0]
LUT4                x028y014z2          0.424    f     2.794       2  pin: seg_scan_m0/sel1_syn_84.f[0]
net (fo=1)                              1.200          3.994          net: seg_scan_m0/sel1_syn_2[4],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[4]_syn_4.do[0]
PAD (reg)           x036y000            0.000    f     3.994          net: seg_data[4],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.994               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[4]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                 15.945               

Slack               : 16.261ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[3]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.678ns (cell 0.978ns (26%), net 2.700ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     0.146          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.250          0.396          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     0.820       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             1.550          2.370          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_78.a[1]
LUT4                x028y014z1          0.408    f     2.778       2  pin: seg_scan_m0/sel1_syn_78.f[1]
net (fo=1)                              0.900          3.678          net: seg_scan_m0/sel1_syn_2[3],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[3]_syn_4.do[0]
PAD (reg)           x030y000            0.000    f     3.678          net: seg_data[3],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.678               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[3]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                 16.261               

Slack               : 16.261ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[2]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.678ns (cell 0.978ns (26%), net 2.700ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     0.146          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.250          0.396          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     0.820       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             1.550          2.370          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_78.a[0]
LUT4                x028y014z1          0.408    f     2.778       2  pin: seg_scan_m0/sel1_syn_78.f[0]
net (fo=1)                              0.900          3.678          net: seg_scan_m0/sel1_syn_31,  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[2]_syn_4.do[0]
PAD (reg)           x030y000            0.000    f     3.678          net: seg_data[2],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.678               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[2]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                 16.261               

Slack               : 16.345ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[6]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.594ns (cell 0.994ns (27%), net 2.600ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     0.146          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.250          0.396          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     0.820       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             1.550          2.370          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_84.a[1]
LUT4                x028y014z2          0.424    f     2.794       2  pin: seg_scan_m0/sel1_syn_84.f[1]
net (fo=1)                              0.800          3.594          net: seg_scan_m0/sel1_syn_2[6],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[6]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f     3.594          net: seg_data[6],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.594               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[6]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                 16.345               

Slack               : 16.361ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[5]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.578ns (cell 0.978ns (27%), net 2.600ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     0.146          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.250          0.396          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     0.820       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             1.350          2.170          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_86.a[0]
LUT4                x027y017z1          0.408    f     2.578       2  pin: seg_scan_m0/sel1_syn_86.f[0]
net (fo=1)                              1.000          3.578          net: seg_scan_m0/sel1_syn_2[5],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[5]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f     3.578          net: seg_data[5],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[5]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                 16.361               

Slack               : 16.445ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[1]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.494ns (cell 0.994ns (28%), net 2.500ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     0.146          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.250          0.396          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     0.820       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             1.350          2.170          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_81.a[0]
LUT4                x023y013z2          0.424    f     2.594       2  pin: seg_scan_m0/sel1_syn_81.f[0]
net (fo=1)                              0.900          3.494          net: seg_scan_m0/sel1_syn_2[1],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[1]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f     3.494          net: seg_data[1],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.494               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[1]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                 16.445               

Slack               : 16.445ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[0]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.494ns (cell 0.994ns (28%), net 2.500ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     0.146          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.250          0.396          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     0.820       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             1.350          2.170          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_81.a[1]
LUT4                x023y013z2          0.424    f     2.594       2  pin: seg_scan_m0/sel1_syn_81.f[1]
net (fo=1)                              0.900          3.494          net: seg_scan_m0/sel1_syn_2[0],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[0]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f     3.494          net: seg_data[0],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.494               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[0]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                 16.445               

Slack               : 16.469ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_sel[5]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.470ns (cell 0.570ns (16%), net 2.900ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     0.146          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.250          0.396          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     0.820       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             2.650          3.470          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_sel[5]_syn_4.do[0]
PAD (reg)           x006y000            0.000    f     3.470          net: seg_sel[5],  ../../src/top.v(11)
--------------------------------------------------------------------  ---------------
Arrival                                                3.470               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_sel[5]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                 16.469               

Slack               : 16.512ns
Begin Point         : seg_scan_m0/scan_sel_reg[2]_syn_10.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_sel[0]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.427ns (cell 0.577ns (16%), net 2.850ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y036z1          0.146    r     0.146          pin: seg_scan_m0/scan_sel_reg[2]_syn_10.q[0]
net (fo=8)                              0.550          0.696          net: seg_scan_m0/scan_sel[1],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/eq1_syn_31.b[1]
LUT3                x018y030z2          0.431    f     1.127       1  pin: seg_scan_m0/eq1_syn_31.f[1]
net (fo=1)                              2.300          3.427          net: seg_scan_m0/eq1_syn_27,  ../../src/seg_scan.v(52)
                                                                      pin: seg_sel[0]_syn_4.do[0]
PAD (reg)           x004y000            0.000    f     3.427          net: seg_sel[0],  ../../src/top.v(11)
--------------------------------------------------------------------  ---------------
Arrival                                                3.427               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_sel[0]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                 16.512               

Slack               : 16.580ns
Begin Point         : seg_scan_m0/scan_timer_reg[1]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[2]_syn_10.a[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.304ns (cell 2.354ns (71%), net 0.950ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y037z0          0.146    r     0.146          pin: seg_scan_m0/scan_timer_reg[1]_syn_4.q[1]
net (fo=2)                              0.250          0.396          net: seg_scan_m0/scan_timer[1],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_60.b[0]
ADDER               x028y035z1          0.627    f     1.023       1  pin: seg_scan_m0/lt0_syn_60.fco
net (fo=1)                              0.000          1.023          net: seg_scan_m0/lt0_syn_10,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_63.fci
ADDER               x028y036z0          0.073    f     1.096          pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          1.096          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER               x028y036z1          0.073    f     1.169          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          1.169          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER               x028y037z0          0.073    f     1.242          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          1.242          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER               x028y037z1          0.073    f     1.315          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          1.315          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER               x028y038z0          0.073    f     1.388          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          1.388          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER               x028y038z1          0.073    f     1.461          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          1.461          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER               x028y039z0          0.355    f     1.816       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             0.400          2.216          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[29]_syn_4.d[0]
LUT3                x023y038z2          0.262    r     2.478       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[29]_syn_4.f[0]
net (fo=2)                              0.300          2.778          net: seg_scan_m0/scan_sel_reg[2]_syn_5,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.a[1]
LUT4 (reg)          x021y036z1          0.526    f     3.304       4  net: seg_scan_m0/scan_sel[2],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                3.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.580               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.364ns
Begin Point         : seg_scan_m0/scan_sel_reg[2]_syn_10.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[2]_syn_10.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y036z1          0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[2]_syn_10.q[0]
net (fo=8)                              0.100          0.209          net: seg_scan_m0/scan_sel[1],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.d[0]
LUT4 (reg)          x021y036z1          0.216    f     0.425       1  net: seg_scan_m0/scan_sel[1],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.364ns
Begin Point         : seg_scan_m0/scan_sel_reg[2]_syn_10.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[2]_syn_10.d[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y036z1          0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[2]_syn_10.q[1]
net (fo=8)                              0.100          0.209          net: seg_scan_m0/scan_sel[2],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.d[1]
LUT4 (reg)          x021y036z1          0.216    f     0.425       1  net: seg_scan_m0/scan_sel[2],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.469ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.530ns (cell 0.430ns (81%), net 0.100ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.100          0.209          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.c[0]
LUT2 (reg)          x022y034z3          0.321    r     0.530       1  net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                0.530               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.469               

Slack               : 0.469ns
Begin Point         : seg_scan_m0/scan_sel_reg[3]_syn_7.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[3]_syn_7.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.530ns (cell 0.430ns (81%), net 0.100ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y035z3          0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[3]_syn_7.q[0]
net (fo=7)                              0.100          0.209          net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/scan_sel_reg[3]_syn_7.c[0]
LUT3 (reg)          x020y035z3          0.321    r     0.530       1  net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                0.530               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3]_syn_7.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.469               

Slack               : 0.469ns
Begin Point         : seg_scan_m0/scan_timer_reg[10]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[10]_syn_4.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.530ns (cell 0.430ns (81%), net 0.100ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y037z3          0.109    f     0.109          pin: seg_scan_m0/scan_timer_reg[10]_syn_4.q[0]
net (fo=3)                              0.100          0.209          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/scan_timer_reg[10]_syn_4.c[0]
LUT2 (reg)          x029y037z3          0.321    r     0.530       1  net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                0.530               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[10]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.469               

Slack               : 1.037ns
Begin Point         : seg_scan_m0/scan_timer_reg[13]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[8]_syn_4.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.098ns (cell 0.848ns (77%), net 0.250ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=1  ADDER=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y039z1          0.109    f     0.109          pin: seg_scan_m0/scan_timer_reg[13]_syn_4.q[0]
net (fo=2)                              0.150          0.259          net: seg_scan_m0/scan_timer[15],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_81.b[0]
ADDER               x028y039z0          0.523    r     0.782       1  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             0.100          0.882          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[8]_syn_4.d[0]
LUT2 (reg)          x028y039z1          0.216    f     1.098       2  net: seg_scan_m0/scan_timer[9],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                1.098               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.037               

Slack               : 1.037ns
Begin Point         : seg_scan_m0/scan_timer_reg[13]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[8]_syn_4.d[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.098ns (cell 0.848ns (77%), net 0.250ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=1  ADDER=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y039z1          0.109    f     0.109          pin: seg_scan_m0/scan_timer_reg[13]_syn_4.q[0]
net (fo=2)                              0.150          0.259          net: seg_scan_m0/scan_timer[15],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_81.b[0]
ADDER               x028y039z0          0.523    r     0.782       1  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             0.100          0.882          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[8]_syn_4.d[1]
LUT2 (reg)          x028y039z1          0.216    f     1.098       2  net: seg_scan_m0/scan_timer[8],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                1.098               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.037               

Slack               : 1.087ns
Begin Point         : seg_scan_m0/scan_timer_reg[13]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[13]_syn_4.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.148ns (cell 0.848ns (73%), net 0.300ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=1  ADDER=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y039z1          0.109    f     0.109          pin: seg_scan_m0/scan_timer_reg[13]_syn_4.q[0]
net (fo=2)                              0.150          0.259          net: seg_scan_m0/scan_timer[15],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_81.b[0]
ADDER               x028y039z0          0.523    r     0.782       1  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             0.150          0.932          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.d[0]
LUT2 (reg)          x029y039z1          0.216    f     1.148       2  net: seg_scan_m0/scan_timer[15],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                1.148               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               

Slack               : 1.087ns
Begin Point         : seg_scan_m0/scan_timer_reg[13]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[13]_syn_4.d[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.148ns (cell 0.848ns (73%), net 0.300ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=1  ADDER=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y039z1          0.109    f     0.109          pin: seg_scan_m0/scan_timer_reg[13]_syn_4.q[0]
net (fo=2)                              0.150          0.259          net: seg_scan_m0/scan_timer[15],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_81.b[0]
ADDER               x028y039z0          0.523    r     0.782       1  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             0.150          0.932          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.d[1]
LUT2 (reg)          x029y039z1          0.216    f     1.148       2  net: seg_scan_m0/scan_timer[13],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                1.148               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               

Slack               : 1.087ns
Begin Point         : seg_scan_m0/scan_timer_reg[13]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[14]_syn_4.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.148ns (cell 0.848ns (73%), net 0.300ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=1  ADDER=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y039z1          0.109    f     0.109          pin: seg_scan_m0/scan_timer_reg[13]_syn_4.q[0]
net (fo=2)                              0.150          0.259          net: seg_scan_m0/scan_timer[15],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_81.b[0]
ADDER               x028y039z0          0.523    r     0.782       1  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             0.150          0.932          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[14]_syn_4.d[0]
LUT2 (reg)          x029y039z0          0.216    f     1.148       2  net: seg_scan_m0/scan_timer[7],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                1.148               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[14]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> video_pll_m0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     1.811ns
Fmax           :     552.181MHz

Statistics:
Max            : SWNS      6.189ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.189ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.695ns (cell 0.695ns (41%), net 1.000ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y050z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              1.000          1.146          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x028y035z3          0.549    f     1.695       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.695               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.189               

Slack               : 6.189ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.695ns (cell 0.695ns (41%), net 1.000ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y050z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              1.000          1.146          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x028y035z3          0.549    f     1.695       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.695               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.189               

Slack               : 6.789ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.095ns (cell 0.695ns (63%), net 0.400ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y052z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.400          0.546          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x026y049z3          0.549    f     1.095       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.095               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.789               

Slack               : 6.789ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.095ns (cell 0.695ns (63%), net 0.400ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y052z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.400          0.546          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x026y049z3          0.549    f     1.095       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.095               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.789               

Slack               : 6.939ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.945ns (cell 0.695ns (73%), net 0.250ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z2          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1]
LUT3 (reg)          x027y047z2          0.549    f     0.945       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.939               

Slack               : 6.939ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.945ns (cell 0.695ns (73%), net 0.250ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y049z0          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x027y047z3          0.549    f     0.945       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.939               

Slack               : 6.939ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.945ns (cell 0.695ns (73%), net 0.250ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y049z0          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x027y047z3          0.549    f     0.945       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.939               

Slack               : 6.939ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.945ns (cell 0.695ns (73%), net 0.250ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y048z1          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x028y045z3          0.549    f     0.945       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.939               

Slack               : 6.987ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.897ns (cell 0.597ns (66%), net 0.300ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y052z2          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.300          0.446          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x025y051z1          0.451    f     0.897       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.897               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.987               

Slack               : 6.987ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.897ns (cell 0.597ns (66%), net 0.300ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y052z2          0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.300          0.446          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x025y051z1          0.451    f     0.897       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.897               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.987               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y046z2          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x026y046z1          0.095    f     0.354          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_27.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_27.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z3          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_27.q[0]
net (fo=1)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0]
reg                 x025y045z0          0.095    f     0.354          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z0          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1]
reg                 x025y045z0          0.095    f     0.354          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y052z0          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x023y050z3          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_25.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_25.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z1          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_25.q[0]
net (fo=1)                              0.200          0.309          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x023y050z3          0.095    f     0.404          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y025z2          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[0]
net (fo=2)                              0.250          0.359          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0]
reg                 x012y025z3          0.095    f     0.454          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y043z1          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.q[0]
net (fo=1)                              0.250          0.359          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x026y046z1          0.095    f     0.454          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.467ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.528ns (cell 0.428ns (81%), net 0.100ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y047z2          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x025y047z0          0.319    r     0.528       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.528               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.467               

Slack               : 0.517ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z1          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x025y045z1          0.319    r     0.578       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               

Slack               : 0.517ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z1          0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x025y045z1          0.319    r     0.578       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> clk
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     clk
Min Period     :     6.076ns
Fmax           :     164.582MHz

Statistics:
Max            : SWNS      6.962ns, STNS      0.000ns,         0 Viol Endpoints,         7 Total Endpoints,         0 Paths Analyzed
Min            : HWNS      1.938ns, HTNS      0.000ns,         0 Viol Endpoints,         7 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.962ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[4]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 2.977ns (cell 0.577ns (19%), net 2.400ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.200         11.346          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_84.b[0]
LUT4                x028y014z2          0.431    f    11.777       1  pin: seg_scan_m0/sel1_syn_84.f[0]
net (fo=1)                              1.200         12.977          net: seg_scan_m0/sel1_syn_2[4],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[4]_syn_4.do[0]
PAD (reg)           x036y000            0.000    f    12.977          net: seg_data[4],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               12.977               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[4]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  6.962               

Slack               : 7.360ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[3]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 2.579ns (cell 0.479ns (18%), net 2.100ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.200         11.346          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_78.b[1]
LUT4                x028y014z1          0.333    f    11.679       1  pin: seg_scan_m0/sel1_syn_78.f[1]
net (fo=1)                              0.900         12.579          net: seg_scan_m0/sel1_syn_2[3],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[3]_syn_4.do[0]
PAD (reg)           x030y000            0.000    f    12.579          net: seg_data[3],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               12.579               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[3]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.360               

Slack               : 7.360ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[2]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 2.579ns (cell 0.479ns (18%), net 2.100ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.200         11.346          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_78.b[0]
LUT4                x028y014z1          0.333    f    11.679       1  pin: seg_scan_m0/sel1_syn_78.f[0]
net (fo=1)                              0.900         12.579          net: seg_scan_m0/sel1_syn_31,  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[2]_syn_4.do[0]
PAD (reg)           x030y000            0.000    f    12.579          net: seg_data[2],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               12.579               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[2]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.360               

Slack               : 7.362ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[6]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 2.577ns (cell 0.577ns (22%), net 2.000ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.200         11.346          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_84.b[1]
LUT4                x028y014z2          0.431    f    11.777       1  pin: seg_scan_m0/sel1_syn_84.f[1]
net (fo=1)                              0.800         12.577          net: seg_scan_m0/sel1_syn_2[6],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[6]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f    12.577          net: seg_data[6],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               12.577               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[6]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.362               

Slack               : 7.460ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[5]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 2.479ns (cell 0.479ns (19%), net 2.000ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.000         11.146          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_86.b[0]
LUT4                x027y017z1          0.333    f    11.479       1  pin: seg_scan_m0/sel1_syn_86.f[0]
net (fo=1)                              1.000         12.479          net: seg_scan_m0/sel1_syn_2[5],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[5]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f    12.479          net: seg_data[5],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               12.479               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[5]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.460               

Slack               : 7.462ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[1]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 2.477ns (cell 0.577ns (23%), net 1.900ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.000         11.146          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_81.b[0]
LUT4                x023y013z2          0.431    f    11.577       1  pin: seg_scan_m0/sel1_syn_81.f[0]
net (fo=1)                              0.900         12.477          net: seg_scan_m0/sel1_syn_2[1],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[1]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f    12.477          net: seg_data[1],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               12.477               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[1]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.462               

Slack               : 7.462ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[0]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 2.477ns (cell 0.577ns (23%), net 1.900ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.000         11.146          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_81.b[1]
LUT4                x023y013z2          0.431    f    11.577       1  pin: seg_scan_m0/sel1_syn_81.f[1]
net (fo=1)                              0.900         12.477          net: seg_scan_m0/sel1_syn_2[0],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[0]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f    12.477          net: seg_data[0],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               12.477               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[0]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.462               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.938ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[5]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.935ns (cell 0.235ns (12%), net 1.700ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[0]
net (fo=8)                              0.700          0.809          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_86.d[0]
LUT4                x027y017z1          0.126    f     0.935       1  pin: seg_scan_m0/sel1_syn_86.f[0]
net (fo=1)                              1.000          1.935          net: seg_scan_m0/sel1_syn_2[5],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[5]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f     1.935          net: seg_data[5],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                1.935               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[5]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.938               

Slack               : 1.991ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[6]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.988ns (cell 0.288ns (14%), net 1.700ns (86%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[0]
net (fo=8)                              0.900          1.009          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_84.d[1]
LUT4                x028y014z2          0.179    f     1.188       1  pin: seg_scan_m0/sel1_syn_84.f[1]
net (fo=1)                              0.800          1.988          net: seg_scan_m0/sel1_syn_2[6],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[6]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f     1.988          net: seg_data[6],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                1.988               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[6]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.991               

Slack               : 2.038ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[3]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 2.035ns (cell 0.235ns (11%), net 1.800ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[0]
net (fo=8)                              0.900          1.009          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_78.d[1]
LUT4                x028y014z1          0.126    f     1.135       1  pin: seg_scan_m0/sel1_syn_78.f[1]
net (fo=1)                              0.900          2.035          net: seg_scan_m0/sel1_syn_2[3],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[3]_syn_4.do[0]
PAD (reg)           x030y000            0.000    f     2.035          net: seg_data[3],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                2.035               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[3]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  2.038               

Slack               : 2.038ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[2]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 2.035ns (cell 0.235ns (11%), net 1.800ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[0]
net (fo=8)                              0.900          1.009          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_78.d[0]
LUT4                x028y014z1          0.126    f     1.135       1  pin: seg_scan_m0/sel1_syn_78.f[0]
net (fo=1)                              0.900          2.035          net: seg_scan_m0/sel1_syn_31,  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[2]_syn_4.do[0]
PAD (reg)           x030y000            0.000    f     2.035          net: seg_data[2],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                2.035               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[2]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  2.038               

Slack               : 2.091ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[1]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 2.088ns (cell 0.288ns (13%), net 1.800ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[0]
net (fo=8)                              0.900          1.009          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_81.d[0]
LUT4                x023y013z2          0.179    f     1.188       1  pin: seg_scan_m0/sel1_syn_81.f[0]
net (fo=1)                              0.900          2.088          net: seg_scan_m0/sel1_syn_2[1],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[1]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f     2.088          net: seg_data[1],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                2.088               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[1]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  2.091               

Slack               : 2.091ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[0]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 2.088ns (cell 0.288ns (13%), net 1.800ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[0]
net (fo=8)                              0.900          1.009          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_81.d[1]
LUT4                x023y013z2          0.179    f     1.188       1  pin: seg_scan_m0/sel1_syn_81.f[1]
net (fo=1)                              0.900          2.088          net: seg_scan_m0/sel1_syn_2[0],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[0]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f     2.088          net: seg_data[0],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                2.088               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[0]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  2.091               

Slack               : 2.391ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[4]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 2.388ns (cell 0.288ns (12%), net 2.100ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[0]
net (fo=8)                              0.900          1.009          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_84.d[0]
LUT4                x028y014z2          0.179    f     1.188       1  pin: seg_scan_m0/sel1_syn_84.f[0]
net (fo=1)                              1.200          2.388          net: seg_scan_m0/sel1_syn_2[4],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[4]_syn_4.do[0]
PAD (reg)           x036y000            0.000    f     2.388          net: seg_data[4],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                2.388               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[4]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  2.391               


----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> sd_card_clk
Type           :     Same Domain
From Clock     :     ext_mem_clk
To Clock       :     sd_card_clk
Min Period     :     7.365ns
Fmax           :     135.777MHz

Statistics:
Max            : SWNS      0.527ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      0.039ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.527ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 1.357ns (cell 0.957ns (70%), net 0.400ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.200          8.346          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.d[1]
LUT5                x019y030z3          0.262    r     8.608       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.f[1]
net (fo=2)                              0.200          8.808          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[1]
LUT5 (reg)          x018y029z3          0.549    f     9.357       2  net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                                9.357               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.527               

Slack               : 0.627ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 1.257ns (cell 0.957ns (76%), net 0.300ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.200          8.346          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.d[1]
LUT5                x019y030z3          0.262    r     8.608       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.f[1]
net (fo=2)                              0.100          8.708          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.b[0]
LUT5 (reg)          x019y030z3          0.549    f     9.257       2  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[3],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                                9.257               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.627               

Slack               : 0.989ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.200          8.346          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[0]
LUT5 (reg)          x018y029z3          0.549    f     8.895       1  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[2],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                                8.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.989               

Slack               : 1.318ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 0.382ns (cell 0.232ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.150          8.296          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr
reg                 x019y027z3          0.086    r     8.382               
--------------------------------------------------------------------  ---------------
Arrival                                                8.382               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          9.700               
clock uncertainty                       0.000          9.700               
clock pessimism                         0.000          9.700               
--------------------------------------------------------------------  ---------------
Required                                               9.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.318               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.039ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.150          0.278          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr
reg                 x019y027z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.653ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.714ns (cell 0.514ns (71%), net 0.200ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.109    f     0.109          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.200          0.309          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[0]
LUT5 (reg)          x018y029z3          0.405    r     0.714       1  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[2],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                                0.714               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.653               

Slack               : 0.932ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.993ns (cell 0.693ns (69%), net 0.300ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.109    f     0.109          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.200          0.309          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.d[1]
LUT5                x019y030z3          0.179    f     0.488       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.f[1]
net (fo=2)                              0.100          0.588          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.b[0]
LUT5 (reg)          x019y030z3          0.405    r     0.993       2  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[3],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                                0.993               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.932               

Slack               : 1.032ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.093ns (cell 0.693ns (63%), net 0.400ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.109    f     0.109          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.200          0.309          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.d[1]
LUT5                x019y030z3          0.179    f     0.488       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.f[1]
net (fo=2)                              0.200          0.688          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[1]
LUT5 (reg)          x018y029z3          0.405    r     1.093       2  net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                                1.093               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.032               


----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> video_clk
Type           :     Same Domain
From Clock     :     ext_mem_clk
To Clock       :     video_clk
Min Period     :     5.190ns
Fmax           :     192.678MHz

Statistics:
Max            : SWNS      6.962ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      0.139ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.962ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - ext_mem_clk rising@32.000ns }
Data Path Delay     : 0.922ns (cell 0.672ns (72%), net 0.250ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.146    r    32.146          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.250         32.396          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.a[0]
LUT4 (reg)          x017y025z0          0.526    f    32.922       1  net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                               32.922               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.962               

Slack               : 7.218ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - ext_mem_clk rising@32.000ns }
Data Path Delay     : 0.482ns (cell 0.232ns (48%), net 0.250ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.146    r    32.146          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.250         32.396          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x017y025z1          0.086    r    32.482               
--------------------------------------------------------------------  ---------------
Arrival                                               32.482               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  7.218               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.139ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.250          0.378          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x017y025z1          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.664ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.725ns (cell 0.475ns (65%), net 0.250ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.109    f     0.109          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.250          0.359          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.a[0]
LUT4 (reg)          x017y025z0          0.366    r     0.725       1  net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                                0.725               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.664               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> ext_mem_clk
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     ext_mem_clk
Min Period     :     2.420ns
Fmax           :     413.223MHz

Statistics:
Max            : SWNS      1.395ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.343ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.395ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { ext_mem_clk rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x018y029z3          0.146    r    30.146          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.q[1]
net (fo=2)                              0.200         30.346          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.mi[0]
reg                 x020y029z1          0.143    r    30.489          net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                               30.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.343ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x018y029z3          0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.q[1]
net (fo=2)                              0.200          0.309          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.mi[0]
reg                 x020y029z1          0.095    f     0.404          net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> ext_mem_clk
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     ext_mem_clk
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.395ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.343ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.395ns
Begin Point         : video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z0          0.146    r     0.146          pin: video_timing_data_m0/read_req_reg_syn_8.q[0]
net (fo=2)                              0.200          0.346          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x015y025z0          0.143    r     0.489          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.343ns
Begin Point         : video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z0          0.109    f     0.109          pin: video_timing_data_m0/read_req_reg_syn_8.q[0]
net (fo=2)                              0.200          0.309          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x015y025z0          0.095    f     0.404          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for U3/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> sys_pll_m0/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     ext_mem_clk
To Clock       :     sys_pll_m0/pll_inst.clkc[2]
Min Period     :     21.386ns
Fmax           :     46.760MHz

Statistics:
Max            : SWNS     -6.693ns, STNS   -221.184ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      7.364ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -6.693ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.693ns (cell 8.193ns (76%), net 2.500ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.500          2.646          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_1.ts
PAD                 x000y059            3.047    f     5.693       1  pin: U3/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          5.693          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                5.693               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.693               

Slack               : -6.693ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.693ns (cell 8.193ns (76%), net 2.500ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.500          2.646          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_7.ts
PAD                 x000y059            3.047    f     5.693       1  pin: U3/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          5.693          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                5.693               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.693               

Slack               : -6.693ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[17] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.693ns (cell 8.193ns (76%), net 2.500ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.500          2.646          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_24.ts
PAD                 x000y005            3.047    f     5.693       1  pin: U3/sdram_syn_24.bpad
net (fo=0)          x020y036            0.000          5.693          net: dq[17],  NOFILE(0)
                                                                      pin: U3/sdram.dq[17]
--------------------------------------------------------------------  ---------------
Arrival                                                5.693               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.693               

Slack               : -6.693ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[16] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.693ns (cell 8.193ns (76%), net 2.500ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.500          2.646          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_25.ts
PAD                 x000y005            3.047    f     5.693       1  pin: U3/sdram_syn_25.bpad
net (fo=0)          x020y036            0.000          5.693          net: dq[16],  NOFILE(0)
                                                                      pin: U3/sdram.dq[16]
--------------------------------------------------------------------  ---------------
Arrival                                                5.693               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.693               

Slack               : -6.593ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[31] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.593ns (cell 8.193ns (77%), net 2.400ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.400          2.546          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_26.ts
PAD                 x040y005            3.047    f     5.593       1  pin: U3/sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          5.593          net: dq[31],  NOFILE(0)
                                                                      pin: U3/sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                5.593               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.593               

Slack               : -6.593ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[30] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.593ns (cell 8.193ns (77%), net 2.400ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.400          2.546          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_27.ts
PAD                 x040y005            3.047    f     5.593       1  pin: U3/sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          5.593          net: dq[30],  NOFILE(0)
                                                                      pin: U3/sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                5.593               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.593               

Slack               : -6.543ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.543ns (cell 8.193ns (77%), net 2.350ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.350          2.496          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_22.ts
PAD                 x000y008            3.047    f     5.543       1  pin: U3/sdram_syn_22.bpad
net (fo=0)          x020y036            0.000          5.543          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                5.543               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.543               

Slack               : -6.543ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.543ns (cell 8.193ns (77%), net 2.350ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.350          2.496          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_23.ts
PAD                 x000y008            3.047    f     5.543       1  pin: U3/sdram_syn_23.bpad
net (fo=0)          x020y036            0.000          5.543          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                5.543               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.543               

Slack               : -6.543ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[2] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.543ns (cell 8.193ns (77%), net 2.350ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.350          2.496          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_28.ts
PAD                 x000y056            3.047    f     5.543       1  pin: U3/sdram_syn_28.bpad
net (fo=0)          x020y036            0.000          5.543          net: dq[2],  NOFILE(0)
                                                                      pin: U3/sdram.dq[2]
--------------------------------------------------------------------  ---------------
Arrival                                                5.543               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.543               

Slack               : -6.543ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[3] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.543ns (cell 8.193ns (77%), net 2.350ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.350          2.496          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_35.ts
PAD                 x000y056            3.047    f     5.543       1  pin: U3/sdram_syn_35.bpad
net (fo=0)          x020y036            0.000          5.543          net: dq[3],  NOFILE(0)
                                                                      pin: U3/sdram.dq[3]
--------------------------------------------------------------------  ---------------
Arrival                                                5.543               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.543               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.364ns
Begin Point         : U3/sdram_syn_1.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            2.364    r     2.364          pin: U3/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_2.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            2.364    r     2.364          pin: U3/sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_3.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            2.364    r     2.364          pin: U3/sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_6.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.we_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_6.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            2.364    r     2.364          pin: U3/sdram_syn_6.opad
net (fo=1)          x020y036            0.000          2.364          net: we_n,  NOFILE(0)
                                                                      pin: U3/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_7.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            2.364    r     2.364          pin: U3/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          2.364          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_8.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.cas_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_8.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            2.364    r     2.364          pin: U3/sdram_syn_8.opad
net (fo=1)          x020y036            0.000          2.364          net: cas_n,  NOFILE(0)
                                                                      pin: U3/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_9.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.ras_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_9.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            2.364    r     2.364          pin: U3/sdram_syn_9.opad
net (fo=1)          x020y036            0.000          2.364          net: ras_n,  NOFILE(0)
                                                                      pin: U3/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_11.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[9] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_11.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            2.364    r     2.364          pin: U3/sdram_syn_11.opad
net (fo=1)          x020y036            0.000          2.364          net: addr[9],  NOFILE(0)
                                                                      pin: U3/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_12.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[8] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_12.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            2.364    r     2.364          pin: U3/sdram_syn_12.opad
net (fo=1)          x020y036            0.000          2.364          net: addr[8],  NOFILE(0)
                                                                      pin: U3/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_13.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_13.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            2.364    r     2.364          pin: U3/sdram_syn_13.opad
net (fo=1)          x020y036            0.000          2.364          net: addr[7],  NOFILE(0)
                                                                      pin: U3/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[2] -> ext_mem_clk
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[2]
To Clock       :     ext_mem_clk
Min Period     :     12.586ns
Fmax           :     79.453MHz

Statistics:
Max            : SWNS     -2.293ns, STNS    -73.376ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      5.817ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.293ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[0]
net (fo=0)                              0.000          9.000          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    10.453               
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[6]
net (fo=0)                              0.000          9.000          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    10.453               
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[7]
net (fo=0)                              0.000          9.000          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    10.453               
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[1]
net (fo=0)                              0.000          9.000          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    10.453               
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[23]
net (fo=0)                              0.000          9.000          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[22]
net (fo=0)                              0.000          9.000          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[21]
net (fo=0)                              0.000          9.000          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[20]
net (fo=0)                              0.000          9.000          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[19]
net (fo=0)                              0.000          9.000          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          9.000          pin: U3/sdram.dq[18]
net (fo=0)                              0.000          9.000          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.817ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[0]
net (fo=0)                              0.000          5.000          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     5.978               
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[6]
net (fo=0)                              0.000          5.000          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     5.978               
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[7]
net (fo=0)                              0.000          5.000          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     5.978               
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[1]
net (fo=0)                              0.000          5.000          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     5.978               
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[23]
net (fo=0)                              0.000          5.000          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[22]
net (fo=0)                              0.000          5.000          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[21]
net (fo=0)                              0.000          5.000          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[20]
net (fo=0)                              0.000          5.000          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[19]
net (fo=0)                              0.000          5.000          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.000          pin: U3/sdram.dq[18]
net (fo=0)                              0.000          5.000          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               





Timing details for FRAME_READ_WRITE_M0/READ_BUF
------------------------------

Timing details for frame_read_write_m0/read_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.995ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.995ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x025y026z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.300          0.446          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x021y026z1          0.143    r     0.589          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 6.995ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x025y026z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.300          0.446          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_3.mi[1]
reg                 x022y027z1          0.143    r     0.589          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 6.995ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y024z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.q[0]
net (fo=1)                              0.300          0.446          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.mi[1]
reg                 x020y026z2          0.143    r     0.589          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 7.045ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y025z2          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0]
reg                 x020y025z1          0.143    r     0.539          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  7.045               

Slack               : 7.045ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y025z2          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0]
reg                 x021y024z1          0.143    r     0.539          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  7.045               

Slack               : 7.045ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y027z0          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x020y025z3          0.143    r     0.539          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  7.045               

Slack               : 7.045ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y025z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x021y026z1          0.143    r     0.539          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  7.045               

Slack               : 7.095ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y026z0          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.200          0.346          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x020y025z3          0.143    r     0.489          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  7.095               

Slack               : 7.095ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y026z0          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.200          0.346          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.mi[0]
reg                 x022y025z2          0.143    r     0.489          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  7.095               

Slack               : 7.095ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y026z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.200          0.346          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_3.mi[0]
reg                 x022y027z1          0.143    r     0.489          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x033y033z1          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  7.095               



Min Paths
----------------------------------------------------------------------------------------------------





Timing details for FRAME_READ_WRITE_M0/WRITE_BUF
------------------------------

Timing details for frame_read_write_m0/write_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.795ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.795ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/add2_syn_56.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.789ns (cell 0.289ns (36%), net 0.500ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add2_syn_56.clk
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x021y009z2          0.146    r     0.146          pin: frame_read_write_m0/frame_fifo_write_m0/add2_syn_56.q[0]
net (fo=1)                              0.500          0.646          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[0]
reg                 x020y016z1          0.143    r     0.789          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.789               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.795               

Slack               : 6.895ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y015z2          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.400          0.546          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0]
reg                 x019y018z1          0.143    r     0.689          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.895               

Slack               : 6.895ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y019z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.400          0.546          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0]
reg                 x021y014z1          0.143    r     0.689          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.895               

Slack               : 6.895ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y020z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.400          0.546          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0]
reg                 x019y016z0          0.143    r     0.689          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.895               

Slack               : 6.895ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y020z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.400          0.546          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1]
reg                 x019y016z0          0.143    r     0.689          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.895               

Slack               : 6.895ns
Begin Point         : frame_read_write_m0/write_buf/lt0_syn_35.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/lt0_syn_35.clk
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x018y020z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/lt0_syn_35.q[0]
net (fo=1)                              0.400          0.546          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.mi[0]
reg                 x019y015z0          0.143    r     0.689          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.895               

Slack               : 6.995ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y015z2          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.300          0.446          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x021y018z2          0.143    r     0.589          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 6.995ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y016z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.300          0.446          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0]
reg                 x021y018z0          0.143    r     0.589          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 6.995ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y016z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.300          0.446          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0]
reg                 x021y018z3          0.143    r     0.589          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 6.995ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y015z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.300          0.446          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0]
reg                 x021y018z1          0.143    r     0.589          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y033z1          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               



Min Paths
----------------------------------------------------------------------------------------------------




