
SkyFire.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ad6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000086  00802000  00002ad6  00002b6a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000003a  00802086  00802086  00002bf0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002bf0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002c4c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003e8  00000000  00000000  00002c90  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00011ab9  00000000  00000000  00003078  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000057e0  00000000  00000000  00014b31  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00006787  00000000  00000000  0001a311  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000e98  00000000  00000000  00020a98  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00032d39  00000000  00000000  00021930  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003f59  00000000  00000000  00054669  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000350  00000000  00000000  000585c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00002745  00000000  00000000  00058912  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	3e c1       	rjmp	.+636    	; 0x27e <__ctors_end>
       2:	00 00       	nop
       4:	62 c1       	rjmp	.+708    	; 0x2ca <__bad_interrupt>
       6:	00 00       	nop
       8:	60 c1       	rjmp	.+704    	; 0x2ca <__bad_interrupt>
       a:	00 00       	nop
       c:	5e c1       	rjmp	.+700    	; 0x2ca <__bad_interrupt>
       e:	00 00       	nop
      10:	5c c1       	rjmp	.+696    	; 0x2ca <__bad_interrupt>
      12:	00 00       	nop
      14:	5a c1       	rjmp	.+692    	; 0x2ca <__bad_interrupt>
      16:	00 00       	nop
      18:	58 c1       	rjmp	.+688    	; 0x2ca <__bad_interrupt>
      1a:	00 00       	nop
      1c:	56 c1       	rjmp	.+684    	; 0x2ca <__bad_interrupt>
      1e:	00 00       	nop
      20:	54 c1       	rjmp	.+680    	; 0x2ca <__bad_interrupt>
      22:	00 00       	nop
      24:	52 c1       	rjmp	.+676    	; 0x2ca <__bad_interrupt>
      26:	00 00       	nop
      28:	50 c1       	rjmp	.+672    	; 0x2ca <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4e c1       	rjmp	.+668    	; 0x2ca <__bad_interrupt>
      2e:	00 00       	nop
      30:	4c c1       	rjmp	.+664    	; 0x2ca <__bad_interrupt>
      32:	00 00       	nop
      34:	4a c1       	rjmp	.+660    	; 0x2ca <__bad_interrupt>
      36:	00 00       	nop
      38:	48 c1       	rjmp	.+656    	; 0x2ca <__bad_interrupt>
      3a:	00 00       	nop
      3c:	46 c1       	rjmp	.+652    	; 0x2ca <__bad_interrupt>
      3e:	00 00       	nop
      40:	44 c1       	rjmp	.+648    	; 0x2ca <__bad_interrupt>
      42:	00 00       	nop
      44:	42 c1       	rjmp	.+644    	; 0x2ca <__bad_interrupt>
      46:	00 00       	nop
      48:	40 c1       	rjmp	.+640    	; 0x2ca <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3e c1       	rjmp	.+636    	; 0x2ca <__bad_interrupt>
      4e:	00 00       	nop
      50:	3c c1       	rjmp	.+632    	; 0x2ca <__bad_interrupt>
      52:	00 00       	nop
      54:	3a c1       	rjmp	.+628    	; 0x2ca <__bad_interrupt>
      56:	00 00       	nop
      58:	38 c1       	rjmp	.+624    	; 0x2ca <__bad_interrupt>
      5a:	00 00       	nop
      5c:	36 c1       	rjmp	.+620    	; 0x2ca <__bad_interrupt>
      5e:	00 00       	nop
      60:	34 c1       	rjmp	.+616    	; 0x2ca <__bad_interrupt>
      62:	00 00       	nop
      64:	32 c1       	rjmp	.+612    	; 0x2ca <__bad_interrupt>
      66:	00 00       	nop
      68:	30 c1       	rjmp	.+608    	; 0x2ca <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2e c1       	rjmp	.+604    	; 0x2ca <__bad_interrupt>
      6e:	00 00       	nop
      70:	2c c1       	rjmp	.+600    	; 0x2ca <__bad_interrupt>
      72:	00 00       	nop
      74:	2a c1       	rjmp	.+596    	; 0x2ca <__bad_interrupt>
      76:	00 00       	nop
      78:	28 c1       	rjmp	.+592    	; 0x2ca <__bad_interrupt>
      7a:	00 00       	nop
      7c:	26 c1       	rjmp	.+588    	; 0x2ca <__bad_interrupt>
      7e:	00 00       	nop
      80:	24 c1       	rjmp	.+584    	; 0x2ca <__bad_interrupt>
      82:	00 00       	nop
      84:	22 c1       	rjmp	.+580    	; 0x2ca <__bad_interrupt>
      86:	00 00       	nop
      88:	20 c1       	rjmp	.+576    	; 0x2ca <__bad_interrupt>
      8a:	00 00       	nop
      8c:	1e c1       	rjmp	.+572    	; 0x2ca <__bad_interrupt>
      8e:	00 00       	nop
      90:	1c c1       	rjmp	.+568    	; 0x2ca <__bad_interrupt>
      92:	00 00       	nop
      94:	1a c1       	rjmp	.+564    	; 0x2ca <__bad_interrupt>
      96:	00 00       	nop
      98:	18 c1       	rjmp	.+560    	; 0x2ca <__bad_interrupt>
      9a:	00 00       	nop
      9c:	36 c2       	rjmp	.+1132   	; 0x50a <__vector_39>
      9e:	00 00       	nop
      a0:	71 c2       	rjmp	.+1250   	; 0x584 <__vector_40>
      a2:	00 00       	nop
      a4:	ac c2       	rjmp	.+1368   	; 0x5fe <__vector_41>
      a6:	00 00       	nop
      a8:	e7 c2       	rjmp	.+1486   	; 0x678 <__vector_42>
      aa:	00 00       	nop
      ac:	0e c1       	rjmp	.+540    	; 0x2ca <__bad_interrupt>
      ae:	00 00       	nop
      b0:	0c c1       	rjmp	.+536    	; 0x2ca <__bad_interrupt>
      b2:	00 00       	nop
      b4:	0a c1       	rjmp	.+532    	; 0x2ca <__bad_interrupt>
      b6:	00 00       	nop
      b8:	08 c1       	rjmp	.+528    	; 0x2ca <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 f9 0c 	jmp	0x19f2	; 0x19f2 <__vector_47>
      c0:	04 c1       	rjmp	.+520    	; 0x2ca <__bad_interrupt>
      c2:	00 00       	nop
      c4:	02 c1       	rjmp	.+516    	; 0x2ca <__bad_interrupt>
      c6:	00 00       	nop
      c8:	00 c1       	rjmp	.+512    	; 0x2ca <__bad_interrupt>
      ca:	00 00       	nop
      cc:	fe c0       	rjmp	.+508    	; 0x2ca <__bad_interrupt>
      ce:	00 00       	nop
      d0:	fc c0       	rjmp	.+504    	; 0x2ca <__bad_interrupt>
      d2:	00 00       	nop
      d4:	fa c0       	rjmp	.+500    	; 0x2ca <__bad_interrupt>
      d6:	00 00       	nop
      d8:	f8 c0       	rjmp	.+496    	; 0x2ca <__bad_interrupt>
      da:	00 00       	nop
      dc:	f6 c0       	rjmp	.+492    	; 0x2ca <__bad_interrupt>
      de:	00 00       	nop
      e0:	f4 c0       	rjmp	.+488    	; 0x2ca <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f2 c0       	rjmp	.+484    	; 0x2ca <__bad_interrupt>
      e6:	00 00       	nop
      e8:	f0 c0       	rjmp	.+480    	; 0x2ca <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ee c0       	rjmp	.+476    	; 0x2ca <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ec c0       	rjmp	.+472    	; 0x2ca <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ea c0       	rjmp	.+468    	; 0x2ca <__bad_interrupt>
      f6:	00 00       	nop
      f8:	e8 c0       	rjmp	.+464    	; 0x2ca <__bad_interrupt>
      fa:	00 00       	nop
      fc:	e6 c0       	rjmp	.+460    	; 0x2ca <__bad_interrupt>
      fe:	00 00       	nop
     100:	e4 c0       	rjmp	.+456    	; 0x2ca <__bad_interrupt>
     102:	00 00       	nop
     104:	e2 c0       	rjmp	.+452    	; 0x2ca <__bad_interrupt>
     106:	00 00       	nop
     108:	e0 c0       	rjmp	.+448    	; 0x2ca <__bad_interrupt>
     10a:	00 00       	nop
     10c:	de c0       	rjmp	.+444    	; 0x2ca <__bad_interrupt>
     10e:	00 00       	nop
     110:	dc c0       	rjmp	.+440    	; 0x2ca <__bad_interrupt>
     112:	00 00       	nop
     114:	da c0       	rjmp	.+436    	; 0x2ca <__bad_interrupt>
     116:	00 00       	nop
     118:	d8 c0       	rjmp	.+432    	; 0x2ca <__bad_interrupt>
     11a:	00 00       	nop
     11c:	02 c1       	rjmp	.+516    	; 0x322 <__vector_71>
     11e:	00 00       	nop
     120:	3d c1       	rjmp	.+634    	; 0x39c <__vector_72>
     122:	00 00       	nop
     124:	78 c1       	rjmp	.+752    	; 0x416 <__vector_73>
     126:	00 00       	nop
     128:	b3 c1       	rjmp	.+870    	; 0x490 <__vector_74>
     12a:	00 00       	nop
     12c:	ce c0       	rjmp	.+412    	; 0x2ca <__bad_interrupt>
     12e:	00 00       	nop
     130:	cc c0       	rjmp	.+408    	; 0x2ca <__bad_interrupt>
     132:	00 00       	nop
     134:	ca c0       	rjmp	.+404    	; 0x2ca <__bad_interrupt>
     136:	00 00       	nop
     138:	c8 c0       	rjmp	.+400    	; 0x2ca <__bad_interrupt>
     13a:	00 00       	nop
     13c:	c6 c0       	rjmp	.+396    	; 0x2ca <__bad_interrupt>
     13e:	00 00       	nop
     140:	c4 c0       	rjmp	.+392    	; 0x2ca <__bad_interrupt>
     142:	00 00       	nop
     144:	c2 c0       	rjmp	.+388    	; 0x2ca <__bad_interrupt>
     146:	00 00       	nop
     148:	c0 c0       	rjmp	.+384    	; 0x2ca <__bad_interrupt>
     14a:	00 00       	nop
     14c:	be c0       	rjmp	.+380    	; 0x2ca <__bad_interrupt>
     14e:	00 00       	nop
     150:	bc c0       	rjmp	.+376    	; 0x2ca <__bad_interrupt>
     152:	00 00       	nop
     154:	ba c0       	rjmp	.+372    	; 0x2ca <__bad_interrupt>
     156:	00 00       	nop
     158:	b8 c0       	rjmp	.+368    	; 0x2ca <__bad_interrupt>
     15a:	00 00       	nop
     15c:	b6 c0       	rjmp	.+364    	; 0x2ca <__bad_interrupt>
     15e:	00 00       	nop
     160:	b4 c0       	rjmp	.+360    	; 0x2ca <__bad_interrupt>
     162:	00 00       	nop
     164:	b2 c0       	rjmp	.+356    	; 0x2ca <__bad_interrupt>
     166:	00 00       	nop
     168:	b0 c0       	rjmp	.+352    	; 0x2ca <__bad_interrupt>
     16a:	00 00       	nop
     16c:	ae c0       	rjmp	.+348    	; 0x2ca <__bad_interrupt>
     16e:	00 00       	nop
     170:	ac c0       	rjmp	.+344    	; 0x2ca <__bad_interrupt>
     172:	00 00       	nop
     174:	aa c0       	rjmp	.+340    	; 0x2ca <__bad_interrupt>
     176:	00 00       	nop
     178:	a8 c0       	rjmp	.+336    	; 0x2ca <__bad_interrupt>
     17a:	00 00       	nop
     17c:	a6 c0       	rjmp	.+332    	; 0x2ca <__bad_interrupt>
     17e:	00 00       	nop
     180:	a4 c0       	rjmp	.+328    	; 0x2ca <__bad_interrupt>
     182:	00 00       	nop
     184:	a2 c0       	rjmp	.+324    	; 0x2ca <__bad_interrupt>
     186:	00 00       	nop
     188:	a0 c0       	rjmp	.+320    	; 0x2ca <__bad_interrupt>
     18a:	00 00       	nop
     18c:	9e c0       	rjmp	.+316    	; 0x2ca <__bad_interrupt>
     18e:	00 00       	nop
     190:	9c c0       	rjmp	.+312    	; 0x2ca <__bad_interrupt>
     192:	00 00       	nop
     194:	9a c0       	rjmp	.+308    	; 0x2ca <__bad_interrupt>
     196:	00 00       	nop
     198:	98 c0       	rjmp	.+304    	; 0x2ca <__bad_interrupt>
     19a:	00 00       	nop
     19c:	96 c0       	rjmp	.+300    	; 0x2ca <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	94 c0       	rjmp	.+296    	; 0x2ca <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	92 c0       	rjmp	.+292    	; 0x2ca <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	90 c0       	rjmp	.+288    	; 0x2ca <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	8e c0       	rjmp	.+284    	; 0x2ca <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	8c c0       	rjmp	.+280    	; 0x2ca <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	8a c0       	rjmp	.+276    	; 0x2ca <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	88 c0       	rjmp	.+272    	; 0x2ca <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	86 c0       	rjmp	.+268    	; 0x2ca <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	84 c0       	rjmp	.+264    	; 0x2ca <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	82 c0       	rjmp	.+260    	; 0x2ca <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	80 c0       	rjmp	.+256    	; 0x2ca <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	7e c0       	rjmp	.+252    	; 0x2ca <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	7c c0       	rjmp	.+248    	; 0x2ca <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	7a c0       	rjmp	.+244    	; 0x2ca <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	78 c0       	rjmp	.+240    	; 0x2ca <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	76 c0       	rjmp	.+236    	; 0x2ca <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	74 c0       	rjmp	.+232    	; 0x2ca <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	72 c0       	rjmp	.+228    	; 0x2ca <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	70 c0       	rjmp	.+224    	; 0x2ca <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	6e c0       	rjmp	.+220    	; 0x2ca <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	6c c0       	rjmp	.+216    	; 0x2ca <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	6a c0       	rjmp	.+212    	; 0x2ca <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	68 c0       	rjmp	.+208    	; 0x2ca <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	07 63       	ori	r16, 0x37	; 55
     1fe:	42 36       	cpi	r20, 0x62	; 98
     200:	b7 9b       	sbis	0x16, 7	; 22
     202:	d8 a7       	std	Y+40, r29	; 0x28
     204:	1a 39       	cpi	r17, 0x9A	; 154
     206:	68 56       	subi	r22, 0x68	; 104
     208:	18 ae       	std	Y+56, r1	; 0x38
     20a:	ba ab       	std	Y+50, r27	; 0x32
     20c:	55 8c       	ldd	r5, Z+29	; 0x1d
     20e:	1d 3c       	cpi	r17, 0xCD	; 205
     210:	b7 cc       	rjmp	.-1682   	; 0xfffffb80 <__eeprom_end+0xff7efb80>
     212:	57 63       	ori	r21, 0x37	; 55
     214:	bd 6d       	ori	r27, 0xDD	; 221
     216:	ed fd       	.word	0xfded	; ????
     218:	75 3e       	cpi	r23, 0xE5	; 229
     21a:	f6 17       	cp	r31, r22
     21c:	72 31       	cpi	r23, 0x12	; 18
     21e:	bf 00       	.word	0x00bf	; ????
     220:	00 00       	nop
     222:	80 3f       	cpi	r24, 0xF0	; 240
     224:	08 00       	.word	0x0008	; ????
     226:	00 00       	nop
     228:	be 92       	st	-X, r11
     22a:	24 49       	sbci	r18, 0x94	; 148
     22c:	12 3e       	cpi	r17, 0xE2	; 226
     22e:	ab aa       	std	Y+51, r10	; 0x33
     230:	aa 2a       	or	r10, r26
     232:	be cd       	rjmp	.-1156   	; 0xfffffdb0 <__eeprom_end+0xff7efdb0>
     234:	cc cc       	rjmp	.-1640   	; 0xfffffbce <__eeprom_end+0xff7efbce>
     236:	4c 3e       	cpi	r20, 0xEC	; 236
     238:	00 00       	nop
     23a:	00 80       	ld	r0, Z
     23c:	be ab       	std	Y+54, r27	; 0x36
     23e:	aa aa       	std	Y+50, r10	; 0x32
     240:	aa 3e       	cpi	r26, 0xEA	; 234
     242:	00 00       	nop
     244:	00 00       	nop
     246:	bf 00       	.word	0x00bf	; ????
     248:	00 00       	nop
     24a:	80 3f       	cpi	r24, 0xF0	; 240
     24c:	00 00       	nop
     24e:	00 00       	nop
     250:	00 08       	sbc	r0, r0
     252:	41 78       	andi	r20, 0x81	; 129
     254:	d3 bb       	out	0x13, r29	; 19
     256:	43 87       	std	Z+11, r20	; 0x0b
     258:	d1 13       	cpse	r29, r17
     25a:	3d 19       	sub	r19, r13
     25c:	0e 3c       	cpi	r16, 0xCE	; 206
     25e:	c3 bd       	out	0x23, r28	; 35
     260:	42 82       	std	Z+2, r4	; 0x02
     262:	ad 2b       	or	r26, r29
     264:	3e 68       	ori	r19, 0x8E	; 142
     266:	ec 82       	std	Y+4, r14	; 0x04
     268:	76 be       	out	0x36, r7	; 54
     26a:	d9 8f       	std	Y+25, r29	; 0x19
     26c:	e1 a9       	ldd	r30, Z+49	; 0x31
     26e:	3e 4c       	sbci	r19, 0xCE	; 206
     270:	80 ef       	ldi	r24, 0xF0	; 240
     272:	ff be       	out	0x3f, r15	; 63
     274:	01 c4       	rjmp	.+2050   	; 0xa78 <usart_init_rs232+0x144>
     276:	ff 7f       	andi	r31, 0xFF	; 255
     278:	3f 00       	.word	0x003f	; ????
     27a:	00 00       	nop
	...

0000027e <__ctors_end>:
     27e:	11 24       	eor	r1, r1
     280:	1f be       	out	0x3f, r1	; 63
     282:	cf ef       	ldi	r28, 0xFF	; 255
     284:	cd bf       	out	0x3d, r28	; 61
     286:	df e3       	ldi	r29, 0x3F	; 63
     288:	de bf       	out	0x3e, r29	; 62
     28a:	00 e0       	ldi	r16, 0x00	; 0
     28c:	0c bf       	out	0x3c, r16	; 60
     28e:	18 be       	out	0x38, r1	; 56
     290:	19 be       	out	0x39, r1	; 57
     292:	1a be       	out	0x3a, r1	; 58
     294:	1b be       	out	0x3b, r1	; 59

00000296 <__do_copy_data>:
     296:	10 e2       	ldi	r17, 0x20	; 32
     298:	a0 e0       	ldi	r26, 0x00	; 0
     29a:	b0 e2       	ldi	r27, 0x20	; 32
     29c:	e6 ed       	ldi	r30, 0xD6	; 214
     29e:	fa e2       	ldi	r31, 0x2A	; 42
     2a0:	00 e0       	ldi	r16, 0x00	; 0
     2a2:	0b bf       	out	0x3b, r16	; 59
     2a4:	02 c0       	rjmp	.+4      	; 0x2aa <__do_copy_data+0x14>
     2a6:	07 90       	elpm	r0, Z+
     2a8:	0d 92       	st	X+, r0
     2aa:	a6 38       	cpi	r26, 0x86	; 134
     2ac:	b1 07       	cpc	r27, r17
     2ae:	d9 f7       	brne	.-10     	; 0x2a6 <__do_copy_data+0x10>
     2b0:	1b be       	out	0x3b, r1	; 59

000002b2 <__do_clear_bss>:
     2b2:	20 e2       	ldi	r18, 0x20	; 32
     2b4:	a6 e8       	ldi	r26, 0x86	; 134
     2b6:	b0 e2       	ldi	r27, 0x20	; 32
     2b8:	01 c0       	rjmp	.+2      	; 0x2bc <.do_clear_bss_start>

000002ba <.do_clear_bss_loop>:
     2ba:	1d 92       	st	X+, r1

000002bc <.do_clear_bss_start>:
     2bc:	a0 3c       	cpi	r26, 0xC0	; 192
     2be:	b2 07       	cpc	r27, r18
     2c0:	e1 f7       	brne	.-8      	; 0x2ba <.do_clear_bss_loop>
     2c2:	0e 94 3e 0c 	call	0x187c	; 0x187c <main>
     2c6:	0c 94 69 15 	jmp	0x2ad2	; 0x2ad2 <_exit>

000002ca <__bad_interrupt>:
     2ca:	9a ce       	rjmp	.-716    	; 0x0 <__vectors>

000002cc <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     2cc:	cf 93       	push	r28
     2ce:	df 93       	push	r29
     2d0:	1f 92       	push	r1
     2d2:	cd b7       	in	r28, 0x3d	; 61
     2d4:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     2d6:	80 91 b0 20 	lds	r24, 0x20B0	; 0x8020b0 <stdio_base>
     2da:	90 91 b1 20 	lds	r25, 0x20B1	; 0x8020b1 <stdio_base+0x1>
     2de:	e0 91 ac 20 	lds	r30, 0x20AC	; 0x8020ac <ptr_get>
     2e2:	f0 91 ad 20 	lds	r31, 0x20AD	; 0x8020ad <ptr_get+0x1>
     2e6:	be 01       	movw	r22, r28
     2e8:	6f 5f       	subi	r22, 0xFF	; 255
     2ea:	7f 4f       	sbci	r23, 0xFF	; 255
     2ec:	19 95       	eicall
	return c;
     2ee:	89 81       	ldd	r24, Y+1	; 0x01
}
     2f0:	08 2e       	mov	r0, r24
     2f2:	00 0c       	add	r0, r0
     2f4:	99 0b       	sbc	r25, r25
     2f6:	0f 90       	pop	r0
     2f8:	df 91       	pop	r29
     2fa:	cf 91       	pop	r28
     2fc:	08 95       	ret

000002fe <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     2fe:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     300:	80 91 b0 20 	lds	r24, 0x20B0	; 0x8020b0 <stdio_base>
     304:	90 91 b1 20 	lds	r25, 0x20B1	; 0x8020b1 <stdio_base+0x1>
     308:	e0 91 ae 20 	lds	r30, 0x20AE	; 0x8020ae <ptr_put>
     30c:	f0 91 af 20 	lds	r31, 0x20AF	; 0x8020af <ptr_put+0x1>
     310:	19 95       	eicall
     312:	99 23       	and	r25, r25
     314:	1c f0       	brlt	.+6      	; 0x31c <_write+0x1e>
		return -1;
	}
	return 1;
     316:	81 e0       	ldi	r24, 0x01	; 1
     318:	90 e0       	ldi	r25, 0x00	; 0
     31a:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     31c:	8f ef       	ldi	r24, 0xFF	; 255
     31e:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     320:	08 95       	ret

00000322 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     322:	1f 92       	push	r1
     324:	0f 92       	push	r0
     326:	0f b6       	in	r0, 0x3f	; 63
     328:	0f 92       	push	r0
     32a:	11 24       	eor	r1, r1
     32c:	08 b6       	in	r0, 0x38	; 56
     32e:	0f 92       	push	r0
     330:	18 be       	out	0x38, r1	; 56
     332:	09 b6       	in	r0, 0x39	; 57
     334:	0f 92       	push	r0
     336:	19 be       	out	0x39, r1	; 57
     338:	0b b6       	in	r0, 0x3b	; 59
     33a:	0f 92       	push	r0
     33c:	1b be       	out	0x3b, r1	; 59
     33e:	2f 93       	push	r18
     340:	3f 93       	push	r19
     342:	4f 93       	push	r20
     344:	5f 93       	push	r21
     346:	6f 93       	push	r22
     348:	7f 93       	push	r23
     34a:	8f 93       	push	r24
     34c:	9f 93       	push	r25
     34e:	af 93       	push	r26
     350:	bf 93       	push	r27
     352:	ef 93       	push	r30
     354:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     356:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
     35a:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
     35e:	e0 91 b4 20 	lds	r30, 0x20B4	; 0x8020b4 <adca_callback>
     362:	f0 91 b5 20 	lds	r31, 0x20B5	; 0x8020b5 <adca_callback+0x1>
     366:	61 e0       	ldi	r22, 0x01	; 1
     368:	80 e0       	ldi	r24, 0x00	; 0
     36a:	92 e0       	ldi	r25, 0x02	; 2
     36c:	19 95       	eicall
}
     36e:	ff 91       	pop	r31
     370:	ef 91       	pop	r30
     372:	bf 91       	pop	r27
     374:	af 91       	pop	r26
     376:	9f 91       	pop	r25
     378:	8f 91       	pop	r24
     37a:	7f 91       	pop	r23
     37c:	6f 91       	pop	r22
     37e:	5f 91       	pop	r21
     380:	4f 91       	pop	r20
     382:	3f 91       	pop	r19
     384:	2f 91       	pop	r18
     386:	0f 90       	pop	r0
     388:	0b be       	out	0x3b, r0	; 59
     38a:	0f 90       	pop	r0
     38c:	09 be       	out	0x39, r0	; 57
     38e:	0f 90       	pop	r0
     390:	08 be       	out	0x38, r0	; 56
     392:	0f 90       	pop	r0
     394:	0f be       	out	0x3f, r0	; 63
     396:	0f 90       	pop	r0
     398:	1f 90       	pop	r1
     39a:	18 95       	reti

0000039c <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     39c:	1f 92       	push	r1
     39e:	0f 92       	push	r0
     3a0:	0f b6       	in	r0, 0x3f	; 63
     3a2:	0f 92       	push	r0
     3a4:	11 24       	eor	r1, r1
     3a6:	08 b6       	in	r0, 0x38	; 56
     3a8:	0f 92       	push	r0
     3aa:	18 be       	out	0x38, r1	; 56
     3ac:	09 b6       	in	r0, 0x39	; 57
     3ae:	0f 92       	push	r0
     3b0:	19 be       	out	0x39, r1	; 57
     3b2:	0b b6       	in	r0, 0x3b	; 59
     3b4:	0f 92       	push	r0
     3b6:	1b be       	out	0x3b, r1	; 59
     3b8:	2f 93       	push	r18
     3ba:	3f 93       	push	r19
     3bc:	4f 93       	push	r20
     3be:	5f 93       	push	r21
     3c0:	6f 93       	push	r22
     3c2:	7f 93       	push	r23
     3c4:	8f 93       	push	r24
     3c6:	9f 93       	push	r25
     3c8:	af 93       	push	r26
     3ca:	bf 93       	push	r27
     3cc:	ef 93       	push	r30
     3ce:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     3d0:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
     3d4:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
     3d8:	e0 91 b4 20 	lds	r30, 0x20B4	; 0x8020b4 <adca_callback>
     3dc:	f0 91 b5 20 	lds	r31, 0x20B5	; 0x8020b5 <adca_callback+0x1>
     3e0:	62 e0       	ldi	r22, 0x02	; 2
     3e2:	80 e0       	ldi	r24, 0x00	; 0
     3e4:	92 e0       	ldi	r25, 0x02	; 2
     3e6:	19 95       	eicall
}
     3e8:	ff 91       	pop	r31
     3ea:	ef 91       	pop	r30
     3ec:	bf 91       	pop	r27
     3ee:	af 91       	pop	r26
     3f0:	9f 91       	pop	r25
     3f2:	8f 91       	pop	r24
     3f4:	7f 91       	pop	r23
     3f6:	6f 91       	pop	r22
     3f8:	5f 91       	pop	r21
     3fa:	4f 91       	pop	r20
     3fc:	3f 91       	pop	r19
     3fe:	2f 91       	pop	r18
     400:	0f 90       	pop	r0
     402:	0b be       	out	0x3b, r0	; 59
     404:	0f 90       	pop	r0
     406:	09 be       	out	0x39, r0	; 57
     408:	0f 90       	pop	r0
     40a:	08 be       	out	0x38, r0	; 56
     40c:	0f 90       	pop	r0
     40e:	0f be       	out	0x3f, r0	; 63
     410:	0f 90       	pop	r0
     412:	1f 90       	pop	r1
     414:	18 95       	reti

00000416 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     416:	1f 92       	push	r1
     418:	0f 92       	push	r0
     41a:	0f b6       	in	r0, 0x3f	; 63
     41c:	0f 92       	push	r0
     41e:	11 24       	eor	r1, r1
     420:	08 b6       	in	r0, 0x38	; 56
     422:	0f 92       	push	r0
     424:	18 be       	out	0x38, r1	; 56
     426:	09 b6       	in	r0, 0x39	; 57
     428:	0f 92       	push	r0
     42a:	19 be       	out	0x39, r1	; 57
     42c:	0b b6       	in	r0, 0x3b	; 59
     42e:	0f 92       	push	r0
     430:	1b be       	out	0x3b, r1	; 59
     432:	2f 93       	push	r18
     434:	3f 93       	push	r19
     436:	4f 93       	push	r20
     438:	5f 93       	push	r21
     43a:	6f 93       	push	r22
     43c:	7f 93       	push	r23
     43e:	8f 93       	push	r24
     440:	9f 93       	push	r25
     442:	af 93       	push	r26
     444:	bf 93       	push	r27
     446:	ef 93       	push	r30
     448:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     44a:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
     44e:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
     452:	e0 91 b4 20 	lds	r30, 0x20B4	; 0x8020b4 <adca_callback>
     456:	f0 91 b5 20 	lds	r31, 0x20B5	; 0x8020b5 <adca_callback+0x1>
     45a:	64 e0       	ldi	r22, 0x04	; 4
     45c:	80 e0       	ldi	r24, 0x00	; 0
     45e:	92 e0       	ldi	r25, 0x02	; 2
     460:	19 95       	eicall
}
     462:	ff 91       	pop	r31
     464:	ef 91       	pop	r30
     466:	bf 91       	pop	r27
     468:	af 91       	pop	r26
     46a:	9f 91       	pop	r25
     46c:	8f 91       	pop	r24
     46e:	7f 91       	pop	r23
     470:	6f 91       	pop	r22
     472:	5f 91       	pop	r21
     474:	4f 91       	pop	r20
     476:	3f 91       	pop	r19
     478:	2f 91       	pop	r18
     47a:	0f 90       	pop	r0
     47c:	0b be       	out	0x3b, r0	; 59
     47e:	0f 90       	pop	r0
     480:	09 be       	out	0x39, r0	; 57
     482:	0f 90       	pop	r0
     484:	08 be       	out	0x38, r0	; 56
     486:	0f 90       	pop	r0
     488:	0f be       	out	0x3f, r0	; 63
     48a:	0f 90       	pop	r0
     48c:	1f 90       	pop	r1
     48e:	18 95       	reti

00000490 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     490:	1f 92       	push	r1
     492:	0f 92       	push	r0
     494:	0f b6       	in	r0, 0x3f	; 63
     496:	0f 92       	push	r0
     498:	11 24       	eor	r1, r1
     49a:	08 b6       	in	r0, 0x38	; 56
     49c:	0f 92       	push	r0
     49e:	18 be       	out	0x38, r1	; 56
     4a0:	09 b6       	in	r0, 0x39	; 57
     4a2:	0f 92       	push	r0
     4a4:	19 be       	out	0x39, r1	; 57
     4a6:	0b b6       	in	r0, 0x3b	; 59
     4a8:	0f 92       	push	r0
     4aa:	1b be       	out	0x3b, r1	; 59
     4ac:	2f 93       	push	r18
     4ae:	3f 93       	push	r19
     4b0:	4f 93       	push	r20
     4b2:	5f 93       	push	r21
     4b4:	6f 93       	push	r22
     4b6:	7f 93       	push	r23
     4b8:	8f 93       	push	r24
     4ba:	9f 93       	push	r25
     4bc:	af 93       	push	r26
     4be:	bf 93       	push	r27
     4c0:	ef 93       	push	r30
     4c2:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     4c4:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
     4c8:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
     4cc:	e0 91 b4 20 	lds	r30, 0x20B4	; 0x8020b4 <adca_callback>
     4d0:	f0 91 b5 20 	lds	r31, 0x20B5	; 0x8020b5 <adca_callback+0x1>
     4d4:	68 e0       	ldi	r22, 0x08	; 8
     4d6:	80 e0       	ldi	r24, 0x00	; 0
     4d8:	92 e0       	ldi	r25, 0x02	; 2
     4da:	19 95       	eicall
}
     4dc:	ff 91       	pop	r31
     4de:	ef 91       	pop	r30
     4e0:	bf 91       	pop	r27
     4e2:	af 91       	pop	r26
     4e4:	9f 91       	pop	r25
     4e6:	8f 91       	pop	r24
     4e8:	7f 91       	pop	r23
     4ea:	6f 91       	pop	r22
     4ec:	5f 91       	pop	r21
     4ee:	4f 91       	pop	r20
     4f0:	3f 91       	pop	r19
     4f2:	2f 91       	pop	r18
     4f4:	0f 90       	pop	r0
     4f6:	0b be       	out	0x3b, r0	; 59
     4f8:	0f 90       	pop	r0
     4fa:	09 be       	out	0x39, r0	; 57
     4fc:	0f 90       	pop	r0
     4fe:	08 be       	out	0x38, r0	; 56
     500:	0f 90       	pop	r0
     502:	0f be       	out	0x3f, r0	; 63
     504:	0f 90       	pop	r0
     506:	1f 90       	pop	r1
     508:	18 95       	reti

0000050a <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
     50a:	1f 92       	push	r1
     50c:	0f 92       	push	r0
     50e:	0f b6       	in	r0, 0x3f	; 63
     510:	0f 92       	push	r0
     512:	11 24       	eor	r1, r1
     514:	08 b6       	in	r0, 0x38	; 56
     516:	0f 92       	push	r0
     518:	18 be       	out	0x38, r1	; 56
     51a:	09 b6       	in	r0, 0x39	; 57
     51c:	0f 92       	push	r0
     51e:	19 be       	out	0x39, r1	; 57
     520:	0b b6       	in	r0, 0x3b	; 59
     522:	0f 92       	push	r0
     524:	1b be       	out	0x3b, r1	; 59
     526:	2f 93       	push	r18
     528:	3f 93       	push	r19
     52a:	4f 93       	push	r20
     52c:	5f 93       	push	r21
     52e:	6f 93       	push	r22
     530:	7f 93       	push	r23
     532:	8f 93       	push	r24
     534:	9f 93       	push	r25
     536:	af 93       	push	r26
     538:	bf 93       	push	r27
     53a:	ef 93       	push	r30
     53c:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
     53e:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
     542:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
     546:	e0 91 b2 20 	lds	r30, 0x20B2	; 0x8020b2 <adcb_callback>
     54a:	f0 91 b3 20 	lds	r31, 0x20B3	; 0x8020b3 <adcb_callback+0x1>
     54e:	61 e0       	ldi	r22, 0x01	; 1
     550:	80 e4       	ldi	r24, 0x40	; 64
     552:	92 e0       	ldi	r25, 0x02	; 2
     554:	19 95       	eicall
}
     556:	ff 91       	pop	r31
     558:	ef 91       	pop	r30
     55a:	bf 91       	pop	r27
     55c:	af 91       	pop	r26
     55e:	9f 91       	pop	r25
     560:	8f 91       	pop	r24
     562:	7f 91       	pop	r23
     564:	6f 91       	pop	r22
     566:	5f 91       	pop	r21
     568:	4f 91       	pop	r20
     56a:	3f 91       	pop	r19
     56c:	2f 91       	pop	r18
     56e:	0f 90       	pop	r0
     570:	0b be       	out	0x3b, r0	; 59
     572:	0f 90       	pop	r0
     574:	09 be       	out	0x39, r0	; 57
     576:	0f 90       	pop	r0
     578:	08 be       	out	0x38, r0	; 56
     57a:	0f 90       	pop	r0
     57c:	0f be       	out	0x3f, r0	; 63
     57e:	0f 90       	pop	r0
     580:	1f 90       	pop	r1
     582:	18 95       	reti

00000584 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
     584:	1f 92       	push	r1
     586:	0f 92       	push	r0
     588:	0f b6       	in	r0, 0x3f	; 63
     58a:	0f 92       	push	r0
     58c:	11 24       	eor	r1, r1
     58e:	08 b6       	in	r0, 0x38	; 56
     590:	0f 92       	push	r0
     592:	18 be       	out	0x38, r1	; 56
     594:	09 b6       	in	r0, 0x39	; 57
     596:	0f 92       	push	r0
     598:	19 be       	out	0x39, r1	; 57
     59a:	0b b6       	in	r0, 0x3b	; 59
     59c:	0f 92       	push	r0
     59e:	1b be       	out	0x3b, r1	; 59
     5a0:	2f 93       	push	r18
     5a2:	3f 93       	push	r19
     5a4:	4f 93       	push	r20
     5a6:	5f 93       	push	r21
     5a8:	6f 93       	push	r22
     5aa:	7f 93       	push	r23
     5ac:	8f 93       	push	r24
     5ae:	9f 93       	push	r25
     5b0:	af 93       	push	r26
     5b2:	bf 93       	push	r27
     5b4:	ef 93       	push	r30
     5b6:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
     5b8:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
     5bc:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
     5c0:	e0 91 b2 20 	lds	r30, 0x20B2	; 0x8020b2 <adcb_callback>
     5c4:	f0 91 b3 20 	lds	r31, 0x20B3	; 0x8020b3 <adcb_callback+0x1>
     5c8:	62 e0       	ldi	r22, 0x02	; 2
     5ca:	80 e4       	ldi	r24, 0x40	; 64
     5cc:	92 e0       	ldi	r25, 0x02	; 2
     5ce:	19 95       	eicall
}
     5d0:	ff 91       	pop	r31
     5d2:	ef 91       	pop	r30
     5d4:	bf 91       	pop	r27
     5d6:	af 91       	pop	r26
     5d8:	9f 91       	pop	r25
     5da:	8f 91       	pop	r24
     5dc:	7f 91       	pop	r23
     5de:	6f 91       	pop	r22
     5e0:	5f 91       	pop	r21
     5e2:	4f 91       	pop	r20
     5e4:	3f 91       	pop	r19
     5e6:	2f 91       	pop	r18
     5e8:	0f 90       	pop	r0
     5ea:	0b be       	out	0x3b, r0	; 59
     5ec:	0f 90       	pop	r0
     5ee:	09 be       	out	0x39, r0	; 57
     5f0:	0f 90       	pop	r0
     5f2:	08 be       	out	0x38, r0	; 56
     5f4:	0f 90       	pop	r0
     5f6:	0f be       	out	0x3f, r0	; 63
     5f8:	0f 90       	pop	r0
     5fa:	1f 90       	pop	r1
     5fc:	18 95       	reti

000005fe <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
     5fe:	1f 92       	push	r1
     600:	0f 92       	push	r0
     602:	0f b6       	in	r0, 0x3f	; 63
     604:	0f 92       	push	r0
     606:	11 24       	eor	r1, r1
     608:	08 b6       	in	r0, 0x38	; 56
     60a:	0f 92       	push	r0
     60c:	18 be       	out	0x38, r1	; 56
     60e:	09 b6       	in	r0, 0x39	; 57
     610:	0f 92       	push	r0
     612:	19 be       	out	0x39, r1	; 57
     614:	0b b6       	in	r0, 0x3b	; 59
     616:	0f 92       	push	r0
     618:	1b be       	out	0x3b, r1	; 59
     61a:	2f 93       	push	r18
     61c:	3f 93       	push	r19
     61e:	4f 93       	push	r20
     620:	5f 93       	push	r21
     622:	6f 93       	push	r22
     624:	7f 93       	push	r23
     626:	8f 93       	push	r24
     628:	9f 93       	push	r25
     62a:	af 93       	push	r26
     62c:	bf 93       	push	r27
     62e:	ef 93       	push	r30
     630:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
     632:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
     636:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
     63a:	e0 91 b2 20 	lds	r30, 0x20B2	; 0x8020b2 <adcb_callback>
     63e:	f0 91 b3 20 	lds	r31, 0x20B3	; 0x8020b3 <adcb_callback+0x1>
     642:	64 e0       	ldi	r22, 0x04	; 4
     644:	80 e4       	ldi	r24, 0x40	; 64
     646:	92 e0       	ldi	r25, 0x02	; 2
     648:	19 95       	eicall
}
     64a:	ff 91       	pop	r31
     64c:	ef 91       	pop	r30
     64e:	bf 91       	pop	r27
     650:	af 91       	pop	r26
     652:	9f 91       	pop	r25
     654:	8f 91       	pop	r24
     656:	7f 91       	pop	r23
     658:	6f 91       	pop	r22
     65a:	5f 91       	pop	r21
     65c:	4f 91       	pop	r20
     65e:	3f 91       	pop	r19
     660:	2f 91       	pop	r18
     662:	0f 90       	pop	r0
     664:	0b be       	out	0x3b, r0	; 59
     666:	0f 90       	pop	r0
     668:	09 be       	out	0x39, r0	; 57
     66a:	0f 90       	pop	r0
     66c:	08 be       	out	0x38, r0	; 56
     66e:	0f 90       	pop	r0
     670:	0f be       	out	0x3f, r0	; 63
     672:	0f 90       	pop	r0
     674:	1f 90       	pop	r1
     676:	18 95       	reti

00000678 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
     678:	1f 92       	push	r1
     67a:	0f 92       	push	r0
     67c:	0f b6       	in	r0, 0x3f	; 63
     67e:	0f 92       	push	r0
     680:	11 24       	eor	r1, r1
     682:	08 b6       	in	r0, 0x38	; 56
     684:	0f 92       	push	r0
     686:	18 be       	out	0x38, r1	; 56
     688:	09 b6       	in	r0, 0x39	; 57
     68a:	0f 92       	push	r0
     68c:	19 be       	out	0x39, r1	; 57
     68e:	0b b6       	in	r0, 0x3b	; 59
     690:	0f 92       	push	r0
     692:	1b be       	out	0x3b, r1	; 59
     694:	2f 93       	push	r18
     696:	3f 93       	push	r19
     698:	4f 93       	push	r20
     69a:	5f 93       	push	r21
     69c:	6f 93       	push	r22
     69e:	7f 93       	push	r23
     6a0:	8f 93       	push	r24
     6a2:	9f 93       	push	r25
     6a4:	af 93       	push	r26
     6a6:	bf 93       	push	r27
     6a8:	ef 93       	push	r30
     6aa:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
     6ac:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
     6b0:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
     6b4:	e0 91 b2 20 	lds	r30, 0x20B2	; 0x8020b2 <adcb_callback>
     6b8:	f0 91 b3 20 	lds	r31, 0x20B3	; 0x8020b3 <adcb_callback+0x1>
     6bc:	68 e0       	ldi	r22, 0x08	; 8
     6be:	80 e4       	ldi	r24, 0x40	; 64
     6c0:	92 e0       	ldi	r25, 0x02	; 2
     6c2:	19 95       	eicall
}
     6c4:	ff 91       	pop	r31
     6c6:	ef 91       	pop	r30
     6c8:	bf 91       	pop	r27
     6ca:	af 91       	pop	r26
     6cc:	9f 91       	pop	r25
     6ce:	8f 91       	pop	r24
     6d0:	7f 91       	pop	r23
     6d2:	6f 91       	pop	r22
     6d4:	5f 91       	pop	r21
     6d6:	4f 91       	pop	r20
     6d8:	3f 91       	pop	r19
     6da:	2f 91       	pop	r18
     6dc:	0f 90       	pop	r0
     6de:	0b be       	out	0x3b, r0	; 59
     6e0:	0f 90       	pop	r0
     6e2:	09 be       	out	0x39, r0	; 57
     6e4:	0f 90       	pop	r0
     6e6:	08 be       	out	0x38, r0	; 56
     6e8:	0f 90       	pop	r0
     6ea:	0f be       	out	0x3f, r0	; 63
     6ec:	0f 90       	pop	r0
     6ee:	1f 90       	pop	r1
     6f0:	18 95       	reti

000006f2 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     6f2:	fc 01       	movw	r30, r24
     6f4:	91 81       	ldd	r25, Z+1	; 0x01
     6f6:	95 ff       	sbrs	r25, 5
     6f8:	fd cf       	rjmp	.-6      	; 0x6f4 <usart_putchar+0x2>
     6fa:	60 83       	st	Z, r22
     6fc:	80 e0       	ldi	r24, 0x00	; 0
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	08 95       	ret

00000702 <usart_getchar>:
     702:	fc 01       	movw	r30, r24
     704:	91 81       	ldd	r25, Z+1	; 0x01
     706:	99 23       	and	r25, r25
     708:	ec f7       	brge	.-6      	; 0x704 <usart_getchar+0x2>
     70a:	80 81       	ld	r24, Z
     70c:	08 95       	ret

0000070e <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     70e:	4f 92       	push	r4
     710:	5f 92       	push	r5
     712:	6f 92       	push	r6
     714:	7f 92       	push	r7
     716:	8f 92       	push	r8
     718:	9f 92       	push	r9
     71a:	af 92       	push	r10
     71c:	bf 92       	push	r11
     71e:	ef 92       	push	r14
     720:	ff 92       	push	r15
     722:	0f 93       	push	r16
     724:	1f 93       	push	r17
     726:	cf 93       	push	r28
     728:	7c 01       	movw	r14, r24
     72a:	4a 01       	movw	r8, r20
     72c:	5b 01       	movw	r10, r22
     72e:	28 01       	movw	r4, r16
     730:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     732:	fc 01       	movw	r30, r24
     734:	84 81       	ldd	r24, Z+4	; 0x04
     736:	82 ff       	sbrs	r24, 2
     738:	16 c0       	rjmp	.+44     	; 0x766 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     73a:	d9 01       	movw	r26, r18
     73c:	c8 01       	movw	r24, r16
     73e:	68 94       	set
     740:	12 f8       	bld	r1, 2
     742:	b6 95       	lsr	r27
     744:	a7 95       	ror	r26
     746:	97 95       	ror	r25
     748:	87 95       	ror	r24
     74a:	16 94       	lsr	r1
     74c:	d1 f7       	brne	.-12     	; 0x742 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     74e:	b9 01       	movw	r22, r18
     750:	a8 01       	movw	r20, r16
     752:	03 2e       	mov	r0, r19
     754:	36 e1       	ldi	r19, 0x16	; 22
     756:	76 95       	lsr	r23
     758:	67 95       	ror	r22
     75a:	57 95       	ror	r21
     75c:	47 95       	ror	r20
     75e:	3a 95       	dec	r19
     760:	d1 f7       	brne	.-12     	; 0x756 <usart_set_baudrate+0x48>
     762:	30 2d       	mov	r19, r0
     764:	15 c0       	rjmp	.+42     	; 0x790 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     766:	d9 01       	movw	r26, r18
     768:	c8 01       	movw	r24, r16
     76a:	68 94       	set
     76c:	13 f8       	bld	r1, 3
     76e:	b6 95       	lsr	r27
     770:	a7 95       	ror	r26
     772:	97 95       	ror	r25
     774:	87 95       	ror	r24
     776:	16 94       	lsr	r1
     778:	d1 f7       	brne	.-12     	; 0x76e <usart_set_baudrate+0x60>
		min_rate /= 2;
     77a:	b9 01       	movw	r22, r18
     77c:	a8 01       	movw	r20, r16
     77e:	03 2e       	mov	r0, r19
     780:	37 e1       	ldi	r19, 0x17	; 23
     782:	76 95       	lsr	r23
     784:	67 95       	ror	r22
     786:	57 95       	ror	r21
     788:	47 95       	ror	r20
     78a:	3a 95       	dec	r19
     78c:	d1 f7       	brne	.-12     	; 0x782 <usart_set_baudrate+0x74>
     78e:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     790:	88 15       	cp	r24, r8
     792:	99 05       	cpc	r25, r9
     794:	aa 05       	cpc	r26, r10
     796:	bb 05       	cpc	r27, r11
     798:	08 f4       	brcc	.+2      	; 0x79c <usart_set_baudrate+0x8e>
     79a:	a6 c0       	rjmp	.+332    	; 0x8e8 <usart_set_baudrate+0x1da>
     79c:	84 16       	cp	r8, r20
     79e:	95 06       	cpc	r9, r21
     7a0:	a6 06       	cpc	r10, r22
     7a2:	b7 06       	cpc	r11, r23
     7a4:	08 f4       	brcc	.+2      	; 0x7a8 <usart_set_baudrate+0x9a>
     7a6:	a2 c0       	rjmp	.+324    	; 0x8ec <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     7a8:	f7 01       	movw	r30, r14
     7aa:	84 81       	ldd	r24, Z+4	; 0x04
     7ac:	82 fd       	sbrc	r24, 2
     7ae:	04 c0       	rjmp	.+8      	; 0x7b8 <usart_set_baudrate+0xaa>
		baud *= 2;
     7b0:	88 0c       	add	r8, r8
     7b2:	99 1c       	adc	r9, r9
     7b4:	aa 1c       	adc	r10, r10
     7b6:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     7b8:	c3 01       	movw	r24, r6
     7ba:	b2 01       	movw	r22, r4
     7bc:	a5 01       	movw	r20, r10
     7be:	94 01       	movw	r18, r8
     7c0:	0e 94 b8 10 	call	0x2170	; 0x2170 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     7c4:	2f 3f       	cpi	r18, 0xFF	; 255
     7c6:	31 05       	cpc	r19, r1
     7c8:	41 05       	cpc	r20, r1
     7ca:	51 05       	cpc	r21, r1
     7cc:	08 f4       	brcc	.+2      	; 0x7d0 <usart_set_baudrate+0xc2>
     7ce:	90 c0       	rjmp	.+288    	; 0x8f0 <usart_set_baudrate+0x1e2>
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	90 e0       	ldi	r25, 0x00	; 0
     7d4:	a0 e0       	ldi	r26, 0x00	; 0
     7d6:	b0 e0       	ldi	r27, 0x00	; 0
     7d8:	c9 ef       	ldi	r28, 0xF9	; 249
     7da:	05 c0       	rjmp	.+10     	; 0x7e6 <usart_set_baudrate+0xd8>
     7dc:	28 17       	cp	r18, r24
     7de:	39 07       	cpc	r19, r25
     7e0:	4a 07       	cpc	r20, r26
     7e2:	5b 07       	cpc	r21, r27
     7e4:	58 f0       	brcs	.+22     	; 0x7fc <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
     7e6:	88 0f       	add	r24, r24
     7e8:	99 1f       	adc	r25, r25
     7ea:	aa 1f       	adc	r26, r26
     7ec:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     7ee:	cd 3f       	cpi	r28, 0xFD	; 253
     7f0:	0c f4       	brge	.+2      	; 0x7f4 <usart_set_baudrate+0xe6>
			limit |= 1;
     7f2:	81 60       	ori	r24, 0x01	; 1
     7f4:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     7f6:	c7 30       	cpi	r28, 0x07	; 7
     7f8:	89 f7       	brne	.-30     	; 0x7dc <usart_set_baudrate+0xce>
     7fa:	4f c0       	rjmp	.+158    	; 0x89a <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     7fc:	cc 23       	and	r28, r28
     7fe:	0c f0       	brlt	.+2      	; 0x802 <usart_set_baudrate+0xf4>
     800:	4c c0       	rjmp	.+152    	; 0x89a <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     802:	d5 01       	movw	r26, r10
     804:	c4 01       	movw	r24, r8
     806:	88 0f       	add	r24, r24
     808:	99 1f       	adc	r25, r25
     80a:	aa 1f       	adc	r26, r26
     80c:	bb 1f       	adc	r27, r27
     80e:	88 0f       	add	r24, r24
     810:	99 1f       	adc	r25, r25
     812:	aa 1f       	adc	r26, r26
     814:	bb 1f       	adc	r27, r27
     816:	88 0f       	add	r24, r24
     818:	99 1f       	adc	r25, r25
     81a:	aa 1f       	adc	r26, r26
     81c:	bb 1f       	adc	r27, r27
     81e:	48 1a       	sub	r4, r24
     820:	59 0a       	sbc	r5, r25
     822:	6a 0a       	sbc	r6, r26
     824:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     826:	ce 3f       	cpi	r28, 0xFE	; 254
     828:	f4 f4       	brge	.+60     	; 0x866 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     82a:	8d ef       	ldi	r24, 0xFD	; 253
     82c:	9f ef       	ldi	r25, 0xFF	; 255
     82e:	8c 1b       	sub	r24, r28
     830:	91 09       	sbc	r25, r1
     832:	c7 fd       	sbrc	r28, 7
     834:	93 95       	inc	r25
     836:	04 c0       	rjmp	.+8      	; 0x840 <usart_set_baudrate+0x132>
     838:	44 0c       	add	r4, r4
     83a:	55 1c       	adc	r5, r5
     83c:	66 1c       	adc	r6, r6
     83e:	77 1c       	adc	r7, r7
     840:	8a 95       	dec	r24
     842:	d2 f7       	brpl	.-12     	; 0x838 <usart_set_baudrate+0x12a>
     844:	d5 01       	movw	r26, r10
     846:	c4 01       	movw	r24, r8
     848:	b6 95       	lsr	r27
     84a:	a7 95       	ror	r26
     84c:	97 95       	ror	r25
     84e:	87 95       	ror	r24
     850:	bc 01       	movw	r22, r24
     852:	cd 01       	movw	r24, r26
     854:	64 0d       	add	r22, r4
     856:	75 1d       	adc	r23, r5
     858:	86 1d       	adc	r24, r6
     85a:	97 1d       	adc	r25, r7
     85c:	a5 01       	movw	r20, r10
     85e:	94 01       	movw	r18, r8
     860:	0e 94 b8 10 	call	0x2170	; 0x2170 <__udivmodsi4>
     864:	37 c0       	rjmp	.+110    	; 0x8d4 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
     866:	83 e0       	ldi	r24, 0x03	; 3
     868:	8c 0f       	add	r24, r28
     86a:	a5 01       	movw	r20, r10
     86c:	94 01       	movw	r18, r8
     86e:	04 c0       	rjmp	.+8      	; 0x878 <usart_set_baudrate+0x16a>
     870:	22 0f       	add	r18, r18
     872:	33 1f       	adc	r19, r19
     874:	44 1f       	adc	r20, r20
     876:	55 1f       	adc	r21, r21
     878:	8a 95       	dec	r24
     87a:	d2 f7       	brpl	.-12     	; 0x870 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
     87c:	da 01       	movw	r26, r20
     87e:	c9 01       	movw	r24, r18
     880:	b6 95       	lsr	r27
     882:	a7 95       	ror	r26
     884:	97 95       	ror	r25
     886:	87 95       	ror	r24
     888:	bc 01       	movw	r22, r24
     88a:	cd 01       	movw	r24, r26
     88c:	64 0d       	add	r22, r4
     88e:	75 1d       	adc	r23, r5
     890:	86 1d       	adc	r24, r6
     892:	97 1d       	adc	r25, r7
     894:	0e 94 b8 10 	call	0x2170	; 0x2170 <__udivmodsi4>
     898:	1d c0       	rjmp	.+58     	; 0x8d4 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     89a:	83 e0       	ldi	r24, 0x03	; 3
     89c:	8c 0f       	add	r24, r28
     89e:	a5 01       	movw	r20, r10
     8a0:	94 01       	movw	r18, r8
     8a2:	04 c0       	rjmp	.+8      	; 0x8ac <usart_set_baudrate+0x19e>
     8a4:	22 0f       	add	r18, r18
     8a6:	33 1f       	adc	r19, r19
     8a8:	44 1f       	adc	r20, r20
     8aa:	55 1f       	adc	r21, r21
     8ac:	8a 95       	dec	r24
     8ae:	d2 f7       	brpl	.-12     	; 0x8a4 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
     8b0:	da 01       	movw	r26, r20
     8b2:	c9 01       	movw	r24, r18
     8b4:	b6 95       	lsr	r27
     8b6:	a7 95       	ror	r26
     8b8:	97 95       	ror	r25
     8ba:	87 95       	ror	r24
     8bc:	bc 01       	movw	r22, r24
     8be:	cd 01       	movw	r24, r26
     8c0:	64 0d       	add	r22, r4
     8c2:	75 1d       	adc	r23, r5
     8c4:	86 1d       	adc	r24, r6
     8c6:	97 1d       	adc	r25, r7
     8c8:	0e 94 b8 10 	call	0x2170	; 0x2170 <__udivmodsi4>
     8cc:	21 50       	subi	r18, 0x01	; 1
     8ce:	31 09       	sbc	r19, r1
     8d0:	41 09       	sbc	r20, r1
     8d2:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     8d4:	83 2f       	mov	r24, r19
     8d6:	8f 70       	andi	r24, 0x0F	; 15
     8d8:	c2 95       	swap	r28
     8da:	c0 7f       	andi	r28, 0xF0	; 240
     8dc:	c8 2b       	or	r28, r24
     8de:	f7 01       	movw	r30, r14
     8e0:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     8e2:	26 83       	std	Z+6, r18	; 0x06

	return true;
     8e4:	81 e0       	ldi	r24, 0x01	; 1
     8e6:	18 c0       	rjmp	.+48     	; 0x918 <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     8e8:	80 e0       	ldi	r24, 0x00	; 0
     8ea:	16 c0       	rjmp	.+44     	; 0x918 <usart_set_baudrate+0x20a>
     8ec:	80 e0       	ldi	r24, 0x00	; 0
     8ee:	14 c0       	rjmp	.+40     	; 0x918 <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     8f0:	d5 01       	movw	r26, r10
     8f2:	c4 01       	movw	r24, r8
     8f4:	88 0f       	add	r24, r24
     8f6:	99 1f       	adc	r25, r25
     8f8:	aa 1f       	adc	r26, r26
     8fa:	bb 1f       	adc	r27, r27
     8fc:	88 0f       	add	r24, r24
     8fe:	99 1f       	adc	r25, r25
     900:	aa 1f       	adc	r26, r26
     902:	bb 1f       	adc	r27, r27
     904:	88 0f       	add	r24, r24
     906:	99 1f       	adc	r25, r25
     908:	aa 1f       	adc	r26, r26
     90a:	bb 1f       	adc	r27, r27
     90c:	48 1a       	sub	r4, r24
     90e:	59 0a       	sbc	r5, r25
     910:	6a 0a       	sbc	r6, r26
     912:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     914:	c9 ef       	ldi	r28, 0xF9	; 249
     916:	89 cf       	rjmp	.-238    	; 0x82a <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     918:	cf 91       	pop	r28
     91a:	1f 91       	pop	r17
     91c:	0f 91       	pop	r16
     91e:	ff 90       	pop	r15
     920:	ef 90       	pop	r14
     922:	bf 90       	pop	r11
     924:	af 90       	pop	r10
     926:	9f 90       	pop	r9
     928:	8f 90       	pop	r8
     92a:	7f 90       	pop	r7
     92c:	6f 90       	pop	r6
     92e:	5f 90       	pop	r5
     930:	4f 90       	pop	r4
     932:	08 95       	ret

00000934 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     934:	0f 93       	push	r16
     936:	1f 93       	push	r17
     938:	cf 93       	push	r28
     93a:	df 93       	push	r29
     93c:	ec 01       	movw	r28, r24
     93e:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     940:	00 97       	sbiw	r24, 0x00	; 0
     942:	09 f4       	brne	.+2      	; 0x946 <usart_init_rs232+0x12>
     944:	36 c1       	rjmp	.+620    	; 0xbb2 <usart_init_rs232+0x27e>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     946:	80 3c       	cpi	r24, 0xC0	; 192
     948:	91 05       	cpc	r25, r1
     94a:	21 f4       	brne	.+8      	; 0x954 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     94c:	60 e1       	ldi	r22, 0x10	; 16
     94e:	80 e0       	ldi	r24, 0x00	; 0
     950:	7c d3       	rcall	.+1784   	; 0x104a <sysclk_enable_module>
     952:	2f c1       	rjmp	.+606    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
     954:	c0 34       	cpi	r28, 0x40	; 64
     956:	84 e0       	ldi	r24, 0x04	; 4
     958:	d8 07       	cpc	r29, r24
     95a:	21 f4       	brne	.+8      	; 0x964 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
     95c:	68 e0       	ldi	r22, 0x08	; 8
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	74 d3       	rcall	.+1768   	; 0x104a <sysclk_enable_module>
     962:	27 c1       	rjmp	.+590    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     964:	c1 15       	cp	r28, r1
     966:	e4 e0       	ldi	r30, 0x04	; 4
     968:	de 07       	cpc	r29, r30
     96a:	21 f4       	brne	.+8      	; 0x974 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     96c:	64 e0       	ldi	r22, 0x04	; 4
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	6c d3       	rcall	.+1752   	; 0x104a <sysclk_enable_module>
     972:	1f c1       	rjmp	.+574    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     974:	c0 38       	cpi	r28, 0x80	; 128
     976:	f1 e0       	ldi	r31, 0x01	; 1
     978:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     97a:	21 f4       	brne	.+8      	; 0x984 <usart_init_rs232+0x50>
     97c:	62 e0       	ldi	r22, 0x02	; 2
     97e:	80 e0       	ldi	r24, 0x00	; 0
     980:	64 d3       	rcall	.+1736   	; 0x104a <sysclk_enable_module>
     982:	17 c1       	rjmp	.+558    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     984:	c1 15       	cp	r28, r1
     986:	81 e0       	ldi	r24, 0x01	; 1
     988:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     98a:	21 f4       	brne	.+8      	; 0x994 <usart_init_rs232+0x60>
     98c:	61 e0       	ldi	r22, 0x01	; 1
     98e:	80 e0       	ldi	r24, 0x00	; 0
     990:	5c d3       	rcall	.+1720   	; 0x104a <sysclk_enable_module>
     992:	0f c1       	rjmp	.+542    	; 0xbb2 <usart_init_rs232+0x27e>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     994:	c0 38       	cpi	r28, 0x80	; 128
     996:	e3 e0       	ldi	r30, 0x03	; 3
     998:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     99a:	21 f4       	brne	.+8      	; 0x9a4 <usart_init_rs232+0x70>
     99c:	61 e0       	ldi	r22, 0x01	; 1
     99e:	81 e0       	ldi	r24, 0x01	; 1
     9a0:	54 d3       	rcall	.+1704   	; 0x104a <sysclk_enable_module>
     9a2:	07 c1       	rjmp	.+526    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     9a4:	c0 39       	cpi	r28, 0x90	; 144
     9a6:	f3 e0       	ldi	r31, 0x03	; 3
     9a8:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     9aa:	21 f4       	brne	.+8      	; 0x9b4 <usart_init_rs232+0x80>
     9ac:	61 e0       	ldi	r22, 0x01	; 1
     9ae:	82 e0       	ldi	r24, 0x02	; 2
     9b0:	4c d3       	rcall	.+1688   	; 0x104a <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     9b2:	ff c0       	rjmp	.+510    	; 0xbb2 <usart_init_rs232+0x27e>
     9b4:	c1 15       	cp	r28, r1
     9b6:	82 e0       	ldi	r24, 0x02	; 2
     9b8:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     9ba:	21 f4       	brne	.+8      	; 0x9c4 <usart_init_rs232+0x90>
     9bc:	62 e0       	ldi	r22, 0x02	; 2
     9be:	81 e0       	ldi	r24, 0x01	; 1
     9c0:	44 d3       	rcall	.+1672   	; 0x104a <sysclk_enable_module>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     9c2:	f7 c0       	rjmp	.+494    	; 0xbb2 <usart_init_rs232+0x27e>
     9c4:	c0 34       	cpi	r28, 0x40	; 64
     9c6:	e2 e0       	ldi	r30, 0x02	; 2
     9c8:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     9ca:	21 f4       	brne	.+8      	; 0x9d4 <usart_init_rs232+0xa0>
     9cc:	62 e0       	ldi	r22, 0x02	; 2
     9ce:	82 e0       	ldi	r24, 0x02	; 2
     9d0:	3c d3       	rcall	.+1656   	; 0x104a <sysclk_enable_module>
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
     9d2:	ef c0       	rjmp	.+478    	; 0xbb2 <usart_init_rs232+0x27e>
     9d4:	c1 15       	cp	r28, r1
     9d6:	f3 e0       	ldi	r31, 0x03	; 3
     9d8:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
     9da:	21 f4       	brne	.+8      	; 0x9e4 <usart_init_rs232+0xb0>
     9dc:	64 e0       	ldi	r22, 0x04	; 4
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	34 d3       	rcall	.+1640   	; 0x104a <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     9e2:	e7 c0       	rjmp	.+462    	; 0xbb2 <usart_init_rs232+0x27e>
     9e4:	c0 32       	cpi	r28, 0x20	; 32
     9e6:	83 e0       	ldi	r24, 0x03	; 3
     9e8:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     9ea:	21 f4       	brne	.+8      	; 0x9f4 <usart_init_rs232+0xc0>
     9ec:	64 e0       	ldi	r22, 0x04	; 4
     9ee:	82 e0       	ldi	r24, 0x02	; 2
     9f0:	2c d3       	rcall	.+1624   	; 0x104a <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     9f2:	df c0       	rjmp	.+446    	; 0xbb2 <usart_init_rs232+0x27e>
     9f4:	c1 15       	cp	r28, r1
     9f6:	e8 e0       	ldi	r30, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     9f8:	de 07       	cpc	r29, r30
     9fa:	21 f4       	brne	.+8      	; 0xa04 <usart_init_rs232+0xd0>
     9fc:	61 e0       	ldi	r22, 0x01	; 1
     9fe:	83 e0       	ldi	r24, 0x03	; 3
     a00:	24 d3       	rcall	.+1608   	; 0x104a <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     a02:	d7 c0       	rjmp	.+430    	; 0xbb2 <usart_init_rs232+0x27e>
     a04:	c1 15       	cp	r28, r1
     a06:	f9 e0       	ldi	r31, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     a08:	df 07       	cpc	r29, r31
     a0a:	21 f4       	brne	.+8      	; 0xa14 <usart_init_rs232+0xe0>
     a0c:	61 e0       	ldi	r22, 0x01	; 1
     a0e:	84 e0       	ldi	r24, 0x04	; 4
     a10:	1c d3       	rcall	.+1592   	; 0x104a <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     a12:	cf c0       	rjmp	.+414    	; 0xbb2 <usart_init_rs232+0x27e>
     a14:	c1 15       	cp	r28, r1
     a16:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     a18:	d8 07       	cpc	r29, r24
     a1a:	21 f4       	brne	.+8      	; 0xa24 <usart_init_rs232+0xf0>
     a1c:	61 e0       	ldi	r22, 0x01	; 1
     a1e:	85 e0       	ldi	r24, 0x05	; 5
     a20:	14 d3       	rcall	.+1576   	; 0x104a <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     a22:	c7 c0       	rjmp	.+398    	; 0xbb2 <usart_init_rs232+0x27e>
     a24:	c1 15       	cp	r28, r1
     a26:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     a28:	de 07       	cpc	r29, r30
     a2a:	21 f4       	brne	.+8      	; 0xa34 <usart_init_rs232+0x100>
     a2c:	61 e0       	ldi	r22, 0x01	; 1
     a2e:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     a30:	0c d3       	rcall	.+1560   	; 0x104a <sysclk_enable_module>
     a32:	bf c0       	rjmp	.+382    	; 0xbb2 <usart_init_rs232+0x27e>
     a34:	c0 34       	cpi	r28, 0x40	; 64
     a36:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     a38:	df 07       	cpc	r29, r31
     a3a:	21 f4       	brne	.+8      	; 0xa44 <usart_init_rs232+0x110>
     a3c:	62 e0       	ldi	r22, 0x02	; 2
     a3e:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     a40:	04 d3       	rcall	.+1544   	; 0x104a <sysclk_enable_module>
     a42:	b7 c0       	rjmp	.+366    	; 0xbb2 <usart_init_rs232+0x27e>
     a44:	c0 34       	cpi	r28, 0x40	; 64
     a46:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     a48:	d8 07       	cpc	r29, r24
     a4a:	21 f4       	brne	.+8      	; 0xa54 <usart_init_rs232+0x120>
     a4c:	62 e0       	ldi	r22, 0x02	; 2
     a4e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     a50:	fc d2       	rcall	.+1528   	; 0x104a <sysclk_enable_module>
     a52:	af c0       	rjmp	.+350    	; 0xbb2 <usart_init_rs232+0x27e>
     a54:	c0 34       	cpi	r28, 0x40	; 64
     a56:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     a58:	de 07       	cpc	r29, r30
     a5a:	21 f4       	brne	.+8      	; 0xa64 <usart_init_rs232+0x130>
     a5c:	62 e0       	ldi	r22, 0x02	; 2
     a5e:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
     a60:	f4 d2       	rcall	.+1512   	; 0x104a <sysclk_enable_module>
     a62:	a7 c0       	rjmp	.+334    	; 0xbb2 <usart_init_rs232+0x27e>
     a64:	c0 34       	cpi	r28, 0x40	; 64
     a66:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
     a68:	df 07       	cpc	r29, r31
     a6a:	21 f4       	brne	.+8      	; 0xa74 <usart_init_rs232+0x140>
     a6c:	62 e0       	ldi	r22, 0x02	; 2
     a6e:	86 e0       	ldi	r24, 0x06	; 6
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     a70:	ec d2       	rcall	.+1496   	; 0x104a <sysclk_enable_module>
     a72:	9f c0       	rjmp	.+318    	; 0xbb2 <usart_init_rs232+0x27e>
     a74:	c0 39       	cpi	r28, 0x90	; 144
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     a76:	88 e0       	ldi	r24, 0x08	; 8
     a78:	d8 07       	cpc	r29, r24
     a7a:	21 f4       	brne	.+8      	; 0xa84 <usart_init_rs232+0x150>
     a7c:	64 e0       	ldi	r22, 0x04	; 4
     a7e:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     a80:	e4 d2       	rcall	.+1480   	; 0x104a <sysclk_enable_module>
     a82:	97 c0       	rjmp	.+302    	; 0xbb2 <usart_init_rs232+0x27e>
     a84:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     a86:	e9 e0       	ldi	r30, 0x09	; 9
     a88:	de 07       	cpc	r29, r30
     a8a:	21 f4       	brne	.+8      	; 0xa94 <usart_init_rs232+0x160>
     a8c:	64 e0       	ldi	r22, 0x04	; 4
     a8e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     a90:	dc d2       	rcall	.+1464   	; 0x104a <sysclk_enable_module>
     a92:	8f c0       	rjmp	.+286    	; 0xbb2 <usart_init_rs232+0x27e>
     a94:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     a96:	fa e0       	ldi	r31, 0x0A	; 10
     a98:	df 07       	cpc	r29, r31
     a9a:	21 f4       	brne	.+8      	; 0xaa4 <usart_init_rs232+0x170>
     a9c:	64 e0       	ldi	r22, 0x04	; 4
     a9e:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     aa0:	d4 d2       	rcall	.+1448   	; 0x104a <sysclk_enable_module>
     aa2:	87 c0       	rjmp	.+270    	; 0xbb2 <usart_init_rs232+0x27e>
     aa4:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     aa6:	8b e0       	ldi	r24, 0x0B	; 11
     aa8:	d8 07       	cpc	r29, r24
     aaa:	21 f4       	brne	.+8      	; 0xab4 <usart_init_rs232+0x180>
     aac:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     aae:	86 e0       	ldi	r24, 0x06	; 6
     ab0:	cc d2       	rcall	.+1432   	; 0x104a <sysclk_enable_module>
     ab2:	7f c0       	rjmp	.+254    	; 0xbb2 <usart_init_rs232+0x27e>
     ab4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     ab6:	e8 e0       	ldi	r30, 0x08	; 8
     ab8:	de 07       	cpc	r29, r30
     aba:	21 f4       	brne	.+8      	; 0xac4 <usart_init_rs232+0x190>
     abc:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     abe:	83 e0       	ldi	r24, 0x03	; 3
     ac0:	c4 d2       	rcall	.+1416   	; 0x104a <sysclk_enable_module>
     ac2:	77 c0       	rjmp	.+238    	; 0xbb2 <usart_init_rs232+0x27e>
     ac4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     ac6:	f9 e0       	ldi	r31, 0x09	; 9
     ac8:	df 07       	cpc	r29, r31
     aca:	21 f4       	brne	.+8      	; 0xad4 <usart_init_rs232+0x1a0>
     acc:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
     ace:	84 e0       	ldi	r24, 0x04	; 4
     ad0:	bc d2       	rcall	.+1400   	; 0x104a <sysclk_enable_module>
     ad2:	6f c0       	rjmp	.+222    	; 0xbb2 <usart_init_rs232+0x27e>
     ad4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
     ad6:	8a e0       	ldi	r24, 0x0A	; 10
     ad8:	d8 07       	cpc	r29, r24
     ada:	21 f4       	brne	.+8      	; 0xae4 <usart_init_rs232+0x1b0>
     adc:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
     ade:	85 e0       	ldi	r24, 0x05	; 5
     ae0:	b4 d2       	rcall	.+1384   	; 0x104a <sysclk_enable_module>
     ae2:	67 c0       	rjmp	.+206    	; 0xbb2 <usart_init_rs232+0x27e>
     ae4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
     ae6:	eb e0       	ldi	r30, 0x0B	; 11
     ae8:	de 07       	cpc	r29, r30
     aea:	21 f4       	brne	.+8      	; 0xaf4 <usart_init_rs232+0x1c0>
     aec:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     aee:	86 e0       	ldi	r24, 0x06	; 6
     af0:	ac d2       	rcall	.+1368   	; 0x104a <sysclk_enable_module>
     af2:	5f c0       	rjmp	.+190    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     af4:	c0 3a       	cpi	r28, 0xA0	; 160
     af6:	f8 e0       	ldi	r31, 0x08	; 8
     af8:	df 07       	cpc	r29, r31
     afa:	21 f4       	brne	.+8      	; 0xb04 <usart_init_rs232+0x1d0>
     afc:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     afe:	83 e0       	ldi	r24, 0x03	; 3
     b00:	a4 d2       	rcall	.+1352   	; 0x104a <sysclk_enable_module>
     b02:	57 c0       	rjmp	.+174    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     b04:	c0 3a       	cpi	r28, 0xA0	; 160
     b06:	89 e0       	ldi	r24, 0x09	; 9
     b08:	d8 07       	cpc	r29, r24
     b0a:	21 f4       	brne	.+8      	; 0xb14 <usart_init_rs232+0x1e0>
     b0c:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     b0e:	84 e0       	ldi	r24, 0x04	; 4
     b10:	9c d2       	rcall	.+1336   	; 0x104a <sysclk_enable_module>
     b12:	4f c0       	rjmp	.+158    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     b14:	c0 3a       	cpi	r28, 0xA0	; 160
     b16:	ea e0       	ldi	r30, 0x0A	; 10
     b18:	de 07       	cpc	r29, r30
     b1a:	21 f4       	brne	.+8      	; 0xb24 <usart_init_rs232+0x1f0>
     b1c:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     b1e:	85 e0       	ldi	r24, 0x05	; 5
     b20:	94 d2       	rcall	.+1320   	; 0x104a <sysclk_enable_module>
     b22:	47 c0       	rjmp	.+142    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     b24:	c0 3a       	cpi	r28, 0xA0	; 160
     b26:	fb e0       	ldi	r31, 0x0B	; 11
     b28:	df 07       	cpc	r29, r31
     b2a:	21 f4       	brne	.+8      	; 0xb34 <usart_init_rs232+0x200>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     b2c:	60 e1       	ldi	r22, 0x10	; 16
     b2e:	86 e0       	ldi	r24, 0x06	; 6
     b30:	8c d2       	rcall	.+1304   	; 0x104a <sysclk_enable_module>
     b32:	3f c0       	rjmp	.+126    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     b34:	c0 3b       	cpi	r28, 0xB0	; 176
     b36:	88 e0       	ldi	r24, 0x08	; 8
     b38:	d8 07       	cpc	r29, r24
     b3a:	21 f4       	brne	.+8      	; 0xb44 <usart_init_rs232+0x210>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     b3c:	60 e2       	ldi	r22, 0x20	; 32
     b3e:	83 e0       	ldi	r24, 0x03	; 3
     b40:	84 d2       	rcall	.+1288   	; 0x104a <sysclk_enable_module>
     b42:	37 c0       	rjmp	.+110    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     b44:	c0 3b       	cpi	r28, 0xB0	; 176
     b46:	e9 e0       	ldi	r30, 0x09	; 9
     b48:	de 07       	cpc	r29, r30
     b4a:	21 f4       	brne	.+8      	; 0xb54 <usart_init_rs232+0x220>
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
     b4c:	60 e2       	ldi	r22, 0x20	; 32
     b4e:	84 e0       	ldi	r24, 0x04	; 4
     b50:	7c d2       	rcall	.+1272   	; 0x104a <sysclk_enable_module>
     b52:	2f c0       	rjmp	.+94     	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
     b54:	c0 3b       	cpi	r28, 0xB0	; 176
     b56:	fa e0       	ldi	r31, 0x0A	; 10
     b58:	df 07       	cpc	r29, r31
     b5a:	21 f4       	brne	.+8      	; 0xb64 <usart_init_rs232+0x230>
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
     b5c:	60 e2       	ldi	r22, 0x20	; 32
     b5e:	85 e0       	ldi	r24, 0x05	; 5
     b60:	74 d2       	rcall	.+1256   	; 0x104a <sysclk_enable_module>
     b62:	27 c0       	rjmp	.+78     	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
     b64:	c0 3b       	cpi	r28, 0xB0	; 176
     b66:	8b e0       	ldi	r24, 0x0B	; 11
     b68:	d8 07       	cpc	r29, r24
     b6a:	21 f4       	brne	.+8      	; 0xb74 <usart_init_rs232+0x240>
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     b6c:	60 e2       	ldi	r22, 0x20	; 32
     b6e:	86 e0       	ldi	r24, 0x06	; 6
     b70:	6c d2       	rcall	.+1240   	; 0x104a <sysclk_enable_module>
     b72:	1f c0       	rjmp	.+62     	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     b74:	c0 38       	cpi	r28, 0x80	; 128
     b76:	e4 e0       	ldi	r30, 0x04	; 4
     b78:	de 07       	cpc	r29, r30
     b7a:	21 f4       	brne	.+8      	; 0xb84 <usart_init_rs232+0x250>
     b7c:	60 e4       	ldi	r22, 0x40	; 64
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
     b7e:	83 e0       	ldi	r24, 0x03	; 3
     b80:	64 d2       	rcall	.+1224   	; 0x104a <sysclk_enable_module>
     b82:	17 c0       	rjmp	.+46     	; 0xbb2 <usart_init_rs232+0x27e>
     b84:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
     b86:	f4 e0       	ldi	r31, 0x04	; 4
     b88:	df 07       	cpc	r29, r31
     b8a:	21 f4       	brne	.+8      	; 0xb94 <usart_init_rs232+0x260>
     b8c:	60 e4       	ldi	r22, 0x40	; 64
     b8e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     b90:	5c d2       	rcall	.+1208   	; 0x104a <sysclk_enable_module>
     b92:	0f c0       	rjmp	.+30     	; 0xbb2 <usart_init_rs232+0x27e>
     b94:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     b96:	84 e0       	ldi	r24, 0x04	; 4
     b98:	d8 07       	cpc	r29, r24
     b9a:	21 f4       	brne	.+8      	; 0xba4 <usart_init_rs232+0x270>
     b9c:	60 e4       	ldi	r22, 0x40	; 64
     b9e:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
     ba0:	54 d2       	rcall	.+1192   	; 0x104a <sysclk_enable_module>
     ba2:	07 c0       	rjmp	.+14     	; 0xbb2 <usart_init_rs232+0x27e>
     ba4:	c0 3b       	cpi	r28, 0xB0	; 176
     ba6:	e4 e0       	ldi	r30, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
     ba8:	de 07       	cpc	r29, r30
     baa:	19 f4       	brne	.+6      	; 0xbb2 <usart_init_rs232+0x27e>
     bac:	60 e4       	ldi	r22, 0x40	; 64
     bae:	86 e0       	ldi	r24, 0x06	; 6
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     bb0:	4c d2       	rcall	.+1176   	; 0x104a <sysclk_enable_module>
     bb2:	8d 81       	ldd	r24, Y+5	; 0x05
     bb4:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     bb6:	8d 83       	std	Y+5, r24	; 0x05
     bb8:	f8 01       	movw	r30, r16
     bba:	95 81       	ldd	r25, Z+5	; 0x05
     bbc:	84 81       	ldd	r24, Z+4	; 0x04
     bbe:	89 2b       	or	r24, r25
     bc0:	96 81       	ldd	r25, Z+6	; 0x06
     bc2:	91 11       	cpse	r25, r1
     bc4:	98 e0       	ldi	r25, 0x08	; 8
     bc6:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     bc8:	8d 83       	std	Y+5, r24	; 0x05
     bca:	f8 01       	movw	r30, r16
     bcc:	40 81       	ld	r20, Z
     bce:	51 81       	ldd	r21, Z+1	; 0x01
     bd0:	62 81       	ldd	r22, Z+2	; 0x02
     bd2:	73 81       	ldd	r23, Z+3	; 0x03
     bd4:	00 e0       	ldi	r16, 0x00	; 0
     bd6:	18 e4       	ldi	r17, 0x48	; 72
     bd8:	28 ee       	ldi	r18, 0xE8	; 232
     bda:	31 e0       	ldi	r19, 0x01	; 1
     bdc:	ce 01       	movw	r24, r28
     bde:	97 dd       	rcall	.-1234   	; 0x70e <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     be0:	9c 81       	ldd	r25, Y+4	; 0x04
     be2:	98 60       	ori	r25, 0x08	; 8
     be4:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     be6:	9c 81       	ldd	r25, Y+4	; 0x04
     be8:	90 61       	ori	r25, 0x10	; 16
     bea:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     bec:	df 91       	pop	r29
     bee:	cf 91       	pop	r28
     bf0:	1f 91       	pop	r17
     bf2:	0f 91       	pop	r16
     bf4:	08 95       	ret

00000bf6 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     bf6:	04 c0       	rjmp	.+8      	; 0xc00 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     bf8:	61 50       	subi	r22, 0x01	; 1
     bfa:	71 09       	sbc	r23, r1
     bfc:	81 09       	sbc	r24, r1
     bfe:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     c00:	61 15       	cp	r22, r1
     c02:	71 05       	cpc	r23, r1
     c04:	81 05       	cpc	r24, r1
     c06:	91 05       	cpc	r25, r1
     c08:	b9 f7       	brne	.-18     	; 0xbf8 <__portable_avr_delay_cycles+0x2>
     c0a:	08 95       	ret

00000c0c <flip_ms5607>:
	rx_data |= spi_read();
	flip_ms5607();
}

void flip_ms5607(void){
	MS5607_PORT.OUT ^= MS5607_PIN;
     c0c:	e0 e4       	ldi	r30, 0x40	; 64
     c0e:	f6 e0       	ldi	r31, 0x06	; 6
     c10:	94 81       	ldd	r25, Z+4	; 0x04
     c12:	80 e1       	ldi	r24, 0x10	; 16
     c14:	89 27       	eor	r24, r25
     c16:	84 83       	std	Z+4, r24	; 0x04
     c18:	08 95       	ret

00000c1a <ms5607_init>:
#include "ms5607.h"
#include "spi_controller.h"

void ms5607_init(void){
	// Resets the ms5607
	flip_ms5607();
     c1a:	f8 df       	rcall	.-16     	; 0xc0c <flip_ms5607>
	spi_write(CMD_MS5607_RESET);
     c1c:	8e e1       	ldi	r24, 0x1E	; 30
     c1e:	78 d0       	rcall	.+240    	; 0xd10 <spi_write>
	delay_ms(3);
     c20:	60 e8       	ldi	r22, 0x80	; 128
     c22:	7e e3       	ldi	r23, 0x3E	; 62
     c24:	80 e0       	ldi	r24, 0x00	; 0
     c26:	90 e0       	ldi	r25, 0x00	; 0
	flip_ms5607();
     c28:	e6 df       	rcall	.-52     	; 0xbf6 <__portable_avr_delay_cycles>
     c2a:	f0 df       	rcall	.-32     	; 0xc0c <flip_ms5607>
	delay_ms(2);
     c2c:	6b ea       	ldi	r22, 0xAB	; 171
     c2e:	79 e2       	ldi	r23, 0x29	; 41
     c30:	80 e0       	ldi	r24, 0x00	; 0
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	e0 cf       	rjmp	.-64     	; 0xbf6 <__portable_avr_delay_cycles>
     c36:	08 95       	ret

00000c38 <ms5607_read>:
}

uint16_t ms5607_read(uint16_t comm)
{
     c38:	cf 93       	push	r28
     c3a:	df 93       	push	r29
     c3c:	c8 2f       	mov	r28, r24
	uint16_t rx_data = 0; // temporary 16-bit value
	flip_ms5607(); // select our spi device
     c3e:	e6 df       	rcall	.-52     	; 0xc0c <flip_ms5607>
	spi_write(comm); // write a specified command to ask for data
     c40:	8c 2f       	mov	r24, r28
	
	/*typecast this expression from an 8-bit to a 16-bit and shift it 8 bits to the left
	  meaning the returned value is now in the upper 8 bits rx_data*/
	rx_data = (uint16_t)spi_read()<<8; 
     c42:	66 d0       	rcall	.+204    	; 0xd10 <spi_write>
     c44:	5a d0       	rcall	.+180    	; 0xcfa <spi_read>
     c46:	c8 2f       	mov	r28, r24
     c48:	d0 e0       	ldi	r29, 0x00	; 0
     c4a:	dc 2f       	mov	r29, r28
	
	// OR the second byte with the 16-bit variable, the returned value is now in the lower 8 bits of 'rx_data'
	rx_data |= spi_read(); 
     c4c:	cc 27       	eor	r28, r28
     c4e:	55 d0       	rcall	.+170    	; 0xcfa <spi_read>
     c50:	c8 2b       	or	r28, r24
	
	flip_ms5607(); // end spi exchange
     c52:	dc df       	rcall	.-72     	; 0xc0c <flip_ms5607>
     c54:	ce 01       	movw	r24, r28
	
	return rx_data; // return the 16-bit value
}
     c56:	df 91       	pop	r29
     c58:	cf 91       	pop	r28
     c5a:	08 95       	ret

00000c5c <ms5607_convert_d1>:
     c5c:	cf 92       	push	r12

uint32_t ms5607_convert_d1(void)
{
     c5e:	df 92       	push	r13
     c60:	ef 92       	push	r14
     c62:	ff 92       	push	r15
	uint32_t rx_data = 0; // temporary 16-bit value
	// CONVERT D1
	flip_ms5607(); // select our spi device
     c64:	d3 df       	rcall	.-90     	; 0xc0c <flip_ms5607>
	spi_write(CMD_MS5607_D1_4096); // write a specified command to ask for data
     c66:	88 e4       	ldi	r24, 0x48	; 72
     c68:	53 d0       	rcall	.+166    	; 0xd10 <spi_write>
	delay_ms(10);
     c6a:	66 e5       	ldi	r22, 0x56	; 86
     c6c:	70 ed       	ldi	r23, 0xD0	; 208
     c6e:	80 e0       	ldi	r24, 0x00	; 0
     c70:	90 e0       	ldi	r25, 0x00	; 0
	flip_ms5607();
     c72:	c1 df       	rcall	.-126    	; 0xbf6 <__portable_avr_delay_cycles>
	
	flip_ms5607();
     c74:	cb df       	rcall	.-106    	; 0xc0c <flip_ms5607>
     c76:	ca df       	rcall	.-108    	; 0xc0c <flip_ms5607>
	spi_write(CMD_MS5607_READ_ADC);
     c78:	80 e0       	ldi	r24, 0x00	; 0
     c7a:	4a d0       	rcall	.+148    	; 0xd10 <spi_write>
     c7c:	3e d0       	rcall	.+124    	; 0xcfa <spi_read>
	rx_data  = (uint32_t) spi_read()<<16;
     c7e:	c8 2e       	mov	r12, r24
     c80:	d1 2c       	mov	r13, r1
     c82:	e1 2c       	mov	r14, r1
     c84:	f1 2c       	mov	r15, r1
     c86:	76 01       	movw	r14, r12
     c88:	dd 24       	eor	r13, r13
	rx_data |= (uint32_t) spi_read()<<8;
     c8a:	cc 24       	eor	r12, r12
     c8c:	36 d0       	rcall	.+108    	; 0xcfa <spi_read>
     c8e:	d8 2a       	or	r13, r24
	rx_data |= spi_read();
     c90:	34 d0       	rcall	.+104    	; 0xcfa <spi_read>
     c92:	c8 2a       	or	r12, r24
     c94:	bb df       	rcall	.-138    	; 0xc0c <flip_ms5607>
	flip_ms5607();
     c96:	c7 01       	movw	r24, r14
     c98:	b6 01       	movw	r22, r12
	
	return rx_data;
}
     c9a:	ff 90       	pop	r15
     c9c:	ef 90       	pop	r14
     c9e:	df 90       	pop	r13
     ca0:	cf 90       	pop	r12
     ca2:	08 95       	ret

00000ca4 <ms5607_convert_d2>:
     ca4:	cf 92       	push	r12
     ca6:	df 92       	push	r13

uint32_t ms5607_convert_d2(void)
{
     ca8:	ef 92       	push	r14
     caa:	ff 92       	push	r15
	uint32_t rx_data = 0; // temporary 16-bit value
	// CONVERT D2
	flip_ms5607(); // select our spi device
     cac:	af df       	rcall	.-162    	; 0xc0c <flip_ms5607>
	spi_write(CMD_MS5607_D2_4096); // write a specified command to ask for data
     cae:	88 e5       	ldi	r24, 0x58	; 88
     cb0:	2f d0       	rcall	.+94     	; 0xd10 <spi_write>
	delay_ms(10);
     cb2:	66 e5       	ldi	r22, 0x56	; 86
     cb4:	70 ed       	ldi	r23, 0xD0	; 208
     cb6:	80 e0       	ldi	r24, 0x00	; 0
     cb8:	90 e0       	ldi	r25, 0x00	; 0
	flip_ms5607();
     cba:	9d df       	rcall	.-198    	; 0xbf6 <__portable_avr_delay_cycles>
	
	flip_ms5607();
     cbc:	a7 df       	rcall	.-178    	; 0xc0c <flip_ms5607>
     cbe:	a6 df       	rcall	.-180    	; 0xc0c <flip_ms5607>
	spi_write(CMD_MS5607_READ_ADC);
     cc0:	80 e0       	ldi	r24, 0x00	; 0
     cc2:	26 d0       	rcall	.+76     	; 0xd10 <spi_write>
     cc4:	1a d0       	rcall	.+52     	; 0xcfa <spi_read>
	rx_data  = (uint32_t) spi_read()<<16;
     cc6:	c8 2e       	mov	r12, r24
     cc8:	d1 2c       	mov	r13, r1
     cca:	e1 2c       	mov	r14, r1
     ccc:	f1 2c       	mov	r15, r1
     cce:	76 01       	movw	r14, r12
     cd0:	dd 24       	eor	r13, r13
	rx_data |= (uint32_t) spi_read()<<8;
     cd2:	cc 24       	eor	r12, r12
     cd4:	12 d0       	rcall	.+36     	; 0xcfa <spi_read>
     cd6:	d8 2a       	or	r13, r24
	rx_data |= spi_read();
     cd8:	10 d0       	rcall	.+32     	; 0xcfa <spi_read>
     cda:	c8 2a       	or	r12, r24
     cdc:	97 df       	rcall	.-210    	; 0xc0c <flip_ms5607>
	flip_ms5607();
     cde:	c7 01       	movw	r24, r14
     ce0:	b6 01       	movw	r22, r12
	
	return rx_data;
}
     ce2:	ff 90       	pop	r15
     ce4:	ef 90       	pop	r14
     ce6:	df 90       	pop	r13
     ce8:	cf 90       	pop	r12
     cea:	08 95       	ret

00000cec <spi_init>:
     cec:	68 e0       	ldi	r22, 0x08	; 8
     cee:	83 e0       	ldi	r24, 0x03	; 3
	SPIC.CTRL = 0x51; //enables SPI and puts a  prescaler of 16
}

void spi_select(uint8_t port)
{
	PORTC.OUT ^= port; //switches SS
     cf0:	ac d1       	rcall	.+856    	; 0x104a <sysclk_enable_module>
     cf2:	81 e5       	ldi	r24, 0x51	; 81
     cf4:	80 93 c0 08 	sts	0x08C0, r24	; 0x8008c0 <__TEXT_REGION_LENGTH__+0x7008c0>
     cf8:	08 95       	ret

00000cfa <spi_read>:
}

uint8_t spi_read(void)
{
	SPIC.DATA = 0xFF; // make the DATA register something we know
     cfa:	8f ef       	ldi	r24, 0xFF	; 255
     cfc:	80 93 c3 08 	sts	0x08C3, r24	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
	while(!(SPIC.STATUS>>7)); // wait for the SPI interrupt flag to let us know the transfer is complete
     d00:	e0 ec       	ldi	r30, 0xC0	; 192
     d02:	f8 e0       	ldi	r31, 0x08	; 8
     d04:	82 81       	ldd	r24, Z+2	; 0x02
     d06:	88 23       	and	r24, r24
     d08:	ec f7       	brge	.-6      	; 0xd04 <spi_read+0xa>
	
	return SPIC.DATA; // return the data from this function
     d0a:	80 91 c3 08 	lds	r24, 0x08C3	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
}
     d0e:	08 95       	ret

00000d10 <spi_write>:

void spi_write(uint8_t data)
{
	SPIC.DATA = data; // write the data we want to send to the data register
     d10:	80 93 c3 08 	sts	0x08C3, r24	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
	while(!(SPIC.STATUS>>7)); // wait to ensure the data is sent before we do anything else
     d14:	e0 ec       	ldi	r30, 0xC0	; 192
     d16:	f8 e0       	ldi	r31, 0x08	; 8
     d18:	82 81       	ldd	r24, Z+2	; 0x02
     d1a:	88 23       	and	r24, r24
     d1c:	ec f7       	brge	.-6      	; 0xd18 <spi_write+0x8>
     d1e:	08 95       	ret

00000d20 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     d20:	cf 93       	push	r28
     d22:	df 93       	push	r29
     d24:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
     d26:	ed dc       	rcall	.-1574   	; 0x702 <usart_getchar>
     d28:	88 83       	st	Y, r24
}
     d2a:	df 91       	pop	r29
     d2c:	cf 91       	pop	r28
     d2e:	08 95       	ret

00000d30 <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
     d30:	e0 cc       	rjmp	.-1600   	; 0x6f2 <usart_putchar>
}
     d32:	08 95       	ret

00000d34 <data_terminal_init>:

#include <asf.h>
#include "uart.h"

void data_terminal_init()
{
     d34:	cf 93       	push	r28
     d36:	df 93       	push	r29
     d38:	cd b7       	in	r28, 0x3d	; 61
     d3a:	de b7       	in	r29, 0x3e	; 62
     d3c:	27 97       	sbiw	r28, 0x07	; 7
     d3e:	cd bf       	out	0x3d, r28	; 61
     d40:	de bf       	out	0x3e, r29	; 62
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     d42:	60 e1       	ldi	r22, 0x10	; 16
     d44:	85 e0       	ldi	r24, 0x05	; 5
     d46:	81 d1       	rcall	.+770    	; 0x104a <sysclk_enable_module>
		.charlength =	UART_TERMINAL_SERIAL_CHAR_LEN,
		.paritytype =	UART_TERMINAL_SERIAL_PARITY,
		.stopbits	=	UART_TERMINAL_SERIAL_STOP_BIT
	};
	
	UART_TERMINAL_PORT.DIR |= UART_TERMINAL_TX_PIN;	// set the USART transmit pin to output
     d48:	e0 e8       	ldi	r30, 0x80	; 128
     d4a:	f6 e0       	ldi	r31, 0x06	; 6
     d4c:	80 81       	ld	r24, Z
     d4e:	88 60       	ori	r24, 0x08	; 8
     d50:	80 83       	st	Z, r24
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
     d52:	80 ea       	ldi	r24, 0xA0	; 160
     d54:	9a e0       	ldi	r25, 0x0A	; 10
     d56:	80 93 b0 20 	sts	0x20B0, r24	; 0x8020b0 <stdio_base>
     d5a:	90 93 b1 20 	sts	0x20B1, r25	; 0x8020b1 <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     d5e:	88 e9       	ldi	r24, 0x98	; 152
     d60:	96 e0       	ldi	r25, 0x06	; 6
     d62:	80 93 ae 20 	sts	0x20AE, r24	; 0x8020ae <ptr_put>
     d66:	90 93 af 20 	sts	0x20AF, r25	; 0x8020af <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     d6a:	80 e9       	ldi	r24, 0x90	; 144
     d6c:	96 e0       	ldi	r25, 0x06	; 6
     d6e:	80 93 ac 20 	sts	0x20AC, r24	; 0x8020ac <ptr_get>
     d72:	90 93 ad 20 	sts	0x20AD, r25	; 0x8020ad <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     d76:	e6 e0       	ldi	r30, 0x06	; 6
     d78:	f0 e2       	ldi	r31, 0x20	; 32
     d7a:	84 81       	ldd	r24, Z+4	; 0x04
     d7c:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     d7e:	85 81       	ldd	r24, Z+5	; 0x05
     d80:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     d82:	86 81       	ldd	r24, Z+6	; 0x06
     d84:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     d86:	80 81       	ld	r24, Z
     d88:	91 81       	ldd	r25, Z+1	; 0x01
     d8a:	a2 81       	ldd	r26, Z+2	; 0x02
     d8c:	b3 81       	ldd	r27, Z+3	; 0x03
     d8e:	89 83       	std	Y+1, r24	; 0x01
     d90:	9a 83       	std	Y+2, r25	; 0x02
     d92:	ab 83       	std	Y+3, r26	; 0x03
     d94:	bc 83       	std	Y+4, r27	; 0x04
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
     d96:	60 e1       	ldi	r22, 0x10	; 16
     d98:	85 e0       	ldi	r24, 0x05	; 5
     d9a:	57 d1       	rcall	.+686    	; 0x104a <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
     d9c:	be 01       	movw	r22, r28
     d9e:	6f 5f       	subi	r22, 0xFF	; 255
     da0:	7f 4f       	sbci	r23, 0xFF	; 255
     da2:	80 ea       	ldi	r24, 0xA0	; 160
     da4:	9a e0       	ldi	r25, 0x0A	; 10
     da6:	c6 dd       	rcall	.-1140   	; 0x934 <usart_init_rs232>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     da8:	66 e6       	ldi	r22, 0x66	; 102
     daa:	71 e0       	ldi	r23, 0x01	; 1
     dac:	8f e7       	ldi	r24, 0x7F	; 127
     dae:	91 e0       	ldi	r25, 0x01	; 1
     db0:	0e 94 f3 10 	call	0x21e6	; 0x21e6 <fdevopen>
	
	stdio_serial_init(UART_TERMINAL_SERIAL, &usart_config); // function maps the serial output to printf, not necessary to know how it works
     db4:	27 96       	adiw	r28, 0x07	; 7
     db6:	cd bf       	out	0x3d, r28	; 61
     db8:	de bf       	out	0x3e, r29	; 62
     dba:	df 91       	pop	r29
     dbc:	cf 91       	pop	r28
     dbe:	08 95       	ret

00000dc0 <rbu8_init>:
	}
	else
	{
		buffer->tail = (buffer->tail + move_distance) % buffer->array_length; //Modulus is so that we don't point to above the buffer's location
	}
}
     dc0:	fc 01       	movw	r30, r24
     dc2:	12 82       	std	Z+2, r1	; 0x02
     dc4:	13 82       	std	Z+3, r1	; 0x03
     dc6:	14 82       	std	Z+4, r1	; 0x04
     dc8:	15 82       	std	Z+5, r1	; 0x05
     dca:	66 83       	std	Z+6, r22	; 0x06
     dcc:	77 83       	std	Z+7, r23	; 0x07
     dce:	40 83       	st	Z, r20
     dd0:	51 83       	std	Z+1, r21	; 0x01
     dd2:	08 95       	ret

00000dd4 <rb16_write>:
     dd4:	cf 93       	push	r28
     dd6:	df 93       	push	r29
     dd8:	fc 01       	movw	r30, r24
     dda:	41 15       	cp	r20, r1
     ddc:	51 05       	cpc	r21, r1
     dde:	b1 f1       	breq	.+108    	; 0xe4c <rb16_write+0x78>
     de0:	80 e0       	ldi	r24, 0x00	; 0
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	20 e0       	ldi	r18, 0x00	; 0
     de6:	88 0f       	add	r24, r24
     de8:	99 1f       	adc	r25, r25
     dea:	db 01       	movw	r26, r22
     dec:	a8 0f       	add	r26, r24
     dee:	b9 1f       	adc	r27, r25
     df0:	8d 91       	ld	r24, X+
     df2:	9c 91       	ld	r25, X
     df4:	a2 81       	ldd	r26, Z+2	; 0x02
     df6:	b3 81       	ldd	r27, Z+3	; 0x03
     df8:	aa 0f       	add	r26, r26
     dfa:	bb 1f       	adc	r27, r27
     dfc:	c6 81       	ldd	r28, Z+6	; 0x06
     dfe:	d7 81       	ldd	r29, Z+7	; 0x07
     e00:	ac 0f       	add	r26, r28
     e02:	bd 1f       	adc	r27, r29
     e04:	8d 93       	st	X+, r24
     e06:	9c 93       	st	X, r25
     e08:	82 81       	ldd	r24, Z+2	; 0x02
     e0a:	93 81       	ldd	r25, Z+3	; 0x03
     e0c:	01 96       	adiw	r24, 0x01	; 1
     e0e:	82 83       	std	Z+2, r24	; 0x02
     e10:	93 83       	std	Z+3, r25	; 0x03
     e12:	a0 81       	ld	r26, Z
     e14:	b1 81       	ldd	r27, Z+1	; 0x01
     e16:	8a 17       	cp	r24, r26
     e18:	9b 07       	cpc	r25, r27
     e1a:	11 f4       	brne	.+4      	; 0xe20 <rb16_write+0x4c>
     e1c:	12 82       	std	Z+2, r1	; 0x02
     e1e:	13 82       	std	Z+3, r1	; 0x03
     e20:	82 81       	ldd	r24, Z+2	; 0x02
     e22:	93 81       	ldd	r25, Z+3	; 0x03
     e24:	c4 81       	ldd	r28, Z+4	; 0x04
     e26:	d5 81       	ldd	r29, Z+5	; 0x05
     e28:	8c 17       	cp	r24, r28
     e2a:	9d 07       	cpc	r25, r29
     e2c:	49 f4       	brne	.+18     	; 0xe40 <rb16_write+0x6c>
     e2e:	01 96       	adiw	r24, 0x01	; 1
     e30:	a8 17       	cp	r26, r24
     e32:	b9 07       	cpc	r27, r25
     e34:	19 f0       	breq	.+6      	; 0xe3c <rb16_write+0x68>
     e36:	84 83       	std	Z+4, r24	; 0x04
     e38:	95 83       	std	Z+5, r25	; 0x05
     e3a:	02 c0       	rjmp	.+4      	; 0xe40 <rb16_write+0x6c>
     e3c:	14 82       	std	Z+4, r1	; 0x04
     e3e:	15 82       	std	Z+5, r1	; 0x05
     e40:	2f 5f       	subi	r18, 0xFF	; 255
     e42:	82 2f       	mov	r24, r18
     e44:	90 e0       	ldi	r25, 0x00	; 0
     e46:	84 17       	cp	r24, r20
     e48:	95 07       	cpc	r25, r21
     e4a:	68 f2       	brcs	.-102    	; 0xde6 <rb16_write+0x12>
     e4c:	df 91       	pop	r29
     e4e:	cf 91       	pop	r28
     e50:	08 95       	ret

00000e52 <rb16_init>:
     e52:	fc 01       	movw	r30, r24
     e54:	12 82       	std	Z+2, r1	; 0x02
     e56:	13 82       	std	Z+3, r1	; 0x03
     e58:	14 82       	std	Z+4, r1	; 0x04
     e5a:	15 82       	std	Z+5, r1	; 0x05
     e5c:	66 83       	std	Z+6, r22	; 0x06
     e5e:	77 83       	std	Z+7, r23	; 0x07
     e60:	40 83       	st	Z, r20
     e62:	51 83       	std	Z+1, r21	; 0x01
     e64:	08 95       	ret

00000e66 <rb16_get_nth>:
     e66:	dc 01       	movw	r26, r24
     e68:	12 96       	adiw	r26, 0x02	; 2
     e6a:	ed 91       	ld	r30, X+
     e6c:	fc 91       	ld	r31, X
     e6e:	13 97       	sbiw	r26, 0x03	; 3
     e70:	cb 01       	movw	r24, r22
     e72:	01 96       	adiw	r24, 0x01	; 1
     e74:	e8 17       	cp	r30, r24
     e76:	f9 07       	cpc	r31, r25
     e78:	78 f0       	brcs	.+30     	; 0xe98 <rb16_get_nth+0x32>
     e7a:	e1 50       	subi	r30, 0x01	; 1
     e7c:	f0 48       	sbci	r31, 0x80	; 128
     e7e:	e6 1b       	sub	r30, r22
     e80:	f7 0b       	sbc	r31, r23
     e82:	ee 0f       	add	r30, r30
     e84:	ff 1f       	adc	r31, r31
     e86:	16 96       	adiw	r26, 0x06	; 6
     e88:	8d 91       	ld	r24, X+
     e8a:	9c 91       	ld	r25, X
     e8c:	17 97       	sbiw	r26, 0x07	; 7
     e8e:	e8 0f       	add	r30, r24
     e90:	f9 1f       	adc	r31, r25
     e92:	80 81       	ld	r24, Z
     e94:	91 81       	ldd	r25, Z+1	; 0x01
     e96:	08 95       	ret
     e98:	2d 91       	ld	r18, X+
     e9a:	3c 91       	ld	r19, X
     e9c:	11 97       	sbiw	r26, 0x01	; 1
     e9e:	e2 0f       	add	r30, r18
     ea0:	f3 1f       	adc	r31, r19
     ea2:	e1 50       	subi	r30, 0x01	; 1
     ea4:	f0 48       	sbci	r31, 0x80	; 128
     ea6:	e6 1b       	sub	r30, r22
     ea8:	f7 0b       	sbc	r31, r23
     eaa:	ee 0f       	add	r30, r30
     eac:	ff 1f       	adc	r31, r31
     eae:	16 96       	adiw	r26, 0x06	; 6
     eb0:	8d 91       	ld	r24, X+
     eb2:	9c 91       	ld	r25, X
     eb4:	17 97       	sbiw	r26, 0x07	; 7
     eb6:	e8 0f       	add	r30, r24
     eb8:	f9 1f       	adc	r31, r25
     eba:	80 81       	ld	r24, Z
     ebc:	91 81       	ldd	r25, Z+1	; 0x01
     ebe:	08 95       	ret

00000ec0 <rb32_write>:
     ec0:	cf 92       	push	r12
     ec2:	df 92       	push	r13
     ec4:	ef 92       	push	r14
     ec6:	ff 92       	push	r15
     ec8:	cf 93       	push	r28
     eca:	df 93       	push	r29
     ecc:	fc 01       	movw	r30, r24
     ece:	41 15       	cp	r20, r1
     ed0:	51 05       	cpc	r21, r1
     ed2:	09 f4       	brne	.+2      	; 0xed6 <rb32_write+0x16>
     ed4:	3f c0       	rjmp	.+126    	; 0xf54 <rb32_write+0x94>
     ed6:	80 e0       	ldi	r24, 0x00	; 0
     ed8:	90 e0       	ldi	r25, 0x00	; 0
     eda:	20 e0       	ldi	r18, 0x00	; 0
     edc:	88 0f       	add	r24, r24
     ede:	99 1f       	adc	r25, r25
     ee0:	88 0f       	add	r24, r24
     ee2:	99 1f       	adc	r25, r25
     ee4:	db 01       	movw	r26, r22
     ee6:	a8 0f       	add	r26, r24
     ee8:	b9 1f       	adc	r27, r25
     eea:	cd 90       	ld	r12, X+
     eec:	dd 90       	ld	r13, X+
     eee:	ed 90       	ld	r14, X+
     ef0:	fc 90       	ld	r15, X
     ef2:	a2 81       	ldd	r26, Z+2	; 0x02
     ef4:	b3 81       	ldd	r27, Z+3	; 0x03
     ef6:	aa 0f       	add	r26, r26
     ef8:	bb 1f       	adc	r27, r27
     efa:	aa 0f       	add	r26, r26
     efc:	bb 1f       	adc	r27, r27
     efe:	86 81       	ldd	r24, Z+6	; 0x06
     f00:	97 81       	ldd	r25, Z+7	; 0x07
     f02:	a8 0f       	add	r26, r24
     f04:	b9 1f       	adc	r27, r25
     f06:	cd 92       	st	X+, r12
     f08:	dd 92       	st	X+, r13
     f0a:	ed 92       	st	X+, r14
     f0c:	fc 92       	st	X, r15
     f0e:	13 97       	sbiw	r26, 0x03	; 3
     f10:	82 81       	ldd	r24, Z+2	; 0x02
     f12:	93 81       	ldd	r25, Z+3	; 0x03
     f14:	01 96       	adiw	r24, 0x01	; 1
     f16:	82 83       	std	Z+2, r24	; 0x02
     f18:	93 83       	std	Z+3, r25	; 0x03
     f1a:	a0 81       	ld	r26, Z
     f1c:	b1 81       	ldd	r27, Z+1	; 0x01
     f1e:	8a 17       	cp	r24, r26
     f20:	9b 07       	cpc	r25, r27
     f22:	11 f4       	brne	.+4      	; 0xf28 <rb32_write+0x68>
     f24:	12 82       	std	Z+2, r1	; 0x02
     f26:	13 82       	std	Z+3, r1	; 0x03
     f28:	82 81       	ldd	r24, Z+2	; 0x02
     f2a:	93 81       	ldd	r25, Z+3	; 0x03
     f2c:	c4 81       	ldd	r28, Z+4	; 0x04
     f2e:	d5 81       	ldd	r29, Z+5	; 0x05
     f30:	8c 17       	cp	r24, r28
     f32:	9d 07       	cpc	r25, r29
     f34:	49 f4       	brne	.+18     	; 0xf48 <rb32_write+0x88>
     f36:	01 96       	adiw	r24, 0x01	; 1
     f38:	a8 17       	cp	r26, r24
     f3a:	b9 07       	cpc	r27, r25
     f3c:	19 f0       	breq	.+6      	; 0xf44 <rb32_write+0x84>
     f3e:	84 83       	std	Z+4, r24	; 0x04
     f40:	95 83       	std	Z+5, r25	; 0x05
     f42:	02 c0       	rjmp	.+4      	; 0xf48 <rb32_write+0x88>
     f44:	14 82       	std	Z+4, r1	; 0x04
     f46:	15 82       	std	Z+5, r1	; 0x05
     f48:	2f 5f       	subi	r18, 0xFF	; 255
     f4a:	82 2f       	mov	r24, r18
     f4c:	90 e0       	ldi	r25, 0x00	; 0
     f4e:	84 17       	cp	r24, r20
     f50:	95 07       	cpc	r25, r21
     f52:	20 f2       	brcs	.-120    	; 0xedc <rb32_write+0x1c>
     f54:	df 91       	pop	r29
     f56:	cf 91       	pop	r28
     f58:	ff 90       	pop	r15
     f5a:	ef 90       	pop	r14
     f5c:	df 90       	pop	r13
     f5e:	cf 90       	pop	r12
     f60:	08 95       	ret

00000f62 <rb32_init>:
     f62:	fc 01       	movw	r30, r24
     f64:	12 82       	std	Z+2, r1	; 0x02
     f66:	13 82       	std	Z+3, r1	; 0x03
     f68:	14 82       	std	Z+4, r1	; 0x04
     f6a:	15 82       	std	Z+5, r1	; 0x05
     f6c:	66 83       	std	Z+6, r22	; 0x06
     f6e:	77 83       	std	Z+7, r23	; 0x07
     f70:	40 83       	st	Z, r20
     f72:	51 83       	std	Z+1, r21	; 0x01
     f74:	08 95       	ret

00000f76 <rb32_get_nth>:
	}
}

int32_t rb32_get_nth(RingBuffer32_t* buffer, uint16_t index)
//Returns the nth newest value in the RingBuffer
{
     f76:	dc 01       	movw	r26, r24
	//Does not do bounds checking, so be careful in usage
	//	Verify index < rb16_length() to guard against requesting a value beyond what the buffer currently stores
	//	Verify index < buffer->array_length to guard against requesting a value from some random memory location
	
	//Most recent value is in head - 1
	if (index + 1 <= buffer->head) //Value is between zero and buffer->head
     f78:	12 96       	adiw	r26, 0x02	; 2
     f7a:	ed 91       	ld	r30, X+
     f7c:	fc 91       	ld	r31, X
     f7e:	13 97       	sbiw	r26, 0x03	; 3
     f80:	cb 01       	movw	r24, r22
     f82:	01 96       	adiw	r24, 0x01	; 1
     f84:	e8 17       	cp	r30, r24
     f86:	f9 07       	cpc	r31, r25
     f88:	98 f0       	brcs	.+38     	; 0xfb0 <rb32_get_nth+0x3a>
		return buffer->buffer[buffer->head - index - 1];
     f8a:	e1 50       	subi	r30, 0x01	; 1
     f8c:	f0 4c       	sbci	r31, 0xC0	; 192
     f8e:	e6 1b       	sub	r30, r22
     f90:	f7 0b       	sbc	r31, r23
     f92:	ee 0f       	add	r30, r30
     f94:	ff 1f       	adc	r31, r31
     f96:	ee 0f       	add	r30, r30
     f98:	ff 1f       	adc	r31, r31
     f9a:	16 96       	adiw	r26, 0x06	; 6
     f9c:	8d 91       	ld	r24, X+
     f9e:	9c 91       	ld	r25, X
     fa0:	17 97       	sbiw	r26, 0x07	; 7
     fa2:	e8 0f       	add	r30, r24
     fa4:	f9 1f       	adc	r31, r25
     fa6:	60 81       	ld	r22, Z
     fa8:	71 81       	ldd	r23, Z+1	; 0x01
     faa:	82 81       	ldd	r24, Z+2	; 0x02
     fac:	93 81       	ldd	r25, Z+3	; 0x03
     fae:	08 95       	ret
	else
		return buffer->buffer[buffer->array_length - 1 - index + buffer->head];
     fb0:	2d 91       	ld	r18, X+
     fb2:	3c 91       	ld	r19, X
     fb4:	11 97       	sbiw	r26, 0x01	; 1
     fb6:	e2 0f       	add	r30, r18
     fb8:	f3 1f       	adc	r31, r19
     fba:	e1 50       	subi	r30, 0x01	; 1
     fbc:	f0 4c       	sbci	r31, 0xC0	; 192
     fbe:	e6 1b       	sub	r30, r22
     fc0:	f7 0b       	sbc	r31, r23
     fc2:	ee 0f       	add	r30, r30
     fc4:	ff 1f       	adc	r31, r31
     fc6:	ee 0f       	add	r30, r30
     fc8:	ff 1f       	adc	r31, r31
     fca:	16 96       	adiw	r26, 0x06	; 6
     fcc:	8d 91       	ld	r24, X+
     fce:	9c 91       	ld	r25, X
     fd0:	17 97       	sbiw	r26, 0x07	; 7
     fd2:	e8 0f       	add	r30, r24
     fd4:	f9 1f       	adc	r31, r25
     fd6:	60 81       	ld	r22, Z
     fd8:	71 81       	ldd	r23, Z+1	; 0x01
     fda:	82 81       	ldd	r24, Z+2	; 0x02
     fdc:	93 81       	ldd	r25, Z+3	; 0x03
}
     fde:	08 95       	ret

00000fe0 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     fe0:	cf 93       	push	r28
     fe2:	df 93       	push	r29
     fe4:	1f 92       	push	r1
     fe6:	1f 92       	push	r1
     fe8:	cd b7       	in	r28, 0x3d	; 61
     fea:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     fec:	8f ef       	ldi	r24, 0xFF	; 255
     fee:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     ff2:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     ff6:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     ffa:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     ffe:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    1002:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    1006:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    100a:	8f b7       	in	r24, 0x3f	; 63
    100c:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    100e:	f8 94       	cli
	return flags;
    1010:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1012:	e0 e5       	ldi	r30, 0x50	; 80
    1014:	f0 e0       	ldi	r31, 0x00	; 0
    1016:	80 81       	ld	r24, Z
    1018:	82 60       	ori	r24, 0x02	; 2
    101a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    101c:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    101e:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1020:	81 ff       	sbrs	r24, 1
    1022:	fd cf       	rjmp	.-6      	; 0x101e <sysclk_init+0x3e>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    1024:	61 e0       	ldi	r22, 0x01	; 1
    1026:	80 e4       	ldi	r24, 0x40	; 64
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	25 d0       	rcall	.+74     	; 0x1076 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    102c:	8f b7       	in	r24, 0x3f	; 63
    102e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1030:	f8 94       	cli
	return flags;
    1032:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    1034:	e0 e5       	ldi	r30, 0x50	; 80
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	8e 7f       	andi	r24, 0xFE	; 254
    103c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    103e:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    1040:	0f 90       	pop	r0
    1042:	0f 90       	pop	r0
    1044:	df 91       	pop	r29
    1046:	cf 91       	pop	r28
    1048:	08 95       	ret

0000104a <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    104a:	cf 93       	push	r28
    104c:	df 93       	push	r29
    104e:	1f 92       	push	r1
    1050:	cd b7       	in	r28, 0x3d	; 61
    1052:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1054:	9f b7       	in	r25, 0x3f	; 63
    1056:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1058:	f8 94       	cli
	return flags;
    105a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    105c:	e8 2f       	mov	r30, r24
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	e0 59       	subi	r30, 0x90	; 144
    1062:	ff 4f       	sbci	r31, 0xFF	; 255
    1064:	60 95       	com	r22
    1066:	80 81       	ld	r24, Z
    1068:	68 23       	and	r22, r24
    106a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    106c:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    106e:	0f 90       	pop	r0
    1070:	df 91       	pop	r29
    1072:	cf 91       	pop	r28
    1074:	08 95       	ret

00001076 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1076:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1078:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    107a:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    107c:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    107e:	60 83       	st	Z, r22
	ret                             // Return to caller
    1080:	08 95       	ret

00001082 <__portable_avr_delay_cycles>:
	TCD0.CCA = (uint16_t) ((TCD0.PER) * (servo_on_time_us / 1000.0)); // makes the waveform be created for a duty cycle
}

void servo_timer_alt(void){
	TCD0.CCA = (uint16_t) ((TCD0.PER) * (servo_on_time_us / 1000.0)); // makes the waveform be created for a duty cycle
}
    1082:	04 c0       	rjmp	.+8      	; 0x108c <__portable_avr_delay_cycles+0xa>
    1084:	61 50       	subi	r22, 0x01	; 1
    1086:	71 09       	sbc	r23, r1
    1088:	81 09       	sbc	r24, r1
    108a:	91 09       	sbc	r25, r1
    108c:	61 15       	cp	r22, r1
    108e:	71 05       	cpc	r23, r1
    1090:	81 05       	cpc	r24, r1
    1092:	91 05       	cpc	r25, r1
    1094:	b9 f7       	brne	.-18     	; 0x1084 <__portable_avr_delay_cycles+0x2>
    1096:	08 95       	ret

00001098 <pressure_init>:
    1098:	cf 93       	push	r28
    109a:	df 93       	push	r29
    109c:	be dd       	rcall	.-1156   	; 0xc1a <ms5607_init>
    109e:	82 ea       	ldi	r24, 0xA2	; 162
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	ca dd       	rcall	.-1132   	; 0xc38 <ms5607_read>
    10a4:	ca e9       	ldi	r28, 0x9A	; 154
    10a6:	d0 e2       	ldi	r29, 0x20	; 32
    10a8:	88 83       	st	Y, r24
    10aa:	99 83       	std	Y+1, r25	; 0x01
    10ac:	84 ea       	ldi	r24, 0xA4	; 164
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	c3 dd       	rcall	.-1146   	; 0xc38 <ms5607_read>
    10b2:	8a 83       	std	Y+2, r24	; 0x02
    10b4:	9b 83       	std	Y+3, r25	; 0x03
    10b6:	86 ea       	ldi	r24, 0xA6	; 166
    10b8:	90 e0       	ldi	r25, 0x00	; 0
    10ba:	be dd       	rcall	.-1156   	; 0xc38 <ms5607_read>
    10bc:	8c 83       	std	Y+4, r24	; 0x04
    10be:	9d 83       	std	Y+5, r25	; 0x05
    10c0:	88 ea       	ldi	r24, 0xA8	; 168
    10c2:	90 e0       	ldi	r25, 0x00	; 0
    10c4:	b9 dd       	rcall	.-1166   	; 0xc38 <ms5607_read>
    10c6:	8e 83       	std	Y+6, r24	; 0x06
    10c8:	9f 83       	std	Y+7, r25	; 0x07
    10ca:	8a ea       	ldi	r24, 0xAA	; 170
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	b4 dd       	rcall	.-1176   	; 0xc38 <ms5607_read>
    10d0:	88 87       	std	Y+8, r24	; 0x08
    10d2:	99 87       	std	Y+9, r25	; 0x09
    10d4:	8c ea       	ldi	r24, 0xAC	; 172
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	af dd       	rcall	.-1186   	; 0xc38 <ms5607_read>
    10da:	8a 87       	std	Y+10, r24	; 0x0a
    10dc:	9b 87       	std	Y+11, r25	; 0x0b
    10de:	df 91       	pop	r29
    10e0:	cf 91       	pop	r28
    10e2:	08 95       	ret

000010e4 <get_pressure>:
    10e4:	4f 92       	push	r4
    10e6:	5f 92       	push	r5
    10e8:	6f 92       	push	r6
    10ea:	7f 92       	push	r7
    10ec:	8f 92       	push	r8
    10ee:	9f 92       	push	r9
    10f0:	af 92       	push	r10
    10f2:	bf 92       	push	r11
    10f4:	cf 92       	push	r12
    10f6:	df 92       	push	r13
    10f8:	ef 92       	push	r14
    10fa:	ff 92       	push	r15
    10fc:	cf 93       	push	r28
    10fe:	df 93       	push	r29
    1100:	ad dd       	rcall	.-1190   	; 0xc5c <ms5607_convert_d1>
    1102:	6b 01       	movw	r12, r22
    1104:	7c 01       	movw	r14, r24
    1106:	ce dd       	rcall	.-1124   	; 0xca4 <ms5607_convert_d2>
    1108:	92 d5       	rcall	.+2852   	; 0x1c2e <__floatunsisf>
    110a:	4b 01       	movw	r8, r22
    110c:	5c 01       	movw	r10, r24
    110e:	ca e9       	ldi	r28, 0x9A	; 154
    1110:	d0 e2       	ldi	r29, 0x20	; 32
    1112:	68 85       	ldd	r22, Y+8	; 0x08
    1114:	79 85       	ldd	r23, Y+9	; 0x09
    1116:	80 e0       	ldi	r24, 0x00	; 0
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	89 d5       	rcall	.+2834   	; 0x1c2e <__floatunsisf>
    111c:	20 e0       	ldi	r18, 0x00	; 0
    111e:	30 e0       	ldi	r19, 0x00	; 0
    1120:	40 e8       	ldi	r20, 0x80	; 128
    1122:	53 e4       	ldi	r21, 0x43	; 67
    1124:	3a d6       	rcall	.+3188   	; 0x1d9a <__mulsf3>
    1126:	9b 01       	movw	r18, r22
    1128:	ac 01       	movw	r20, r24
    112a:	c5 01       	movw	r24, r10
    112c:	b4 01       	movw	r22, r8
    112e:	7d d4       	rcall	.+2298   	; 0x1a2a <__subsf3>
    1130:	4b 01       	movw	r8, r22
    1132:	5c 01       	movw	r10, r24
    1134:	6c 81       	ldd	r22, Y+4	; 0x04
    1136:	7d 81       	ldd	r23, Y+5	; 0x05
    1138:	80 e0       	ldi	r24, 0x00	; 0
    113a:	90 e0       	ldi	r25, 0x00	; 0
    113c:	78 d5       	rcall	.+2800   	; 0x1c2e <__floatunsisf>
    113e:	a5 01       	movw	r20, r10
    1140:	94 01       	movw	r18, r8
    1142:	2b d6       	rcall	.+3158   	; 0x1d9a <__mulsf3>
    1144:	20 e0       	ldi	r18, 0x00	; 0
    1146:	30 e0       	ldi	r19, 0x00	; 0
    1148:	40 e0       	ldi	r20, 0x00	; 0
    114a:	5c e3       	ldi	r21, 0x3C	; 60
    114c:	26 d6       	rcall	.+3148   	; 0x1d9a <__mulsf3>
    114e:	2b 01       	movw	r4, r22
    1150:	3c 01       	movw	r6, r24
    1152:	68 81       	ld	r22, Y
    1154:	79 81       	ldd	r23, Y+1	; 0x01
    1156:	80 e0       	ldi	r24, 0x00	; 0
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	69 d5       	rcall	.+2770   	; 0x1c2e <__floatunsisf>
    115c:	20 e0       	ldi	r18, 0x00	; 0
    115e:	30 e0       	ldi	r19, 0x00	; 0
    1160:	40 e8       	ldi	r20, 0x80	; 128
    1162:	57 e4       	ldi	r21, 0x47	; 71
    1164:	1a d6       	rcall	.+3124   	; 0x1d9a <__mulsf3>
    1166:	9b 01       	movw	r18, r22
    1168:	ac 01       	movw	r20, r24
    116a:	c3 01       	movw	r24, r6
    116c:	b2 01       	movw	r22, r4
    116e:	5e d4       	rcall	.+2236   	; 0x1a2c <__addsf3>
    1170:	2b 01       	movw	r4, r22
    1172:	3c 01       	movw	r6, r24
    1174:	c7 01       	movw	r24, r14
    1176:	b6 01       	movw	r22, r12
    1178:	5a d5       	rcall	.+2740   	; 0x1c2e <__floatunsisf>
    117a:	9b 01       	movw	r18, r22
    117c:	ac 01       	movw	r20, r24
    117e:	c3 01       	movw	r24, r6
    1180:	b2 01       	movw	r22, r4
    1182:	0b d6       	rcall	.+3094   	; 0x1d9a <__mulsf3>
    1184:	20 e0       	ldi	r18, 0x00	; 0
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	40 e0       	ldi	r20, 0x00	; 0
    118a:	55 e3       	ldi	r21, 0x35	; 53
    118c:	06 d6       	rcall	.+3084   	; 0x1d9a <__mulsf3>
    118e:	6b 01       	movw	r12, r22
    1190:	7c 01       	movw	r14, r24
    1192:	6e 81       	ldd	r22, Y+6	; 0x06
    1194:	7f 81       	ldd	r23, Y+7	; 0x07
    1196:	80 e0       	ldi	r24, 0x00	; 0
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	49 d5       	rcall	.+2706   	; 0x1c2e <__floatunsisf>
    119c:	a5 01       	movw	r20, r10
    119e:	94 01       	movw	r18, r8
    11a0:	fc d5       	rcall	.+3064   	; 0x1d9a <__mulsf3>
    11a2:	20 e0       	ldi	r18, 0x00	; 0
    11a4:	30 e0       	ldi	r19, 0x00	; 0
    11a6:	40 e8       	ldi	r20, 0x80	; 128
    11a8:	5c e3       	ldi	r21, 0x3C	; 60
    11aa:	f7 d5       	rcall	.+3054   	; 0x1d9a <__mulsf3>
    11ac:	4b 01       	movw	r8, r22
    11ae:	5c 01       	movw	r10, r24
    11b0:	6a 81       	ldd	r22, Y+2	; 0x02
    11b2:	7b 81       	ldd	r23, Y+3	; 0x03
    11b4:	80 e0       	ldi	r24, 0x00	; 0
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	3a d5       	rcall	.+2676   	; 0x1c2e <__floatunsisf>
    11ba:	20 e0       	ldi	r18, 0x00	; 0
    11bc:	30 e0       	ldi	r19, 0x00	; 0
    11be:	40 e0       	ldi	r20, 0x00	; 0
    11c0:	58 e4       	ldi	r21, 0x48	; 72
    11c2:	eb d5       	rcall	.+3030   	; 0x1d9a <__mulsf3>
    11c4:	9b 01       	movw	r18, r22
    11c6:	ac 01       	movw	r20, r24
    11c8:	c5 01       	movw	r24, r10
    11ca:	b4 01       	movw	r22, r8
    11cc:	2f d4       	rcall	.+2142   	; 0x1a2c <__addsf3>
    11ce:	9b 01       	movw	r18, r22
    11d0:	ac 01       	movw	r20, r24
    11d2:	c7 01       	movw	r24, r14
    11d4:	b6 01       	movw	r22, r12
    11d6:	29 d4       	rcall	.+2130   	; 0x1a2a <__subsf3>
    11d8:	20 e0       	ldi	r18, 0x00	; 0
    11da:	30 e0       	ldi	r19, 0x00	; 0
    11dc:	40 e0       	ldi	r20, 0x00	; 0
    11de:	58 e3       	ldi	r21, 0x38	; 56
    11e0:	dc d5       	rcall	.+3000   	; 0x1d9a <__mulsf3>
    11e2:	df 91       	pop	r29
    11e4:	cf 91       	pop	r28
    11e6:	ff 90       	pop	r15
    11e8:	ef 90       	pop	r14
    11ea:	df 90       	pop	r13
    11ec:	cf 90       	pop	r12
    11ee:	bf 90       	pop	r11
    11f0:	af 90       	pop	r10
    11f2:	9f 90       	pop	r9
    11f4:	8f 90       	pop	r8
    11f6:	7f 90       	pop	r7
    11f8:	6f 90       	pop	r6
    11fa:	5f 90       	pop	r5
    11fc:	4f 90       	pop	r4
    11fe:	08 95       	ret

00001200 <get_altitude>:
    1200:	4f 92       	push	r4
    1202:	5f 92       	push	r5
    1204:	6f 92       	push	r6
    1206:	7f 92       	push	r7
    1208:	8f 92       	push	r8
    120a:	9f 92       	push	r9
    120c:	af 92       	push	r10
    120e:	bf 92       	push	r11
    1210:	cf 92       	push	r12
    1212:	df 92       	push	r13
    1214:	ef 92       	push	r14
    1216:	ff 92       	push	r15
    1218:	2b 01       	movw	r4, r22
    121a:	3c 01       	movw	r6, r24
    121c:	c0 90 16 20 	lds	r12, 0x2016	; 0x802016 <L>
    1220:	d0 90 17 20 	lds	r13, 0x2017	; 0x802017 <L+0x1>
    1224:	e0 90 18 20 	lds	r14, 0x2018	; 0x802018 <L+0x2>
    1228:	f0 90 19 20 	lds	r15, 0x2019	; 0x802019 <L+0x3>
    122c:	20 91 1a 20 	lds	r18, 0x201A	; 0x80201a <R>
    1230:	30 91 1b 20 	lds	r19, 0x201B	; 0x80201b <R+0x1>
    1234:	40 91 1c 20 	lds	r20, 0x201C	; 0x80201c <R+0x2>
    1238:	50 91 1d 20 	lds	r21, 0x201D	; 0x80201d <R+0x3>
    123c:	c7 01       	movw	r24, r14
    123e:	b6 01       	movw	r22, r12
    1240:	ac d5       	rcall	.+2904   	; 0x1d9a <__mulsf3>
    1242:	20 91 12 20 	lds	r18, 0x2012	; 0x802012 <g_0>
    1246:	30 91 13 20 	lds	r19, 0x2013	; 0x802013 <g_0+0x1>
    124a:	40 91 14 20 	lds	r20, 0x2014	; 0x802014 <g_0+0x2>
    124e:	50 91 15 20 	lds	r21, 0x2015	; 0x802015 <g_0+0x3>
    1252:	54 d4       	rcall	.+2216   	; 0x1afc <__divsf3>
    1254:	4b 01       	movw	r8, r22
    1256:	5c 01       	movw	r10, r24
    1258:	a3 01       	movw	r20, r6
    125a:	92 01       	movw	r18, r4
    125c:	60 91 22 20 	lds	r22, 0x2022	; 0x802022 <ground_p>
    1260:	70 91 23 20 	lds	r23, 0x2023	; 0x802023 <ground_p+0x1>
    1264:	80 91 24 20 	lds	r24, 0x2024	; 0x802024 <ground_p+0x2>
    1268:	90 91 25 20 	lds	r25, 0x2025	; 0x802025 <ground_p+0x3>
    126c:	47 d4       	rcall	.+2190   	; 0x1afc <__divsf3>
    126e:	a5 01       	movw	r20, r10
    1270:	94 01       	movw	r18, r8
    1272:	f6 d5       	rcall	.+3052   	; 0x1e60 <pow>
    1274:	20 e0       	ldi	r18, 0x00	; 0
    1276:	30 e0       	ldi	r19, 0x00	; 0
    1278:	40 e8       	ldi	r20, 0x80	; 128
    127a:	5f e3       	ldi	r21, 0x3F	; 63
    127c:	d6 d3       	rcall	.+1964   	; 0x1a2a <__subsf3>
    127e:	20 91 1e 20 	lds	r18, 0x201E	; 0x80201e <ground_t>
    1282:	30 91 1f 20 	lds	r19, 0x201F	; 0x80201f <ground_t+0x1>
    1286:	40 91 20 20 	lds	r20, 0x2020	; 0x802020 <ground_t+0x2>
    128a:	50 91 21 20 	lds	r21, 0x2021	; 0x802021 <ground_t+0x3>
    128e:	85 d5       	rcall	.+2826   	; 0x1d9a <__mulsf3>
    1290:	a7 01       	movw	r20, r14
    1292:	96 01       	movw	r18, r12
    1294:	33 d4       	rcall	.+2150   	; 0x1afc <__divsf3>
    1296:	ff 90       	pop	r15
    1298:	ef 90       	pop	r14
    129a:	df 90       	pop	r13
    129c:	cf 90       	pop	r12
    129e:	bf 90       	pop	r11
    12a0:	af 90       	pop	r10
    12a2:	9f 90       	pop	r9
    12a4:	8f 90       	pop	r8
    12a6:	7f 90       	pop	r7
    12a8:	6f 90       	pop	r6
    12aa:	5f 90       	pop	r5
    12ac:	4f 90       	pop	r4
    12ae:	08 95       	ret

000012b0 <get_velocity>:
    12b0:	2f 92       	push	r2
    12b2:	3f 92       	push	r3
    12b4:	4f 92       	push	r4
    12b6:	5f 92       	push	r5
    12b8:	6f 92       	push	r6
    12ba:	7f 92       	push	r7
    12bc:	8f 92       	push	r8
    12be:	9f 92       	push	r9
    12c0:	af 92       	push	r10
    12c2:	bf 92       	push	r11
    12c4:	cf 92       	push	r12
    12c6:	df 92       	push	r13
    12c8:	ef 92       	push	r14
    12ca:	ff 92       	push	r15
    12cc:	0f 93       	push	r16
    12ce:	1f 93       	push	r17
    12d0:	cf 93       	push	r28
    12d2:	df 93       	push	r29
    12d4:	00 d0       	rcall	.+0      	; 0x12d6 <get_velocity+0x26>
    12d6:	00 d0       	rcall	.+0      	; 0x12d8 <get_velocity+0x28>
    12d8:	cd b7       	in	r28, 0x3d	; 61
    12da:	de b7       	in	r29, 0x3e	; 62
    12dc:	6c 01       	movw	r12, r24
    12de:	80 91 0d 20 	lds	r24, 0x200D	; 0x80200d <data_samples>
    12e2:	88 23       	and	r24, r24
    12e4:	09 f4       	brne	.+2      	; 0x12e8 <get_velocity+0x38>
    12e6:	68 c0       	rjmp	.+208    	; 0x13b8 <get_velocity+0x108>
    12e8:	00 e0       	ldi	r16, 0x00	; 0
    12ea:	10 e0       	ldi	r17, 0x00	; 0
    12ec:	41 2c       	mov	r4, r1
    12ee:	51 2c       	mov	r5, r1
    12f0:	32 01       	movw	r6, r4
    12f2:	86 2e       	mov	r8, r22
    12f4:	91 2c       	mov	r9, r1
    12f6:	a1 2c       	mov	r10, r1
    12f8:	b1 2c       	mov	r11, r1
    12fa:	89 82       	std	Y+1, r8	; 0x01
    12fc:	9a 82       	std	Y+2, r9	; 0x02
    12fe:	ab 82       	std	Y+3, r10	; 0x03
    1300:	bc 82       	std	Y+4, r11	; 0x04
    1302:	b8 01       	movw	r22, r16
    1304:	c6 01       	movw	r24, r12
    1306:	af dd       	rcall	.-1186   	; 0xe66 <rb16_get_nth>
    1308:	5c 01       	movw	r10, r24
    130a:	18 01       	movw	r2, r16
    130c:	2f ef       	ldi	r18, 0xFF	; 255
    130e:	22 1a       	sub	r2, r18
    1310:	32 0a       	sbc	r3, r18
    1312:	b1 01       	movw	r22, r2
    1314:	c6 01       	movw	r24, r12
    1316:	a7 dd       	rcall	.-1202   	; 0xe66 <rb16_get_nth>
    1318:	7c 01       	movw	r14, r24
    131a:	b8 01       	movw	r22, r16
    131c:	6e 5f       	subi	r22, 0xFE	; 254
    131e:	7f 4f       	sbci	r23, 0xFF	; 255
    1320:	c6 01       	movw	r24, r12
    1322:	a1 dd       	rcall	.-1214   	; 0xe66 <rb16_get_nth>
    1324:	a5 01       	movw	r20, r10
    1326:	bb 0c       	add	r11, r11
    1328:	66 0b       	sbc	r22, r22
    132a:	77 0b       	sbc	r23, r23
    132c:	8a 01       	movw	r16, r20
    132e:	9b 01       	movw	r18, r22
    1330:	00 0f       	add	r16, r16
    1332:	11 1f       	adc	r17, r17
    1334:	22 1f       	adc	r18, r18
    1336:	33 1f       	adc	r19, r19
    1338:	40 0f       	add	r20, r16
    133a:	51 1f       	adc	r21, r17
    133c:	62 1f       	adc	r22, r18
    133e:	73 1f       	adc	r23, r19
    1340:	87 01       	movw	r16, r14
    1342:	ff 0c       	add	r15, r15
    1344:	22 0b       	sbc	r18, r18
    1346:	33 0b       	sbc	r19, r19
    1348:	78 01       	movw	r14, r16
    134a:	89 01       	movw	r16, r18
    134c:	ee 0c       	add	r14, r14
    134e:	ff 1c       	adc	r15, r15
    1350:	00 1f       	adc	r16, r16
    1352:	11 1f       	adc	r17, r17
    1354:	ee 0c       	add	r14, r14
    1356:	ff 1c       	adc	r15, r15
    1358:	00 1f       	adc	r16, r16
    135a:	11 1f       	adc	r17, r17
    135c:	4a 01       	movw	r8, r20
    135e:	5b 01       	movw	r10, r22
    1360:	8e 18       	sub	r8, r14
    1362:	9f 08       	sbc	r9, r15
    1364:	a0 0a       	sbc	r10, r16
    1366:	b1 0a       	sbc	r11, r17
    1368:	ac 01       	movw	r20, r24
    136a:	99 0f       	add	r25, r25
    136c:	66 0b       	sbc	r22, r22
    136e:	77 0b       	sbc	r23, r23
    1370:	d5 01       	movw	r26, r10
    1372:	c4 01       	movw	r24, r8
    1374:	84 0f       	add	r24, r20
    1376:	95 1f       	adc	r25, r21
    1378:	a6 1f       	adc	r26, r22
    137a:	b7 1f       	adc	r27, r23
    137c:	9c 01       	movw	r18, r24
    137e:	ad 01       	movw	r20, r26
    1380:	69 81       	ldd	r22, Y+1	; 0x01
    1382:	7a 81       	ldd	r23, Y+2	; 0x02
    1384:	8b 81       	ldd	r24, Y+3	; 0x03
    1386:	9c 81       	ldd	r25, Y+4	; 0x04
    1388:	d0 d6       	rcall	.+3488   	; 0x212a <__mulsi3>
    138a:	53 d4       	rcall	.+2214   	; 0x1c32 <__floatsisf>
    138c:	20 e0       	ldi	r18, 0x00	; 0
    138e:	30 e0       	ldi	r19, 0x00	; 0
    1390:	40 e0       	ldi	r20, 0x00	; 0
    1392:	5f e3       	ldi	r21, 0x3F	; 63
    1394:	02 d5       	rcall	.+2564   	; 0x1d9a <__mulsf3>
    1396:	9b 01       	movw	r18, r22
    1398:	ac 01       	movw	r20, r24
    139a:	c3 01       	movw	r24, r6
    139c:	b2 01       	movw	r22, r4
    139e:	46 d3       	rcall	.+1676   	; 0x1a2c <__addsf3>
    13a0:	2b 01       	movw	r4, r22
    13a2:	3c 01       	movw	r6, r24
    13a4:	80 91 0d 20 	lds	r24, 0x200D	; 0x80200d <data_samples>
    13a8:	81 01       	movw	r16, r2
    13aa:	28 2f       	mov	r18, r24
    13ac:	30 e0       	ldi	r19, 0x00	; 0
    13ae:	22 16       	cp	r2, r18
    13b0:	33 06       	cpc	r3, r19
    13b2:	08 f4       	brcc	.+2      	; 0x13b6 <get_velocity+0x106>
    13b4:	a6 cf       	rjmp	.-180    	; 0x1302 <get_velocity+0x52>
    13b6:	03 c0       	rjmp	.+6      	; 0x13be <get_velocity+0x10e>
    13b8:	41 2c       	mov	r4, r1
    13ba:	51 2c       	mov	r5, r1
    13bc:	32 01       	movw	r6, r4
    13be:	68 2f       	mov	r22, r24
    13c0:	70 e0       	ldi	r23, 0x00	; 0
    13c2:	80 e0       	ldi	r24, 0x00	; 0
    13c4:	90 e0       	ldi	r25, 0x00	; 0
    13c6:	35 d4       	rcall	.+2154   	; 0x1c32 <__floatsisf>
    13c8:	9b 01       	movw	r18, r22
    13ca:	ac 01       	movw	r20, r24
    13cc:	c3 01       	movw	r24, r6
    13ce:	b2 01       	movw	r22, r4
    13d0:	95 d3       	rcall	.+1834   	; 0x1afc <__divsf3>
    13d2:	20 e0       	ldi	r18, 0x00	; 0
    13d4:	30 e0       	ldi	r19, 0x00	; 0
    13d6:	48 ec       	ldi	r20, 0xC8	; 200
    13d8:	52 e4       	ldi	r21, 0x42	; 66
    13da:	90 d3       	rcall	.+1824   	; 0x1afc <__divsf3>
    13dc:	26 96       	adiw	r28, 0x06	; 6
    13de:	cd bf       	out	0x3d, r28	; 61
    13e0:	de bf       	out	0x3e, r29	; 62
    13e2:	df 91       	pop	r29
    13e4:	cf 91       	pop	r28
    13e6:	1f 91       	pop	r17
    13e8:	0f 91       	pop	r16
    13ea:	ff 90       	pop	r15
    13ec:	ef 90       	pop	r14
    13ee:	df 90       	pop	r13
    13f0:	cf 90       	pop	r12
    13f2:	bf 90       	pop	r11
    13f4:	af 90       	pop	r10
    13f6:	9f 90       	pop	r9
    13f8:	8f 90       	pop	r8
    13fa:	7f 90       	pop	r7
    13fc:	6f 90       	pop	r6
    13fe:	5f 90       	pop	r5
    1400:	4f 90       	pop	r4
    1402:	3f 90       	pop	r3
    1404:	2f 90       	pop	r2
    1406:	08 95       	ret

00001408 <data_check>:
    1408:	3f 92       	push	r3
    140a:	4f 92       	push	r4
    140c:	5f 92       	push	r5
    140e:	6f 92       	push	r6
    1410:	7f 92       	push	r7
    1412:	8f 92       	push	r8
    1414:	9f 92       	push	r9
    1416:	af 92       	push	r10
    1418:	bf 92       	push	r11
    141a:	cf 92       	push	r12
    141c:	df 92       	push	r13
    141e:	ef 92       	push	r14
    1420:	ff 92       	push	r15
    1422:	0f 93       	push	r16
    1424:	1f 93       	push	r17
    1426:	cf 93       	push	r28
    1428:	df 93       	push	r29
    142a:	00 d0       	rcall	.+0      	; 0x142c <data_check+0x24>
    142c:	00 d0       	rcall	.+0      	; 0x142e <data_check+0x26>
    142e:	cd b7       	in	r28, 0x3d	; 61
    1430:	de b7       	in	r29, 0x3e	; 62
    1432:	8c 01       	movw	r16, r24
    1434:	19 82       	std	Y+1, r1	; 0x01
    1436:	1a 82       	std	Y+2, r1	; 0x02
    1438:	c1 2c       	mov	r12, r1
    143a:	d1 2c       	mov	r13, r1
    143c:	76 01       	movw	r14, r12
    143e:	69 81       	ldd	r22, Y+1	; 0x01
    1440:	7a 81       	ldd	r23, Y+2	; 0x02
    1442:	c8 01       	movw	r24, r16
    1444:	98 dd       	rcall	.-1232   	; 0xf76 <rb32_get_nth>
    1446:	4b 01       	movw	r8, r22
    1448:	5c 01       	movw	r10, r24
    144a:	21 e1       	ldi	r18, 0x11	; 17
    144c:	82 1a       	sub	r8, r18
    144e:	27 e2       	ldi	r18, 0x27	; 39
    1450:	92 0a       	sbc	r9, r18
    1452:	a1 08       	sbc	r10, r1
    1454:	b1 08       	sbc	r11, r1
    1456:	2f e2       	ldi	r18, 0x2F	; 47
    1458:	82 16       	cp	r8, r18
    145a:	2b e1       	ldi	r18, 0x1B	; 27
    145c:	92 06       	cpc	r9, r18
    145e:	2f e0       	ldi	r18, 0x0F	; 15
    1460:	a2 06       	cpc	r10, r18
    1462:	b1 04       	cpc	r11, r1
    1464:	68 f4       	brcc	.+26     	; 0x1480 <data_check+0x78>
    1466:	e5 d3       	rcall	.+1994   	; 0x1c32 <__floatsisf>
    1468:	20 e0       	ldi	r18, 0x00	; 0
    146a:	30 e0       	ldi	r19, 0x00	; 0
    146c:	40 ea       	ldi	r20, 0xA0	; 160
    146e:	50 e4       	ldi	r21, 0x40	; 64
    1470:	45 d3       	rcall	.+1674   	; 0x1afc <__divsf3>
    1472:	9b 01       	movw	r18, r22
    1474:	ac 01       	movw	r20, r24
    1476:	c7 01       	movw	r24, r14
    1478:	b6 01       	movw	r22, r12
    147a:	d8 d2       	rcall	.+1456   	; 0x1a2c <__addsf3>
    147c:	6b 01       	movw	r12, r22
    147e:	7c 01       	movw	r14, r24
    1480:	89 81       	ldd	r24, Y+1	; 0x01
    1482:	9a 81       	ldd	r25, Y+2	; 0x02
    1484:	01 96       	adiw	r24, 0x01	; 1
    1486:	89 83       	std	Y+1, r24	; 0x01
    1488:	9a 83       	std	Y+2, r25	; 0x02
    148a:	05 97       	sbiw	r24, 0x05	; 5
    148c:	c1 f6       	brne	.-80     	; 0x143e <data_check+0x36>
    148e:	19 82       	std	Y+1, r1	; 0x01
    1490:	1a 82       	std	Y+2, r1	; 0x02
    1492:	81 2c       	mov	r8, r1
    1494:	91 2c       	mov	r9, r1
    1496:	54 01       	movw	r10, r8
    1498:	69 81       	ldd	r22, Y+1	; 0x01
    149a:	7a 81       	ldd	r23, Y+2	; 0x02
    149c:	c8 01       	movw	r24, r16
    149e:	6b dd       	rcall	.-1322   	; 0xf76 <rb32_get_nth>
    14a0:	2b 01       	movw	r4, r22
    14a2:	3c 01       	movw	r6, r24
    14a4:	21 e1       	ldi	r18, 0x11	; 17
    14a6:	42 1a       	sub	r4, r18
    14a8:	27 e2       	ldi	r18, 0x27	; 39
    14aa:	52 0a       	sbc	r5, r18
    14ac:	61 08       	sbc	r6, r1
    14ae:	71 08       	sbc	r7, r1
    14b0:	2f e2       	ldi	r18, 0x2F	; 47
    14b2:	42 16       	cp	r4, r18
    14b4:	2b e1       	ldi	r18, 0x1B	; 27
    14b6:	52 06       	cpc	r5, r18
    14b8:	2f e0       	ldi	r18, 0x0F	; 15
    14ba:	62 06       	cpc	r6, r18
    14bc:	71 04       	cpc	r7, r1
    14be:	70 f4       	brcc	.+28     	; 0x14dc <data_check+0xd4>
    14c0:	b8 d3       	rcall	.+1904   	; 0x1c32 <__floatsisf>
    14c2:	a7 01       	movw	r20, r14
    14c4:	96 01       	movw	r18, r12
    14c6:	b1 d2       	rcall	.+1378   	; 0x1a2a <__subsf3>
    14c8:	9b 01       	movw	r18, r22
    14ca:	ac 01       	movw	r20, r24
    14cc:	66 d4       	rcall	.+2252   	; 0x1d9a <__mulsf3>
    14ce:	9b 01       	movw	r18, r22
    14d0:	ac 01       	movw	r20, r24
    14d2:	c5 01       	movw	r24, r10
    14d4:	b4 01       	movw	r22, r8
    14d6:	aa d2       	rcall	.+1364   	; 0x1a2c <__addsf3>
    14d8:	4b 01       	movw	r8, r22
    14da:	5c 01       	movw	r10, r24
    14dc:	89 81       	ldd	r24, Y+1	; 0x01
    14de:	9a 81       	ldd	r25, Y+2	; 0x02
    14e0:	01 96       	adiw	r24, 0x01	; 1
    14e2:	89 83       	std	Y+1, r24	; 0x01
    14e4:	9a 83       	std	Y+2, r25	; 0x02
    14e6:	05 97       	sbiw	r24, 0x05	; 5
    14e8:	b9 f6       	brne	.-82     	; 0x1498 <data_check+0x90>
    14ea:	20 e0       	ldi	r18, 0x00	; 0
    14ec:	30 e0       	ldi	r19, 0x00	; 0
    14ee:	40 e8       	ldi	r20, 0x80	; 128
    14f0:	5e e3       	ldi	r21, 0x3E	; 62
    14f2:	c5 01       	movw	r24, r10
    14f4:	b4 01       	movw	r22, r8
    14f6:	51 d4       	rcall	.+2210   	; 0x1d9a <__mulsf3>
    14f8:	69 83       	std	Y+1, r22	; 0x01
    14fa:	7a 83       	std	Y+2, r23	; 0x02
    14fc:	8b 83       	std	Y+3, r24	; 0x03
    14fe:	9c 83       	std	Y+4, r25	; 0x04
    1500:	1d 82       	std	Y+5, r1	; 0x05
    1502:	1e 82       	std	Y+6, r1	; 0x06
    1504:	31 2c       	mov	r3, r1
    1506:	41 2c       	mov	r4, r1
    1508:	51 2c       	mov	r5, r1
    150a:	32 01       	movw	r6, r4
    150c:	6d 81       	ldd	r22, Y+5	; 0x05
    150e:	7e 81       	ldd	r23, Y+6	; 0x06
    1510:	c8 01       	movw	r24, r16
    1512:	31 dd       	rcall	.-1438   	; 0xf76 <rb32_get_nth>
    1514:	4b 01       	movw	r8, r22
    1516:	5c 01       	movw	r10, r24
    1518:	21 e1       	ldi	r18, 0x11	; 17
    151a:	82 1a       	sub	r8, r18
    151c:	27 e2       	ldi	r18, 0x27	; 39
    151e:	92 0a       	sbc	r9, r18
    1520:	a1 08       	sbc	r10, r1
    1522:	b1 08       	sbc	r11, r1
    1524:	2f e2       	ldi	r18, 0x2F	; 47
    1526:	82 16       	cp	r8, r18
    1528:	2b e1       	ldi	r18, 0x1B	; 27
    152a:	92 06       	cpc	r9, r18
    152c:	2f e0       	ldi	r18, 0x0F	; 15
    152e:	a2 06       	cpc	r10, r18
    1530:	b1 04       	cpc	r11, r1
    1532:	20 f5       	brcc	.+72     	; 0x157c <data_check+0x174>
    1534:	7e d3       	rcall	.+1788   	; 0x1c32 <__floatsisf>
    1536:	4b 01       	movw	r8, r22
    1538:	5c 01       	movw	r10, r24
    153a:	a7 01       	movw	r20, r14
    153c:	96 01       	movw	r18, r12
    153e:	75 d2       	rcall	.+1258   	; 0x1a2a <__subsf3>
    1540:	45 d3       	rcall	.+1674   	; 0x1bcc <__fixsfsi>
    1542:	9b 01       	movw	r18, r22
    1544:	77 23       	and	r23, r23
    1546:	24 f4       	brge	.+8      	; 0x1550 <data_check+0x148>
    1548:	22 27       	eor	r18, r18
    154a:	33 27       	eor	r19, r19
    154c:	26 1b       	sub	r18, r22
    154e:	37 0b       	sbc	r19, r23
    1550:	b9 01       	movw	r22, r18
    1552:	33 0f       	add	r19, r19
    1554:	88 0b       	sbc	r24, r24
    1556:	99 0b       	sbc	r25, r25
    1558:	6c d3       	rcall	.+1752   	; 0x1c32 <__floatsisf>
    155a:	9b 01       	movw	r18, r22
    155c:	ac 01       	movw	r20, r24
    155e:	69 81       	ldd	r22, Y+1	; 0x01
    1560:	7a 81       	ldd	r23, Y+2	; 0x02
    1562:	8b 81       	ldd	r24, Y+3	; 0x03
    1564:	9c 81       	ldd	r25, Y+4	; 0x04
    1566:	15 d4       	rcall	.+2090   	; 0x1d92 <__gesf2>
    1568:	88 23       	and	r24, r24
    156a:	44 f0       	brlt	.+16     	; 0x157c <data_check+0x174>
    156c:	a5 01       	movw	r20, r10
    156e:	94 01       	movw	r18, r8
    1570:	c3 01       	movw	r24, r6
    1572:	b2 01       	movw	r22, r4
    1574:	5b d2       	rcall	.+1206   	; 0x1a2c <__addsf3>
    1576:	2b 01       	movw	r4, r22
    1578:	3c 01       	movw	r6, r24
    157a:	33 94       	inc	r3
    157c:	8d 81       	ldd	r24, Y+5	; 0x05
    157e:	9e 81       	ldd	r25, Y+6	; 0x06
    1580:	01 96       	adiw	r24, 0x01	; 1
    1582:	8d 83       	std	Y+5, r24	; 0x05
    1584:	9e 83       	std	Y+6, r25	; 0x06
    1586:	05 97       	sbiw	r24, 0x05	; 5
    1588:	09 f0       	breq	.+2      	; 0x158c <data_check+0x184>
    158a:	c0 cf       	rjmp	.-128    	; 0x150c <data_check+0x104>
    158c:	33 20       	and	r3, r3
    158e:	59 f0       	breq	.+22     	; 0x15a6 <data_check+0x19e>
    1590:	63 2d       	mov	r22, r3
    1592:	70 e0       	ldi	r23, 0x00	; 0
    1594:	80 e0       	ldi	r24, 0x00	; 0
    1596:	90 e0       	ldi	r25, 0x00	; 0
    1598:	4a d3       	rcall	.+1684   	; 0x1c2e <__floatunsisf>
    159a:	9b 01       	movw	r18, r22
    159c:	ac 01       	movw	r20, r24
    159e:	c3 01       	movw	r24, r6
    15a0:	b2 01       	movw	r22, r4
    15a2:	ac d2       	rcall	.+1368   	; 0x1afc <__divsf3>
    15a4:	04 c0       	rjmp	.+8      	; 0x15ae <data_check+0x1a6>
    15a6:	60 e0       	ldi	r22, 0x00	; 0
    15a8:	70 e0       	ldi	r23, 0x00	; 0
    15aa:	80 e8       	ldi	r24, 0x80	; 128
    15ac:	9f eb       	ldi	r25, 0xBF	; 191
    15ae:	26 96       	adiw	r28, 0x06	; 6
    15b0:	cd bf       	out	0x3d, r28	; 61
    15b2:	de bf       	out	0x3e, r29	; 62
    15b4:	df 91       	pop	r29
    15b6:	cf 91       	pop	r28
    15b8:	1f 91       	pop	r17
    15ba:	0f 91       	pop	r16
    15bc:	ff 90       	pop	r15
    15be:	ef 90       	pop	r14
    15c0:	df 90       	pop	r13
    15c2:	cf 90       	pop	r12
    15c4:	bf 90       	pop	r11
    15c6:	af 90       	pop	r10
    15c8:	9f 90       	pop	r9
    15ca:	8f 90       	pop	r8
    15cc:	7f 90       	pop	r7
    15ce:	6f 90       	pop	r6
    15d0:	5f 90       	pop	r5
    15d2:	4f 90       	pop	r4
    15d4:	3f 90       	pop	r3
    15d6:	08 95       	ret

000015d8 <data_collect>:
    15d8:	af 92       	push	r10
    15da:	bf 92       	push	r11
    15dc:	cf 92       	push	r12
    15de:	df 92       	push	r13
    15e0:	ef 92       	push	r14
    15e2:	ff 92       	push	r15
    15e4:	0f 93       	push	r16
    15e6:	1f 93       	push	r17
    15e8:	cf 93       	push	r28
    15ea:	df 93       	push	r29
    15ec:	00 d0       	rcall	.+0      	; 0x15ee <data_collect+0x16>
    15ee:	00 d0       	rcall	.+0      	; 0x15f0 <data_collect+0x18>
    15f0:	cd b7       	in	r28, 0x3d	; 61
    15f2:	de b7       	in	r29, 0x3e	; 62
    15f4:	5c 01       	movw	r10, r24
    15f6:	8b 01       	movw	r16, r22
    15f8:	75 dd       	rcall	.-1302   	; 0x10e4 <get_pressure>
    15fa:	e8 d2       	rcall	.+1488   	; 0x1bcc <__fixsfsi>
    15fc:	69 83       	std	Y+1, r22	; 0x01
    15fe:	7a 83       	std	Y+2, r23	; 0x02
    1600:	8b 83       	std	Y+3, r24	; 0x03
    1602:	9c 83       	std	Y+4, r25	; 0x04
    1604:	41 e0       	ldi	r20, 0x01	; 1
    1606:	50 e0       	ldi	r21, 0x00	; 0
    1608:	be 01       	movw	r22, r28
    160a:	6f 5f       	subi	r22, 0xFF	; 255
    160c:	7f 4f       	sbci	r23, 0xFF	; 255
    160e:	c8 01       	movw	r24, r16
    1610:	57 dc       	rcall	.-1874   	; 0xec0 <rb32_write>
    1612:	c8 01       	movw	r24, r16
    1614:	f9 de       	rcall	.-526    	; 0x1408 <data_check>
    1616:	6b 01       	movw	r12, r22
    1618:	7c 01       	movw	r14, r24
    161a:	20 e0       	ldi	r18, 0x00	; 0
    161c:	30 e0       	ldi	r19, 0x00	; 0
    161e:	40 e8       	ldi	r20, 0x80	; 128
    1620:	5f eb       	ldi	r21, 0xBF	; 191
    1622:	68 d2       	rcall	.+1232   	; 0x1af4 <__cmpsf2>
    1624:	88 23       	and	r24, r24
    1626:	71 f1       	breq	.+92     	; 0x1684 <data_collect+0xac>
    1628:	c0 92 92 20 	sts	0x2092, r12	; 0x802092 <press>
    162c:	d0 92 93 20 	sts	0x2093, r13	; 0x802093 <press+0x1>
    1630:	e0 92 94 20 	sts	0x2094, r14	; 0x802094 <press+0x2>
    1634:	f0 92 95 20 	sts	0x2095, r15	; 0x802095 <press+0x3>
    1638:	c7 01       	movw	r24, r14
    163a:	b6 01       	movw	r22, r12
    163c:	e1 dd       	rcall	.-1086   	; 0x1200 <get_altitude>
    163e:	60 93 8a 20 	sts	0x208A, r22	; 0x80208a <alt>
    1642:	70 93 8b 20 	sts	0x208B, r23	; 0x80208b <alt+0x1>
    1646:	80 93 8c 20 	sts	0x208C, r24	; 0x80208c <alt+0x2>
    164a:	90 93 8d 20 	sts	0x208D, r25	; 0x80208d <alt+0x3>
    164e:	20 e0       	ldi	r18, 0x00	; 0
    1650:	30 e0       	ldi	r19, 0x00	; 0
    1652:	48 ec       	ldi	r20, 0xC8	; 200
    1654:	52 e4       	ldi	r21, 0x42	; 66
    1656:	a1 d3       	rcall	.+1858   	; 0x1d9a <__mulsf3>
    1658:	b9 d2       	rcall	.+1394   	; 0x1bcc <__fixsfsi>
    165a:	6d 83       	std	Y+5, r22	; 0x05
    165c:	7e 83       	std	Y+6, r23	; 0x06
    165e:	41 e0       	ldi	r20, 0x01	; 1
    1660:	50 e0       	ldi	r21, 0x00	; 0
    1662:	be 01       	movw	r22, r28
    1664:	6b 5f       	subi	r22, 0xFB	; 251
    1666:	7f 4f       	sbci	r23, 0xFF	; 255
    1668:	c5 01       	movw	r24, r10
    166a:	b4 db       	rcall	.-2200   	; 0xdd4 <rb16_write>
    166c:	60 91 10 20 	lds	r22, 0x2010	; 0x802010 <rate>
    1670:	c5 01       	movw	r24, r10
    1672:	1e de       	rcall	.-964    	; 0x12b0 <get_velocity>
    1674:	60 93 86 20 	sts	0x2086, r22	; 0x802086 <__data_end>
    1678:	70 93 87 20 	sts	0x2087, r23	; 0x802087 <__data_end+0x1>
    167c:	80 93 88 20 	sts	0x2088, r24	; 0x802088 <__data_end+0x2>
    1680:	90 93 89 20 	sts	0x2089, r25	; 0x802089 <__data_end+0x3>
    1684:	83 e3       	ldi	r24, 0x33	; 51
    1686:	93 e1       	ldi	r25, 0x13	; 19
    1688:	a0 e9       	ldi	r26, 0x90	; 144
    168a:	b3 e4       	ldi	r27, 0x43	; 67
    168c:	80 93 8e 20 	sts	0x208E, r24	; 0x80208e <temp>
    1690:	90 93 8f 20 	sts	0x208F, r25	; 0x80208f <temp+0x1>
    1694:	a0 93 90 20 	sts	0x2090, r26	; 0x802090 <temp+0x2>
    1698:	b0 93 91 20 	sts	0x2091, r27	; 0x802091 <temp+0x3>
    169c:	26 96       	adiw	r28, 0x06	; 6
    169e:	cd bf       	out	0x3d, r28	; 61
    16a0:	de bf       	out	0x3e, r29	; 62
    16a2:	df 91       	pop	r29
    16a4:	cf 91       	pop	r28
    16a6:	1f 91       	pop	r17
    16a8:	0f 91       	pop	r16
    16aa:	ff 90       	pop	r15
    16ac:	ef 90       	pop	r14
    16ae:	df 90       	pop	r13
    16b0:	cf 90       	pop	r12
    16b2:	bf 90       	pop	r11
    16b4:	af 90       	pop	r10
    16b6:	08 95       	ret

000016b8 <state_check>:
    16b8:	cf 92       	push	r12
    16ba:	df 92       	push	r13
    16bc:	ef 92       	push	r14
    16be:	ff 92       	push	r15
    16c0:	c0 90 86 20 	lds	r12, 0x2086	; 0x802086 <__data_end>
    16c4:	d0 90 87 20 	lds	r13, 0x2087	; 0x802087 <__data_end+0x1>
    16c8:	e0 90 88 20 	lds	r14, 0x2088	; 0x802088 <__data_end+0x2>
    16cc:	f0 90 89 20 	lds	r15, 0x2089	; 0x802089 <__data_end+0x3>
    16d0:	c7 01       	movw	r24, r14
    16d2:	b6 01       	movw	r22, r12
    16d4:	7b d2       	rcall	.+1270   	; 0x1bcc <__fixsfsi>
    16d6:	9b 01       	movw	r18, r22
    16d8:	77 23       	and	r23, r23
    16da:	24 f4       	brge	.+8      	; 0x16e4 <state_check+0x2c>
    16dc:	22 27       	eor	r18, r18
    16de:	33 27       	eor	r19, r19
    16e0:	26 1b       	sub	r18, r22
    16e2:	37 0b       	sbc	r19, r23
    16e4:	26 30       	cpi	r18, 0x06	; 6
    16e6:	31 05       	cpc	r19, r1
    16e8:	84 f0       	brlt	.+32     	; 0x170a <state_check+0x52>
    16ea:	20 e0       	ldi	r18, 0x00	; 0
    16ec:	30 e0       	ldi	r19, 0x00	; 0
    16ee:	a9 01       	movw	r20, r18
    16f0:	c7 01       	movw	r24, r14
    16f2:	b6 01       	movw	r22, r12
    16f4:	ff d1       	rcall	.+1022   	; 0x1af4 <__cmpsf2>
    16f6:	88 23       	and	r24, r24
    16f8:	24 f0       	brlt	.+8      	; 0x1702 <state_check+0x4a>
    16fa:	81 e0       	ldi	r24, 0x01	; 1
    16fc:	80 93 ab 20 	sts	0x20AB, r24	; 0x8020ab <state>
    1700:	1f c0       	rjmp	.+62     	; 0x1740 <state_check+0x88>
    1702:	82 e0       	ldi	r24, 0x02	; 2
    1704:	80 93 ab 20 	sts	0x20AB, r24	; 0x8020ab <state>
    1708:	1b c0       	rjmp	.+54     	; 0x1740 <state_check+0x88>
    170a:	10 92 ab 20 	sts	0x20AB, r1	; 0x8020ab <state>
    170e:	20 e0       	ldi	r18, 0x00	; 0
    1710:	30 e0       	ldi	r19, 0x00	; 0
    1712:	48 e4       	ldi	r20, 0x48	; 72
    1714:	52 e4       	ldi	r21, 0x42	; 66
    1716:	60 91 8a 20 	lds	r22, 0x208A	; 0x80208a <alt>
    171a:	70 91 8b 20 	lds	r23, 0x208B	; 0x80208b <alt+0x1>
    171e:	80 91 8c 20 	lds	r24, 0x208C	; 0x80208c <alt+0x2>
    1722:	90 91 8d 20 	lds	r25, 0x208D	; 0x80208d <alt+0x3>
    1726:	35 d3       	rcall	.+1642   	; 0x1d92 <__gesf2>
    1728:	18 16       	cp	r1, r24
    172a:	1c f4       	brge	.+6      	; 0x1732 <state_check+0x7a>
    172c:	81 e0       	ldi	r24, 0x01	; 1
    172e:	80 93 ab 20 	sts	0x20AB, r24	; 0x8020ab <state>
    1732:	80 91 aa 20 	lds	r24, 0x20AA	; 0x8020aa <released>
    1736:	88 23       	and	r24, r24
    1738:	19 f0       	breq	.+6      	; 0x1740 <state_check+0x88>
    173a:	83 e0       	ldi	r24, 0x03	; 3
    173c:	80 93 ab 20 	sts	0x20AB, r24	; 0x8020ab <state>
    1740:	ff 90       	pop	r15
    1742:	ef 90       	pop	r14
    1744:	df 90       	pop	r13
    1746:	cf 90       	pop	r12
    1748:	08 95       	ret

0000174a <servo_timer_init>:
    174a:	cf 92       	push	r12
    174c:	df 92       	push	r13
    174e:	ef 92       	push	r14
    1750:	ff 92       	push	r15
    1752:	0f 93       	push	r16
    1754:	1f 93       	push	r17
    1756:	cf 93       	push	r28
    1758:	df 93       	push	r29
    175a:	61 e0       	ldi	r22, 0x01	; 1
    175c:	84 e0       	ldi	r24, 0x04	; 4
    175e:	75 dc       	rcall	.-1814   	; 0x104a <sysclk_enable_module>
    1760:	64 e0       	ldi	r22, 0x04	; 4
    1762:	84 e0       	ldi	r24, 0x04	; 4
    1764:	72 dc       	rcall	.-1820   	; 0x104a <sysclk_enable_module>
    1766:	c0 e0       	ldi	r28, 0x00	; 0
    1768:	d9 e0       	ldi	r29, 0x09	; 9
    176a:	85 e0       	ldi	r24, 0x05	; 5
    176c:	88 83       	st	Y, r24
    176e:	83 e1       	ldi	r24, 0x13	; 19
    1770:	89 83       	std	Y+1, r24	; 0x01
    1772:	80 e1       	ldi	r24, 0x10	; 16
    1774:	97 e2       	ldi	r25, 0x27	; 39
    1776:	8e a3       	std	Y+38, r24	; 0x26
    1778:	9f a3       	std	Y+39, r25	; 0x27
    177a:	0e a1       	ldd	r16, Y+38	; 0x26
    177c:	1f a1       	ldd	r17, Y+39	; 0x27
    177e:	60 91 0e 20 	lds	r22, 0x200E	; 0x80200e <servo_on_time_us>
    1782:	70 91 0f 20 	lds	r23, 0x200F	; 0x80200f <servo_on_time_us+0x1>
    1786:	80 e0       	ldi	r24, 0x00	; 0
    1788:	90 e0       	ldi	r25, 0x00	; 0
    178a:	51 d2       	rcall	.+1186   	; 0x1c2e <__floatunsisf>
    178c:	20 e0       	ldi	r18, 0x00	; 0
    178e:	30 e0       	ldi	r19, 0x00	; 0
    1790:	4a e7       	ldi	r20, 0x7A	; 122
    1792:	54 e4       	ldi	r21, 0x44	; 68
    1794:	b3 d1       	rcall	.+870    	; 0x1afc <__divsf3>
    1796:	6b 01       	movw	r12, r22
    1798:	7c 01       	movw	r14, r24
    179a:	b8 01       	movw	r22, r16
    179c:	80 e0       	ldi	r24, 0x00	; 0
    179e:	90 e0       	ldi	r25, 0x00	; 0
    17a0:	46 d2       	rcall	.+1164   	; 0x1c2e <__floatunsisf>
    17a2:	9b 01       	movw	r18, r22
    17a4:	ac 01       	movw	r20, r24
    17a6:	c7 01       	movw	r24, r14
    17a8:	b6 01       	movw	r22, r12
    17aa:	f7 d2       	rcall	.+1518   	; 0x1d9a <__mulsf3>
    17ac:	14 d2       	rcall	.+1064   	; 0x1bd6 <__fixunssfsi>
    17ae:	68 a7       	std	Y+40, r22	; 0x28
    17b0:	79 a7       	std	Y+41, r23	; 0x29
    17b2:	df 91       	pop	r29
    17b4:	cf 91       	pop	r28
    17b6:	1f 91       	pop	r17
    17b8:	0f 91       	pop	r16
    17ba:	ff 90       	pop	r15
    17bc:	ef 90       	pop	r14
    17be:	df 90       	pop	r13
    17c0:	cf 90       	pop	r12
    17c2:	08 95       	ret

000017c4 <clock_init>:
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    17c4:	61 e0       	ldi	r22, 0x01	; 1
    17c6:	85 e0       	ldi	r24, 0x05	; 5
    17c8:	40 dc       	rcall	.-1920   	; 0x104a <sysclk_enable_module>

void clock_init(void){
	sysclk_enable_peripheral_clock(&TCE0); // starts peripheral clock

	TCE0.CTRLA = 0x07; // divisor set to 1024
    17ca:	e0 e0       	ldi	r30, 0x00	; 0
    17cc:	fa e0       	ldi	r31, 0x0A	; 10
    17ce:	87 e0       	ldi	r24, 0x07	; 7
    17d0:	80 83       	st	Z, r24
	TCE0.PER = 3124; // 1 Hz
    17d2:	84 e3       	ldi	r24, 0x34	; 52
    17d4:	9c e0       	ldi	r25, 0x0C	; 12
    17d6:	86 a3       	std	Z+38, r24	; 0x26
    17d8:	97 a3       	std	Z+39, r25	; 0x27
	TCE0.INTCTRLA = TC_OVFINTLVL_LO_gc; // CCA int flag Lo level
    17da:	81 e0       	ldi	r24, 0x01	; 1
    17dc:	86 83       	std	Z+6, r24	; 0x06
    17de:	08 95       	ret

000017e0 <system_init>:


// Sensor functions
void system_init(void){
	// Initialization of systems
	sysclk_init(); // initializes the system clock
    17e0:	ff db       	rcall	.-2050   	; 0xfe0 <sysclk_init>
	delay_ms(2); // delays the rest of the processes to ensure a started clock
    17e2:	6b ea       	ldi	r22, 0xAB	; 171
    17e4:	79 e2       	ldi	r23, 0x29	; 41
    17e6:	80 e0       	ldi	r24, 0x00	; 0
    17e8:	90 e0       	ldi	r25, 0x00	; 0
    17ea:	4b dc       	rcall	.-1898   	; 0x1082 <__portable_avr_delay_cycles>
	sei();
    17ec:	78 94       	sei
	
	// Initialization of pins
	PORTC.DIR = 0xBB; // makes Port C have pins, 7, 5, 4, 3, 1, 0 be output (0b10111011)
    17ee:	e0 e4       	ldi	r30, 0x40	; 64
    17f0:	f6 e0       	ldi	r31, 0x06	; 6
    17f2:	8b eb       	ldi	r24, 0xBB	; 187
    17f4:	80 83       	st	Z, r24
	PORTC.OUT = 0x10; // makes the 4th pin on Port C be set on high (0b00010000)
    17f6:	80 e1       	ldi	r24, 0x10	; 16
    17f8:	84 83       	std	Z+4, r24	; 0x04
	PMIC.CTRL = PMIC_LOLVLEN_bm; // enables lo level interrupts
    17fa:	81 e0       	ldi	r24, 0x01	; 1
    17fc:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	
	// Driver Initialization
	data_terminal_init();
    1800:	99 da       	rcall	.-2766   	; 0xd34 <data_terminal_init>
	delay_ms(2);
    1802:	6b ea       	ldi	r22, 0xAB	; 171
    1804:	79 e2       	ldi	r23, 0x29	; 41
    1806:	80 e0       	ldi	r24, 0x00	; 0
    1808:	90 e0       	ldi	r25, 0x00	; 0
    180a:	3b dc       	rcall	.-1930   	; 0x1082 <__portable_avr_delay_cycles>
	
//	adc_init();
	delay_ms(2);
    180c:	6b ea       	ldi	r22, 0xAB	; 171
    180e:	79 e2       	ldi	r23, 0x29	; 41
    1810:	80 e0       	ldi	r24, 0x00	; 0
    1812:	90 e0       	ldi	r25, 0x00	; 0
	
	spi_init();
    1814:	36 dc       	rcall	.-1940   	; 0x1082 <__portable_avr_delay_cycles>
	delay_ms(2);
    1816:	6a da       	rcall	.-2860   	; 0xcec <spi_init>
    1818:	6b ea       	ldi	r22, 0xAB	; 171
    181a:	79 e2       	ldi	r23, 0x29	; 41
    181c:	80 e0       	ldi	r24, 0x00	; 0
    181e:	90 e0       	ldi	r25, 0x00	; 0
	
	pressure_init();
    1820:	30 dc       	rcall	.-1952   	; 0x1082 <__portable_avr_delay_cycles>
	delay_ms(2);
    1822:	3a dc       	rcall	.-1932   	; 0x1098 <pressure_init>
    1824:	6b ea       	ldi	r22, 0xAB	; 171
    1826:	79 e2       	ldi	r23, 0x29	; 41
    1828:	80 e0       	ldi	r24, 0x00	; 0
	
	clock_init();
    182a:	90 e0       	ldi	r25, 0x00	; 0
    182c:	2a dc       	rcall	.-1964   	; 0x1082 <__portable_avr_delay_cycles>
	servo_timer_init();
    182e:	ca df       	rcall	.-108    	; 0x17c4 <clock_init>
    1830:	8c df       	rcall	.-232    	; 0x174a <servo_timer_init>
	
	delay_ms(10);
    1832:	66 e5       	ldi	r22, 0x56	; 86
    1834:	70 ed       	ldi	r23, 0xD0	; 208
    1836:	80 e0       	ldi	r24, 0x00	; 0
    1838:	90 e0       	ldi	r25, 0x00	; 0
    183a:	23 dc       	rcall	.-1978   	; 0x1082 <__portable_avr_delay_cycles>
    183c:	53 dc       	rcall	.-1882   	; 0x10e4 <get_pressure>
	
	// Initialization of variables
	ground_p = get_pressure();
    183e:	60 93 22 20 	sts	0x2022, r22	; 0x802022 <ground_p>
    1842:	70 93 23 20 	sts	0x2023, r23	; 0x802023 <ground_p+0x1>
    1846:	80 93 24 20 	sts	0x2024, r24	; 0x802024 <ground_p+0x2>
    184a:	90 93 25 20 	sts	0x2025, r25	; 0x802025 <ground_p+0x3>
    184e:	83 e3       	ldi	r24, 0x33	; 51
	ground_t = get_temperature();
    1850:	93 e1       	ldi	r25, 0x13	; 19
    1852:	a0 e9       	ldi	r26, 0x90	; 144
    1854:	b3 e4       	ldi	r27, 0x43	; 67
    1856:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <ground_t>
    185a:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <ground_t+0x1>
    185e:	a0 93 20 20 	sts	0x2020, r26	; 0x802020 <ground_t+0x2>
    1862:	b0 93 21 20 	sts	0x2021, r27	; 0x802021 <ground_t+0x3>
	ground_a = get_altitude(get_pressure());
    1866:	3e dc       	rcall	.-1924   	; 0x10e4 <get_pressure>
    1868:	cb dc       	rcall	.-1642   	; 0x1200 <get_altitude>
    186a:	60 93 a6 20 	sts	0x20A6, r22	; 0x8020a6 <ground_a>
    186e:	70 93 a7 20 	sts	0x20A7, r23	; 0x8020a7 <ground_a+0x1>
    1872:	80 93 a8 20 	sts	0x20A8, r24	; 0x8020a8 <ground_a+0x2>
    1876:	90 93 a9 20 	sts	0x20A9, r25	; 0x8020a9 <ground_a+0x3>
    187a:	08 95       	ret

0000187c <main>:
    187c:	cf 93       	push	r28
    187e:	df 93       	push	r29
char* str;					// Output String


////////////////////////////// Functions ///////////////////////////////
int main (void)
{
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62
    1884:	ce 55       	subi	r28, 0x5E	; 94
    1886:	d1 09       	sbc	r29, r1
    1888:	cd bf       	out	0x3d, r28	; 61
    188a:	de bf       	out	0x3e, r29	; 62
	system_init();
    188c:	a9 df       	rcall	.-174    	; 0x17e0 <system_init>
	
	printf("time, packets, rate, pressure, temp, altitude, velocity, state\n");
    188e:	8d e2       	ldi	r24, 0x2D	; 45
    1890:	90 e2       	ldi	r25, 0x20	; 32
    1892:	06 d5       	rcall	.+2572   	; 0x22a0 <puts>
	
	uint8_t mem_array[] = {0,0,0,0,0,0,0,0,0,0};
    1894:	be 01       	movw	r22, r28
    1896:	6f 5f       	subi	r22, 0xFF	; 255
    1898:	7f 4f       	sbci	r23, 0xFF	; 255
    189a:	8a e0       	ldi	r24, 0x0A	; 10
    189c:	fb 01       	movw	r30, r22
    189e:	11 92       	st	Z+, r1
    18a0:	8a 95       	dec	r24
    18a2:	e9 f7       	brne	.-6      	; 0x189e <main+0x22>
	RingBufferu8_t gcs_comms;
	rbu8_init(&gcs_comms, mem_array, (uint16_t) 10);
    18a4:	4a e0       	ldi	r20, 0x0A	; 10
    18a6:	50 e0       	ldi	r21, 0x00	; 0
    18a8:	ce 01       	movw	r24, r28
    18aa:	0b 96       	adiw	r24, 0x0b	; 11
    18ac:	89 da       	rcall	.-2798   	; 0xdc0 <rbu8_init>
	
	int16_t alt_array[] = {0,0,0,0,0,0,0,0,0,0};
    18ae:	be 01       	movw	r22, r28
    18b0:	6d 5e       	subi	r22, 0xED	; 237
    18b2:	7f 4f       	sbci	r23, 0xFF	; 255
    18b4:	84 e1       	ldi	r24, 0x14	; 20
    18b6:	fb 01       	movw	r30, r22
    18b8:	11 92       	st	Z+, r1
    18ba:	8a 95       	dec	r24
    18bc:	e9 f7       	brne	.-6      	; 0x18b8 <main+0x3c>
	RingBuffer16_t altitudes;	// in centimeters
	rb16_init(&altitudes, alt_array, (uint16_t) 10);
    18be:	4a e0       	ldi	r20, 0x0A	; 10
    18c0:	50 e0       	ldi	r21, 0x00	; 0
    18c2:	ce 01       	movw	r24, r28
    18c4:	87 96       	adiw	r24, 0x27	; 39
    18c6:	c5 da       	rcall	.-2678   	; 0xe52 <rb16_init>
	
	int32_t press_array[] = {0,0,0,0,0,0,0,0,0,0};
    18c8:	be 01       	movw	r22, r28
    18ca:	61 5d       	subi	r22, 0xD1	; 209
    18cc:	7f 4f       	sbci	r23, 0xFF	; 255
    18ce:	88 e2       	ldi	r24, 0x28	; 40
    18d0:	fb 01       	movw	r30, r22
    18d2:	11 92       	st	Z+, r1
    18d4:	8a 95       	dec	r24
    18d6:	e9 f7       	brne	.-6      	; 0x18d2 <main+0x56>
	RingBuffer32_t pressures;	// in centimeters
	rb32_init(&pressures, press_array, (uint16_t) 10);
    18d8:	4a e0       	ldi	r20, 0x0A	; 10
    18da:	50 e0       	ldi	r21, 0x00	; 0
    18dc:	ce 01       	movw	r24, r28
    18de:	89 5a       	subi	r24, 0xA9	; 169
    18e0:	9f 4f       	sbci	r25, 0xFF	; 255
    18e2:	3f db       	rcall	.-2434   	; 0xf62 <rb32_init>
		if(timer != 0){
			rate = 10 * packets / timer;
		}
		// Prints information
		//printf("5343,%i,%i,%i,%li,%i,%i,%li,%li,%li,%i,%i,%i,%i,%i,%i,%i",time,packets,(int16_t)alt*10,(int32_t) press,(int16_t) temp*10,volt,gps_t,gps_lat,gps_long,gps_alt,gps_sats,pitch,roll,rpm,state,angle)
		printf("%i,%i,%i,%li,%i,%i,%i,%i\n", timer, packets, rate, (int32_t) (press), (int16_t) ((temp-273.15)), (int16_t) (100*alt), (int16_t) (100*velocity), state); // Data Logging Test
    18e4:	0f 2e       	mov	r0, r31
    18e6:	fc e6       	ldi	r31, 0x6C	; 108
    18e8:	cf 2e       	mov	r12, r31
    18ea:	f0 e2       	ldi	r31, 0x20	; 32
    18ec:	df 2e       	mov	r13, r31
    18ee:	f0 2d       	mov	r31, r0
	RingBuffer32_t pressures;	// in centimeters
	rb32_init(&pressures, press_array, (uint16_t) 10);
	
	while(1){
		// Check Sensors
		data_collect(&altitudes,&pressures);
    18f0:	be 01       	movw	r22, r28
    18f2:	69 5a       	subi	r22, 0xA9	; 169
    18f4:	7f 4f       	sbci	r23, 0xFF	; 255
    18f6:	ce 01       	movw	r24, r28
    18f8:	87 96       	adiw	r24, 0x27	; 39
		
		// Checks State
		state_check();
    18fa:	6e de       	rcall	.-804    	; 0x15d8 <data_collect>
    18fc:	dd de       	rcall	.-582    	; 0x16b8 <state_check>
		
		//Gives each flight state their unique tasks
		switch(state){
    18fe:	80 91 ab 20 	lds	r24, 0x20AB	; 0x8020ab <state>
    1902:	84 30       	cpi	r24, 0x04	; 4
    1904:	10 f0       	brcs	.+4      	; 0x190a <main+0x8e>
			case 2:
				break;
			case 3:
				break;
			default:
				state = 0;
    1906:	10 92 ab 20 	sts	0x20AB, r1	; 0x8020ab <state>
				break;
		}	
		
		packets++;
    190a:	00 91 96 20 	lds	r16, 0x2096	; 0x802096 <packets>
    190e:	10 91 97 20 	lds	r17, 0x2097	; 0x802097 <packets+0x1>
    1912:	0f 5f       	subi	r16, 0xFF	; 255
    1914:	1f 4f       	sbci	r17, 0xFF	; 255
    1916:	00 93 96 20 	sts	0x2096, r16	; 0x802096 <packets>
    191a:	10 93 97 20 	sts	0x2097, r17	; 0x802097 <packets+0x1>
		if(timer != 0){
    191e:	e0 90 98 20 	lds	r14, 0x2098	; 0x802098 <timer>
    1922:	f0 90 99 20 	lds	r15, 0x2099	; 0x802099 <timer+0x1>
    1926:	e1 14       	cp	r14, r1
    1928:	f1 04       	cpc	r15, r1
    192a:	91 f0       	breq	.+36     	; 0x1950 <main+0xd4>
			rate = 10 * packets / timer;
    192c:	c8 01       	movw	r24, r16
    192e:	88 0f       	add	r24, r24
    1930:	99 1f       	adc	r25, r25
    1932:	88 0f       	add	r24, r24
    1934:	99 1f       	adc	r25, r25
    1936:	88 0f       	add	r24, r24
    1938:	99 1f       	adc	r25, r25
    193a:	98 01       	movw	r18, r16
    193c:	22 0f       	add	r18, r18
    193e:	33 1f       	adc	r19, r19
    1940:	82 0f       	add	r24, r18
    1942:	93 1f       	adc	r25, r19
    1944:	b7 01       	movw	r22, r14
    1946:	00 d4       	rcall	.+2048   	; 0x2148 <__udivmodhi4>
    1948:	60 93 10 20 	sts	0x2010, r22	; 0x802010 <rate>
    194c:	70 93 11 20 	sts	0x2011, r23	; 0x802011 <rate+0x1>
		}
		// Prints information
		//printf("5343,%i,%i,%i,%li,%i,%i,%li,%li,%li,%i,%i,%i,%i,%i,%i,%i",time,packets,(int16_t)alt*10,(int32_t) press,(int16_t) temp*10,volt,gps_t,gps_lat,gps_long,gps_alt,gps_sats,pitch,roll,rpm,state,angle)
		printf("%i,%i,%i,%li,%i,%i,%i,%i\n", timer, packets, rate, (int32_t) (press), (int16_t) ((temp-273.15)), (int16_t) (100*alt), (int16_t) (100*velocity), state); // Data Logging Test
    1950:	80 91 ab 20 	lds	r24, 0x20AB	; 0x8020ab <state>
    1954:	1f 92       	push	r1
    1956:	8f 93       	push	r24
    1958:	20 e0       	ldi	r18, 0x00	; 0
    195a:	30 e0       	ldi	r19, 0x00	; 0
    195c:	48 ec       	ldi	r20, 0xC8	; 200
    195e:	52 e4       	ldi	r21, 0x42	; 66
    1960:	60 91 86 20 	lds	r22, 0x2086	; 0x802086 <__data_end>
    1964:	70 91 87 20 	lds	r23, 0x2087	; 0x802087 <__data_end+0x1>
    1968:	80 91 88 20 	lds	r24, 0x2088	; 0x802088 <__data_end+0x2>
    196c:	90 91 89 20 	lds	r25, 0x2089	; 0x802089 <__data_end+0x3>
    1970:	14 d2       	rcall	.+1064   	; 0x1d9a <__mulsf3>
    1972:	2c d1       	rcall	.+600    	; 0x1bcc <__fixsfsi>
    1974:	7f 93       	push	r23
    1976:	6f 93       	push	r22
    1978:	20 e0       	ldi	r18, 0x00	; 0
    197a:	30 e0       	ldi	r19, 0x00	; 0
    197c:	48 ec       	ldi	r20, 0xC8	; 200
    197e:	52 e4       	ldi	r21, 0x42	; 66
    1980:	60 91 8a 20 	lds	r22, 0x208A	; 0x80208a <alt>
    1984:	70 91 8b 20 	lds	r23, 0x208B	; 0x80208b <alt+0x1>
    1988:	80 91 8c 20 	lds	r24, 0x208C	; 0x80208c <alt+0x2>
    198c:	90 91 8d 20 	lds	r25, 0x208D	; 0x80208d <alt+0x3>
    1990:	04 d2       	rcall	.+1032   	; 0x1d9a <__mulsf3>
    1992:	1c d1       	rcall	.+568    	; 0x1bcc <__fixsfsi>
    1994:	7f 93       	push	r23
    1996:	6f 93       	push	r22
    1998:	23 e3       	ldi	r18, 0x33	; 51
    199a:	33 e9       	ldi	r19, 0x93	; 147
    199c:	48 e8       	ldi	r20, 0x88	; 136
    199e:	53 e4       	ldi	r21, 0x43	; 67
    19a0:	60 91 8e 20 	lds	r22, 0x208E	; 0x80208e <temp>
    19a4:	70 91 8f 20 	lds	r23, 0x208F	; 0x80208f <temp+0x1>
    19a8:	80 91 90 20 	lds	r24, 0x2090	; 0x802090 <temp+0x2>
    19ac:	90 91 91 20 	lds	r25, 0x2091	; 0x802091 <temp+0x3>
    19b0:	3c d0       	rcall	.+120    	; 0x1a2a <__subsf3>
    19b2:	0c d1       	rcall	.+536    	; 0x1bcc <__fixsfsi>
    19b4:	7f 93       	push	r23
    19b6:	6f 93       	push	r22
    19b8:	60 91 92 20 	lds	r22, 0x2092	; 0x802092 <press>
    19bc:	70 91 93 20 	lds	r23, 0x2093	; 0x802093 <press+0x1>
    19c0:	80 91 94 20 	lds	r24, 0x2094	; 0x802094 <press+0x2>
    19c4:	90 91 95 20 	lds	r25, 0x2095	; 0x802095 <press+0x3>
    19c8:	01 d1       	rcall	.+514    	; 0x1bcc <__fixsfsi>
    19ca:	9f 93       	push	r25
    19cc:	8f 93       	push	r24
    19ce:	7f 93       	push	r23
    19d0:	6f 93       	push	r22
    19d2:	80 91 11 20 	lds	r24, 0x2011	; 0x802011 <rate+0x1>
    19d6:	8f 93       	push	r24
    19d8:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <rate>
    19dc:	8f 93       	push	r24
    19de:	1f 93       	push	r17
    19e0:	0f 93       	push	r16
    19e2:	ff 92       	push	r15
    19e4:	ef 92       	push	r14
    19e6:	df 92       	push	r13
    19e8:	cf 92       	push	r12
    19ea:	47 d4       	rcall	.+2190   	; 0x227a <printf>
	}
    19ec:	cd bf       	out	0x3d, r28	; 61
    19ee:	de bf       	out	0x3e, r29	; 62
    19f0:	7f cf       	rjmp	.-258    	; 0x18f0 <main+0x74>

000019f2 <__vector_47>:
	TCE0.CTRLA = 0x07; // divisor set to 1024
	TCE0.PER = 3124; // 1 Hz
	TCE0.INTCTRLA = TC_OVFINTLVL_LO_gc; // CCA int flag Lo level
}

ISR(TCE0_OVF_vect){
    19f2:	1f 92       	push	r1
    19f4:	0f 92       	push	r0
    19f6:	0f b6       	in	r0, 0x3f	; 63
    19f8:	0f 92       	push	r0
    19fa:	11 24       	eor	r1, r1
    19fc:	08 b6       	in	r0, 0x38	; 56
    19fe:	0f 92       	push	r0
    1a00:	18 be       	out	0x38, r1	; 56
    1a02:	8f 93       	push	r24
    1a04:	9f 93       	push	r25
	timer++;
    1a06:	80 91 98 20 	lds	r24, 0x2098	; 0x802098 <timer>
    1a0a:	90 91 99 20 	lds	r25, 0x2099	; 0x802099 <timer+0x1>
    1a0e:	01 96       	adiw	r24, 0x01	; 1
    1a10:	80 93 98 20 	sts	0x2098, r24	; 0x802098 <timer>
    1a14:	90 93 99 20 	sts	0x2099, r25	; 0x802099 <timer+0x1>
    1a18:	9f 91       	pop	r25
    1a1a:	8f 91       	pop	r24
    1a1c:	0f 90       	pop	r0
    1a1e:	08 be       	out	0x38, r0	; 56
    1a20:	0f 90       	pop	r0
    1a22:	0f be       	out	0x3f, r0	; 63
    1a24:	0f 90       	pop	r0
    1a26:	1f 90       	pop	r1
    1a28:	18 95       	reti

00001a2a <__subsf3>:
    1a2a:	50 58       	subi	r21, 0x80	; 128

00001a2c <__addsf3>:
    1a2c:	bb 27       	eor	r27, r27
    1a2e:	aa 27       	eor	r26, r26
    1a30:	0e d0       	rcall	.+28     	; 0x1a4e <__addsf3x>
    1a32:	75 c1       	rjmp	.+746    	; 0x1d1e <__fp_round>
    1a34:	66 d1       	rcall	.+716    	; 0x1d02 <__fp_pscA>
    1a36:	30 f0       	brcs	.+12     	; 0x1a44 <__addsf3+0x18>
    1a38:	6b d1       	rcall	.+726    	; 0x1d10 <__fp_pscB>
    1a3a:	20 f0       	brcs	.+8      	; 0x1a44 <__addsf3+0x18>
    1a3c:	31 f4       	brne	.+12     	; 0x1a4a <__addsf3+0x1e>
    1a3e:	9f 3f       	cpi	r25, 0xFF	; 255
    1a40:	11 f4       	brne	.+4      	; 0x1a46 <__addsf3+0x1a>
    1a42:	1e f4       	brtc	.+6      	; 0x1a4a <__addsf3+0x1e>
    1a44:	5b c1       	rjmp	.+694    	; 0x1cfc <__fp_nan>
    1a46:	0e f4       	brtc	.+2      	; 0x1a4a <__addsf3+0x1e>
    1a48:	e0 95       	com	r30
    1a4a:	e7 fb       	bst	r30, 7
    1a4c:	51 c1       	rjmp	.+674    	; 0x1cf0 <__fp_inf>

00001a4e <__addsf3x>:
    1a4e:	e9 2f       	mov	r30, r25
    1a50:	77 d1       	rcall	.+750    	; 0x1d40 <__fp_split3>
    1a52:	80 f3       	brcs	.-32     	; 0x1a34 <__addsf3+0x8>
    1a54:	ba 17       	cp	r27, r26
    1a56:	62 07       	cpc	r22, r18
    1a58:	73 07       	cpc	r23, r19
    1a5a:	84 07       	cpc	r24, r20
    1a5c:	95 07       	cpc	r25, r21
    1a5e:	18 f0       	brcs	.+6      	; 0x1a66 <__addsf3x+0x18>
    1a60:	71 f4       	brne	.+28     	; 0x1a7e <__addsf3x+0x30>
    1a62:	9e f5       	brtc	.+102    	; 0x1aca <__addsf3x+0x7c>
    1a64:	8f c1       	rjmp	.+798    	; 0x1d84 <__fp_zero>
    1a66:	0e f4       	brtc	.+2      	; 0x1a6a <__addsf3x+0x1c>
    1a68:	e0 95       	com	r30
    1a6a:	0b 2e       	mov	r0, r27
    1a6c:	ba 2f       	mov	r27, r26
    1a6e:	a0 2d       	mov	r26, r0
    1a70:	0b 01       	movw	r0, r22
    1a72:	b9 01       	movw	r22, r18
    1a74:	90 01       	movw	r18, r0
    1a76:	0c 01       	movw	r0, r24
    1a78:	ca 01       	movw	r24, r20
    1a7a:	a0 01       	movw	r20, r0
    1a7c:	11 24       	eor	r1, r1
    1a7e:	ff 27       	eor	r31, r31
    1a80:	59 1b       	sub	r21, r25
    1a82:	99 f0       	breq	.+38     	; 0x1aaa <__addsf3x+0x5c>
    1a84:	59 3f       	cpi	r21, 0xF9	; 249
    1a86:	50 f4       	brcc	.+20     	; 0x1a9c <__addsf3x+0x4e>
    1a88:	50 3e       	cpi	r21, 0xE0	; 224
    1a8a:	68 f1       	brcs	.+90     	; 0x1ae6 <__addsf3x+0x98>
    1a8c:	1a 16       	cp	r1, r26
    1a8e:	f0 40       	sbci	r31, 0x00	; 0
    1a90:	a2 2f       	mov	r26, r18
    1a92:	23 2f       	mov	r18, r19
    1a94:	34 2f       	mov	r19, r20
    1a96:	44 27       	eor	r20, r20
    1a98:	58 5f       	subi	r21, 0xF8	; 248
    1a9a:	f3 cf       	rjmp	.-26     	; 0x1a82 <__addsf3x+0x34>
    1a9c:	46 95       	lsr	r20
    1a9e:	37 95       	ror	r19
    1aa0:	27 95       	ror	r18
    1aa2:	a7 95       	ror	r26
    1aa4:	f0 40       	sbci	r31, 0x00	; 0
    1aa6:	53 95       	inc	r21
    1aa8:	c9 f7       	brne	.-14     	; 0x1a9c <__addsf3x+0x4e>
    1aaa:	7e f4       	brtc	.+30     	; 0x1aca <__addsf3x+0x7c>
    1aac:	1f 16       	cp	r1, r31
    1aae:	ba 0b       	sbc	r27, r26
    1ab0:	62 0b       	sbc	r22, r18
    1ab2:	73 0b       	sbc	r23, r19
    1ab4:	84 0b       	sbc	r24, r20
    1ab6:	ba f0       	brmi	.+46     	; 0x1ae6 <__addsf3x+0x98>
    1ab8:	91 50       	subi	r25, 0x01	; 1
    1aba:	a1 f0       	breq	.+40     	; 0x1ae4 <__addsf3x+0x96>
    1abc:	ff 0f       	add	r31, r31
    1abe:	bb 1f       	adc	r27, r27
    1ac0:	66 1f       	adc	r22, r22
    1ac2:	77 1f       	adc	r23, r23
    1ac4:	88 1f       	adc	r24, r24
    1ac6:	c2 f7       	brpl	.-16     	; 0x1ab8 <__addsf3x+0x6a>
    1ac8:	0e c0       	rjmp	.+28     	; 0x1ae6 <__addsf3x+0x98>
    1aca:	ba 0f       	add	r27, r26
    1acc:	62 1f       	adc	r22, r18
    1ace:	73 1f       	adc	r23, r19
    1ad0:	84 1f       	adc	r24, r20
    1ad2:	48 f4       	brcc	.+18     	; 0x1ae6 <__addsf3x+0x98>
    1ad4:	87 95       	ror	r24
    1ad6:	77 95       	ror	r23
    1ad8:	67 95       	ror	r22
    1ada:	b7 95       	ror	r27
    1adc:	f7 95       	ror	r31
    1ade:	9e 3f       	cpi	r25, 0xFE	; 254
    1ae0:	08 f0       	brcs	.+2      	; 0x1ae4 <__addsf3x+0x96>
    1ae2:	b3 cf       	rjmp	.-154    	; 0x1a4a <__addsf3+0x1e>
    1ae4:	93 95       	inc	r25
    1ae6:	88 0f       	add	r24, r24
    1ae8:	08 f0       	brcs	.+2      	; 0x1aec <__addsf3x+0x9e>
    1aea:	99 27       	eor	r25, r25
    1aec:	ee 0f       	add	r30, r30
    1aee:	97 95       	ror	r25
    1af0:	87 95       	ror	r24
    1af2:	08 95       	ret

00001af4 <__cmpsf2>:
    1af4:	d9 d0       	rcall	.+434    	; 0x1ca8 <__fp_cmp>
    1af6:	08 f4       	brcc	.+2      	; 0x1afa <__cmpsf2+0x6>
    1af8:	81 e0       	ldi	r24, 0x01	; 1
    1afa:	08 95       	ret

00001afc <__divsf3>:
    1afc:	0c d0       	rcall	.+24     	; 0x1b16 <__divsf3x>
    1afe:	0f c1       	rjmp	.+542    	; 0x1d1e <__fp_round>
    1b00:	07 d1       	rcall	.+526    	; 0x1d10 <__fp_pscB>
    1b02:	40 f0       	brcs	.+16     	; 0x1b14 <__divsf3+0x18>
    1b04:	fe d0       	rcall	.+508    	; 0x1d02 <__fp_pscA>
    1b06:	30 f0       	brcs	.+12     	; 0x1b14 <__divsf3+0x18>
    1b08:	21 f4       	brne	.+8      	; 0x1b12 <__divsf3+0x16>
    1b0a:	5f 3f       	cpi	r21, 0xFF	; 255
    1b0c:	19 f0       	breq	.+6      	; 0x1b14 <__divsf3+0x18>
    1b0e:	f0 c0       	rjmp	.+480    	; 0x1cf0 <__fp_inf>
    1b10:	51 11       	cpse	r21, r1
    1b12:	39 c1       	rjmp	.+626    	; 0x1d86 <__fp_szero>
    1b14:	f3 c0       	rjmp	.+486    	; 0x1cfc <__fp_nan>

00001b16 <__divsf3x>:
    1b16:	14 d1       	rcall	.+552    	; 0x1d40 <__fp_split3>
    1b18:	98 f3       	brcs	.-26     	; 0x1b00 <__divsf3+0x4>

00001b1a <__divsf3_pse>:
    1b1a:	99 23       	and	r25, r25
    1b1c:	c9 f3       	breq	.-14     	; 0x1b10 <__divsf3+0x14>
    1b1e:	55 23       	and	r21, r21
    1b20:	b1 f3       	breq	.-20     	; 0x1b0e <__divsf3+0x12>
    1b22:	95 1b       	sub	r25, r21
    1b24:	55 0b       	sbc	r21, r21
    1b26:	bb 27       	eor	r27, r27
    1b28:	aa 27       	eor	r26, r26
    1b2a:	62 17       	cp	r22, r18
    1b2c:	73 07       	cpc	r23, r19
    1b2e:	84 07       	cpc	r24, r20
    1b30:	38 f0       	brcs	.+14     	; 0x1b40 <__divsf3_pse+0x26>
    1b32:	9f 5f       	subi	r25, 0xFF	; 255
    1b34:	5f 4f       	sbci	r21, 0xFF	; 255
    1b36:	22 0f       	add	r18, r18
    1b38:	33 1f       	adc	r19, r19
    1b3a:	44 1f       	adc	r20, r20
    1b3c:	aa 1f       	adc	r26, r26
    1b3e:	a9 f3       	breq	.-22     	; 0x1b2a <__divsf3_pse+0x10>
    1b40:	33 d0       	rcall	.+102    	; 0x1ba8 <__divsf3_pse+0x8e>
    1b42:	0e 2e       	mov	r0, r30
    1b44:	3a f0       	brmi	.+14     	; 0x1b54 <__divsf3_pse+0x3a>
    1b46:	e0 e8       	ldi	r30, 0x80	; 128
    1b48:	30 d0       	rcall	.+96     	; 0x1baa <__divsf3_pse+0x90>
    1b4a:	91 50       	subi	r25, 0x01	; 1
    1b4c:	50 40       	sbci	r21, 0x00	; 0
    1b4e:	e6 95       	lsr	r30
    1b50:	00 1c       	adc	r0, r0
    1b52:	ca f7       	brpl	.-14     	; 0x1b46 <__divsf3_pse+0x2c>
    1b54:	29 d0       	rcall	.+82     	; 0x1ba8 <__divsf3_pse+0x8e>
    1b56:	fe 2f       	mov	r31, r30
    1b58:	27 d0       	rcall	.+78     	; 0x1ba8 <__divsf3_pse+0x8e>
    1b5a:	66 0f       	add	r22, r22
    1b5c:	77 1f       	adc	r23, r23
    1b5e:	88 1f       	adc	r24, r24
    1b60:	bb 1f       	adc	r27, r27
    1b62:	26 17       	cp	r18, r22
    1b64:	37 07       	cpc	r19, r23
    1b66:	48 07       	cpc	r20, r24
    1b68:	ab 07       	cpc	r26, r27
    1b6a:	b0 e8       	ldi	r27, 0x80	; 128
    1b6c:	09 f0       	breq	.+2      	; 0x1b70 <__divsf3_pse+0x56>
    1b6e:	bb 0b       	sbc	r27, r27
    1b70:	80 2d       	mov	r24, r0
    1b72:	bf 01       	movw	r22, r30
    1b74:	ff 27       	eor	r31, r31
    1b76:	93 58       	subi	r25, 0x83	; 131
    1b78:	5f 4f       	sbci	r21, 0xFF	; 255
    1b7a:	2a f0       	brmi	.+10     	; 0x1b86 <__divsf3_pse+0x6c>
    1b7c:	9e 3f       	cpi	r25, 0xFE	; 254
    1b7e:	51 05       	cpc	r21, r1
    1b80:	68 f0       	brcs	.+26     	; 0x1b9c <__divsf3_pse+0x82>
    1b82:	b6 c0       	rjmp	.+364    	; 0x1cf0 <__fp_inf>
    1b84:	00 c1       	rjmp	.+512    	; 0x1d86 <__fp_szero>
    1b86:	5f 3f       	cpi	r21, 0xFF	; 255
    1b88:	ec f3       	brlt	.-6      	; 0x1b84 <__divsf3_pse+0x6a>
    1b8a:	98 3e       	cpi	r25, 0xE8	; 232
    1b8c:	dc f3       	brlt	.-10     	; 0x1b84 <__divsf3_pse+0x6a>
    1b8e:	86 95       	lsr	r24
    1b90:	77 95       	ror	r23
    1b92:	67 95       	ror	r22
    1b94:	b7 95       	ror	r27
    1b96:	f7 95       	ror	r31
    1b98:	9f 5f       	subi	r25, 0xFF	; 255
    1b9a:	c9 f7       	brne	.-14     	; 0x1b8e <__divsf3_pse+0x74>
    1b9c:	88 0f       	add	r24, r24
    1b9e:	91 1d       	adc	r25, r1
    1ba0:	96 95       	lsr	r25
    1ba2:	87 95       	ror	r24
    1ba4:	97 f9       	bld	r25, 7
    1ba6:	08 95       	ret
    1ba8:	e1 e0       	ldi	r30, 0x01	; 1
    1baa:	66 0f       	add	r22, r22
    1bac:	77 1f       	adc	r23, r23
    1bae:	88 1f       	adc	r24, r24
    1bb0:	bb 1f       	adc	r27, r27
    1bb2:	62 17       	cp	r22, r18
    1bb4:	73 07       	cpc	r23, r19
    1bb6:	84 07       	cpc	r24, r20
    1bb8:	ba 07       	cpc	r27, r26
    1bba:	20 f0       	brcs	.+8      	; 0x1bc4 <__divsf3_pse+0xaa>
    1bbc:	62 1b       	sub	r22, r18
    1bbe:	73 0b       	sbc	r23, r19
    1bc0:	84 0b       	sbc	r24, r20
    1bc2:	ba 0b       	sbc	r27, r26
    1bc4:	ee 1f       	adc	r30, r30
    1bc6:	88 f7       	brcc	.-30     	; 0x1baa <__divsf3_pse+0x90>
    1bc8:	e0 95       	com	r30
    1bca:	08 95       	ret

00001bcc <__fixsfsi>:
    1bcc:	04 d0       	rcall	.+8      	; 0x1bd6 <__fixunssfsi>
    1bce:	68 94       	set
    1bd0:	b1 11       	cpse	r27, r1
    1bd2:	d9 c0       	rjmp	.+434    	; 0x1d86 <__fp_szero>
    1bd4:	08 95       	ret

00001bd6 <__fixunssfsi>:
    1bd6:	bc d0       	rcall	.+376    	; 0x1d50 <__fp_splitA>
    1bd8:	88 f0       	brcs	.+34     	; 0x1bfc <__fixunssfsi+0x26>
    1bda:	9f 57       	subi	r25, 0x7F	; 127
    1bdc:	90 f0       	brcs	.+36     	; 0x1c02 <__fixunssfsi+0x2c>
    1bde:	b9 2f       	mov	r27, r25
    1be0:	99 27       	eor	r25, r25
    1be2:	b7 51       	subi	r27, 0x17	; 23
    1be4:	a0 f0       	brcs	.+40     	; 0x1c0e <__fixunssfsi+0x38>
    1be6:	d1 f0       	breq	.+52     	; 0x1c1c <__fixunssfsi+0x46>
    1be8:	66 0f       	add	r22, r22
    1bea:	77 1f       	adc	r23, r23
    1bec:	88 1f       	adc	r24, r24
    1bee:	99 1f       	adc	r25, r25
    1bf0:	1a f0       	brmi	.+6      	; 0x1bf8 <__fixunssfsi+0x22>
    1bf2:	ba 95       	dec	r27
    1bf4:	c9 f7       	brne	.-14     	; 0x1be8 <__fixunssfsi+0x12>
    1bf6:	12 c0       	rjmp	.+36     	; 0x1c1c <__fixunssfsi+0x46>
    1bf8:	b1 30       	cpi	r27, 0x01	; 1
    1bfa:	81 f0       	breq	.+32     	; 0x1c1c <__fixunssfsi+0x46>
    1bfc:	c3 d0       	rcall	.+390    	; 0x1d84 <__fp_zero>
    1bfe:	b1 e0       	ldi	r27, 0x01	; 1
    1c00:	08 95       	ret
    1c02:	c0 c0       	rjmp	.+384    	; 0x1d84 <__fp_zero>
    1c04:	67 2f       	mov	r22, r23
    1c06:	78 2f       	mov	r23, r24
    1c08:	88 27       	eor	r24, r24
    1c0a:	b8 5f       	subi	r27, 0xF8	; 248
    1c0c:	39 f0       	breq	.+14     	; 0x1c1c <__fixunssfsi+0x46>
    1c0e:	b9 3f       	cpi	r27, 0xF9	; 249
    1c10:	cc f3       	brlt	.-14     	; 0x1c04 <__fixunssfsi+0x2e>
    1c12:	86 95       	lsr	r24
    1c14:	77 95       	ror	r23
    1c16:	67 95       	ror	r22
    1c18:	b3 95       	inc	r27
    1c1a:	d9 f7       	brne	.-10     	; 0x1c12 <__fixunssfsi+0x3c>
    1c1c:	3e f4       	brtc	.+14     	; 0x1c2c <__fixunssfsi+0x56>
    1c1e:	90 95       	com	r25
    1c20:	80 95       	com	r24
    1c22:	70 95       	com	r23
    1c24:	61 95       	neg	r22
    1c26:	7f 4f       	sbci	r23, 0xFF	; 255
    1c28:	8f 4f       	sbci	r24, 0xFF	; 255
    1c2a:	9f 4f       	sbci	r25, 0xFF	; 255
    1c2c:	08 95       	ret

00001c2e <__floatunsisf>:
    1c2e:	e8 94       	clt
    1c30:	09 c0       	rjmp	.+18     	; 0x1c44 <__floatsisf+0x12>

00001c32 <__floatsisf>:
    1c32:	97 fb       	bst	r25, 7
    1c34:	3e f4       	brtc	.+14     	; 0x1c44 <__floatsisf+0x12>
    1c36:	90 95       	com	r25
    1c38:	80 95       	com	r24
    1c3a:	70 95       	com	r23
    1c3c:	61 95       	neg	r22
    1c3e:	7f 4f       	sbci	r23, 0xFF	; 255
    1c40:	8f 4f       	sbci	r24, 0xFF	; 255
    1c42:	9f 4f       	sbci	r25, 0xFF	; 255
    1c44:	99 23       	and	r25, r25
    1c46:	a9 f0       	breq	.+42     	; 0x1c72 <__floatsisf+0x40>
    1c48:	f9 2f       	mov	r31, r25
    1c4a:	96 e9       	ldi	r25, 0x96	; 150
    1c4c:	bb 27       	eor	r27, r27
    1c4e:	93 95       	inc	r25
    1c50:	f6 95       	lsr	r31
    1c52:	87 95       	ror	r24
    1c54:	77 95       	ror	r23
    1c56:	67 95       	ror	r22
    1c58:	b7 95       	ror	r27
    1c5a:	f1 11       	cpse	r31, r1
    1c5c:	f8 cf       	rjmp	.-16     	; 0x1c4e <__floatsisf+0x1c>
    1c5e:	fa f4       	brpl	.+62     	; 0x1c9e <__floatsisf+0x6c>
    1c60:	bb 0f       	add	r27, r27
    1c62:	11 f4       	brne	.+4      	; 0x1c68 <__floatsisf+0x36>
    1c64:	60 ff       	sbrs	r22, 0
    1c66:	1b c0       	rjmp	.+54     	; 0x1c9e <__floatsisf+0x6c>
    1c68:	6f 5f       	subi	r22, 0xFF	; 255
    1c6a:	7f 4f       	sbci	r23, 0xFF	; 255
    1c6c:	8f 4f       	sbci	r24, 0xFF	; 255
    1c6e:	9f 4f       	sbci	r25, 0xFF	; 255
    1c70:	16 c0       	rjmp	.+44     	; 0x1c9e <__floatsisf+0x6c>
    1c72:	88 23       	and	r24, r24
    1c74:	11 f0       	breq	.+4      	; 0x1c7a <__floatsisf+0x48>
    1c76:	96 e9       	ldi	r25, 0x96	; 150
    1c78:	11 c0       	rjmp	.+34     	; 0x1c9c <__floatsisf+0x6a>
    1c7a:	77 23       	and	r23, r23
    1c7c:	21 f0       	breq	.+8      	; 0x1c86 <__floatsisf+0x54>
    1c7e:	9e e8       	ldi	r25, 0x8E	; 142
    1c80:	87 2f       	mov	r24, r23
    1c82:	76 2f       	mov	r23, r22
    1c84:	05 c0       	rjmp	.+10     	; 0x1c90 <__floatsisf+0x5e>
    1c86:	66 23       	and	r22, r22
    1c88:	71 f0       	breq	.+28     	; 0x1ca6 <__floatsisf+0x74>
    1c8a:	96 e8       	ldi	r25, 0x86	; 134
    1c8c:	86 2f       	mov	r24, r22
    1c8e:	70 e0       	ldi	r23, 0x00	; 0
    1c90:	60 e0       	ldi	r22, 0x00	; 0
    1c92:	2a f0       	brmi	.+10     	; 0x1c9e <__floatsisf+0x6c>
    1c94:	9a 95       	dec	r25
    1c96:	66 0f       	add	r22, r22
    1c98:	77 1f       	adc	r23, r23
    1c9a:	88 1f       	adc	r24, r24
    1c9c:	da f7       	brpl	.-10     	; 0x1c94 <__floatsisf+0x62>
    1c9e:	88 0f       	add	r24, r24
    1ca0:	96 95       	lsr	r25
    1ca2:	87 95       	ror	r24
    1ca4:	97 f9       	bld	r25, 7
    1ca6:	08 95       	ret

00001ca8 <__fp_cmp>:
    1ca8:	99 0f       	add	r25, r25
    1caa:	00 08       	sbc	r0, r0
    1cac:	55 0f       	add	r21, r21
    1cae:	aa 0b       	sbc	r26, r26
    1cb0:	e0 e8       	ldi	r30, 0x80	; 128
    1cb2:	fe ef       	ldi	r31, 0xFE	; 254
    1cb4:	16 16       	cp	r1, r22
    1cb6:	17 06       	cpc	r1, r23
    1cb8:	e8 07       	cpc	r30, r24
    1cba:	f9 07       	cpc	r31, r25
    1cbc:	c0 f0       	brcs	.+48     	; 0x1cee <__fp_cmp+0x46>
    1cbe:	12 16       	cp	r1, r18
    1cc0:	13 06       	cpc	r1, r19
    1cc2:	e4 07       	cpc	r30, r20
    1cc4:	f5 07       	cpc	r31, r21
    1cc6:	98 f0       	brcs	.+38     	; 0x1cee <__fp_cmp+0x46>
    1cc8:	62 1b       	sub	r22, r18
    1cca:	73 0b       	sbc	r23, r19
    1ccc:	84 0b       	sbc	r24, r20
    1cce:	95 0b       	sbc	r25, r21
    1cd0:	39 f4       	brne	.+14     	; 0x1ce0 <__fp_cmp+0x38>
    1cd2:	0a 26       	eor	r0, r26
    1cd4:	61 f0       	breq	.+24     	; 0x1cee <__fp_cmp+0x46>
    1cd6:	23 2b       	or	r18, r19
    1cd8:	24 2b       	or	r18, r20
    1cda:	25 2b       	or	r18, r21
    1cdc:	21 f4       	brne	.+8      	; 0x1ce6 <__fp_cmp+0x3e>
    1cde:	08 95       	ret
    1ce0:	0a 26       	eor	r0, r26
    1ce2:	09 f4       	brne	.+2      	; 0x1ce6 <__fp_cmp+0x3e>
    1ce4:	a1 40       	sbci	r26, 0x01	; 1
    1ce6:	a6 95       	lsr	r26
    1ce8:	8f ef       	ldi	r24, 0xFF	; 255
    1cea:	81 1d       	adc	r24, r1
    1cec:	81 1d       	adc	r24, r1
    1cee:	08 95       	ret

00001cf0 <__fp_inf>:
    1cf0:	97 f9       	bld	r25, 7
    1cf2:	9f 67       	ori	r25, 0x7F	; 127
    1cf4:	80 e8       	ldi	r24, 0x80	; 128
    1cf6:	70 e0       	ldi	r23, 0x00	; 0
    1cf8:	60 e0       	ldi	r22, 0x00	; 0
    1cfa:	08 95       	ret

00001cfc <__fp_nan>:
    1cfc:	9f ef       	ldi	r25, 0xFF	; 255
    1cfe:	80 ec       	ldi	r24, 0xC0	; 192
    1d00:	08 95       	ret

00001d02 <__fp_pscA>:
    1d02:	00 24       	eor	r0, r0
    1d04:	0a 94       	dec	r0
    1d06:	16 16       	cp	r1, r22
    1d08:	17 06       	cpc	r1, r23
    1d0a:	18 06       	cpc	r1, r24
    1d0c:	09 06       	cpc	r0, r25
    1d0e:	08 95       	ret

00001d10 <__fp_pscB>:
    1d10:	00 24       	eor	r0, r0
    1d12:	0a 94       	dec	r0
    1d14:	12 16       	cp	r1, r18
    1d16:	13 06       	cpc	r1, r19
    1d18:	14 06       	cpc	r1, r20
    1d1a:	05 06       	cpc	r0, r21
    1d1c:	08 95       	ret

00001d1e <__fp_round>:
    1d1e:	09 2e       	mov	r0, r25
    1d20:	03 94       	inc	r0
    1d22:	00 0c       	add	r0, r0
    1d24:	11 f4       	brne	.+4      	; 0x1d2a <__fp_round+0xc>
    1d26:	88 23       	and	r24, r24
    1d28:	52 f0       	brmi	.+20     	; 0x1d3e <__fp_round+0x20>
    1d2a:	bb 0f       	add	r27, r27
    1d2c:	40 f4       	brcc	.+16     	; 0x1d3e <__fp_round+0x20>
    1d2e:	bf 2b       	or	r27, r31
    1d30:	11 f4       	brne	.+4      	; 0x1d36 <__fp_round+0x18>
    1d32:	60 ff       	sbrs	r22, 0
    1d34:	04 c0       	rjmp	.+8      	; 0x1d3e <__fp_round+0x20>
    1d36:	6f 5f       	subi	r22, 0xFF	; 255
    1d38:	7f 4f       	sbci	r23, 0xFF	; 255
    1d3a:	8f 4f       	sbci	r24, 0xFF	; 255
    1d3c:	9f 4f       	sbci	r25, 0xFF	; 255
    1d3e:	08 95       	ret

00001d40 <__fp_split3>:
    1d40:	57 fd       	sbrc	r21, 7
    1d42:	90 58       	subi	r25, 0x80	; 128
    1d44:	44 0f       	add	r20, r20
    1d46:	55 1f       	adc	r21, r21
    1d48:	59 f0       	breq	.+22     	; 0x1d60 <__fp_splitA+0x10>
    1d4a:	5f 3f       	cpi	r21, 0xFF	; 255
    1d4c:	71 f0       	breq	.+28     	; 0x1d6a <__fp_splitA+0x1a>
    1d4e:	47 95       	ror	r20

00001d50 <__fp_splitA>:
    1d50:	88 0f       	add	r24, r24
    1d52:	97 fb       	bst	r25, 7
    1d54:	99 1f       	adc	r25, r25
    1d56:	61 f0       	breq	.+24     	; 0x1d70 <__fp_splitA+0x20>
    1d58:	9f 3f       	cpi	r25, 0xFF	; 255
    1d5a:	79 f0       	breq	.+30     	; 0x1d7a <__fp_splitA+0x2a>
    1d5c:	87 95       	ror	r24
    1d5e:	08 95       	ret
    1d60:	12 16       	cp	r1, r18
    1d62:	13 06       	cpc	r1, r19
    1d64:	14 06       	cpc	r1, r20
    1d66:	55 1f       	adc	r21, r21
    1d68:	f2 cf       	rjmp	.-28     	; 0x1d4e <__fp_split3+0xe>
    1d6a:	46 95       	lsr	r20
    1d6c:	f1 df       	rcall	.-30     	; 0x1d50 <__fp_splitA>
    1d6e:	08 c0       	rjmp	.+16     	; 0x1d80 <__fp_splitA+0x30>
    1d70:	16 16       	cp	r1, r22
    1d72:	17 06       	cpc	r1, r23
    1d74:	18 06       	cpc	r1, r24
    1d76:	99 1f       	adc	r25, r25
    1d78:	f1 cf       	rjmp	.-30     	; 0x1d5c <__fp_splitA+0xc>
    1d7a:	86 95       	lsr	r24
    1d7c:	71 05       	cpc	r23, r1
    1d7e:	61 05       	cpc	r22, r1
    1d80:	08 94       	sec
    1d82:	08 95       	ret

00001d84 <__fp_zero>:
    1d84:	e8 94       	clt

00001d86 <__fp_szero>:
    1d86:	bb 27       	eor	r27, r27
    1d88:	66 27       	eor	r22, r22
    1d8a:	77 27       	eor	r23, r23
    1d8c:	cb 01       	movw	r24, r22
    1d8e:	97 f9       	bld	r25, 7
    1d90:	08 95       	ret

00001d92 <__gesf2>:
    1d92:	8a df       	rcall	.-236    	; 0x1ca8 <__fp_cmp>
    1d94:	08 f4       	brcc	.+2      	; 0x1d98 <__gesf2+0x6>
    1d96:	8f ef       	ldi	r24, 0xFF	; 255
    1d98:	08 95       	ret

00001d9a <__mulsf3>:
    1d9a:	0b d0       	rcall	.+22     	; 0x1db2 <__mulsf3x>
    1d9c:	c0 cf       	rjmp	.-128    	; 0x1d1e <__fp_round>
    1d9e:	b1 df       	rcall	.-158    	; 0x1d02 <__fp_pscA>
    1da0:	28 f0       	brcs	.+10     	; 0x1dac <__mulsf3+0x12>
    1da2:	b6 df       	rcall	.-148    	; 0x1d10 <__fp_pscB>
    1da4:	18 f0       	brcs	.+6      	; 0x1dac <__mulsf3+0x12>
    1da6:	95 23       	and	r25, r21
    1da8:	09 f0       	breq	.+2      	; 0x1dac <__mulsf3+0x12>
    1daa:	a2 cf       	rjmp	.-188    	; 0x1cf0 <__fp_inf>
    1dac:	a7 cf       	rjmp	.-178    	; 0x1cfc <__fp_nan>
    1dae:	11 24       	eor	r1, r1
    1db0:	ea cf       	rjmp	.-44     	; 0x1d86 <__fp_szero>

00001db2 <__mulsf3x>:
    1db2:	c6 df       	rcall	.-116    	; 0x1d40 <__fp_split3>
    1db4:	a0 f3       	brcs	.-24     	; 0x1d9e <__mulsf3+0x4>

00001db6 <__mulsf3_pse>:
    1db6:	95 9f       	mul	r25, r21
    1db8:	d1 f3       	breq	.-12     	; 0x1dae <__mulsf3+0x14>
    1dba:	95 0f       	add	r25, r21
    1dbc:	50 e0       	ldi	r21, 0x00	; 0
    1dbe:	55 1f       	adc	r21, r21
    1dc0:	62 9f       	mul	r22, r18
    1dc2:	f0 01       	movw	r30, r0
    1dc4:	72 9f       	mul	r23, r18
    1dc6:	bb 27       	eor	r27, r27
    1dc8:	f0 0d       	add	r31, r0
    1dca:	b1 1d       	adc	r27, r1
    1dcc:	63 9f       	mul	r22, r19
    1dce:	aa 27       	eor	r26, r26
    1dd0:	f0 0d       	add	r31, r0
    1dd2:	b1 1d       	adc	r27, r1
    1dd4:	aa 1f       	adc	r26, r26
    1dd6:	64 9f       	mul	r22, r20
    1dd8:	66 27       	eor	r22, r22
    1dda:	b0 0d       	add	r27, r0
    1ddc:	a1 1d       	adc	r26, r1
    1dde:	66 1f       	adc	r22, r22
    1de0:	82 9f       	mul	r24, r18
    1de2:	22 27       	eor	r18, r18
    1de4:	b0 0d       	add	r27, r0
    1de6:	a1 1d       	adc	r26, r1
    1de8:	62 1f       	adc	r22, r18
    1dea:	73 9f       	mul	r23, r19
    1dec:	b0 0d       	add	r27, r0
    1dee:	a1 1d       	adc	r26, r1
    1df0:	62 1f       	adc	r22, r18
    1df2:	83 9f       	mul	r24, r19
    1df4:	a0 0d       	add	r26, r0
    1df6:	61 1d       	adc	r22, r1
    1df8:	22 1f       	adc	r18, r18
    1dfa:	74 9f       	mul	r23, r20
    1dfc:	33 27       	eor	r19, r19
    1dfe:	a0 0d       	add	r26, r0
    1e00:	61 1d       	adc	r22, r1
    1e02:	23 1f       	adc	r18, r19
    1e04:	84 9f       	mul	r24, r20
    1e06:	60 0d       	add	r22, r0
    1e08:	21 1d       	adc	r18, r1
    1e0a:	82 2f       	mov	r24, r18
    1e0c:	76 2f       	mov	r23, r22
    1e0e:	6a 2f       	mov	r22, r26
    1e10:	11 24       	eor	r1, r1
    1e12:	9f 57       	subi	r25, 0x7F	; 127
    1e14:	50 40       	sbci	r21, 0x00	; 0
    1e16:	8a f0       	brmi	.+34     	; 0x1e3a <__mulsf3_pse+0x84>
    1e18:	e1 f0       	breq	.+56     	; 0x1e52 <__mulsf3_pse+0x9c>
    1e1a:	88 23       	and	r24, r24
    1e1c:	4a f0       	brmi	.+18     	; 0x1e30 <__mulsf3_pse+0x7a>
    1e1e:	ee 0f       	add	r30, r30
    1e20:	ff 1f       	adc	r31, r31
    1e22:	bb 1f       	adc	r27, r27
    1e24:	66 1f       	adc	r22, r22
    1e26:	77 1f       	adc	r23, r23
    1e28:	88 1f       	adc	r24, r24
    1e2a:	91 50       	subi	r25, 0x01	; 1
    1e2c:	50 40       	sbci	r21, 0x00	; 0
    1e2e:	a9 f7       	brne	.-22     	; 0x1e1a <__mulsf3_pse+0x64>
    1e30:	9e 3f       	cpi	r25, 0xFE	; 254
    1e32:	51 05       	cpc	r21, r1
    1e34:	70 f0       	brcs	.+28     	; 0x1e52 <__mulsf3_pse+0x9c>
    1e36:	5c cf       	rjmp	.-328    	; 0x1cf0 <__fp_inf>
    1e38:	a6 cf       	rjmp	.-180    	; 0x1d86 <__fp_szero>
    1e3a:	5f 3f       	cpi	r21, 0xFF	; 255
    1e3c:	ec f3       	brlt	.-6      	; 0x1e38 <__mulsf3_pse+0x82>
    1e3e:	98 3e       	cpi	r25, 0xE8	; 232
    1e40:	dc f3       	brlt	.-10     	; 0x1e38 <__mulsf3_pse+0x82>
    1e42:	86 95       	lsr	r24
    1e44:	77 95       	ror	r23
    1e46:	67 95       	ror	r22
    1e48:	b7 95       	ror	r27
    1e4a:	f7 95       	ror	r31
    1e4c:	e7 95       	ror	r30
    1e4e:	9f 5f       	subi	r25, 0xFF	; 255
    1e50:	c1 f7       	brne	.-16     	; 0x1e42 <__mulsf3_pse+0x8c>
    1e52:	fe 2b       	or	r31, r30
    1e54:	88 0f       	add	r24, r24
    1e56:	91 1d       	adc	r25, r1
    1e58:	96 95       	lsr	r25
    1e5a:	87 95       	ror	r24
    1e5c:	97 f9       	bld	r25, 7
    1e5e:	08 95       	ret

00001e60 <pow>:
    1e60:	fa 01       	movw	r30, r20
    1e62:	ee 0f       	add	r30, r30
    1e64:	ff 1f       	adc	r31, r31
    1e66:	30 96       	adiw	r30, 0x00	; 0
    1e68:	21 05       	cpc	r18, r1
    1e6a:	31 05       	cpc	r19, r1
    1e6c:	99 f1       	breq	.+102    	; 0x1ed4 <pow+0x74>
    1e6e:	61 15       	cp	r22, r1
    1e70:	71 05       	cpc	r23, r1
    1e72:	61 f4       	brne	.+24     	; 0x1e8c <pow+0x2c>
    1e74:	80 38       	cpi	r24, 0x80	; 128
    1e76:	bf e3       	ldi	r27, 0x3F	; 63
    1e78:	9b 07       	cpc	r25, r27
    1e7a:	49 f1       	breq	.+82     	; 0x1ece <pow+0x6e>
    1e7c:	68 94       	set
    1e7e:	90 38       	cpi	r25, 0x80	; 128
    1e80:	81 05       	cpc	r24, r1
    1e82:	61 f0       	breq	.+24     	; 0x1e9c <pow+0x3c>
    1e84:	80 38       	cpi	r24, 0x80	; 128
    1e86:	bf ef       	ldi	r27, 0xFF	; 255
    1e88:	9b 07       	cpc	r25, r27
    1e8a:	41 f0       	breq	.+16     	; 0x1e9c <pow+0x3c>
    1e8c:	99 23       	and	r25, r25
    1e8e:	42 f5       	brpl	.+80     	; 0x1ee0 <pow+0x80>
    1e90:	ff 3f       	cpi	r31, 0xFF	; 255
    1e92:	e1 05       	cpc	r30, r1
    1e94:	31 05       	cpc	r19, r1
    1e96:	21 05       	cpc	r18, r1
    1e98:	11 f1       	breq	.+68     	; 0x1ede <pow+0x7e>
    1e9a:	e8 94       	clt
    1e9c:	08 94       	sec
    1e9e:	e7 95       	ror	r30
    1ea0:	d9 01       	movw	r26, r18
    1ea2:	aa 23       	and	r26, r26
    1ea4:	29 f4       	brne	.+10     	; 0x1eb0 <pow+0x50>
    1ea6:	ab 2f       	mov	r26, r27
    1ea8:	be 2f       	mov	r27, r30
    1eaa:	f8 5f       	subi	r31, 0xF8	; 248
    1eac:	d0 f3       	brcs	.-12     	; 0x1ea2 <pow+0x42>
    1eae:	10 c0       	rjmp	.+32     	; 0x1ed0 <pow+0x70>
    1eb0:	ff 5f       	subi	r31, 0xFF	; 255
    1eb2:	70 f4       	brcc	.+28     	; 0x1ed0 <pow+0x70>
    1eb4:	a6 95       	lsr	r26
    1eb6:	e0 f7       	brcc	.-8      	; 0x1eb0 <pow+0x50>
    1eb8:	f7 39       	cpi	r31, 0x97	; 151
    1eba:	50 f0       	brcs	.+20     	; 0x1ed0 <pow+0x70>
    1ebc:	19 f0       	breq	.+6      	; 0x1ec4 <pow+0x64>
    1ebe:	ff 3a       	cpi	r31, 0xAF	; 175
    1ec0:	38 f4       	brcc	.+14     	; 0x1ed0 <pow+0x70>
    1ec2:	9f 77       	andi	r25, 0x7F	; 127
    1ec4:	9f 93       	push	r25
    1ec6:	0c d0       	rcall	.+24     	; 0x1ee0 <pow+0x80>
    1ec8:	0f 90       	pop	r0
    1eca:	07 fc       	sbrc	r0, 7
    1ecc:	90 58       	subi	r25, 0x80	; 128
    1ece:	08 95       	ret
    1ed0:	3e f0       	brts	.+14     	; 0x1ee0 <pow+0x80>
    1ed2:	14 cf       	rjmp	.-472    	; 0x1cfc <__fp_nan>
    1ed4:	60 e0       	ldi	r22, 0x00	; 0
    1ed6:	70 e0       	ldi	r23, 0x00	; 0
    1ed8:	80 e8       	ldi	r24, 0x80	; 128
    1eda:	9f e3       	ldi	r25, 0x3F	; 63
    1edc:	08 95       	ret
    1ede:	4f e7       	ldi	r20, 0x7F	; 127
    1ee0:	9f 77       	andi	r25, 0x7F	; 127
    1ee2:	5f 93       	push	r21
    1ee4:	4f 93       	push	r20
    1ee6:	3f 93       	push	r19
    1ee8:	2f 93       	push	r18
    1eea:	9e d0       	rcall	.+316    	; 0x2028 <log>
    1eec:	2f 91       	pop	r18
    1eee:	3f 91       	pop	r19
    1ef0:	4f 91       	pop	r20
    1ef2:	5f 91       	pop	r21
    1ef4:	52 df       	rcall	.-348    	; 0x1d9a <__mulsf3>
    1ef6:	05 c0       	rjmp	.+10     	; 0x1f02 <exp>
    1ef8:	19 f4       	brne	.+6      	; 0x1f00 <pow+0xa0>
    1efa:	0e f0       	brts	.+2      	; 0x1efe <pow+0x9e>
    1efc:	f9 ce       	rjmp	.-526    	; 0x1cf0 <__fp_inf>
    1efe:	42 cf       	rjmp	.-380    	; 0x1d84 <__fp_zero>
    1f00:	fd ce       	rjmp	.-518    	; 0x1cfc <__fp_nan>

00001f02 <exp>:
    1f02:	26 df       	rcall	.-436    	; 0x1d50 <__fp_splitA>
    1f04:	c8 f3       	brcs	.-14     	; 0x1ef8 <pow+0x98>
    1f06:	96 38       	cpi	r25, 0x86	; 134
    1f08:	c0 f7       	brcc	.-16     	; 0x1efa <pow+0x9a>
    1f0a:	07 f8       	bld	r0, 7
    1f0c:	0f 92       	push	r0
    1f0e:	e8 94       	clt
    1f10:	2b e3       	ldi	r18, 0x3B	; 59
    1f12:	3a ea       	ldi	r19, 0xAA	; 170
    1f14:	48 eb       	ldi	r20, 0xB8	; 184
    1f16:	5f e7       	ldi	r21, 0x7F	; 127
    1f18:	4e df       	rcall	.-356    	; 0x1db6 <__mulsf3_pse>
    1f1a:	0f 92       	push	r0
    1f1c:	0f 92       	push	r0
    1f1e:	0f 92       	push	r0
    1f20:	4d b7       	in	r20, 0x3d	; 61
    1f22:	5e b7       	in	r21, 0x3e	; 62
    1f24:	0f 92       	push	r0
    1f26:	c0 d0       	rcall	.+384    	; 0x20a8 <modf>
    1f28:	ec ef       	ldi	r30, 0xFC	; 252
    1f2a:	f1 e0       	ldi	r31, 0x01	; 1
    1f2c:	16 d0       	rcall	.+44     	; 0x1f5a <__fp_powser>
    1f2e:	4f 91       	pop	r20
    1f30:	5f 91       	pop	r21
    1f32:	ef 91       	pop	r30
    1f34:	ff 91       	pop	r31
    1f36:	e5 95       	asr	r30
    1f38:	ee 1f       	adc	r30, r30
    1f3a:	ff 1f       	adc	r31, r31
    1f3c:	49 f0       	breq	.+18     	; 0x1f50 <exp+0x4e>
    1f3e:	fe 57       	subi	r31, 0x7E	; 126
    1f40:	e0 68       	ori	r30, 0x80	; 128
    1f42:	44 27       	eor	r20, r20
    1f44:	ee 0f       	add	r30, r30
    1f46:	44 1f       	adc	r20, r20
    1f48:	fa 95       	dec	r31
    1f4a:	e1 f7       	brne	.-8      	; 0x1f44 <exp+0x42>
    1f4c:	41 95       	neg	r20
    1f4e:	55 0b       	sbc	r21, r21
    1f50:	32 d0       	rcall	.+100    	; 0x1fb6 <ldexp>
    1f52:	0f 90       	pop	r0
    1f54:	07 fe       	sbrs	r0, 7
    1f56:	26 c0       	rjmp	.+76     	; 0x1fa4 <inverse>
    1f58:	08 95       	ret

00001f5a <__fp_powser>:
    1f5a:	df 93       	push	r29
    1f5c:	cf 93       	push	r28
    1f5e:	1f 93       	push	r17
    1f60:	0f 93       	push	r16
    1f62:	ff 92       	push	r15
    1f64:	ef 92       	push	r14
    1f66:	df 92       	push	r13
    1f68:	7b 01       	movw	r14, r22
    1f6a:	8c 01       	movw	r16, r24
    1f6c:	68 94       	set
    1f6e:	05 c0       	rjmp	.+10     	; 0x1f7a <__fp_powser+0x20>
    1f70:	da 2e       	mov	r13, r26
    1f72:	ef 01       	movw	r28, r30
    1f74:	1e df       	rcall	.-452    	; 0x1db2 <__mulsf3x>
    1f76:	fe 01       	movw	r30, r28
    1f78:	e8 94       	clt
    1f7a:	a5 91       	lpm	r26, Z+
    1f7c:	25 91       	lpm	r18, Z+
    1f7e:	35 91       	lpm	r19, Z+
    1f80:	45 91       	lpm	r20, Z+
    1f82:	55 91       	lpm	r21, Z+
    1f84:	ae f3       	brts	.-22     	; 0x1f70 <__fp_powser+0x16>
    1f86:	ef 01       	movw	r28, r30
    1f88:	62 dd       	rcall	.-1340   	; 0x1a4e <__addsf3x>
    1f8a:	fe 01       	movw	r30, r28
    1f8c:	97 01       	movw	r18, r14
    1f8e:	a8 01       	movw	r20, r16
    1f90:	da 94       	dec	r13
    1f92:	79 f7       	brne	.-34     	; 0x1f72 <__fp_powser+0x18>
    1f94:	df 90       	pop	r13
    1f96:	ef 90       	pop	r14
    1f98:	ff 90       	pop	r15
    1f9a:	0f 91       	pop	r16
    1f9c:	1f 91       	pop	r17
    1f9e:	cf 91       	pop	r28
    1fa0:	df 91       	pop	r29
    1fa2:	08 95       	ret

00001fa4 <inverse>:
    1fa4:	9b 01       	movw	r18, r22
    1fa6:	ac 01       	movw	r20, r24
    1fa8:	60 e0       	ldi	r22, 0x00	; 0
    1faa:	70 e0       	ldi	r23, 0x00	; 0
    1fac:	80 e8       	ldi	r24, 0x80	; 128
    1fae:	9f e3       	ldi	r25, 0x3F	; 63
    1fb0:	a5 cd       	rjmp	.-1206   	; 0x1afc <__divsf3>
    1fb2:	9e ce       	rjmp	.-708    	; 0x1cf0 <__fp_inf>
    1fb4:	ac c0       	rjmp	.+344    	; 0x210e <__fp_mpack>

00001fb6 <ldexp>:
    1fb6:	cc de       	rcall	.-616    	; 0x1d50 <__fp_splitA>
    1fb8:	e8 f3       	brcs	.-6      	; 0x1fb4 <inverse+0x10>
    1fba:	99 23       	and	r25, r25
    1fbc:	d9 f3       	breq	.-10     	; 0x1fb4 <inverse+0x10>
    1fbe:	94 0f       	add	r25, r20
    1fc0:	51 1d       	adc	r21, r1
    1fc2:	bb f3       	brvs	.-18     	; 0x1fb2 <inverse+0xe>
    1fc4:	91 50       	subi	r25, 0x01	; 1
    1fc6:	50 40       	sbci	r21, 0x00	; 0
    1fc8:	94 f0       	brlt	.+36     	; 0x1fee <ldexp+0x38>
    1fca:	59 f0       	breq	.+22     	; 0x1fe2 <ldexp+0x2c>
    1fcc:	88 23       	and	r24, r24
    1fce:	32 f0       	brmi	.+12     	; 0x1fdc <ldexp+0x26>
    1fd0:	66 0f       	add	r22, r22
    1fd2:	77 1f       	adc	r23, r23
    1fd4:	88 1f       	adc	r24, r24
    1fd6:	91 50       	subi	r25, 0x01	; 1
    1fd8:	50 40       	sbci	r21, 0x00	; 0
    1fda:	c1 f7       	brne	.-16     	; 0x1fcc <ldexp+0x16>
    1fdc:	9e 3f       	cpi	r25, 0xFE	; 254
    1fde:	51 05       	cpc	r21, r1
    1fe0:	44 f7       	brge	.-48     	; 0x1fb2 <inverse+0xe>
    1fe2:	88 0f       	add	r24, r24
    1fe4:	91 1d       	adc	r25, r1
    1fe6:	96 95       	lsr	r25
    1fe8:	87 95       	ror	r24
    1fea:	97 f9       	bld	r25, 7
    1fec:	08 95       	ret
    1fee:	5f 3f       	cpi	r21, 0xFF	; 255
    1ff0:	ac f0       	brlt	.+42     	; 0x201c <ldexp+0x66>
    1ff2:	98 3e       	cpi	r25, 0xE8	; 232
    1ff4:	9c f0       	brlt	.+38     	; 0x201c <ldexp+0x66>
    1ff6:	bb 27       	eor	r27, r27
    1ff8:	86 95       	lsr	r24
    1ffa:	77 95       	ror	r23
    1ffc:	67 95       	ror	r22
    1ffe:	b7 95       	ror	r27
    2000:	08 f4       	brcc	.+2      	; 0x2004 <ldexp+0x4e>
    2002:	b1 60       	ori	r27, 0x01	; 1
    2004:	93 95       	inc	r25
    2006:	c1 f7       	brne	.-16     	; 0x1ff8 <ldexp+0x42>
    2008:	bb 0f       	add	r27, r27
    200a:	58 f7       	brcc	.-42     	; 0x1fe2 <ldexp+0x2c>
    200c:	11 f4       	brne	.+4      	; 0x2012 <ldexp+0x5c>
    200e:	60 ff       	sbrs	r22, 0
    2010:	e8 cf       	rjmp	.-48     	; 0x1fe2 <ldexp+0x2c>
    2012:	6f 5f       	subi	r22, 0xFF	; 255
    2014:	7f 4f       	sbci	r23, 0xFF	; 255
    2016:	8f 4f       	sbci	r24, 0xFF	; 255
    2018:	9f 4f       	sbci	r25, 0xFF	; 255
    201a:	e3 cf       	rjmp	.-58     	; 0x1fe2 <ldexp+0x2c>
    201c:	b4 ce       	rjmp	.-664    	; 0x1d86 <__fp_szero>
    201e:	0e f0       	brts	.+2      	; 0x2022 <ldexp+0x6c>
    2020:	76 c0       	rjmp	.+236    	; 0x210e <__fp_mpack>
    2022:	6c ce       	rjmp	.-808    	; 0x1cfc <__fp_nan>
    2024:	68 94       	set
    2026:	64 ce       	rjmp	.-824    	; 0x1cf0 <__fp_inf>

00002028 <log>:
    2028:	93 de       	rcall	.-730    	; 0x1d50 <__fp_splitA>
    202a:	c8 f3       	brcs	.-14     	; 0x201e <ldexp+0x68>
    202c:	99 23       	and	r25, r25
    202e:	d1 f3       	breq	.-12     	; 0x2024 <ldexp+0x6e>
    2030:	c6 f3       	brts	.-16     	; 0x2022 <ldexp+0x6c>
    2032:	df 93       	push	r29
    2034:	cf 93       	push	r28
    2036:	1f 93       	push	r17
    2038:	0f 93       	push	r16
    203a:	ff 92       	push	r15
    203c:	c9 2f       	mov	r28, r25
    203e:	dd 27       	eor	r29, r29
    2040:	88 23       	and	r24, r24
    2042:	2a f0       	brmi	.+10     	; 0x204e <log+0x26>
    2044:	21 97       	sbiw	r28, 0x01	; 1
    2046:	66 0f       	add	r22, r22
    2048:	77 1f       	adc	r23, r23
    204a:	88 1f       	adc	r24, r24
    204c:	da f7       	brpl	.-10     	; 0x2044 <log+0x1c>
    204e:	20 e0       	ldi	r18, 0x00	; 0
    2050:	30 e0       	ldi	r19, 0x00	; 0
    2052:	40 e8       	ldi	r20, 0x80	; 128
    2054:	5f eb       	ldi	r21, 0xBF	; 191
    2056:	9f e3       	ldi	r25, 0x3F	; 63
    2058:	88 39       	cpi	r24, 0x98	; 152
    205a:	20 f0       	brcs	.+8      	; 0x2064 <log+0x3c>
    205c:	80 3e       	cpi	r24, 0xE0	; 224
    205e:	30 f0       	brcs	.+12     	; 0x206c <log+0x44>
    2060:	21 96       	adiw	r28, 0x01	; 1
    2062:	8f 77       	andi	r24, 0x7F	; 127
    2064:	e3 dc       	rcall	.-1594   	; 0x1a2c <__addsf3>
    2066:	e4 e2       	ldi	r30, 0x24	; 36
    2068:	f2 e0       	ldi	r31, 0x02	; 2
    206a:	03 c0       	rjmp	.+6      	; 0x2072 <log+0x4a>
    206c:	df dc       	rcall	.-1602   	; 0x1a2c <__addsf3>
    206e:	e1 e5       	ldi	r30, 0x51	; 81
    2070:	f2 e0       	ldi	r31, 0x02	; 2
    2072:	73 df       	rcall	.-282    	; 0x1f5a <__fp_powser>
    2074:	8b 01       	movw	r16, r22
    2076:	be 01       	movw	r22, r28
    2078:	ec 01       	movw	r28, r24
    207a:	fb 2e       	mov	r15, r27
    207c:	6f 57       	subi	r22, 0x7F	; 127
    207e:	71 09       	sbc	r23, r1
    2080:	75 95       	asr	r23
    2082:	77 1f       	adc	r23, r23
    2084:	88 0b       	sbc	r24, r24
    2086:	99 0b       	sbc	r25, r25
    2088:	d4 dd       	rcall	.-1112   	; 0x1c32 <__floatsisf>
    208a:	28 e1       	ldi	r18, 0x18	; 24
    208c:	32 e7       	ldi	r19, 0x72	; 114
    208e:	41 e3       	ldi	r20, 0x31	; 49
    2090:	5f e3       	ldi	r21, 0x3F	; 63
    2092:	8f de       	rcall	.-738    	; 0x1db2 <__mulsf3x>
    2094:	af 2d       	mov	r26, r15
    2096:	98 01       	movw	r18, r16
    2098:	ae 01       	movw	r20, r28
    209a:	ff 90       	pop	r15
    209c:	0f 91       	pop	r16
    209e:	1f 91       	pop	r17
    20a0:	cf 91       	pop	r28
    20a2:	df 91       	pop	r29
    20a4:	d4 dc       	rcall	.-1624   	; 0x1a4e <__addsf3x>
    20a6:	3b ce       	rjmp	.-906    	; 0x1d1e <__fp_round>

000020a8 <modf>:
    20a8:	fa 01       	movw	r30, r20
    20aa:	dc 01       	movw	r26, r24
    20ac:	aa 0f       	add	r26, r26
    20ae:	bb 1f       	adc	r27, r27
    20b0:	9b 01       	movw	r18, r22
    20b2:	ac 01       	movw	r20, r24
    20b4:	bf 57       	subi	r27, 0x7F	; 127
    20b6:	28 f4       	brcc	.+10     	; 0x20c2 <modf+0x1a>
    20b8:	22 27       	eor	r18, r18
    20ba:	33 27       	eor	r19, r19
    20bc:	44 27       	eor	r20, r20
    20be:	50 78       	andi	r21, 0x80	; 128
    20c0:	1f c0       	rjmp	.+62     	; 0x2100 <modf+0x58>
    20c2:	b7 51       	subi	r27, 0x17	; 23
    20c4:	88 f4       	brcc	.+34     	; 0x20e8 <modf+0x40>
    20c6:	ab 2f       	mov	r26, r27
    20c8:	00 24       	eor	r0, r0
    20ca:	46 95       	lsr	r20
    20cc:	37 95       	ror	r19
    20ce:	27 95       	ror	r18
    20d0:	01 1c       	adc	r0, r1
    20d2:	a3 95       	inc	r26
    20d4:	d2 f3       	brmi	.-12     	; 0x20ca <modf+0x22>
    20d6:	00 20       	and	r0, r0
    20d8:	69 f0       	breq	.+26     	; 0x20f4 <modf+0x4c>
    20da:	22 0f       	add	r18, r18
    20dc:	33 1f       	adc	r19, r19
    20de:	44 1f       	adc	r20, r20
    20e0:	b3 95       	inc	r27
    20e2:	da f3       	brmi	.-10     	; 0x20da <modf+0x32>
    20e4:	0d d0       	rcall	.+26     	; 0x2100 <modf+0x58>
    20e6:	a1 cc       	rjmp	.-1726   	; 0x1a2a <__subsf3>
    20e8:	61 30       	cpi	r22, 0x01	; 1
    20ea:	71 05       	cpc	r23, r1
    20ec:	a0 e8       	ldi	r26, 0x80	; 128
    20ee:	8a 07       	cpc	r24, r26
    20f0:	b9 46       	sbci	r27, 0x69	; 105
    20f2:	30 f4       	brcc	.+12     	; 0x2100 <modf+0x58>
    20f4:	9b 01       	movw	r18, r22
    20f6:	ac 01       	movw	r20, r24
    20f8:	66 27       	eor	r22, r22
    20fa:	77 27       	eor	r23, r23
    20fc:	88 27       	eor	r24, r24
    20fe:	90 78       	andi	r25, 0x80	; 128
    2100:	30 96       	adiw	r30, 0x00	; 0
    2102:	21 f0       	breq	.+8      	; 0x210c <modf+0x64>
    2104:	20 83       	st	Z, r18
    2106:	31 83       	std	Z+1, r19	; 0x01
    2108:	42 83       	std	Z+2, r20	; 0x02
    210a:	53 83       	std	Z+3, r21	; 0x03
    210c:	08 95       	ret

0000210e <__fp_mpack>:
    210e:	9f 3f       	cpi	r25, 0xFF	; 255
    2110:	31 f0       	breq	.+12     	; 0x211e <__fp_mpack_finite+0xc>

00002112 <__fp_mpack_finite>:
    2112:	91 50       	subi	r25, 0x01	; 1
    2114:	20 f4       	brcc	.+8      	; 0x211e <__fp_mpack_finite+0xc>
    2116:	87 95       	ror	r24
    2118:	77 95       	ror	r23
    211a:	67 95       	ror	r22
    211c:	b7 95       	ror	r27
    211e:	88 0f       	add	r24, r24
    2120:	91 1d       	adc	r25, r1
    2122:	96 95       	lsr	r25
    2124:	87 95       	ror	r24
    2126:	97 f9       	bld	r25, 7
    2128:	08 95       	ret

0000212a <__mulsi3>:
    212a:	db 01       	movw	r26, r22
    212c:	8f 93       	push	r24
    212e:	9f 93       	push	r25
    2130:	41 d0       	rcall	.+130    	; 0x21b4 <__muluhisi3>
    2132:	bf 91       	pop	r27
    2134:	af 91       	pop	r26
    2136:	a2 9f       	mul	r26, r18
    2138:	80 0d       	add	r24, r0
    213a:	91 1d       	adc	r25, r1
    213c:	a3 9f       	mul	r26, r19
    213e:	90 0d       	add	r25, r0
    2140:	b2 9f       	mul	r27, r18
    2142:	90 0d       	add	r25, r0
    2144:	11 24       	eor	r1, r1
    2146:	08 95       	ret

00002148 <__udivmodhi4>:
    2148:	aa 1b       	sub	r26, r26
    214a:	bb 1b       	sub	r27, r27
    214c:	51 e1       	ldi	r21, 0x11	; 17
    214e:	07 c0       	rjmp	.+14     	; 0x215e <__udivmodhi4_ep>

00002150 <__udivmodhi4_loop>:
    2150:	aa 1f       	adc	r26, r26
    2152:	bb 1f       	adc	r27, r27
    2154:	a6 17       	cp	r26, r22
    2156:	b7 07       	cpc	r27, r23
    2158:	10 f0       	brcs	.+4      	; 0x215e <__udivmodhi4_ep>
    215a:	a6 1b       	sub	r26, r22
    215c:	b7 0b       	sbc	r27, r23

0000215e <__udivmodhi4_ep>:
    215e:	88 1f       	adc	r24, r24
    2160:	99 1f       	adc	r25, r25
    2162:	5a 95       	dec	r21
    2164:	a9 f7       	brne	.-22     	; 0x2150 <__udivmodhi4_loop>
    2166:	80 95       	com	r24
    2168:	90 95       	com	r25
    216a:	bc 01       	movw	r22, r24
    216c:	cd 01       	movw	r24, r26
    216e:	08 95       	ret

00002170 <__udivmodsi4>:
    2170:	a1 e2       	ldi	r26, 0x21	; 33
    2172:	1a 2e       	mov	r1, r26
    2174:	aa 1b       	sub	r26, r26
    2176:	bb 1b       	sub	r27, r27
    2178:	fd 01       	movw	r30, r26
    217a:	0d c0       	rjmp	.+26     	; 0x2196 <__udivmodsi4_ep>

0000217c <__udivmodsi4_loop>:
    217c:	aa 1f       	adc	r26, r26
    217e:	bb 1f       	adc	r27, r27
    2180:	ee 1f       	adc	r30, r30
    2182:	ff 1f       	adc	r31, r31
    2184:	a2 17       	cp	r26, r18
    2186:	b3 07       	cpc	r27, r19
    2188:	e4 07       	cpc	r30, r20
    218a:	f5 07       	cpc	r31, r21
    218c:	20 f0       	brcs	.+8      	; 0x2196 <__udivmodsi4_ep>
    218e:	a2 1b       	sub	r26, r18
    2190:	b3 0b       	sbc	r27, r19
    2192:	e4 0b       	sbc	r30, r20
    2194:	f5 0b       	sbc	r31, r21

00002196 <__udivmodsi4_ep>:
    2196:	66 1f       	adc	r22, r22
    2198:	77 1f       	adc	r23, r23
    219a:	88 1f       	adc	r24, r24
    219c:	99 1f       	adc	r25, r25
    219e:	1a 94       	dec	r1
    21a0:	69 f7       	brne	.-38     	; 0x217c <__udivmodsi4_loop>
    21a2:	60 95       	com	r22
    21a4:	70 95       	com	r23
    21a6:	80 95       	com	r24
    21a8:	90 95       	com	r25
    21aa:	9b 01       	movw	r18, r22
    21ac:	ac 01       	movw	r20, r24
    21ae:	bd 01       	movw	r22, r26
    21b0:	cf 01       	movw	r24, r30
    21b2:	08 95       	ret

000021b4 <__muluhisi3>:
    21b4:	09 d0       	rcall	.+18     	; 0x21c8 <__umulhisi3>
    21b6:	a5 9f       	mul	r26, r21
    21b8:	90 0d       	add	r25, r0
    21ba:	b4 9f       	mul	r27, r20
    21bc:	90 0d       	add	r25, r0
    21be:	a4 9f       	mul	r26, r20
    21c0:	80 0d       	add	r24, r0
    21c2:	91 1d       	adc	r25, r1
    21c4:	11 24       	eor	r1, r1
    21c6:	08 95       	ret

000021c8 <__umulhisi3>:
    21c8:	a2 9f       	mul	r26, r18
    21ca:	b0 01       	movw	r22, r0
    21cc:	b3 9f       	mul	r27, r19
    21ce:	c0 01       	movw	r24, r0
    21d0:	a3 9f       	mul	r26, r19
    21d2:	70 0d       	add	r23, r0
    21d4:	81 1d       	adc	r24, r1
    21d6:	11 24       	eor	r1, r1
    21d8:	91 1d       	adc	r25, r1
    21da:	b2 9f       	mul	r27, r18
    21dc:	70 0d       	add	r23, r0
    21de:	81 1d       	adc	r24, r1
    21e0:	11 24       	eor	r1, r1
    21e2:	91 1d       	adc	r25, r1
    21e4:	08 95       	ret

000021e6 <fdevopen>:
    21e6:	0f 93       	push	r16
    21e8:	1f 93       	push	r17
    21ea:	cf 93       	push	r28
    21ec:	df 93       	push	r29
    21ee:	00 97       	sbiw	r24, 0x00	; 0
    21f0:	31 f4       	brne	.+12     	; 0x21fe <fdevopen+0x18>
    21f2:	61 15       	cp	r22, r1
    21f4:	71 05       	cpc	r23, r1
    21f6:	19 f4       	brne	.+6      	; 0x21fe <fdevopen+0x18>
    21f8:	80 e0       	ldi	r24, 0x00	; 0
    21fa:	90 e0       	ldi	r25, 0x00	; 0
    21fc:	39 c0       	rjmp	.+114    	; 0x2270 <fdevopen+0x8a>
    21fe:	8b 01       	movw	r16, r22
    2200:	ec 01       	movw	r28, r24
    2202:	6e e0       	ldi	r22, 0x0E	; 14
    2204:	70 e0       	ldi	r23, 0x00	; 0
    2206:	81 e0       	ldi	r24, 0x01	; 1
    2208:	90 e0       	ldi	r25, 0x00	; 0
    220a:	71 d2       	rcall	.+1250   	; 0x26ee <calloc>
    220c:	fc 01       	movw	r30, r24
    220e:	89 2b       	or	r24, r25
    2210:	99 f3       	breq	.-26     	; 0x21f8 <fdevopen+0x12>
    2212:	80 e8       	ldi	r24, 0x80	; 128
    2214:	83 83       	std	Z+3, r24	; 0x03
    2216:	01 15       	cp	r16, r1
    2218:	11 05       	cpc	r17, r1
    221a:	71 f0       	breq	.+28     	; 0x2238 <fdevopen+0x52>
    221c:	02 87       	std	Z+10, r16	; 0x0a
    221e:	13 87       	std	Z+11, r17	; 0x0b
    2220:	81 e8       	ldi	r24, 0x81	; 129
    2222:	83 83       	std	Z+3, r24	; 0x03
    2224:	80 91 b6 20 	lds	r24, 0x20B6	; 0x8020b6 <__iob>
    2228:	90 91 b7 20 	lds	r25, 0x20B7	; 0x8020b7 <__iob+0x1>
    222c:	89 2b       	or	r24, r25
    222e:	21 f4       	brne	.+8      	; 0x2238 <fdevopen+0x52>
    2230:	e0 93 b6 20 	sts	0x20B6, r30	; 0x8020b6 <__iob>
    2234:	f0 93 b7 20 	sts	0x20B7, r31	; 0x8020b7 <__iob+0x1>
    2238:	20 97       	sbiw	r28, 0x00	; 0
    223a:	c9 f0       	breq	.+50     	; 0x226e <fdevopen+0x88>
    223c:	c0 87       	std	Z+8, r28	; 0x08
    223e:	d1 87       	std	Z+9, r29	; 0x09
    2240:	83 81       	ldd	r24, Z+3	; 0x03
    2242:	82 60       	ori	r24, 0x02	; 2
    2244:	83 83       	std	Z+3, r24	; 0x03
    2246:	80 91 b8 20 	lds	r24, 0x20B8	; 0x8020b8 <__iob+0x2>
    224a:	90 91 b9 20 	lds	r25, 0x20B9	; 0x8020b9 <__iob+0x3>
    224e:	89 2b       	or	r24, r25
    2250:	71 f4       	brne	.+28     	; 0x226e <fdevopen+0x88>
    2252:	e0 93 b8 20 	sts	0x20B8, r30	; 0x8020b8 <__iob+0x2>
    2256:	f0 93 b9 20 	sts	0x20B9, r31	; 0x8020b9 <__iob+0x3>
    225a:	80 91 ba 20 	lds	r24, 0x20BA	; 0x8020ba <__iob+0x4>
    225e:	90 91 bb 20 	lds	r25, 0x20BB	; 0x8020bb <__iob+0x5>
    2262:	89 2b       	or	r24, r25
    2264:	21 f4       	brne	.+8      	; 0x226e <fdevopen+0x88>
    2266:	e0 93 ba 20 	sts	0x20BA, r30	; 0x8020ba <__iob+0x4>
    226a:	f0 93 bb 20 	sts	0x20BB, r31	; 0x8020bb <__iob+0x5>
    226e:	cf 01       	movw	r24, r30
    2270:	df 91       	pop	r29
    2272:	cf 91       	pop	r28
    2274:	1f 91       	pop	r17
    2276:	0f 91       	pop	r16
    2278:	08 95       	ret

0000227a <printf>:
    227a:	cf 93       	push	r28
    227c:	df 93       	push	r29
    227e:	cd b7       	in	r28, 0x3d	; 61
    2280:	de b7       	in	r29, 0x3e	; 62
    2282:	ae 01       	movw	r20, r28
    2284:	4a 5f       	subi	r20, 0xFA	; 250
    2286:	5f 4f       	sbci	r21, 0xFF	; 255
    2288:	fa 01       	movw	r30, r20
    228a:	61 91       	ld	r22, Z+
    228c:	71 91       	ld	r23, Z+
    228e:	af 01       	movw	r20, r30
    2290:	80 91 b8 20 	lds	r24, 0x20B8	; 0x8020b8 <__iob+0x2>
    2294:	90 91 b9 20 	lds	r25, 0x20B9	; 0x8020b9 <__iob+0x3>
    2298:	33 d0       	rcall	.+102    	; 0x2300 <vfprintf>
    229a:	df 91       	pop	r29
    229c:	cf 91       	pop	r28
    229e:	08 95       	ret

000022a0 <puts>:
    22a0:	0f 93       	push	r16
    22a2:	1f 93       	push	r17
    22a4:	cf 93       	push	r28
    22a6:	df 93       	push	r29
    22a8:	e0 91 b8 20 	lds	r30, 0x20B8	; 0x8020b8 <__iob+0x2>
    22ac:	f0 91 b9 20 	lds	r31, 0x20B9	; 0x8020b9 <__iob+0x3>
    22b0:	23 81       	ldd	r18, Z+3	; 0x03
    22b2:	21 ff       	sbrs	r18, 1
    22b4:	1b c0       	rjmp	.+54     	; 0x22ec <puts+0x4c>
    22b6:	8c 01       	movw	r16, r24
    22b8:	d0 e0       	ldi	r29, 0x00	; 0
    22ba:	c0 e0       	ldi	r28, 0x00	; 0
    22bc:	f8 01       	movw	r30, r16
    22be:	81 91       	ld	r24, Z+
    22c0:	8f 01       	movw	r16, r30
    22c2:	60 91 b8 20 	lds	r22, 0x20B8	; 0x8020b8 <__iob+0x2>
    22c6:	70 91 b9 20 	lds	r23, 0x20B9	; 0x8020b9 <__iob+0x3>
    22ca:	db 01       	movw	r26, r22
    22cc:	18 96       	adiw	r26, 0x08	; 8
    22ce:	ed 91       	ld	r30, X+
    22d0:	fc 91       	ld	r31, X
    22d2:	19 97       	sbiw	r26, 0x09	; 9
    22d4:	88 23       	and	r24, r24
    22d6:	31 f0       	breq	.+12     	; 0x22e4 <puts+0x44>
    22d8:	19 95       	eicall
    22da:	89 2b       	or	r24, r25
    22dc:	79 f3       	breq	.-34     	; 0x22bc <puts+0x1c>
    22de:	df ef       	ldi	r29, 0xFF	; 255
    22e0:	cf ef       	ldi	r28, 0xFF	; 255
    22e2:	ec cf       	rjmp	.-40     	; 0x22bc <puts+0x1c>
    22e4:	8a e0       	ldi	r24, 0x0A	; 10
    22e6:	19 95       	eicall
    22e8:	89 2b       	or	r24, r25
    22ea:	19 f0       	breq	.+6      	; 0x22f2 <puts+0x52>
    22ec:	8f ef       	ldi	r24, 0xFF	; 255
    22ee:	9f ef       	ldi	r25, 0xFF	; 255
    22f0:	02 c0       	rjmp	.+4      	; 0x22f6 <puts+0x56>
    22f2:	8d 2f       	mov	r24, r29
    22f4:	9c 2f       	mov	r25, r28
    22f6:	df 91       	pop	r29
    22f8:	cf 91       	pop	r28
    22fa:	1f 91       	pop	r17
    22fc:	0f 91       	pop	r16
    22fe:	08 95       	ret

00002300 <vfprintf>:
    2300:	2f 92       	push	r2
    2302:	3f 92       	push	r3
    2304:	4f 92       	push	r4
    2306:	5f 92       	push	r5
    2308:	6f 92       	push	r6
    230a:	7f 92       	push	r7
    230c:	8f 92       	push	r8
    230e:	9f 92       	push	r9
    2310:	af 92       	push	r10
    2312:	bf 92       	push	r11
    2314:	cf 92       	push	r12
    2316:	df 92       	push	r13
    2318:	ef 92       	push	r14
    231a:	ff 92       	push	r15
    231c:	0f 93       	push	r16
    231e:	1f 93       	push	r17
    2320:	cf 93       	push	r28
    2322:	df 93       	push	r29
    2324:	cd b7       	in	r28, 0x3d	; 61
    2326:	de b7       	in	r29, 0x3e	; 62
    2328:	2b 97       	sbiw	r28, 0x0b	; 11
    232a:	cd bf       	out	0x3d, r28	; 61
    232c:	de bf       	out	0x3e, r29	; 62
    232e:	6c 01       	movw	r12, r24
    2330:	7b 01       	movw	r14, r22
    2332:	8a 01       	movw	r16, r20
    2334:	fc 01       	movw	r30, r24
    2336:	16 82       	std	Z+6, r1	; 0x06
    2338:	17 82       	std	Z+7, r1	; 0x07
    233a:	83 81       	ldd	r24, Z+3	; 0x03
    233c:	81 ff       	sbrs	r24, 1
    233e:	bf c1       	rjmp	.+894    	; 0x26be <vfprintf+0x3be>
    2340:	ce 01       	movw	r24, r28
    2342:	01 96       	adiw	r24, 0x01	; 1
    2344:	3c 01       	movw	r6, r24
    2346:	f6 01       	movw	r30, r12
    2348:	93 81       	ldd	r25, Z+3	; 0x03
    234a:	f7 01       	movw	r30, r14
    234c:	93 fd       	sbrc	r25, 3
    234e:	85 91       	lpm	r24, Z+
    2350:	93 ff       	sbrs	r25, 3
    2352:	81 91       	ld	r24, Z+
    2354:	7f 01       	movw	r14, r30
    2356:	88 23       	and	r24, r24
    2358:	09 f4       	brne	.+2      	; 0x235c <vfprintf+0x5c>
    235a:	ad c1       	rjmp	.+858    	; 0x26b6 <vfprintf+0x3b6>
    235c:	85 32       	cpi	r24, 0x25	; 37
    235e:	39 f4       	brne	.+14     	; 0x236e <vfprintf+0x6e>
    2360:	93 fd       	sbrc	r25, 3
    2362:	85 91       	lpm	r24, Z+
    2364:	93 ff       	sbrs	r25, 3
    2366:	81 91       	ld	r24, Z+
    2368:	7f 01       	movw	r14, r30
    236a:	85 32       	cpi	r24, 0x25	; 37
    236c:	21 f4       	brne	.+8      	; 0x2376 <vfprintf+0x76>
    236e:	b6 01       	movw	r22, r12
    2370:	90 e0       	ldi	r25, 0x00	; 0
    2372:	15 d3       	rcall	.+1578   	; 0x299e <fputc>
    2374:	e8 cf       	rjmp	.-48     	; 0x2346 <vfprintf+0x46>
    2376:	91 2c       	mov	r9, r1
    2378:	21 2c       	mov	r2, r1
    237a:	31 2c       	mov	r3, r1
    237c:	ff e1       	ldi	r31, 0x1F	; 31
    237e:	f3 15       	cp	r31, r3
    2380:	d8 f0       	brcs	.+54     	; 0x23b8 <vfprintf+0xb8>
    2382:	8b 32       	cpi	r24, 0x2B	; 43
    2384:	79 f0       	breq	.+30     	; 0x23a4 <vfprintf+0xa4>
    2386:	38 f4       	brcc	.+14     	; 0x2396 <vfprintf+0x96>
    2388:	80 32       	cpi	r24, 0x20	; 32
    238a:	79 f0       	breq	.+30     	; 0x23aa <vfprintf+0xaa>
    238c:	83 32       	cpi	r24, 0x23	; 35
    238e:	a1 f4       	brne	.+40     	; 0x23b8 <vfprintf+0xb8>
    2390:	23 2d       	mov	r18, r3
    2392:	20 61       	ori	r18, 0x10	; 16
    2394:	1d c0       	rjmp	.+58     	; 0x23d0 <vfprintf+0xd0>
    2396:	8d 32       	cpi	r24, 0x2D	; 45
    2398:	61 f0       	breq	.+24     	; 0x23b2 <vfprintf+0xb2>
    239a:	80 33       	cpi	r24, 0x30	; 48
    239c:	69 f4       	brne	.+26     	; 0x23b8 <vfprintf+0xb8>
    239e:	23 2d       	mov	r18, r3
    23a0:	21 60       	ori	r18, 0x01	; 1
    23a2:	16 c0       	rjmp	.+44     	; 0x23d0 <vfprintf+0xd0>
    23a4:	83 2d       	mov	r24, r3
    23a6:	82 60       	ori	r24, 0x02	; 2
    23a8:	38 2e       	mov	r3, r24
    23aa:	e3 2d       	mov	r30, r3
    23ac:	e4 60       	ori	r30, 0x04	; 4
    23ae:	3e 2e       	mov	r3, r30
    23b0:	2a c0       	rjmp	.+84     	; 0x2406 <vfprintf+0x106>
    23b2:	f3 2d       	mov	r31, r3
    23b4:	f8 60       	ori	r31, 0x08	; 8
    23b6:	1d c0       	rjmp	.+58     	; 0x23f2 <vfprintf+0xf2>
    23b8:	37 fc       	sbrc	r3, 7
    23ba:	2d c0       	rjmp	.+90     	; 0x2416 <vfprintf+0x116>
    23bc:	20 ed       	ldi	r18, 0xD0	; 208
    23be:	28 0f       	add	r18, r24
    23c0:	2a 30       	cpi	r18, 0x0A	; 10
    23c2:	40 f0       	brcs	.+16     	; 0x23d4 <vfprintf+0xd4>
    23c4:	8e 32       	cpi	r24, 0x2E	; 46
    23c6:	b9 f4       	brne	.+46     	; 0x23f6 <vfprintf+0xf6>
    23c8:	36 fc       	sbrc	r3, 6
    23ca:	75 c1       	rjmp	.+746    	; 0x26b6 <vfprintf+0x3b6>
    23cc:	23 2d       	mov	r18, r3
    23ce:	20 64       	ori	r18, 0x40	; 64
    23d0:	32 2e       	mov	r3, r18
    23d2:	19 c0       	rjmp	.+50     	; 0x2406 <vfprintf+0x106>
    23d4:	36 fe       	sbrs	r3, 6
    23d6:	06 c0       	rjmp	.+12     	; 0x23e4 <vfprintf+0xe4>
    23d8:	8a e0       	ldi	r24, 0x0A	; 10
    23da:	98 9e       	mul	r9, r24
    23dc:	20 0d       	add	r18, r0
    23de:	11 24       	eor	r1, r1
    23e0:	92 2e       	mov	r9, r18
    23e2:	11 c0       	rjmp	.+34     	; 0x2406 <vfprintf+0x106>
    23e4:	ea e0       	ldi	r30, 0x0A	; 10
    23e6:	2e 9e       	mul	r2, r30
    23e8:	20 0d       	add	r18, r0
    23ea:	11 24       	eor	r1, r1
    23ec:	22 2e       	mov	r2, r18
    23ee:	f3 2d       	mov	r31, r3
    23f0:	f0 62       	ori	r31, 0x20	; 32
    23f2:	3f 2e       	mov	r3, r31
    23f4:	08 c0       	rjmp	.+16     	; 0x2406 <vfprintf+0x106>
    23f6:	8c 36       	cpi	r24, 0x6C	; 108
    23f8:	21 f4       	brne	.+8      	; 0x2402 <vfprintf+0x102>
    23fa:	83 2d       	mov	r24, r3
    23fc:	80 68       	ori	r24, 0x80	; 128
    23fe:	38 2e       	mov	r3, r24
    2400:	02 c0       	rjmp	.+4      	; 0x2406 <vfprintf+0x106>
    2402:	88 36       	cpi	r24, 0x68	; 104
    2404:	41 f4       	brne	.+16     	; 0x2416 <vfprintf+0x116>
    2406:	f7 01       	movw	r30, r14
    2408:	93 fd       	sbrc	r25, 3
    240a:	85 91       	lpm	r24, Z+
    240c:	93 ff       	sbrs	r25, 3
    240e:	81 91       	ld	r24, Z+
    2410:	7f 01       	movw	r14, r30
    2412:	81 11       	cpse	r24, r1
    2414:	b3 cf       	rjmp	.-154    	; 0x237c <vfprintf+0x7c>
    2416:	98 2f       	mov	r25, r24
    2418:	9f 7d       	andi	r25, 0xDF	; 223
    241a:	95 54       	subi	r25, 0x45	; 69
    241c:	93 30       	cpi	r25, 0x03	; 3
    241e:	28 f4       	brcc	.+10     	; 0x242a <vfprintf+0x12a>
    2420:	0c 5f       	subi	r16, 0xFC	; 252
    2422:	1f 4f       	sbci	r17, 0xFF	; 255
    2424:	9f e3       	ldi	r25, 0x3F	; 63
    2426:	99 83       	std	Y+1, r25	; 0x01
    2428:	0d c0       	rjmp	.+26     	; 0x2444 <vfprintf+0x144>
    242a:	83 36       	cpi	r24, 0x63	; 99
    242c:	31 f0       	breq	.+12     	; 0x243a <vfprintf+0x13a>
    242e:	83 37       	cpi	r24, 0x73	; 115
    2430:	71 f0       	breq	.+28     	; 0x244e <vfprintf+0x14e>
    2432:	83 35       	cpi	r24, 0x53	; 83
    2434:	09 f0       	breq	.+2      	; 0x2438 <vfprintf+0x138>
    2436:	55 c0       	rjmp	.+170    	; 0x24e2 <vfprintf+0x1e2>
    2438:	20 c0       	rjmp	.+64     	; 0x247a <vfprintf+0x17a>
    243a:	f8 01       	movw	r30, r16
    243c:	80 81       	ld	r24, Z
    243e:	89 83       	std	Y+1, r24	; 0x01
    2440:	0e 5f       	subi	r16, 0xFE	; 254
    2442:	1f 4f       	sbci	r17, 0xFF	; 255
    2444:	88 24       	eor	r8, r8
    2446:	83 94       	inc	r8
    2448:	91 2c       	mov	r9, r1
    244a:	53 01       	movw	r10, r6
    244c:	12 c0       	rjmp	.+36     	; 0x2472 <vfprintf+0x172>
    244e:	28 01       	movw	r4, r16
    2450:	f2 e0       	ldi	r31, 0x02	; 2
    2452:	4f 0e       	add	r4, r31
    2454:	51 1c       	adc	r5, r1
    2456:	f8 01       	movw	r30, r16
    2458:	a0 80       	ld	r10, Z
    245a:	b1 80       	ldd	r11, Z+1	; 0x01
    245c:	36 fe       	sbrs	r3, 6
    245e:	03 c0       	rjmp	.+6      	; 0x2466 <vfprintf+0x166>
    2460:	69 2d       	mov	r22, r9
    2462:	70 e0       	ldi	r23, 0x00	; 0
    2464:	02 c0       	rjmp	.+4      	; 0x246a <vfprintf+0x16a>
    2466:	6f ef       	ldi	r22, 0xFF	; 255
    2468:	7f ef       	ldi	r23, 0xFF	; 255
    246a:	c5 01       	movw	r24, r10
    246c:	8d d2       	rcall	.+1306   	; 0x2988 <strnlen>
    246e:	4c 01       	movw	r8, r24
    2470:	82 01       	movw	r16, r4
    2472:	f3 2d       	mov	r31, r3
    2474:	ff 77       	andi	r31, 0x7F	; 127
    2476:	3f 2e       	mov	r3, r31
    2478:	15 c0       	rjmp	.+42     	; 0x24a4 <vfprintf+0x1a4>
    247a:	28 01       	movw	r4, r16
    247c:	22 e0       	ldi	r18, 0x02	; 2
    247e:	42 0e       	add	r4, r18
    2480:	51 1c       	adc	r5, r1
    2482:	f8 01       	movw	r30, r16
    2484:	a0 80       	ld	r10, Z
    2486:	b1 80       	ldd	r11, Z+1	; 0x01
    2488:	36 fe       	sbrs	r3, 6
    248a:	03 c0       	rjmp	.+6      	; 0x2492 <vfprintf+0x192>
    248c:	69 2d       	mov	r22, r9
    248e:	70 e0       	ldi	r23, 0x00	; 0
    2490:	02 c0       	rjmp	.+4      	; 0x2496 <vfprintf+0x196>
    2492:	6f ef       	ldi	r22, 0xFF	; 255
    2494:	7f ef       	ldi	r23, 0xFF	; 255
    2496:	c5 01       	movw	r24, r10
    2498:	65 d2       	rcall	.+1226   	; 0x2964 <strnlen_P>
    249a:	4c 01       	movw	r8, r24
    249c:	f3 2d       	mov	r31, r3
    249e:	f0 68       	ori	r31, 0x80	; 128
    24a0:	3f 2e       	mov	r3, r31
    24a2:	82 01       	movw	r16, r4
    24a4:	33 fc       	sbrc	r3, 3
    24a6:	19 c0       	rjmp	.+50     	; 0x24da <vfprintf+0x1da>
    24a8:	82 2d       	mov	r24, r2
    24aa:	90 e0       	ldi	r25, 0x00	; 0
    24ac:	88 16       	cp	r8, r24
    24ae:	99 06       	cpc	r9, r25
    24b0:	a0 f4       	brcc	.+40     	; 0x24da <vfprintf+0x1da>
    24b2:	b6 01       	movw	r22, r12
    24b4:	80 e2       	ldi	r24, 0x20	; 32
    24b6:	90 e0       	ldi	r25, 0x00	; 0
    24b8:	72 d2       	rcall	.+1252   	; 0x299e <fputc>
    24ba:	2a 94       	dec	r2
    24bc:	f5 cf       	rjmp	.-22     	; 0x24a8 <vfprintf+0x1a8>
    24be:	f5 01       	movw	r30, r10
    24c0:	37 fc       	sbrc	r3, 7
    24c2:	85 91       	lpm	r24, Z+
    24c4:	37 fe       	sbrs	r3, 7
    24c6:	81 91       	ld	r24, Z+
    24c8:	5f 01       	movw	r10, r30
    24ca:	b6 01       	movw	r22, r12
    24cc:	90 e0       	ldi	r25, 0x00	; 0
    24ce:	67 d2       	rcall	.+1230   	; 0x299e <fputc>
    24d0:	21 10       	cpse	r2, r1
    24d2:	2a 94       	dec	r2
    24d4:	21 e0       	ldi	r18, 0x01	; 1
    24d6:	82 1a       	sub	r8, r18
    24d8:	91 08       	sbc	r9, r1
    24da:	81 14       	cp	r8, r1
    24dc:	91 04       	cpc	r9, r1
    24de:	79 f7       	brne	.-34     	; 0x24be <vfprintf+0x1be>
    24e0:	e1 c0       	rjmp	.+450    	; 0x26a4 <vfprintf+0x3a4>
    24e2:	84 36       	cpi	r24, 0x64	; 100
    24e4:	11 f0       	breq	.+4      	; 0x24ea <vfprintf+0x1ea>
    24e6:	89 36       	cpi	r24, 0x69	; 105
    24e8:	39 f5       	brne	.+78     	; 0x2538 <vfprintf+0x238>
    24ea:	f8 01       	movw	r30, r16
    24ec:	37 fe       	sbrs	r3, 7
    24ee:	07 c0       	rjmp	.+14     	; 0x24fe <vfprintf+0x1fe>
    24f0:	60 81       	ld	r22, Z
    24f2:	71 81       	ldd	r23, Z+1	; 0x01
    24f4:	82 81       	ldd	r24, Z+2	; 0x02
    24f6:	93 81       	ldd	r25, Z+3	; 0x03
    24f8:	0c 5f       	subi	r16, 0xFC	; 252
    24fa:	1f 4f       	sbci	r17, 0xFF	; 255
    24fc:	08 c0       	rjmp	.+16     	; 0x250e <vfprintf+0x20e>
    24fe:	60 81       	ld	r22, Z
    2500:	71 81       	ldd	r23, Z+1	; 0x01
    2502:	07 2e       	mov	r0, r23
    2504:	00 0c       	add	r0, r0
    2506:	88 0b       	sbc	r24, r24
    2508:	99 0b       	sbc	r25, r25
    250a:	0e 5f       	subi	r16, 0xFE	; 254
    250c:	1f 4f       	sbci	r17, 0xFF	; 255
    250e:	f3 2d       	mov	r31, r3
    2510:	ff 76       	andi	r31, 0x6F	; 111
    2512:	3f 2e       	mov	r3, r31
    2514:	97 ff       	sbrs	r25, 7
    2516:	09 c0       	rjmp	.+18     	; 0x252a <vfprintf+0x22a>
    2518:	90 95       	com	r25
    251a:	80 95       	com	r24
    251c:	70 95       	com	r23
    251e:	61 95       	neg	r22
    2520:	7f 4f       	sbci	r23, 0xFF	; 255
    2522:	8f 4f       	sbci	r24, 0xFF	; 255
    2524:	9f 4f       	sbci	r25, 0xFF	; 255
    2526:	f0 68       	ori	r31, 0x80	; 128
    2528:	3f 2e       	mov	r3, r31
    252a:	2a e0       	ldi	r18, 0x0A	; 10
    252c:	30 e0       	ldi	r19, 0x00	; 0
    252e:	a3 01       	movw	r20, r6
    2530:	72 d2       	rcall	.+1252   	; 0x2a16 <__ultoa_invert>
    2532:	88 2e       	mov	r8, r24
    2534:	86 18       	sub	r8, r6
    2536:	44 c0       	rjmp	.+136    	; 0x25c0 <vfprintf+0x2c0>
    2538:	85 37       	cpi	r24, 0x75	; 117
    253a:	31 f4       	brne	.+12     	; 0x2548 <vfprintf+0x248>
    253c:	23 2d       	mov	r18, r3
    253e:	2f 7e       	andi	r18, 0xEF	; 239
    2540:	b2 2e       	mov	r11, r18
    2542:	2a e0       	ldi	r18, 0x0A	; 10
    2544:	30 e0       	ldi	r19, 0x00	; 0
    2546:	25 c0       	rjmp	.+74     	; 0x2592 <vfprintf+0x292>
    2548:	93 2d       	mov	r25, r3
    254a:	99 7f       	andi	r25, 0xF9	; 249
    254c:	b9 2e       	mov	r11, r25
    254e:	8f 36       	cpi	r24, 0x6F	; 111
    2550:	c1 f0       	breq	.+48     	; 0x2582 <vfprintf+0x282>
    2552:	18 f4       	brcc	.+6      	; 0x255a <vfprintf+0x25a>
    2554:	88 35       	cpi	r24, 0x58	; 88
    2556:	79 f0       	breq	.+30     	; 0x2576 <vfprintf+0x276>
    2558:	ae c0       	rjmp	.+348    	; 0x26b6 <vfprintf+0x3b6>
    255a:	80 37       	cpi	r24, 0x70	; 112
    255c:	19 f0       	breq	.+6      	; 0x2564 <vfprintf+0x264>
    255e:	88 37       	cpi	r24, 0x78	; 120
    2560:	21 f0       	breq	.+8      	; 0x256a <vfprintf+0x26a>
    2562:	a9 c0       	rjmp	.+338    	; 0x26b6 <vfprintf+0x3b6>
    2564:	e9 2f       	mov	r30, r25
    2566:	e0 61       	ori	r30, 0x10	; 16
    2568:	be 2e       	mov	r11, r30
    256a:	b4 fe       	sbrs	r11, 4
    256c:	0d c0       	rjmp	.+26     	; 0x2588 <vfprintf+0x288>
    256e:	fb 2d       	mov	r31, r11
    2570:	f4 60       	ori	r31, 0x04	; 4
    2572:	bf 2e       	mov	r11, r31
    2574:	09 c0       	rjmp	.+18     	; 0x2588 <vfprintf+0x288>
    2576:	34 fe       	sbrs	r3, 4
    2578:	0a c0       	rjmp	.+20     	; 0x258e <vfprintf+0x28e>
    257a:	29 2f       	mov	r18, r25
    257c:	26 60       	ori	r18, 0x06	; 6
    257e:	b2 2e       	mov	r11, r18
    2580:	06 c0       	rjmp	.+12     	; 0x258e <vfprintf+0x28e>
    2582:	28 e0       	ldi	r18, 0x08	; 8
    2584:	30 e0       	ldi	r19, 0x00	; 0
    2586:	05 c0       	rjmp	.+10     	; 0x2592 <vfprintf+0x292>
    2588:	20 e1       	ldi	r18, 0x10	; 16
    258a:	30 e0       	ldi	r19, 0x00	; 0
    258c:	02 c0       	rjmp	.+4      	; 0x2592 <vfprintf+0x292>
    258e:	20 e1       	ldi	r18, 0x10	; 16
    2590:	32 e0       	ldi	r19, 0x02	; 2
    2592:	f8 01       	movw	r30, r16
    2594:	b7 fe       	sbrs	r11, 7
    2596:	07 c0       	rjmp	.+14     	; 0x25a6 <vfprintf+0x2a6>
    2598:	60 81       	ld	r22, Z
    259a:	71 81       	ldd	r23, Z+1	; 0x01
    259c:	82 81       	ldd	r24, Z+2	; 0x02
    259e:	93 81       	ldd	r25, Z+3	; 0x03
    25a0:	0c 5f       	subi	r16, 0xFC	; 252
    25a2:	1f 4f       	sbci	r17, 0xFF	; 255
    25a4:	06 c0       	rjmp	.+12     	; 0x25b2 <vfprintf+0x2b2>
    25a6:	60 81       	ld	r22, Z
    25a8:	71 81       	ldd	r23, Z+1	; 0x01
    25aa:	80 e0       	ldi	r24, 0x00	; 0
    25ac:	90 e0       	ldi	r25, 0x00	; 0
    25ae:	0e 5f       	subi	r16, 0xFE	; 254
    25b0:	1f 4f       	sbci	r17, 0xFF	; 255
    25b2:	a3 01       	movw	r20, r6
    25b4:	30 d2       	rcall	.+1120   	; 0x2a16 <__ultoa_invert>
    25b6:	88 2e       	mov	r8, r24
    25b8:	86 18       	sub	r8, r6
    25ba:	fb 2d       	mov	r31, r11
    25bc:	ff 77       	andi	r31, 0x7F	; 127
    25be:	3f 2e       	mov	r3, r31
    25c0:	36 fe       	sbrs	r3, 6
    25c2:	0d c0       	rjmp	.+26     	; 0x25de <vfprintf+0x2de>
    25c4:	23 2d       	mov	r18, r3
    25c6:	2e 7f       	andi	r18, 0xFE	; 254
    25c8:	a2 2e       	mov	r10, r18
    25ca:	89 14       	cp	r8, r9
    25cc:	58 f4       	brcc	.+22     	; 0x25e4 <vfprintf+0x2e4>
    25ce:	34 fe       	sbrs	r3, 4
    25d0:	0b c0       	rjmp	.+22     	; 0x25e8 <vfprintf+0x2e8>
    25d2:	32 fc       	sbrc	r3, 2
    25d4:	09 c0       	rjmp	.+18     	; 0x25e8 <vfprintf+0x2e8>
    25d6:	83 2d       	mov	r24, r3
    25d8:	8e 7e       	andi	r24, 0xEE	; 238
    25da:	a8 2e       	mov	r10, r24
    25dc:	05 c0       	rjmp	.+10     	; 0x25e8 <vfprintf+0x2e8>
    25de:	b8 2c       	mov	r11, r8
    25e0:	a3 2c       	mov	r10, r3
    25e2:	03 c0       	rjmp	.+6      	; 0x25ea <vfprintf+0x2ea>
    25e4:	b8 2c       	mov	r11, r8
    25e6:	01 c0       	rjmp	.+2      	; 0x25ea <vfprintf+0x2ea>
    25e8:	b9 2c       	mov	r11, r9
    25ea:	a4 fe       	sbrs	r10, 4
    25ec:	0f c0       	rjmp	.+30     	; 0x260c <vfprintf+0x30c>
    25ee:	fe 01       	movw	r30, r28
    25f0:	e8 0d       	add	r30, r8
    25f2:	f1 1d       	adc	r31, r1
    25f4:	80 81       	ld	r24, Z
    25f6:	80 33       	cpi	r24, 0x30	; 48
    25f8:	21 f4       	brne	.+8      	; 0x2602 <vfprintf+0x302>
    25fa:	9a 2d       	mov	r25, r10
    25fc:	99 7e       	andi	r25, 0xE9	; 233
    25fe:	a9 2e       	mov	r10, r25
    2600:	09 c0       	rjmp	.+18     	; 0x2614 <vfprintf+0x314>
    2602:	a2 fe       	sbrs	r10, 2
    2604:	06 c0       	rjmp	.+12     	; 0x2612 <vfprintf+0x312>
    2606:	b3 94       	inc	r11
    2608:	b3 94       	inc	r11
    260a:	04 c0       	rjmp	.+8      	; 0x2614 <vfprintf+0x314>
    260c:	8a 2d       	mov	r24, r10
    260e:	86 78       	andi	r24, 0x86	; 134
    2610:	09 f0       	breq	.+2      	; 0x2614 <vfprintf+0x314>
    2612:	b3 94       	inc	r11
    2614:	a3 fc       	sbrc	r10, 3
    2616:	10 c0       	rjmp	.+32     	; 0x2638 <vfprintf+0x338>
    2618:	a0 fe       	sbrs	r10, 0
    261a:	06 c0       	rjmp	.+12     	; 0x2628 <vfprintf+0x328>
    261c:	b2 14       	cp	r11, r2
    261e:	80 f4       	brcc	.+32     	; 0x2640 <vfprintf+0x340>
    2620:	28 0c       	add	r2, r8
    2622:	92 2c       	mov	r9, r2
    2624:	9b 18       	sub	r9, r11
    2626:	0d c0       	rjmp	.+26     	; 0x2642 <vfprintf+0x342>
    2628:	b2 14       	cp	r11, r2
    262a:	58 f4       	brcc	.+22     	; 0x2642 <vfprintf+0x342>
    262c:	b6 01       	movw	r22, r12
    262e:	80 e2       	ldi	r24, 0x20	; 32
    2630:	90 e0       	ldi	r25, 0x00	; 0
    2632:	b5 d1       	rcall	.+874    	; 0x299e <fputc>
    2634:	b3 94       	inc	r11
    2636:	f8 cf       	rjmp	.-16     	; 0x2628 <vfprintf+0x328>
    2638:	b2 14       	cp	r11, r2
    263a:	18 f4       	brcc	.+6      	; 0x2642 <vfprintf+0x342>
    263c:	2b 18       	sub	r2, r11
    263e:	02 c0       	rjmp	.+4      	; 0x2644 <vfprintf+0x344>
    2640:	98 2c       	mov	r9, r8
    2642:	21 2c       	mov	r2, r1
    2644:	a4 fe       	sbrs	r10, 4
    2646:	0f c0       	rjmp	.+30     	; 0x2666 <vfprintf+0x366>
    2648:	b6 01       	movw	r22, r12
    264a:	80 e3       	ldi	r24, 0x30	; 48
    264c:	90 e0       	ldi	r25, 0x00	; 0
    264e:	a7 d1       	rcall	.+846    	; 0x299e <fputc>
    2650:	a2 fe       	sbrs	r10, 2
    2652:	16 c0       	rjmp	.+44     	; 0x2680 <vfprintf+0x380>
    2654:	a1 fc       	sbrc	r10, 1
    2656:	03 c0       	rjmp	.+6      	; 0x265e <vfprintf+0x35e>
    2658:	88 e7       	ldi	r24, 0x78	; 120
    265a:	90 e0       	ldi	r25, 0x00	; 0
    265c:	02 c0       	rjmp	.+4      	; 0x2662 <vfprintf+0x362>
    265e:	88 e5       	ldi	r24, 0x58	; 88
    2660:	90 e0       	ldi	r25, 0x00	; 0
    2662:	b6 01       	movw	r22, r12
    2664:	0c c0       	rjmp	.+24     	; 0x267e <vfprintf+0x37e>
    2666:	8a 2d       	mov	r24, r10
    2668:	86 78       	andi	r24, 0x86	; 134
    266a:	51 f0       	breq	.+20     	; 0x2680 <vfprintf+0x380>
    266c:	a1 fe       	sbrs	r10, 1
    266e:	02 c0       	rjmp	.+4      	; 0x2674 <vfprintf+0x374>
    2670:	8b e2       	ldi	r24, 0x2B	; 43
    2672:	01 c0       	rjmp	.+2      	; 0x2676 <vfprintf+0x376>
    2674:	80 e2       	ldi	r24, 0x20	; 32
    2676:	a7 fc       	sbrc	r10, 7
    2678:	8d e2       	ldi	r24, 0x2D	; 45
    267a:	b6 01       	movw	r22, r12
    267c:	90 e0       	ldi	r25, 0x00	; 0
    267e:	8f d1       	rcall	.+798    	; 0x299e <fputc>
    2680:	89 14       	cp	r8, r9
    2682:	30 f4       	brcc	.+12     	; 0x2690 <vfprintf+0x390>
    2684:	b6 01       	movw	r22, r12
    2686:	80 e3       	ldi	r24, 0x30	; 48
    2688:	90 e0       	ldi	r25, 0x00	; 0
    268a:	89 d1       	rcall	.+786    	; 0x299e <fputc>
    268c:	9a 94       	dec	r9
    268e:	f8 cf       	rjmp	.-16     	; 0x2680 <vfprintf+0x380>
    2690:	8a 94       	dec	r8
    2692:	f3 01       	movw	r30, r6
    2694:	e8 0d       	add	r30, r8
    2696:	f1 1d       	adc	r31, r1
    2698:	80 81       	ld	r24, Z
    269a:	b6 01       	movw	r22, r12
    269c:	90 e0       	ldi	r25, 0x00	; 0
    269e:	7f d1       	rcall	.+766    	; 0x299e <fputc>
    26a0:	81 10       	cpse	r8, r1
    26a2:	f6 cf       	rjmp	.-20     	; 0x2690 <vfprintf+0x390>
    26a4:	22 20       	and	r2, r2
    26a6:	09 f4       	brne	.+2      	; 0x26aa <vfprintf+0x3aa>
    26a8:	4e ce       	rjmp	.-868    	; 0x2346 <vfprintf+0x46>
    26aa:	b6 01       	movw	r22, r12
    26ac:	80 e2       	ldi	r24, 0x20	; 32
    26ae:	90 e0       	ldi	r25, 0x00	; 0
    26b0:	76 d1       	rcall	.+748    	; 0x299e <fputc>
    26b2:	2a 94       	dec	r2
    26b4:	f7 cf       	rjmp	.-18     	; 0x26a4 <vfprintf+0x3a4>
    26b6:	f6 01       	movw	r30, r12
    26b8:	86 81       	ldd	r24, Z+6	; 0x06
    26ba:	97 81       	ldd	r25, Z+7	; 0x07
    26bc:	02 c0       	rjmp	.+4      	; 0x26c2 <vfprintf+0x3c2>
    26be:	8f ef       	ldi	r24, 0xFF	; 255
    26c0:	9f ef       	ldi	r25, 0xFF	; 255
    26c2:	2b 96       	adiw	r28, 0x0b	; 11
    26c4:	cd bf       	out	0x3d, r28	; 61
    26c6:	de bf       	out	0x3e, r29	; 62
    26c8:	df 91       	pop	r29
    26ca:	cf 91       	pop	r28
    26cc:	1f 91       	pop	r17
    26ce:	0f 91       	pop	r16
    26d0:	ff 90       	pop	r15
    26d2:	ef 90       	pop	r14
    26d4:	df 90       	pop	r13
    26d6:	cf 90       	pop	r12
    26d8:	bf 90       	pop	r11
    26da:	af 90       	pop	r10
    26dc:	9f 90       	pop	r9
    26de:	8f 90       	pop	r8
    26e0:	7f 90       	pop	r7
    26e2:	6f 90       	pop	r6
    26e4:	5f 90       	pop	r5
    26e6:	4f 90       	pop	r4
    26e8:	3f 90       	pop	r3
    26ea:	2f 90       	pop	r2
    26ec:	08 95       	ret

000026ee <calloc>:
    26ee:	0f 93       	push	r16
    26f0:	1f 93       	push	r17
    26f2:	cf 93       	push	r28
    26f4:	df 93       	push	r29
    26f6:	86 9f       	mul	r24, r22
    26f8:	80 01       	movw	r16, r0
    26fa:	87 9f       	mul	r24, r23
    26fc:	10 0d       	add	r17, r0
    26fe:	96 9f       	mul	r25, r22
    2700:	10 0d       	add	r17, r0
    2702:	11 24       	eor	r1, r1
    2704:	c8 01       	movw	r24, r16
    2706:	0d d0       	rcall	.+26     	; 0x2722 <malloc>
    2708:	ec 01       	movw	r28, r24
    270a:	00 97       	sbiw	r24, 0x00	; 0
    270c:	21 f0       	breq	.+8      	; 0x2716 <calloc+0x28>
    270e:	a8 01       	movw	r20, r16
    2710:	60 e0       	ldi	r22, 0x00	; 0
    2712:	70 e0       	ldi	r23, 0x00	; 0
    2714:	32 d1       	rcall	.+612    	; 0x297a <memset>
    2716:	ce 01       	movw	r24, r28
    2718:	df 91       	pop	r29
    271a:	cf 91       	pop	r28
    271c:	1f 91       	pop	r17
    271e:	0f 91       	pop	r16
    2720:	08 95       	ret

00002722 <malloc>:
    2722:	0f 93       	push	r16
    2724:	1f 93       	push	r17
    2726:	cf 93       	push	r28
    2728:	df 93       	push	r29
    272a:	82 30       	cpi	r24, 0x02	; 2
    272c:	91 05       	cpc	r25, r1
    272e:	10 f4       	brcc	.+4      	; 0x2734 <malloc+0x12>
    2730:	82 e0       	ldi	r24, 0x02	; 2
    2732:	90 e0       	ldi	r25, 0x00	; 0
    2734:	e0 91 be 20 	lds	r30, 0x20BE	; 0x8020be <__flp>
    2738:	f0 91 bf 20 	lds	r31, 0x20BF	; 0x8020bf <__flp+0x1>
    273c:	20 e0       	ldi	r18, 0x00	; 0
    273e:	30 e0       	ldi	r19, 0x00	; 0
    2740:	a0 e0       	ldi	r26, 0x00	; 0
    2742:	b0 e0       	ldi	r27, 0x00	; 0
    2744:	30 97       	sbiw	r30, 0x00	; 0
    2746:	19 f1       	breq	.+70     	; 0x278e <malloc+0x6c>
    2748:	40 81       	ld	r20, Z
    274a:	51 81       	ldd	r21, Z+1	; 0x01
    274c:	02 81       	ldd	r16, Z+2	; 0x02
    274e:	13 81       	ldd	r17, Z+3	; 0x03
    2750:	48 17       	cp	r20, r24
    2752:	59 07       	cpc	r21, r25
    2754:	c8 f0       	brcs	.+50     	; 0x2788 <malloc+0x66>
    2756:	84 17       	cp	r24, r20
    2758:	95 07       	cpc	r25, r21
    275a:	69 f4       	brne	.+26     	; 0x2776 <malloc+0x54>
    275c:	10 97       	sbiw	r26, 0x00	; 0
    275e:	31 f0       	breq	.+12     	; 0x276c <malloc+0x4a>
    2760:	12 96       	adiw	r26, 0x02	; 2
    2762:	0c 93       	st	X, r16
    2764:	12 97       	sbiw	r26, 0x02	; 2
    2766:	13 96       	adiw	r26, 0x03	; 3
    2768:	1c 93       	st	X, r17
    276a:	27 c0       	rjmp	.+78     	; 0x27ba <malloc+0x98>
    276c:	00 93 be 20 	sts	0x20BE, r16	; 0x8020be <__flp>
    2770:	10 93 bf 20 	sts	0x20BF, r17	; 0x8020bf <__flp+0x1>
    2774:	22 c0       	rjmp	.+68     	; 0x27ba <malloc+0x98>
    2776:	21 15       	cp	r18, r1
    2778:	31 05       	cpc	r19, r1
    277a:	19 f0       	breq	.+6      	; 0x2782 <malloc+0x60>
    277c:	42 17       	cp	r20, r18
    277e:	53 07       	cpc	r21, r19
    2780:	18 f4       	brcc	.+6      	; 0x2788 <malloc+0x66>
    2782:	9a 01       	movw	r18, r20
    2784:	bd 01       	movw	r22, r26
    2786:	ef 01       	movw	r28, r30
    2788:	df 01       	movw	r26, r30
    278a:	f8 01       	movw	r30, r16
    278c:	db cf       	rjmp	.-74     	; 0x2744 <malloc+0x22>
    278e:	21 15       	cp	r18, r1
    2790:	31 05       	cpc	r19, r1
    2792:	f9 f0       	breq	.+62     	; 0x27d2 <malloc+0xb0>
    2794:	28 1b       	sub	r18, r24
    2796:	39 0b       	sbc	r19, r25
    2798:	24 30       	cpi	r18, 0x04	; 4
    279a:	31 05       	cpc	r19, r1
    279c:	80 f4       	brcc	.+32     	; 0x27be <malloc+0x9c>
    279e:	8a 81       	ldd	r24, Y+2	; 0x02
    27a0:	9b 81       	ldd	r25, Y+3	; 0x03
    27a2:	61 15       	cp	r22, r1
    27a4:	71 05       	cpc	r23, r1
    27a6:	21 f0       	breq	.+8      	; 0x27b0 <malloc+0x8e>
    27a8:	fb 01       	movw	r30, r22
    27aa:	82 83       	std	Z+2, r24	; 0x02
    27ac:	93 83       	std	Z+3, r25	; 0x03
    27ae:	04 c0       	rjmp	.+8      	; 0x27b8 <malloc+0x96>
    27b0:	80 93 be 20 	sts	0x20BE, r24	; 0x8020be <__flp>
    27b4:	90 93 bf 20 	sts	0x20BF, r25	; 0x8020bf <__flp+0x1>
    27b8:	fe 01       	movw	r30, r28
    27ba:	32 96       	adiw	r30, 0x02	; 2
    27bc:	44 c0       	rjmp	.+136    	; 0x2846 <malloc+0x124>
    27be:	fe 01       	movw	r30, r28
    27c0:	e2 0f       	add	r30, r18
    27c2:	f3 1f       	adc	r31, r19
    27c4:	81 93       	st	Z+, r24
    27c6:	91 93       	st	Z+, r25
    27c8:	22 50       	subi	r18, 0x02	; 2
    27ca:	31 09       	sbc	r19, r1
    27cc:	28 83       	st	Y, r18
    27ce:	39 83       	std	Y+1, r19	; 0x01
    27d0:	3a c0       	rjmp	.+116    	; 0x2846 <malloc+0x124>
    27d2:	20 91 bc 20 	lds	r18, 0x20BC	; 0x8020bc <__brkval>
    27d6:	30 91 bd 20 	lds	r19, 0x20BD	; 0x8020bd <__brkval+0x1>
    27da:	23 2b       	or	r18, r19
    27dc:	41 f4       	brne	.+16     	; 0x27ee <malloc+0xcc>
    27de:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    27e2:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    27e6:	20 93 bc 20 	sts	0x20BC, r18	; 0x8020bc <__brkval>
    27ea:	30 93 bd 20 	sts	0x20BD, r19	; 0x8020bd <__brkval+0x1>
    27ee:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    27f2:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    27f6:	21 15       	cp	r18, r1
    27f8:	31 05       	cpc	r19, r1
    27fa:	41 f4       	brne	.+16     	; 0x280c <malloc+0xea>
    27fc:	2d b7       	in	r18, 0x3d	; 61
    27fe:	3e b7       	in	r19, 0x3e	; 62
    2800:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    2804:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    2808:	24 1b       	sub	r18, r20
    280a:	35 0b       	sbc	r19, r21
    280c:	e0 91 bc 20 	lds	r30, 0x20BC	; 0x8020bc <__brkval>
    2810:	f0 91 bd 20 	lds	r31, 0x20BD	; 0x8020bd <__brkval+0x1>
    2814:	e2 17       	cp	r30, r18
    2816:	f3 07       	cpc	r31, r19
    2818:	a0 f4       	brcc	.+40     	; 0x2842 <malloc+0x120>
    281a:	2e 1b       	sub	r18, r30
    281c:	3f 0b       	sbc	r19, r31
    281e:	28 17       	cp	r18, r24
    2820:	39 07       	cpc	r19, r25
    2822:	78 f0       	brcs	.+30     	; 0x2842 <malloc+0x120>
    2824:	ac 01       	movw	r20, r24
    2826:	4e 5f       	subi	r20, 0xFE	; 254
    2828:	5f 4f       	sbci	r21, 0xFF	; 255
    282a:	24 17       	cp	r18, r20
    282c:	35 07       	cpc	r19, r21
    282e:	48 f0       	brcs	.+18     	; 0x2842 <malloc+0x120>
    2830:	4e 0f       	add	r20, r30
    2832:	5f 1f       	adc	r21, r31
    2834:	40 93 bc 20 	sts	0x20BC, r20	; 0x8020bc <__brkval>
    2838:	50 93 bd 20 	sts	0x20BD, r21	; 0x8020bd <__brkval+0x1>
    283c:	81 93       	st	Z+, r24
    283e:	91 93       	st	Z+, r25
    2840:	02 c0       	rjmp	.+4      	; 0x2846 <malloc+0x124>
    2842:	e0 e0       	ldi	r30, 0x00	; 0
    2844:	f0 e0       	ldi	r31, 0x00	; 0
    2846:	cf 01       	movw	r24, r30
    2848:	df 91       	pop	r29
    284a:	cf 91       	pop	r28
    284c:	1f 91       	pop	r17
    284e:	0f 91       	pop	r16
    2850:	08 95       	ret

00002852 <free>:
    2852:	cf 93       	push	r28
    2854:	df 93       	push	r29
    2856:	00 97       	sbiw	r24, 0x00	; 0
    2858:	09 f4       	brne	.+2      	; 0x285c <free+0xa>
    285a:	81 c0       	rjmp	.+258    	; 0x295e <free+0x10c>
    285c:	fc 01       	movw	r30, r24
    285e:	32 97       	sbiw	r30, 0x02	; 2
    2860:	12 82       	std	Z+2, r1	; 0x02
    2862:	13 82       	std	Z+3, r1	; 0x03
    2864:	a0 91 be 20 	lds	r26, 0x20BE	; 0x8020be <__flp>
    2868:	b0 91 bf 20 	lds	r27, 0x20BF	; 0x8020bf <__flp+0x1>
    286c:	10 97       	sbiw	r26, 0x00	; 0
    286e:	81 f4       	brne	.+32     	; 0x2890 <free+0x3e>
    2870:	20 81       	ld	r18, Z
    2872:	31 81       	ldd	r19, Z+1	; 0x01
    2874:	82 0f       	add	r24, r18
    2876:	93 1f       	adc	r25, r19
    2878:	20 91 bc 20 	lds	r18, 0x20BC	; 0x8020bc <__brkval>
    287c:	30 91 bd 20 	lds	r19, 0x20BD	; 0x8020bd <__brkval+0x1>
    2880:	28 17       	cp	r18, r24
    2882:	39 07       	cpc	r19, r25
    2884:	51 f5       	brne	.+84     	; 0x28da <free+0x88>
    2886:	e0 93 bc 20 	sts	0x20BC, r30	; 0x8020bc <__brkval>
    288a:	f0 93 bd 20 	sts	0x20BD, r31	; 0x8020bd <__brkval+0x1>
    288e:	67 c0       	rjmp	.+206    	; 0x295e <free+0x10c>
    2890:	ed 01       	movw	r28, r26
    2892:	20 e0       	ldi	r18, 0x00	; 0
    2894:	30 e0       	ldi	r19, 0x00	; 0
    2896:	ce 17       	cp	r28, r30
    2898:	df 07       	cpc	r29, r31
    289a:	40 f4       	brcc	.+16     	; 0x28ac <free+0x5a>
    289c:	4a 81       	ldd	r20, Y+2	; 0x02
    289e:	5b 81       	ldd	r21, Y+3	; 0x03
    28a0:	9e 01       	movw	r18, r28
    28a2:	41 15       	cp	r20, r1
    28a4:	51 05       	cpc	r21, r1
    28a6:	f1 f0       	breq	.+60     	; 0x28e4 <free+0x92>
    28a8:	ea 01       	movw	r28, r20
    28aa:	f5 cf       	rjmp	.-22     	; 0x2896 <free+0x44>
    28ac:	c2 83       	std	Z+2, r28	; 0x02
    28ae:	d3 83       	std	Z+3, r29	; 0x03
    28b0:	40 81       	ld	r20, Z
    28b2:	51 81       	ldd	r21, Z+1	; 0x01
    28b4:	84 0f       	add	r24, r20
    28b6:	95 1f       	adc	r25, r21
    28b8:	c8 17       	cp	r28, r24
    28ba:	d9 07       	cpc	r29, r25
    28bc:	59 f4       	brne	.+22     	; 0x28d4 <free+0x82>
    28be:	88 81       	ld	r24, Y
    28c0:	99 81       	ldd	r25, Y+1	; 0x01
    28c2:	84 0f       	add	r24, r20
    28c4:	95 1f       	adc	r25, r21
    28c6:	02 96       	adiw	r24, 0x02	; 2
    28c8:	80 83       	st	Z, r24
    28ca:	91 83       	std	Z+1, r25	; 0x01
    28cc:	8a 81       	ldd	r24, Y+2	; 0x02
    28ce:	9b 81       	ldd	r25, Y+3	; 0x03
    28d0:	82 83       	std	Z+2, r24	; 0x02
    28d2:	93 83       	std	Z+3, r25	; 0x03
    28d4:	21 15       	cp	r18, r1
    28d6:	31 05       	cpc	r19, r1
    28d8:	29 f4       	brne	.+10     	; 0x28e4 <free+0x92>
    28da:	e0 93 be 20 	sts	0x20BE, r30	; 0x8020be <__flp>
    28de:	f0 93 bf 20 	sts	0x20BF, r31	; 0x8020bf <__flp+0x1>
    28e2:	3d c0       	rjmp	.+122    	; 0x295e <free+0x10c>
    28e4:	e9 01       	movw	r28, r18
    28e6:	ea 83       	std	Y+2, r30	; 0x02
    28e8:	fb 83       	std	Y+3, r31	; 0x03
    28ea:	49 91       	ld	r20, Y+
    28ec:	59 91       	ld	r21, Y+
    28ee:	c4 0f       	add	r28, r20
    28f0:	d5 1f       	adc	r29, r21
    28f2:	ec 17       	cp	r30, r28
    28f4:	fd 07       	cpc	r31, r29
    28f6:	61 f4       	brne	.+24     	; 0x2910 <free+0xbe>
    28f8:	80 81       	ld	r24, Z
    28fa:	91 81       	ldd	r25, Z+1	; 0x01
    28fc:	84 0f       	add	r24, r20
    28fe:	95 1f       	adc	r25, r21
    2900:	02 96       	adiw	r24, 0x02	; 2
    2902:	e9 01       	movw	r28, r18
    2904:	88 83       	st	Y, r24
    2906:	99 83       	std	Y+1, r25	; 0x01
    2908:	82 81       	ldd	r24, Z+2	; 0x02
    290a:	93 81       	ldd	r25, Z+3	; 0x03
    290c:	8a 83       	std	Y+2, r24	; 0x02
    290e:	9b 83       	std	Y+3, r25	; 0x03
    2910:	e0 e0       	ldi	r30, 0x00	; 0
    2912:	f0 e0       	ldi	r31, 0x00	; 0
    2914:	12 96       	adiw	r26, 0x02	; 2
    2916:	8d 91       	ld	r24, X+
    2918:	9c 91       	ld	r25, X
    291a:	13 97       	sbiw	r26, 0x03	; 3
    291c:	00 97       	sbiw	r24, 0x00	; 0
    291e:	19 f0       	breq	.+6      	; 0x2926 <free+0xd4>
    2920:	fd 01       	movw	r30, r26
    2922:	dc 01       	movw	r26, r24
    2924:	f7 cf       	rjmp	.-18     	; 0x2914 <free+0xc2>
    2926:	8d 91       	ld	r24, X+
    2928:	9c 91       	ld	r25, X
    292a:	11 97       	sbiw	r26, 0x01	; 1
    292c:	9d 01       	movw	r18, r26
    292e:	2e 5f       	subi	r18, 0xFE	; 254
    2930:	3f 4f       	sbci	r19, 0xFF	; 255
    2932:	82 0f       	add	r24, r18
    2934:	93 1f       	adc	r25, r19
    2936:	20 91 bc 20 	lds	r18, 0x20BC	; 0x8020bc <__brkval>
    293a:	30 91 bd 20 	lds	r19, 0x20BD	; 0x8020bd <__brkval+0x1>
    293e:	28 17       	cp	r18, r24
    2940:	39 07       	cpc	r19, r25
    2942:	69 f4       	brne	.+26     	; 0x295e <free+0x10c>
    2944:	30 97       	sbiw	r30, 0x00	; 0
    2946:	29 f4       	brne	.+10     	; 0x2952 <free+0x100>
    2948:	10 92 be 20 	sts	0x20BE, r1	; 0x8020be <__flp>
    294c:	10 92 bf 20 	sts	0x20BF, r1	; 0x8020bf <__flp+0x1>
    2950:	02 c0       	rjmp	.+4      	; 0x2956 <free+0x104>
    2952:	12 82       	std	Z+2, r1	; 0x02
    2954:	13 82       	std	Z+3, r1	; 0x03
    2956:	a0 93 bc 20 	sts	0x20BC, r26	; 0x8020bc <__brkval>
    295a:	b0 93 bd 20 	sts	0x20BD, r27	; 0x8020bd <__brkval+0x1>
    295e:	df 91       	pop	r29
    2960:	cf 91       	pop	r28
    2962:	08 95       	ret

00002964 <strnlen_P>:
    2964:	fc 01       	movw	r30, r24
    2966:	05 90       	lpm	r0, Z+
    2968:	61 50       	subi	r22, 0x01	; 1
    296a:	70 40       	sbci	r23, 0x00	; 0
    296c:	01 10       	cpse	r0, r1
    296e:	d8 f7       	brcc	.-10     	; 0x2966 <strnlen_P+0x2>
    2970:	80 95       	com	r24
    2972:	90 95       	com	r25
    2974:	8e 0f       	add	r24, r30
    2976:	9f 1f       	adc	r25, r31
    2978:	08 95       	ret

0000297a <memset>:
    297a:	dc 01       	movw	r26, r24
    297c:	01 c0       	rjmp	.+2      	; 0x2980 <memset+0x6>
    297e:	6d 93       	st	X+, r22
    2980:	41 50       	subi	r20, 0x01	; 1
    2982:	50 40       	sbci	r21, 0x00	; 0
    2984:	e0 f7       	brcc	.-8      	; 0x297e <memset+0x4>
    2986:	08 95       	ret

00002988 <strnlen>:
    2988:	fc 01       	movw	r30, r24
    298a:	61 50       	subi	r22, 0x01	; 1
    298c:	70 40       	sbci	r23, 0x00	; 0
    298e:	01 90       	ld	r0, Z+
    2990:	01 10       	cpse	r0, r1
    2992:	d8 f7       	brcc	.-10     	; 0x298a <strnlen+0x2>
    2994:	80 95       	com	r24
    2996:	90 95       	com	r25
    2998:	8e 0f       	add	r24, r30
    299a:	9f 1f       	adc	r25, r31
    299c:	08 95       	ret

0000299e <fputc>:
    299e:	0f 93       	push	r16
    29a0:	1f 93       	push	r17
    29a2:	cf 93       	push	r28
    29a4:	df 93       	push	r29
    29a6:	fb 01       	movw	r30, r22
    29a8:	23 81       	ldd	r18, Z+3	; 0x03
    29aa:	21 fd       	sbrc	r18, 1
    29ac:	03 c0       	rjmp	.+6      	; 0x29b4 <fputc+0x16>
    29ae:	8f ef       	ldi	r24, 0xFF	; 255
    29b0:	9f ef       	ldi	r25, 0xFF	; 255
    29b2:	2c c0       	rjmp	.+88     	; 0x2a0c <fputc+0x6e>
    29b4:	22 ff       	sbrs	r18, 2
    29b6:	16 c0       	rjmp	.+44     	; 0x29e4 <fputc+0x46>
    29b8:	46 81       	ldd	r20, Z+6	; 0x06
    29ba:	57 81       	ldd	r21, Z+7	; 0x07
    29bc:	24 81       	ldd	r18, Z+4	; 0x04
    29be:	35 81       	ldd	r19, Z+5	; 0x05
    29c0:	42 17       	cp	r20, r18
    29c2:	53 07       	cpc	r21, r19
    29c4:	44 f4       	brge	.+16     	; 0x29d6 <fputc+0x38>
    29c6:	a0 81       	ld	r26, Z
    29c8:	b1 81       	ldd	r27, Z+1	; 0x01
    29ca:	9d 01       	movw	r18, r26
    29cc:	2f 5f       	subi	r18, 0xFF	; 255
    29ce:	3f 4f       	sbci	r19, 0xFF	; 255
    29d0:	20 83       	st	Z, r18
    29d2:	31 83       	std	Z+1, r19	; 0x01
    29d4:	8c 93       	st	X, r24
    29d6:	26 81       	ldd	r18, Z+6	; 0x06
    29d8:	37 81       	ldd	r19, Z+7	; 0x07
    29da:	2f 5f       	subi	r18, 0xFF	; 255
    29dc:	3f 4f       	sbci	r19, 0xFF	; 255
    29de:	26 83       	std	Z+6, r18	; 0x06
    29e0:	37 83       	std	Z+7, r19	; 0x07
    29e2:	14 c0       	rjmp	.+40     	; 0x2a0c <fputc+0x6e>
    29e4:	8b 01       	movw	r16, r22
    29e6:	ec 01       	movw	r28, r24
    29e8:	fb 01       	movw	r30, r22
    29ea:	00 84       	ldd	r0, Z+8	; 0x08
    29ec:	f1 85       	ldd	r31, Z+9	; 0x09
    29ee:	e0 2d       	mov	r30, r0
    29f0:	19 95       	eicall
    29f2:	89 2b       	or	r24, r25
    29f4:	e1 f6       	brne	.-72     	; 0x29ae <fputc+0x10>
    29f6:	d8 01       	movw	r26, r16
    29f8:	16 96       	adiw	r26, 0x06	; 6
    29fa:	8d 91       	ld	r24, X+
    29fc:	9c 91       	ld	r25, X
    29fe:	17 97       	sbiw	r26, 0x07	; 7
    2a00:	01 96       	adiw	r24, 0x01	; 1
    2a02:	16 96       	adiw	r26, 0x06	; 6
    2a04:	8d 93       	st	X+, r24
    2a06:	9c 93       	st	X, r25
    2a08:	17 97       	sbiw	r26, 0x07	; 7
    2a0a:	ce 01       	movw	r24, r28
    2a0c:	df 91       	pop	r29
    2a0e:	cf 91       	pop	r28
    2a10:	1f 91       	pop	r17
    2a12:	0f 91       	pop	r16
    2a14:	08 95       	ret

00002a16 <__ultoa_invert>:
    2a16:	fa 01       	movw	r30, r20
    2a18:	aa 27       	eor	r26, r26
    2a1a:	28 30       	cpi	r18, 0x08	; 8
    2a1c:	51 f1       	breq	.+84     	; 0x2a72 <__ultoa_invert+0x5c>
    2a1e:	20 31       	cpi	r18, 0x10	; 16
    2a20:	81 f1       	breq	.+96     	; 0x2a82 <__ultoa_invert+0x6c>
    2a22:	e8 94       	clt
    2a24:	6f 93       	push	r22
    2a26:	6e 7f       	andi	r22, 0xFE	; 254
    2a28:	6e 5f       	subi	r22, 0xFE	; 254
    2a2a:	7f 4f       	sbci	r23, 0xFF	; 255
    2a2c:	8f 4f       	sbci	r24, 0xFF	; 255
    2a2e:	9f 4f       	sbci	r25, 0xFF	; 255
    2a30:	af 4f       	sbci	r26, 0xFF	; 255
    2a32:	b1 e0       	ldi	r27, 0x01	; 1
    2a34:	3e d0       	rcall	.+124    	; 0x2ab2 <__ultoa_invert+0x9c>
    2a36:	b4 e0       	ldi	r27, 0x04	; 4
    2a38:	3c d0       	rcall	.+120    	; 0x2ab2 <__ultoa_invert+0x9c>
    2a3a:	67 0f       	add	r22, r23
    2a3c:	78 1f       	adc	r23, r24
    2a3e:	89 1f       	adc	r24, r25
    2a40:	9a 1f       	adc	r25, r26
    2a42:	a1 1d       	adc	r26, r1
    2a44:	68 0f       	add	r22, r24
    2a46:	79 1f       	adc	r23, r25
    2a48:	8a 1f       	adc	r24, r26
    2a4a:	91 1d       	adc	r25, r1
    2a4c:	a1 1d       	adc	r26, r1
    2a4e:	6a 0f       	add	r22, r26
    2a50:	71 1d       	adc	r23, r1
    2a52:	81 1d       	adc	r24, r1
    2a54:	91 1d       	adc	r25, r1
    2a56:	a1 1d       	adc	r26, r1
    2a58:	20 d0       	rcall	.+64     	; 0x2a9a <__ultoa_invert+0x84>
    2a5a:	09 f4       	brne	.+2      	; 0x2a5e <__ultoa_invert+0x48>
    2a5c:	68 94       	set
    2a5e:	3f 91       	pop	r19
    2a60:	2a e0       	ldi	r18, 0x0A	; 10
    2a62:	26 9f       	mul	r18, r22
    2a64:	11 24       	eor	r1, r1
    2a66:	30 19       	sub	r19, r0
    2a68:	30 5d       	subi	r19, 0xD0	; 208
    2a6a:	31 93       	st	Z+, r19
    2a6c:	de f6       	brtc	.-74     	; 0x2a24 <__ultoa_invert+0xe>
    2a6e:	cf 01       	movw	r24, r30
    2a70:	08 95       	ret
    2a72:	46 2f       	mov	r20, r22
    2a74:	47 70       	andi	r20, 0x07	; 7
    2a76:	40 5d       	subi	r20, 0xD0	; 208
    2a78:	41 93       	st	Z+, r20
    2a7a:	b3 e0       	ldi	r27, 0x03	; 3
    2a7c:	0f d0       	rcall	.+30     	; 0x2a9c <__ultoa_invert+0x86>
    2a7e:	c9 f7       	brne	.-14     	; 0x2a72 <__ultoa_invert+0x5c>
    2a80:	f6 cf       	rjmp	.-20     	; 0x2a6e <__ultoa_invert+0x58>
    2a82:	46 2f       	mov	r20, r22
    2a84:	4f 70       	andi	r20, 0x0F	; 15
    2a86:	40 5d       	subi	r20, 0xD0	; 208
    2a88:	4a 33       	cpi	r20, 0x3A	; 58
    2a8a:	18 f0       	brcs	.+6      	; 0x2a92 <__ultoa_invert+0x7c>
    2a8c:	49 5d       	subi	r20, 0xD9	; 217
    2a8e:	31 fd       	sbrc	r19, 1
    2a90:	40 52       	subi	r20, 0x20	; 32
    2a92:	41 93       	st	Z+, r20
    2a94:	02 d0       	rcall	.+4      	; 0x2a9a <__ultoa_invert+0x84>
    2a96:	a9 f7       	brne	.-22     	; 0x2a82 <__ultoa_invert+0x6c>
    2a98:	ea cf       	rjmp	.-44     	; 0x2a6e <__ultoa_invert+0x58>
    2a9a:	b4 e0       	ldi	r27, 0x04	; 4
    2a9c:	a6 95       	lsr	r26
    2a9e:	97 95       	ror	r25
    2aa0:	87 95       	ror	r24
    2aa2:	77 95       	ror	r23
    2aa4:	67 95       	ror	r22
    2aa6:	ba 95       	dec	r27
    2aa8:	c9 f7       	brne	.-14     	; 0x2a9c <__ultoa_invert+0x86>
    2aaa:	00 97       	sbiw	r24, 0x00	; 0
    2aac:	61 05       	cpc	r22, r1
    2aae:	71 05       	cpc	r23, r1
    2ab0:	08 95       	ret
    2ab2:	9b 01       	movw	r18, r22
    2ab4:	ac 01       	movw	r20, r24
    2ab6:	0a 2e       	mov	r0, r26
    2ab8:	06 94       	lsr	r0
    2aba:	57 95       	ror	r21
    2abc:	47 95       	ror	r20
    2abe:	37 95       	ror	r19
    2ac0:	27 95       	ror	r18
    2ac2:	ba 95       	dec	r27
    2ac4:	c9 f7       	brne	.-14     	; 0x2ab8 <__ultoa_invert+0xa2>
    2ac6:	62 0f       	add	r22, r18
    2ac8:	73 1f       	adc	r23, r19
    2aca:	84 1f       	adc	r24, r20
    2acc:	95 1f       	adc	r25, r21
    2ace:	a0 1d       	adc	r26, r0
    2ad0:	08 95       	ret

00002ad2 <_exit>:
    2ad2:	f8 94       	cli

00002ad4 <__stop_program>:
    2ad4:	ff cf       	rjmp	.-2      	; 0x2ad4 <__stop_program>
