#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May 23 12:47:18 2023
# Process ID: 29084
# Current directory: D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1
# Command line: vivado.exe -log MainBD_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainBD_wrapper.tcl
# Log file: D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/MainBD_wrapper.vds
# Journal file: D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1\vivado.jou
# Running On: DESKTOP-LJ1PS58, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 68595 MB
#-----------------------------------------------------------
source MainBD_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top MainBD_wrapper -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1092
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.785 ; gain = 369.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MainBD_wrapper' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/hdl/MainBD_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'MainBD' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:12]
INFO: [Synth 8-6157] synthesizing module 'MainBD_axi_gpio_0_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_axi_gpio_0_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MainBD_axi_uart16550_0_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_axi_uart16550_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_axi_uart16550_0_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_axi_uart16550_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'MainBD_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:160]
WARNING: [Synth 8-7071] port 'baudoutn' of module 'MainBD_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:160]
WARNING: [Synth 8-7071] port 'ddis' of module 'MainBD_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:160]
WARNING: [Synth 8-7071] port 'dtrn' of module 'MainBD_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:160]
WARNING: [Synth 8-7071] port 'out1n' of module 'MainBD_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:160]
WARNING: [Synth 8-7071] port 'out2n' of module 'MainBD_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:160]
WARNING: [Synth 8-7071] port 'rtsn' of module 'MainBD_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:160]
WARNING: [Synth 8-7071] port 'rxrdyn' of module 'MainBD_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:160]
WARNING: [Synth 8-7071] port 'txrdyn' of module 'MainBD_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:160]
WARNING: [Synth 8-7023] instance 'axi_uart16550_0' of module 'MainBD_axi_uart16550_0_0' has 35 connections declared, but only 26 given [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:160]
INFO: [Synth 8-6157] synthesizing module 'MainBD_clk_wiz_1_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_clk_wiz_1_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MainBD_mdm_1_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_mdm_1_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MainBD_microblaze_0_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_microblaze_0_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_microblaze_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'MainBD_microblaze_0_0' is unconnected for instance 'microblaze_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:207]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'MainBD_microblaze_0_0' has 52 connections declared, but only 51 given [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:207]
INFO: [Synth 8-6157] synthesizing module 'MainBD_microblaze_0_axi_periph_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:354]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_H7U4X8' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_H7U4X8' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:804]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_142BNR1' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:936]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_142BNR1' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:936]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_2N1ON1' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:1302]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_2N1ON1' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:1302]
INFO: [Synth 8-6157] synthesizing module 'MainBD_xbar_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_xbar_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'MainBD_xbar_0' is unconnected for instance 'xbar' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:763]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'MainBD_xbar_0' is unconnected for instance 'xbar' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:763]
WARNING: [Synth 8-7023] instance 'xbar' of module 'MainBD_xbar_0' has 40 connections declared, but only 38 given [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:763]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_microblaze_0_axi_periph_0' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:354]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_ZOURKE' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:1068]
INFO: [Synth 8-6157] synthesizing module 'MainBD_dlmb_bram_if_cntlr_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_dlmb_bram_if_cntlr_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MainBD_dlmb_v10_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_dlmb_v10_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'MainBD_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:1214]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'MainBD_dlmb_v10_0' has 25 connections declared, but only 24 given [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:1214]
INFO: [Synth 8-6157] synthesizing module 'MainBD_ilmb_bram_if_cntlr_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_ilmb_bram_if_cntlr_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MainBD_ilmb_v10_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_ilmb_v10_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'MainBD_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:1260]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'MainBD_ilmb_v10_0' has 25 connections declared, but only 24 given [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:1260]
INFO: [Synth 8-6157] synthesizing module 'MainBD_lmb_bram_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_lmb_bram_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'MainBD_lmb_bram_0' is unconnected for instance 'lmb_bram' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:1285]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'MainBD_lmb_bram_0' is unconnected for instance 'lmb_bram' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:1285]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'MainBD_lmb_bram_0' has 16 connections declared, but only 14 given [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:1285]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_ZOURKE' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:1068]
INFO: [Synth 8-6157] synthesizing module 'MainBD_rst_clk_wiz_1_100M_0' [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_rst_clk_wiz_1_100M_0' (0#1) [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/.Xil/Vivado-29084-DESKTOP-LJ1PS58/realtime/MainBD_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'MainBD_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:343]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'MainBD_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:343]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'MainBD_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:343]
INFO: [Synth 8-6155] done synthesizing module 'MainBD' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/synth/MainBD.v:12]
INFO: [Synth 8-6155] done synthesizing module 'MainBD_wrapper' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/hdl/MainBD_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_2N1ON1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_2N1ON1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_2N1ON1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_2N1ON1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_142BNR1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_142BNR1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_142BNR1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_142BNR1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_H7U4X8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_H7U4X8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_H7U4X8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_H7U4X8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2105.492 ; gain = 465.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2105.492 ; gain = 465.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2105.492 ; gain = 465.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2105.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_microblaze_0_0/MainBD_microblaze_0_0/MainBD_microblaze_0_0_in_context.xdc] for cell 'MainBD_i/microblaze_0'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_microblaze_0_0/MainBD_microblaze_0_0/MainBD_microblaze_0_0_in_context.xdc] for cell 'MainBD_i/microblaze_0'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_uart16550_0_0/MainBD_axi_uart16550_0_0/MainBD_axi_uart16550_0_0_in_context.xdc] for cell 'MainBD_i/axi_uart16550_0'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_uart16550_0_0/MainBD_axi_uart16550_0_0/MainBD_axi_uart16550_0_0_in_context.xdc] for cell 'MainBD_i/axi_uart16550_0'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_dlmb_v10_0/MainBD_dlmb_v10_0/MainBD_dlmb_v10_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_dlmb_v10_0/MainBD_dlmb_v10_0/MainBD_dlmb_v10_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_ilmb_v10_0/MainBD_ilmb_v10_0/MainBD_dlmb_v10_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_ilmb_v10_0/MainBD_ilmb_v10_0/MainBD_dlmb_v10_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_dlmb_bram_if_cntlr_0/MainBD_dlmb_bram_if_cntlr_0/MainBD_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_dlmb_bram_if_cntlr_0/MainBD_dlmb_bram_if_cntlr_0/MainBD_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_ilmb_bram_if_cntlr_0/MainBD_ilmb_bram_if_cntlr_0/MainBD_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_ilmb_bram_if_cntlr_0/MainBD_ilmb_bram_if_cntlr_0/MainBD_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_lmb_bram_0/MainBD_lmb_bram_0/MainBD_lmb_bram_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_lmb_bram_0/MainBD_lmb_bram_0/MainBD_lmb_bram_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_mdm_1_0/MainBD_mdm_1_0/MainBD_mdm_1_0_in_context.xdc] for cell 'MainBD_i/mdm_1'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_mdm_1_0/MainBD_mdm_1_0/MainBD_mdm_1_0_in_context.xdc] for cell 'MainBD_i/mdm_1'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0_in_context.xdc] for cell 'MainBD_i/clk_wiz_1'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0_in_context.xdc] for cell 'MainBD_i/clk_wiz_1'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_rst_clk_wiz_1_100M_0/MainBD_rst_clk_wiz_1_100M_0/MainBD_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'MainBD_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_rst_clk_wiz_1_100M_0/MainBD_rst_clk_wiz_1_100M_0/MainBD_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'MainBD_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_xbar_0/MainBD_xbar_0/MainBD_xbar_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_xbar_0/MainBD_xbar_0/MainBD_xbar_0_in_context.xdc] for cell 'MainBD_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_gpio_0_0/MainBD_axi_gpio_0_0/MainBD_axi_gpio_0_0_in_context.xdc] for cell 'MainBD_i/axi_gpio_0'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_gpio_0_0/MainBD_axi_gpio_0_0/MainBD_axi_gpio_0_0_in_context.xdc] for cell 'MainBD_i/axi_gpio_0'
Parsing XDC File [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ5'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ5'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ0'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ0'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ7'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ7'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ3'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ3'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS0_C'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS0_C'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS0_T'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS0_T'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ1'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ1'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ2'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ2'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ4'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ4'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ6'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ6'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM0'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM0'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ10'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ10'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ8'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ8'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ13'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ13'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ15'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ15'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS1_C'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS1_C'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS1_T'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS1_T'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ11'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ11'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ9'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ9'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ12'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ12'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ14'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ14'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM1'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM1'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ19'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ19'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ21'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ21'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ23'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ23'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ20'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ20'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS2_C'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS2_C'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS2_T'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS2_T'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ17'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ17'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ22'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ22'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ18'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ18'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ16'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ16'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM2'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM2'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'VRP_67'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'VRP_67'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ29'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ29'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ25'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ25'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ26'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ26'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ30'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ30'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS3_C'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS3_C'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS3_T'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS3_T'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ27'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ27'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ28'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ28'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ31"'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ31'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ24'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ24'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM3'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM3'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'DDR4_A13'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'DDR4_A13'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'DDR4_A7'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'DDR4_A7'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'DDR4_A5'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'DDR4_A5'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'DDR4_A2'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'DDR4_A2'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'DDR4_A9'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'DDR4_A9'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:144]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:144]
CRITICAL WARNING: [Designutils 20-1307] Command 'et_property' is not supported in the xdc constraint file. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:171]
CRITICAL WARNING: [Designutils 20-1307] Command 'et_property' is not supported in the xdc constraint file. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:173]
CRITICAL WARNING: [Designutils 20-1307] Command 'et_property' is not supported in the xdc constraint file. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:175]
CRITICAL WARNING: [Designutils 20-1307] Command 'et_property' is not supported in the xdc constraint file. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:177]
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'CLOCK_DEDICATED_ROUTE', because the property does not exist for objects of type 'port'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:687]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: pin,net
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'CLOCK_DEDICATED_ROUTE', because the property does not exist for objects of type 'port'. [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc:690]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: pin,net
Finished Parsing XDC File [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MainBD_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainBD_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainBD_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2107.125 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MainBD_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2107.164 ; gain = 467.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2107.164 ; gain = 467.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for default_sysclk1_300_clk_n. (constraint file  d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_sysclk1_300_clk_n. (constraint file  d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for default_sysclk1_300_clk_p. (constraint file  d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_sysclk1_300_clk_p. (constraint file  d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0/MainBD_clk_wiz_1_0_in_context.xdc, line 7).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/axi_uart16550_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MainBD_i/axi_gpio_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2107.164 ; gain = 467.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2107.164 ; gain = 467.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module MainBD_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2107.164 ; gain = 467.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2566.168 ; gain = 926.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2566.320 ; gain = 926.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2585.410 ; gain = 945.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.164 ; gain = 951.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.164 ; gain = 951.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.164 ; gain = 951.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.164 ; gain = 951.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.164 ; gain = 951.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.164 ; gain = 951.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |MainBD_xbar_0               |         1|
|2     |MainBD_axi_gpio_0_0         |         1|
|3     |MainBD_axi_uart16550_0_0    |         1|
|4     |MainBD_clk_wiz_1_0          |         1|
|5     |MainBD_mdm_1_0              |         1|
|6     |MainBD_microblaze_0_0       |         1|
|7     |MainBD_rst_clk_wiz_1_100M_0 |         1|
|8     |MainBD_dlmb_bram_if_cntlr_0 |         1|
|9     |MainBD_dlmb_v10_0           |         1|
|10    |MainBD_ilmb_bram_if_cntlr_0 |         1|
|11    |MainBD_ilmb_v10_0           |         1|
|12    |MainBD_lmb_bram_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |MainBD_axi_gpio_0         |     1|
|2     |MainBD_axi_uart16550_0    |     1|
|3     |MainBD_clk_wiz_1          |     1|
|4     |MainBD_dlmb_bram_if_cntlr |     1|
|5     |MainBD_dlmb_v10           |     1|
|6     |MainBD_ilmb_bram_if_cntlr |     1|
|7     |MainBD_ilmb_v10           |     1|
|8     |MainBD_lmb_bram           |     1|
|9     |MainBD_mdm_1              |     1|
|10    |MainBD_microblaze_0       |     1|
|11    |MainBD_rst_clk_wiz_1_100M |     1|
|12    |MainBD_xbar               |     1|
|13    |IBUF                      |     7|
|14    |OBUF                      |    11|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.164 ; gain = 951.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2591.164 ; gain = 949.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.164 ; gain = 951.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2603.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances

Synth Design complete, checksum: 8e3d47da
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 152 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2630.492 ; gain = 2040.527
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/synth_1/MainBD_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainBD_wrapper_utilization_synth.rpt -pb MainBD_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 23 12:48:02 2023...
