
---------- Begin Simulation Statistics ----------
final_tick                               2122398255000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60065                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705228                       # Number of bytes of host memory used
host_op_rate                                    60259                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39199.43                       # Real time elapsed on the host
host_tick_rate                               54143601                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354504134                       # Number of instructions simulated
sim_ops                                    2362113041                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.122398                       # Number of seconds simulated
sim_ticks                                2122398255000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.319978                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              291783115                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334153902                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19143150                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        456925324                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38669500                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39083296                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          413796                       # Number of indirect misses.
system.cpu0.branchPred.lookups              581198730                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963388                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801855                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13556237                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 554959329                       # Number of branches committed
system.cpu0.commit.bw_lim_events             60907642                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419478                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       99992410                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224460689                       # Number of instructions committed
system.cpu0.commit.committedOps            2228267840                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3932337363                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566652                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.316591                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2826287952     71.87%     71.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    682598836     17.36%     89.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    146088057      3.72%     92.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    147077326      3.74%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     41249044      1.05%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15819235      0.40%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5257472      0.13%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7051799      0.18%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     60907642      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3932337363                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44154182                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150574947                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691495019                       # Number of loads committed
system.cpu0.commit.membars                    7608885                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608891      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238542106     55.58%     55.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695296866     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264701695     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228267840                       # Class of committed instruction
system.cpu0.commit.refs                     959998585                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224460689                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228267840                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.905981                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.905981                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            618914802                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5604860                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290462664                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2360401779                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1667622901                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1643645662                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13578000                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10501880                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10124747                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  581198730                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                413074765                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2279947664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8853119                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          278                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2380105153                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          218                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38329894                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137082                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1654772945                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         330452615                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.561375                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3953886112                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.602929                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881106                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2250206830     56.91%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1264764746     31.99%     88.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               266040220      6.73%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               141319696      3.57%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14045872      0.36%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9551271      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  340765      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809058      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807654      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3953886112                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      285894685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13732143                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               565590243                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545134                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008154298                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274338557                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              523592893                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            732153408                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810975                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4365574                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           278763538                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2328231659                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            733815741                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12665885                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2311247949                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3052388                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5924825                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13578000                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13296860                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       184510                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33418063                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        71440                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23685                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8651475                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     40658389                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10259972                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23685                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1953478                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11778665                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                941661450                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2291617183                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897423                       # average fanout of values written-back
system.cpu0.iew.wb_producers                845068753                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.540504                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2291745499                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2821520347                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1468316379                       # number of integer regfile writes
system.cpu0.ipc                              0.524664                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524664                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611836      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1278633499     55.02%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18327525      0.79%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802455      0.16%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           741769450     31.92%     88.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273769023     11.78%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2323913835                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               600                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4420206                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001902                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 719693     16.28%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3321282     75.14%     91.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               379229      8.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2320722156                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8606342311                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2291617137                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2428217424                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2316811291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2323913835                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420368                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       99963815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           208420                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           890                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40035015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3953886112                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.587754                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797855                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2255046410     57.03%     57.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1186658513     30.01%     87.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          427046337     10.80%     97.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67129045      1.70%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11184039      0.28%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4742599      0.12%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1423472      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             460046      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             195651      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3953886112                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.548121                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35079702                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4754988                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           732153408                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          278763538                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4239780797                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5016532                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              564680313                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421115434                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25739820                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1683506817                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14361383                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                51776                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2869893703                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2347131685                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1508006500                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1635064995                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15431152                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13578000                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56819608                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                86891058                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2869893663                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        236379                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8921                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54863706                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8917                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6199652856                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4678103707                       # The number of ROB writes
system.cpu0.timesIdled                       53919275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.853964                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17560972                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18710954                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1761449                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31916950                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            894193                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         900829                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6636                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35000552                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46859                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801573                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1362674                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29512575                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2878137                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13218669                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130043445                       # Number of instructions committed
system.cpu1.commit.committedOps             133845201                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    629886466                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.212491                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.893488                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    573703668     91.08%     91.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27858083      4.42%     95.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9060529      1.44%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9282266      1.47%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2566012      0.41%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       744905      0.12%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3544469      0.56%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       248397      0.04%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2878137      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    629886466                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456427                       # Number of function calls committed.
system.cpu1.commit.int_insts                125249754                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36886628                       # Number of loads committed
system.cpu1.commit.membars                    7603276                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603276      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77434587     57.85%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40688201     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8118993      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133845201                       # Class of committed instruction
system.cpu1.commit.refs                      48807206                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130043445                       # Number of Instructions Simulated
system.cpu1.committedOps                    133845201                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.869929                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.869929                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            553840259                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417339                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16979980                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             152519994                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17754724                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50919111                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1363688                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1077933                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8580908                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35000552                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19402741                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    610067313                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               140173                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     153058856                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            2                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3524926                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055267                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20628910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18455165                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.241684                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         632458690                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.248018                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.692282                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               538522658     85.15%     85.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53383930      8.44%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24674012      3.90%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10102309      1.60%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5119759      0.81%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  593556      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   62084      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     147      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     235      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           632458690                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         843712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1473072                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31265158                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.225933                       # Inst execution rate
system.cpu1.iew.exec_refs                    51715155                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12328617                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              478862340                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39845428                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802256                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1169746                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12593811                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147053841                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39386538                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1518158                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143084034                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2304325                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2597213                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1363688                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9550004                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        44190                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          885183                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        25945                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1201                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2689                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2958800                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       673233                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1201                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       499145                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        973927                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80826623                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142110004                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864754                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69895166                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.224395                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142143676                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178005667                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95507097                       # number of integer regfile writes
system.cpu1.ipc                              0.205342                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.205342                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603377      5.26%      5.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84868787     58.69%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43550849     30.12%     94.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8579033      5.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144602192                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4051804                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028020                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 662297     16.35%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3047647     75.22%     91.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               341858      8.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141050605                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         925943846                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142109992                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        160263455                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135648051                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144602192                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405790                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13208639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           228994                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           386                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5174353                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    632458690                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228635                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.698848                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          544697863     86.12%     86.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55424969      8.76%     94.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18929992      2.99%     97.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6123142      0.97%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5234916      0.83%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             809142      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             817704      0.13%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             311481      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             109481      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      632458690                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.228330                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23452667                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2138653                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39845428                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12593811                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       633302402                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3611487332                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              515436445                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89309351                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25581779                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20930448                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3212854                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                30228                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            187920668                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150625686                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101144924                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53757337                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10373173                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1363688                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40936151                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11835573                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       187920656                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34621                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               617                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 51376722                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           617                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   774072004                       # The number of ROB reads
system.cpu1.rob.rob_writes                  296706808                       # The number of ROB writes
system.cpu1.timesIdled                          15191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12043893                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4795                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12082493                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                279021                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16525657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32925123                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4180476                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       165986                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123882926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7665753                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247771381                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7831739                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12376159                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5645266                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10754076                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4148440                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4148437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12376159                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49449719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49449719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1418871168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1418871168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16525781                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16525781    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16525781                       # Request fanout histogram
system.membus.respLayer1.occupancy        85559146629                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         59571551004                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    358324214.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   552834665.421533                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1753500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1463288500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2119889985500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2508269500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    346761512                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       346761512                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    346761512                       # number of overall hits
system.cpu0.icache.overall_hits::total      346761512                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66313253                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66313253                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66313253                       # number of overall misses
system.cpu0.icache.overall_misses::total     66313253                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 865325421495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 865325421495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 865325421495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 865325421495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    413074765                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    413074765                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    413074765                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    413074765                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.160536                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.160536                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.160536                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.160536                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13049.057049                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13049.057049                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13049.057049                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13049.057049                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3819                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          593                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               97                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.371134                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   118.600000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62521512                       # number of writebacks
system.cpu0.icache.writebacks::total         62521512                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3791707                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3791707                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3791707                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3791707                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62521546                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62521546                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62521546                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62521546                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 767141470999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 767141470999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 767141470999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 767141470999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.151356                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.151356                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.151356                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.151356                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12270.033614                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12270.033614                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12270.033614                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12270.033614                       # average overall mshr miss latency
system.cpu0.icache.replacements              62521512                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    346761512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      346761512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66313253                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66313253                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 865325421495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 865325421495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    413074765                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    413074765                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.160536                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.160536                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13049.057049                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13049.057049                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3791707                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3791707                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62521546                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62521546                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 767141470999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 767141470999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.151356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.151356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12270.033614                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12270.033614                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999984                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          409282798                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62521512                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.546272                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999984                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        888671074                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       888671074                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    862193536                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       862193536                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    862193536                       # number of overall hits
system.cpu0.dcache.overall_hits::total      862193536                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     93418758                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      93418758                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     93418758                       # number of overall misses
system.cpu0.dcache.overall_misses::total     93418758                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1906793725654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1906793725654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1906793725654                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1906793725654                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955612294                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955612294                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955612294                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955612294                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097758                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097758                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097758                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097758                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20411.251086                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20411.251086                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20411.251086                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20411.251086                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10004148                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       704492                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           204511                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7367                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.917408                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.628071                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57658382                       # number of writebacks
system.cpu0.dcache.writebacks::total         57658382                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37219521                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37219521                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37219521                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37219521                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56199237                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56199237                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56199237                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56199237                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 911908414443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 911908414443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 911908414443                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 911908414443                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058810                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058810                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058810                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058810                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16226.348668                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16226.348668                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16226.348668                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16226.348668                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57658382                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    621873584                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621873584                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69042870                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69042870                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1242062741500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1242062741500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690916454                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690916454                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099929                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099929                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17989.732198                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17989.732198                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23306740                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23306740                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45736130                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45736130                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 662413447500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 662413447500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066196                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066196                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14483.373375                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14483.373375                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240319952                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240319952                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24375888                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24375888                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 664730984154                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 664730984154                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264695840                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264695840                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.092090                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.092090                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27270.021267                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27270.021267                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13912781                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13912781                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10463107                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10463107                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 249494966943                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 249494966943                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039529                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039529                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23845.208402                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23845.208402                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3242                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3242                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2701                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2701                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     15957500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     15957500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.454484                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.454484                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5907.997038                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5907.997038                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2686                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2686                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47366.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47366.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       718500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       718500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025908                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025908                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4726.973684                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4726.973684                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       566500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       566500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025908                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025908                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3726.973684                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3726.973684                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2334986                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2334986                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466869                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466869                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 123333606500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 123333606500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801855                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801855                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385830                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385830                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84079.496192                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84079.496192                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466869                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466869                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 121866737500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 121866737500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385830                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385830                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83079.496192                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83079.496192                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995422                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          922203143                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57665872                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.992182                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976517822                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976517822                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62398428                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            54081752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9143                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1205661                       # number of demand (read+write) hits
system.l2.demand_hits::total                117694984                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62398428                       # number of overall hits
system.l2.overall_hits::.cpu0.data           54081752                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9143                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1205661                       # number of overall hits
system.l2.overall_hits::total               117694984                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            123115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3574380                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2477387                       # number of demand (read+write) misses
system.l2.demand_misses::total                6180757                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           123115                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3574380                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5875                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2477387                       # number of overall misses
system.l2.overall_misses::total               6180757                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10952955500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 350500769499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    549970500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 257824564996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     619828260495                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10952955500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 350500769499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    549970500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 257824564996                       # number of overall miss cycles
system.l2.overall_miss_latency::total    619828260495                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62521543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57656132                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15018                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3683048                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123875741                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62521543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57656132                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15018                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3683048                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123875741                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.061995                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.391197                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.672646                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.049895                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.061995                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.391197                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.672646                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.049895                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88965.239816                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98059.179354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst        93612                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104071.170550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100283.551108                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88965.239816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98059.179354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst        93612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104071.170550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100283.551108                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8494078                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5645266                       # number of writebacks
system.l2.writebacks::total                   5645266                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            103                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         369916                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         163834                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              533857                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           103                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        369916                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        163834                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             533857                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       123012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3204464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2313553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5646900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       123012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3204464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2313553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11060248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16707148                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9715305000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 289893166999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    491076000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 219941260998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 520040808997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9715305000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 289893166999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    491076000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 219941260998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 923859786804                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1443900595801                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.055579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.390931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.628163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.045585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.055579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.390931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.628163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134870                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78978.514291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90465.415433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83644.353602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95066.445851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92093.150046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78978.514291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90465.415433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83644.353602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95066.445851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83529.753293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86424.121927                       # average overall mshr miss latency
system.l2.replacements                       24028179                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15176323                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15176323                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15176323                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15176323                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108333130                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108333130                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108333130                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108333130                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11060248                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11060248                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 923859786804                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 923859786804                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83529.753293                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83529.753293                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 50                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       359500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       389000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.971429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.695652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.862069                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10573.529412                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1843.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         7780                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       677000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       313000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       990000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.971429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.695652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.862069                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19911.764706                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19562.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19800                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3687.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2681.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        65000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       159500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       224500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9478185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           532481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              10010666                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2459156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1954857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4414013                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 244957083999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 202614567997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  447571651996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11937341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2487338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14424679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.206005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.785923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.306004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99610.225622                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103646.746538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101397.900730                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       186040                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        84150                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           270190                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2273116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1870707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4143823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 207173235499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 176464981499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 383638216998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.190421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.752092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.287273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91140.634925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94330.636224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92580.744158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62398428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62407571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       123115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           128990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10952955500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    549970500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11502926000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62521543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15018                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62536561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.391197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88965.239816                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst        93612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89176.881929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          103                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       123012                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       128883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9715305000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    491076000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10206381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.390931                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002061                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78978.514291                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83644.353602                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79191.057005                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44603567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       673180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          45276747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1115224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       522530                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1637754                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 105543685500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  55209996999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 160753682499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45718791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1195710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46914501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.437004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94639.001223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105658.999481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98154.962527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       183876                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        79684                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       263560                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       931348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       442846                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1374194                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  82719931500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43476279499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126196210999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.370362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029291                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88817.425388                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98174.714232                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91832.893317                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1065                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           73                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1138                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          750                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             795                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10749000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       835000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11584000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1815                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          118                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1933                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.413223                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.381356                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.411278                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        14332                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18555.555556                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14571.069182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          211                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          226                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          539                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          569                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10883485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       581500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11464985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.296970                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.254237                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.294361                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20191.994434                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19383.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20149.358524                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999943                       # Cycle average of tags in use
system.l2.tags.total_refs                   257730008                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24029528                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.725554                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.837909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.013985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.427751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.052853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.660119                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.466217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.047094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.162934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.307189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2003127200                       # Number of tag accesses
system.l2.tags.data_accesses               2003127200                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7872896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     205333248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        375744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     148163008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    695829248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1057574144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7872896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       375744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8248640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    361297024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       361297024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         123014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3208332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2315047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10872332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16524596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5645266                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5645266                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3709434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         96745862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           177037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         69809239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    327850462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             498292034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3709434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       177037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3886471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170230551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170230551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170230551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3709434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        96745862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          177037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        69809239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    327850462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            668522585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5575469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    123012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3090483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2243549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10837622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012928668251                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       341721                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       341721                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31409228                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5252432                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16524596                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5645266                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16524596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5645266                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 224059                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 69797                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            817646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            819811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1071495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1409802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1193612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1214306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1080443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1085370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1267278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1004695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           951212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           853067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1020659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           851531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           799918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           859692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            293301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            294936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            361937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            347472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            412771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            418419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            395809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            406676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            403837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            372101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           344510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           310270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           319036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           310586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           286738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           297048                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 561071215975                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                81502685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            866706284725                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34420.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53170.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12101870                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3019086                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16524596                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5645266                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3222309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3395405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3651212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2077681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1714196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1235552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  332925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  256798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  181863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   78764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  62400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  40030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  24678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  35803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  39742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 118243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 232427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 313941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 349147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 360589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 365753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 366878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 367378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 371632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 383082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 369099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 365133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 359850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 352194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 349057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 351074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6755016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.262112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.924702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   192.295463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2074997     30.72%     30.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3342666     49.48%     80.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       494232      7.32%     87.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       378715      5.61%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       137713      2.04%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55912      0.83%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54445      0.81%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35199      0.52%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       181137      2.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6755016                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       341721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.701215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    409.593315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       341716    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        341721                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       341721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.315787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.294260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.881841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           296150     86.66%     86.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5018      1.47%     88.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26310      7.70%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9339      2.73%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3258      0.95%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1036      0.30%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              381      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              137      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        341721                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1043234368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14339776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               356828608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1057574144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            361297024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       491.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    498.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2122398222500                       # Total gap between requests
system.mem_ctrls.avgGap                      95733.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7872768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    197790912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       375744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    143587136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    693607808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    356828608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3709373.573716965038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 93192176.130958989263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 177037.461802850972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67653248.235449582338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 326803796.773758709431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168125189.115367054939                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       123014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3208332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2315047                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10872332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5645266                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4605208125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 157656995242                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    242695157                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 124103410927                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 580097975274                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50705773369563                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37436.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49139.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41337.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53607.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53355.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8981998.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23065105980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12259375590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         54321491280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13802337720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     167539800480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     385759516740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     490150810560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1146898438350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.378525                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1270148789423                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  70871320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 781378145577                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25165793940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13375910130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         62064342900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15301495620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     167539800480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     530420999490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     368330614560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1182198957120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.010898                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 951620045102                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  70871320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1099906889898                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20993583953.488373                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100991953753.331161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     94.19%     94.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 782213095500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   316950035000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1805448220000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19386913                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19386913                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19386913                       # number of overall hits
system.cpu1.icache.overall_hits::total       19386913                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15828                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15828                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15828                       # number of overall misses
system.cpu1.icache.overall_misses::total        15828                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    715650000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    715650000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    715650000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    715650000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19402741                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19402741                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19402741                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19402741                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000816                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000816                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000816                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000816                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 45214.177407                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45214.177407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 45214.177407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45214.177407                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14986                       # number of writebacks
system.cpu1.icache.writebacks::total            14986                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          810                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          810                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          810                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          810                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15018                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15018                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15018                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15018                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    673859500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    673859500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    673859500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    673859500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000774                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000774                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000774                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000774                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 44870.122520                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44870.122520                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 44870.122520                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44870.122520                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14986                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19386913                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19386913                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15828                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15828                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    715650000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    715650000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19402741                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19402741                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000816                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000816                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 45214.177407                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45214.177407                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          810                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          810                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15018                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15018                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    673859500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    673859500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000774                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000774                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 44870.122520                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44870.122520                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995475                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19270732                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14986                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1285.915655                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        298978500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995475                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38820500                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38820500                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37795146                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37795146                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37795146                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37795146                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8666850                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8666850                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8666850                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8666850                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 531828816569                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 531828816569                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 531828816569                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 531828816569                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46461996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46461996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46461996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46461996                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.186536                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.186536                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.186536                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.186536                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61363.565375                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61363.565375                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61363.565375                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61363.565375                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3276557                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       263069                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            48227                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3228                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.940303                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.495973                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3682723                       # number of writebacks
system.cpu1.dcache.writebacks::total          3682723                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6322673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6322673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6322673                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6322673                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2344177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2344177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2344177                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2344177                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 161843642622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 161843642622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 161843642622                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 161843642622                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050454                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050454                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050454                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050454                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69040.709222                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69040.709222                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69040.709222                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69040.709222                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3682723                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33430802                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33430802                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4912643                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4912643                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 270966078500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 270966078500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38343445                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38343445                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.128122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.128122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55156.883677                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55156.883677                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3716704                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3716704                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1195939                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1195939                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65172710000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65172710000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031190                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031190                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 54495.011869                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54495.011869                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4364344                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4364344                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3754207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3754207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 260862738069                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 260862738069                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8118551                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8118551                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.462423                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.462423                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69485.443416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69485.443416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2605969                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2605969                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1148238                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1148238                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  96670932622                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  96670932622                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141434                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141434                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84190.675297                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84190.675297                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7215500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7215500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.324034                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.324034                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47784.768212                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47784.768212                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        77800                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77800                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       673500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       673500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.242291                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.242291                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6122.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6122.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       564500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       564500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.242291                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.242291                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5131.818182                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5131.818182                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454974                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454974                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346599                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346599                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118005169000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118005169000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354222                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354222                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87632.004034                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87632.004034                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346599                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346599                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 116658570000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 116658570000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354222                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354222                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86632.004034                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86632.004034                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.058677                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43939234                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3690669                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.905493                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        298990000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.058677                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.908084                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.908084                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104219673                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104219673                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2122398255000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109451783                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20821589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108701273                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18382913                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17214877                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            607                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14439444                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14439444                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62536564                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46915221                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1933                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187564599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172982646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11056853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371649120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8002755392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7380129152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1920256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    471409280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15856214080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        41259090                       # Total snoops (count)
system.tol2bus.snoopTraffic                 362288960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        165136839                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073868                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.265818                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              153119384     92.72%     92.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11841398      7.17%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 171279      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4778      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          165136839                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247763291490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86503366693                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93858949925                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5539691691                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22543966                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3199609551500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141300                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705228                       # Number of bytes of host memory used
host_op_rate                                   141647                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21933.04                       # Real time elapsed on the host
host_tick_rate                               49113640                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3099142651                       # Number of instructions simulated
sim_ops                                    3106752964                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.077211                       # Number of seconds simulated
sim_ticks                                1077211296500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.913903                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              164707557                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           168216721                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6713987                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        182049765                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              8135                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12117                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3982                       # Number of indirect misses.
system.cpu0.branchPred.lookups              185553053                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1565                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           754                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6711967                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122213722                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31017928                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2819                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      151997783                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           540807730                       # Number of instructions committed
system.cpu0.commit.committedOps             540808357                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2122303290                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.254821                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.227696                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1991320043     93.83%     93.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     28171926      1.33%     95.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41078691      1.94%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5199206      0.24%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1656475      0.08%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3157448      0.15%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       586144      0.03%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     20115429      0.95%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31017928      1.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2122303290                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10331                       # Number of function calls committed.
system.cpu0.commit.int_insts                537659559                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166528155                       # Number of loads committed
system.cpu0.commit.membars                        995                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1046      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       371232038     68.64%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166528853     30.79%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3045064      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540808357                       # Class of committed instruction
system.cpu0.commit.refs                     169574011                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  540807730                       # Number of Instructions Simulated
system.cpu0.committedOps                    540808357                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.971210                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.971210                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1771401138                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2098                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           144310370                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             735915147                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                86393482                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                246469805                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6712489                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3896                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             35558651                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  185553053                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                167623917                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1969201089                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1950869                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     829759590                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13429018                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086398                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         170619945                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164715692                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.386355                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2146535565                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.386558                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.708909                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1535881622     71.55%     71.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               425676786     19.83%     91.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               169251239      7.88%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6144512      0.29%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5159554      0.24%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   24257      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4395884      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     449      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1262      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2146535565                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1125245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6985216                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               138632134                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.431851                       # Inst execution rate
system.cpu0.iew.exec_refs                   498358144                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3080016                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              151849203                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            213388758                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2000                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5019745                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3761930                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          688178334                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            495278128                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6021060                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            927469046                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1622230                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1141634708                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6712489                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1143774900                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     31275729                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            2233                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     46860603                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       716074                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           459                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1443605                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5541611                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                528608033                       # num instructions consuming a value
system.cpu0.iew.wb_count                    615824260                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.735405                       # average fanout of values written-back
system.cpu0.iew.wb_producers                388741063                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.286742                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     617286288                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1134691221                       # number of integer regfile reads
system.cpu0.int_regfile_writes              475580803                       # number of integer regfile writes
system.cpu0.ipc                              0.251812                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.251812                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1308      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            431184275     46.19%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 964      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  259      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           499134824     53.47%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3168155      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             933490105                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               329                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   62549441                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.067006                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3511526      5.61%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              59036873     94.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1042      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             996037918                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4082215455                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    615823941                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        835548251                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 688175251                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                933490105                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3083                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      147369980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6150878                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           264                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     96090017                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2146535565                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.434882                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.151165                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1756380921     81.82%     81.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          171015255      7.97%     89.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76117711      3.55%     93.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35440333      1.65%     94.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           58799320      2.74%     97.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           32934001      1.53%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            9318785      0.43%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4095478      0.19%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2433761      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2146535565                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.434654                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4243580                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1229922                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           213388758                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3761930                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    586                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2147660810                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6761783                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1311962913                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            415554677                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              46162154                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               106182340                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             444483226                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               507187                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            952303862                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             710695693                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          548444931                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                256585529                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3151466                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6712489                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            465006978                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               132890262                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       952303548                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         85316                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1222                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                213330026                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1211                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2784088421                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1409862081                       # The number of ROB writes
system.cpu0.timesIdled                          16269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  262                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.934021                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               69364769                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73844139                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9038830                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        104912025                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4893                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          38924                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           34031                       # Number of indirect misses.
system.cpu1.branchPred.lookups              108934826                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          360                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           458                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9038335                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46492659                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11011712                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2577                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      177277742                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           203830787                       # Number of instructions committed
system.cpu1.commit.committedOps             203831566                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    696753742                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.292545                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.205141                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    628435529     90.19%     90.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29303527      4.21%     94.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15983282      2.29%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4373550      0.63%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1996278      0.29%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2934996      0.42%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       317039      0.05%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2397829      0.34%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11011712      1.58%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    696753742                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4162                       # Number of function calls committed.
system.cpu1.commit.int_insts                200684222                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53833536                       # Number of loads committed
system.cpu1.commit.membars                       1131                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1131      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146334812     71.79%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53833994     26.41%     98.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3661389      1.80%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        203831566                       # Class of committed instruction
system.cpu1.commit.refs                      57495383                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  203830787                       # Number of Instructions Simulated
system.cpu1.committedOps                    203831566                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.570007                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.570007                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            432987491                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  509                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59068982                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             429453194                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                65201971                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                211549790                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9050099                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1812                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8671647                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  108934826                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 76461377                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    639395702                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2905745                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     499766369                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18101188                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.149702                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          79014702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          69369662                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.686797                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         727460998                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.687004                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.022483                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               407683129     56.04%     56.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               202957538     27.90%     83.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                88737982     12.20%     96.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8892801      1.22%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11198304      1.54%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   84944      0.01%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7905745      1.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      49      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     506      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           727460998                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         216349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9542991                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                65518121                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.440600                       # Inst execution rate
system.cpu1.iew.exec_refs                   102489594                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4126239                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              164178641                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            100499915                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1603                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12319430                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7042919                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          379199612                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             98363355                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7624868                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            320614670                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                992051                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            169826883                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9050099                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            171244431                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3141504                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          598159                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3342                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        11611                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     46666379                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3381072                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         11611                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3972158                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5570833                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                238343509                       # num instructions consuming a value
system.cpu1.iew.wb_count                    292041598                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.737063                       # average fanout of values written-back
system.cpu1.iew.wb_producers                175674152                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.401334                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     293240448                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               414468596                       # number of integer regfile reads
system.cpu1.int_regfile_writes              223599354                       # number of integer regfile writes
system.cpu1.ipc                              0.280111                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.280111                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1318      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            222164036     67.68%     67.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3796      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           101597005     30.95%     98.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4473223      1.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             328239538                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4556536                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013882                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 677865     14.88%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3878356     85.12%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  315      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             332794756                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1390159514                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    292041598                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        554579260                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 379196685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                328239538                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2927                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      175368046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1662904                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           350                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    118212710                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    727460998                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.451213                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.983576                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          544426818     74.84%     74.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          104613499     14.38%     89.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           42537155      5.85%     95.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           16786934      2.31%     97.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12166298      1.67%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3807408      0.52%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1864182      0.26%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             766029      0.11%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             492675      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      727460998                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.451078                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14313997                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2202963                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           100499915                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7042919                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    187                       # number of misc regfile reads
system.cpu1.numCycles                       727677347                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1426657013                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              353475024                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            153679349                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               8336597                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                75414217                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              72275257                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               548784                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            551892662                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             410357216                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          313841971                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                206756152                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3144229                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9050099                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             82721375                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               160162622                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       551892662                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         44131                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1251                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 36110422                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1248                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1066850961                       # The number of ROB reads
system.cpu1.rob.rob_writes                  792959893                       # The number of ROB writes
system.cpu1.timesIdled                           2558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         78536033                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                90820                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            79280871                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1708799                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    109426615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     218073202                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       970036                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       643675                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47885027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     38073816                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95765659                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       38717491                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          109387776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1151025                       # Transaction distribution
system.membus.trans_dist::CleanEvict        107495864                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1068                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            438                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37026                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     109387781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    327498001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              327498001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   7076852736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              7076852736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1155                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         109426313                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               109426313    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           109426313                       # Request fanout histogram
system.membus.respLayer1.occupancy       561227909144                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             52.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        249792979640                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              23.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 48                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           24                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    140870979.166667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   100097630.911947                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    215290000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             24                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1073830393000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3380903500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    167606954                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       167606954                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    167606954                       # number of overall hits
system.cpu0.icache.overall_hits::total      167606954                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16963                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16963                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16963                       # number of overall misses
system.cpu0.icache.overall_misses::total        16963                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    983287500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    983287500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    983287500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    983287500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    167623917                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    167623917                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    167623917                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    167623917                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000101                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000101                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 57966.603785                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57966.603785                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 57966.603785                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57966.603785                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1687                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.594595                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15459                       # number of writebacks
system.cpu0.icache.writebacks::total            15459                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1504                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1504                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1504                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1504                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15459                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15459                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15459                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15459                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    893547500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    893547500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    893547500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    893547500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 57801.119089                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57801.119089                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 57801.119089                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57801.119089                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15459                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    167606954                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      167606954                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16963                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16963                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    983287500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    983287500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    167623917                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    167623917                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000101                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 57966.603785                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57966.603785                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1504                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1504                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15459                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15459                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    893547500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    893547500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 57801.119089                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57801.119089                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          167622671                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15491                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         10820.648828                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        335263293                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       335263293                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    131137224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       131137224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    131137224                       # number of overall hits
system.cpu0.dcache.overall_hits::total      131137224                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     63852742                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      63852742                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     63852742                       # number of overall misses
system.cpu0.dcache.overall_misses::total     63852742                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5027822905269                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5027822905269                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5027822905269                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5027822905269                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    194989966                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    194989966                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    194989966                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    194989966                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.327467                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.327467                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.327467                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.327467                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78740.908343                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78740.908343                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78740.908343                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78740.908343                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1546373344                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        56779                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31781705                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1208                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.656085                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    47.002483                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39718478                       # number of writebacks
system.cpu0.dcache.writebacks::total         39718478                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24132788                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24132788                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24132788                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24132788                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39719954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39719954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39719954                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39719954                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3669166787037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3669166787037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3669166787037                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3669166787037                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.203703                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.203703                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.203703                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.203703                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92375.907259                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92375.907259                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92375.907259                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92375.907259                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39718477                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    129093442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      129093442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     62852179                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     62852179                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 4953559918500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 4953559918500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    191945621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    191945621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.327448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.327448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78812.858954                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78812.858954                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23237758                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23237758                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39614421                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39614421                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3662057442500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3662057442500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.206384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.206384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92442.533554                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92442.533554                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2043782                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2043782                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1000563                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1000563                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  74262986769                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  74262986769                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3044345                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3044345                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.328663                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.328663                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74221.200233                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74221.200233                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       895030                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       895030                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105533                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105533                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7109344537                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7109344537                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034665                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034665                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 67366.080155                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67366.080155                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          674                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          674                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          180                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          180                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7157000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7157000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.210773                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.210773                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39761.111111                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39761.111111                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          168                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014052                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014052                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          506                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          506                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          243                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1118000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1118000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.324433                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.324433                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4600.823045                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4600.823045                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          243                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          243                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       875000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       875000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.324433                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.324433                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3600.823045                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3600.823045                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           91                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           91                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       373000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       373000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          754                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          754                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.120690                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.120690                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4098.901099                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4098.901099                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           91                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           91                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       282000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       282000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.120690                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.120690                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3098.901099                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3098.901099                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999685                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          170861458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39719125                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.301743                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999685                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999990                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        429703739                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       429703739                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5685444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 935                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1685538                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7378595                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6678                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5685444                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                935                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1685538                       # number of overall hits
system.l2.overall_hits::total                 7378595                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8781                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          34032647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1709                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6451698                       # number of demand (read+write) misses
system.l2.demand_misses::total               40494835                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8781                       # number of overall misses
system.l2.overall_misses::.cpu0.data         34032647                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1709                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6451698                       # number of overall misses
system.l2.overall_misses::total              40494835                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    797720000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3526029804527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    164498000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 775562650752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4302554673279                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    797720000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3526029804527                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    164498000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 775562650752                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4302554673279                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39718091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8137236                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47873430                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39718091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8137236                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47873430                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.568019                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.856855                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.646369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.792861                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.845873                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.568019                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.856855                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.646369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.792861                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.845873                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90846.145086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103607.274642                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96253.949678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120210.625288                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106249.467945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90846.145086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103607.274642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96253.949678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120210.625288                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106249.467945                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3975232                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    147023                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.038164                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  69045807                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1151025                       # number of writebacks
system.l2.writebacks::total                   1151025                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        3925641                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         225525                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             4151225                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       3925641                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        225525                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            4151225                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         8749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     30107006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6226173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          36343610                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     30107006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6226173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     73857143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        110200753                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    707996000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2978411222114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    144753500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 696132036773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3675396008387                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    707996000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2978411222114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    144753500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 696132036773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 6327061518143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 10002457526530                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.565949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.758017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.636157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.765146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759160                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.565949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.758017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.636157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.765146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.301919                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80923.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98927.512823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86060.344828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111807.371362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101129.084546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80923.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98927.512823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86060.344828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111807.371362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85666.209945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90765.782032                       # average overall mshr miss latency
system.l2.replacements                      145075545                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1285931                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1285931                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1285931                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1285931                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     45620239                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45620239                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     45620239                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45620239                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     73857143                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       73857143                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 6327061518143                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 6327061518143                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85666.209945                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85666.209945                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             182                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  220                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                337                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      6627000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       323000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6950000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          497                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              557                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.633803                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.366667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.605027                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21038.095238                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14681.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20623.145401                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           337                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      6343500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       431500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6775000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.633803                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.366667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.605027                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20138.095238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19613.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20103.857567                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.650000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.629630                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       266000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       344000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.650000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.629630                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20461.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20235.294118                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            39042                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            43224                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 82266                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          65622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          63628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              129250                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6497795000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6298643000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12796438000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.626978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.595478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.611065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99018.545610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98991.686050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99005.323017                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        46147                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        46084                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            92231                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        19475                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        17544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2292104500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2139241000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4431345500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.186072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.164190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.175017                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 117694.711168                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121935.761514                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119704.624652                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8781                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1709                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    797720000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    164498000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    962218000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.568019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.646369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.579462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90846.145086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96253.949678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91727.168732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8749                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1682                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    707996000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    144753500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    852749500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.565949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.636157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.576203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80923.076923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86060.344828                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81751.461988                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5646402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1642314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7288716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     33967025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6388070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        40355095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3519532009527                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 769264007752                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4288796017279                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39613427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8030384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47643811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.857462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.795487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103616.139757                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120421.975300                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106276.444580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      3879494                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       179441                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      4058935                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     30087531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6208629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     36296160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2976119117614                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 693992795773                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3670111913387                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.759529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.773142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.761823                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98915.365226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111778.751118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101115.707926                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   163710240                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 145075609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.128448                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.547885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.006980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.482745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.144316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.816725                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.242936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.226293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.497136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 903322505                       # Number of tag accesses
system.l2.tags.data_accesses                903322505                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        559872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1932505728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        107648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     398948224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   4671065856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7003187328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       559872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       107648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        667520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     73665600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73665600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       30195402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6233566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     72985404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           109424802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1151025                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1151025                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           519742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1793989475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            99932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        370352804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4336257772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6501219724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       519742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        99932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           619674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       68385469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68385469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       68385469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          519742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1793989475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           99932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       370352804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4336257772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6569605194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1080981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  30127126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6157254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  72910083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.063376766250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        66131                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        66131                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           150759118                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1021528                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   109424804                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1151025                       # Number of write requests accepted
system.mem_ctrls.readBursts                 109424804                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1151025                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 219910                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 70044                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4435568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4730675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4318873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4091962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11631132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          13070095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9962646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8628450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           8888207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7496167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6828225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4529120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6480671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5511973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4219452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4381678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             77766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             63591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             71716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             57883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            78560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            63598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            65711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4128978697676                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               546024470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6176570460176                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37809.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56559.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 87604336                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  786559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             109424804                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1151025                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4930435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6971130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9449252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10838063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                11492261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11575597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10255365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 9327794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7668723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 5903752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5878928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6894270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3804908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1654289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1175126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 741617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 435015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 177183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  26672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  62449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  69737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  76329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  69001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  68200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  67499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  66830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  66491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  66694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21894981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.370484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.921941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.533060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       746195      3.41%      3.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13030874     59.52%     62.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1230111      5.62%     68.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3052971     13.94%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1261611      5.76%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       428920      1.96%     90.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       549646      2.51%     92.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       341319      1.56%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1253334      5.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21894981                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        66131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1651.341474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    153.377882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  58266.586443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        66099     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.70394e+06-1.83501e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3.2768e+06-3.40787e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66131                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.346101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.315854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57858     87.49%     87.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1223      1.85%     89.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3358      5.08%     94.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1857      2.81%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              881      1.33%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              480      0.73%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              207      0.31%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              115      0.17%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               45      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               25      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               22      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66131                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             6989113216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14074240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                69182976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7003187456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73665600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6488.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        64.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6501.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        51.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    50.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1077211315500                       # Total gap between requests
system.mem_ctrls.avgGap                       9741.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       559936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1928136064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       107648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    394064256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   4666245312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     69182976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 519801.455684047367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1789933015.244795084000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 99932.112065443784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 365818904.128063023090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4331782749.736509323120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64224146.390577696264                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     30195402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6233566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     72985405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1151025                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    344483605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1722282727431                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     74436809                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 436567597390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4017301214941                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25629001371281                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39374.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57037.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44254.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70034.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55042.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22266242.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          74016103140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39340484205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        345115420020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2803923000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     85034214720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     483447937890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6535085280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1036293168255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        962.014761                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12694330713                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35970480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1028546485787                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82314075480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43750968690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        434607523140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2838813480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     85034214720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     485651392020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4679544960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1138876532490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1057.245256                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7998871984                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35970480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1033241944516                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                316                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4486620767.295597                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8972128330.251511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          159    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  23524536500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   363838594500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 713372702000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     76458526                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        76458526                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     76458526                       # number of overall hits
system.cpu1.icache.overall_hits::total       76458526                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2851                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2851                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2851                       # number of overall misses
system.cpu1.icache.overall_misses::total         2851                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    196615000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    196615000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    196615000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    196615000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     76461377                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     76461377                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     76461377                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     76461377                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68963.521571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68963.521571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68963.521571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68963.521571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2644                       # number of writebacks
system.cpu1.icache.writebacks::total             2644                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          207                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          207                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2644                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2644                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2644                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2644                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    179090000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    179090000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    179090000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    179090000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67734.493192                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67734.493192                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67734.493192                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67734.493192                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2644                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     76458526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       76458526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    196615000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    196615000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     76461377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     76461377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68963.521571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68963.521571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          207                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2644                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2644                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    179090000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    179090000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67734.493192                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67734.493192                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           76592369                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2676                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         28621.961510                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        152925398                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       152925398                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62775462                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62775462                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62775462                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62775462                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16864617                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16864617                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16864617                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16864617                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1379443252090                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1379443252090                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1379443252090                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1379443252090                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     79640079                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     79640079                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     79640079                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     79640079                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211760                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211760                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211760                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211760                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81795.112933                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81795.112933                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81795.112933                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81795.112933                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    210377122                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        18133                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3310558                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            323                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.547330                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    56.139319                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8137203                       # number of writebacks
system.cpu1.dcache.writebacks::total          8137203                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8725937                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8725937                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8725937                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8725937                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8138680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8138680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8138680                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8138680                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 811278291190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 811278291190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 811278291190                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 811278291190                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102193                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102193                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102193                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102193                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99681.802355                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99681.802355                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99681.802355                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99681.802355                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8137203                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     60116205                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60116205                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15863286                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15863286                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1305597934000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1305597934000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     75979491                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     75979491                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.208784                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.208784                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82303.120173                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82303.120173                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7831296                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7831296                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8031990                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8031990                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 804297916000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 804297916000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.105713                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.105713                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100136.817401                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100136.817401                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2659257                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2659257                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1001331                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1001331                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  73845318090                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  73845318090                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3660588                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3660588                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.273544                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.273544                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73747.160619                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73747.160619                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       894641                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       894641                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106690                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106690                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6980375190                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6980375190                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.029146                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.029146                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65426.705314                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65426.705314                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          677                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          677                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12838000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12838000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.174390                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.174390                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 89776.223776                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 89776.223776                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6910000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6910000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103659                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103659                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 81294.117647                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81294.117647                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          594                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          205                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          205                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1273500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1273500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.256571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.256571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6212.195122                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6212.195122                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          205                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          205                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1068500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1068500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.256571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.256571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5212.195122                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5212.195122                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          150                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          150                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       706000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       706000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          458                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          458                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.327511                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.327511                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4706.666667                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4706.666667                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          150                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          150                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       556000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       556000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.327511                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.327511                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3706.666667                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3706.666667                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996991                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           70918738                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8138627                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.713845                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996991                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999906                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999906                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        167422913                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       167422913                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1077211296500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47664091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2436956                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46587853                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       143924520                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        116723241                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1288                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           448                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1736                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18103                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47645989                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119157381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24413657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143625347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1978752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5083940672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       338432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1041564736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6127822592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       261802322                       # Total snoops (count)
system.tol2bus.snoopTraffic                  73818176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        309681175                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.130239                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.342686                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              269992281     87.18%     87.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1               39045219     12.61%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 643675      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          309681175                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95763436333                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59594297339                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23198979                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12216301694                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3970990                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22517                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
