Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Xilinx/testvhdl/Tb_clock_divider_isim_beh.exe -prj C:/Xilinx/testvhdl/Tb_clock_divider_beh.prj work.Tb_clock_divider 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/testvhdl/test.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "C:/Xilinx/testvhdl/test.vhd" Line 32: <clock_divider> remains a black-box since it has no binding entity.
Completed static elaboration
WARNING:Simulator:648 - "C:/Xilinx/testvhdl/test.vhd" Line 32. Instance clock_divider is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavior of entity tb_clock_divider
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable C:/Xilinx/testvhdl/Tb_clock_divider_isim_beh.exe
Fuse Memory Usage: 29504 KB
Fuse CPU Usage: 374 ms
