// Seed: 1033274242
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3
);
  logic [-1  -  1 'h0 : -1  |  -1] module_0;
  ;
  assign id_0 = id_2 == id_2;
  logic [-1 : -1] id_5;
endmodule
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply1 id_4
    , id_16,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    output logic id_8,
    input wand id_9,
    input tri id_10,
    output supply0 id_11
    , id_17,
    output tri0 id_12,
    input wire id_13,
    output tri module_1
);
  assign id_8 = id_3;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_5
  );
  assign modCall_1.id_3 = 0;
  assign id_6 = -1;
  initial id_8 = id_9;
  assign id_12 = id_13;
endmodule
