# Autogenerated CACTI config file
-size (bytes) 4194304
-block size (bytes) 128
-associativity 1
-UCA bank count 4
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 7
-technology (u) 0.032
-page size (bits) 8192
-burst length 4
-internal prefetch width 8
-Data array cell type - "comm-dram"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-lstp"
-Tag array peripheral type - "itrs-hp"
-input/output bus width 2
-operating temperature (K) 380
-cache type "cache"
-tag size (b) "default"
-access mode "fast"
-design objective 24:0:0:0:100
-deviate 533276:100000:100000:217044:1000000
-NUCAdesign objective 26:45:0:77:100
-NUCAdeviate 10:9699:10000:10000:8044
-Optimize "ED^2"
-Cache model "UCA"
-NUCA bank count 0
-Wire signalling - "fullswing"
-Wire inside mat - "semi-global"
-Wire outside mat - "global"
-Interconnect projection - "conservative"
-Core count 8
-Cache level - "L3"
