Classic Timing Analyzer report for 4fulladder
Tue May 09 17:28:42 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.727 ns   ; b0   ; co ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570T100C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 10.727 ns       ; b0   ; co ;
; N/A   ; None              ; 10.662 ns       ; b0   ; s2 ;
; N/A   ; None              ; 10.643 ns       ; b1   ; co ;
; N/A   ; None              ; 10.578 ns       ; b1   ; s2 ;
; N/A   ; None              ; 10.544 ns       ; b2   ; co ;
; N/A   ; None              ; 10.099 ns       ; b0   ; s3 ;
; N/A   ; None              ; 10.065 ns       ; b2   ; s2 ;
; N/A   ; None              ; 10.015 ns       ; b1   ; s3 ;
; N/A   ; None              ; 9.996 ns        ; b0   ; s1 ;
; N/A   ; None              ; 9.916 ns        ; b2   ; s3 ;
; N/A   ; None              ; 9.616 ns        ; a2   ; co ;
; N/A   ; None              ; 9.576 ns        ; a1   ; co ;
; N/A   ; None              ; 9.511 ns        ; a1   ; s2 ;
; N/A   ; None              ; 9.376 ns        ; ci   ; co ;
; N/A   ; None              ; 9.311 ns        ; ci   ; s2 ;
; N/A   ; None              ; 9.302 ns        ; b1   ; s1 ;
; N/A   ; None              ; 9.274 ns        ; b0   ; s0 ;
; N/A   ; None              ; 9.260 ns        ; a3   ; co ;
; N/A   ; None              ; 9.139 ns        ; a2   ; s2 ;
; N/A   ; None              ; 9.122 ns        ; a0   ; co ;
; N/A   ; None              ; 9.057 ns        ; a0   ; s2 ;
; N/A   ; None              ; 8.988 ns        ; a2   ; s3 ;
; N/A   ; None              ; 8.948 ns        ; a1   ; s3 ;
; N/A   ; None              ; 8.748 ns        ; ci   ; s3 ;
; N/A   ; None              ; 8.645 ns        ; ci   ; s1 ;
; N/A   ; None              ; 8.494 ns        ; a0   ; s3 ;
; N/A   ; None              ; 8.391 ns        ; a0   ; s1 ;
; N/A   ; None              ; 8.218 ns        ; a3   ; s3 ;
; N/A   ; None              ; 7.926 ns        ; ci   ; s0 ;
; N/A   ; None              ; 7.676 ns        ; a0   ; s0 ;
; N/A   ; None              ; 7.668 ns        ; b3   ; co ;
; N/A   ; None              ; 7.520 ns        ; a1   ; s1 ;
; N/A   ; None              ; 6.626 ns        ; b3   ; s3 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue May 09 17:28:42 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 4fulladder -c 4fulladder
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Longest tpd from source pin "b0" to destination pin "co" is 10.727 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_40; Fanout = 2; PIN Node = 'b0'
    Info: 2: + IC(3.259 ns) + CELL(0.200 ns) = 4.591 ns; Loc. = LC_X1_Y5_N0; Fanout = 2; COMB Node = 'adder:inst3|Mux1~0'
    Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.096 ns; Loc. = LC_X1_Y5_N1; Fanout = 2; COMB Node = 'adder:inst2|Mux1~0'
    Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.601 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; COMB Node = 'adder:inst1|Mux1~0'
    Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 6.106 ns; Loc. = LC_X1_Y5_N3; Fanout = 1; COMB Node = 'adder:inst|Mux1~0'
    Info: 6: + IC(2.299 ns) + CELL(2.322 ns) = 10.727 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'co'
    Info: Total cell delay = 4.254 ns ( 39.66 % )
    Info: Total interconnect delay = 6.473 ns ( 60.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Tue May 09 17:28:42 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


