vendor_name = ModelSim
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/reverse_bit_order_vector.vhd
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/nios/nios.qsys
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_in_map.vhd
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.qip
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altpll0/altpll0.qip
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altpll0/altpll0.vhd
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/nios.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_controller.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.sdc
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_sysclk.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_tck.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_oci_test_bench.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_ociram_default_contents.mif
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_rf_ram_a.mif
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_rf_ram_b.mif
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU_test_bench.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_addr_router_001.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_demux.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_cmd_xbar_mux.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_data_clk.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_data_ctr.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_002.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_id_router_009.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_irq_mapper.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_jtag_uart.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_onchip_memory.hex
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_onchip_memory.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_demux_002.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_mux.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller_test_component.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_spi.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_uart.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/de2_cyclone2.cbx.xml
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altsyncram_8nf1.tdf
source_file = 1, nios_cpu_rf_ram_a.mif
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altsyncram_9nf1.tdf
source_file = 1, nios_cpu_rf_ram_b.mif
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altsyncram_c471.tdf
source_file = 1, nios_cpu_ociram_default_contents.mif
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altsyncram_6ec1.tdf
source_file = 1, nios_onchip_memory.hex
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/scfifo_1n21.tdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/a_dpfifo_8t21.tdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/cntr_rj7.tdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/dpram_5h21.tdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altsyncram_9tl1.tdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/cntr_fjb.tdf
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratix_lvds_receiver.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratixgx_pll.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_clkctrl.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altddio_in.inc
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = cmv_controller
instance = comp, \inst7|spi|slowcount[1]\, inst7|spi|slowcount[1], cmv_controller, 1
instance = comp, \inst7|spi|slowcount[6]\, inst7|spi|slowcount[6], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[23]\, inst7|cpu|W_alu_result[23], cmv_controller, 1
instance = comp, \inst7|spi|slowcount[1]~7\, inst7|spi|slowcount[1]~7, cmv_controller, 1
instance = comp, \inst7|spi|slowcount[6]~17\, inst7|spi|slowcount[6]~17, cmv_controller, 1
instance = comp, \inst7|spi|Add1~2\, inst7|spi|Add1~2, cmv_controller, 1
instance = comp, \inst7|spi|Add1~4\, inst7|spi|Add1~4, cmv_controller, 1
instance = comp, \inst7|spi|Add1~6\, inst7|spi|Add1~6, cmv_controller, 1
instance = comp, \inst7|spi|Add1~8\, inst7|spi|Add1~8, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~0\, inst7|cpu|Add1~0, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~4\, inst7|cpu|Add1~4, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~8\, inst7|cpu|Add1~8, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~18\, inst7|cpu|Add1~18, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~20\, inst7|cpu|Add1~20, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~22\, inst7|cpu|Add1~22, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~26\, inst7|cpu|Add1~26, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~14\, inst7|cpu|Add2~14, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~22\, inst7|cpu|Add2~22, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~24\, inst7|cpu|Add2~24, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~26\, inst7|cpu|Add2~26, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[23]\, inst7|cpu|E_src1[23], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[20]\, inst7|cpu|E_src2[20], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[16]\, inst7|cpu|E_src2[16], cmv_controller, 1
instance = comp, \inst7|cpu|Add1~30\, inst7|cpu|Add1~30, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~32\, inst7|cpu|Add1~32, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~36\, inst7|cpu|Add1~36, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~40\, inst7|cpu|Add1~40, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~42\, inst7|cpu|Add1~42, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~46\, inst7|cpu|Add1~46, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~32\, inst7|cpu|Add2~32, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~36\, inst7|cpu|Add2~36, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~44\, inst7|cpu|Add2~44, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~46\, inst7|cpu|Add2~46, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[23]~3\, inst7|cpu|W_alu_result[23]~3, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[23]\, inst7|cpu|E_shift_rot_result[23], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[16]~3\, inst7|cpu|F_pc[16]~3, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[14]~5\, inst7|cpu|F_pc[14]~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~2\, inst7|sdram_controller|Add0~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~4\, inst7|sdram_controller|Add0~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~22\, inst7|sdram_controller|Add0~22, cmv_controller, 1
instance = comp, \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, cmv_controller, 1
instance = comp, \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[2]\, inst7|cpu|av_ld_byte1_data[2], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[16]\, inst7|cpu|F_pc[16], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[14]\, inst7|cpu|F_pc[14], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[23]~3\, inst7|cpu|E_src1[23]~3, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[20]~3\, inst7|cpu|E_src2[20]~3, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[16]~7\, inst7|cpu|E_src2[16]~7, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[0]\, inst7|uart|the_nios_uart_tx|baud_rate_counter[0], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[1]\, inst7|uart|the_nios_uart_tx|baud_rate_counter[1], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[2]\, inst7|uart|the_nios_uart_tx|baud_rate_counter[2], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[3]\, inst7|uart|the_nios_uart_tx|baud_rate_counter[3], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[4]\, inst7|uart|the_nios_uart_tx|baud_rate_counter[4], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[5]\, inst7|uart|the_nios_uart_tx|baud_rate_counter[5], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[6]\, inst7|uart|the_nios_uart_tx|baud_rate_counter[6], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[7]\, inst7|uart|the_nios_uart_tx|baud_rate_counter[7], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[8]\, inst7|uart|the_nios_uart_tx|baud_rate_counter[8], cmv_controller, 1
instance = comp, \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2\, inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2, cmv_controller, 1
instance = comp, \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16\, inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_cnt[2]\, inst7|cpu|E_shift_rot_cnt[2], cmv_controller, 1
instance = comp, \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8\, inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[2]~0\, inst7|cpu|av_ld_byte1_data[2]~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~6\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~6, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~12\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~12, cmv_controller, 1
instance = comp, \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17\, inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~9\, inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~9, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~11\, inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~11, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~13\, inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~13, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~15\, inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~15, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~17\, inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~17, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~19\, inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~19, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~21\, inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~21, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~23\, inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~23, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_rate_counter[8]~25\, inst7|uart|the_nios_uart_tx|baud_rate_counter[8]~25, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[29]\, inst7|cpu|E_src2[29], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[27]\, inst7|cpu|E_src2[27], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[26]\, inst7|cpu|E_src2[26], cmv_controller, 1
instance = comp, \inst7|cpu|Add1~52\, inst7|cpu|Add1~52, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~54\, inst7|cpu|Add1~54, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~56\, inst7|cpu|Add1~56, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~58\, inst7|cpu|Add1~58, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~60\, inst7|cpu|Add1~60, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~62\, inst7|cpu|Add1~62, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~48\, inst7|cpu|Add2~48, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~52\, inst7|cpu|Add2~52, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~54\, inst7|cpu|Add2~54, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~60\, inst7|cpu|Add2~60, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_cnt[2]~9\, inst7|cpu|E_shift_rot_cnt[2]~9, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart|Add0~0\, inst7|jtag_uart|Add0~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|Add0~2\, inst7|jtag_uart|Add0~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|Add0~4\, inst7|jtag_uart|Add0~4, cmv_controller, 1
instance = comp, \inst7|jtag_uart|Add0~6\, inst7|jtag_uart|Add0~6, cmv_controller, 1
instance = comp, \inst7|jtag_uart|Add0~8\, inst7|jtag_uart|Add0~8, cmv_controller, 1
instance = comp, \inst7|jtag_uart|Add0~10\, inst7|jtag_uart|Add0~10, cmv_controller, 1
instance = comp, \inst7|jtag_uart|Add0~12\, inst7|jtag_uart|Add0~12, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[29]~10\, inst7|cpu|E_src2[29]~10, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[27]~12\, inst7|cpu|E_src2[27]~12, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[26]~13\, inst7|cpu|E_src2[26]~13, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[29]\, inst7|cpu|E_shift_rot_result[29], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Add0~6\, inst7|uart|the_nios_uart_rx|Add0~6, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Add0~12\, inst7|uart|the_nios_uart_rx|Add0~12, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_posa_1~I\, inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_posa_1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tdo~reg0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tdo~reg0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|f_pop\, inst7|sdram_controller|f_pop, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[28]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[28], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[30]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[30], cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending~3\, inst7|sdram_controller|pending~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending~7\, inst7|sdram_controller|pending~7, cmv_controller, 1
instance = comp, \inst7|sdram_controller|WideOr10~0\, inst7|sdram_controller|WideOr10~0, cmv_controller, 1
instance = comp, \inst7|spi|state[3]\, inst7|spi|state[3], cmv_controller, 1
instance = comp, \inst7|spi|SCLK_reg~0\, inst7|spi|SCLK_reg~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[7]\, inst7|sdram_controller|active_addr[7], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[25]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[25], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[24]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[24], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[23]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[23], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[22]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[22], cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[3]\, inst7|sdram_controller|active_addr[3], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[20]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[20], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[19]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[19], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[17]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[17], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[16]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[16], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector41~6\, inst7|sdram_controller|Selector41~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector41~7\, inst7|sdram_controller|Selector41~7, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal1~0\, inst7|addr_router_001|Equal1~0, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal2~0\, inst7|addr_router_001|Equal2~0, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal2~1\, inst7|addr_router_001|Equal2~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector29~0\, inst7|sdram_controller|Selector29~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[16]\, inst7|width_adapter|address_reg[16], cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[20]\, inst7|width_adapter|address_reg[20], cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[21]\, inst7|width_adapter|address_reg[21], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector27~0\, inst7|sdram_controller|Selector27~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector27~5\, inst7|sdram_controller|Selector27~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[11]\, inst7|sdram_controller|refresh_counter[11], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Equal0~1\, inst7|sdram_controller|Equal0~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[2]\, inst7|sdram_controller|refresh_counter[2], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|pre_txd~2\, inst7|uart|the_nios_uart_tx|pre_txd~2, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal2~3\, inst7|addr_router_001|Equal2~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[1]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~2\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~3\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[13]~_Duplicate_1\, inst7|sdram_controller|m_data[13]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[10]~_Duplicate_1\, inst7|sdram_controller|m_data[10]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[9]~_Duplicate_1\, inst7|sdram_controller|m_data[9]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\, inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|read_latency_shift_reg[0]\, inst7|data_ch1_s1_translator|read_latency_shift_reg[0], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\, inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_getting_data~1\, inst7|cpu|av_ld_getting_data~1, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\, inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_getting_data~2\, inst7|cpu|av_ld_getting_data~2, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|WideOr1~0\, inst7|rsp_xbar_mux_001|WideOr1~0, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|end_begintransfer\, inst7|cpu_data_master_translator|end_begintransfer, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|wait_latency_counter[1]\, inst7|data_ch9_s1_translator|wait_latency_counter[1], cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|wait_latency_counter[0]\, inst7|data_ch9_s1_translator|wait_latency_counter[0], cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|read_latency_shift_reg~2\, inst7|data_ctr_s1_translator|read_latency_shift_reg~2, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|wait_latency_counter[0]\, inst7|data_ctr_s1_translator|wait_latency_counter[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~2\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~2, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_waitrequest_generated~0\, inst7|data_ch1_s1_translator|av_waitrequest_generated~0, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|read_latency_shift_reg~0\, inst7|data_ch1_s1_translator|read_latency_shift_reg~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|sink_ready~0\, inst7|cmd_xbar_demux_001|sink_ready~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|sink_ready~1\, inst7|cmd_xbar_demux_001|sink_ready~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\, inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1\, inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|sink_ready~2\, inst7|cmd_xbar_demux_001|sink_ready~2, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|sink_ready~3\, inst7|cmd_xbar_demux_001|sink_ready~3, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|sink_ready~4\, inst7|cmd_xbar_demux_001|sink_ready~4, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|WideOr0~3\, inst7|cmd_xbar_demux_001|WideOr0~3, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|wait_latency_counter[0]\, inst7|spi_spi_control_port_translator|wait_latency_counter[0], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|WideOr0~4\, inst7|cmd_xbar_demux_001|WideOr0~4, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|av_waitrequest~0\, inst7|cpu_data_master_translator|av_waitrequest~0, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|write_accepted~0\, inst7|cpu_data_master_translator|write_accepted~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[5]\, inst7|cpu|E_src2[5], cmv_controller, 1
instance = comp, \inst7|cpu|E_arith_result[13]~0\, inst7|cpu|E_arith_result[13]~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[23]~5\, inst7|cpu|E_logic_result[23]~5, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[15]\, inst7|cpu|E_src2[15], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[14]\, inst7|cpu|E_src2[14], cmv_controller, 1
instance = comp, \inst7|cpu|E_arith_result[23]~2\, inst7|cpu|E_arith_result[23]~2, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[20]~8\, inst7|cpu|E_logic_result[20]~8, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[15]~13\, inst7|cpu|E_logic_result[15]~13, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[14]~14\, inst7|cpu|E_logic_result[14]~14, cmv_controller, 1
instance = comp, \inst7|cpu|E_arith_result[11]~4\, inst7|cpu|E_arith_result[11]~4, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[10]~16\, inst7|cpu|E_logic_result[10]~16, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~0\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector33~1\, inst7|sdram_controller|Selector33~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_count[0]\, inst7|sdram_controller|m_count[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector38~1\, inst7|sdram_controller|Selector38~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector38~2\, inst7|sdram_controller|Selector38~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_next.101\, inst7|sdram_controller|i_next.101, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_next.000\, inst7|sdram_controller|i_next.000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter~1\, inst7|sdram_controller|refresh_counter~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_next.010\, inst7|sdram_controller|i_next.010, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|baud_clk_en\, inst7|uart|the_nios_uart_tx|baud_clk_en, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[3]\, inst7|uart|the_nios_uart_regs|tx_data[3], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_alu_force_xor~5\, inst7|cpu|D_ctrl_alu_force_xor~5, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_alu_force_xor~6\, inst7|cpu|D_ctrl_alu_force_xor~6, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_alu_force_xor~7\, inst7|cpu|D_ctrl_alu_force_xor~7, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_alu_force_xor~8\, inst7|cpu|D_ctrl_alu_force_xor~8, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~6\, inst7|cpu|Equal2~6, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_br_cmp~0\, inst7|cpu|D_ctrl_br_cmp~0, cmv_controller, 1
instance = comp, \inst7|cpu|Equal101~2\, inst7|cpu|Equal101~2, cmv_controller, 1
instance = comp, \inst7|cpu|R_wr_dst_reg\, inst7|cpu|R_wr_dst_reg, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wren\, inst7|cpu|W_rf_wren, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data[2]\, inst7|cpu|av_ld_byte0_data[2], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux|src_payload~0\, inst7|rsp_xbar_mux|src_payload~0, cmv_controller, 1
instance = comp, \inst7|cpu|W_ipending_reg[0]\, inst7|cpu|W_ipending_reg[0], cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[24]~0\, inst7|cpu|D_iw[24]~0, cmv_controller, 1
instance = comp, \inst7|cpu|hbreak_pending\, inst7|cpu|hbreak_pending, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux|src_payload~1\, inst7|rsp_xbar_mux|src_payload~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[1]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[2]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~5\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~5, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~7\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~7, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[8]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[8], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[15]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[15], cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[15]\, inst7|sdram_controller|active_data[15], cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[12]\, inst7|sdram_controller|active_data[12], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[10]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[10], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[6]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[6], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[5]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[5], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[4]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[4], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[3]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[3], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[2]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[1]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[0]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\, inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62], cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\, inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|read_latency_shift_reg~2\, inst7|data_ch1_s1_translator|read_latency_shift_reg~2, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\, inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\, inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62], cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\, inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\, inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[11]\, inst7|cpu|F_pc[11], cmv_controller, 1
instance = comp, \inst7|addr_router|Equal1~2\, inst7|addr_router|Equal1~2, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_valid~0\, inst7|cmd_xbar_mux|src_valid~0, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~0\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~0, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~1\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~1, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|endofpacket_reg\, inst7|width_adapter|endofpacket_reg, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|end_begintransfer~0\, inst7|cpu_data_master_translator|end_begintransfer~0, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|wait_latency_counter[1]~0\, inst7|data_ch9_s1_translator|wait_latency_counter[1]~0, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent|m0_write~0\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent|m0_write~0, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|wait_latency_counter~1\, inst7|data_ch9_s1_translator|wait_latency_counter~1, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|wait_latency_counter~2\, inst7|data_ch9_s1_translator|wait_latency_counter~2, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_waitrequest_generated~0\, inst7|data_ctr_s1_translator|av_waitrequest_generated~0, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\, inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|wait_latency_counter~5\, inst7|data_ctr_s1_translator|wait_latency_counter~5, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|packet_in_progress\, inst7|cmd_xbar_mux_001|packet_in_progress, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|wait_latency_counter~2\, inst7|spi_spi_control_port_translator|wait_latency_counter~2, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[5]~14\, inst7|cpu|R_src2_lo[5]~14, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[15]~15\, inst7|cpu|R_src2_lo[15]~15, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[14]~16\, inst7|cpu|R_src2_lo[14]~16, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[23]~5\, inst7|cpu|E_shift_rot_result_nxt[23]~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector39~1\, inst7|sdram_controller|Selector39~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector39~2\, inst7|sdram_controller|Selector39~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector39~3\, inst7|sdram_controller|Selector39~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector39~4\, inst7|sdram_controller|Selector39~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector39~5\, inst7|sdram_controller|Selector39~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector17~0\, inst7|sdram_controller|Selector17~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_count[0]\, inst7|sdram_controller|i_count[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_next.000~0\, inst7|sdram_controller|i_next.000~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector16~0\, inst7|sdram_controller|Selector16~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector16~1\, inst7|sdram_controller|Selector16~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|Equal0~0\, inst7|uart|the_nios_uart_tx|Equal0~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|Equal0~1\, inst7|uart|the_nios_uart_tx|Equal0~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|Equal0~2\, inst7|uart|the_nios_uart_tx|Equal0~2, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data[1]\, inst7|cpu|av_ld_byte0_data[1], cmv_controller, 1
instance = comp, \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\, inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[4]\, inst7|spi|tx_holding_reg[4], cmv_controller, 1
instance = comp, \inst7|cpu|W_control_rd_data[0]\, inst7|cpu|W_control_rd_data[0], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[0]~8\, inst7|cpu|W_rf_wr_data[0]~8, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[1]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[1], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[11]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[11], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[15]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[15], cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_b_is_dst~0\, inst7|cpu|D_ctrl_b_is_dst~0, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~10\, inst7|cpu|Equal2~10, cmv_controller, 1
instance = comp, \inst7|cpu|D_wr_dst_reg~2\, inst7|cpu|D_wr_dst_reg~2, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[7]~18\, inst7|cpu|F_iw[7]~18, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_waiting_for_data\, inst7|cpu|av_ld_waiting_for_data, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_waiting_for_data_nxt~0\, inst7|cpu|av_ld_waiting_for_data_nxt~0, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_align_cycle[0]\, inst7|cpu|av_ld_align_cycle[0], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_aligning_data_nxt~0\, inst7|cpu|av_ld_aligning_data_nxt~0, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_aligning_data_nxt~1\, inst7|cpu|av_ld_aligning_data_nxt~1, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_break~1\, inst7|cpu|D_ctrl_break~1, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[8]~20\, inst7|cpu|F_iw[8]~20, cmv_controller, 1
instance = comp, \inst7|cpu|D_dst_regnum[1]~0\, inst7|cpu|D_dst_regnum[1]~0, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~13\, inst7|cpu|Equal2~13, cmv_controller, 1
instance = comp, \inst7|cpu|D_wr_dst_reg\, inst7|cpu|D_wr_dst_reg, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[2]\, inst7|width_adapter_001|data_reg[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[2]~12\, inst7|rsp_xbar_mux_001|src_data[2]~12, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|av_readdata_pre[2]\, inst7|uart_s1_translator|av_readdata_pre[2], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[2]\, inst7|spi_spi_control_port_translator|av_readdata_pre[2], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[2]~13\, inst7|rsp_xbar_mux_001|src_data[2]~13, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_readdata_pre[2]\, inst7|data_ctr_s1_translator|av_readdata_pre[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[2]~14\, inst7|rsp_xbar_mux_001|src_data[2]~14, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|av_readdata_pre[2]\, inst7|data_ch9_s1_translator|av_readdata_pre[2], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[2]\, inst7|data_ch1_s1_translator|av_readdata_pre[2], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[2]~15\, inst7|rsp_xbar_mux_001|src_data[2]~15, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[2]~16\, inst7|rsp_xbar_mux_001|src_data[2]~16, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[2]~17\, inst7|rsp_xbar_mux_001|src_data[2]~17, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data_nxt[2]~0\, inst7|cpu|av_ld_byte0_data_nxt[2]~0, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[24]~30\, inst7|cpu|F_iw[24]~30, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[25]~32\, inst7|cpu|F_iw[25]~32, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[10]\, inst7|width_adapter_001|data_reg[10], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[10]~18\, inst7|rsp_xbar_mux_001|src_data[10]~18, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[10]\, inst7|spi_spi_control_port_translator|av_readdata_pre[10], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[10]~19\, inst7|rsp_xbar_mux_001|src_data[10]~19, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[10]~20\, inst7|rsp_xbar_mux_001|src_data[10]~20, cmv_controller, 1
instance = comp, \inst7|onchip_memory|wren~0\, inst7|onchip_memory|wren~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[2]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[2], cmv_controller, 1
instance = comp, \inst7|data_clk|irq_mask\, inst7|data_clk|irq_mask, cmv_controller, 1
instance = comp, \inst7|cpu|W_ienable_reg[0]\, inst7|cpu|W_ienable_reg[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|fifo_AE\, inst7|jtag_uart|fifo_AE, cmv_controller, 1
instance = comp, \inst7|jtag_uart|ien_AE\, inst7|jtag_uart|ien_AE, cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_readdata[9]\, inst7|jtag_uart|av_readdata[9], cmv_controller, 1
instance = comp, \inst7|jtag_uart|ien_AF\, inst7|jtag_uart|ien_AF, cmv_controller, 1
instance = comp, \inst7|jtag_uart|pause_irq\, inst7|jtag_uart|pause_irq, cmv_controller, 1
instance = comp, \inst7|jtag_uart|fifo_AF\, inst7|jtag_uart|fifo_AF, cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_readdata[8]~0\, inst7|jtag_uart|av_readdata[8]~0, cmv_controller, 1
instance = comp, \inst7|cpu|W_ipending_reg_nxt[0]~3\, inst7|cpu|W_ipending_reg_nxt[0]~3, cmv_controller, 1
instance = comp, \inst7|cpu|hbreak_pending_nxt~0\, inst7|cpu|hbreak_pending_nxt~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_wrctl_inst\, inst7|cpu|R_ctrl_wrctl_inst, cmv_controller, 1
instance = comp, \inst7|cpu|Equal127~0\, inst7|cpu|Equal127~0, cmv_controller, 1
instance = comp, \inst7|cpu|Equal127~1\, inst7|cpu|Equal127~1, cmv_controller, 1
instance = comp, \inst7|cpu|W_status_reg_pie_inst_nxt~2\, inst7|cpu|W_status_reg_pie_inst_nxt~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[1]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_en\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_en, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|address[4]\, inst7|cpu|the_nios_CPU_nios2_oci|address[4], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[3]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[3], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[0]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~9\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~9, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~10\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~10, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read2\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read_req\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read_req, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[7]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[7], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~3\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~3, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[6]\, inst7|width_adapter|data_reg[6], cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[3]\, inst7|width_adapter|data_reg[3], cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[2]\, inst7|width_adapter|data_reg[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\, inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1, cmv_controller, 1
instance = comp, \inst7|cpu_instruction_master_translator|read_accepted~0\, inst7|cpu_instruction_master_translator|read_accepted~0, cmv_controller, 1
instance = comp, \inst7|cpu_instruction_master_translator|read_accepted~1\, inst7|cpu_instruction_master_translator|read_accepted~1, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_no_crst_nxt[11]~0\, inst7|cpu|F_pc_no_crst_nxt[11]~0, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_no_crst_nxt[11]~1\, inst7|cpu|F_pc_no_crst_nxt[11]~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty, cmv_controller, 1
instance = comp, \inst7|width_adapter|endofpacket_reg~0\, inst7|width_adapter|endofpacket_reg~0, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[19]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[19], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[18]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[18], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[18]~39\, inst7|cpu|F_iw[18]~39, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data[5]\, inst7|cpu|av_ld_byte0_data[5], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux|src_payload~10\, inst7|rsp_xbar_mux|src_payload~10, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_count[0]~4\, inst7|sdram_controller|i_count[0]~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_count[0]~5\, inst7|sdram_controller|i_count[0]~5, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|always4~0\, inst7|uart|the_nios_uart_tx|always4~0, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[1]\, inst7|width_adapter_001|data_reg[1], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[1]~21\, inst7|rsp_xbar_mux_001|src_data[1]~21, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|av_readdata_pre[1]\, inst7|uart_s1_translator|av_readdata_pre[1], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[1]\, inst7|spi_spi_control_port_translator|av_readdata_pre[1], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[1]~22\, inst7|rsp_xbar_mux_001|src_data[1]~22, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_readdata_pre[1]\, inst7|data_ctr_s1_translator|av_readdata_pre[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[1]~23\, inst7|rsp_xbar_mux_001|src_data[1]~23, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|av_readdata_pre[1]\, inst7|data_ch9_s1_translator|av_readdata_pre[1], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[1]\, inst7|data_ch1_s1_translator|av_readdata_pre[1], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[1]~24\, inst7|rsp_xbar_mux_001|src_data[1]~24, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[1]~25\, inst7|rsp_xbar_mux_001|src_data[1]~25, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[1]~26\, inst7|rsp_xbar_mux_001|src_data[1]~26, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data_nxt[1]~1\, inst7|cpu|av_ld_byte0_data_nxt[1]~1, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|av_readdata_pre[9]\, inst7|uart_s1_translator|av_readdata_pre[9], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[9]\, inst7|spi_spi_control_port_translator|av_readdata_pre[9], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[9]~27\, inst7|rsp_xbar_mux_001|src_data[9]~27, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_readdata_pre[9]\, inst7|data_ctr_s1_translator|av_readdata_pre[9], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[9]~28\, inst7|rsp_xbar_mux_001|src_data[9]~28, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|av_readdata_pre[9]\, inst7|data_ch9_s1_translator|av_readdata_pre[9], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[9]\, inst7|data_ch1_s1_translator|av_readdata_pre[9], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[9]~29\, inst7|rsp_xbar_mux_001|src_data[9]~29, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[9]~30\, inst7|rsp_xbar_mux_001|src_data[9]~30, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[9]~31\, inst7|rsp_xbar_mux_001|src_data[9]~31, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[9]\, inst7|width_adapter_001|data_reg[9], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~0\, inst7|width_adapter_001|data_reg~0, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[9]~32\, inst7|rsp_xbar_mux_001|src_data[9]~32, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_readdata_pre[7]\, inst7|data_ctr_s1_translator|av_readdata_pre[7], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[7]~35\, inst7|rsp_xbar_mux_001|src_data[7]~35, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[0]\, inst7|width_adapter_001|data_reg[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[0]~39\, inst7|rsp_xbar_mux_001|src_data[0]~39, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[0]\, inst7|data_ch1_s1_translator|av_readdata_pre[0], cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_readdata_pre[0]\, inst7|data_ctr_s1_translator|av_readdata_pre[0], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[0]~41\, inst7|rsp_xbar_mux_001|src_data[0]~41, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|av_readdata_pre[0]\, inst7|data_ch9_s1_translator|av_readdata_pre[0], cmv_controller, 1
instance = comp, \inst7|cpu|R_compare_op[1]\, inst7|cpu|R_compare_op[1], cmv_controller, 1
instance = comp, \inst7|cpu|Equal122~2\, inst7|cpu|Equal122~2, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[0]~23\, inst7|cpu|E_logic_result[0]~23, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[0]~24\, inst7|cpu|E_logic_result[0]~24, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[30]~27\, inst7|cpu|E_logic_result[30]~27, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[27]~30\, inst7|cpu|E_logic_result[27]~30, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[26]~31\, inst7|cpu|E_logic_result[26]~31, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[25]~32\, inst7|cpu|E_logic_result[25]~32, cmv_controller, 1
instance = comp, \inst7|cpu|Equal122~8\, inst7|cpu|Equal122~8, cmv_controller, 1
instance = comp, \inst7|cpu|E_control_rd_data[0]~3\, inst7|cpu|E_control_rd_data[0]~3, cmv_controller, 1
instance = comp, \inst7|cpu|E_control_rd_data[0]~4\, inst7|cpu|E_control_rd_data[0]~4, cmv_controller, 1
instance = comp, \inst7|cpu|E_control_rd_data[0]~5\, inst7|cpu|E_control_rd_data[0]~5, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[1]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[11]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[11], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[15]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[15], cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|av_readdata_pre[3]\, inst7|uart_s1_translator|av_readdata_pre[3], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[3]\, inst7|spi_spi_control_port_translator|av_readdata_pre[3], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[3]~46\, inst7|rsp_xbar_mux_001|src_data[3]~46, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[29]~47\, inst7|cpu|F_iw[29]~47, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_align_cycle_nxt[0]~1\, inst7|cpu|av_ld_align_cycle_nxt[0]~1, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_exception~5\, inst7|cpu|D_ctrl_exception~5, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_shift_logical\, inst7|cpu|R_ctrl_shift_logical, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_readdata_pre[4]\, inst7|data_ctr_s1_translator|av_readdata_pre[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[4]~53\, inst7|rsp_xbar_mux_001|src_data[4]~53, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~1\, inst7|width_adapter_001|data_reg~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[2]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[2], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|readdata[2]\, inst7|uart|the_nios_uart_regs|readdata[2], cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[2]\, inst7|spi|data_to_cpu[2], cmv_controller, 1
instance = comp, \inst7|data_ctr|readdata[2]\, inst7|data_ctr|readdata[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_readdata[2]~1\, inst7|jtag_uart|av_readdata[2]~1, cmv_controller, 1
instance = comp, \inst7|data_ch9|readdata[2]\, inst7|data_ch9|readdata[2], cmv_controller, 1
instance = comp, \inst7|data_ch1|readdata[2]\, inst7|data_ch1|readdata[2], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~2\, inst7|width_adapter_001|data_reg~2, cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[10]\, inst7|spi|data_to_cpu[10], cmv_controller, 1
instance = comp, \inst7|jtag_uart|ac\, inst7|jtag_uart|ac, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[15]\, inst7|width_adapter_001|data_reg[15], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[15]~57\, inst7|rsp_xbar_mux_001|src_data[15]~57, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[15]\, inst7|spi_spi_control_port_translator|av_readdata_pre[15], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[15]~58\, inst7|rsp_xbar_mux_001|src_data[15]~58, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[15]~59\, inst7|rsp_xbar_mux_001|src_data[15]~59, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_payload~0\, inst7|rsp_xbar_mux_001|src_payload~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[14]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[14], cmv_controller, 1
instance = comp, \inst7|spi|ROE\, inst7|spi|ROE, cmv_controller, 1
instance = comp, \inst7|spi|RRDY\, inst7|spi|RRDY, cmv_controller, 1
instance = comp, \inst7|spi|iROE_reg\, inst7|spi|iROE_reg, cmv_controller, 1
instance = comp, \inst7|spi|irq_reg~2\, inst7|spi|irq_reg~2, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|tx_shift_empty\, inst7|uart|the_nios_uart_tx|tx_shift_empty, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[3]\, inst7|uart|the_nios_uart_regs|control_reg[3], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[2]\, inst7|uart|the_nios_uart_regs|control_reg[2], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|qualified_irq~1\, inst7|uart|the_nios_uart_regs|qualified_irq~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_char_ready\, inst7|uart|the_nios_uart_rx|rx_char_ready, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[6]\, inst7|uart|the_nios_uart_regs|control_reg[6], cmv_controller, 1
instance = comp, \inst7|data_clk|irq_mask~0\, inst7|data_clk|irq_mask~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|LessThan0~0\, inst7|jtag_uart|LessThan0~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|LessThan0~1\, inst7|jtag_uart|LessThan0~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|pause_irq~0\, inst7|jtag_uart|pause_irq~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|LessThan1~0\, inst7|jtag_uart|LessThan1~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|LessThan1~1\, inst7|jtag_uart|LessThan1~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|LessThan1~2\, inst7|jtag_uart|LessThan1~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1, cmv_controller, 1
instance = comp, \inst7|cpu|Equal127~2\, inst7|cpu|Equal127~2, cmv_controller, 1
instance = comp, \inst7|cpu|Equal127~3\, inst7|cpu|Equal127~3, cmv_controller, 1
instance = comp, \inst7|cpu|W_bstatus_reg_inst_nxt~0\, inst7|cpu|W_bstatus_reg_inst_nxt~0, cmv_controller, 1
instance = comp, \inst7|cpu|Equal101~6\, inst7|cpu|Equal101~6, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_crst~0\, inst7|cpu|D_ctrl_crst~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~3\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[2]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[2], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[42]\, inst7|cmd_xbar_mux_001|src_data[42], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[4]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[1]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~12\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~12, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[6]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[6], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~5\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~5, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~10\, inst7|width_adapter|data_reg~10, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~13\, inst7|width_adapter|data_reg~13, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~14\, inst7|width_adapter|data_reg~14, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[19]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[19], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[13]\, inst7|width_adapter_001|data_reg[13], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[13]~61\, inst7|rsp_xbar_mux_001|src_data[13]~61, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[13]\, inst7|spi_spi_control_port_translator|av_readdata_pre[13], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[13]~62\, inst7|rsp_xbar_mux_001|src_data[13]~62, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[13]~63\, inst7|rsp_xbar_mux_001|src_data[13]~63, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[18]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[18], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[12]\, inst7|width_adapter_001|data_reg[12], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[12]~64\, inst7|rsp_xbar_mux_001|src_data[12]~64, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[12]\, inst7|spi_spi_control_port_translator|av_readdata_pre[12], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[12]~65\, inst7|rsp_xbar_mux_001|src_data[12]~65, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[12]~66\, inst7|rsp_xbar_mux_001|src_data[12]~66, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[11]\, inst7|width_adapter_001|data_reg[11], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[11]~67\, inst7|rsp_xbar_mux_001|src_data[11]~67, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[11]\, inst7|spi_spi_control_port_translator|av_readdata_pre[11], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[11]~68\, inst7|rsp_xbar_mux_001|src_data[11]~68, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[11]~69\, inst7|rsp_xbar_mux_001|src_data[11]~69, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|av_readdata_pre[8]\, inst7|uart_s1_translator|av_readdata_pre[8], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[8]\, inst7|spi_spi_control_port_translator|av_readdata_pre[8], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[8]~70\, inst7|rsp_xbar_mux_001|src_data[8]~70, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_readdata_pre[8]\, inst7|data_ctr_s1_translator|av_readdata_pre[8], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[8]~71\, inst7|rsp_xbar_mux_001|src_data[8]~71, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|av_readdata_pre[8]\, inst7|data_ch9_s1_translator|av_readdata_pre[8], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[8]\, inst7|data_ch1_s1_translator|av_readdata_pre[8], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[8]~72\, inst7|rsp_xbar_mux_001|src_data[8]~72, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[8]~73\, inst7|rsp_xbar_mux_001|src_data[8]~73, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[8]~74\, inst7|rsp_xbar_mux_001|src_data[8]~74, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[8]\, inst7|width_adapter_001|data_reg[8], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~3\, inst7|width_adapter_001|data_reg~3, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[8]~75\, inst7|rsp_xbar_mux_001|src_data[8]~75, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[6]\, inst7|width_adapter_001|data_reg[6], cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|av_readdata_pre[6]\, inst7|data_ch9_s1_translator|av_readdata_pre[6], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[6]\, inst7|data_ch1_s1_translator|av_readdata_pre[6], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[6]~79\, inst7|rsp_xbar_mux_001|src_data[6]~79, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[5]\, inst7|width_adapter_001|data_reg[5], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[5]~82\, inst7|rsp_xbar_mux_001|src_data[5]~82, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|av_readdata_pre[5]\, inst7|uart_s1_translator|av_readdata_pre[5], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[5]\, inst7|spi_spi_control_port_translator|av_readdata_pre[5], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[5]~83\, inst7|rsp_xbar_mux_001|src_data[5]~83, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_readdata_pre[5]\, inst7|data_ctr_s1_translator|av_readdata_pre[5], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[5]~84\, inst7|rsp_xbar_mux_001|src_data[5]~84, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|av_readdata_pre[5]\, inst7|data_ch9_s1_translator|av_readdata_pre[5], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[5]\, inst7|data_ch1_s1_translator|av_readdata_pre[5], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[5]~85\, inst7|rsp_xbar_mux_001|src_data[5]~85, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[5]~86\, inst7|rsp_xbar_mux_001|src_data[5]~86, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[5]~87\, inst7|rsp_xbar_mux_001|src_data[5]~87, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data_nxt[5]~7\, inst7|cpu|av_ld_byte0_data_nxt[5]~7, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[23]~88\, inst7|rsp_xbar_mux_001|src_data[23]~88, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[23]\, inst7|rsp_xbar_mux_001|src_data[23], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_payload~1\, inst7|rsp_xbar_mux_001|src_payload~1, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[22]~89\, inst7|rsp_xbar_mux_001|src_data[22]~89, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[22]\, inst7|rsp_xbar_mux_001|src_data[22], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_payload~3\, inst7|rsp_xbar_mux_001|src_payload~3, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[20]~91\, inst7|rsp_xbar_mux_001|src_data[20]~91, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[20]\, inst7|rsp_xbar_mux_001|src_data[20], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_payload~4\, inst7|rsp_xbar_mux_001|src_payload~4, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[19]~92\, inst7|rsp_xbar_mux_001|src_data[19]~92, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[19]\, inst7|rsp_xbar_mux_001|src_data[19], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_payload~6\, inst7|rsp_xbar_mux_001|src_payload~6, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[16]~94\, inst7|rsp_xbar_mux_001|src_data[16]~94, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[16]\, inst7|rsp_xbar_mux_001|src_data[16], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[14]\, inst7|width_adapter_001|data_reg[14], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[14]~95\, inst7|rsp_xbar_mux_001|src_data[14]~95, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[14]\, inst7|spi_spi_control_port_translator|av_readdata_pre[14], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[14]~96\, inst7|rsp_xbar_mux_001|src_data[14]~96, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[14]~97\, inst7|rsp_xbar_mux_001|src_data[14]~97, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~4\, inst7|width_adapter_001|data_reg~4, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|readdata[1]\, inst7|uart|the_nios_uart_regs|readdata[1], cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[1]\, inst7|spi|data_to_cpu[1], cmv_controller, 1
instance = comp, \inst7|data_ctr|readdata[1]\, inst7|data_ctr|readdata[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_readdata[1]~2\, inst7|jtag_uart|av_readdata[1]~2, cmv_controller, 1
instance = comp, \inst7|data_ch9|readdata[1]\, inst7|data_ch9|readdata[1], cmv_controller, 1
instance = comp, \inst7|data_ch1|readdata[1]\, inst7|data_ch1|readdata[1], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|readdata[9]\, inst7|uart|the_nios_uart_regs|readdata[9], cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[9]\, inst7|spi|data_to_cpu[9], cmv_controller, 1
instance = comp, \inst7|data_ctr|readdata[9]\, inst7|data_ctr|readdata[9], cmv_controller, 1
instance = comp, \inst7|data_ch9|readdata[9]\, inst7|data_ch9|readdata[9], cmv_controller, 1
instance = comp, \inst7|data_ch1|readdata[9]\, inst7|data_ch1|readdata[9], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~5\, inst7|width_adapter_001|data_reg~5, cmv_controller, 1
instance = comp, \inst7|data_ctr|readdata[7]\, inst7|data_ctr|readdata[7], cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_readdata[7]~3\, inst7|jtag_uart|av_readdata[7]~3, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~7\, inst7|width_adapter_001|data_reg~7, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[0]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_readdata[0]~4\, inst7|jtag_uart|av_readdata[0]~4, cmv_controller, 1
instance = comp, \inst7|data_ch1|readdata[0]\, inst7|data_ch1|readdata[0], cmv_controller, 1
instance = comp, \inst7|data_ctr|readdata[0]\, inst7|data_ctr|readdata[0], cmv_controller, 1
instance = comp, \inst7|data_ch9|readdata[0]\, inst7|data_ch9|readdata[0], cmv_controller, 1
instance = comp, \inst7|cpu|D_logic_op_raw[1]~1\, inst7|cpu|D_logic_op_raw[1]~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~6\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~6, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~7\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~7, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~10\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~10, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~12\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~12, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~18\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~18, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|readdata[3]\, inst7|uart|the_nios_uart_regs|readdata[3], cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[3]\, inst7|spi|data_to_cpu[3], cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_shift_logical~1\, inst7|cpu|D_ctrl_shift_logical~1, cmv_controller, 1
instance = comp, \inst7|data_ctr|readdata[4]\, inst7|data_ctr|readdata[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_readdata[4]~6\, inst7|jtag_uart|av_readdata[4]~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_data[2]\, inst7|uart|the_nios_uart_rx|rx_data[2], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[2]~0\, inst7|uart|the_nios_uart_regs|selected_read_data[2]~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data~1\, inst7|uart|the_nios_uart_regs|selected_read_data~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[2]~2\, inst7|uart|the_nios_uart_regs|selected_read_data[2]~2, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[2]\, inst7|spi|spi_slave_select_reg[2], cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[2]\, inst7|spi|endofpacketvalue_reg[2], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[2]~0\, inst7|spi|p1_data_to_cpu[2]~0, cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[2]\, inst7|spi|rx_holding_reg[2], cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[1]~0\, inst7|spi|data_to_cpu[1]~0, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[2]~1\, inst7|spi|p1_data_to_cpu[2]~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[7]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[7], cmv_controller, 1
instance = comp, \inst7|data_ctr|read_mux_out[2]\, inst7|data_ctr|read_mux_out[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[97]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[97], cmv_controller, 1
instance = comp, \inst7|data_ch9|read_mux_out[2]\, inst7|data_ch9|read_mux_out[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[17]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[17], cmv_controller, 1
instance = comp, \inst7|data_ch1|read_mux_out[2]\, inst7|data_ch1|read_mux_out[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[10]\, inst7|spi|spi_slave_select_reg[10], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[10]~2\, inst7|spi|p1_data_to_cpu[10]~2, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[10]\, inst7|spi|endofpacketvalue_reg[10], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[10]~3\, inst7|spi|p1_data_to_cpu[10]~3, cmv_controller, 1
instance = comp, \inst7|jtag_uart|ac~0\, inst7|jtag_uart|ac~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|ac~1\, inst7|jtag_uart|ac~1, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~10\, inst7|width_adapter_001|data_reg~10, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15], cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[15]\, inst7|spi|data_to_cpu[15], cmv_controller, 1
instance = comp, \inst7|jtag_uart|rvalid\, inst7|jtag_uart|rvalid, cmv_controller, 1
instance = comp, \inst7|spi|ROE~0\, inst7|spi|ROE~0, cmv_controller, 1
instance = comp, \inst7|spi|data_rd_strobe\, inst7|spi|data_rd_strobe, cmv_controller, 1
instance = comp, \inst7|spi|RRDY~0\, inst7|spi|RRDY~0, cmv_controller, 1
instance = comp, \inst7|spi|rd_strobe\, inst7|spi|rd_strobe, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_rd_strobe\, inst7|spi|p1_data_rd_strobe, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[1]\, inst7|spi|endofpacketvalue_reg[1], cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[3]\, inst7|spi|rx_holding_reg[3], cmv_controller, 1
instance = comp, \inst7|spi|EOP~1\, inst7|spi|EOP~1, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[7]\, inst7|spi|endofpacketvalue_reg[7], cmv_controller, 1
instance = comp, \inst7|spi|EOP~8\, inst7|spi|EOP~8, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[15]\, inst7|spi|endofpacketvalue_reg[15], cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[14]\, inst7|spi|endofpacketvalue_reg[14], cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[13]\, inst7|spi|endofpacketvalue_reg[13], cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[12]\, inst7|spi|endofpacketvalue_reg[12], cmv_controller, 1
instance = comp, \inst7|spi|EOP~11\, inst7|spi|EOP~11, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[11]\, inst7|spi|endofpacketvalue_reg[11], cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[9]\, inst7|spi|endofpacketvalue_reg[9], cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[8]\, inst7|spi|endofpacketvalue_reg[8], cmv_controller, 1
instance = comp, \inst7|spi|EOP~12\, inst7|spi|EOP~12, cmv_controller, 1
instance = comp, \inst7|spi|EOP~13\, inst7|spi|EOP~13, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|tx_shift_empty~0\, inst7|uart|the_nios_uart_tx|tx_shift_empty~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|framing_error~0\, inst7|uart|the_nios_uart_rx|framing_error~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_rd_strobe_onset~0\, inst7|uart|the_nios_uart_rx|rx_rd_strobe_onset~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate2\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write2\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[2]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~13\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~13, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[5]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[5], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~6\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[16]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[16], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~29\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~29, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~11\, inst7|width_adapter_001|data_reg~11, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13], cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[13]\, inst7|spi|data_to_cpu[13], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~31\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~31, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~12\, inst7|width_adapter_001|data_reg~12, cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[12]\, inst7|spi|data_to_cpu[12], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~13\, inst7|width_adapter_001|data_reg~13, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[11]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[11], cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[11]\, inst7|spi|data_to_cpu[11], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|readdata[8]\, inst7|uart|the_nios_uart_regs|readdata[8], cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[8]\, inst7|spi|data_to_cpu[8], cmv_controller, 1
instance = comp, \inst7|data_ctr|readdata[8]\, inst7|data_ctr|readdata[8], cmv_controller, 1
instance = comp, \inst7|data_ch9|readdata[8]\, inst7|data_ch9|readdata[8], cmv_controller, 1
instance = comp, \inst7|data_ch1|readdata[8]\, inst7|data_ch1|readdata[8], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~14\, inst7|width_adapter_001|data_reg~14, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~15\, inst7|width_adapter_001|data_reg~15, cmv_controller, 1
instance = comp, \inst7|data_ch9|readdata[6]\, inst7|data_ch9|readdata[6], cmv_controller, 1
instance = comp, \inst7|data_ch1|readdata[6]\, inst7|data_ch1|readdata[6], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~16\, inst7|width_adapter_001|data_reg~16, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|readdata[5]\, inst7|uart|the_nios_uart_regs|readdata[5], cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[5]\, inst7|spi|data_to_cpu[5], cmv_controller, 1
instance = comp, \inst7|data_ctr|readdata[5]\, inst7|data_ctr|readdata[5], cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_readdata[5]~8\, inst7|jtag_uart|av_readdata[5]~8, cmv_controller, 1
instance = comp, \inst7|data_ch9|readdata[5]\, inst7|data_ch9|readdata[5], cmv_controller, 1
instance = comp, \inst7|data_ch1|readdata[5]\, inst7|data_ch1|readdata[5], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~17\, inst7|cpu|av_ld_byte3_data_nxt~17, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~17\, inst7|width_adapter_001|data_reg~17, cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[14]\, inst7|spi|data_to_cpu[14], cmv_controller, 1
instance = comp, \inst7|jtag_uart|woverflow\, inst7|jtag_uart|woverflow, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_data[1]\, inst7|uart|the_nios_uart_rx|rx_data[1], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[1]~3\, inst7|uart|the_nios_uart_regs|selected_read_data[1]~3, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data~4\, inst7|uart|the_nios_uart_regs|selected_read_data~4, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[1]~5\, inst7|uart|the_nios_uart_regs|selected_read_data[1]~5, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[1]\, inst7|spi|spi_slave_select_reg[1], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[1]~4\, inst7|spi|p1_data_to_cpu[1]~4, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[1]~5\, inst7|spi|p1_data_to_cpu[1]~5, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[8]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[8], cmv_controller, 1
instance = comp, \inst7|data_ctr|read_mux_out[1]\, inst7|data_ctr|read_mux_out[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[98]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[98], cmv_controller, 1
instance = comp, \inst7|data_ch9|read_mux_out[1]\, inst7|data_ch9|read_mux_out[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[18]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[18], cmv_controller, 1
instance = comp, \inst7|data_ch1|read_mux_out[1]\, inst7|data_ch1|read_mux_out[1], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data~6\, inst7|uart|the_nios_uart_regs|selected_read_data~6, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[9]\, inst7|spi|spi_slave_select_reg[9], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[9]~6\, inst7|spi|p1_data_to_cpu[9]~6, cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[8]~2\, inst7|spi|data_to_cpu[8]~2, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[9]~7\, inst7|spi|p1_data_to_cpu[9]~7, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[9]~8\, inst7|spi|p1_data_to_cpu[9]~8, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[9]~9\, inst7|spi|p1_data_to_cpu[9]~9, cmv_controller, 1
instance = comp, \inst7|data_ctr|read_mux_out[9]\, inst7|data_ctr|read_mux_out[9], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[90]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[90], cmv_controller, 1
instance = comp, \inst7|data_ch9|read_mux_out[9]\, inst7|data_ch9|read_mux_out[9], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[10]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[10], cmv_controller, 1
instance = comp, \inst7|data_ch1|read_mux_out[9]\, inst7|data_ch1|read_mux_out[9], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[7]\, inst7|spi|spi_slave_select_reg[7], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[7]~10\, inst7|spi|p1_data_to_cpu[7]~10, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[7]~11\, inst7|spi|p1_data_to_cpu[7]~11, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[2], cmv_controller, 1
instance = comp, \inst7|data_ctr|read_mux_out[7]\, inst7|data_ctr|read_mux_out[7], cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[1]\, inst7|spi|tx_holding_reg[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157, cmv_controller, 1
instance = comp, \inst7|data_clk|read_mux_out~0\, inst7|data_clk|read_mux_out~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[19]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[19], cmv_controller, 1
instance = comp, \inst7|data_ch1|read_mux_out[0]\, inst7|data_ch1|read_mux_out[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[9]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[9], cmv_controller, 1
instance = comp, \inst7|data_ctr|read_mux_out[0]\, inst7|data_ctr|read_mux_out[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[99]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[99], cmv_controller, 1
instance = comp, \inst7|data_ch9|read_mux_out[0]\, inst7|data_ch9|read_mux_out[0], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[27]\, inst7|cpu|W_alu_result[27], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[26]\, inst7|cpu|W_alu_result[26], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[12]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[12], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_data[3]\, inst7|uart|the_nios_uart_rx|rx_data[3], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[3]~12\, inst7|uart|the_nios_uart_regs|selected_read_data[3]~12, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data~13\, inst7|uart|the_nios_uart_regs|selected_read_data~13, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[3]~14\, inst7|uart|the_nios_uart_regs|selected_read_data[3]~14, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[3]\, inst7|spi|spi_slave_select_reg[3], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[3]~15\, inst7|spi|p1_data_to_cpu[3]~15, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[3]~16\, inst7|spi|p1_data_to_cpu[3]~16, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[3]~17\, inst7|spi|p1_data_to_cpu[3]~17, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[6]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[6], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[96]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[96], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data~16\, inst7|uart|the_nios_uart_regs|selected_read_data~16, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[4]\, inst7|spi|spi_slave_select_reg[4], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[4]~18\, inst7|spi|p1_data_to_cpu[4]~18, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[4]~19\, inst7|spi|p1_data_to_cpu[4]~19, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[5]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[5], cmv_controller, 1
instance = comp, \inst7|data_ctr|read_mux_out[4]\, inst7|data_ctr|read_mux_out[4], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[15]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[15], cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[2]\, inst7|spi|spi_slave_select_holding_reg[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[25]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[25], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[26]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[26], cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[10]\, inst7|spi|spi_slave_select_holding_reg[10], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180, cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[13]~4\, inst7|spi|data_to_cpu[13]~4, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[15]\, inst7|spi|spi_slave_select_reg[15], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[15]~21\, inst7|spi|p1_data_to_cpu[15]~21, cmv_controller, 1
instance = comp, \inst7|jtag_uart|rvalid~0\, inst7|jtag_uart|rvalid~0, cmv_controller, 1
instance = comp, \inst7|spi|p1_rd_strobe~0\, inst7|spi|p1_rd_strobe~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[17]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[17], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[21]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[21], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[21]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[21], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~43\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~43, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[25]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[25], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~47\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~47, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[30]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[30], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[4]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~7\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~7, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~15\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~15, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[19]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[19], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[13]\, inst7|spi|spi_slave_select_reg[13], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[13]~22\, inst7|spi|p1_data_to_cpu[13]~22, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[12]\, inst7|spi|spi_slave_select_reg[12], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[12]~23\, inst7|spi|p1_data_to_cpu[12]~23, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[11]\, inst7|spi|spi_slave_select_reg[11], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[11]~24\, inst7|spi|p1_data_to_cpu[11]~24, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[8]\, inst7|uart|the_nios_uart_regs|selected_read_data[8], cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[8]\, inst7|spi|spi_slave_select_reg[8], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[8]~25\, inst7|spi|p1_data_to_cpu[8]~25, cmv_controller, 1
instance = comp, \inst7|spi|E\, inst7|spi|E, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[8]~26\, inst7|spi|p1_data_to_cpu[8]~26, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[8]~27\, inst7|spi|p1_data_to_cpu[8]~27, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[8]~28\, inst7|spi|p1_data_to_cpu[8]~28, cmv_controller, 1
instance = comp, \inst7|data_ctr|read_mux_out[8]\, inst7|data_ctr|read_mux_out[8], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[91]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[91], cmv_controller, 1
instance = comp, \inst7|data_ch9|read_mux_out[8]\, inst7|data_ch9|read_mux_out[8], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[11]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[11], cmv_controller, 1
instance = comp, \inst7|data_ch1|read_mux_out[8]\, inst7|data_ch1|read_mux_out[8], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[6]\, inst7|spi|spi_slave_select_reg[6], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[6]~29\, inst7|spi|p1_data_to_cpu[6]~29, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[93]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[93], cmv_controller, 1
instance = comp, \inst7|data_ch9|read_mux_out[6]\, inst7|data_ch9|read_mux_out[6], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[13]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[13], cmv_controller, 1
instance = comp, \inst7|data_ch1|read_mux_out[6]\, inst7|data_ch1|read_mux_out[6], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_data[5]\, inst7|uart|the_nios_uart_rx|rx_data[5], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[5]~21\, inst7|uart|the_nios_uart_regs|selected_read_data[5]~21, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data~22\, inst7|uart|the_nios_uart_regs|selected_read_data~22, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[5]~23\, inst7|uart|the_nios_uart_regs|selected_read_data[5]~23, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[5]\, inst7|spi|spi_slave_select_reg[5], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[5]~32\, inst7|spi|p1_data_to_cpu[5]~32, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[5]~33\, inst7|spi|p1_data_to_cpu[5]~33, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[5]~34\, inst7|spi|p1_data_to_cpu[5]~34, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[5]~35\, inst7|spi|p1_data_to_cpu[5]~35, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[4]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[4], cmv_controller, 1
instance = comp, \inst7|data_ctr|read_mux_out[5]\, inst7|data_ctr|read_mux_out[5], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[94]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[94], cmv_controller, 1
instance = comp, \inst7|data_ch9|read_mux_out[5]\, inst7|data_ch9|read_mux_out[5], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[14]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[14], cmv_controller, 1
instance = comp, \inst7|data_ch1|read_mux_out[5]\, inst7|data_ch1|read_mux_out[5], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[27]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[27], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[14]\, inst7|spi|spi_slave_select_reg[14], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[14]~36\, inst7|spi|p1_data_to_cpu[14]~36, cmv_controller, 1
instance = comp, \inst7|jtag_uart|woverflow~2\, inst7|jtag_uart|woverflow~2, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[1]\, inst7|spi|spi_slave_select_holding_reg[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4], cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[9]\, inst7|spi|spi_slave_select_holding_reg[9], cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[7]\, inst7|spi|spi_slave_select_holding_reg[7], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4], cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[30]~21\, inst7|cpu|E_alu_result[30]~21, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[30]~22\, inst7|cpu|E_alu_result[30]~22, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[27]~27\, inst7|cpu|E_alu_result[27]~27, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[27]~28\, inst7|cpu|E_alu_result[27]~28, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[26]~29\, inst7|cpu|E_alu_result[26]~29, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[26]~30\, inst7|cpu|E_alu_result[26]~30, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~8\, inst7|cmd_xbar_mux_001|src_payload~8, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[3]\, inst7|spi|spi_slave_select_holding_reg[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[28]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[28], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[30]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[30], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[31]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[31], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[29]~30\, inst7|cpu|E_shift_rot_result_nxt[29]~30, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[4]\, inst7|spi|spi_slave_select_holding_reg[4], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~27\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~27, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~22\, inst7|cmd_xbar_mux_001|src_payload~22, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[15]\, inst7|spi|spi_slave_select_holding_reg[15], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter[6]\, inst7|uart|the_nios_uart_rx|baud_rate_counter[6], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter[3]\, inst7|uart|the_nios_uart_rx|baud_rate_counter[3], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rxd_edge\, inst7|uart|the_nios_uart_rx|rxd_edge, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~2\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~10\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~10, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~11\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~11, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~30\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~30, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~13\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~13, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~18\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~18, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[3]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[3], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~8\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~8, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~23\, inst7|cmd_xbar_mux_001|src_payload~23, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[13]\, inst7|spi|spi_slave_select_holding_reg[13], cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[12]\, inst7|spi|spi_slave_select_holding_reg[12], cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[11]\, inst7|spi|spi_slave_select_holding_reg[11], cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[8]\, inst7|spi|spi_slave_select_holding_reg[8], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0], cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[6]\, inst7|spi|spi_slave_select_holding_reg[6], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1], cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[5]\, inst7|spi|spi_slave_select_holding_reg[5], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~26\, inst7|cmd_xbar_mux_001|src_payload~26, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[14]\, inst7|spi|spi_slave_select_holding_reg[14], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~2\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~2, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~29\, inst7|cmd_xbar_mux_001|src_payload~29, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~31\, inst7|cmd_xbar_mux_001|src_payload~31, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~32\, inst7|cmd_xbar_mux_001|src_payload~32, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[6]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[6], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Equal0~2\, inst7|uart|the_nios_uart_rx|Equal0~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[2]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~9\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~9, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[15]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[15], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~2\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~2, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~3\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~3, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[4]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[4], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[4]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[4], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~2\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~2, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~3\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~3, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[14]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[14], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~70\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~70, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~10\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~10, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~24\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~24, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~26\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~26, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~3\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~3, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_alu_subtract~6\, inst7|cpu|D_ctrl_alu_subtract~6, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|wait_latency_counter~6\, inst7|data_ctr_s1_translator|wait_latency_counter~6, cmv_controller, 1
instance = comp, \inst7|cpu|D_wr_dst_reg~3\, inst7|cpu|D_wr_dst_reg~3, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[10]~98\, inst7|rsp_xbar_mux_001|src_data[10]~98, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\, inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[15]~100\, inst7|rsp_xbar_mux_001|src_data[15]~100, cmv_controller, 1
instance = comp, \inst7|jtag_uart|ien_AE~2\, inst7|jtag_uart|ien_AE~2, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[13]~101\, inst7|rsp_xbar_mux_001|src_data[13]~101, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[12]~102\, inst7|rsp_xbar_mux_001|src_data[12]~102, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[14]~103\, inst7|rsp_xbar_mux_001|src_data[14]~103, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_char_ready~2\, inst7|uart|the_nios_uart_rx|rx_char_ready~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|woverflow~3\, inst7|jtag_uart|woverflow~3, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[27]~38\, inst7|cpu|E_alu_result[27]~38, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[26]~39\, inst7|cpu|E_alu_result[26]~39, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter~15\, inst7|uart|the_nios_uart_rx|baud_rate_counter~15, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter~17\, inst7|uart|the_nios_uart_rx|baud_rate_counter~17, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_alu_force_xor~9\, inst7|cpu|D_ctrl_alu_force_xor~9, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|packet_in_progress~0\, inst7|cmd_xbar_mux_001|packet_in_progress~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[2]~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[2]~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, cmv_controller, 1
instance = comp, \SPI_MISO~I\, SPI_MISO, cmv_controller, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[0]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[0]~feeder, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[16]~feeder\, inst7|width_adapter|address_reg[16]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[1]~feeder\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[1]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[2]~feeder\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[2]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[6]~feeder\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[6]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[10]~feeder\, inst7|spi|spi_slave_select_holding_reg[10]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[1]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[1]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[9]~feeder\, inst7|spi|spi_slave_select_holding_reg[9]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[7]~feeder\, inst7|spi|endofpacketvalue_reg[7]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[7]~feeder\, inst7|spi|spi_slave_select_holding_reg[7]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|ien_AF~feeder\, inst7|jtag_uart|ien_AF~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[24]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[24]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[19]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[19]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[17]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[17]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[2]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[2]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[6]~feeder\, inst7|spi|spi_slave_select_holding_reg[6]~feeder, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[6]~feeder\, inst7|uart|the_nios_uart_regs|control_reg[6]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[4]~feeder\, inst7|spi|spi_slave_select_holding_reg[4]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[4]~feeder\, inst7|spi|tx_holding_reg[4]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[3]~feeder\, inst7|spi|spi_slave_select_holding_reg[3]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[1]~feeder\, inst7|spi|endofpacketvalue_reg[1]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|ien_AE~feeder\, inst7|jtag_uart|ien_AE~feeder, cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[1]~feeder\, inst7|spi|tx_holding_reg[1]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[1]~feeder\, inst7|spi|spi_slave_select_holding_reg[1]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[3]~feeder\, inst7|spi|rx_holding_reg[3]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[14]~feeder\, inst7|spi|endofpacketvalue_reg[14]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[13]~feeder\, inst7|spi|endofpacketvalue_reg[13]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[13]~feeder\, inst7|spi|spi_slave_select_holding_reg[13]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[12]~feeder\, inst7|spi|spi_slave_select_holding_reg[12]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[11]~feeder\, inst7|spi|spi_slave_select_holding_reg[11]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[8]~feeder\, inst7|spi|spi_slave_select_holding_reg[8]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[6]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[6]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[5]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[5]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[2]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[2]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[2]~feeder\, inst7|spi_spi_control_port_translator|av_readdata_pre[2]~feeder, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[2]~feeder\, inst7|data_ch1_s1_translator|av_readdata_pre[2]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[1]~feeder\, inst7|spi_spi_control_port_translator|av_readdata_pre[1]~feeder, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[1]~feeder\, inst7|data_ch1_s1_translator|av_readdata_pre[1]~feeder, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[9]~feeder\, inst7|spi_spi_control_port_translator|av_readdata_pre[9]~feeder, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[9]~feeder\, inst7|data_ch1_s1_translator|av_readdata_pre[9]~feeder, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_readdata_pre[0]~feeder\, inst7|data_ctr_s1_translator|av_readdata_pre[0]~feeder, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|av_readdata_pre[0]~feeder\, inst7|data_ch9_s1_translator|av_readdata_pre[0]~feeder, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[3]~feeder\, inst7|spi_spi_control_port_translator|av_readdata_pre[3]~feeder, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[8]~feeder\, inst7|spi_spi_control_port_translator|av_readdata_pre[8]~feeder, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[8]~feeder\, inst7|data_ch1_s1_translator|av_readdata_pre[8]~feeder, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[6]~feeder\, inst7|data_ch1_s1_translator|av_readdata_pre[6]~feeder, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[5]~feeder\, inst7|data_ch1_s1_translator|av_readdata_pre[5]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~feeder\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[90]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[90]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[2]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[2]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[9]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[9]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[15]~feeder\, inst7|spi|spi_slave_select_reg[15]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[13]~feeder\, inst7|spi|spi_slave_select_reg[13]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[12]~feeder\, inst7|spi|spi_slave_select_reg[12]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[11]~feeder\, inst7|spi|spi_slave_select_reg[11]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[91]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[91]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[93]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[93]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[14]~feeder\, inst7|spi|spi_slave_select_reg[14]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]~feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[14]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[14]~feeder, cmv_controller, 1
instance = comp, \SDRAM_DQ[15]~I\, SDRAM_DQ[15], cmv_controller, 1
instance = comp, \SDRAM_DQ[14]~I\, SDRAM_DQ[14], cmv_controller, 1
instance = comp, \SDRAM_DQ[13]~I\, SDRAM_DQ[13], cmv_controller, 1
instance = comp, \SDRAM_DQ[12]~I\, SDRAM_DQ[12], cmv_controller, 1
instance = comp, \SDRAM_DQ[11]~I\, SDRAM_DQ[11], cmv_controller, 1
instance = comp, \SDRAM_DQ[10]~I\, SDRAM_DQ[10], cmv_controller, 1
instance = comp, \SDRAM_DQ[9]~I\, SDRAM_DQ[9], cmv_controller, 1
instance = comp, \SDRAM_DQ[8]~I\, SDRAM_DQ[8], cmv_controller, 1
instance = comp, \SDRAM_DQ[7]~I\, SDRAM_DQ[7], cmv_controller, 1
instance = comp, \SDRAM_DQ[6]~I\, SDRAM_DQ[6], cmv_controller, 1
instance = comp, \SDRAM_DQ[5]~I\, SDRAM_DQ[5], cmv_controller, 1
instance = comp, \SDRAM_DQ[4]~I\, SDRAM_DQ[4], cmv_controller, 1
instance = comp, \SDRAM_DQ[3]~I\, SDRAM_DQ[3], cmv_controller, 1
instance = comp, \SDRAM_DQ[2]~I\, SDRAM_DQ[2], cmv_controller, 1
instance = comp, \SDRAM_DQ[1]~I\, SDRAM_DQ[1], cmv_controller, 1
instance = comp, \SDRAM_DQ[0]~I\, SDRAM_DQ[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[0]~1\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[0]~1, cmv_controller, 1
instance = comp, \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, cmv_controller, 1
instance = comp, \NIOS_RESET_N~I\, NIOS_RESET_N, cmv_controller, 1
instance = comp, \NIOS_RESET_N~clkctrl\, NIOS_RESET_N~clkctrl, cmv_controller, 1
instance = comp, \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], cmv_controller, 1
instance = comp, \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, cmv_controller, 1
instance = comp, \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], cmv_controller, 1
instance = comp, \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, cmv_controller, 1
instance = comp, \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\, inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[0]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|f_select\, inst7|sdram_controller|f_select, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[1]~0\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[1]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[1]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~0\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address, cmv_controller, 1
instance = comp, \inst7|cpu|F_valid~0\, inst7|cpu|F_valid~0, cmv_controller, 1
instance = comp, \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, cmv_controller, 1
instance = comp, \~GND\, ~GND, cmv_controller, 1
instance = comp, \altera_reserved_tck~I\, altera_reserved_tck, cmv_controller, 1
instance = comp, \altera_reserved_tdi~I\, altera_reserved_tdi, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81], cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\, inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest\, inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator|read_latency_shift_reg~0\, inst7|onchip_memory_s1_translator|read_latency_shift_reg~0, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator|read_latency_shift_reg[0]\, inst7|onchip_memory_s1_translator|read_latency_shift_reg[0], cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_demux|src0_valid\, inst7|rsp_xbar_demux|src0_valid, cmv_controller, 1
instance = comp, \NIOS_PLL_ARESET~I\, NIOS_PLL_ARESET, cmv_controller, 1
instance = comp, \NIOS_CLK_50~I\, NIOS_CLK_50, cmv_controller, 1
instance = comp, \inst1|altpll_component|pll\, inst1|altpll_component|pll, cmv_controller, 1
instance = comp, \inst1|altpll_component|_clk0~clkctrl\, inst1|altpll_component|_clk0~clkctrl, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_uir~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_uir~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir[1]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir[1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_udr~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_udr~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.100\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.100, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[35]~6\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[35]~6, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~24\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~24, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~23\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~23, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~25\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~25, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[35]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[35], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[35]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[35], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~32\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~32, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[34]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[34], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[34]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[34], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~8\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~8, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[10]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[10], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~20\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~20, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[36]~21\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[36]~21, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[37]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[37], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[37]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[37]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[37]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[37], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[28]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[28]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[28]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[28], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~22\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~22, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[36]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[36], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[36]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[36]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[36]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[36], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~16\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~16, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[28]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[28], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~53\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~53, cmv_controller, 1
instance = comp, \inst7|rst_controller|r_sync_rst_dly~feeder\, inst7|rst_controller|r_sync_rst_dly~feeder, cmv_controller, 1
instance = comp, \inst7|rst_controller|r_sync_rst_dly\, inst7|rst_controller|r_sync_rst_dly, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|read_accepted~0\, inst7|cpu_data_master_translator|read_accepted~0, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|uav_write~0\, inst7|cpu_data_master_translator|uav_write~0, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[10]~24\, inst7|cpu|F_iw[10]~24, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~2\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[4]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[4], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[4]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[4], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|write~0\, inst7|cpu|the_nios_CPU_nios2_oci|write~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|write\, inst7|cpu|the_nios_CPU_nios2_oci|write, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|uav_read~0\, inst7|cpu_data_master_translator|uav_read~0, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|read~0\, inst7|cpu|the_nios_CPU_nios2_oci|read~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|read\, inst7|cpu|the_nios_CPU_nios2_oci|read, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg~0\, inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg~0, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]\, inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg[0], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_demux_001|src0_valid\, inst7|rsp_xbar_demux_001|src0_valid, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[4]~0\, inst7|cpu|F_iw[4]~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[4]\, inst7|cpu|D_iw[4], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|arb|top_priority_reg[0]~1\, inst7|cmd_xbar_mux|arb|top_priority_reg[0]~1, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|update_grant~0\, inst7|cmd_xbar_mux|update_grant~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|packet_in_progress~0\, inst7|cmd_xbar_mux|packet_in_progress~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|packet_in_progress\, inst7|cmd_xbar_mux|packet_in_progress, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal0~0\, inst7|addr_router_001|Equal0~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|WideOr1\, inst7|cmd_xbar_mux|WideOr1, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|update_grant~1\, inst7|cmd_xbar_mux|update_grant~1, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|arb|top_priority_reg[0]~0\, inst7|cmd_xbar_mux|arb|top_priority_reg[0]~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|arb|top_priority_reg[0]\, inst7|cmd_xbar_mux|arb|top_priority_reg[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[30]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[30]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[30]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[30], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~48\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~48, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[26]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[26], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[26]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[26]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[26]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[26], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[2]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[2], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~2\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~4\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~4, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~2\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[4]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[4], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~8\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~8, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~4\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~4, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[6]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[6], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[4]~4\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[4]~4, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[31]~7\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[31]~7, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[31]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[31], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[31]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[31]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[31]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[31], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~19\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~19, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[31]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[31], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~57\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~57, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~58\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~58, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[32]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[32], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[32]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[32]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[32]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[32], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~6\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~6, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[8]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[8], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[6]~6\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[6]~6, cmv_controller, 1
instance = comp, \inst7|cpu|E_ld_stall~1\, inst7|cpu|E_ld_stall~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\, inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\, inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\, inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62], cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62], cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~6\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~6, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator|read_latency_shift_reg~0\, inst7|data_clk_s1_translator|read_latency_shift_reg~0, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator|read_latency_shift_reg[0]\, inst7|data_clk_s1_translator|read_latency_shift_reg[0], cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_getting_data~0\, inst7|cpu|av_ld_getting_data~0, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|waitrequest_reset_override~feeder\, inst7|uart_s1_translator|waitrequest_reset_override~feeder, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|waitrequest_reset_override\, inst7|uart_s1_translator|waitrequest_reset_override, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux|src_payload~8\, inst7|rsp_xbar_mux|src_payload~8, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[19]~36\, inst7|cpu|F_iw[19]~36, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[19]\, inst7|cpu|D_iw[19], cmv_controller, 1
instance = comp, \inst7|cpu|Equal133~0\, inst7|cpu|Equal133~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_implicit_dst_retaddr~0\, inst7|cpu|D_ctrl_implicit_dst_retaddr~0, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~3\, inst7|cpu|Equal2~3, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~12\, inst7|cpu|Equal2~12, cmv_controller, 1
instance = comp, \inst7|cpu|D_dst_regnum[0]~2\, inst7|cpu|D_dst_regnum[0]~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~3\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[3]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[3], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~18\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~18, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~6\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~6, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[4]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[4], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~33\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~33, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[5]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[5], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~12\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~12, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[5]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[5], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[3]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[3], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[5]~4\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[5]~4, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~3\, inst7|cmd_xbar_mux_001|src_payload~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[2]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[2], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~11\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~11, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd_d1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd_d1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[2]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[2], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[2]~4\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[2]~4, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[23]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[23]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[23]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[23], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~12\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~12, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[20]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[20], cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~2\, inst7|cpu|Equal2~2, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~7\, inst7|cpu|Equal2~7, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~4\, inst7|cpu|Equal2~4, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_br_cmp~1\, inst7|cpu|D_ctrl_br_cmp~1, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_br_nxt~0\, inst7|cpu|R_ctrl_br_nxt~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_br_cmp~2\, inst7|cpu|D_ctrl_br_cmp~2, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_br_cmp\, inst7|cpu|R_ctrl_br_cmp, cmv_controller, 1
instance = comp, \LVDS_PLL_ARESET~I\, LVDS_PLL_ARESET, cmv_controller, 1
instance = comp, \LVDS_PLL_ARESET~clkctrl\, LVDS_PLL_ARESET~clkctrl, cmv_controller, 1
instance = comp, \LVDS_OUTCLK~I\, LVDS_OUTCLK, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll\, inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl\, inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl, cmv_controller, 1
instance = comp, \inst7|data_clk|d1_data_in~feeder\, inst7|data_clk|d1_data_in~feeder, cmv_controller, 1
instance = comp, \inst7|data_clk|d1_data_in\, inst7|data_clk|d1_data_in, cmv_controller, 1
instance = comp, \inst7|data_clk|d2_data_in\, inst7|data_clk|d2_data_in, cmv_controller, 1
instance = comp, \inst7|data_clk|edge_capture~0\, inst7|data_clk|edge_capture~0, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[2]~2\, inst7|cpu|W_alu_result[2]~2, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_shift_rot_right~0\, inst7|cpu|D_ctrl_shift_rot_right~0, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_shift_rot_right\, inst7|cpu|R_ctrl_shift_rot_right, cmv_controller, 1
instance = comp, \inst7|cpu|Equal101~1\, inst7|cpu|Equal101~1, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_rot_right~0\, inst7|cpu|D_ctrl_rot_right~0, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_rot_right\, inst7|cpu|R_ctrl_rot_right, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[30]~28\, inst7|cpu|E_shift_rot_result_nxt[30]~28, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_jmp_direct~0\, inst7|cpu|D_ctrl_jmp_direct~0, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_jmp_direct\, inst7|cpu|R_ctrl_jmp_direct, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~0\, inst7|cpu|Equal2~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_retaddr~0\, inst7|cpu|D_ctrl_retaddr~0, cmv_controller, 1
instance = comp, \inst7|cpu|Equal101~3\, inst7|cpu|Equal101~3, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_rdctl_inst\, inst7|cpu|R_ctrl_rdctl_inst, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|uav_waitrequest~0\, inst7|spi_spi_control_port_translator|uav_waitrequest~0, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\, inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|read_latency_shift_reg[0]\, inst7|spi_spi_control_port_translator|read_latency_shift_reg[0], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\, inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], cmv_controller, 1
instance = comp, \inst7|spi|p1_wr_strobe~2\, inst7|spi|p1_wr_strobe~2, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|wait_latency_counter~0\, inst7|spi_spi_control_port_translator|wait_latency_counter~0, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|wait_latency_counter~1\, inst7|spi_spi_control_port_translator|wait_latency_counter~1, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|wait_latency_counter[1]\, inst7|spi_spi_control_port_translator|wait_latency_counter[1], cmv_controller, 1
instance = comp, \inst7|spi|p1_wr_strobe~0\, inst7|spi|p1_wr_strobe~0, cmv_controller, 1
instance = comp, \inst7|spi|p1_wr_strobe~1\, inst7|spi|p1_wr_strobe~1, cmv_controller, 1
instance = comp, \inst7|spi|wr_strobe\, inst7|spi|wr_strobe, cmv_controller, 1
instance = comp, \inst7|spi|status_wr_strobe\, inst7|spi|status_wr_strobe, cmv_controller, 1
instance = comp, \inst7|spi|Add1~0\, inst7|spi|Add1~0, cmv_controller, 1
instance = comp, \inst7|spi|p1_slowcount[0]~0\, inst7|spi|p1_slowcount[0]~0, cmv_controller, 1
instance = comp, \inst7|spi|slowcount[0]\, inst7|spi|slowcount[0], cmv_controller, 1
instance = comp, \inst7|spi|slowcount[2]~9\, inst7|spi|slowcount[2]~9, cmv_controller, 1
instance = comp, \inst7|spi|slowcount[3]~11\, inst7|spi|slowcount[3]~11, cmv_controller, 1
instance = comp, \inst7|spi|slowcount[3]\, inst7|spi|slowcount[3], cmv_controller, 1
instance = comp, \inst7|spi|Equal2~0\, inst7|spi|Equal2~0, cmv_controller, 1
instance = comp, \inst7|spi|p1_slowcount~1\, inst7|spi|p1_slowcount~1, cmv_controller, 1
instance = comp, \inst7|spi|slowcount[2]\, inst7|spi|slowcount[2], cmv_controller, 1
instance = comp, \inst7|spi|slowcount[4]~13\, inst7|spi|slowcount[4]~13, cmv_controller, 1
instance = comp, \inst7|spi|slowcount[5]~15\, inst7|spi|slowcount[5]~15, cmv_controller, 1
instance = comp, \inst7|spi|slowcount[5]\, inst7|spi|slowcount[5], cmv_controller, 1
instance = comp, \inst7|spi|slowcount[7]~19\, inst7|spi|slowcount[7]~19, cmv_controller, 1
instance = comp, \inst7|spi|slowcount[7]\, inst7|spi|slowcount[7], cmv_controller, 1
instance = comp, \inst7|spi|slowcount[4]\, inst7|spi|slowcount[4], cmv_controller, 1
instance = comp, \inst7|spi|Equal2~1\, inst7|spi|Equal2~1, cmv_controller, 1
instance = comp, \inst7|spi|always11~0\, inst7|spi|always11~0, cmv_controller, 1
instance = comp, \inst7|spi|state[0]\, inst7|spi|state[0], cmv_controller, 1
instance = comp, \inst7|spi|state~0\, inst7|spi|state~0, cmv_controller, 1
instance = comp, \inst7|spi|state[4]\, inst7|spi|state[4], cmv_controller, 1
instance = comp, \inst7|spi|state~1\, inst7|spi|state~1, cmv_controller, 1
instance = comp, \inst7|spi|state[1]\, inst7|spi|state[1], cmv_controller, 1
instance = comp, \inst7|spi|state[2]\, inst7|spi|state[2], cmv_controller, 1
instance = comp, \inst7|spi|Equal9~0\, inst7|spi|Equal9~0, cmv_controller, 1
instance = comp, \inst7|spi|Equal9~1\, inst7|spi|Equal9~1, cmv_controller, 1
instance = comp, \inst7|spi|Equal2~2\, inst7|spi|Equal2~2, cmv_controller, 1
instance = comp, \inst7|spi|transmitting~4\, inst7|spi|transmitting~4, cmv_controller, 1
instance = comp, \inst7|spi|transmitting\, inst7|spi|transmitting, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_wr_strobe\, inst7|spi|p1_data_wr_strobe, cmv_controller, 1
instance = comp, \inst7|spi|data_wr_strobe\, inst7|spi|data_wr_strobe, cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_primed~0\, inst7|spi|tx_holding_primed~0, cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_primed\, inst7|spi|tx_holding_primed, cmv_controller, 1
instance = comp, \inst7|spi|TRDY~0\, inst7|spi|TRDY~0, cmv_controller, 1
instance = comp, \inst7|spi|TOE~0\, inst7|spi|TOE~0, cmv_controller, 1
instance = comp, \inst7|spi|TOE\, inst7|spi|TOE, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[8]\, inst7|cpu|d_writedata[8], cmv_controller, 1
instance = comp, \inst7|spi|control_wr_strobe\, inst7|spi|control_wr_strobe, cmv_controller, 1
instance = comp, \inst7|spi|iE_reg\, inst7|spi|iE_reg, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[4]\, inst7|cpu|d_writedata[4], cmv_controller, 1
instance = comp, \inst7|spi|iTOE_reg\, inst7|spi|iTOE_reg, cmv_controller, 1
instance = comp, \inst7|spi|irq_reg~0\, inst7|spi|irq_reg~0, cmv_controller, 1
instance = comp, \inst7|spi|SCLK_reg~1\, inst7|spi|SCLK_reg~1, cmv_controller, 1
instance = comp, \inst7|spi|SCLK_reg\, inst7|spi|SCLK_reg, cmv_controller, 1
instance = comp, \inst7|spi|shift_reg[2]~0\, inst7|spi|shift_reg[2]~0, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal8~0\, inst7|addr_router_001|Equal8~0, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal8~1\, inst7|addr_router_001|Equal8~1, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal8~2\, inst7|addr_router_001|Equal8~2, cmv_controller, 1
instance = comp, \inst7|addr_router_001|src_channel[9]~0\, inst7|addr_router_001|src_channel[9]~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|count~0\, inst7|width_adapter|count~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|use_reg~0\, inst7|width_adapter|use_reg~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|use_reg~1\, inst7|width_adapter|use_reg~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|use_reg\, inst7|width_adapter|use_reg, cmv_controller, 1
instance = comp, \inst7|width_adapter|count~1\, inst7|width_adapter|count~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|count[0]\, inst7|width_adapter|count[0], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_endofpacket~0\, inst7|width_adapter|out_endofpacket~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_mem_byte_en[3]~4\, inst7|cpu|E_mem_byte_en[3]~4, cmv_controller, 1
instance = comp, \inst7|cpu|d_byteenable[3]\, inst7|cpu|d_byteenable[3], cmv_controller, 1
instance = comp, \inst7|width_adapter|byteen_reg~0\, inst7|width_adapter|byteen_reg~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[6]~0\, inst7|width_adapter|data_reg[6]~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|byteen_reg[1]\, inst7|width_adapter|byteen_reg[1], cmv_controller, 1
instance = comp, \inst7|width_adapter|byteen_reg~1\, inst7|width_adapter|byteen_reg~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|byteen_reg[0]\, inst7|width_adapter|byteen_reg[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter~7\, inst7|sdram_controller|refresh_counter~7, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[1]\, inst7|sdram_controller|refresh_counter[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~0\, inst7|sdram_controller|Add0~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~6\, inst7|sdram_controller|Add0~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[3]~12\, inst7|sdram_controller|refresh_counter[3]~12, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[3]\, inst7|sdram_controller|refresh_counter[3], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~8\, inst7|sdram_controller|Add0~8, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter~6\, inst7|sdram_controller|refresh_counter~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[4]\, inst7|sdram_controller|refresh_counter[4], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Equal0~2\, inst7|sdram_controller|Equal0~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~10\, inst7|sdram_controller|Add0~10, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter~5\, inst7|sdram_controller|refresh_counter~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[5]\, inst7|sdram_controller|refresh_counter[5], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~12\, inst7|sdram_controller|Add0~12, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter~4\, inst7|sdram_controller|refresh_counter~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[6]\, inst7|sdram_controller|refresh_counter[6], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~14\, inst7|sdram_controller|Add0~14, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter~3\, inst7|sdram_controller|refresh_counter~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[7]\, inst7|sdram_controller|refresh_counter[7], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~16\, inst7|sdram_controller|Add0~16, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[8]~10\, inst7|sdram_controller|refresh_counter[8]~10, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[8]\, inst7|sdram_controller|refresh_counter[8], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~18\, inst7|sdram_controller|Add0~18, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[9]~9\, inst7|sdram_controller|refresh_counter[9]~9, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[9]\, inst7|sdram_controller|refresh_counter[9], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~20\, inst7|sdram_controller|Add0~20, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter~2\, inst7|sdram_controller|refresh_counter~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[10]\, inst7|sdram_controller|refresh_counter[10], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Add0~24\, inst7|sdram_controller|Add0~24, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter~0\, inst7|sdram_controller|refresh_counter~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[12]\, inst7|sdram_controller|refresh_counter[12], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Equal0~0\, inst7|sdram_controller|Equal0~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_counter[0]\, inst7|sdram_controller|refresh_counter[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Equal0~3\, inst7|sdram_controller|Equal0~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector9~0\, inst7|sdram_controller|Selector9~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_state.010\, inst7|sdram_controller|i_state.010, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_count[1]~2\, inst7|sdram_controller|i_count[1]~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_count[1]~3\, inst7|sdram_controller|i_count[1]~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_count[1]\, inst7|sdram_controller|i_count[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_count[1]~0\, inst7|sdram_controller|i_count[1]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector7~0\, inst7|sdram_controller|Selector7~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_state.000\, inst7|sdram_controller|i_state.000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_count[1]~1\, inst7|sdram_controller|i_count[1]~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector13~0\, inst7|sdram_controller|Selector13~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector13~1\, inst7|sdram_controller|Selector13~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_count[2]\, inst7|sdram_controller|i_count[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector10~0\, inst7|sdram_controller|Selector10~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector10~1\, inst7|sdram_controller|Selector10~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_state.011\, inst7|sdram_controller|i_state.011, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_state.101~0\, inst7|sdram_controller|i_state.101~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_state.101\, inst7|sdram_controller|i_state.101, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector1~0\, inst7|sdram_controller|Selector1~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_cmd[2]\, inst7|sdram_controller|i_cmd[2], cmv_controller, 1
instance = comp, \inst7|cpu|E_mem_byte_en[1]~6\, inst7|cpu|E_mem_byte_en[1]~6, cmv_controller, 1
instance = comp, \inst7|cpu|d_byteenable[1]\, inst7|cpu|d_byteenable[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector35~0\, inst7|sdram_controller|Selector35~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|init_done~0\, inst7|sdram_controller|init_done~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|init_done\, inst7|sdram_controller|init_done, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector34~1\, inst7|sdram_controller|Selector34~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector23~0\, inst7|sdram_controller|Selector23~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|ack_refresh_request\, inst7|sdram_controller|ack_refresh_request, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_request~0\, inst7|sdram_controller|refresh_request~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|refresh_request\, inst7|sdram_controller|refresh_request, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_next~19\, inst7|sdram_controller|m_next~19, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector34~2\, inst7|sdram_controller|Selector34~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_next.000010000\, inst7|sdram_controller|m_next.000010000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector27~1\, inst7|sdram_controller|Selector27~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector28~0\, inst7|sdram_controller|Selector28~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector31~0\, inst7|sdram_controller|Selector31~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[18]~feeder\, inst7|width_adapter|address_reg[18]~feeder, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[18]\, inst7|width_adapter|address_reg[18], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[36]~9\, inst7|width_adapter|out_data[36]~9, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[35]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[35], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[35]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[35], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[35]~10\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[35]~10, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_rnw~4\, inst7|sdram_controller|active_rnw~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_rnw~2\, inst7|sdram_controller|active_rnw~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_rnw~3\, inst7|sdram_controller|active_rnw~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[17]\, inst7|sdram_controller|active_addr[17], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[17]~6\, inst7|cpu|E_src2[17]~6, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~14\, inst7|cpu|Equal2~14, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_shift_logical~0\, inst7|cpu|D_ctrl_shift_logical~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_unsigned_lo_imm16~0\, inst7|cpu|D_ctrl_unsigned_lo_imm16~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_unsigned_lo_imm16~1\, inst7|cpu|D_ctrl_unsigned_lo_imm16~1, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_unsigned_lo_imm16\, inst7|cpu|R_ctrl_unsigned_lo_imm16, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~9\, inst7|cpu|Equal2~9, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~11\, inst7|cpu|Equal2~11, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[25]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[25]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[25]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[25], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~25\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~25, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[22]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[22], cmv_controller, 1
instance = comp, \inst7|cpu|E_st_data[22]~1\, inst7|cpu|E_st_data[22]~1, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[22]\, inst7|cpu|d_writedata[22], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~18\, inst7|cmd_xbar_mux_001|src_payload~18, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[22]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[22], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[22]~17\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[22]~17, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result~16\, inst7|cpu|E_alu_result~16, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[5]~18\, inst7|cpu|W_rf_wr_data[5]~18, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg~0\, inst7|width_adapter|address_reg~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[1]\, inst7|width_adapter|address_reg[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[6]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[6], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[6]~76\, inst7|rsp_xbar_mux_001|src_data[6]~76, cmv_controller, 1
instance = comp, \inst7|spi|Equal0~0\, inst7|spi|Equal0~0, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|end_begintransfer~0\, inst7|uart_s1_translator|end_begintransfer~0, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|end_begintransfer\, inst7|uart_s1_translator|end_begintransfer, cmv_controller, 1
instance = comp, \inst7|spi|Equal0~1\, inst7|spi|Equal0~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1\, inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[2]\, inst7|uart|the_nios_uart_regs|tx_data[2], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3], cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[1]\, inst7|cpu|d_writedata[1], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[1]\, inst7|uart|the_nios_uart_regs|tx_data[1], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2], cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[7]\, inst7|cpu|d_writedata[7], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[7]~feeder\, inst7|uart|the_nios_uart_regs|tx_data[7]~feeder, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[7]\, inst7|uart|the_nios_uart_regs|tx_data[7], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[6]~feeder\, inst7|uart|the_nios_uart_regs|tx_data[6]~feeder, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[6]\, inst7|uart|the_nios_uart_regs|tx_data[6], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[5]~feeder\, inst7|uart|the_nios_uart_regs|tx_data[5]~feeder, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[5]\, inst7|uart|the_nios_uart_regs|tx_data[5], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|pre_txd~1\, inst7|uart|the_nios_uart_tx|pre_txd~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|pre_txd~0\, inst7|uart|the_nios_uart_tx|pre_txd~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[0]\, inst7|uart|the_nios_uart_regs|tx_data[0], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\, inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|WideOr0\, inst7|uart|the_nios_uart_tx|WideOr0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|do_load_shifter~0\, inst7|uart|the_nios_uart_tx|do_load_shifter~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|do_load_shifter\, inst7|uart|the_nios_uart_tx|do_load_shifter, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|tx_ready~0\, inst7|uart|the_nios_uart_tx|tx_ready~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|tx_ready\, inst7|uart|the_nios_uart_tx|tx_ready, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data~19\, inst7|uart|the_nios_uart_regs|selected_read_data~19, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4, cmv_controller, 1
instance = comp, \UART_RX~I\, UART_RX, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1~feeder\, inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1~feeder, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1\, inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg[0]\, inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg[0], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~feeder\, inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~feeder, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1\, inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Add0~1\, inst7|uart|the_nios_uart_rx|Add0~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Add0~2\, inst7|uart|the_nios_uart_rx|Add0~2, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Add0~4\, inst7|uart|the_nios_uart_rx|Add0~4, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter~12\, inst7|uart|the_nios_uart_rx|baud_rate_counter~12, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter[2]\, inst7|uart|the_nios_uart_rx|baud_rate_counter[2], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Add0~8\, inst7|uart|the_nios_uart_rx|Add0~8, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Add0~10\, inst7|uart|the_nios_uart_rx|Add0~10, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter~16\, inst7|uart|the_nios_uart_rx|baud_rate_counter~16, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter[5]\, inst7|uart|the_nios_uart_rx|baud_rate_counter[5], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Add0~14\, inst7|uart|the_nios_uart_rx|Add0~14, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter~10\, inst7|uart|the_nios_uart_rx|baud_rate_counter~10, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter[7]\, inst7|uart|the_nios_uart_rx|baud_rate_counter[7], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Add0~16\, inst7|uart|the_nios_uart_rx|Add0~16, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter~14\, inst7|uart|the_nios_uart_rx|baud_rate_counter~14, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter[8]\, inst7|uart|the_nios_uart_rx|baud_rate_counter[8], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Equal0~0\, inst7|uart|the_nios_uart_rx|Equal0~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter~13\, inst7|uart|the_nios_uart_rx|baud_rate_counter~13, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter[0]\, inst7|uart|the_nios_uart_rx|baud_rate_counter[0], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|always2~0\, inst7|uart|the_nios_uart_rx|always2~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter~11\, inst7|uart|the_nios_uart_rx|baud_rate_counter~11, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter[4]\, inst7|uart|the_nios_uart_rx|baud_rate_counter[4], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter~18\, inst7|uart|the_nios_uart_rx|baud_rate_counter~18, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_rate_counter[1]\, inst7|uart|the_nios_uart_rx|baud_rate_counter[1], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|Equal0~1\, inst7|uart|the_nios_uart_rx|Equal0~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_clk_en~0\, inst7|uart|the_nios_uart_rx|baud_clk_en~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|baud_clk_en\, inst7|uart|the_nios_uart_rx|baud_clk_en, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|always4~0\, inst7|uart|the_nios_uart_rx|always4~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|do_start_rx\, inst7|uart|the_nios_uart_rx|do_start_rx, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\, inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|delayed_unxrx_in_processxx3\, inst7|uart|the_nios_uart_rx|delayed_unxrx_in_processxx3, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|got_new_char\, inst7|uart|the_nios_uart_rx|got_new_char, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_data[6]\, inst7|uart|the_nios_uart_rx|rx_data[6], cmv_controller, 1
instance = comp, \inst7|spi|Equal0~2\, inst7|spi|Equal0~2, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[6]~18\, inst7|uart|the_nios_uart_regs|selected_read_data[6]~18, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[6]~20\, inst7|uart|the_nios_uart_regs|selected_read_data[6]~20, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|readdata[6]\, inst7|uart|the_nios_uart_regs|readdata[6], cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|av_readdata_pre[6]\, inst7|uart_s1_translator|av_readdata_pre[6], cmv_controller, 1
instance = comp, \inst7|spi|Equal0~3\, inst7|spi|Equal0~3, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_wr_strobe\, inst7|spi|endofpacketvalue_wr_strobe, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[6]\, inst7|spi|endofpacketvalue_reg[6], cmv_controller, 1
instance = comp, \inst7|spi|iTRDY_reg\, inst7|spi|iTRDY_reg, cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[8]~3\, inst7|spi|data_to_cpu[8]~3, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[6]~30\, inst7|spi|p1_data_to_cpu[6]~30, cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[3]~1\, inst7|spi|data_to_cpu[3]~1, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[6]~31\, inst7|spi|p1_data_to_cpu[6]~31, cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[6]\, inst7|spi|data_to_cpu[6], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[6]~feeder\, inst7|spi_spi_control_port_translator|av_readdata_pre[6]~feeder, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[6]\, inst7|spi_spi_control_port_translator|av_readdata_pre[6], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[6]~77\, inst7|rsp_xbar_mux_001|src_data[6]~77, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl\, inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_posa_0~I\, inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_posa_0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_nega_0~I\, inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_nega_0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~2\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~2, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~3\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~3, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[1], cmv_controller, 1
instance = comp, \inst|inst1\, inst|inst1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_data_align_reg\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_data_align_reg, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|int_bitslip_reg\, inst|inst6|ALTLVDS_RX_component|auto_generated|int_bitslip_reg, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_1\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_0\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_2\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_2, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_3\, inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_3, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[3], cmv_controller, 1
instance = comp, \inst7|data_ctr|read_mux_out[6]\, inst7|data_ctr|read_mux_out[6], cmv_controller, 1
instance = comp, \inst7|data_ctr|readdata[6]\, inst7|data_ctr|readdata[6], cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_readdata_pre[6]\, inst7|data_ctr_s1_translator|av_readdata_pre[6], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_waitrequest~1\, inst7|jtag_uart|av_waitrequest~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|fifo_rd~2\, inst7|jtag_uart|fifo_rd~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, cmv_controller, 1
instance = comp, \inst7|jtag_uart|fifo_rd~3\, inst7|jtag_uart|fifo_rd~3, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[10]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[10], cmv_controller, 1
instance = comp, \inst7|jtag_uart|t_dav\, inst7|jtag_uart|t_dav, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~1\, inst7|cmd_xbar_mux_001|src_payload~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[0]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[0]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[0]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~4\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~4, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[0]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~2\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[1]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_valid\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_valid, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, cmv_controller, 1
instance = comp, \inst7|jtag_uart|wr_rfifo\, inst7|jtag_uart|wr_rfifo, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, cmv_controller, 1
instance = comp, \inst7|jtag_uart|r_val\, inst7|jtag_uart|r_val, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~2\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|r_val~0\, inst7|jtag_uart|r_val~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, cmv_controller, 1
instance = comp, \inst7|jtag_uart|fifo_wr~0\, inst7|jtag_uart|fifo_wr~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|fifo_wr\, inst7|jtag_uart|fifo_wr, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5], cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4\, inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|read_latency_shift_reg~0\, inst7|data_ch9_s1_translator|read_latency_shift_reg~0, cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|read_latency_shift_reg[0]\, inst7|data_ch9_s1_translator|read_latency_shift_reg[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_posa_9~I\, inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_posa_9, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_nega_9~I\, inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_nega_9, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9]\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[9]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[9], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9]\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~2\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~2, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~3\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~3, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[92]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[92], cmv_controller, 1
instance = comp, \inst7|data_ch9|read_mux_out[7]\, inst7|data_ch9|read_mux_out[7], cmv_controller, 1
instance = comp, \inst7|data_ch9|readdata[7]\, inst7|data_ch9|readdata[7], cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|av_readdata_pre[7]\, inst7|data_ch9_s1_translator|av_readdata_pre[7], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_nega_1~I\, inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_nega_1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~3\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~3, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[12]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[12], cmv_controller, 1
instance = comp, \inst7|data_ch1|read_mux_out[7]\, inst7|data_ch1|read_mux_out[7], cmv_controller, 1
instance = comp, \inst7|data_ch1|readdata[7]\, inst7|data_ch1|readdata[7], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[7]~feeder\, inst7|data_ch1_s1_translator|av_readdata_pre[7]~feeder, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[7]\, inst7|data_ch1_s1_translator|av_readdata_pre[7], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[7]~36\, inst7|rsp_xbar_mux_001|src_data[7]~36, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~36\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~36, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[29]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[29], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[29]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[29], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[29]~48\, inst7|cpu|F_iw[29]~48, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[29]\, inst7|cpu|D_iw[29], cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_exception~2\, inst7|cpu|D_ctrl_exception~2, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_exception~1\, inst7|cpu|D_ctrl_exception~1, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_exception~3\, inst7|cpu|D_ctrl_exception~3, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_exception~4\, inst7|cpu|D_ctrl_exception~4, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_exception~6\, inst7|cpu|D_ctrl_exception~6, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_break~0\, inst7|cpu|D_ctrl_break~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_exception~0\, inst7|cpu|D_ctrl_exception~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_exception\, inst7|cpu|D_ctrl_exception, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_exception\, inst7|cpu|R_ctrl_exception, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_break~2\, inst7|cpu|D_ctrl_break~2, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_break\, inst7|cpu|R_ctrl_break, cmv_controller, 1
instance = comp, \inst7|cpu|W_status_reg_pie_inst_nxt~0\, inst7|cpu|W_status_reg_pie_inst_nxt~0, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_br\, inst7|cpu|R_ctrl_br, cmv_controller, 1
instance = comp, \inst7|cpu|Equal101~4\, inst7|cpu|Equal101~4, cmv_controller, 1
instance = comp, \inst7|cpu|Equal101~5\, inst7|cpu|Equal101~5, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_uncond_cti_non_br~0\, inst7|cpu|D_ctrl_uncond_cti_non_br~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_uncond_cti_non_br~1\, inst7|cpu|D_ctrl_uncond_cti_non_br~1, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_uncond_cti_non_br\, inst7|cpu|R_ctrl_uncond_cti_non_br, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_sel_nxt.10~0\, inst7|cpu|F_pc_sel_nxt.10~0, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[0]~0\, inst7|cpu|F_pc_plus_one[0]~0, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[1]~2\, inst7|cpu|F_pc_plus_one[1]~2, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[2]~4\, inst7|cpu|F_pc_plus_one[2]~4, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[3]~6\, inst7|cpu|F_pc_plus_one[3]~6, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[4]~8\, inst7|cpu|F_pc_plus_one[4]~8, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[5]~10\, inst7|cpu|F_pc_plus_one[5]~10, cmv_controller, 1
instance = comp, \inst7|cpu|E_ld_stall~0\, inst7|cpu|E_ld_stall~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_cnt[0]~5\, inst7|cpu|E_shift_rot_cnt[0]~5, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_cnt[0]\, inst7|cpu|E_shift_rot_cnt[0], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_cnt[1]~7\, inst7|cpu|E_shift_rot_cnt[1]~7, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_cnt[1]\, inst7|cpu|E_shift_rot_cnt[1], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_done~0\, inst7|cpu|E_shift_rot_done~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_cnt[3]~11\, inst7|cpu|E_shift_rot_cnt[3]~11, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_cnt[3]\, inst7|cpu|E_shift_rot_cnt[3], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_cnt[4]~13\, inst7|cpu|E_shift_rot_cnt[4]~13, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_cnt[4]\, inst7|cpu|E_shift_rot_cnt[4], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_done\, inst7|cpu|E_shift_rot_done, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_shift_rot\, inst7|cpu|R_ctrl_shift_rot, cmv_controller, 1
instance = comp, \inst7|cpu|E_stall~0\, inst7|cpu|E_stall~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_st~0\, inst7|cpu|D_ctrl_st~0, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_st\, inst7|cpu|R_ctrl_st, cmv_controller, 1
instance = comp, \inst7|cpu|W_valid~0\, inst7|cpu|W_valid~0, cmv_controller, 1
instance = comp, \inst7|cpu|W_valid~1\, inst7|cpu|W_valid~1, cmv_controller, 1
instance = comp, \inst7|cpu|W_valid\, inst7|cpu|W_valid, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[5]\, inst7|cpu|F_pc[5], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[43]\, inst7|cmd_xbar_mux|src_data[43], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[44]\, inst7|cmd_xbar_mux|src_data[44], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[6]~12\, inst7|cpu|F_pc_plus_one[6]~12, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[7]~14\, inst7|cpu|F_pc_plus_one[7]~14, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[7]\, inst7|cpu|F_pc[7], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[45]\, inst7|cmd_xbar_mux|src_data[45], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[8]~16\, inst7|cpu|W_rf_wr_data[8]~16, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_aligning_data\, inst7|cpu|av_ld_aligning_data, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_ld_signed~0\, inst7|cpu|D_ctrl_ld_signed~0, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_ld_signed\, inst7|cpu|R_ctrl_ld_signed, cmv_controller, 1
instance = comp, \inst7|cpu|av_fill_bit~1\, inst7|cpu|av_fill_bit~1, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[1]~1\, inst7|cpu|av_ld_byte1_data[1]~1, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~23\, inst7|cmd_xbar_mux|src_payload~23, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[8]~16\, inst7|cpu|F_pc_plus_one[8]~16, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[8]\, inst7|cpu|F_pc[8], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[9]~18\, inst7|cpu|F_pc_plus_one[9]~18, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_no_crst_nxt[9]~7\, inst7|cpu|F_pc_no_crst_nxt[9]~7, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_no_crst_nxt[9]~8\, inst7|cpu|F_pc_no_crst_nxt[9]~8, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[9]\, inst7|cpu|F_pc[9], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~20\, inst7|cmd_xbar_mux_001|src_payload~20, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[24]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[24], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[24]~19\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[24]~19, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[10]~2\, inst7|cpu|W_rf_wr_data[10]~2, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[3]~6\, inst7|cpu|av_ld_byte1_data[3]~6, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[3]~5\, inst7|cpu|av_ld_byte2_data[3]~5, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[7]~2\, inst7|cpu|av_ld_byte1_data[7]~2, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[7]~1\, inst7|cpu|av_ld_byte2_data[7]~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~28\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~28, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[26]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[26], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[26]~21\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[26]~21, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[29]~5\, inst7|cpu|d_writedata[29]~5, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[4]~5\, inst7|cpu|av_ld_byte1_data[4]~5, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[4]~4\, inst7|cpu|av_ld_byte2_data[4]~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_demux_001|src1_valid\, inst7|rsp_xbar_demux_001|src1_valid, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~35\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~35, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[28]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[28], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[28]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[28], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_demux|src1_valid\, inst7|rsp_xbar_demux|src1_valid, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~20\, inst7|cpu|av_ld_byte3_data_nxt~20, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~21\, inst7|cpu|av_ld_byte3_data_nxt~21, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~31\, inst7|cpu|av_ld_byte3_data_nxt~31, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_align_cycle_nxt[1]~0\, inst7|cpu|av_ld_align_cycle_nxt[1]~0, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_align_cycle[1]\, inst7|cpu|av_ld_align_cycle[1], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[1]~22\, inst7|cpu|W_alu_result[1]~22, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[1]\, inst7|cpu|W_alu_result[1], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[0]~23\, inst7|cpu|W_alu_result[0]~23, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[0]\, inst7|cpu|W_alu_result[0], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_rshift8~0\, inst7|cpu|av_ld_rshift8~0, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_rshift8~1\, inst7|cpu|av_ld_rshift8~1, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data[4]\, inst7|cpu|av_ld_byte3_data[4], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[4]\, inst7|cpu|av_ld_byte2_data[4], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data_en~0\, inst7|cpu|av_ld_byte1_data_en~0, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[4]\, inst7|cpu|av_ld_byte1_data[4], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[12]~14\, inst7|cpu|W_rf_wr_data[12]~14, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[5]~4\, inst7|cpu|av_ld_byte1_data[5]~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[5]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[5], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_payload~2\, inst7|rsp_xbar_mux_001|src_payload~2, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[34]\, inst7|cmd_xbar_mux|src_data[34], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[6]~3\, inst7|cpu|av_ld_byte1_data[6]~3, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[6]~2\, inst7|cpu|av_ld_byte2_data[6]~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[14]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[14], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~33\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~33, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[30]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[30], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[30]~30\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[30]~30, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~34\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~34, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[31]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[31], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[31]~31\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[31]~31, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[35]\, inst7|cmd_xbar_mux_001|src_data[35], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|byteenable[3]\, inst7|cpu|the_nios_CPU_nios2_oci|byteenable[3], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[3]~3\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[3]~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~37\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~37, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[30]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[30], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[30]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[30], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~15\, inst7|cpu|av_ld_byte3_data_nxt~15, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~16\, inst7|cpu|av_ld_byte3_data_nxt~16, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~30\, inst7|cpu|av_ld_byte3_data_nxt~30, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data[6]\, inst7|cpu|av_ld_byte3_data[6], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[6]\, inst7|cpu|av_ld_byte2_data[6], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[6]\, inst7|cpu|av_ld_byte1_data[6], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[15]~27\, inst7|cpu|W_rf_wr_data[15]~27, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[0]~7\, inst7|cpu|av_ld_byte2_data[0]~7, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[35]\, inst7|cmd_xbar_mux|src_data[35], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~20\, inst7|cmd_xbar_mux|src_payload~20, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[26]~feeder\, inst7|cpu|d_writedata[26]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[17]~25\, inst7|cpu|W_rf_wr_data[17]~25, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9, cmv_controller, 1
instance = comp, \inst7|jtag_uart|read_0\, inst7|jtag_uart|read_0, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[18]~60\, inst7|rsp_xbar_mux_001|src_data[18]~60, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~27\, inst7|cmd_xbar_mux|src_payload~27, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~26\, inst7|cmd_xbar_mux|src_payload~26, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[18]\, inst7|rsp_xbar_mux_001|src_data[18], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[2]~0\, inst7|cpu|av_ld_byte2_data[2]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[10]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[10], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~10\, inst7|cpu|av_ld_byte3_data_nxt~10, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[19]~23\, inst7|cpu|W_rf_wr_data[19]~23, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[21]~21\, inst7|cpu|W_rf_wr_data[21]~21, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[22]~20\, inst7|cpu|W_rf_wr_data[22]~20, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[23]~19\, inst7|cpu|W_rf_wr_data[23]~19, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[27]~29\, inst7|cpu|E_shift_rot_result_nxt[27]~29, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[24]~25\, inst7|cpu|W_alu_result[24]~25, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[26]~35\, inst7|cpu|W_rf_wr_data[26]~35, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[27]~34\, inst7|cpu|W_rf_wr_data[27]~34, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[24]~24\, inst7|cpu|W_alu_result[24]~24, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[30]~35\, inst7|cpu|E_alu_result[30]~35, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[30]\, inst7|cpu|W_alu_result[30], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[30]~31\, inst7|cpu|W_rf_wr_data[30]~31, cmv_controller, 1
instance = comp, \inst7|cpu|R_src1[31]~25\, inst7|cpu|R_src1[31]~25, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[31]\, inst7|cpu|E_src1[31], cmv_controller, 1
instance = comp, \inst7|cpu|Equal101~0\, inst7|cpu|Equal101~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_alu_subtract~5\, inst7|cpu|D_ctrl_alu_subtract~5, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~1\, inst7|cpu|Equal2~1, cmv_controller, 1
instance = comp, \inst7|cpu|E_invert_arith_src_msb~0\, inst7|cpu|E_invert_arith_src_msb~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_invert_arith_src_msb~1\, inst7|cpu|E_invert_arith_src_msb~1, cmv_controller, 1
instance = comp, \inst7|cpu|E_invert_arith_src_msb\, inst7|cpu|E_invert_arith_src_msb, cmv_controller, 1
instance = comp, \inst7|cpu|E_arith_src1[31]\, inst7|cpu|E_arith_src1[31], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[30]~9\, inst7|cpu|E_src2[30]~9, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[30]\, inst7|cpu|E_src2[30], cmv_controller, 1
instance = comp, \inst7|cpu|R_src1[26]~30\, inst7|cpu|R_src1[26]~30, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[26]\, inst7|cpu|E_src1[26], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[25]~14\, inst7|cpu|E_src2[25]~14, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[25]\, inst7|cpu|E_src2[25], cmv_controller, 1
instance = comp, \inst7|cpu|R_src1[24]~24\, inst7|cpu|R_src1[24]~24, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[24]\, inst7|cpu|E_src1[24], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[23]~0\, inst7|cpu|E_src2[23]~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[23]\, inst7|cpu|E_src2[23], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[22]~4\, inst7|cpu|E_src1[22]~4, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[19]~7\, inst7|cpu|E_src1[19]~7, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[17]~9\, inst7|cpu|E_src1[17]~9, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_alu_subtract~4\, inst7|cpu|D_ctrl_alu_subtract~4, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_alu_subtract~2\, inst7|cpu|D_ctrl_alu_subtract~2, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_alu_subtract~3\, inst7|cpu|D_ctrl_alu_subtract~3, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_sub~0\, inst7|cpu|E_alu_sub~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_sub\, inst7|cpu|E_alu_sub, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[15]~11\, inst7|cpu|E_src1[15]~11, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[12]~7\, inst7|cpu|R_src2_lo[12]~7, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[12]\, inst7|cpu|E_src2[12], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[11]~15\, inst7|cpu|E_src1[11]~15, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_retaddr~2\, inst7|cpu|D_ctrl_retaddr~2, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_retaddr~1\, inst7|cpu|D_ctrl_retaddr~1, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_force_src2_zero~3\, inst7|cpu|D_ctrl_force_src2_zero~3, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_retaddr~3\, inst7|cpu|D_ctrl_retaddr~3, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_retaddr\, inst7|cpu|R_ctrl_retaddr, cmv_controller, 1
instance = comp, \inst7|cpu|R_src1~21\, inst7|cpu|R_src1~21, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[11]\, inst7|cpu|E_src1[11], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[2]~2\, inst7|cpu|E_src1[2]~2, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[2]\, inst7|cpu|E_src1[2], cmv_controller, 1
instance = comp, \inst7|cpu|R_src1[1]~22\, inst7|cpu|R_src1[1]~22, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[1]\, inst7|cpu|E_src1[1], cmv_controller, 1
instance = comp, \inst7|cpu|Add1~2\, inst7|cpu|Add1~2, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~6\, inst7|cpu|Add1~6, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~10\, inst7|cpu|Add1~10, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~12\, inst7|cpu|Add1~12, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~14\, inst7|cpu|Add1~14, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~16\, inst7|cpu|Add1~16, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~24\, inst7|cpu|Add1~24, cmv_controller, 1
instance = comp, \inst7|cpu|E_arith_result[12]~1\, inst7|cpu|E_arith_result[12]~1, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_no_crst_nxt[10]~2\, inst7|cpu|F_pc_no_crst_nxt[10]~2, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_no_crst_nxt[10]~3\, inst7|cpu|F_pc_no_crst_nxt[10]~3, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[10]\, inst7|cpu|F_pc[10], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[10]~20\, inst7|cpu|F_pc_plus_one[10]~20, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[11]~22\, inst7|cpu|F_pc_plus_one[11]~22, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[12]~24\, inst7|cpu|F_pc_plus_one[12]~24, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[12]\, inst7|cpu|F_pc[12], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[13]~26\, inst7|cpu|F_pc_plus_one[13]~26, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[15]\, inst7|cpu|E_src1[15], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[13]~13\, inst7|cpu|E_src1[13]~13, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[13]\, inst7|cpu|E_src1[13], cmv_controller, 1
instance = comp, \inst7|cpu|Add2~0\, inst7|cpu|Add2~0, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~2\, inst7|cpu|Add2~2, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~4\, inst7|cpu|Add2~4, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~6\, inst7|cpu|Add2~6, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~8\, inst7|cpu|Add2~8, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~10\, inst7|cpu|Add2~10, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~12\, inst7|cpu|Add2~12, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~16\, inst7|cpu|Add2~16, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~18\, inst7|cpu|Add2~18, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~20\, inst7|cpu|Add2~20, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~28\, inst7|cpu|Add2~28, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~30\, inst7|cpu|Add2~30, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[13]~6\, inst7|cpu|F_pc[13]~6, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[13]\, inst7|cpu|F_pc[13], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[14]~28\, inst7|cpu|F_pc_plus_one[14]~28, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[15]~30\, inst7|cpu|F_pc_plus_one[15]~30, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[17]\, inst7|cpu|E_src1[17], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[16]~10\, inst7|cpu|E_src1[16]~10, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[16]\, inst7|cpu|E_src1[16], cmv_controller, 1
instance = comp, \inst7|cpu|Add2~34\, inst7|cpu|Add2~34, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~28\, inst7|cpu|Add1~28, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~34\, inst7|cpu|Add1~34, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[15]~4\, inst7|cpu|F_pc[15]~4, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[15]\, inst7|cpu|F_pc[15], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[16]~32\, inst7|cpu|F_pc_plus_one[16]~32, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[17]~34\, inst7|cpu|F_pc_plus_one[17]~34, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[19]\, inst7|cpu|E_src1[19], cmv_controller, 1
instance = comp, \inst7|cpu|Add2~38\, inst7|cpu|Add2~38, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~38\, inst7|cpu|Add1~38, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[17]~2\, inst7|cpu|F_pc[17]~2, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[17]\, inst7|cpu|F_pc[17], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[18]~36\, inst7|cpu|F_pc_plus_one[18]~36, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[18]\, inst7|cpu|F_pc[18], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[19]~38\, inst7|cpu|F_pc_plus_one[19]~38, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[20]~40\, inst7|cpu|F_pc_plus_one[20]~40, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[22]\, inst7|cpu|E_src1[22], cmv_controller, 1
instance = comp, \inst7|cpu|Add2~40\, inst7|cpu|Add2~40, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~42\, inst7|cpu|Add2~42, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~50\, inst7|cpu|Add2~50, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~56\, inst7|cpu|Add2~56, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~58\, inst7|cpu|Add2~58, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~62\, inst7|cpu|Add2~62, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_hi[15]~1\, inst7|cpu|R_src2_hi[15]~1, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_hi[15]~2\, inst7|cpu|R_src2_hi[15]~2, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[31]\, inst7|cpu|E_src2[31], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[31]~26\, inst7|cpu|E_logic_result[31]~26, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[31]~19\, inst7|cpu|E_alu_result[31]~19, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[31]~20\, inst7|cpu|E_alu_result[31]~20, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[31]~34\, inst7|cpu|E_alu_result[31]~34, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[31]\, inst7|cpu|W_alu_result[31], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[31]~30\, inst7|cpu|W_rf_wr_data[31]~30, cmv_controller, 1
instance = comp, \inst7|cpu|R_src1[29]~27\, inst7|cpu|R_src1[29]~27, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[29]\, inst7|cpu|E_src1[29], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[29]~28\, inst7|cpu|E_logic_result[29]~28, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[29]~23\, inst7|cpu|E_alu_result[29]~23, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[29]~24\, inst7|cpu|E_alu_result[29]~24, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[29]~36\, inst7|cpu|E_alu_result[29]~36, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[29]\, inst7|cpu|W_alu_result[29], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[29]~32\, inst7|cpu|W_rf_wr_data[29]~32, cmv_controller, 1
instance = comp, \inst7|cpu|R_src1[28]~28\, inst7|cpu|R_src1[28]~28, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[28]\, inst7|cpu|E_src1[28], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[28]~11\, inst7|cpu|E_src2[28]~11, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[18]~40\, inst7|cpu|F_iw[18]~40, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[18]\, inst7|cpu|D_iw[18], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[28]\, inst7|cpu|E_src2[28], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[28]~29\, inst7|cpu|E_logic_result[28]~29, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[28]~31\, inst7|cpu|E_shift_rot_result_nxt[28]~31, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[28]\, inst7|cpu|E_shift_rot_result[28], cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[28]~25\, inst7|cpu|E_alu_result[28]~25, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[28]~26\, inst7|cpu|E_alu_result[28]~26, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[28]~37\, inst7|cpu|E_alu_result[28]~37, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[28]\, inst7|cpu|W_alu_result[28], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[28]~33\, inst7|cpu|W_rf_wr_data[28]~33, cmv_controller, 1
instance = comp, \inst7|cpu|R_src1[25]~31\, inst7|cpu|R_src1[25]~31, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[25]\, inst7|cpu|E_src1[25], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[22]~1\, inst7|cpu|E_src2[22]~1, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[22]\, inst7|cpu|E_src2[22], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[21]~2\, inst7|cpu|E_src2[21]~2, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[21]\, inst7|cpu|E_src2[21], cmv_controller, 1
instance = comp, \inst7|cpu|Add1~44\, inst7|cpu|Add1~44, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~48\, inst7|cpu|Add1~48, cmv_controller, 1
instance = comp, \inst7|cpu|Add1~50\, inst7|cpu|Add1~50, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[25]~31\, inst7|cpu|E_alu_result[25]~31, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[25]~32\, inst7|cpu|E_alu_result[25]~32, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[25]~40\, inst7|cpu|E_alu_result[25]~40, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[25]\, inst7|cpu|W_alu_result[25], cmv_controller, 1
instance = comp, \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24\, inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~25\, inst7|cpu|av_ld_byte3_data_nxt~25, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[9]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[9], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~24\, inst7|cpu|av_ld_byte3_data_nxt~24, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~26\, inst7|cpu|av_ld_byte3_data_nxt~26, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data[1]\, inst7|cpu|av_ld_byte3_data[1], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[25]~36\, inst7|cpu|W_rf_wr_data[25]~36, cmv_controller, 1
instance = comp, \inst7|cpu|R_src1[27]~29\, inst7|cpu|R_src1[27]~29, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[27]\, inst7|cpu|E_src1[27], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[27]\, inst7|cpu|E_shift_rot_result[27], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[26]~27\, inst7|cpu|E_shift_rot_result_nxt[26]~27, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[26]\, inst7|cpu|E_shift_rot_result[26], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[25]~25\, inst7|cpu|E_shift_rot_result_nxt[25]~25, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[25]\, inst7|cpu|E_shift_rot_result[25], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[24]~23\, inst7|cpu|E_shift_rot_result_nxt[24]~23, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[24]\, inst7|cpu|E_shift_rot_result[24], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[24]~8\, inst7|cpu|E_src2[24]~8, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[24]\, inst7|cpu|E_src2[24], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[24]~25\, inst7|cpu|E_logic_result[24]~25, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[24]~17\, inst7|cpu|E_alu_result[24]~17, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[24]~18\, inst7|cpu|E_alu_result[24]~18, cmv_controller, 1
instance = comp, \inst7|cpu|E_alu_result[24]~33\, inst7|cpu|E_alu_result[24]~33, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[24]\, inst7|cpu|W_alu_result[24], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[24]~29\, inst7|cpu|W_rf_wr_data[24]~29, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[20]~6\, inst7|cpu|E_src1[20]~6, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[20]\, inst7|cpu|E_src1[20], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[18]~1\, inst7|cpu|F_pc[18]~1, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[20]~6\, inst7|cpu|W_alu_result[20]~6, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[22]~6\, inst7|cpu|E_shift_rot_result_nxt[22]~6, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[22]\, inst7|cpu|E_shift_rot_result[22], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[21]~7\, inst7|cpu|E_shift_rot_result_nxt[21]~7, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[21]\, inst7|cpu|E_shift_rot_result[21], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[20]~8\, inst7|cpu|E_shift_rot_result_nxt[20]~8, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[20]\, inst7|cpu|E_shift_rot_result[20], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[20]\, inst7|cpu|W_alu_result[20], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[20]~22\, inst7|cpu|W_rf_wr_data[20]~22, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[27]\, inst7|cpu|d_writedata[27], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~25\, inst7|cmd_xbar_mux|src_payload~25, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~11\, inst7|cpu|av_ld_byte3_data_nxt~11, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~12\, inst7|cpu|av_ld_byte3_data_nxt~12, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data[2]\, inst7|cpu|av_ld_byte3_data[2], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[2]\, inst7|cpu|av_ld_byte2_data[2], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[18]~24\, inst7|cpu|W_rf_wr_data[18]~24, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[26]\, inst7|cpu|d_writedata[26], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~21\, inst7|cmd_xbar_mux|src_payload~21, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~27\, inst7|cpu|av_ld_byte3_data_nxt~27, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[8]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[8], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~28\, inst7|cpu|av_ld_byte3_data_nxt~28, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~33\, inst7|cpu|av_ld_byte3_data_nxt~33, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data[0]\, inst7|cpu|av_ld_byte3_data[0], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[0]\, inst7|cpu|av_ld_byte2_data[0], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[16]~12\, inst7|cpu|E_logic_result[16]~12, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[16]~10\, inst7|cpu|W_alu_result[16]~10, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[12]~4\, inst7|cpu|E_shift_rot_result_nxt[12]~4, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[12]~14\, inst7|cpu|E_src1[12]~14, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[12]\, inst7|cpu|E_src1[12], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[12]\, inst7|cpu|E_shift_rot_result[12], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[13]~3\, inst7|cpu|E_shift_rot_result_nxt[13]~3, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[13]\, inst7|cpu|E_shift_rot_result[13], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[14]~14\, inst7|cpu|E_shift_rot_result_nxt[14]~14, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[14]\, inst7|cpu|E_shift_rot_result[14], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[15]~13\, inst7|cpu|E_shift_rot_result_nxt[15]~13, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[15]\, inst7|cpu|E_shift_rot_result[15], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[19]~9\, inst7|cpu|E_shift_rot_result_nxt[19]~9, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[19]\, inst7|cpu|E_shift_rot_result[19], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[18]~10\, inst7|cpu|E_shift_rot_result_nxt[18]~10, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[18]~8\, inst7|cpu|E_src1[18]~8, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[18]\, inst7|cpu|E_src1[18], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[18]\, inst7|cpu|E_shift_rot_result[18], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[17]~11\, inst7|cpu|E_shift_rot_result_nxt[17]~11, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[17]\, inst7|cpu|E_shift_rot_result[17], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[16]~12\, inst7|cpu|E_shift_rot_result_nxt[16]~12, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[16]\, inst7|cpu|E_shift_rot_result[16], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[16]\, inst7|cpu|W_alu_result[16], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[16]~26\, inst7|cpu|W_rf_wr_data[16]~26, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[14]~12\, inst7|cpu|E_src1[14]~12, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[14]\, inst7|cpu|E_src1[14], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[12]~7\, inst7|cpu|F_pc[12]~7, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[14]~12\, inst7|cpu|W_alu_result[14]~12, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[14]\, inst7|cpu|W_alu_result[14], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[14]~28\, inst7|cpu|W_rf_wr_data[14]~28, cmv_controller, 1
instance = comp, \inst7|cpu|E_st_data[18]~6\, inst7|cpu|E_st_data[18]~6, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[18]\, inst7|cpu|d_writedata[18], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~24\, inst7|cmd_xbar_mux|src_payload~24, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[21]~90\, inst7|rsp_xbar_mux_001|src_data[21]~90, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[21]\, inst7|rsp_xbar_mux_001|src_data[21], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[5]~3\, inst7|cpu|av_ld_byte2_data[5]~3, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~29\, inst7|cmd_xbar_mux|src_payload~29, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[30]~4\, inst7|cpu|d_writedata[30]~4, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[30]\, inst7|cpu|d_writedata[30], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~30\, inst7|cmd_xbar_mux|src_payload~30, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~31\, inst7|cmd_xbar_mux|src_payload~31, cmv_controller, 1
instance = comp, \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28\, inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~18\, inst7|cpu|av_ld_byte3_data_nxt~18, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~19\, inst7|cpu|av_ld_byte3_data_nxt~19, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data[5]\, inst7|cpu|av_ld_byte3_data[5], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[5]\, inst7|cpu|av_ld_byte2_data[5], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[5]\, inst7|cpu|av_ld_byte1_data[5], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[13]~13\, inst7|cpu|W_rf_wr_data[13]~13, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[29]\, inst7|cpu|d_writedata[29], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~30\, inst7|cmd_xbar_mux_001|src_payload~30, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[29]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[29], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[29]~29\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[29]~29, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~32\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~32, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[28]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[28], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[28]~28\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[28]~28, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~31\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~31, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[27]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[27], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[27]~25\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[27]~25, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~38\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~38, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[31]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[31], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[31]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[31], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~13\, inst7|cpu|av_ld_byte3_data_nxt~13, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~14\, inst7|cpu|av_ld_byte3_data_nxt~14, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~29\, inst7|cpu|av_ld_byte3_data_nxt~29, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data[7]\, inst7|cpu|av_ld_byte3_data[7], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[7]\, inst7|cpu|av_ld_byte2_data[7], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[7]\, inst7|cpu|av_ld_byte1_data[7], cmv_controller, 1
instance = comp, \inst7|cpu|av_fill_bit~0\, inst7|cpu|av_fill_bit~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~32\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~32, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[27]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[27], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[27]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[27], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~22\, inst7|cpu|av_ld_byte3_data_nxt~22, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~23\, inst7|cpu|av_ld_byte3_data_nxt~23, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data_nxt~32\, inst7|cpu|av_ld_byte3_data_nxt~32, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte3_data[3]\, inst7|cpu|av_ld_byte3_data[3], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[3]\, inst7|cpu|av_ld_byte2_data[3], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[3]\, inst7|cpu|av_ld_byte1_data[3], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[11]~15\, inst7|cpu|W_rf_wr_data[11]~15, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[25]~1\, inst7|cpu|d_writedata[25]~1, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[25]\, inst7|cpu|d_writedata[25], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~21\, inst7|cmd_xbar_mux_001|src_payload~21, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[25]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[25], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[25]~20\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[25]~20, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~30\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~30, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[17]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[17], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[17]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[17], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[17]~37\, inst7|cpu|F_iw[17]~37, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[17]~38\, inst7|cpu|F_iw[17]~38, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[17]\, inst7|cpu|D_iw[17], cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[11]~8\, inst7|cpu|R_src2_lo[11]~8, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[11]\, inst7|cpu|E_src2[11], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[11]~15\, inst7|cpu|E_logic_result[11]~15, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[11]~15\, inst7|cpu|W_alu_result[11]~15, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[11]~15\, inst7|cpu|E_shift_rot_result_nxt[11]~15, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[11]\, inst7|cpu|E_shift_rot_result[11], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[11]\, inst7|cpu|W_alu_result[11], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[47]\, inst7|cmd_xbar_mux|src_data[47], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[1]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_payload~5\, inst7|rsp_xbar_mux_001|src_payload~5, cmv_controller, 1
instance = comp, \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[17]~93\, inst7|rsp_xbar_mux_001|src_data[17]~93, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[17]\, inst7|rsp_xbar_mux_001|src_data[17], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[1]~6\, inst7|cpu|av_ld_byte2_data[1]~6, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte2_data[1]\, inst7|cpu|av_ld_byte2_data[1], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[1]\, inst7|cpu|av_ld_byte1_data[1], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[9]~5\, inst7|cpu|W_rf_wr_data[9]~5, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[10]~9\, inst7|cpu|R_src2_lo[10]~9, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[10]\, inst7|cpu|E_src2[10], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[8]~15\, inst7|cpu|F_pc[8]~15, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[10]~16\, inst7|cpu|W_alu_result[10]~16, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[4]~2\, inst7|cpu|E_shift_rot_result_nxt[4]~2, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[4]\, inst7|cpu|E_shift_rot_result[4], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[5]~21\, inst7|cpu|E_shift_rot_result_nxt[5]~21, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[5]\, inst7|cpu|E_shift_rot_result[5], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[6]~20\, inst7|cpu|E_shift_rot_result_nxt[6]~20, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[6]\, inst7|cpu|E_shift_rot_result[6], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[7]~19\, inst7|cpu|E_shift_rot_result_nxt[7]~19, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[7]\, inst7|cpu|E_shift_rot_result[7], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[8]~18\, inst7|cpu|E_shift_rot_result_nxt[8]~18, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[8]\, inst7|cpu|E_shift_rot_result[8], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[9]~17\, inst7|cpu|E_shift_rot_result_nxt[9]~17, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[9]\, inst7|cpu|E_shift_rot_result[9], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[10]~16\, inst7|cpu|E_shift_rot_result_nxt[10]~16, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[10]~16\, inst7|cpu|E_src1[10]~16, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[10]\, inst7|cpu|E_src1[10], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[10]\, inst7|cpu|E_shift_rot_result[10], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[10]\, inst7|cpu|W_alu_result[10], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[46]\, inst7|cmd_xbar_mux|src_data[46], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[31]~51\, inst7|cpu|F_iw[31]~51, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[31]~52\, inst7|cpu|F_iw[31]~52, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[31]\, inst7|cpu|D_iw[31], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[6]~20\, inst7|cpu|E_src1[6]~20, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[6]\, inst7|cpu|E_src1[6], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[4]~11\, inst7|cpu|F_pc[4]~11, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[4]\, inst7|cpu|F_pc[4], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[42]\, inst7|cmd_xbar_mux|src_data[42], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[33]\, inst7|cmd_xbar_mux|src_data[33], cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[9]\, inst7|cpu|d_writedata[9], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~12\, inst7|cmd_xbar_mux|src_payload~12, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[26]~2\, inst7|cpu|d_writedata[26]~2, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[10]\, inst7|cpu|d_writedata[10], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~16\, inst7|cmd_xbar_mux|src_payload~16, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[31]~3\, inst7|cpu|d_writedata[31]~3, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[15]\, inst7|cpu|d_writedata[15], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~11\, inst7|cmd_xbar_mux|src_payload~11, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[9]~16\, inst7|cpu|F_iw[9]~16, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~19\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~19, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[9]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[9], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[9]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[9], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[9]~17\, inst7|cpu|F_iw[9]~17, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[9]\, inst7|cpu|D_iw[9], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[5]~21\, inst7|cpu|E_src1[5]~21, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[5]\, inst7|cpu|E_src1[5], cmv_controller, 1
instance = comp, \inst7|cpu|E_arith_result[5]~5\, inst7|cpu|E_arith_result[5]~5, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_no_crst_nxt[3]~9\, inst7|cpu|F_pc_no_crst_nxt[3]~9, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[3]\, inst7|cpu|F_pc[3], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[41]\, inst7|cmd_xbar_mux|src_data[41], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[30]~49\, inst7|cpu|F_iw[30]~49, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[30]~50\, inst7|cpu|F_iw[30]~50, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[30]\, inst7|cpu|D_iw[30], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[4]~0\, inst7|cpu|E_src1[4]~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[4]\, inst7|cpu|E_src1[4], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[2]~10\, inst7|cpu|F_pc[2]~10, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[2]\, inst7|cpu|F_pc[2], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[40]\, inst7|cmd_xbar_mux|src_data[40], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[32]\, inst7|cmd_xbar_mux|src_data[32], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~8\, inst7|cmd_xbar_mux|src_payload~8, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~15\, inst7|cmd_xbar_mux|src_payload~15, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~13\, inst7|cmd_xbar_mux|src_payload~13, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[7]~37\, inst7|rsp_xbar_mux_001|src_data[7]~37, cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[7]~feeder\, inst7|spi|tx_holding_reg[7]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|write_tx_holding\, inst7|spi|write_tx_holding, cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[7]\, inst7|spi|tx_holding_reg[7], cmv_controller, 1
instance = comp, \inst7|spi|shift_reg~1\, inst7|spi|shift_reg~1, cmv_controller, 1
instance = comp, \inst7|spi|shift_reg[2]~2\, inst7|spi|shift_reg[2]~2, cmv_controller, 1
instance = comp, \inst7|spi|shift_reg[7]\, inst7|spi|shift_reg[7], cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[7]~feeder\, inst7|spi|rx_holding_reg[7]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|transmitting~5\, inst7|spi|transmitting~5, cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[7]\, inst7|spi|rx_holding_reg[7], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[7]~12\, inst7|spi|p1_data_to_cpu[7]~12, cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[7]\, inst7|spi|data_to_cpu[7], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[7]\, inst7|spi_spi_control_port_translator|av_readdata_pre[7], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data~8\, inst7|uart|the_nios_uart_regs|selected_read_data~8, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_data[7]\, inst7|uart|the_nios_uart_rx|rx_data[7], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[7]~7\, inst7|uart|the_nios_uart_regs|selected_read_data[7]~7, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[7]~9\, inst7|uart|the_nios_uart_regs|selected_read_data[7]~9, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|readdata[7]\, inst7|uart|the_nios_uart_regs|readdata[7], cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|av_readdata_pre[7]\, inst7|uart_s1_translator|av_readdata_pre[7], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[7]~34\, inst7|rsp_xbar_mux_001|src_data[7]~34, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[7]~38\, inst7|rsp_xbar_mux_001|src_data[7]~38, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[7]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[7], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~6\, inst7|width_adapter_001|data_reg~6, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[7]\, inst7|width_adapter_001|data_reg[7], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[7]~33\, inst7|rsp_xbar_mux_001|src_data[7]~33, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data_nxt[7]~2\, inst7|cpu|av_ld_byte0_data_nxt[7]~2, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data[3]~0\, inst7|cpu|av_ld_byte0_data[3]~0, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data[7]\, inst7|cpu|av_ld_byte0_data[7], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[7]~6\, inst7|cpu|W_rf_wr_data[7]~6, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[3]\, inst7|cpu|d_writedata[3], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[3]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[3], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~2\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[7]~feeder\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[7]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[7]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[7], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~8\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~8, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[9]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[9], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~11\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~11, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[5]~feeder\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[5]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[5]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[5], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~18\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~18, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[7]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[7], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[4]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~16\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~16, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~17\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~17, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[6]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[6], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~14\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~14, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~15\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~15, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[5]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[5], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[1]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~19\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~19, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[8]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[8], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[4]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[4], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[5]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[5], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[6]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[6], cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder, cmv_controller, 1
instance = comp, \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]\, inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7], cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_readdata[6]~7\, inst7|jtag_uart|av_readdata[6]~7, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[6]~78\, inst7|rsp_xbar_mux_001|src_data[6]~78, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~16\, inst7|cmd_xbar_mux_001|src_payload~16, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[6]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[6], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[6]~15\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[6]~15, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~14\, inst7|cmd_xbar_mux_001|src_payload~14, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[7]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[7], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[7]~13\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[7]~13, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[11]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[11]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[11]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[11], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~22\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~22, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[8]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[8], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~15\, inst7|cmd_xbar_mux_001|src_payload~15, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[8]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[8], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[8]~14\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[8]~14, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~13\, inst7|cmd_xbar_mux_001|src_payload~13, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[9]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[9], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[12]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[12]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[12]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[12], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~20\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~20, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[9]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[9], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[9]~12\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[9]~12, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~6\, inst7|cmd_xbar_mux_001|src_payload~6, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[11]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[11], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[11]~5\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[11]~5, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~17\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~17, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[12]~5\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[12]~5, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~82\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~82, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.010\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.010, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[15]~9\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[15]~9, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~71\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~71, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[15]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[15], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[15]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[15]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[15]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[15], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[12]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[12], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[12]~7\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[12]~7, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[13]\, inst7|cpu|d_writedata[13], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~7\, inst7|cmd_xbar_mux_001|src_payload~7, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[13]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[13], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[13]~6\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[13]~6, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[14]\, inst7|cpu|d_writedata[14], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~10\, inst7|cmd_xbar_mux_001|src_payload~10, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[14]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[14], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~18\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~18, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[14]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[14], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[14]~9\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[14]~9, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~12\, inst7|cmd_xbar_mux_001|src_payload~12, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[15]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[15], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[15]~11\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[15]~11, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[33]\, inst7|cmd_xbar_mux_001|src_data[33], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|byteenable[1]\, inst7|cpu|the_nios_CPU_nios2_oci|byteenable[1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[1]~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[1]~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~31\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~31, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[12]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[12], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~80\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~80, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~16\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~16, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[13]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[13], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~25\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~25, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[13]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[13], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~68\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~68, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~69\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~69, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[14]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[14], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~81\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~81, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[13]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[13], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[13]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[13]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[13]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[13], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~24\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~24, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[10]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[10], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~17\, inst7|cmd_xbar_mux_001|src_payload~17, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[10]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[10], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[10]~16\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[10]~16, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~22\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~22, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[6]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[6], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[6]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[6], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[6]~80\, inst7|rsp_xbar_mux_001|src_data[6]~80, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[6]~81\, inst7|rsp_xbar_mux_001|src_data[6]~81, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data_nxt[6]~6\, inst7|cpu|av_ld_byte0_data_nxt[6]~6, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data[6]\, inst7|cpu|av_ld_byte0_data[6], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[6]~17\, inst7|cpu|W_rf_wr_data[6]~17, cmv_controller, 1
instance = comp, \inst7|cpu|E_st_data[23]~2\, inst7|cpu|E_st_data[23]~2, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[23]\, inst7|cpu|d_writedata[23], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~19\, inst7|cmd_xbar_mux_001|src_payload~19, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[23]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[23], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[23]~18\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[23]~18, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~17\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~17, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[16]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[16], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[16]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[16], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~10\, inst7|cmd_xbar_mux|src_payload~10, cmv_controller, 1
instance = comp, \inst7|cpu|E_st_data[19]~5\, inst7|cpu|E_st_data[19]~5, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[19]\, inst7|cpu|d_writedata[19], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~22\, inst7|cmd_xbar_mux|src_payload~22, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~17\, inst7|cmd_xbar_mux|src_payload~17, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~18\, inst7|cmd_xbar_mux|src_payload~18, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux|src_payload~6\, inst7|rsp_xbar_mux|src_payload~6, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[16]~14\, inst7|cpu|F_iw[16]~14, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[16]\, inst7|cpu|D_iw[16], cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_force_src2_zero~0\, inst7|cpu|D_ctrl_force_src2_zero~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_force_src2_zero~1\, inst7|cpu|D_ctrl_force_src2_zero~1, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_force_src2_zero~2\, inst7|cpu|D_ctrl_force_src2_zero~2, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_force_src2_zero~4\, inst7|cpu|D_ctrl_force_src2_zero~4, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_force_src2_zero\, inst7|cpu|R_ctrl_force_src2_zero, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_hi~0\, inst7|cpu|R_src2_hi~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[17]\, inst7|cpu|E_src2[17], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[17]~11\, inst7|cpu|E_logic_result[17]~11, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[17]~9\, inst7|cpu|W_alu_result[17]~9, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[17]\, inst7|cpu|W_alu_result[17], cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[17]\, inst7|width_adapter|address_reg[17], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[35]~10\, inst7|width_adapter|out_data[35]~10, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[34]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[34], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[34]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[34]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[34]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[34], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[34]~11\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[34]~11, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[16]\, inst7|sdram_controller|active_addr[16], cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending~6\, inst7|sdram_controller|pending~6, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[15]~11\, inst7|cpu|W_alu_result[15]~11, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[15]\, inst7|cpu|W_alu_result[15], cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[15]\, inst7|width_adapter|address_reg[15], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[33]~8\, inst7|width_adapter|out_data[33]~8, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[32]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[32], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[32]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[32]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[32]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[32], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[32]~9\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[32]~9, cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[34]~7\, inst7|width_adapter|out_data[34]~7, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[33]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[33], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[33]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[33], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[33]~8\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[33]~8, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[15]\, inst7|sdram_controller|active_addr[15], cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[14]\, inst7|sdram_controller|active_addr[14], cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending~5\, inst7|sdram_controller|pending~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending~10\, inst7|sdram_controller|pending~10, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_cs_n~0\, inst7|sdram_controller|active_cs_n~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_cs_n~1\, inst7|sdram_controller|active_cs_n~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_cs_n\, inst7|sdram_controller|active_cs_n, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[21]~5\, inst7|cpu|W_alu_result[21]~5, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[21]\, inst7|cpu|W_alu_result[21], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[39]~13\, inst7|width_adapter|out_data[39]~13, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[38]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[38]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[38]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[38], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[38]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[38], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[38]~14\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[38]~14, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[20]\, inst7|sdram_controller|active_addr[20], cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending~8\, inst7|sdram_controller|pending~8, cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending\, inst7|sdram_controller|pending, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector27~3\, inst7|sdram_controller|Selector27~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector27~4\, inst7|sdram_controller|Selector27~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector27~6\, inst7|sdram_controller|Selector27~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_state.000010000\, inst7|sdram_controller|m_state.000010000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|WideOr9~0\, inst7|sdram_controller|WideOr9~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector32~0\, inst7|sdram_controller|Selector32~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector32~1\, inst7|sdram_controller|Selector32~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_state.100000000\, inst7|sdram_controller|m_state.100000000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector33~2\, inst7|sdram_controller|Selector33~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector34~0\, inst7|sdram_controller|Selector34~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_next.000001000\, inst7|sdram_controller|m_next.000001000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector27~2\, inst7|sdram_controller|Selector27~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_state.000001000\, inst7|sdram_controller|m_state.000001000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector26~1\, inst7|sdram_controller|Selector26~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector26~0\, inst7|sdram_controller|Selector26~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector26~2\, inst7|sdram_controller|Selector26~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_state.000000100\, inst7|sdram_controller|m_state.000000100, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector30~0\, inst7|sdram_controller|Selector30~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector30~1\, inst7|sdram_controller|Selector30~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_state.001000000\, inst7|sdram_controller|m_state.001000000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector33~0\, inst7|sdram_controller|Selector33~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector36~0\, inst7|sdram_controller|Selector36~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector36~1\, inst7|sdram_controller|Selector36~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_next.010000000\, inst7|sdram_controller|m_next.010000000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector31~1\, inst7|sdram_controller|Selector31~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_state.010000000\, inst7|sdram_controller|m_state.010000000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|WideOr8~0\, inst7|sdram_controller|WideOr8~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector20~0\, inst7|sdram_controller|Selector20~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_cmd[2]~_Duplicate_1\, inst7|sdram_controller|m_cmd[2]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|always5~2\, inst7|sdram_controller|always5~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|WideOr6~0\, inst7|sdram_controller|WideOr6~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector3~0\, inst7|sdram_controller|Selector3~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_cmd[0]\, inst7|sdram_controller|i_cmd[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector22~0\, inst7|sdram_controller|Selector22~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector22~1\, inst7|sdram_controller|Selector22~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_cmd[0]~_Duplicate_1\, inst7|sdram_controller|m_cmd[0]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector8~0\, inst7|sdram_controller|Selector8~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_state.001\, inst7|sdram_controller|i_state.001, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector2~0\, inst7|sdram_controller|Selector2~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_cmd[1]\, inst7|sdram_controller|i_cmd[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector21~0\, inst7|sdram_controller|Selector21~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector21~1\, inst7|sdram_controller|Selector21~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_cmd[1]~_Duplicate_1\, inst7|sdram_controller|m_cmd[1]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Equal4~0\, inst7|sdram_controller|Equal4~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|rd_valid[0]\, inst7|sdram_controller|rd_valid[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|rd_valid[1]~feeder\, inst7|sdram_controller|rd_valid[1]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|rd_valid[1]\, inst7|sdram_controller|rd_valid[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|rd_valid[2]\, inst7|sdram_controller|rd_valid[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller|za_valid\, inst7|sdram_controller|za_valid, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|out_valid~0\, inst7|width_adapter_001|out_valid~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~9\, inst7|width_adapter_001|data_reg~9, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[4]\, inst7|width_adapter_001|data_reg[4], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[4]~51\, inst7|rsp_xbar_mux_001|src_data[4]~51, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_wr_strobe~0\, inst7|uart|the_nios_uart_regs|control_wr_strobe~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[4]\, inst7|uart|the_nios_uart_regs|control_reg[4], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[4]~feeder\, inst7|uart|the_nios_uart_regs|tx_data[4]~feeder, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|tx_data[4]\, inst7|uart|the_nios_uart_regs|tx_data[4], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_data[4]\, inst7|uart|the_nios_uart_rx|rx_data[4], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[4]~15\, inst7|uart|the_nios_uart_regs|selected_read_data[4]~15, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[4]~17\, inst7|uart|the_nios_uart_regs|selected_read_data[4]~17, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|readdata[4]\, inst7|uart|the_nios_uart_regs|readdata[4], cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|av_readdata_pre[4]\, inst7|uart_s1_translator|av_readdata_pre[4], cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[0]~feeder\, inst7|spi|tx_holding_reg[0]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[0]\, inst7|spi|tx_holding_reg[0], cmv_controller, 1
instance = comp, \inst7|spi|MISO_reg~0\, inst7|spi|MISO_reg~0, cmv_controller, 1
instance = comp, \inst7|spi|MISO_reg\, inst7|spi|MISO_reg, cmv_controller, 1
instance = comp, \inst7|spi|shift_reg~9\, inst7|spi|shift_reg~9, cmv_controller, 1
instance = comp, \inst7|spi|shift_reg[0]\, inst7|spi|shift_reg[0], cmv_controller, 1
instance = comp, \inst7|spi|shift_reg~8\, inst7|spi|shift_reg~8, cmv_controller, 1
instance = comp, \inst7|spi|shift_reg[1]\, inst7|spi|shift_reg[1], cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[2]~feeder\, inst7|spi|tx_holding_reg[2]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[2]\, inst7|spi|tx_holding_reg[2], cmv_controller, 1
instance = comp, \inst7|spi|shift_reg~7\, inst7|spi|shift_reg~7, cmv_controller, 1
instance = comp, \inst7|spi|shift_reg[2]\, inst7|spi|shift_reg[2], cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[3]~feeder\, inst7|spi|tx_holding_reg[3]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[3]\, inst7|spi|tx_holding_reg[3], cmv_controller, 1
instance = comp, \inst7|spi|shift_reg~6\, inst7|spi|shift_reg~6, cmv_controller, 1
instance = comp, \inst7|spi|shift_reg[3]\, inst7|spi|shift_reg[3], cmv_controller, 1
instance = comp, \inst7|spi|shift_reg~5\, inst7|spi|shift_reg~5, cmv_controller, 1
instance = comp, \inst7|spi|shift_reg[4]\, inst7|spi|shift_reg[4], cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[4]~feeder\, inst7|spi|rx_holding_reg[4]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[4]\, inst7|spi|rx_holding_reg[4], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[4]~20\, inst7|spi|p1_data_to_cpu[4]~20, cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[4]\, inst7|spi|data_to_cpu[4], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[4]~feeder\, inst7|spi_spi_control_port_translator|av_readdata_pre[4]~feeder, cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[4]\, inst7|spi_spi_control_port_translator|av_readdata_pre[4], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[4]~52\, inst7|rsp_xbar_mux_001|src_data[4]~52, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~0\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~0, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~2\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~2, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~3\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~3, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[0]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[0], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[95]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[95], cmv_controller, 1
instance = comp, \inst7|data_ch9|read_mux_out[4]\, inst7|data_ch9|read_mux_out[4], cmv_controller, 1
instance = comp, \inst7|data_ch9|readdata[4]\, inst7|data_ch9|readdata[4], cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|av_readdata_pre[4]\, inst7|data_ch9_s1_translator|av_readdata_pre[4], cmv_controller, 1
instance = comp, \inst7|data_ch1|read_mux_out[4]\, inst7|data_ch1|read_mux_out[4], cmv_controller, 1
instance = comp, \inst7|data_ch1|readdata[4]\, inst7|data_ch1|readdata[4], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[4]~feeder\, inst7|data_ch1_s1_translator|av_readdata_pre[4]~feeder, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[4]\, inst7|data_ch1_s1_translator|av_readdata_pre[4], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[4]~54\, inst7|rsp_xbar_mux_001|src_data[4]~54, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~2\, inst7|cmd_xbar_mux|src_payload~2, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~1\, inst7|cmd_xbar_mux|src_payload~1, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~0\, inst7|cmd_xbar_mux|src_payload~0, cmv_controller, 1
instance = comp, \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0\, inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[4]~55\, inst7|rsp_xbar_mux_001|src_data[4]~55, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[4]~56\, inst7|rsp_xbar_mux_001|src_data[4]~56, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data_nxt[4]~5\, inst7|cpu|av_ld_byte0_data_nxt[4]~5, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data[4]\, inst7|cpu|av_ld_byte0_data[4], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[4]~12\, inst7|cpu|W_rf_wr_data[4]~12, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[6]\, inst7|cpu|d_writedata[6], cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[6]\, inst7|spi|tx_holding_reg[6], cmv_controller, 1
instance = comp, \inst7|spi|tx_holding_reg[5]\, inst7|spi|tx_holding_reg[5], cmv_controller, 1
instance = comp, \inst7|spi|shift_reg~4\, inst7|spi|shift_reg~4, cmv_controller, 1
instance = comp, \inst7|spi|shift_reg[5]\, inst7|spi|shift_reg[5], cmv_controller, 1
instance = comp, \inst7|spi|shift_reg~3\, inst7|spi|shift_reg~3, cmv_controller, 1
instance = comp, \inst7|spi|shift_reg[6]\, inst7|spi|shift_reg[6], cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[6]\, inst7|spi|rx_holding_reg[6], cmv_controller, 1
instance = comp, \inst7|spi|EOP~3\, inst7|spi|EOP~3, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[5]\, inst7|spi|endofpacketvalue_reg[5], cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[4]\, inst7|spi|endofpacketvalue_reg[4], cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[5]\, inst7|spi|rx_holding_reg[5], cmv_controller, 1
instance = comp, \inst7|spi|EOP~2\, inst7|spi|EOP~2, cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[1]~feeder\, inst7|spi|rx_holding_reg[1]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[1]\, inst7|spi|rx_holding_reg[1], cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[0]\, inst7|spi|endofpacketvalue_reg[0], cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[0]~feeder\, inst7|spi|rx_holding_reg[0]~feeder, cmv_controller, 1
instance = comp, \inst7|spi|rx_holding_reg[0]\, inst7|spi|rx_holding_reg[0], cmv_controller, 1
instance = comp, \inst7|spi|EOP~0\, inst7|spi|EOP~0, cmv_controller, 1
instance = comp, \inst7|spi|EOP~4\, inst7|spi|EOP~4, cmv_controller, 1
instance = comp, \inst7|spi|EOP~5\, inst7|spi|EOP~5, cmv_controller, 1
instance = comp, \inst7|spi|EOP~7\, inst7|spi|EOP~7, cmv_controller, 1
instance = comp, \inst7|spi|endofpacketvalue_reg[3]\, inst7|spi|endofpacketvalue_reg[3], cmv_controller, 1
instance = comp, \inst7|spi|EOP~6\, inst7|spi|EOP~6, cmv_controller, 1
instance = comp, \inst7|spi|EOP~9\, inst7|spi|EOP~9, cmv_controller, 1
instance = comp, \inst7|spi|EOP~10\, inst7|spi|EOP~10, cmv_controller, 1
instance = comp, \inst7|spi|EOP~14\, inst7|spi|EOP~14, cmv_controller, 1
instance = comp, \inst7|spi|EOP\, inst7|spi|EOP, cmv_controller, 1
instance = comp, \inst7|spi|iEOP_reg\, inst7|spi|iEOP_reg, cmv_controller, 1
instance = comp, \inst7|spi|iRRDY_reg\, inst7|spi|iRRDY_reg, cmv_controller, 1
instance = comp, \inst7|spi|irq_reg~1\, inst7|spi|irq_reg~1, cmv_controller, 1
instance = comp, \inst7|spi|irq_reg~3\, inst7|spi|irq_reg~3, cmv_controller, 1
instance = comp, \inst7|spi|irq_reg\, inst7|spi|irq_reg, cmv_controller, 1
instance = comp, \inst7|cpu|W_ienable_reg_nxt~0\, inst7|cpu|W_ienable_reg_nxt~0, cmv_controller, 1
instance = comp, \inst7|cpu|W_ienable_reg[3]\, inst7|cpu|W_ienable_reg[3], cmv_controller, 1
instance = comp, \inst7|cpu|W_ipending_reg_nxt[3]~0\, inst7|cpu|W_ipending_reg_nxt[3]~0, cmv_controller, 1
instance = comp, \inst7|cpu|W_ipending_reg[3]\, inst7|cpu|W_ipending_reg[3], cmv_controller, 1
instance = comp, \inst7|cpu|E_control_rd_data[2]~0\, inst7|cpu|E_control_rd_data[2]~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_control_rd_data[3]~6\, inst7|cpu|E_control_rd_data[3]~6, cmv_controller, 1
instance = comp, \inst7|cpu|W_control_rd_data[3]\, inst7|cpu|W_control_rd_data[3], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[3]~10\, inst7|cpu|W_rf_wr_data[3]~10, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51feeder\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3], cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg~8\, inst7|width_adapter_001|data_reg~8, cmv_controller, 1
instance = comp, \inst7|width_adapter_001|data_reg[3]\, inst7|width_adapter_001|data_reg[3], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[3]~45\, inst7|rsp_xbar_mux_001|src_data[3]~45, cmv_controller, 1
instance = comp, \inst7|data_ch9|read_mux_out[3]\, inst7|data_ch9|read_mux_out[3], cmv_controller, 1
instance = comp, \inst7|data_ch9|readdata[3]\, inst7|data_ch9|readdata[3], cmv_controller, 1
instance = comp, \inst7|data_ch9_s1_translator|av_readdata_pre[3]\, inst7|data_ch9_s1_translator|av_readdata_pre[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]\, inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3], cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder, cmv_controller, 1
instance = comp, \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[16]\, inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[16], cmv_controller, 1
instance = comp, \inst7|data_ch1|read_mux_out[3]\, inst7|data_ch1|read_mux_out[3], cmv_controller, 1
instance = comp, \inst7|data_ch1|readdata[3]\, inst7|data_ch1|readdata[3], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[3]~feeder\, inst7|data_ch1_s1_translator|av_readdata_pre[3]~feeder, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_readdata_pre[3]\, inst7|data_ch1_s1_translator|av_readdata_pre[3], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[3]~48\, inst7|rsp_xbar_mux_001|src_data[3]~48, cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_readdata[3]~5\, inst7|jtag_uart|av_readdata[3]~5, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\, inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], cmv_controller, 1
instance = comp, \inst7|data_ctr|read_mux_out[3]\, inst7|data_ctr|read_mux_out[3], cmv_controller, 1
instance = comp, \inst7|data_ctr|readdata[3]\, inst7|data_ctr|readdata[3], cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|av_readdata_pre[3]\, inst7|data_ctr_s1_translator|av_readdata_pre[3], cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal5~0\, inst7|addr_router_001|Equal5~0, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal5~1\, inst7|addr_router_001|Equal5~1, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\, inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal7~0\, inst7|addr_router_001|Equal7~0, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0\, inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|wait_latency_counter~7\, inst7|data_ctr_s1_translator|wait_latency_counter~7, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|wait_latency_counter[1]\, inst7|data_ctr_s1_translator|wait_latency_counter[1], cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|wait_latency_counter[0]~4\, inst7|data_ctr_s1_translator|wait_latency_counter[0]~4, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|read_latency_shift_reg~4\, inst7|data_ctr_s1_translator|read_latency_shift_reg~4, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|read_latency_shift_reg[0]\, inst7|data_ctr_s1_translator|read_latency_shift_reg[0], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[3]~47\, inst7|rsp_xbar_mux_001|src_data[3]~47, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[3]~49\, inst7|rsp_xbar_mux_001|src_data[3]~49, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[3]~50\, inst7|rsp_xbar_mux_001|src_data[3]~50, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data_nxt[3]~4\, inst7|cpu|av_ld_byte0_data_nxt[3]~4, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data[3]\, inst7|cpu|av_ld_byte0_data[3], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[3]~11\, inst7|cpu|W_rf_wr_data[3]~11, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[28]~6\, inst7|cpu|d_writedata[28]~6, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[28]\, inst7|cpu|d_writedata[28], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~28\, inst7|cmd_xbar_mux|src_payload~28, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[28]~45\, inst7|cpu|F_iw[28]~45, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[28]~46\, inst7|cpu|F_iw[28]~46, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[28]\, inst7|cpu|D_iw[28], cmv_controller, 1
instance = comp, \inst7|cpu|R_src1[30]~26\, inst7|cpu|R_src1[30]~26, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[30]\, inst7|cpu|E_src1[30], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[30]\, inst7|cpu|E_shift_rot_result[30], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[31]~26\, inst7|cpu|E_shift_rot_result_nxt[31]~26, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[31]\, inst7|cpu|E_shift_rot_result[31], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_fill_bit~0\, inst7|cpu|E_shift_rot_fill_bit~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[0]~24\, inst7|cpu|E_shift_rot_result_nxt[0]~24, cmv_controller, 1
instance = comp, \inst7|cpu|R_src1[0]~23\, inst7|cpu|R_src1[0]~23, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[0]\, inst7|cpu|E_src1[0], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[0]\, inst7|cpu|E_shift_rot_result[0], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[1]~22\, inst7|cpu|E_shift_rot_result_nxt[1]~22, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[1]\, inst7|cpu|E_shift_rot_result[1], cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[2]~1\, inst7|cpu|E_shift_rot_result_nxt[2]~1, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[2]\, inst7|cpu|E_shift_rot_result[2], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[2]\, inst7|cpu|W_alu_result[2], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[1]\, inst7|uart|the_nios_uart_regs|control_reg[1], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[7]\, inst7|uart|the_nios_uart_regs|control_reg[7], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|WideOr0~0\, inst7|uart|the_nios_uart_rx|WideOr0~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|WideOr0~1\, inst7|uart|the_nios_uart_rx|WideOr0~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|WideOr0~2\, inst7|uart|the_nios_uart_rx|WideOr0~2, cmv_controller, 1
instance = comp, \inst7|spi|Equal0~4\, inst7|spi|Equal0~4, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|status_wr_strobe~0\, inst7|uart|the_nios_uart_regs|status_wr_strobe~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|framing_error~1\, inst7|uart|the_nios_uart_rx|framing_error~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|framing_error\, inst7|uart|the_nios_uart_rx|framing_error, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|qualified_irq~3\, inst7|uart|the_nios_uart_regs|qualified_irq~3, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|tx_overrun~0\, inst7|uart|the_nios_uart_tx|tx_overrun~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|tx_overrun~1\, inst7|uart|the_nios_uart_tx|tx_overrun~1, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|tx_overrun\, inst7|uart|the_nios_uart_tx|tx_overrun, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[5]\, inst7|uart|the_nios_uart_regs|control_reg[5], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|qualified_irq~0\, inst7|uart|the_nios_uart_regs|qualified_irq~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[8]\, inst7|uart|the_nios_uart_regs|control_reg[8], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_overrun~0\, inst7|uart|the_nios_uart_rx|rx_overrun~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_overrun\, inst7|uart|the_nios_uart_rx|rx_overrun, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|break_detect~0\, inst7|uart|the_nios_uart_rx|break_detect~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|break_detect\, inst7|uart|the_nios_uart_rx|break_detect, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|status_reg[8]~0\, inst7|uart|the_nios_uart_regs|status_reg[8]~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|qualified_irq~2\, inst7|uart|the_nios_uart_regs|qualified_irq~2, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|qualified_irq\, inst7|uart|the_nios_uart_regs|qualified_irq, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|irq\, inst7|uart|the_nios_uart_regs|irq, cmv_controller, 1
instance = comp, \inst7|cpu|W_ienable_reg[2]~feeder\, inst7|cpu|W_ienable_reg[2]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|W_ienable_reg[2]\, inst7|cpu|W_ienable_reg[2], cmv_controller, 1
instance = comp, \inst7|cpu|W_ipending_reg_nxt[2]~1\, inst7|cpu|W_ipending_reg_nxt[2]~1, cmv_controller, 1
instance = comp, \inst7|cpu|W_ipending_reg[2]\, inst7|cpu|W_ipending_reg[2], cmv_controller, 1
instance = comp, \inst7|cpu|E_control_rd_data[2]~1\, inst7|cpu|E_control_rd_data[2]~1, cmv_controller, 1
instance = comp, \inst7|cpu|W_control_rd_data[2]\, inst7|cpu|W_control_rd_data[2], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[2]~0\, inst7|cpu|W_rf_wr_data[2]~0, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[2]~1\, inst7|cpu|W_rf_wr_data[2]~1, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[24]~0\, inst7|cpu|d_writedata[24]~0, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[24]~feeder\, inst7|cpu|d_writedata[24]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[24]\, inst7|cpu|d_writedata[24], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~19\, inst7|cmd_xbar_mux|src_payload~19, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[27]~41\, inst7|cpu|F_iw[27]~41, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[27]~42\, inst7|cpu|F_iw[27]~42, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[27]\, inst7|cpu|D_iw[27], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[8]~18\, inst7|cpu|E_src1[8]~18, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[8]\, inst7|cpu|E_src1[8], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[8]~18\, inst7|cpu|E_logic_result[8]~18, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[8]~18\, inst7|cpu|W_alu_result[8]~18, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[8]\, inst7|cpu|W_alu_result[8], cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal2~2\, inst7|addr_router_001|Equal2~2, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal4~1\, inst7|addr_router_001|Equal4~1, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator|wait_latency_counter[0]~0\, inst7|data_clk_s1_translator|wait_latency_counter[0]~0, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator|wait_latency_counter[0]~1\, inst7|data_clk_s1_translator|wait_latency_counter[0]~1, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator|wait_latency_counter~2\, inst7|data_clk_s1_translator|wait_latency_counter~2, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator|wait_latency_counter[1]\, inst7|data_clk_s1_translator|wait_latency_counter[1], cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator|wait_latency_counter~3\, inst7|data_clk_s1_translator|wait_latency_counter~3, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator|wait_latency_counter[0]\, inst7|data_clk_s1_translator|wait_latency_counter[0], cmv_controller, 1
instance = comp, \inst7|data_clk|always1~0\, inst7|data_clk|always1~0, cmv_controller, 1
instance = comp, \inst7|data_clk|edge_capture~1\, inst7|data_clk|edge_capture~1, cmv_controller, 1
instance = comp, \inst7|data_clk|edge_capture\, inst7|data_clk|edge_capture, cmv_controller, 1
instance = comp, \inst7|cpu|W_ienable_reg[1]~feeder\, inst7|cpu|W_ienable_reg[1]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|W_ienable_reg[1]\, inst7|cpu|W_ienable_reg[1], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~4\, inst7|cmd_xbar_mux_001|src_payload~4, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[1]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[1]~2\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[1]~2, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~0\, inst7|cmd_xbar_mux_001|src_payload~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|debugaccess\, inst7|cpu|the_nios_CPU_nios2_oci|debugaccess, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ram_wr~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ram_wr~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[1]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[1], cmv_controller, 1
instance = comp, \inst7|cpu|W_ipending_reg_nxt[1]~2\, inst7|cpu|W_ipending_reg_nxt[1]~2, cmv_controller, 1
instance = comp, \inst7|cpu|W_ipending_reg[1]\, inst7|cpu|W_ipending_reg[1], cmv_controller, 1
instance = comp, \inst7|cpu|E_control_rd_data[1]~2\, inst7|cpu|E_control_rd_data[1]~2, cmv_controller, 1
instance = comp, \inst7|cpu|W_control_rd_data[1]\, inst7|cpu|W_control_rd_data[1], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[1]~3\, inst7|cpu|W_rf_wr_data[1]~3, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[1]~4\, inst7|cpu|W_rf_wr_data[1]~4, cmv_controller, 1
instance = comp, \inst7|cpu|E_st_data[21]~3\, inst7|cpu|E_st_data[21]~3, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[21]\, inst7|cpu|d_writedata[21], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~27\, inst7|cmd_xbar_mux_001|src_payload~27, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[21]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[21], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[21]~26\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[21]~26, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~25\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~25, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[23]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[23], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[23]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[23], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[23]~28\, inst7|cpu|F_iw[23]~28, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[23]~29\, inst7|cpu|F_iw[23]~29, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[23]\, inst7|cpu|D_iw[23], cmv_controller, 1
instance = comp, \inst7|cpu|E_st_data[20]~4\, inst7|cpu|E_st_data[20]~4, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[20]\, inst7|cpu|d_writedata[20], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~28\, inst7|cmd_xbar_mux_001|src_payload~28, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[20]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[20], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[20]~27\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[20]~27, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~13\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~13, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[19]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[19], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[19]~22\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[19]~22, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[18]~3\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[18]~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~9\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~9, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[18]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[18], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~39\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~39, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~40\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~40, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[19]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[19], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[19]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[19]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[19]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[19], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~5\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~5, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[19]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[19], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~30\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~30, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~31\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~31, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[20]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[20], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[20]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[20], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~4\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~4, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[20]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[20], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~26\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~26, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~28\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~28, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[21]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[21], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[21]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[21], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[18]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[18], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~25\, inst7|cmd_xbar_mux_001|src_payload~25, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[18]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[18], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[18]~24\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[18]~24, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~28\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~28, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[26]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[26], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[26]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[26], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[26]~34\, inst7|cpu|F_iw[26]~34, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[26]~35\, inst7|cpu|F_iw[26]~35, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[26]\, inst7|cpu|D_iw[26], cmv_controller, 1
instance = comp, \inst7|cpu|D_dst_regnum[4]~6\, inst7|cpu|D_dst_regnum[4]~6, cmv_controller, 1
instance = comp, \inst7|cpu|R_dst_regnum[4]\, inst7|cpu|R_dst_regnum[4], cmv_controller, 1
instance = comp, \inst7|cpu|E_st_data[17]~7\, inst7|cpu|E_st_data[17]~7, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[17]\, inst7|cpu|d_writedata[17], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~24\, inst7|cmd_xbar_mux_001|src_payload~24, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[17]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[17], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~29\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~29, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[17]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[17], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[17]~23\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[17]~23, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~34\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~34, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[20]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[20], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[20]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[20], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[20]~44\, inst7|cpu|F_iw[20]~44, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[20]\, inst7|cpu|D_iw[20], cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_b_is_dst~1\, inst7|cpu|D_ctrl_b_is_dst~1, cmv_controller, 1
instance = comp, \inst7|cpu|D_dst_regnum[3]~4\, inst7|cpu|D_dst_regnum[3]~4, cmv_controller, 1
instance = comp, \inst7|cpu|R_dst_regnum[3]\, inst7|cpu|R_dst_regnum[3], cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[5]\, inst7|cpu|d_writedata[5], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~9\, inst7|cmd_xbar_mux_001|src_payload~9, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[5]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[5], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[5]~8\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[5]~8, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[4]~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[4]~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~30\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~30, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[8]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[8], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~78\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~78, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~79\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~79, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[9]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[9], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[9]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[9]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[9]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[9], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~23\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~23, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[6]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[6], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[6]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[6]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[6]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[6], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~21\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~21, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[6]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[6], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux30~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux30~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[7]~8\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[7]~8, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[7]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[7], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[7]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[7]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[7]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[7], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[4]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[4], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~5\, inst7|cmd_xbar_mux_001|src_payload~5, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[4]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[4], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[4]~2\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[4]~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[3]~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[3]~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[3]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[3], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[3]~3\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[3]~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[11]~6\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[11]~6, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[14]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[14], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[11]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[11], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~27\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~27, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[11]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[11], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~72\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~72, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~73\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~73, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[12]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[12], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~29\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~29, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[10]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[10], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~76\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~76, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~77\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~77, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[11]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[11], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~28\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~28, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[9]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[9], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~74\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~74, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~75\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~75, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[10]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[10], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[10]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[10]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[10]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[10], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~21\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~21, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[7]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[7], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~23\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~23, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[7]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[7], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~64\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~64, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~65\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~65, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[8]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[8], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[5]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[5], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~45\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~45, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~46\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~46, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[6]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[6], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~34\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~34, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[5]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[5], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~19\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~19, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[4]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[4], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[4]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[4]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[4]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[4], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~10\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~10, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[1]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[1]~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[1]~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~20\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~20, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[7]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[7], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[7]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[7], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[7]~19\, inst7|cpu|F_iw[7]~19, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[7]\, inst7|cpu|D_iw[7], cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[1]~3\, inst7|cpu|R_src2_lo[1]~3, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[1]\, inst7|cpu|E_src2[1], cmv_controller, 1
instance = comp, \inst7|cpu|E_arith_result[1]~7\, inst7|cpu|E_arith_result[1]~7, cmv_controller, 1
instance = comp, \inst7|cpu|E_mem_byte_en[2]~5\, inst7|cpu|E_mem_byte_en[2]~5, cmv_controller, 1
instance = comp, \inst7|cpu|d_byteenable[2]\, inst7|cpu|d_byteenable[2], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[34]\, inst7|cmd_xbar_mux_001|src_data[34], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|byteenable[2]\, inst7|cpu|the_nios_CPU_nios2_oci|byteenable[2], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[2]~2\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[2]~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~26\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~26, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[24]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[24], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[24]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[24], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[24]~31\, inst7|cpu|F_iw[24]~31, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[24]\, inst7|cpu|D_iw[24], cmv_controller, 1
instance = comp, \inst7|cpu|D_dst_regnum[2]~5\, inst7|cpu|D_dst_regnum[2]~5, cmv_controller, 1
instance = comp, \inst7|cpu|R_dst_regnum[2]\, inst7|cpu|R_dst_regnum[2], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[3]~1\, inst7|cpu|E_src1[3]~1, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[3]\, inst7|cpu|E_src1[3], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[3]~0\, inst7|cpu|E_logic_result[3]~0, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[3]~1\, inst7|cpu|W_alu_result[3]~1, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result_nxt[3]~0\, inst7|cpu|E_shift_rot_result_nxt[3]~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_shift_rot_result[3]\, inst7|cpu|E_shift_rot_result[3], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[3]\, inst7|cpu|W_alu_result[3], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[39]\, inst7|cmd_xbar_mux|src_data[39], cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[12]\, inst7|cpu|d_writedata[12], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~7\, inst7|cmd_xbar_mux|src_payload~7, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~6\, inst7|cmd_xbar_mux|src_payload~6, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~9\, inst7|cmd_xbar_mux|src_payload~9, cmv_controller, 1
instance = comp, \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11\, inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux|src_payload~4\, inst7|rsp_xbar_mux|src_payload~4, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~13\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~13, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[13]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[13], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[13]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[13], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[13]~8\, inst7|cpu|F_iw[13]~8, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[13]\, inst7|cpu|D_iw[13], cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_implicit_dst_eretaddr~0\, inst7|cpu|D_ctrl_implicit_dst_eretaddr~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_implicit_dst_eretaddr~1\, inst7|cpu|D_ctrl_implicit_dst_eretaddr~1, cmv_controller, 1
instance = comp, \inst7|cpu|D_dst_regnum[1]~1\, inst7|cpu|D_dst_regnum[1]~1, cmv_controller, 1
instance = comp, \inst7|cpu|R_dst_regnum[1]\, inst7|cpu|R_dst_regnum[1], cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[2]\, inst7|cpu|d_writedata[2], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~4\, inst7|cmd_xbar_mux|src_payload~4, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[6]~22\, inst7|cpu|F_iw[6]~22, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[6]~23\, inst7|cpu|F_iw[6]~23, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[6]\, inst7|cpu|D_iw[6], cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[0]~4\, inst7|cpu|R_src2_lo[0]~4, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[0]\, inst7|cpu|E_src2[0], cmv_controller, 1
instance = comp, \inst7|cpu|E_arith_result[0]~6\, inst7|cpu|E_arith_result[0]~6, cmv_controller, 1
instance = comp, \inst7|cpu|E_mem_byte_en[0]~7\, inst7|cpu|E_mem_byte_en[0]~7, cmv_controller, 1
instance = comp, \inst7|cpu|d_byteenable[0]\, inst7|cpu|d_byteenable[0], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[32]\, inst7|cmd_xbar_mux_001|src_data[32], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|byteenable[0]\, inst7|cpu|the_nios_CPU_nios2_oci|byteenable[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[0]~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[0]~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~14\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~14, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[12]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[12], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[12]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[12], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[12]~9\, inst7|cpu|F_iw[12]~9, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[12]~10\, inst7|cpu|F_iw[12]~10, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[12]\, inst7|cpu|D_iw[12], cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[6]~13\, inst7|cpu|R_src2_lo[6]~13, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[6]\, inst7|cpu|E_src2[6], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[6]~20\, inst7|cpu|E_logic_result[6]~20, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[6]~20\, inst7|cpu|W_alu_result[6]~20, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[6]\, inst7|cpu|W_alu_result[6], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0\, inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|wait_latency_counter~2\, inst7|uart_s1_translator|wait_latency_counter~2, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|wait_latency_counter~4\, inst7|uart_s1_translator|wait_latency_counter~4, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|wait_latency_counter[1]\, inst7|uart_s1_translator|wait_latency_counter[1], cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|wait_latency_counter~3\, inst7|uart_s1_translator|wait_latency_counter~3, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|wait_latency_counter[0]\, inst7|uart_s1_translator|wait_latency_counter[0], cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|uav_waitrequest~0\, inst7|uart_s1_translator|uav_waitrequest~0, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|read_latency_shift_reg~2\, inst7|uart_s1_translator|read_latency_shift_reg~2, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|read_latency_shift_reg[0]\, inst7|uart_s1_translator|read_latency_shift_reg[0], cmv_controller, 1
instance = comp, \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], cmv_controller, 1
instance = comp, \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\, inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62], cmv_controller, 1
instance = comp, \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\, inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1, cmv_controller, 1
instance = comp, \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\, inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_getting_data~4\, inst7|cpu|av_ld_getting_data~4, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62], cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, cmv_controller, 1
instance = comp, \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\, inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_getting_data~3\, inst7|cpu|av_ld_getting_data~3, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_getting_data~5\, inst7|cpu|av_ld_getting_data~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44], cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]\, inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|WideOr1~1\, inst7|rsp_xbar_mux_001|WideOr1~1, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|WideOr1~2\, inst7|rsp_xbar_mux_001|WideOr1~2, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_getting_data~6\, inst7|cpu|av_ld_getting_data~6, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_aligning_data_nxt~2\, inst7|cpu|av_ld_aligning_data_nxt~2, cmv_controller, 1
instance = comp, \inst7|cpu|E_ld_stall~2\, inst7|cpu|E_ld_stall~2, cmv_controller, 1
instance = comp, \inst7|cpu|E_valid~0\, inst7|cpu|E_valid~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_valid~1\, inst7|cpu|E_valid~1, cmv_controller, 1
instance = comp, \inst7|cpu|E_valid\, inst7|cpu|E_valid, cmv_controller, 1
instance = comp, \inst7|cpu|R_src1~20\, inst7|cpu|R_src1~20, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[9]~17\, inst7|cpu|E_src1[9]~17, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[9]\, inst7|cpu|E_src1[9], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[7]~14\, inst7|cpu|F_pc[7]~14, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[9]~17\, inst7|cpu|W_alu_result[9]~17, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[9]\, inst7|cpu|W_alu_result[9], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[45]\, inst7|cmd_xbar_mux_001|src_data[45], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|address[7]\, inst7|cpu|the_nios_CPU_nios2_oci|address[7], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[7]~7\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[7]~7, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~24\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~24, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[22]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[22], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[22]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[22], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[22]~26\, inst7|cpu|F_iw[22]~26, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[22]~27\, inst7|cpu|F_iw[22]~27, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[22]\, inst7|cpu|D_iw[22], cmv_controller, 1
instance = comp, \inst7|cpu|D_dst_regnum[0]~3\, inst7|cpu|D_dst_regnum[0]~3, cmv_controller, 1
instance = comp, \inst7|cpu|R_dst_regnum[0]\, inst7|cpu|R_dst_regnum[0], cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[27]~7\, inst7|cpu|d_writedata[27]~7, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[11]\, inst7|cpu|d_writedata[11], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~5\, inst7|cmd_xbar_mux|src_payload~5, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux|src_payload~3\, inst7|rsp_xbar_mux|src_payload~3, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[11]~7\, inst7|cpu|F_iw[11]~7, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[11]\, inst7|cpu|D_iw[11], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[7]~19\, inst7|cpu|E_src1[7]~19, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[7]\, inst7|cpu|E_src1[7], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[5]~12\, inst7|cpu|F_pc[5]~12, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[7]~19\, inst7|cpu|W_alu_result[7]~19, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[7]\, inst7|cpu|W_alu_result[7], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[43]\, inst7|cmd_xbar_mux_001|src_data[43], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|address[5]\, inst7|cpu|the_nios_CPU_nios2_oci|address[5], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~10\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~10, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~5\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~5, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[7]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[7], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[5]~5\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[5]~5, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~27\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~27, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[25]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[25], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[25]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[25], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[25]~33\, inst7|cpu|F_iw[25]~33, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[25]\, inst7|cpu|D_iw[25], cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[21]~5\, inst7|cpu|E_src1[21]~5, cmv_controller, 1
instance = comp, \inst7|cpu|E_src1[21]\, inst7|cpu|E_src1[21], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[19]~0\, inst7|cpu|F_pc[19]~0, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[19]\, inst7|cpu|F_pc[19], cmv_controller, 1
instance = comp, \inst7|addr_router|Equal1~1\, inst7|addr_router|Equal1~1, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_plus_one[21]~42\, inst7|cpu|F_pc_plus_one[21]~42, cmv_controller, 1
instance = comp, \inst7|cpu|D_logic_op_raw[0]~0\, inst7|cpu|D_logic_op_raw[0]~0, cmv_controller, 1
instance = comp, \inst7|cpu|R_compare_op[0]\, inst7|cpu|R_compare_op[0], cmv_controller, 1
instance = comp, \inst7|cpu|E_arith_src2[31]\, inst7|cpu|E_arith_src2[31], cmv_controller, 1
instance = comp, \inst7|cpu|Add1~64\, inst7|cpu|Add1~64, cmv_controller, 1
instance = comp, \inst7|cpu|Add2~64\, inst7|cpu|Add2~64, cmv_controller, 1
instance = comp, \inst7|cpu|E_arith_result[32]~8\, inst7|cpu|E_arith_result[32]~8, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[1]~22\, inst7|cpu|E_logic_result[1]~22, cmv_controller, 1
instance = comp, \inst7|cpu|Equal122~6\, inst7|cpu|Equal122~6, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[9]~10\, inst7|cpu|R_src2_lo[9]~10, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[9]\, inst7|cpu|E_src2[9], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[9]~17\, inst7|cpu|E_logic_result[9]~17, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[7]~12\, inst7|cpu|R_src2_lo[7]~12, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[7]\, inst7|cpu|E_src2[7], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[7]~19\, inst7|cpu|E_logic_result[7]~19, cmv_controller, 1
instance = comp, \inst7|cpu|Equal122~5\, inst7|cpu|Equal122~5, cmv_controller, 1
instance = comp, \inst7|cpu|Equal122~7\, inst7|cpu|Equal122~7, cmv_controller, 1
instance = comp, \inst7|cpu|Equal122~9\, inst7|cpu|Equal122~9, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[13]~6\, inst7|cpu|R_src2_lo[13]~6, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[13]\, inst7|cpu|E_src2[13], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[13]~3\, inst7|cpu|E_logic_result[13]~3, cmv_controller, 1
instance = comp, \inst7|cpu|Equal122~3\, inst7|cpu|Equal122~3, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[2]~1\, inst7|cpu|E_logic_result[2]~1, cmv_controller, 1
instance = comp, \inst7|cpu|Equal122~0\, inst7|cpu|Equal122~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[19]~4\, inst7|cpu|E_src2[19]~4, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[19]\, inst7|cpu|E_src2[19], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[19]~9\, inst7|cpu|E_logic_result[19]~9, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[22]~6\, inst7|cpu|E_logic_result[22]~6, cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[21]~7\, inst7|cpu|E_logic_result[21]~7, cmv_controller, 1
instance = comp, \inst7|cpu|Equal122~1\, inst7|cpu|Equal122~1, cmv_controller, 1
instance = comp, \inst7|cpu|Equal122~4\, inst7|cpu|Equal122~4, cmv_controller, 1
instance = comp, \inst7|cpu|E_cmp_result~0\, inst7|cpu|E_cmp_result~0, cmv_controller, 1
instance = comp, \inst7|cpu|E_cmp_result~1\, inst7|cpu|E_cmp_result~1, cmv_controller, 1
instance = comp, \inst7|cpu|W_cmp_result\, inst7|cpu|W_cmp_result, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_no_crst_nxt[21]~4\, inst7|cpu|F_pc_no_crst_nxt[21]~4, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_no_crst_nxt[21]~5\, inst7|cpu|F_pc_no_crst_nxt[21]~5, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[21]\, inst7|cpu|F_pc[21], cmv_controller, 1
instance = comp, \inst7|cpu|E_arith_result[22]~3\, inst7|cpu|E_arith_result[22]~3, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc_no_crst_nxt[20]~6\, inst7|cpu|F_pc_no_crst_nxt[20]~6, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[20]\, inst7|cpu|F_pc[20], cmv_controller, 1
instance = comp, \inst7|addr_router|Equal1~0\, inst7|addr_router|Equal1~0, cmv_controller, 1
instance = comp, \inst7|addr_router|Equal1~3\, inst7|addr_router|Equal1~3, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux|src0_valid~0\, inst7|cmd_xbar_demux|src0_valid~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|arb|grant[1]~0\, inst7|cmd_xbar_mux|arb|grant[1]~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|saved_grant[1]\, inst7|cmd_xbar_mux|saved_grant[1], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~14\, inst7|cmd_xbar_mux|src_payload~14, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux|src_payload~7\, inst7|rsp_xbar_mux|src_payload~7, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[15]~15\, inst7|cpu|F_iw[15]~15, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[15]\, inst7|cpu|D_iw[15], cmv_controller, 1
instance = comp, \inst7|cpu|D_logic_op[1]~0\, inst7|cpu|D_logic_op[1]~0, cmv_controller, 1
instance = comp, \inst7|cpu|R_logic_op[1]\, inst7|cpu|R_logic_op[1], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[5]~21\, inst7|cpu|E_logic_result[5]~21, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[5]~21\, inst7|cpu|W_alu_result[5]~21, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[5]\, inst7|cpu|W_alu_result[5], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[41]\, inst7|cmd_xbar_mux_001|src_data[41], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|address[3]\, inst7|cpu|the_nios_CPU_nios2_oci|address[3], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[29]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[29]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[29]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[29], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~3\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[5]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[5], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[3]~3\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[3]~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~21\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~21, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[8]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[8], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[8]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[8], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[8]~21\, inst7|cpu|F_iw[8]~21, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[8]\, inst7|cpu|D_iw[8], cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[2]~2\, inst7|cpu|R_src2_lo[2]~2, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[2]\, inst7|cpu|E_src2[2], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[0]~8\, inst7|cpu|F_pc[0]~8, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[0]\, inst7|cpu|F_pc[0], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[38]\, inst7|cmd_xbar_mux_001|src_data[38], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|address[0]\, inst7|cpu|the_nios_CPU_nios2_oci|address[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode, cmv_controller, 1
instance = comp, \inst7|cpu|wait_for_one_post_bret_inst~0\, inst7|cpu|wait_for_one_post_bret_inst~0, cmv_controller, 1
instance = comp, \inst7|cpu|wait_for_one_post_bret_inst\, inst7|cpu|wait_for_one_post_bret_inst, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~41\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~41, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~42\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~42, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[18]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[18], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[18]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[18]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[18]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[18], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break, cmv_controller, 1
instance = comp, \inst7|cpu|hbreak_req~0\, inst7|cpu|hbreak_req~0, cmv_controller, 1
instance = comp, \inst7|cpu|W_bstatus_reg_inst_nxt~1\, inst7|cpu|W_bstatus_reg_inst_nxt~1, cmv_controller, 1
instance = comp, \inst7|cpu|W_bstatus_reg\, inst7|cpu|W_bstatus_reg, cmv_controller, 1
instance = comp, \inst7|cpu|W_status_reg_pie_inst_nxt~3\, inst7|cpu|W_status_reg_pie_inst_nxt~3, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_crst~1\, inst7|cpu|D_ctrl_crst~1, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_crst\, inst7|cpu|R_ctrl_crst, cmv_controller, 1
instance = comp, \inst7|cpu|W_estatus_reg_inst_nxt~0\, inst7|cpu|W_estatus_reg_inst_nxt~0, cmv_controller, 1
instance = comp, \inst7|cpu|W_estatus_reg_inst_nxt~1\, inst7|cpu|W_estatus_reg_inst_nxt~1, cmv_controller, 1
instance = comp, \inst7|cpu|W_estatus_reg\, inst7|cpu|W_estatus_reg, cmv_controller, 1
instance = comp, \inst7|cpu|W_status_reg_pie_inst_nxt~1\, inst7|cpu|W_status_reg_pie_inst_nxt~1, cmv_controller, 1
instance = comp, \inst7|cpu|W_status_reg_pie_inst_nxt~4\, inst7|cpu|W_status_reg_pie_inst_nxt~4, cmv_controller, 1
instance = comp, \inst7|cpu|W_status_reg_pie\, inst7|cpu|W_status_reg_pie, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[24]~1\, inst7|cpu|D_iw[24]~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~23\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~23, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[10]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[10], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[10]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[10], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[10]~25\, inst7|cpu|F_iw[10]~25, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[10]\, inst7|cpu|D_iw[10], cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[4]~5\, inst7|cpu|R_src2_lo[4]~5, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[4]\, inst7|cpu|E_src2[4], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[4]~2\, inst7|cpu|E_logic_result[4]~2, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[4]~0\, inst7|cpu|W_alu_result[4]~0, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[4]\, inst7|cpu|W_alu_result[4], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[40]\, inst7|cmd_xbar_mux_001|src_data[40], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|address[2]\, inst7|cpu|the_nios_CPU_nios2_oci|address[2], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[2]~2\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[2]~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~15\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~15, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[5]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[5], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[5]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[5], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux|src_payload~5\, inst7|rsp_xbar_mux|src_payload~5, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[5]~11\, inst7|cpu|F_iw[5]~11, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[5]\, inst7|cpu|D_iw[5], cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_use_imm~3\, inst7|cpu|R_src2_use_imm~3, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_use_imm~12\, inst7|cpu|R_src2_use_imm~12, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_use_imm~13\, inst7|cpu|R_src2_use_imm~13, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_use_imm\, inst7|cpu|R_src2_use_imm, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[3]~1\, inst7|cpu|R_src2_lo[3]~1, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[3]\, inst7|cpu|E_src2[3], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[1]~9\, inst7|cpu|F_pc[1]~9, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[1]\, inst7|cpu|F_pc[1], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[39]\, inst7|cmd_xbar_mux_001|src_data[39], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|address[1]\, inst7|cpu|the_nios_CPU_nios2_oci|address[1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[1]~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[1]~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~11\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~11, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[2]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[2], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[2]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[2], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[2]~5\, inst7|cpu|F_iw[2]~5, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[2]~6\, inst7|cpu|F_iw[2]~6, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[2]\, inst7|cpu|D_iw[2], cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~5\, inst7|cpu|Equal2~5, cmv_controller, 1
instance = comp, \inst7|cpu|D_logic_op[0]~1\, inst7|cpu|D_logic_op[0]~1, cmv_controller, 1
instance = comp, \inst7|cpu|R_logic_op[0]\, inst7|cpu|R_logic_op[0], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[12]~4\, inst7|cpu|E_logic_result[12]~4, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[12]~14\, inst7|cpu|W_alu_result[12]~14, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[12]\, inst7|cpu|W_alu_result[12], cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[13]~13\, inst7|cpu|W_alu_result[13]~13, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[13]\, inst7|cpu|W_alu_result[13], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|src0_valid~0\, inst7|cmd_xbar_demux_001|src0_valid~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|arb|top_priority_reg[1]\, inst7|cmd_xbar_mux|arb|top_priority_reg[1], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|arb|grant[0]~1\, inst7|cmd_xbar_mux|arb|grant[0]~1, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|saved_grant[0]\, inst7|cmd_xbar_mux|saved_grant[0], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_data[38]\, inst7|cmd_xbar_mux|src_data[38], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[0]~3\, inst7|cpu|F_iw[0]~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[0]~3\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[0]~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|always1~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|always1~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~8\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~8, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~9\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~9, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[0]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[0], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[0]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[0], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[0]~4\, inst7|cpu|F_iw[0]~4, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[0]\, inst7|cpu|D_iw[0], cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_hi_imm16~0\, inst7|cpu|D_ctrl_hi_imm16~0, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_hi_imm16~1\, inst7|cpu|D_ctrl_hi_imm16~1, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_hi_imm16\, inst7|cpu|R_ctrl_hi_imm16, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo~0\, inst7|cpu|R_src2_lo~0, cmv_controller, 1
instance = comp, \inst7|cpu|R_src2_lo[8]~11\, inst7|cpu|R_src2_lo[8]~11, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[8]\, inst7|cpu|E_src2[8], cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[6]~13\, inst7|cpu|F_pc[6]~13, cmv_controller, 1
instance = comp, \inst7|cpu|F_pc[6]\, inst7|cpu|F_pc[6], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[44]\, inst7|cmd_xbar_mux_001|src_data[44], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|address[6]\, inst7|cpu|the_nios_CPU_nios2_oci|address[6], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~0\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~33\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~33, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[21]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[21], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[21]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[21], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux|src_payload~9\, inst7|rsp_xbar_mux|src_payload~9, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[21]~43\, inst7|cpu|F_iw[21]~43, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[21]\, inst7|cpu|D_iw[21], cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[18]~5\, inst7|cpu|E_src2[18]~5, cmv_controller, 1
instance = comp, \inst7|cpu|E_src2[18]\, inst7|cpu|E_src2[18], cmv_controller, 1
instance = comp, \inst7|cpu|E_logic_result[18]~10\, inst7|cpu|E_logic_result[18]~10, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[18]~8\, inst7|cpu|W_alu_result[18]~8, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[18]\, inst7|cpu|W_alu_result[18], cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal1~1\, inst7|addr_router_001|Equal1~1, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal1~2\, inst7|addr_router_001|Equal1~2, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal4~0\, inst7|addr_router_001|Equal4~0, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal6~0\, inst7|addr_router_001|Equal6~0, cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5\, inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\, inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\, inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0\, inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|wait_latency_counter[1]~4\, inst7|data_ch1_s1_translator|wait_latency_counter[1]~4, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|wait_latency_counter~5\, inst7|data_ch1_s1_translator|wait_latency_counter~5, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|wait_latency_counter[0]\, inst7|data_ch1_s1_translator|wait_latency_counter[0], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|wait_latency_counter~6\, inst7|data_ch1_s1_translator|wait_latency_counter~6, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|wait_latency_counter~7\, inst7|data_ch1_s1_translator|wait_latency_counter~7, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|wait_latency_counter[1]\, inst7|data_ch1_s1_translator|wait_latency_counter[1], cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|av_waitrequest_generated~1\, inst7|data_ch1_s1_translator|av_waitrequest_generated~1, cmv_controller, 1
instance = comp, \inst7|data_ch1_s1_translator|read_latency_shift_reg~1\, inst7|data_ch1_s1_translator|read_latency_shift_reg~1, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|read_latency_shift_reg~5\, inst7|data_ctr_s1_translator|read_latency_shift_reg~5, cmv_controller, 1
instance = comp, \inst7|data_ctr_s1_translator|read_latency_shift_reg~3\, inst7|data_ctr_s1_translator|read_latency_shift_reg~3, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|WideOr0~2\, inst7|cmd_xbar_demux_001|WideOr0~2, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|WideOr0~0\, inst7|cmd_xbar_demux_001|WideOr0~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|WideOr0~1\, inst7|cmd_xbar_demux_001|WideOr0~1, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|WideOr0~5\, inst7|cmd_xbar_demux_001|WideOr0~5, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|read_accepted~1\, inst7|cpu_data_master_translator|read_accepted~1, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|read_accepted\, inst7|cpu_data_master_translator|read_accepted, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\, inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_waitrequest~0\, inst7|jtag_uart|av_waitrequest~0, cmv_controller, 1
instance = comp, \inst7|jtag_uart|av_waitrequest\, inst7|jtag_uart|av_waitrequest, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2\, inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2, cmv_controller, 1
instance = comp, \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], cmv_controller, 1
instance = comp, \inst7|data_clk|read_mux_out~1\, inst7|data_clk|read_mux_out~1, cmv_controller, 1
instance = comp, \inst7|data_clk|readdata[0]\, inst7|data_clk|readdata[0], cmv_controller, 1
instance = comp, \inst7|data_clk_s1_translator|av_readdata_pre[0]\, inst7|data_clk_s1_translator|av_readdata_pre[0], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[0]~40\, inst7|rsp_xbar_mux_001|src_data[0]~40, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[0]~0\, inst7|spi|spi_slave_select_holding_reg[0]~0, cmv_controller, 1
instance = comp, \inst7|spi|slaveselect_wr_strobe~0\, inst7|spi|slaveselect_wr_strobe~0, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_holding_reg[0]\, inst7|spi|spi_slave_select_holding_reg[0], cmv_controller, 1
instance = comp, \inst7|spi|write_shift_reg~0\, inst7|spi|write_shift_reg~0, cmv_controller, 1
instance = comp, \inst7|spi|SSO_reg\, inst7|spi|SSO_reg, cmv_controller, 1
instance = comp, \inst7|spi|always6~0\, inst7|spi|always6~0, cmv_controller, 1
instance = comp, \inst7|spi|spi_slave_select_reg[0]\, inst7|spi|spi_slave_select_reg[0], cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[0]~13\, inst7|spi|p1_data_to_cpu[0]~13, cmv_controller, 1
instance = comp, \inst7|spi|p1_data_to_cpu[0]~14\, inst7|spi|p1_data_to_cpu[0]~14, cmv_controller, 1
instance = comp, \inst7|spi|data_to_cpu[0]\, inst7|spi|data_to_cpu[0], cmv_controller, 1
instance = comp, \inst7|spi_spi_control_port_translator|av_readdata_pre[0]\, inst7|spi_spi_control_port_translator|av_readdata_pre[0], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[0]~42\, inst7|rsp_xbar_mux_001|src_data[0]~42, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[0]~99\, inst7|rsp_xbar_mux_001|src_data[0]~99, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_data[0]~feeder\, inst7|uart|the_nios_uart_rx|rx_data[0]~feeder, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_rx|rx_data[0]\, inst7|uart|the_nios_uart_rx|rx_data[0], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[0]\, inst7|uart|the_nios_uart_regs|control_reg[0], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[0]~10\, inst7|uart|the_nios_uart_regs|selected_read_data[0]~10, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|selected_read_data[0]~11\, inst7|uart|the_nios_uart_regs|selected_read_data[0]~11, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|readdata[0]\, inst7|uart|the_nios_uart_regs|readdata[0], cmv_controller, 1
instance = comp, \inst7|uart_s1_translator|av_readdata_pre[0]\, inst7|uart_s1_translator|av_readdata_pre[0], cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[0]~43\, inst7|rsp_xbar_mux_001|src_data[0]~43, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux_001|src_data[0]~44\, inst7|rsp_xbar_mux_001|src_data[0]~44, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[0]~7\, inst7|cpu|av_ld_byte1_data[0]~7, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte1_data[0]\, inst7|cpu|av_ld_byte1_data[0], cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data_nxt[0]~3\, inst7|cpu|av_ld_byte0_data_nxt[0]~3, cmv_controller, 1
instance = comp, \inst7|cpu|av_ld_byte0_data[0]\, inst7|cpu|av_ld_byte0_data[0], cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[0]~7\, inst7|cpu|W_rf_wr_data[0]~7, cmv_controller, 1
instance = comp, \inst7|cpu|W_rf_wr_data[0]~9\, inst7|cpu|W_rf_wr_data[0]~9, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[0]\, inst7|cpu|d_writedata[0], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux|src_payload~3\, inst7|cmd_xbar_mux|src_payload~3, cmv_controller, 1
instance = comp, \inst7|rsp_xbar_mux|src_payload~2\, inst7|rsp_xbar_mux|src_payload~2, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[1]~2\, inst7|cpu|F_iw[1]~2, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[1]\, inst7|cpu|D_iw[1], cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_ld~4\, inst7|cpu|D_ctrl_ld~4, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_ld\, inst7|cpu|R_ctrl_ld, cmv_controller, 1
instance = comp, \inst7|cpu|d_read_nxt~2\, inst7|cpu|d_read_nxt~2, cmv_controller, 1
instance = comp, \inst7|cpu|d_read\, inst7|cpu|d_read, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid\, inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid, cmv_controller, 1
instance = comp, \inst7|addr_router_001|Equal1~3\, inst7|addr_router_001|Equal1~3, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux_001|src1_valid~0\, inst7|cmd_xbar_demux_001|src1_valid~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|WideOr1\, inst7|cmd_xbar_mux_001|WideOr1, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|update_grant~0\, inst7|cmd_xbar_mux_001|update_grant~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|update_grant~1\, inst7|cmd_xbar_mux_001|update_grant~1, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|saved_grant[1]\, inst7|cmd_xbar_mux_001|saved_grant[1], cmv_controller, 1
instance = comp, \inst7|cpu|E_st_data[16]~0\, inst7|cpu|E_st_data[16]~0, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[16]\, inst7|cpu|d_writedata[16], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~11\, inst7|cmd_xbar_mux_001|src_payload~11, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[16]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[16], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[16]~10\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[16]~10, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~3\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~3, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[29]~7\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[29]~7, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[29]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[29], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~17\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~17, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[29]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[29], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~55\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~55, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~56\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~56, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[30]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[30], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~54\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~54, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[29]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[29], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~15\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~15, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[27]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[27], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~51\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~51, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~52\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~52, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[28]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[28], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~14\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~14, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[26]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[26], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~49\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~49, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~50\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~50, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[27]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[27], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[27]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[27], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~14\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~14, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[24]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[24], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~7\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~7, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[24]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[24], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~35\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~35, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~36\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~36, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[25]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[25], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~26\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~26, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[23]~2\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[23]~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[23]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[23], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~22\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~22, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[23]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[23], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~62\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~62, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~63\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~63, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[24]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[24], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[24]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[24], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~59\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~59, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[33]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[33], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[33]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[33]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[33]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[33], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~14\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~14, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~7\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~7, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[9]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[9], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[0]~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[0]~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~19\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~19, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[15]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[15], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~66\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~66, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~67\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~67, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[16]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[16]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[16]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[16], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~8\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~8, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[16]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[16], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~37\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~37, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~38\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~38, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[17]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[17], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[17]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[17]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[17]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[17], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~2\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[2]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[2], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~16\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~16, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~17\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~17, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[3]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[3], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[3]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[3]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[3]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[3], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~8\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~8, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[0]~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[0]~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~16\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~16, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[14]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[14], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[14]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[14], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[14]~12\, inst7|cpu|F_iw[14]~12, cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[14]~13\, inst7|cpu|F_iw[14]~13, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[14]\, inst7|cpu|D_iw[14], cmv_controller, 1
instance = comp, \inst7|cpu|hbreak_enabled~0\, inst7|cpu|hbreak_enabled~0, cmv_controller, 1
instance = comp, \inst7|cpu|hbreak_enabled\, inst7|cpu|hbreak_enabled, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[1]~feeder\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[1]~feeder, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[1]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~11\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~11, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~14\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~14, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~15\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~15, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[2]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[2], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~12\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~12, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[1]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[1], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[0]~5\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[0]~5, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~10\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~10, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[0]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~14, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~20\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~20, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[22]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[22], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~60\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~60, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~61\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~61, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[23]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[23], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~44\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~44, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[22]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[22], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[22]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[22], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetrequest\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetrequest, cmv_controller, 1
instance = comp, \inst7|rst_controller|merged_reset~0\, inst7|rst_controller|merged_reset~0, cmv_controller, 1
instance = comp, \inst7|rst_controller|merged_reset~0clkctrl\, inst7|rst_controller|merged_reset~0clkctrl, cmv_controller, 1
instance = comp, \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], cmv_controller, 1
instance = comp, \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, cmv_controller, 1
instance = comp, \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], cmv_controller, 1
instance = comp, \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, cmv_controller, 1
instance = comp, \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, cmv_controller, 1
instance = comp, \inst7|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\, inst7|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, cmv_controller, 1
instance = comp, \inst7|rst_controller|altera_reset_synchronizer_int_chain[0]\, inst7|rst_controller|altera_reset_synchronizer_int_chain[0], cmv_controller, 1
instance = comp, \inst7|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\, inst7|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, cmv_controller, 1
instance = comp, \inst7|rst_controller|altera_reset_synchronizer_int_chain[1]\, inst7|rst_controller|altera_reset_synchronizer_int_chain[1], cmv_controller, 1
instance = comp, \inst7|rst_controller|altera_reset_synchronizer_int_chain[2]\, inst7|rst_controller|altera_reset_synchronizer_int_chain[2], cmv_controller, 1
instance = comp, \inst7|rst_controller|r_sync_rst_chain[1]~feeder\, inst7|rst_controller|r_sync_rst_chain[1]~feeder, cmv_controller, 1
instance = comp, \inst7|rst_controller|r_sync_rst_chain[1]\, inst7|rst_controller|r_sync_rst_chain[1], cmv_controller, 1
instance = comp, \inst7|rst_controller|WideOr0~0\, inst7|rst_controller|WideOr0~0, cmv_controller, 1
instance = comp, \inst7|rst_controller|r_sync_rst\, inst7|rst_controller|r_sync_rst, cmv_controller, 1
instance = comp, \inst7|rst_controller|r_sync_rst~clkctrl\, inst7|rst_controller|r_sync_rst~clkctrl, cmv_controller, 1
instance = comp, \inst7|cpu|D_valid\, inst7|cpu|D_valid, cmv_controller, 1
instance = comp, \inst7|cpu|R_valid\, inst7|cpu|R_valid, cmv_controller, 1
instance = comp, \inst7|cpu|E_new_inst\, inst7|cpu|E_new_inst, cmv_controller, 1
instance = comp, \inst7|cpu|d_write_nxt\, inst7|cpu|d_write_nxt, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_test_bench|d_write\, inst7|cpu|the_nios_CPU_test_bench|d_write, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|av_waitrequest~1\, inst7|cpu_data_master_translator|av_waitrequest~1, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|write_accepted~1\, inst7|cpu_data_master_translator|write_accepted~1, cmv_controller, 1
instance = comp, \inst7|cpu_data_master_translator|write_accepted\, inst7|cpu_data_master_translator|write_accepted, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\, inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62], cmv_controller, 1
instance = comp, \inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\, inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, cmv_controller, 1
instance = comp, \inst7|cpu|i_read_nxt~0\, inst7|cpu|i_read_nxt~0, cmv_controller, 1
instance = comp, \inst7|cpu|i_read\, inst7|cpu|i_read, cmv_controller, 1
instance = comp, \inst7|cpu_instruction_master_translator|read_accepted~2\, inst7|cpu_instruction_master_translator|read_accepted~2, cmv_controller, 1
instance = comp, \inst7|cpu_instruction_master_translator|read_accepted~3\, inst7|cpu_instruction_master_translator|read_accepted~3, cmv_controller, 1
instance = comp, \inst7|cpu_instruction_master_translator|read_accepted\, inst7|cpu_instruction_master_translator|read_accepted, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_demux|src1_valid~0\, inst7|cmd_xbar_demux|src1_valid~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~2\, inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~2, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|arb|top_priority_reg[1]\, inst7|cmd_xbar_mux_001|arb|top_priority_reg[1], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|arb|grant[1]~0\, inst7|cmd_xbar_mux_001|arb|grant[1]~0, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~3\, inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~3, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]\, inst7|cmd_xbar_mux_001|arb|top_priority_reg[0], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|arb|grant[0]~1\, inst7|cmd_xbar_mux_001|arb|grant[0]~1, cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|saved_grant[0]\, inst7|cmd_xbar_mux_001|saved_grant[0], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_data[46]\, inst7|cmd_xbar_mux_001|src_data[46], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|address[8]\, inst7|cpu|the_nios_CPU_nios2_oci|address[8], cmv_controller, 1
instance = comp, \inst7|cmd_xbar_mux_001|src_payload~2\, inst7|cmd_xbar_mux_001|src_payload~2, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|writedata[3]\, inst7|cpu|the_nios_CPU_nios2_oci|writedata[3], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[3]~0\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[3]~0, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[3]\, inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[3], cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~4\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~4, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata~5\, inst7|cpu|the_nios_CPU_nios2_oci|readdata~5, cmv_controller, 1
instance = comp, \inst7|cpu|the_nios_CPU_nios2_oci|readdata[3]\, inst7|cpu|the_nios_CPU_nios2_oci|readdata[3], cmv_controller, 1
instance = comp, \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[3]\, inst7|cpu_jtag_debug_module_translator|av_readdata_pre[3], cmv_controller, 1
instance = comp, \inst7|cpu|F_iw[3]~1\, inst7|cpu|F_iw[3]~1, cmv_controller, 1
instance = comp, \inst7|cpu|D_iw[3]\, inst7|cpu|D_iw[3], cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_logic~9\, inst7|cpu|D_ctrl_logic~9, cmv_controller, 1
instance = comp, \inst7|cpu|Equal2~8\, inst7|cpu|Equal2~8, cmv_controller, 1
instance = comp, \inst7|cpu|D_ctrl_logic~8\, inst7|cpu|D_ctrl_logic~8, cmv_controller, 1
instance = comp, \inst7|cpu|R_ctrl_logic\, inst7|cpu|R_ctrl_logic, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[22]~4\, inst7|cpu|W_alu_result[22]~4, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[22]\, inst7|cpu|W_alu_result[22], cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[22]\, inst7|width_adapter|address_reg[22], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[40]~2\, inst7|width_adapter|out_data[40]~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[39]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[39]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[39]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[39], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[39]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[39], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[10]~feeder\, inst7|width_adapter|address_reg[10]~feeder, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[10]\, inst7|width_adapter|address_reg[10], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[28]~1\, inst7|width_adapter|out_data[28]~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[27]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[27], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[27]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[27], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[27]~2\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[27]~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[9]\, inst7|sdram_controller|active_addr[9], cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending~1\, inst7|sdram_controller|pending~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[9]\, inst7|width_adapter|address_reg[9], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[27]~0\, inst7|width_adapter|out_data[27]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[26]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[26], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[26]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[26], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[8]\, inst7|sdram_controller|active_addr[8], cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_rnw\, inst7|sdram_controller|active_rnw, cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending~0\, inst7|sdram_controller|pending~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[11]\, inst7|width_adapter|address_reg[11], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[29]~4\, inst7|width_adapter|out_data[29]~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[28]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[28], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[28]~5\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[28]~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[10]\, inst7|sdram_controller|active_addr[10], cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[12]~feeder\, inst7|width_adapter|address_reg[12]~feeder, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[12]\, inst7|width_adapter|address_reg[12], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[30]~3\, inst7|width_adapter|out_data[30]~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[29]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[29], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[29]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[29], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[29]~4\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[29]~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending~2\, inst7|sdram_controller|pending~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending~4\, inst7|sdram_controller|pending~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|pending~9\, inst7|sdram_controller|pending~9, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector38~0\, inst7|sdram_controller|Selector38~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector39~0\, inst7|sdram_controller|Selector39~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector38~3\, inst7|sdram_controller|Selector38~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector38~4\, inst7|sdram_controller|Selector38~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_count[1]\, inst7|sdram_controller|m_count[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector41~5\, inst7|sdram_controller|Selector41~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector29~1\, inst7|sdram_controller|Selector29~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_state.000100000\, inst7|sdram_controller|m_state.000100000, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector33~3\, inst7|sdram_controller|Selector33~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector33~4\, inst7|sdram_controller|Selector33~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector33~5\, inst7|sdram_controller|Selector33~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector33~6\, inst7|sdram_controller|Selector33~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_next.000000001\, inst7|sdram_controller|m_next.000000001, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector24~0\, inst7|sdram_controller|Selector24~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector24~1\, inst7|sdram_controller|Selector24~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_state.000000001\, inst7|sdram_controller|m_state.000000001, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector41~8\, inst7|sdram_controller|Selector41~8, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_state.000000010\, inst7|sdram_controller|m_state.000000010, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[15]~_Duplicate_1\, inst7|sdram_controller|m_data[15]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector97~0\, inst7|sdram_controller|Selector97~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[15]~0\, inst7|sdram_controller|m_data[15]~0, cmv_controller, 1
instance = comp, \inst7|cpu|d_writedata[31]\, inst7|cpu|d_writedata[31], cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~1\, inst7|width_adapter|data_reg~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[15]\, inst7|width_adapter|data_reg[15], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[15]~22\, inst7|width_adapter|out_data[15]~22, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[15]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[15]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[15]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[15], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[15]~25\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[15]~25, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector97~1\, inst7|sdram_controller|Selector97~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[14]~_Duplicate_1\, inst7|sdram_controller|m_data[14]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~2\, inst7|width_adapter|data_reg~2, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[14]\, inst7|width_adapter|data_reg[14], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[14]~23\, inst7|width_adapter|out_data[14]~23, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[14]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[14]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[14]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[14], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[14]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[14], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[14]~26\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[14]~26, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[14]\, inst7|sdram_controller|active_data[14], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector98~0\, inst7|sdram_controller|Selector98~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector98~1\, inst7|sdram_controller|Selector98~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~3\, inst7|width_adapter|data_reg~3, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[13]\, inst7|width_adapter|data_reg[13], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[13]~24\, inst7|width_adapter|out_data[13]~24, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[13]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[13], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[13]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[13], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[13]~27\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[13]~27, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[13]\, inst7|sdram_controller|active_data[13], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector99~0\, inst7|sdram_controller|Selector99~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector99~1\, inst7|sdram_controller|Selector99~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~4\, inst7|width_adapter|data_reg~4, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[12]\, inst7|width_adapter|data_reg[12], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[12]~25\, inst7|width_adapter|out_data[12]~25, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[12]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[12]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[12]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[12], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[12]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[12], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[12]~28\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[12]~28, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[12]~_Duplicate_1\, inst7|sdram_controller|m_data[12]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector100~0\, inst7|sdram_controller|Selector100~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector100~1\, inst7|sdram_controller|Selector100~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~5\, inst7|width_adapter|data_reg~5, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[11]\, inst7|width_adapter|data_reg[11], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[11]~26\, inst7|width_adapter|out_data[11]~26, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[11]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[11]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[11]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[11], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[11]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[11], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[11]~29\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[11]~29, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[11]~_Duplicate_1\, inst7|sdram_controller|m_data[11]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[11]\, inst7|sdram_controller|active_data[11], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector101~0\, inst7|sdram_controller|Selector101~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector101~1\, inst7|sdram_controller|Selector101~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~6\, inst7|width_adapter|data_reg~6, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[10]\, inst7|width_adapter|data_reg[10], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[10]~27\, inst7|width_adapter|out_data[10]~27, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[10]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[10], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[10]~30\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[10]~30, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[10]\, inst7|sdram_controller|active_data[10], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector102~0\, inst7|sdram_controller|Selector102~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector102~1\, inst7|sdram_controller|Selector102~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~7\, inst7|width_adapter|data_reg~7, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[9]\, inst7|width_adapter|data_reg[9], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[9]~28\, inst7|width_adapter|out_data[9]~28, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[9]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[9], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[9]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[9]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[9]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[9], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[9]~31\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[9]~31, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[9]\, inst7|sdram_controller|active_data[9], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector103~0\, inst7|sdram_controller|Selector103~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector103~1\, inst7|sdram_controller|Selector103~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[8]~_Duplicate_1\, inst7|sdram_controller|m_data[8]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~8\, inst7|width_adapter|data_reg~8, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[8]\, inst7|width_adapter|data_reg[8], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[8]~29\, inst7|width_adapter|out_data[8]~29, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[8]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[8]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[8]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[8], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[8]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[8], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[8]~32\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[8]~32, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[8]\, inst7|sdram_controller|active_data[8], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector104~0\, inst7|sdram_controller|Selector104~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector104~1\, inst7|sdram_controller|Selector104~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~9\, inst7|width_adapter|data_reg~9, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[7]\, inst7|width_adapter|data_reg[7], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[7]~30\, inst7|width_adapter|out_data[7]~30, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[7]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[7]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[7]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[7], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[7]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[7], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[7]~33\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[7]~33, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[7]\, inst7|sdram_controller|active_data[7], cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[7]~_Duplicate_1\, inst7|sdram_controller|m_data[7]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector105~0\, inst7|sdram_controller|Selector105~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector105~1\, inst7|sdram_controller|Selector105~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[6]~31\, inst7|width_adapter|out_data[6]~31, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[6]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[6], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[6]~34\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[6]~34, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[6]~_Duplicate_1\, inst7|sdram_controller|m_data[6]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[6]\, inst7|sdram_controller|active_data[6], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector106~0\, inst7|sdram_controller|Selector106~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector106~1\, inst7|sdram_controller|Selector106~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~11\, inst7|width_adapter|data_reg~11, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[5]\, inst7|width_adapter|data_reg[5], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[5]~32\, inst7|width_adapter|out_data[5]~32, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[5]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[5], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[5]~35\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[5]~35, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[5]~_Duplicate_1\, inst7|sdram_controller|m_data[5]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[5]\, inst7|sdram_controller|active_data[5], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector107~0\, inst7|sdram_controller|Selector107~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector107~1\, inst7|sdram_controller|Selector107~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~12\, inst7|width_adapter|data_reg~12, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[4]\, inst7|width_adapter|data_reg[4], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[4]~33\, inst7|width_adapter|out_data[4]~33, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[4]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[4], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[4]~36\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[4]~36, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[4]\, inst7|sdram_controller|active_data[4], cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[4]~_Duplicate_1\, inst7|sdram_controller|m_data[4]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector108~0\, inst7|sdram_controller|Selector108~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector108~1\, inst7|sdram_controller|Selector108~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[3]~34\, inst7|width_adapter|out_data[3]~34, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[3]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[3], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[3]~37\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[3]~37, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[3]\, inst7|sdram_controller|active_data[3], cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[3]~_Duplicate_1\, inst7|sdram_controller|m_data[3]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector109~0\, inst7|sdram_controller|Selector109~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector109~1\, inst7|sdram_controller|Selector109~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[2]~35\, inst7|width_adapter|out_data[2]~35, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[2]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[2]~38\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[2]~38, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[2]~_Duplicate_1\, inst7|sdram_controller|m_data[2]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[2]\, inst7|sdram_controller|active_data[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector110~0\, inst7|sdram_controller|Selector110~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector110~1\, inst7|sdram_controller|Selector110~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~15\, inst7|width_adapter|data_reg~15, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[1]\, inst7|width_adapter|data_reg[1], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[1]~36\, inst7|width_adapter|out_data[1]~36, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[1]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[1]~39\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[1]~39, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[1]~_Duplicate_1\, inst7|sdram_controller|m_data[1]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[1]\, inst7|sdram_controller|active_data[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector111~0\, inst7|sdram_controller|Selector111~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector111~1\, inst7|sdram_controller|Selector111~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_data[0]~_Duplicate_1\, inst7|sdram_controller|m_data[0]~_Duplicate_1, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg~16\, inst7|width_adapter|data_reg~16, cmv_controller, 1
instance = comp, \inst7|width_adapter|data_reg[0]\, inst7|width_adapter|data_reg[0], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[0]~37\, inst7|width_adapter|out_data[0]~37, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[0]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[0]~40\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[0]~40, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_data[0]\, inst7|sdram_controller|active_data[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector112~0\, inst7|sdram_controller|Selector112~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector112~1\, inst7|sdram_controller|Selector112~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector19~2\, inst7|sdram_controller|Selector19~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector19~1\, inst7|sdram_controller|Selector19~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector0~0\, inst7|sdram_controller|Selector0~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_cmd[3]\, inst7|sdram_controller|i_cmd[3], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector19~0\, inst7|sdram_controller|Selector19~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector19~3\, inst7|sdram_controller|Selector19~3, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[9]~feeder\, inst7|uart|the_nios_uart_regs|control_reg[9]~feeder, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_regs|control_reg[9]\, inst7|uart|the_nios_uart_regs|control_reg[9], cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|pre_txd~3\, inst7|uart|the_nios_uart_tx|pre_txd~3, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|pre_txd\, inst7|uart|the_nios_uart_tx|pre_txd, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|txd~0\, inst7|uart|the_nios_uart_tx|txd~0, cmv_controller, 1
instance = comp, \inst7|uart|the_nios_uart_tx|txd\, inst7|uart|the_nios_uart_tx|txd, cmv_controller, 1
instance = comp, \inst7|spi|stateZero\, inst7|spi|stateZero, cmv_controller, 1
instance = comp, \inst7|spi|SS_n~0\, inst7|spi|SS_n~0, cmv_controller, 1
instance = comp, \inst1|altpll_component|_clk1~clkctrl_e_SDRAM_CLK\, inst1|altpll_component|_clk1~clkctrl_e_SDRAM_CLK, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector18~1\, inst7|sdram_controller|Selector18~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector6~0\, inst7|sdram_controller|Selector6~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_refs[0]\, inst7|sdram_controller|i_refs[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector5~0\, inst7|sdram_controller|Selector5~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_refs[1]\, inst7|sdram_controller|i_refs[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector4~0\, inst7|sdram_controller|Selector4~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector4~1\, inst7|sdram_controller|Selector4~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_refs[2]\, inst7|sdram_controller|i_refs[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector18~0\, inst7|sdram_controller|Selector18~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector18~2\, inst7|sdram_controller|Selector18~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_next.111\, inst7|sdram_controller|i_next.111, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector12~0\, inst7|sdram_controller|Selector12~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_state.111\, inst7|sdram_controller|i_state.111, cmv_controller, 1
instance = comp, \inst7|sdram_controller|i_addr[11]\, inst7|sdram_controller|i_addr[11], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector83~2\, inst7|sdram_controller|Selector83~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector83~3\, inst7|sdram_controller|Selector83~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_addr[8]~0\, inst7|sdram_controller|m_addr[8]~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector41~4\, inst7|sdram_controller|Selector41~4, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_addr[8]~1\, inst7|sdram_controller|m_addr[8]~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[38]~11\, inst7|width_adapter|out_data[38]~11, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[37]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[37]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[37]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[37], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[37]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[37], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[37]~12\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[37]~12, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[19]\, inst7|sdram_controller|active_addr[19], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector84~2\, inst7|sdram_controller|Selector84~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector84~3\, inst7|sdram_controller|Selector84~3, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[19]~7\, inst7|cpu|W_alu_result[19]~7, cmv_controller, 1
instance = comp, \inst7|cpu|W_alu_result[19]\, inst7|cpu|W_alu_result[19], cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[19]~feeder\, inst7|width_adapter|address_reg[19]~feeder, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[19]\, inst7|width_adapter|address_reg[19], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[37]~12\, inst7|width_adapter|out_data[37]~12, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[36]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[36], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[36]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[36]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[36]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[36], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[36]~13\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[36]~13, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[18]\, inst7|sdram_controller|active_addr[18], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector85~2\, inst7|sdram_controller|Selector85~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector85~3\, inst7|sdram_controller|Selector85~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector86~2\, inst7|sdram_controller|Selector86~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector86~3\, inst7|sdram_controller|Selector86~3, cmv_controller, 1
instance = comp, \inst7|sdram_controller|m_addr[7]~2\, inst7|sdram_controller|m_addr[7]~2, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector87~0\, inst7|sdram_controller|Selector87~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[8]\, inst7|width_adapter|address_reg[8], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[26]~14\, inst7|width_adapter|out_data[26]~14, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[25]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[25]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[25]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[25], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[25]~15\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[25]~15, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector87~1\, inst7|sdram_controller|Selector87~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[7]~feeder\, inst7|width_adapter|address_reg[7]~feeder, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[7]\, inst7|width_adapter|address_reg[7], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[25]~15\, inst7|width_adapter|out_data[25]~15, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[24]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[24], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[24]~16\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[24]~16, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[6]\, inst7|sdram_controller|active_addr[6], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector88~0\, inst7|sdram_controller|Selector88~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector88~1\, inst7|sdram_controller|Selector88~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[6]~feeder\, inst7|width_adapter|address_reg[6]~feeder, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[6]\, inst7|width_adapter|address_reg[6], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[24]~16\, inst7|width_adapter|out_data[24]~16, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[23]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[23], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[23]~17\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[23]~17, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[5]\, inst7|sdram_controller|active_addr[5], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector89~0\, inst7|sdram_controller|Selector89~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector89~1\, inst7|sdram_controller|Selector89~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[5]~feeder\, inst7|width_adapter|address_reg[5]~feeder, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[5]\, inst7|width_adapter|address_reg[5], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[23]~17\, inst7|width_adapter|out_data[23]~17, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[22]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[22], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[22]~18\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[22]~18, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[4]\, inst7|sdram_controller|active_addr[4], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector90~0\, inst7|sdram_controller|Selector90~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[14]~feeder\, inst7|width_adapter|address_reg[14]~feeder, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[14]\, inst7|width_adapter|address_reg[14], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[32]~5\, inst7|width_adapter|out_data[32]~5, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[31]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[31]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[31]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[31], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[31]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[31], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[31]~6\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[31]~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[13]\, inst7|sdram_controller|active_addr[13], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector90~1\, inst7|sdram_controller|Selector90~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector91~0\, inst7|sdram_controller|Selector91~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[4]\, inst7|width_adapter|address_reg[4], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[22]~18\, inst7|width_adapter|out_data[22]~18, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[21]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[21], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[21]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[21], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[21]~19\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[21]~19, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[13]~feeder\, inst7|width_adapter|address_reg[13]~feeder, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[13]\, inst7|width_adapter|address_reg[13], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[31]~6\, inst7|width_adapter|out_data[31]~6, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[30]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[30], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[30]~7\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[30]~7, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[12]\, inst7|sdram_controller|active_addr[12], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector91~1\, inst7|sdram_controller|Selector91~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[3]\, inst7|width_adapter|address_reg[3], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[21]~19\, inst7|width_adapter|out_data[21]~19, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[20]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[20], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[20]~20\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[20]~20, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[2]\, inst7|sdram_controller|active_addr[2], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector92~0\, inst7|sdram_controller|Selector92~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[11]\, inst7|sdram_controller|active_addr[11], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector92~1\, inst7|sdram_controller|Selector92~1, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[2]~feeder\, inst7|width_adapter|address_reg[2]~feeder, cmv_controller, 1
instance = comp, \inst7|width_adapter|address_reg[2]\, inst7|width_adapter|address_reg[2], cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[20]~20\, inst7|width_adapter|out_data[20]~20, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[19]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[19], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[19]~21\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[19]~21, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[1]\, inst7|sdram_controller|active_addr[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector93~0\, inst7|sdram_controller|Selector93~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector93~1\, inst7|sdram_controller|Selector93~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector94~0\, inst7|sdram_controller|Selector94~0, cmv_controller, 1
instance = comp, \inst7|width_adapter|out_data[19]~21\, inst7|width_adapter|out_data[19]~21, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[18]~feeder\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[18]~feeder, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[18]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[18], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[18]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[18], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[18]~22\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[18]~22, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[0]\, inst7|sdram_controller|active_addr[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector94~1\, inst7|sdram_controller|Selector94~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_addr[21]\, inst7|sdram_controller|active_addr[21], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector95~0\, inst7|sdram_controller|Selector95~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|WideOr16~0\, inst7|sdram_controller|WideOr16~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector96~0\, inst7|sdram_controller|Selector96~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|comb~0\, inst7|sdram_controller|comb~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[17]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[17], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[17]~23\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[17]~23, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_dqm[1]\, inst7|sdram_controller|active_dqm[1], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector113~0\, inst7|sdram_controller|Selector113~0, cmv_controller, 1
instance = comp, \inst7|sdram_controller|comb~1\, inst7|sdram_controller|comb~1, cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[16]\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[16], cmv_controller, 1
instance = comp, \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[16]~24\, inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[16]~24, cmv_controller, 1
instance = comp, \inst7|sdram_controller|active_dqm[0]\, inst7|sdram_controller|active_dqm[0], cmv_controller, 1
instance = comp, \inst7|sdram_controller|Selector114~0\, inst7|sdram_controller|Selector114~0, cmv_controller, 1
instance = comp, \altera_reserved_tms~I\, altera_reserved_tms, cmv_controller, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, cmv_controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, cmv_controller, 1
instance = comp, \SDRAM_CAS_N~I\, SDRAM_CAS_N, cmv_controller, 1
instance = comp, \LVDS_OUTCH[15]~I\, LVDS_OUTCH[15], cmv_controller, 1
instance = comp, \LVDS_OUTCH[14]~I\, LVDS_OUTCH[14], cmv_controller, 1
instance = comp, \LVDS_OUTCH[13]~I\, LVDS_OUTCH[13], cmv_controller, 1
instance = comp, \LVDS_OUTCH[12]~I\, LVDS_OUTCH[12], cmv_controller, 1
instance = comp, \LVDS_OUTCH[11]~I\, LVDS_OUTCH[11], cmv_controller, 1
instance = comp, \LVDS_OUTCH[10]~I\, LVDS_OUTCH[10], cmv_controller, 1
instance = comp, \LVDS_OUTCH[9]~I\, LVDS_OUTCH[9], cmv_controller, 1
instance = comp, \LVDS_OUTCH[7]~I\, LVDS_OUTCH[7], cmv_controller, 1
instance = comp, \LVDS_OUTCH[6]~I\, LVDS_OUTCH[6], cmv_controller, 1
instance = comp, \LVDS_OUTCH[5]~I\, LVDS_OUTCH[5], cmv_controller, 1
instance = comp, \LVDS_OUTCH[4]~I\, LVDS_OUTCH[4], cmv_controller, 1
instance = comp, \LVDS_OUTCH[3]~I\, LVDS_OUTCH[3], cmv_controller, 1
instance = comp, \LVDS_OUTCH[2]~I\, LVDS_OUTCH[2], cmv_controller, 1
instance = comp, \LVDS_OUTCH[1]~I\, LVDS_OUTCH[1], cmv_controller, 1
instance = comp, \SDRAM_CKE~I\, SDRAM_CKE, cmv_controller, 1
instance = comp, \SDRAM_CS_N~I\, SDRAM_CS_N, cmv_controller, 1
instance = comp, \SDRAM_RAS_N~I\, SDRAM_RAS_N, cmv_controller, 1
instance = comp, \SDRAM_WE_N~I\, SDRAM_WE_N, cmv_controller, 1
instance = comp, \UART_TX~I\, UART_TX, cmv_controller, 1
instance = comp, \SPI_MOSI~I\, SPI_MOSI, cmv_controller, 1
instance = comp, \SPI_SCLK~I\, SPI_SCLK, cmv_controller, 1
instance = comp, \SPI_SS_N~I\, SPI_SS_N, cmv_controller, 1
instance = comp, \SDRAM_CLK~I\, SDRAM_CLK, cmv_controller, 1
instance = comp, \SDRAM_ADDR[11]~I\, SDRAM_ADDR[11], cmv_controller, 1
instance = comp, \SDRAM_ADDR[10]~I\, SDRAM_ADDR[10], cmv_controller, 1
instance = comp, \SDRAM_ADDR[9]~I\, SDRAM_ADDR[9], cmv_controller, 1
instance = comp, \SDRAM_ADDR[8]~I\, SDRAM_ADDR[8], cmv_controller, 1
instance = comp, \SDRAM_ADDR[7]~I\, SDRAM_ADDR[7], cmv_controller, 1
instance = comp, \SDRAM_ADDR[6]~I\, SDRAM_ADDR[6], cmv_controller, 1
instance = comp, \SDRAM_ADDR[5]~I\, SDRAM_ADDR[5], cmv_controller, 1
instance = comp, \SDRAM_ADDR[4]~I\, SDRAM_ADDR[4], cmv_controller, 1
instance = comp, \SDRAM_ADDR[3]~I\, SDRAM_ADDR[3], cmv_controller, 1
instance = comp, \SDRAM_ADDR[2]~I\, SDRAM_ADDR[2], cmv_controller, 1
instance = comp, \SDRAM_ADDR[1]~I\, SDRAM_ADDR[1], cmv_controller, 1
instance = comp, \SDRAM_ADDR[0]~I\, SDRAM_ADDR[0], cmv_controller, 1
instance = comp, \SDRAM_BA[1]~I\, SDRAM_BA[1], cmv_controller, 1
instance = comp, \SDRAM_BA[0]~I\, SDRAM_BA[0], cmv_controller, 1
instance = comp, \SDRAM_DQM[1]~I\, SDRAM_DQM[1], cmv_controller, 1
instance = comp, \SDRAM_DQM[0]~I\, SDRAM_DQM[0], cmv_controller, 1
instance = comp, \altera_reserved_tdo~I\, altera_reserved_tdo, cmv_controller, 1
