# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project RISCVIMF
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# 24 compiles, 0 failed with no errors.
vsim work.rvsimtb
# vsim work.rvsimtb 
# Start time: 14:44:41 on Jul 27,2025
# Loading sv_std.std
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run -all
# Test started
# Simulation failed
# ** Note: $stop    : D:/projects/RISCV/src/rvsimtb.sv(35)
#    Time: 245 ps  Iteration: 1  Instance: /rvsimtb
# Break in Module rvsimtb at D:/projects/RISCV/src/rvsimtb.sv line 35
add wave -position insertpoint  \
sim:/rvsimtb/clk
add wave -position insertpoint  \
sim:/rvsimtb/reset
add wave -position insertpoint sim:/rvsimtb/dut/rv1/d/regfile/*
add wave -position insertpoint  \
sim:/rvsimtb/dut/rv1/d/regfile/regfile
add wave -position insertpoint  \
sim:/rvsimtb/dut/dmem/RAM
restart -f
run -all
# Test started
# Simulation failed
# ** Note: $stop    : D:/projects/RISCV/src/rvsimtb.sv(35)
#    Time: 245 ps  Iteration: 1  Instance: /rvsimtb
# Break in Module rvsimtb at D:/projects/RISCV/src/rvsimtb.sv line 35
# Compile of ctrlpiperegD_Ex.sv was successful.
# Compile of ctrlpiperegEx_M.sv was successful.
# Compile of ctrlpiperegM_W.sv was successful.
# Compile of datamem.sv was successful.
# Compile of datapath.sv was successful.
# Compile of extendunit.sv was successful.
# Compile of flopenr.sv was successful.
# Compile of hazardunit.sv was successful.
# Compile of instructionmem.sv was successful.
# Compile of maindecoder.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux3.sv was successful.
# Compile of piperegD_Ex.sv was successful.
# Compile of piperegEx_M.sv was successful.
# Compile of piperegF_D.sv was successful.
# Compile of piperegM_W.sv was successful.
# Compile of registerfile.sv was successful.
# Compile of riscvprocessor.sv was successful.
# Compile of rvsimtb.sv was successful.
# Compile of top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of aludecoder.sv was successful.
# Compile of controller.sv was successful.
# 24 compiles, 0 failed with no errors.
restart -f
# Loading work.rvsimtb
# Loading work.top
# Loading work.riscvprocessor
# Loading work.controller
# Loading work.maindecoder
# Loading work.aludecoder
# Loading work.ctrlpiperegD_Ex
# Loading work.ctrlpiperegEx_M
# Loading work.ctrlpiperegM_W
# Loading work.datapath
# Loading work.mux2
# Loading work.programcounter
# Loading work.adder
# Loading work.piperegF_D
# Loading work.registerfile
# Loading work.extendunit
# Loading work.piperegD_Ex
# Loading work.mux3
# Loading work.alu
# Loading work.piperegEx_M
# Loading work.piperegM_W
# Loading work.hazardunit
# Loading work.instructionmem
# Loading work.datamem
run -all
# Test started
# Simulation succeeded
# ** Note: $stop    : D:/projects/RISCV/src/rvsimtb.sv(32)
#    Time: 245 ps  Iteration: 1  Instance: /rvsimtb
# Break in Module rvsimtb at D:/projects/RISCV/src/rvsimtb.sv line 32
# End time: 14:53:54 on Jul 27,2025, Elapsed time: 0:09:13
# Errors: 0, Warnings: 0
