{"vcs1":{"timestamp_begin":1681675066.505582547, "rt":0.78, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681675067.316996214, "rt":1.00, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681675068.343505618, "rt":0.66, "ut":0.05, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681675066.215832703}
{"VCS_COMP_START_TIME": 1681675066.215832703}
{"VCS_COMP_END_TIME": 1681675069.628371254}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
