
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003683                       # Number of seconds simulated
sim_ticks                                  3682566198                       # Number of ticks simulated
final_tick                               533253910452                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69427                       # Simulator instruction rate (inst/s)
host_op_rate                                    87865                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 126150                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889932                       # Number of bytes of host memory used
host_seconds                                 29191.89                       # Real time elapsed on the host
sim_insts                                  2026707872                       # Number of instructions simulated
sim_ops                                    2564931464                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       406016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       113280                       # Number of bytes read from this memory
system.physmem.bytes_read::total               530048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       140416                       # Number of bytes written to this memory
system.physmem.bytes_written::total            140416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3172                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          885                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4141                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1097                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1097                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1494610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    110253551                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1425093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30761158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143934412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1494610                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1425093                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2919703                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38129932                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38129932                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38129932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1494610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    110253551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1425093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30761158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              182064344                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8831095                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085121                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533046                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206326                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1257576                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195140                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299901                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8851                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16781582                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085121                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495041                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038765                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        830735                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8575226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.401369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.309806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4979917     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354374      4.13%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337007      3.93%     66.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315518      3.68%     69.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261957      3.05%     72.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187609      2.19%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134664      1.57%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209957      2.45%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794223     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8575226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349348                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.900283                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474762                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       796618                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436534                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41899                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825410                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496409                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19956249                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10429                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825410                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3656068                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         422671                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        92621                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290316                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288137                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19364845                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          105                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156984                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81138                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26845813                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90209291                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90209291                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795126                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10050640                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3612                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1888                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           701294                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900208                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23768                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       423801                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18050448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3497                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604219                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23298                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5719330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17496225                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          242                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8575226                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.703071                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838571                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3093033     36.07%     36.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711292     19.96%     56.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1362105     15.88%     71.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815132      9.51%     81.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       832060      9.70%     91.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381138      4.44%     95.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243568      2.84%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67201      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69697      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8575226                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63911     58.38%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21049     19.23%     77.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24511     22.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011344     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200458      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543686     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847137      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604219                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.653727                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109471                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007496                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37916432                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23773494                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14233381                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14713690                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45760                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667847                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          383                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          223                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233291                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825410                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         333851                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14325                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18053946                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84710                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900208                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015263                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1875                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9714                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1435                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          223                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238558                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14363946                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465557                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240272                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299581                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019041                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834024                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.626519                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14243775                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14233381                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201961                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24903157                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.611735                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369510                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5815663                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205490                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7749816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.579288                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.109628                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3161203     40.79%     40.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048031     26.43%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849346     10.96%     78.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431163      5.56%     83.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450166      5.81%     89.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226719      2.93%     92.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155611      2.01%     94.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89563      1.16%     95.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338014      4.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7749816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014332                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232361                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757709                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009332                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338014                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25466499                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36935686                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 255869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.883109                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.883109                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.132362                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.132362                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64926099                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475907                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18717264                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3250                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8831095                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3252503                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2648866                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       220004                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1343500                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1270212                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          343870                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9808                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3410419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17746945                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3252503                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1614082                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3936066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1128345                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        545601                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1671154                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89564                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8798440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.319235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4862374     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          407982      4.64%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          406973      4.63%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          506285      5.75%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          157617      1.79%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          198866      2.26%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165976      1.89%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152546      1.73%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1939821     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8798440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368301                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.009597                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3576901                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       517405                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3762907                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35182                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        906038                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       551212                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          307                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21155211                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1806                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        906038                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3738615                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          50236                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       279740                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3634128                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       189676                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20427759                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        117978                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        50816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28682148                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95180697                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95180697                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17851640                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10830467                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3834                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2063                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           518066                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1888550                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       980973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9103                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       358685                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19206777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15483795                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31361                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6374288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19260473                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          228                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8798440                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759834                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.905645                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3149992     35.80%     35.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1806177     20.53%     56.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1241207     14.11%     70.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       850244      9.66%     80.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       829835      9.43%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       405481      4.61%     94.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       382506      4.35%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61293      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71705      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8798440                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          98390     76.26%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15725     12.19%     88.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14898     11.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12944438     83.60%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193911      1.25%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1770      0.01%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1533733      9.91%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       809943      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15483795                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.753327                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129013                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008332                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39926404                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25585046                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15053651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15612808                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        19508                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       723397                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241312                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        906038                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26496                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4449                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19210629                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42267                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1888550                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       980973                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2045                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          138                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       256909                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15218844                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1431860                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       264951                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2216656                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2174374                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            784796                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.723325                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15071093                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15053651                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9775769                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27583259                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.704619                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354409                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10383900                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12800226                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6410388                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3619                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       221629                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7892402                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.157821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3133898     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2141860     27.14%     66.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       870449     11.03%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       474318      6.01%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       417488      5.29%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       171691      2.18%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191675      2.43%     93.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       112127      1.42%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       378896      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7892402                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10383900                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12800226                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1904791                       # Number of memory references committed
system.switch_cpus1.commit.loads              1165142                       # Number of loads committed
system.switch_cpus1.commit.membars               1798                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1857572                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11522727                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       264557                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       378896                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26723938                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39328169                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  32655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10383900                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12800226                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10383900                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850460                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850460                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175834                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175834                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68314321                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20926198                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19544147                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3614                       # number of misc regfile writes
system.l20.replacements                          3215                       # number of replacements
system.l20.tagsinuse                      2047.154403                       # Cycle average of tags in use
system.l20.total_refs                          311748                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5263                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.233897                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.427208                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    19.715784                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1112.937811                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           907.073599                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003627                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009627                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.543427                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.442907                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999587                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7250                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7251                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1180                       # number of Writeback hits
system.l20.Writeback_hits::total                 1180                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         7298                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7299                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         7298                       # number of overall hits
system.l20.overall_hits::total                   7299                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3172                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3215                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3172                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3215                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3172                       # number of overall misses
system.l20.overall_misses::total                 3215                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6071067                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    307396874                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      313467941                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6071067                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    307396874                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       313467941                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6071067                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    307396874                       # number of overall miss cycles
system.l20.overall_miss_latency::total      313467941                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10422                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10466                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1180                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1180                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10470                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10514                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10470                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10514                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.304356                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.307185                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.302961                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.305783                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.302961                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.305783                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 141187.604651                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 96909.481084                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 97501.692379                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 141187.604651                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 96909.481084                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 97501.692379                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 141187.604651                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 96909.481084                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 97501.692379                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 593                       # number of writebacks
system.l20.writebacks::total                      593                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3172                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3215                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3172                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3215                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3172                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3215                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5752344                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    283849285                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    289601629                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5752344                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    283849285                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    289601629                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5752344                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    283849285                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    289601629                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.304356                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.307185                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.302961                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.305783                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.302961                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.305783                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133775.441860                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89485.903216                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90078.267185                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 133775.441860                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 89485.903216                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90078.267185                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 133775.441860                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 89485.903216                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90078.267185                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           925                       # number of replacements
system.l21.tagsinuse                      2046.646061                       # Cycle average of tags in use
system.l21.total_refs                          210851                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2973                       # Sample count of references to valid blocks.
system.l21.avg_refs                         70.921964                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           40.490541                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.626737                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   446.932001                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1522.596781                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019771                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.017884                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.218229                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.743455                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999339                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3150                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3151                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             963                       # number of Writeback hits
system.l21.Writeback_hits::total                  963                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           40                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   40                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3190                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3191                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3190                       # number of overall hits
system.l21.overall_hits::total                   3191                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          886                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  927                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          886                       # number of demand (read+write) misses
system.l21.demand_misses::total                   927                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          886                       # number of overall misses
system.l21.overall_misses::total                  927                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6332424                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     78163681                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       84496105                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6332424                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     78163681                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        84496105                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6332424                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     78163681                       # number of overall miss cycles
system.l21.overall_miss_latency::total       84496105                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4036                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4078                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          963                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              963                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           40                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               40                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4076                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4118                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4076                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4118                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.219524                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.227317                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.217370                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.225109                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.217370                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.225109                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 154449.365854                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 88220.858916                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91150.059331                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 154449.365854                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 88220.858916                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91150.059331                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 154449.365854                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 88220.858916                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91150.059331                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 504                       # number of writebacks
system.l21.writebacks::total                      504                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          886                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             927                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          886                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              927                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          886                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             927                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6016508                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     71288827                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     77305335                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6016508                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     71288827                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     77305335                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6016508                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     71288827                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     77305335                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.219524                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.227317                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.217370                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.225109                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.217370                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.225109                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 146744.097561                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80461.430023                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83393.025890                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 146744.097561                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 80461.430023                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 83393.025890                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 146744.097561                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 80461.430023                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 83393.025890                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               577.862966                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641599                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712207.861538                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.900614                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.962352                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063943                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862119                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926062                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632905                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632905                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632905                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632905                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632905                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632905                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total           71                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9360760                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9360760                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9360760                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9360760                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9360760                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9360760                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 131841.690141                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 131841.690141                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 131841.690141                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 131841.690141                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 131841.690141                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 131841.690141                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           27                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           27                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6258967                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6258967                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6258967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6258967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6258967                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6258967                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 142249.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142249.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 142249.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142249.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 142249.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142249.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10470                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373723                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10726                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16257.106377                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.318372                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.681628                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899681                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100319                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128974                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128974                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1625                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907455                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907455                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907455                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907455                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37233                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37233                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37396                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37396                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37396                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37396                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1703896567                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1703896567                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5187128                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5187128                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1709083695                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1709083695                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1709083695                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1709083695                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944851                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944851                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944851                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944851                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031927                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031927                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019228                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019228                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019228                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019228                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45763.074880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45763.074880                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31822.871166                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31822.871166                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45702.312948                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45702.312948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45702.312948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45702.312948                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1180                       # number of writebacks
system.cpu0.dcache.writebacks::total             1180                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26811                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26926                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26926                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26926                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26926                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10422                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10422                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10470                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10470                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    372395377                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    372395377                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       920409                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       920409                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    373315786                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    373315786                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    373315786                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    373315786                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008937                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008937                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005383                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005383                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005383                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005383                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 35731.661581                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35731.661581                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19175.187500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19175.187500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 35655.757975                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35655.757975                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 35655.757975                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35655.757975                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               507.547189                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008003842                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1976478.121569                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.547189                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063377                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.813377                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1671094                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1671094                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1671094                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1671094                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1671094                       # number of overall hits
system.cpu1.icache.overall_hits::total        1671094                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8688398                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8688398                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8688398                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8688398                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8688398                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8688398                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1671154                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1671154                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1671154                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1671154                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1671154                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1671154                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144806.633333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144806.633333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144806.633333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144806.633333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144806.633333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144806.633333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6435680                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6435680                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6435680                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6435680                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6435680                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6435680                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 153230.476190                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 153230.476190                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 153230.476190                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 153230.476190                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 153230.476190                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 153230.476190                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4075                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148935076                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4331                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34388.149619                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.202915                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.797085                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871886                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128114                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1121798                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1121798                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       735750                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        735750                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1982                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1982                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1807                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1807                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1857548                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1857548                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1857548                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1857548                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7887                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7887                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8055                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8055                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8055                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8055                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    289377634                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    289377634                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5604534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5604534                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    294982168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    294982168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    294982168                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    294982168                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1129685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1129685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       735918                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       735918                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1865603                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1865603                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1865603                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1865603                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006982                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006982                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000228                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000228                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004318                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004318                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004318                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36690.456954                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36690.456954                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33360.321429                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33360.321429                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36621.001614                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36621.001614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36621.001614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36621.001614                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          963                       # number of writebacks
system.cpu1.dcache.writebacks::total              963                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3851                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3851                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3979                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3979                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3979                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3979                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4036                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4036                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           40                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4076                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4076                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4076                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4076                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    107529412                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    107529412                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       918126                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       918126                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    108447538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    108447538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    108447538                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    108447538                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26642.569871                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26642.569871                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22953.150000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22953.150000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26606.363592                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26606.363592                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26606.363592                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26606.363592                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
