============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:42:26 pm
  Module:                 USARTn
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (23861 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    4883                  
             Slack:=   23861                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_2_1  
  output_delay            10000            USARTn_constraints_s_line_68_36_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)        1  2.7    53     0   12256    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2         1  1.3    72    81   12337    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.4   204   391   12728    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  6.8   379   292   13020    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  4.7   169   408   13429    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4  9.0   251   373   13802    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 14.3   450   363   14164    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.1   201  1134   15299    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.1   230   896   16195    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2   260   944   17139    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   17139    (-,-) 
#-------------------------------------------------------------------------------------------



Path 2: MET (23870 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            7     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2257     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2257                  
       Input Delay:-   10000                  
         Data Path:-    4872                  
             Slack:=   23870                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_1_1  
  output_delay            10000            USARTn_constraints_s_line_68_36_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      R     (arrival)        1  3.0    54     0   12257    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN F     NOR2HDV2         1  1.3    72    71   12328    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.4   204   391   12719    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  6.8   379   292   13011    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  4.7   169   408   13420    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4  9.0   251   373   13792    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 14.3   450   363   14155    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.1   201  1134   15290    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.1   230   896   16186    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2   260   944   17130    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   17130    (-,-) 
#-------------------------------------------------------------------------------------------



Path 3: MET (24018 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    4726                  
             Slack:=   24018                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_2_1  
  output_delay            10000            USARTn_constraints_s_line_68_36_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)        1  2.7    53     0   12256    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2         1  1.3    72    81   12337    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.4   204   391   12728    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  6.8   379   292   13020    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  4.7   169   408   13429    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4  9.0   251   373   13802    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 15.0   335   302   14103    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       B1->Z  F     AO222HDV1        1  1.1   201  1039   15142    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.1   230   896   16039    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2   260   944   16982    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   16982    (-,-) 
#-------------------------------------------------------------------------------------------



Path 4: MET (24018 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    4726                  
             Slack:=   24018                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_2_1  
  output_delay            10000            USARTn_constraints_s_line_68_39_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)        1  2.7    53     0   12256    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2         1  1.3    72    81   12337    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.4   204   391   12728    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  6.8   379   292   13020    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  4.7   169   408   13429    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4  9.0   251   373   13802    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 15.0   335   302   14103    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14049__1705/Z  -       B1->Z  F     AO222HDV1        1  1.1   200  1039   15142    (-,-) 
  n_505           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14042__4319/Z  -       C->Z   F     AO221HDV0        1  1.1   230   896   16038    (-,-) 
  n_510           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14035__1666/Z  -       C->Z   F     AO221HDV0        1  2.2   260   944   16982    (-,-) 
  dbus_out[0]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[0]     -       -      F     (port)           -    -     -     0   16982    (-,-) 
#-------------------------------------------------------------------------------------------



Path 5: MET (24027 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            7     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2257     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2257                  
       Input Delay:-   10000                  
         Data Path:-    4716                  
             Slack:=   24027                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_1_1  
  output_delay            10000            USARTn_constraints_s_line_68_36_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      R     (arrival)        1  3.0    54     0   12257    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN F     NOR2HDV2         1  1.3    72    71   12328    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.4   204   391   12719    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  6.8   379   292   13011    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  4.7   169   408   13420    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4  9.0   251   373   13792    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 15.0   335   302   14094    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       B1->Z  F     AO222HDV1        1  1.1   201  1039   15133    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.1   230   896   16029    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2   260   944   16973    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   16973    (-,-) 
#-------------------------------------------------------------------------------------------



Path 6: MET (24027 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            7     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2257     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2257                  
       Input Delay:-   10000                  
         Data Path:-    4716                  
             Slack:=   24027                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_1_1  
  output_delay            10000            USARTn_constraints_s_line_68_39_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      R     (arrival)        1  3.0    54     0   12257    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN F     NOR2HDV2         1  1.3    72    71   12328    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.4   204   391   12719    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  6.8   379   292   13011    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  4.7   169   408   13420    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4  9.0   251   373   13792    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 15.0   335   302   14094    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14049__1705/Z  -       B1->Z  F     AO222HDV1        1  1.1   200  1039   15133    (-,-) 
  n_505           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14042__4319/Z  -       C->Z   F     AO221HDV0        1  1.1   230   896   16029    (-,-) 
  n_510           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14035__1666/Z  -       C->Z   F     AO221HDV0        1  2.2   260   944   16973    (-,-) 
  dbus_out[0]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[0]     -       -      F     (port)           -    -     -     0   16973    (-,-) 
#-------------------------------------------------------------------------------------------



Path 7: MET (24174 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[5]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    4570                  
             Slack:=   24174                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_7_1  
  output_delay            10000            USARTn_constraints_s_line_68_36_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[5]     -       -      R     (arrival)        1  2.5    53     0   12256    (-,-) 
  ram_Addr[5]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       B3->ZN F     INOR4HDV2        1  2.4   204   160   12415    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  6.8   379   292   12708    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  4.7   169   408   13116    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4  9.0   251   373   13489    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 14.3   450   363   13852    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.1   201  1134   14986    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.1   230   896   15882    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2   260   944   16826    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   16826    (-,-) 
#-------------------------------------------------------------------------------------------



Path 8: MET (24183 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    4561                  
             Slack:=   24183                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_8_1  
  output_delay            10000            USARTn_constraints_s_line_68_36_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[4]     -       -      R     (arrival)        1  2.6    53     0   12256    (-,-) 
  ram_Addr[4]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       B2->ZN F     INOR4HDV2        1  2.4   204   150   12406    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  6.8   379   292   12698    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  4.7   169   408   13107    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4  9.0   251   373   13479    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 14.3   450   363   13842    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.1   201  1134   14977    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.1   230   896   15873    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2   260   944   16817    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   16817    (-,-) 
#-------------------------------------------------------------------------------------------



Path 9: MET (24198 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[3]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    4546                  
             Slack:=   24198                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_9_1  
  output_delay            10000            USARTn_constraints_s_line_68_36_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[3]     -       -      R     (arrival)        1  2.6    53     0   12256    (-,-) 
  ram_Addr[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       B1->ZN F     INOR4HDV2        1  2.4   204   135   12391    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  6.8   379   292   12683    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  4.7   169   408   13092    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4  9.0   251   373   13464    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 14.3   450   363   13828    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.1   201  1134   14962    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.1   230   896   15858    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2   260   944   16802    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   16802    (-,-) 
#-------------------------------------------------------------------------------------------



Path 10: MET (24260 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    4484                  
             Slack:=   24260                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_2_1  
  output_delay            10000            USARTn_constraints_s_line_68_39_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)      1  2.7    53     0   12256    (-,-) 
  ram_Addr[10]    -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2       1  1.3    72    81   12337    (-,-) 
  n_458           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2      1  2.4   204   391   12728    (-,-) 
  n_464           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2      3  6.8   379   292   13020    (-,-) 
  n_467           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14088__7482/Z  -       A1->Z  R     OR2HDV2RD      5 10.5   193   376   13396    (-,-) 
  n_473           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g18091/ZN       -       B1->ZN F     INOR3HDV1      8 15.8   485   356   13752    (-,-) 
  n_583           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14049__1705/Z  -       A1->Z  F     AO222HDV1      1  1.1   200  1148   14901    (-,-) 
  n_505           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14042__4319/Z  -       C->Z   F     AO221HDV0      1  1.1   230   896   15797    (-,-) 
  n_510           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14035__1666/Z  -       C->Z   F     AO221HDV0      1  2.2   260   944   16740    (-,-) 
  dbus_out[0]     -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]     -       -      F     (port)         -    -     -     0   16740    (-,-) 
#-----------------------------------------------------------------------------------------



Path 11: MET (24261 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[8]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    4483                  
             Slack:=   24261                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_4_1  
  output_delay            10000            USARTn_constraints_s_line_68_36_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[8]     -       -      R     (arrival)        1  2.7    53     0   12256    (-,-) 
  ram_Addr[8]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14119__5526/ZN -       A2->ZN F     NOR2HDV2         1  2.4    86    89   12346    (-,-) 
  n_459           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A2->ZN R     NAND4HDV2        3  6.8   379   275   12620    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  4.7   169   408   13029    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4  9.0   251   373   13402    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 14.3   450   363   13765    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.1   201  1134   14899    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.1   230   896   15795    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2   260   944   16739    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   16739    (-,-) 
#-------------------------------------------------------------------------------------------



Path 12: MET (24269 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            7     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2257     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2257                  
       Input Delay:-   10000                  
         Data Path:-    4474                  
             Slack:=   24269                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_1_1  
  output_delay            10000            USARTn_constraints_s_line_68_39_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      R     (arrival)      1  3.0    54     0   12257    (-,-) 
  ram_Addr[11]    -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN F     NOR2HDV2       1  1.3    72    71   12328    (-,-) 
  n_458           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2      1  2.4   204   391   12719    (-,-) 
  n_464           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2      3  6.8   379   292   13011    (-,-) 
  n_467           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14088__7482/Z  -       A1->Z  R     OR2HDV2RD      5 10.5   193   376   13387    (-,-) 
  n_473           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g18091/ZN       -       B1->ZN F     INOR3HDV1      8 15.8   485   356   13743    (-,-) 
  n_583           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14049__1705/Z  -       A1->Z  F     AO222HDV1      1  1.1   200  1148   14892    (-,-) 
  n_505           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14042__4319/Z  -       C->Z   F     AO221HDV0      1  1.1   230   896   15788    (-,-) 
  n_510           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14035__1666/Z  -       C->Z   F     AO221HDV0      1  2.2   260   944   16731    (-,-) 
  dbus_out[0]     -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]     -       -      F     (port)         -    -     -     0   16731    (-,-) 
#-----------------------------------------------------------------------------------------



Path 13: MET (24270 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) ram_Addr[9]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            7     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2257     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2257                  
       Input Delay:-   10000                  
         Data Path:-    4472                  
             Slack:=   24270                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_3_1  
  output_delay            10000            USARTn_constraints_s_line_68_36_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[9]     -       -      R     (arrival)        1  3.0    54     0   12257    (-,-) 
  ram_Addr[9]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14119__5526/ZN -       A1->ZN F     NOR2HDV2         1  2.4    86    79   12336    (-,-) 
  n_459           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A2->ZN R     NAND4HDV2        3  6.8   379   275   12611    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  4.7   169   408   13020    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4  9.0   251   373   13392    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 14.3   450   363   13755    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.1   201  1134   14890    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.1   230   896   15786    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2   260   944   16730    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   16730    (-,-) 
#-------------------------------------------------------------------------------------------



Path 14: MET (24284 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    4461                  
             Slack:=   24284                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_2_1  
  output_delay            10000            USARTn_constraints_s_line_68_36_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      F     (arrival)        1  2.8    49     0   12255    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN R     NOR2HDV2         1  1.4   135   142   12397    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN R     INOR4HDV2        1  2.3   412   417   12815    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN F     NAND4HDV2        3  6.2   336   356   13171    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN F     INAND2HDV2       2  4.3   170   469   13640    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN F     NAND3BBHDV2      4  8.6   262   555   14195    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN R     INOR3HDV1        8 14.5  1184   889   15084    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  R     AO222HDV1        1  1.3   162   941   16025    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   R     AO221HDV0        1  1.3   168   334   16359    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   R     AO221HDV0        1  2.2   188   357   16716    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      R     (port)           -    -     -     0   16716    (-,-) 
#-------------------------------------------------------------------------------------------



Path 15: MET (24307 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    4438                  
             Slack:=   24307                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_s_line_67_1_1  
  output_delay            10000            USARTn_constraints_s_line_68_36_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      F     (arrival)        1  2.7    49     0   12255    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN R     NOR2HDV2         1  1.4   135   119   12374    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN R     INOR4HDV2        1  2.3   412   417   12792    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN F     NAND4HDV2        3  6.2   336   356   13148    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN F     INAND2HDV2       2  4.3   170   469   13617    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN F     NAND3BBHDV2      4  8.6   262   555   14172    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN R     INOR3HDV1        8 14.5  1184   889   15061    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  R     AO222HDV1        1  1.3   162   941   16002    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   R     AO221HDV0        1  1.3   168   334   16336    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   R     AO221HDV0        1  2.2   188   357   16693    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      R     (port)           -    -     -     0   16693    (-,-) 
#-------------------------------------------------------------------------------------------

