
IMU_ADXL345.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b48  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  08007d18  08007d18  00017d18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008184  08008184  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008184  08008184  00018184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800818c  0800818c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800818c  0800818c  0001818c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008190  08008190  00018190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008194  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005f8  200001dc  08008370  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007d4  08008370  000207d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff59  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021be  00000000  00000000  00030165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d60  00000000  00000000  00032328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ca0  00000000  00000000  00033088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022bbb  00000000  00000000  00033d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ce3  00000000  00000000  000568e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce557  00000000  00000000  000675c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00135b1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049cc  00000000  00000000  00135b70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007d00 	.word	0x08007d00

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08007d00 	.word	0x08007d00

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 8000f94:	1d39      	adds	r1, r7, #4
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	4803      	ldr	r0, [pc, #12]	; (8000fac <__io_putchar+0x20>)
 8000f9e:	f003 fa68 	bl	8004472 <HAL_UART_Transmit>
	return ch;
 8000fa2:	687b      	ldr	r3, [r7, #4]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	2000024c 	.word	0x2000024c

08000fb0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fb2:	b099      	sub	sp, #100	; 0x64
 8000fb4:	af16      	add	r7, sp, #88	; 0x58
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fb6:	f000 fcf5 	bl	80019a4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fba:	f000 f86f 	bl	800109c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fbe:	f000 f95f 	bl	8001280 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 8000fc2:	f000 f905 	bl	80011d0 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000fc6:	f000 f92d 	bl	8001224 <MX_USB_OTG_FS_PCD_Init>
	MX_I2C1_Init();
 8000fca:	f000 f8d3 	bl	8001174 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	printf("ADX345 example\n");
 8000fce:	482c      	ldr	r0, [pc, #176]	; (8001080 <main+0xd0>)
 8000fd0:	f004 fdf0 	bl	8005bb4 <puts>

	address = ((uint16_t) ADXL345 << 1);
 8000fd4:	4b2b      	ldr	r3, [pc, #172]	; (8001084 <main+0xd4>)
 8000fd6:	22a6      	movs	r2, #166	; 0xa6
 8000fd8:	801a      	strh	r2, [r3, #0]
	initADXL345(hi2c1,address);
 8000fda:	4b2a      	ldr	r3, [pc, #168]	; (8001084 <main+0xd4>)
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	4c2a      	ldr	r4, [pc, #168]	; (8001088 <main+0xd8>)
 8000fe0:	9311      	str	r3, [sp, #68]	; 0x44
 8000fe2:	4668      	mov	r0, sp
 8000fe4:	f104 0310 	add.w	r3, r4, #16
 8000fe8:	2244      	movs	r2, #68	; 0x44
 8000fea:	4619      	mov	r1, r3
 8000fec:	f004 f8dc 	bl	80051a8 <memcpy>
 8000ff0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ff4:	f000 f9f2 	bl	80013dc <initADXL345>

	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		ReadReg(hi2c1, address, (uint8_t) DATAX0, buf_rx, 1);
 8000ff8:	4b22      	ldr	r3, [pc, #136]	; (8001084 <main+0xd4>)
 8000ffa:	881b      	ldrh	r3, [r3, #0]
 8000ffc:	4c22      	ldr	r4, [pc, #136]	; (8001088 <main+0xd8>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	9214      	str	r2, [sp, #80]	; 0x50
 8001002:	4a22      	ldr	r2, [pc, #136]	; (800108c <main+0xdc>)
 8001004:	9213      	str	r2, [sp, #76]	; 0x4c
 8001006:	2232      	movs	r2, #50	; 0x32
 8001008:	9212      	str	r2, [sp, #72]	; 0x48
 800100a:	9311      	str	r3, [sp, #68]	; 0x44
 800100c:	4668      	mov	r0, sp
 800100e:	f104 0310 	add.w	r3, r4, #16
 8001012:	2244      	movs	r2, #68	; 0x44
 8001014:	4619      	mov	r1, r3
 8001016:	f004 f8c7 	bl	80051a8 <memcpy>
 800101a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800101e:	f000 fa35 	bl	800148c <ReadReg>
		int DATAX = (((int) buf_rx[1]) << 8) | (int) buf_rx[0];
 8001022:	4b1a      	ldr	r3, [pc, #104]	; (800108c <main+0xdc>)
 8001024:	785b      	ldrb	r3, [r3, #1]
 8001026:	021b      	lsls	r3, r3, #8
 8001028:	4a18      	ldr	r2, [pc, #96]	; (800108c <main+0xdc>)
 800102a:	7812      	ldrb	r2, [r2, #0]
 800102c:	4313      	orrs	r3, r2
 800102e:	607b      	str	r3, [r7, #4]
		float datax = DATAX/256.0;
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff fa97 	bl	8000564 <__aeabi_i2d>
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	4b15      	ldr	r3, [pc, #84]	; (8001090 <main+0xe0>)
 800103c:	f7ff fc26 	bl	800088c <__aeabi_ddiv>
 8001040:	4602      	mov	r2, r0
 8001042:	460b      	mov	r3, r1
 8001044:	4610      	mov	r0, r2
 8001046:	4619      	mov	r1, r3
 8001048:	f7ff fdce 	bl	8000be8 <__aeabi_d2f>
 800104c:	4603      	mov	r3, r0
 800104e:	603b      	str	r3, [r7, #0]
		printf("DEVID: %02x %02x %02x %f \r\n",DEVID, buf_rx[1], buf_rx[0], datax);
 8001050:	4b10      	ldr	r3, [pc, #64]	; (8001094 <main+0xe4>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	461c      	mov	r4, r3
 8001056:	4b0d      	ldr	r3, [pc, #52]	; (800108c <main+0xdc>)
 8001058:	785b      	ldrb	r3, [r3, #1]
 800105a:	461d      	mov	r5, r3
 800105c:	4b0b      	ldr	r3, [pc, #44]	; (800108c <main+0xdc>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	461e      	mov	r6, r3
 8001062:	6838      	ldr	r0, [r7, #0]
 8001064:	f7ff fa90 	bl	8000588 <__aeabi_f2d>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	e9cd 2300 	strd	r2, r3, [sp]
 8001070:	4633      	mov	r3, r6
 8001072:	462a      	mov	r2, r5
 8001074:	4621      	mov	r1, r4
 8001076:	4808      	ldr	r0, [pc, #32]	; (8001098 <main+0xe8>)
 8001078:	f004 fd16 	bl	8005aa8 <iprintf>
	while (1) {
 800107c:	e7bc      	b.n	8000ff8 <main+0x48>
 800107e:	bf00      	nop
 8001080:	08007d18 	.word	0x08007d18
 8001084:	2000079c 	.word	0x2000079c
 8001088:	200001f8 	.word	0x200001f8
 800108c:	200007ac 	.word	0x200007ac
 8001090:	40700000 	.word	0x40700000
 8001094:	200007b8 	.word	0x200007b8
 8001098:	08007d28 	.word	0x08007d28

0800109c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b094      	sub	sp, #80	; 0x50
 80010a0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80010a2:	f107 031c 	add.w	r3, r7, #28
 80010a6:	2234      	movs	r2, #52	; 0x34
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f004 f88a 	bl	80051c4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80010b0:	f107 0308 	add.w	r3, r7, #8
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80010c0:	2300      	movs	r3, #0
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	4b29      	ldr	r3, [pc, #164]	; (800116c <SystemClock_Config+0xd0>)
 80010c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c8:	4a28      	ldr	r2, [pc, #160]	; (800116c <SystemClock_Config+0xd0>)
 80010ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ce:	6413      	str	r3, [r2, #64]	; 0x40
 80010d0:	4b26      	ldr	r3, [pc, #152]	; (800116c <SystemClock_Config+0xd0>)
 80010d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d8:	607b      	str	r3, [r7, #4]
 80010da:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010dc:	2300      	movs	r3, #0
 80010de:	603b      	str	r3, [r7, #0]
 80010e0:	4b23      	ldr	r3, [pc, #140]	; (8001170 <SystemClock_Config+0xd4>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a22      	ldr	r2, [pc, #136]	; (8001170 <SystemClock_Config+0xd4>)
 80010e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010ea:	6013      	str	r3, [r2, #0]
 80010ec:	4b20      	ldr	r3, [pc, #128]	; (8001170 <SystemClock_Config+0xd4>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010f4:	603b      	str	r3, [r7, #0]
 80010f6:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010f8:	2301      	movs	r3, #1
 80010fa:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010fc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001100:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001102:	2302      	movs	r3, #2
 8001104:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001106:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800110a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 4;
 800110c:	2304      	movs	r3, #4
 800110e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001110:	23a8      	movs	r3, #168	; 0xa8
 8001112:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001114:	2302      	movs	r3, #2
 8001116:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001118:	2307      	movs	r3, #7
 800111a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 800111c:	2302      	movs	r3, #2
 800111e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001120:	f107 031c 	add.w	r3, r7, #28
 8001124:	4618      	mov	r0, r3
 8001126:	f002 feb9 	bl	8003e9c <HAL_RCC_OscConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <SystemClock_Config+0x98>
		Error_Handler();
 8001130:	f000 f9de 	bl	80014f0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001134:	230f      	movs	r3, #15
 8001136:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8001138:	2303      	movs	r3, #3
 800113a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113c:	2300      	movs	r3, #0
 800113e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001140:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001144:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001146:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800114a:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	2105      	movs	r1, #5
 8001152:	4618      	mov	r0, r3
 8001154:	f002 f82e 	bl	80031b4 <HAL_RCC_ClockConfig>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <SystemClock_Config+0xc6>
		Error_Handler();
 800115e:	f000 f9c7 	bl	80014f0 <Error_Handler>
	}
}
 8001162:	bf00      	nop
 8001164:	3750      	adds	r7, #80	; 0x50
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40023800 	.word	0x40023800
 8001170:	40007000 	.word	0x40007000

08001174 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001178:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <MX_I2C1_Init+0x50>)
 800117a:	4a13      	ldr	r2, [pc, #76]	; (80011c8 <MX_I2C1_Init+0x54>)
 800117c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 800117e:	4b11      	ldr	r3, [pc, #68]	; (80011c4 <MX_I2C1_Init+0x50>)
 8001180:	4a12      	ldr	r2, [pc, #72]	; (80011cc <MX_I2C1_Init+0x58>)
 8001182:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001184:	4b0f      	ldr	r3, [pc, #60]	; (80011c4 <MX_I2C1_Init+0x50>)
 8001186:	2200      	movs	r2, #0
 8001188:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 166;
 800118a:	4b0e      	ldr	r3, [pc, #56]	; (80011c4 <MX_I2C1_Init+0x50>)
 800118c:	22a6      	movs	r2, #166	; 0xa6
 800118e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001190:	4b0c      	ldr	r3, [pc, #48]	; (80011c4 <MX_I2C1_Init+0x50>)
 8001192:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001196:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001198:	4b0a      	ldr	r3, [pc, #40]	; (80011c4 <MX_I2C1_Init+0x50>)
 800119a:	2200      	movs	r2, #0
 800119c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800119e:	4b09      	ldr	r3, [pc, #36]	; (80011c4 <MX_I2C1_Init+0x50>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011a4:	4b07      	ldr	r3, [pc, #28]	; (80011c4 <MX_I2C1_Init+0x50>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011aa:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <MX_I2C1_Init+0x50>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80011b0:	4804      	ldr	r0, [pc, #16]	; (80011c4 <MX_I2C1_Init+0x50>)
 80011b2:	f000 ff21 	bl	8001ff8 <HAL_I2C_Init>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80011bc:	f000 f998 	bl	80014f0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80011c0:	bf00      	nop
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	200001f8 	.word	0x200001f8
 80011c8:	40005400 	.word	0x40005400
 80011cc:	00061a80 	.word	0x00061a80

080011d0 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <MX_USART3_UART_Init+0x4c>)
 80011d6:	4a12      	ldr	r2, [pc, #72]	; (8001220 <MX_USART3_UART_Init+0x50>)
 80011d8:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80011da:	4b10      	ldr	r3, [pc, #64]	; (800121c <MX_USART3_UART_Init+0x4c>)
 80011dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011e0:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	; (800121c <MX_USART3_UART_Init+0x4c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	; (800121c <MX_USART3_UART_Init+0x4c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80011ee:	4b0b      	ldr	r3, [pc, #44]	; (800121c <MX_USART3_UART_Init+0x4c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80011f4:	4b09      	ldr	r3, [pc, #36]	; (800121c <MX_USART3_UART_Init+0x4c>)
 80011f6:	220c      	movs	r2, #12
 80011f8:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fa:	4b08      	ldr	r3, [pc, #32]	; (800121c <MX_USART3_UART_Init+0x4c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001200:	4b06      	ldr	r3, [pc, #24]	; (800121c <MX_USART3_UART_Init+0x4c>)
 8001202:	2200      	movs	r2, #0
 8001204:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001206:	4805      	ldr	r0, [pc, #20]	; (800121c <MX_USART3_UART_Init+0x4c>)
 8001208:	f003 f8e6 	bl	80043d8 <HAL_UART_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8001212:	f000 f96d 	bl	80014f0 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	2000024c 	.word	0x2000024c
 8001220:	40004800 	.word	0x40004800

08001224 <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001228:	4b14      	ldr	r3, [pc, #80]	; (800127c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800122a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800122e:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001230:	4b12      	ldr	r3, [pc, #72]	; (800127c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001232:	2206      	movs	r2, #6
 8001234:	605a      	str	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001238:	2202      	movs	r2, #2
 800123a:	60da      	str	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800123c:	4b0f      	ldr	r3, [pc, #60]	; (800127c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800123e:	2200      	movs	r2, #0
 8001240:	611a      	str	r2, [r3, #16]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001244:	2202      	movs	r2, #2
 8001246:	619a      	str	r2, [r3, #24]
	hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001248:	4b0c      	ldr	r3, [pc, #48]	; (800127c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800124a:	2201      	movs	r2, #1
 800124c:	61da      	str	r2, [r3, #28]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800124e:	4b0b      	ldr	r3, [pc, #44]	; (800127c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001250:	2200      	movs	r2, #0
 8001252:	621a      	str	r2, [r3, #32]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001254:	4b09      	ldr	r3, [pc, #36]	; (800127c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001256:	2200      	movs	r2, #0
 8001258:	625a      	str	r2, [r3, #36]	; 0x24
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800125a:	4b08      	ldr	r3, [pc, #32]	; (800127c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800125c:	2201      	movs	r2, #1
 800125e:	62da      	str	r2, [r3, #44]	; 0x2c
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001260:	4b06      	ldr	r3, [pc, #24]	; (800127c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001262:	2200      	movs	r2, #0
 8001264:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8001266:	4805      	ldr	r0, [pc, #20]	; (800127c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001268:	f001 fe5b 	bl	8002f22 <HAL_PCD_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_USB_OTG_FS_PCD_Init+0x52>
		Error_Handler();
 8001272:	f000 f93d 	bl	80014f0 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000290 	.word	0x20000290

08001280 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b08c      	sub	sp, #48	; 0x30
 8001284:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]
 8001294:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	61bb      	str	r3, [r7, #24]
 800129a:	4b4c      	ldr	r3, [pc, #304]	; (80013cc <MX_GPIO_Init+0x14c>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129e:	4a4b      	ldr	r2, [pc, #300]	; (80013cc <MX_GPIO_Init+0x14c>)
 80012a0:	f043 0304 	orr.w	r3, r3, #4
 80012a4:	6313      	str	r3, [r2, #48]	; 0x30
 80012a6:	4b49      	ldr	r3, [pc, #292]	; (80013cc <MX_GPIO_Init+0x14c>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012aa:	f003 0304 	and.w	r3, r3, #4
 80012ae:	61bb      	str	r3, [r7, #24]
 80012b0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	617b      	str	r3, [r7, #20]
 80012b6:	4b45      	ldr	r3, [pc, #276]	; (80013cc <MX_GPIO_Init+0x14c>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	4a44      	ldr	r2, [pc, #272]	; (80013cc <MX_GPIO_Init+0x14c>)
 80012bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012c0:	6313      	str	r3, [r2, #48]	; 0x30
 80012c2:	4b42      	ldr	r3, [pc, #264]	; (80013cc <MX_GPIO_Init+0x14c>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	4b3e      	ldr	r3, [pc, #248]	; (80013cc <MX_GPIO_Init+0x14c>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a3d      	ldr	r2, [pc, #244]	; (80013cc <MX_GPIO_Init+0x14c>)
 80012d8:	f043 0302 	orr.w	r3, r3, #2
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b3b      	ldr	r3, [pc, #236]	; (80013cc <MX_GPIO_Init+0x14c>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0302 	and.w	r3, r3, #2
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
 80012ee:	4b37      	ldr	r3, [pc, #220]	; (80013cc <MX_GPIO_Init+0x14c>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	4a36      	ldr	r2, [pc, #216]	; (80013cc <MX_GPIO_Init+0x14c>)
 80012f4:	f043 0308 	orr.w	r3, r3, #8
 80012f8:	6313      	str	r3, [r2, #48]	; 0x30
 80012fa:	4b34      	ldr	r3, [pc, #208]	; (80013cc <MX_GPIO_Init+0x14c>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	f003 0308 	and.w	r3, r3, #8
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	4b30      	ldr	r3, [pc, #192]	; (80013cc <MX_GPIO_Init+0x14c>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	4a2f      	ldr	r2, [pc, #188]	; (80013cc <MX_GPIO_Init+0x14c>)
 8001310:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001314:	6313      	str	r3, [r2, #48]	; 0x30
 8001316:	4b2d      	ldr	r3, [pc, #180]	; (80013cc <MX_GPIO_Init+0x14c>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800131e:	60bb      	str	r3, [r7, #8]
 8001320:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	4b29      	ldr	r3, [pc, #164]	; (80013cc <MX_GPIO_Init+0x14c>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	4a28      	ldr	r2, [pc, #160]	; (80013cc <MX_GPIO_Init+0x14c>)
 800132c:	f043 0301 	orr.w	r3, r3, #1
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
 8001332:	4b26      	ldr	r3, [pc, #152]	; (80013cc <MX_GPIO_Init+0x14c>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	f244 0181 	movw	r1, #16513	; 0x4081
 8001344:	4822      	ldr	r0, [pc, #136]	; (80013d0 <MX_GPIO_Init+0x150>)
 8001346:	f000 fe3d 	bl	8001fc4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin,
 800134a:	2200      	movs	r2, #0
 800134c:	2140      	movs	r1, #64	; 0x40
 800134e:	4821      	ldr	r0, [pc, #132]	; (80013d4 <MX_GPIO_Init+0x154>)
 8001350:	f000 fe38 	bl	8001fc4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001354:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001358:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800135a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800135e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	4619      	mov	r1, r3
 800136a:	481b      	ldr	r0, [pc, #108]	; (80013d8 <MX_GPIO_Init+0x158>)
 800136c:	f000 fc96 	bl	8001c9c <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8001370:	f244 0381 	movw	r3, #16513	; 0x4081
 8001374:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001376:	2301      	movs	r3, #1
 8001378:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137a:	2300      	movs	r3, #0
 800137c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137e:	2300      	movs	r3, #0
 8001380:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001382:	f107 031c 	add.w	r3, r7, #28
 8001386:	4619      	mov	r1, r3
 8001388:	4811      	ldr	r0, [pc, #68]	; (80013d0 <MX_GPIO_Init+0x150>)
 800138a:	f000 fc87 	bl	8001c9c <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800138e:	2340      	movs	r3, #64	; 0x40
 8001390:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001392:	2301      	movs	r3, #1
 8001394:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139a:	2300      	movs	r3, #0
 800139c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800139e:	f107 031c 	add.w	r3, r7, #28
 80013a2:	4619      	mov	r1, r3
 80013a4:	480b      	ldr	r0, [pc, #44]	; (80013d4 <MX_GPIO_Init+0x154>)
 80013a6:	f000 fc79 	bl	8001c9c <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80013aa:	2380      	movs	r3, #128	; 0x80
 80013ac:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ae:	2300      	movs	r3, #0
 80013b0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80013b6:	f107 031c 	add.w	r3, r7, #28
 80013ba:	4619      	mov	r1, r3
 80013bc:	4805      	ldr	r0, [pc, #20]	; (80013d4 <MX_GPIO_Init+0x154>)
 80013be:	f000 fc6d 	bl	8001c9c <HAL_GPIO_Init>

}
 80013c2:	bf00      	nop
 80013c4:	3730      	adds	r7, #48	; 0x30
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40023800 	.word	0x40023800
 80013d0:	40020400 	.word	0x40020400
 80013d4:	40021800 	.word	0x40021800
 80013d8:	40020800 	.word	0x40020800

080013dc <initADXL345>:

/* USER CODE BEGIN 4 */
HAL_StatusTypeDef initADXL345(I2C_HandleTypeDef i2c_hdl, uint16_t address) {
 80013dc:	b084      	sub	sp, #16
 80013de:	b580      	push	{r7, lr}
 80013e0:	b084      	sub	sp, #16
 80013e2:	af02      	add	r7, sp, #8
 80013e4:	f107 0c10 	add.w	ip, r7, #16
 80013e8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	buf_tx[0] = PWR_CTL; //register
 80013ec:	4b22      	ldr	r3, [pc, #136]	; (8001478 <initADXL345+0x9c>)
 80013ee:	222d      	movs	r2, #45	; 0x2d
 80013f0:	701a      	strb	r2, [r3, #0]
	buf_tx[1] = 0x08; //measurement mode
 80013f2:	4b21      	ldr	r3, [pc, #132]	; (8001478 <initADXL345+0x9c>)
 80013f4:	2208      	movs	r2, #8
 80013f6:	705a      	strb	r2, [r3, #1]

	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&i2c_hdl, address,
 80013f8:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 80013fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001400:	9300      	str	r3, [sp, #0]
 8001402:	2302      	movs	r3, #2
 8001404:	4a1c      	ldr	r2, [pc, #112]	; (8001478 <initADXL345+0x9c>)
 8001406:	f107 0010 	add.w	r0, r7, #16
 800140a:	f000 ff39 	bl	8002280 <HAL_I2C_Master_Transmit>
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
			(uint8_t*) buf_tx, 2, 1000);
	if (ret != HAL_OK)
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d002      	beq.n	800141e <initADXL345+0x42>
		printf("ERROR PWRCTL\n");
 8001418:	4818      	ldr	r0, [pc, #96]	; (800147c <initADXL345+0xa0>)
 800141a:	f004 fbcb 	bl	8005bb4 <puts>

	ret = HAL_I2C_Master_Transmit(&i2c_hdl, address, 0x00, 1, 1000);
 800141e:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 8001422:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001426:	9300      	str	r3, [sp, #0]
 8001428:	2301      	movs	r3, #1
 800142a:	2200      	movs	r2, #0
 800142c:	f107 0010 	add.w	r0, r7, #16
 8001430:	f000 ff26 	bl	8002280 <HAL_I2C_Master_Transmit>
 8001434:	4603      	mov	r3, r0
 8001436:	71fb      	strb	r3, [r7, #7]
	if (ret != HAL_OK) {
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d002      	beq.n	8001444 <initADXL345+0x68>
		printf("Ups no measurement mode enabled sent\n");
 800143e:	4810      	ldr	r0, [pc, #64]	; (8001480 <initADXL345+0xa4>)
 8001440:	f004 fbb8 	bl	8005bb4 <puts>
	}
	HAL_I2C_Master_Receive(&i2c_hdl, address, &DEVID, 1, 1000);
 8001444:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 8001448:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	2301      	movs	r3, #1
 8001450:	4a0c      	ldr	r2, [pc, #48]	; (8001484 <initADXL345+0xa8>)
 8001452:	f107 0010 	add.w	r0, r7, #16
 8001456:	f001 f811 	bl	800247c <HAL_I2C_Master_Receive>
	printf("DEV ID: (E5) %02x \r\n", DEVID);
 800145a:	4b0a      	ldr	r3, [pc, #40]	; (8001484 <initADXL345+0xa8>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	4619      	mov	r1, r3
 8001460:	4809      	ldr	r0, [pc, #36]	; (8001488 <initADXL345+0xac>)
 8001462:	f004 fb21 	bl	8005aa8 <iprintf>
	return ret;
 8001466:	79fb      	ldrb	r3, [r7, #7]
}
 8001468:	4618      	mov	r0, r3
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001472:	b004      	add	sp, #16
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	200007a0 	.word	0x200007a0
 800147c:	08007d44 	.word	0x08007d44
 8001480:	08007d54 	.word	0x08007d54
 8001484:	200007b8 	.word	0x200007b8
 8001488:	08007d7c 	.word	0x08007d7c

0800148c <ReadReg>:
HAL_StatusTypeDef ReadReg(I2C_HandleTypeDef i2c_hdl, uint16_t address,
		uint8_t reg, uint8_t *pdata, uint16_t len) {
 800148c:	b084      	sub	sp, #16
 800148e:	b580      	push	{r7, lr}
 8001490:	b084      	sub	sp, #16
 8001492:	af02      	add	r7, sp, #8
 8001494:	f107 0c10 	add.w	ip, r7, #16
 8001498:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&i2c_hdl, address, &reg, 1,
 800149c:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80014a0:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 80014a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014a8:	9300      	str	r3, [sp, #0]
 80014aa:	2301      	movs	r3, #1
 80014ac:	f107 0010 	add.w	r0, r7, #16
 80014b0:	f000 fee6 	bl	8002280 <HAL_I2C_Master_Transmit>
 80014b4:	4603      	mov	r3, r0
 80014b6:	71fb      	strb	r3, [r7, #7]
			1000);
	if (ret != HAL_OK) {
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d002      	beq.n	80014c4 <ReadReg+0x38>
		printf("Ups no measurement mode enabled sent\n");
 80014be:	480b      	ldr	r0, [pc, #44]	; (80014ec <ReadReg+0x60>)
 80014c0:	f004 fb78 	bl	8005bb4 <puts>
	}
	HAL_I2C_Master_Receive(&i2c_hdl, address, pdata, len, 1000);
 80014c4:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80014c8:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 80014cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014d0:	9200      	str	r2, [sp, #0]
 80014d2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80014d4:	f107 0010 	add.w	r0, r7, #16
 80014d8:	f000 ffd0 	bl	800247c <HAL_I2C_Master_Receive>
	return ret;
 80014dc:	79fb      	ldrb	r3, [r7, #7]
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80014e8:	b004      	add	sp, #16
 80014ea:	4770      	bx	lr
 80014ec:	08007d54 	.word	0x08007d54

080014f0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014f4:	b672      	cpsid	i
}
 80014f6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80014f8:	e7fe      	b.n	80014f8 <Error_Handler+0x8>
	...

080014fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <HAL_MspInit+0x4c>)
 8001508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150a:	4a0f      	ldr	r2, [pc, #60]	; (8001548 <HAL_MspInit+0x4c>)
 800150c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001510:	6453      	str	r3, [r2, #68]	; 0x44
 8001512:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <HAL_MspInit+0x4c>)
 8001514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001516:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	603b      	str	r3, [r7, #0]
 8001522:	4b09      	ldr	r3, [pc, #36]	; (8001548 <HAL_MspInit+0x4c>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	4a08      	ldr	r2, [pc, #32]	; (8001548 <HAL_MspInit+0x4c>)
 8001528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800152c:	6413      	str	r3, [r2, #64]	; 0x40
 800152e:	4b06      	ldr	r3, [pc, #24]	; (8001548 <HAL_MspInit+0x4c>)
 8001530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001536:	603b      	str	r3, [r7, #0]
 8001538:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800153a:	bf00      	nop
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	40023800 	.word	0x40023800

0800154c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08a      	sub	sp, #40	; 0x28
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001554:	f107 0314 	add.w	r3, r7, #20
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a19      	ldr	r2, [pc, #100]	; (80015d0 <HAL_I2C_MspInit+0x84>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d12c      	bne.n	80015c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	613b      	str	r3, [r7, #16]
 8001572:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <HAL_I2C_MspInit+0x88>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	4a17      	ldr	r2, [pc, #92]	; (80015d4 <HAL_I2C_MspInit+0x88>)
 8001578:	f043 0302 	orr.w	r3, r3, #2
 800157c:	6313      	str	r3, [r2, #48]	; 0x30
 800157e:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <HAL_I2C_MspInit+0x88>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800158a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800158e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001590:	2312      	movs	r3, #18
 8001592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001598:	2303      	movs	r3, #3
 800159a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800159c:	2304      	movs	r3, #4
 800159e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4619      	mov	r1, r3
 80015a6:	480c      	ldr	r0, [pc, #48]	; (80015d8 <HAL_I2C_MspInit+0x8c>)
 80015a8:	f000 fb78 	bl	8001c9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015ac:	2300      	movs	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <HAL_I2C_MspInit+0x88>)
 80015b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b4:	4a07      	ldr	r2, [pc, #28]	; (80015d4 <HAL_I2C_MspInit+0x88>)
 80015b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015ba:	6413      	str	r3, [r2, #64]	; 0x40
 80015bc:	4b05      	ldr	r3, [pc, #20]	; (80015d4 <HAL_I2C_MspInit+0x88>)
 80015be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015c8:	bf00      	nop
 80015ca:	3728      	adds	r7, #40	; 0x28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40005400 	.word	0x40005400
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40020400 	.word	0x40020400

080015dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08a      	sub	sp, #40	; 0x28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a19      	ldr	r2, [pc, #100]	; (8001660 <HAL_UART_MspInit+0x84>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d12c      	bne.n	8001658 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
 8001602:	4b18      	ldr	r3, [pc, #96]	; (8001664 <HAL_UART_MspInit+0x88>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001606:	4a17      	ldr	r2, [pc, #92]	; (8001664 <HAL_UART_MspInit+0x88>)
 8001608:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800160c:	6413      	str	r3, [r2, #64]	; 0x40
 800160e:	4b15      	ldr	r3, [pc, #84]	; (8001664 <HAL_UART_MspInit+0x88>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001612:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	4b11      	ldr	r3, [pc, #68]	; (8001664 <HAL_UART_MspInit+0x88>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	4a10      	ldr	r2, [pc, #64]	; (8001664 <HAL_UART_MspInit+0x88>)
 8001624:	f043 0308 	orr.w	r3, r3, #8
 8001628:	6313      	str	r3, [r2, #48]	; 0x30
 800162a:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <HAL_UART_MspInit+0x88>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	f003 0308 	and.w	r3, r3, #8
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001636:	f44f 7340 	mov.w	r3, #768	; 0x300
 800163a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163c:	2302      	movs	r3, #2
 800163e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001644:	2303      	movs	r3, #3
 8001646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001648:	2307      	movs	r3, #7
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	4619      	mov	r1, r3
 8001652:	4805      	ldr	r0, [pc, #20]	; (8001668 <HAL_UART_MspInit+0x8c>)
 8001654:	f000 fb22 	bl	8001c9c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001658:	bf00      	nop
 800165a:	3728      	adds	r7, #40	; 0x28
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	40004800 	.word	0x40004800
 8001664:	40023800 	.word	0x40023800
 8001668:	40020c00 	.word	0x40020c00

0800166c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b0a0      	sub	sp, #128	; 0x80
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001684:	f107 0310 	add.w	r3, r7, #16
 8001688:	225c      	movs	r2, #92	; 0x5c
 800168a:	2100      	movs	r1, #0
 800168c:	4618      	mov	r0, r3
 800168e:	f003 fd99 	bl	80051c4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800169a:	d14e      	bne.n	800173a <HAL_PCD_MspInit+0xce>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800169c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016a0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80016a2:	2300      	movs	r3, #0
 80016a4:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016a6:	f107 0310 	add.w	r3, r7, #16
 80016aa:	4618      	mov	r0, r3
 80016ac:	f001 fe9c 	bl	80033e8 <HAL_RCCEx_PeriphCLKConfig>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 80016b6:	f7ff ff1b 	bl	80014f0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	4b21      	ldr	r3, [pc, #132]	; (8001744 <HAL_PCD_MspInit+0xd8>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	4a20      	ldr	r2, [pc, #128]	; (8001744 <HAL_PCD_MspInit+0xd8>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ca:	4b1e      	ldr	r3, [pc, #120]	; (8001744 <HAL_PCD_MspInit+0xd8>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80016d6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80016da:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016dc:	2302      	movs	r3, #2
 80016de:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e4:	2303      	movs	r3, #3
 80016e6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80016e8:	230a      	movs	r3, #10
 80016ea:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ec:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80016f0:	4619      	mov	r1, r3
 80016f2:	4815      	ldr	r0, [pc, #84]	; (8001748 <HAL_PCD_MspInit+0xdc>)
 80016f4:	f000 fad2 	bl	8001c9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80016f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016fc:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016fe:	2300      	movs	r3, #0
 8001700:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001706:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800170a:	4619      	mov	r1, r3
 800170c:	480e      	ldr	r0, [pc, #56]	; (8001748 <HAL_PCD_MspInit+0xdc>)
 800170e:	f000 fac5 	bl	8001c9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001712:	4b0c      	ldr	r3, [pc, #48]	; (8001744 <HAL_PCD_MspInit+0xd8>)
 8001714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001716:	4a0b      	ldr	r2, [pc, #44]	; (8001744 <HAL_PCD_MspInit+0xd8>)
 8001718:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800171c:	6353      	str	r3, [r2, #52]	; 0x34
 800171e:	2300      	movs	r3, #0
 8001720:	60bb      	str	r3, [r7, #8]
 8001722:	4b08      	ldr	r3, [pc, #32]	; (8001744 <HAL_PCD_MspInit+0xd8>)
 8001724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001726:	4a07      	ldr	r2, [pc, #28]	; (8001744 <HAL_PCD_MspInit+0xd8>)
 8001728:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800172c:	6453      	str	r3, [r2, #68]	; 0x44
 800172e:	4b05      	ldr	r3, [pc, #20]	; (8001744 <HAL_PCD_MspInit+0xd8>)
 8001730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001732:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800173a:	bf00      	nop
 800173c:	3780      	adds	r7, #128	; 0x80
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800
 8001748:	40020000 	.word	0x40020000

0800174c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001750:	e7fe      	b.n	8001750 <NMI_Handler+0x4>

08001752 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001756:	e7fe      	b.n	8001756 <HardFault_Handler+0x4>

08001758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800175c:	e7fe      	b.n	800175c <MemManage_Handler+0x4>

0800175e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800175e:	b480      	push	{r7}
 8001760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001762:	e7fe      	b.n	8001762 <BusFault_Handler+0x4>

08001764 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001768:	e7fe      	b.n	8001768 <UsageFault_Handler+0x4>

0800176a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800176a:	b480      	push	{r7}
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800177c:	bf00      	nop
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr

08001786 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001786:	b480      	push	{r7}
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001798:	f000 f956 	bl	8001a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}

080017a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  return 1;
 80017a4:	2301      	movs	r3, #1
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <_kill>:

int _kill(int pid, int sig)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017ba:	f003 fccb 	bl	8005154 <__errno>
 80017be:	4603      	mov	r3, r0
 80017c0:	2216      	movs	r2, #22
 80017c2:	601a      	str	r2, [r3, #0]
  return -1;
 80017c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <_exit>:

void _exit (int status)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f7ff ffe7 	bl	80017b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017e2:	e7fe      	b.n	80017e2 <_exit+0x12>

080017e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f0:	2300      	movs	r3, #0
 80017f2:	617b      	str	r3, [r7, #20]
 80017f4:	e00a      	b.n	800180c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017f6:	f3af 8000 	nop.w
 80017fa:	4601      	mov	r1, r0
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	1c5a      	adds	r2, r3, #1
 8001800:	60ba      	str	r2, [r7, #8]
 8001802:	b2ca      	uxtb	r2, r1
 8001804:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	3301      	adds	r3, #1
 800180a:	617b      	str	r3, [r7, #20]
 800180c:	697a      	ldr	r2, [r7, #20]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	429a      	cmp	r2, r3
 8001812:	dbf0      	blt.n	80017f6 <_read+0x12>
  }

  return len;
 8001814:	687b      	ldr	r3, [r7, #4]
}
 8001816:	4618      	mov	r0, r3
 8001818:	3718      	adds	r7, #24
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	e009      	b.n	8001844 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	1c5a      	adds	r2, r3, #1
 8001834:	60ba      	str	r2, [r7, #8]
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff fba7 	bl	8000f8c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	3301      	adds	r3, #1
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	429a      	cmp	r2, r3
 800184a:	dbf1      	blt.n	8001830 <_write+0x12>
  }
  return len;
 800184c:	687b      	ldr	r3, [r7, #4]
}
 800184e:	4618      	mov	r0, r3
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <_close>:

int _close(int file)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800185e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001862:	4618      	mov	r0, r3
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
 8001876:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800187e:	605a      	str	r2, [r3, #4]
  return 0;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr

0800188e <_isatty>:

int _isatty(int file)
{
 800188e:	b480      	push	{r7}
 8001890:	b083      	sub	sp, #12
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001896:	2301      	movs	r3, #1
}
 8001898:	4618      	mov	r0, r3
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
	...

080018c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018c8:	4a14      	ldr	r2, [pc, #80]	; (800191c <_sbrk+0x5c>)
 80018ca:	4b15      	ldr	r3, [pc, #84]	; (8001920 <_sbrk+0x60>)
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018d4:	4b13      	ldr	r3, [pc, #76]	; (8001924 <_sbrk+0x64>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d102      	bne.n	80018e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018dc:	4b11      	ldr	r3, [pc, #68]	; (8001924 <_sbrk+0x64>)
 80018de:	4a12      	ldr	r2, [pc, #72]	; (8001928 <_sbrk+0x68>)
 80018e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018e2:	4b10      	ldr	r3, [pc, #64]	; (8001924 <_sbrk+0x64>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d207      	bcs.n	8001900 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018f0:	f003 fc30 	bl	8005154 <__errno>
 80018f4:	4603      	mov	r3, r0
 80018f6:	220c      	movs	r2, #12
 80018f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018fe:	e009      	b.n	8001914 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001900:	4b08      	ldr	r3, [pc, #32]	; (8001924 <_sbrk+0x64>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001906:	4b07      	ldr	r3, [pc, #28]	; (8001924 <_sbrk+0x64>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4413      	add	r3, r2
 800190e:	4a05      	ldr	r2, [pc, #20]	; (8001924 <_sbrk+0x64>)
 8001910:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001912:	68fb      	ldr	r3, [r7, #12]
}
 8001914:	4618      	mov	r0, r3
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20020000 	.word	0x20020000
 8001920:	00000400 	.word	0x00000400
 8001924:	200007bc 	.word	0x200007bc
 8001928:	200007d8 	.word	0x200007d8

0800192c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001930:	4b06      	ldr	r3, [pc, #24]	; (800194c <SystemInit+0x20>)
 8001932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001936:	4a05      	ldr	r2, [pc, #20]	; (800194c <SystemInit+0x20>)
 8001938:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800193c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001950:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001988 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001954:	480d      	ldr	r0, [pc, #52]	; (800198c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001956:	490e      	ldr	r1, [pc, #56]	; (8001990 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001958:	4a0e      	ldr	r2, [pc, #56]	; (8001994 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800195a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800195c:	e002      	b.n	8001964 <LoopCopyDataInit>

0800195e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800195e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001962:	3304      	adds	r3, #4

08001964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001968:	d3f9      	bcc.n	800195e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196a:	4a0b      	ldr	r2, [pc, #44]	; (8001998 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800196c:	4c0b      	ldr	r4, [pc, #44]	; (800199c <LoopFillZerobss+0x26>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001970:	e001      	b.n	8001976 <LoopFillZerobss>

08001972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001974:	3204      	adds	r2, #4

08001976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001978:	d3fb      	bcc.n	8001972 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800197a:	f7ff ffd7 	bl	800192c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800197e:	f003 fbef 	bl	8005160 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001982:	f7ff fb15 	bl	8000fb0 <main>
  bx  lr    
 8001986:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001988:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800198c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001990:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001994:	08008194 	.word	0x08008194
  ldr r2, =_sbss
 8001998:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800199c:	200007d4 	.word	0x200007d4

080019a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019a0:	e7fe      	b.n	80019a0 <ADC_IRQHandler>
	...

080019a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019a8:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <HAL_Init+0x40>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a0d      	ldr	r2, [pc, #52]	; (80019e4 <HAL_Init+0x40>)
 80019ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019b4:	4b0b      	ldr	r3, [pc, #44]	; (80019e4 <HAL_Init+0x40>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a0a      	ldr	r2, [pc, #40]	; (80019e4 <HAL_Init+0x40>)
 80019ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019c0:	4b08      	ldr	r3, [pc, #32]	; (80019e4 <HAL_Init+0x40>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a07      	ldr	r2, [pc, #28]	; (80019e4 <HAL_Init+0x40>)
 80019c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019cc:	2003      	movs	r0, #3
 80019ce:	f000 f931 	bl	8001c34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019d2:	2000      	movs	r0, #0
 80019d4:	f000 f808 	bl	80019e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019d8:	f7ff fd90 	bl	80014fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40023c00 	.word	0x40023c00

080019e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019f0:	4b12      	ldr	r3, [pc, #72]	; (8001a3c <HAL_InitTick+0x54>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4b12      	ldr	r3, [pc, #72]	; (8001a40 <HAL_InitTick+0x58>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	4619      	mov	r1, r3
 80019fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 f93b 	bl	8001c82 <HAL_SYSTICK_Config>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e00e      	b.n	8001a34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2b0f      	cmp	r3, #15
 8001a1a:	d80a      	bhi.n	8001a32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a24:	f000 f911 	bl	8001c4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a28:	4a06      	ldr	r2, [pc, #24]	; (8001a44 <HAL_InitTick+0x5c>)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	e000      	b.n	8001a34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	20000008 	.word	0x20000008
 8001a44:	20000004 	.word	0x20000004

08001a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a4c:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <HAL_IncTick+0x20>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	461a      	mov	r2, r3
 8001a52:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <HAL_IncTick+0x24>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4413      	add	r3, r2
 8001a58:	4a04      	ldr	r2, [pc, #16]	; (8001a6c <HAL_IncTick+0x24>)
 8001a5a:	6013      	str	r3, [r2, #0]
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	20000008 	.word	0x20000008
 8001a6c:	200007c0 	.word	0x200007c0

08001a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  return uwTick;
 8001a74:	4b03      	ldr	r3, [pc, #12]	; (8001a84 <HAL_GetTick+0x14>)
 8001a76:	681b      	ldr	r3, [r3, #0]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	200007c0 	.word	0x200007c0

08001a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a90:	f7ff ffee 	bl	8001a70 <HAL_GetTick>
 8001a94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001aa0:	d005      	beq.n	8001aae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	; (8001acc <HAL_Delay+0x44>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	4413      	add	r3, r2
 8001aac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001aae:	bf00      	nop
 8001ab0:	f7ff ffde 	bl	8001a70 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d8f7      	bhi.n	8001ab0 <HAL_Delay+0x28>
  {
  }
}
 8001ac0:	bf00      	nop
 8001ac2:	bf00      	nop
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	20000008 	.word	0x20000008

08001ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	; (8001b14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ae6:	68ba      	ldr	r2, [r7, #8]
 8001ae8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001aec:	4013      	ands	r3, r2
 8001aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001af8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001afc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b02:	4a04      	ldr	r2, [pc, #16]	; (8001b14 <__NVIC_SetPriorityGrouping+0x44>)
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	60d3      	str	r3, [r2, #12]
}
 8001b08:	bf00      	nop
 8001b0a:	3714      	adds	r7, #20
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b1c:	4b04      	ldr	r3, [pc, #16]	; (8001b30 <__NVIC_GetPriorityGrouping+0x18>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	0a1b      	lsrs	r3, r3, #8
 8001b22:	f003 0307 	and.w	r3, r3, #7
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	e000ed00 	.word	0xe000ed00

08001b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	6039      	str	r1, [r7, #0]
 8001b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	db0a      	blt.n	8001b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	b2da      	uxtb	r2, r3
 8001b4c:	490c      	ldr	r1, [pc, #48]	; (8001b80 <__NVIC_SetPriority+0x4c>)
 8001b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b52:	0112      	lsls	r2, r2, #4
 8001b54:	b2d2      	uxtb	r2, r2
 8001b56:	440b      	add	r3, r1
 8001b58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b5c:	e00a      	b.n	8001b74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	b2da      	uxtb	r2, r3
 8001b62:	4908      	ldr	r1, [pc, #32]	; (8001b84 <__NVIC_SetPriority+0x50>)
 8001b64:	79fb      	ldrb	r3, [r7, #7]
 8001b66:	f003 030f 	and.w	r3, r3, #15
 8001b6a:	3b04      	subs	r3, #4
 8001b6c:	0112      	lsls	r2, r2, #4
 8001b6e:	b2d2      	uxtb	r2, r2
 8001b70:	440b      	add	r3, r1
 8001b72:	761a      	strb	r2, [r3, #24]
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr
 8001b80:	e000e100 	.word	0xe000e100
 8001b84:	e000ed00 	.word	0xe000ed00

08001b88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b089      	sub	sp, #36	; 0x24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f003 0307 	and.w	r3, r3, #7
 8001b9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	f1c3 0307 	rsb	r3, r3, #7
 8001ba2:	2b04      	cmp	r3, #4
 8001ba4:	bf28      	it	cs
 8001ba6:	2304      	movcs	r3, #4
 8001ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	3304      	adds	r3, #4
 8001bae:	2b06      	cmp	r3, #6
 8001bb0:	d902      	bls.n	8001bb8 <NVIC_EncodePriority+0x30>
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	3b03      	subs	r3, #3
 8001bb6:	e000      	b.n	8001bba <NVIC_EncodePriority+0x32>
 8001bb8:	2300      	movs	r3, #0
 8001bba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43da      	mvns	r2, r3
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	401a      	ands	r2, r3
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bd0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bda:	43d9      	mvns	r1, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be0:	4313      	orrs	r3, r2
         );
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3724      	adds	r7, #36	; 0x24
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
	...

08001bf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c00:	d301      	bcc.n	8001c06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c02:	2301      	movs	r3, #1
 8001c04:	e00f      	b.n	8001c26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c06:	4a0a      	ldr	r2, [pc, #40]	; (8001c30 <SysTick_Config+0x40>)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c0e:	210f      	movs	r1, #15
 8001c10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c14:	f7ff ff8e 	bl	8001b34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c18:	4b05      	ldr	r3, [pc, #20]	; (8001c30 <SysTick_Config+0x40>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c1e:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <SysTick_Config+0x40>)
 8001c20:	2207      	movs	r2, #7
 8001c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	e000e010 	.word	0xe000e010

08001c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f7ff ff47 	bl	8001ad0 <__NVIC_SetPriorityGrouping>
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b086      	sub	sp, #24
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	4603      	mov	r3, r0
 8001c52:	60b9      	str	r1, [r7, #8]
 8001c54:	607a      	str	r2, [r7, #4]
 8001c56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c5c:	f7ff ff5c 	bl	8001b18 <__NVIC_GetPriorityGrouping>
 8001c60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	68b9      	ldr	r1, [r7, #8]
 8001c66:	6978      	ldr	r0, [r7, #20]
 8001c68:	f7ff ff8e 	bl	8001b88 <NVIC_EncodePriority>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c72:	4611      	mov	r1, r2
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff ff5d 	bl	8001b34 <__NVIC_SetPriority>
}
 8001c7a:	bf00      	nop
 8001c7c:	3718      	adds	r7, #24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b082      	sub	sp, #8
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff ffb0 	bl	8001bf0 <SysTick_Config>
 8001c90:	4603      	mov	r3, r0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b089      	sub	sp, #36	; 0x24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61fb      	str	r3, [r7, #28]
 8001cb6:	e165      	b.n	8001f84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cb8:	2201      	movs	r2, #1
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	f040 8154 	bne.w	8001f7e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f003 0303 	and.w	r3, r3, #3
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d005      	beq.n	8001cee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d130      	bne.n	8001d50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	2203      	movs	r2, #3
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	43db      	mvns	r3, r3
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	4013      	ands	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	68da      	ldr	r2, [r3, #12]
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d24:	2201      	movs	r2, #1
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	4013      	ands	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	091b      	lsrs	r3, r3, #4
 8001d3a:	f003 0201 	and.w	r2, r3, #1
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f003 0303 	and.w	r3, r3, #3
 8001d58:	2b03      	cmp	r3, #3
 8001d5a:	d017      	beq.n	8001d8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	2203      	movs	r2, #3
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4013      	ands	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	689a      	ldr	r2, [r3, #8]
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f003 0303 	and.w	r3, r3, #3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d123      	bne.n	8001de0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	08da      	lsrs	r2, r3, #3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3208      	adds	r2, #8
 8001da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001da4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	f003 0307 	and.w	r3, r3, #7
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	220f      	movs	r2, #15
 8001db0:	fa02 f303 	lsl.w	r3, r2, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	4013      	ands	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	08da      	lsrs	r2, r3, #3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	3208      	adds	r2, #8
 8001dda:	69b9      	ldr	r1, [r7, #24]
 8001ddc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	2203      	movs	r2, #3
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	43db      	mvns	r3, r3
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	4013      	ands	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 0203 	and.w	r2, r3, #3
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	f000 80ae 	beq.w	8001f7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	4b5d      	ldr	r3, [pc, #372]	; (8001f9c <HAL_GPIO_Init+0x300>)
 8001e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2a:	4a5c      	ldr	r2, [pc, #368]	; (8001f9c <HAL_GPIO_Init+0x300>)
 8001e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e30:	6453      	str	r3, [r2, #68]	; 0x44
 8001e32:	4b5a      	ldr	r3, [pc, #360]	; (8001f9c <HAL_GPIO_Init+0x300>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e3e:	4a58      	ldr	r2, [pc, #352]	; (8001fa0 <HAL_GPIO_Init+0x304>)
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	089b      	lsrs	r3, r3, #2
 8001e44:	3302      	adds	r3, #2
 8001e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	f003 0303 	and.w	r3, r3, #3
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	220f      	movs	r2, #15
 8001e56:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5a:	43db      	mvns	r3, r3
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a4f      	ldr	r2, [pc, #316]	; (8001fa4 <HAL_GPIO_Init+0x308>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d025      	beq.n	8001eb6 <HAL_GPIO_Init+0x21a>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a4e      	ldr	r2, [pc, #312]	; (8001fa8 <HAL_GPIO_Init+0x30c>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d01f      	beq.n	8001eb2 <HAL_GPIO_Init+0x216>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a4d      	ldr	r2, [pc, #308]	; (8001fac <HAL_GPIO_Init+0x310>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d019      	beq.n	8001eae <HAL_GPIO_Init+0x212>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a4c      	ldr	r2, [pc, #304]	; (8001fb0 <HAL_GPIO_Init+0x314>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d013      	beq.n	8001eaa <HAL_GPIO_Init+0x20e>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a4b      	ldr	r2, [pc, #300]	; (8001fb4 <HAL_GPIO_Init+0x318>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d00d      	beq.n	8001ea6 <HAL_GPIO_Init+0x20a>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a4a      	ldr	r2, [pc, #296]	; (8001fb8 <HAL_GPIO_Init+0x31c>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d007      	beq.n	8001ea2 <HAL_GPIO_Init+0x206>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a49      	ldr	r2, [pc, #292]	; (8001fbc <HAL_GPIO_Init+0x320>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d101      	bne.n	8001e9e <HAL_GPIO_Init+0x202>
 8001e9a:	2306      	movs	r3, #6
 8001e9c:	e00c      	b.n	8001eb8 <HAL_GPIO_Init+0x21c>
 8001e9e:	2307      	movs	r3, #7
 8001ea0:	e00a      	b.n	8001eb8 <HAL_GPIO_Init+0x21c>
 8001ea2:	2305      	movs	r3, #5
 8001ea4:	e008      	b.n	8001eb8 <HAL_GPIO_Init+0x21c>
 8001ea6:	2304      	movs	r3, #4
 8001ea8:	e006      	b.n	8001eb8 <HAL_GPIO_Init+0x21c>
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e004      	b.n	8001eb8 <HAL_GPIO_Init+0x21c>
 8001eae:	2302      	movs	r3, #2
 8001eb0:	e002      	b.n	8001eb8 <HAL_GPIO_Init+0x21c>
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e000      	b.n	8001eb8 <HAL_GPIO_Init+0x21c>
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	69fa      	ldr	r2, [r7, #28]
 8001eba:	f002 0203 	and.w	r2, r2, #3
 8001ebe:	0092      	lsls	r2, r2, #2
 8001ec0:	4093      	lsls	r3, r2
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ec8:	4935      	ldr	r1, [pc, #212]	; (8001fa0 <HAL_GPIO_Init+0x304>)
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	089b      	lsrs	r3, r3, #2
 8001ece:	3302      	adds	r3, #2
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ed6:	4b3a      	ldr	r3, [pc, #232]	; (8001fc0 <HAL_GPIO_Init+0x324>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d003      	beq.n	8001efa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001efa:	4a31      	ldr	r2, [pc, #196]	; (8001fc0 <HAL_GPIO_Init+0x324>)
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f00:	4b2f      	ldr	r3, [pc, #188]	; (8001fc0 <HAL_GPIO_Init+0x324>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	69ba      	ldr	r2, [r7, #24]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d003      	beq.n	8001f24 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f24:	4a26      	ldr	r2, [pc, #152]	; (8001fc0 <HAL_GPIO_Init+0x324>)
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f2a:	4b25      	ldr	r3, [pc, #148]	; (8001fc0 <HAL_GPIO_Init+0x324>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	43db      	mvns	r3, r3
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	4013      	ands	r3, r2
 8001f38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d003      	beq.n	8001f4e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f4e:	4a1c      	ldr	r2, [pc, #112]	; (8001fc0 <HAL_GPIO_Init+0x324>)
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f54:	4b1a      	ldr	r3, [pc, #104]	; (8001fc0 <HAL_GPIO_Init+0x324>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	4013      	ands	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d003      	beq.n	8001f78 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f78:	4a11      	ldr	r2, [pc, #68]	; (8001fc0 <HAL_GPIO_Init+0x324>)
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	3301      	adds	r3, #1
 8001f82:	61fb      	str	r3, [r7, #28]
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	2b0f      	cmp	r3, #15
 8001f88:	f67f ae96 	bls.w	8001cb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f8c:	bf00      	nop
 8001f8e:	bf00      	nop
 8001f90:	3724      	adds	r7, #36	; 0x24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40013800 	.word	0x40013800
 8001fa4:	40020000 	.word	0x40020000
 8001fa8:	40020400 	.word	0x40020400
 8001fac:	40020800 	.word	0x40020800
 8001fb0:	40020c00 	.word	0x40020c00
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	40021400 	.word	0x40021400
 8001fbc:	40021800 	.word	0x40021800
 8001fc0:	40013c00 	.word	0x40013c00

08001fc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	807b      	strh	r3, [r7, #2]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fd4:	787b      	ldrb	r3, [r7, #1]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fda:	887a      	ldrh	r2, [r7, #2]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fe0:	e003      	b.n	8001fea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fe2:	887b      	ldrh	r3, [r7, #2]
 8001fe4:	041a      	lsls	r2, r3, #16
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	619a      	str	r2, [r3, #24]
}
 8001fea:	bf00      	nop
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
	...

08001ff8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d101      	bne.n	800200a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e12b      	b.n	8002262 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2b00      	cmp	r3, #0
 8002014:	d106      	bne.n	8002024 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7ff fa94 	bl	800154c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2224      	movs	r2, #36	; 0x24
 8002028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f022 0201 	bic.w	r2, r2, #1
 800203a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800204a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800205a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800205c:	f001 f99c 	bl	8003398 <HAL_RCC_GetPCLK1Freq>
 8002060:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	4a81      	ldr	r2, [pc, #516]	; (800226c <HAL_I2C_Init+0x274>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d807      	bhi.n	800207c <HAL_I2C_Init+0x84>
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4a80      	ldr	r2, [pc, #512]	; (8002270 <HAL_I2C_Init+0x278>)
 8002070:	4293      	cmp	r3, r2
 8002072:	bf94      	ite	ls
 8002074:	2301      	movls	r3, #1
 8002076:	2300      	movhi	r3, #0
 8002078:	b2db      	uxtb	r3, r3
 800207a:	e006      	b.n	800208a <HAL_I2C_Init+0x92>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	4a7d      	ldr	r2, [pc, #500]	; (8002274 <HAL_I2C_Init+0x27c>)
 8002080:	4293      	cmp	r3, r2
 8002082:	bf94      	ite	ls
 8002084:	2301      	movls	r3, #1
 8002086:	2300      	movhi	r3, #0
 8002088:	b2db      	uxtb	r3, r3
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e0e7      	b.n	8002262 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4a78      	ldr	r2, [pc, #480]	; (8002278 <HAL_I2C_Init+0x280>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	0c9b      	lsrs	r3, r3, #18
 800209c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	68ba      	ldr	r2, [r7, #8]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6a1b      	ldr	r3, [r3, #32]
 80020b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	4a6a      	ldr	r2, [pc, #424]	; (800226c <HAL_I2C_Init+0x274>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d802      	bhi.n	80020cc <HAL_I2C_Init+0xd4>
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	3301      	adds	r3, #1
 80020ca:	e009      	b.n	80020e0 <HAL_I2C_Init+0xe8>
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80020d2:	fb02 f303 	mul.w	r3, r2, r3
 80020d6:	4a69      	ldr	r2, [pc, #420]	; (800227c <HAL_I2C_Init+0x284>)
 80020d8:	fba2 2303 	umull	r2, r3, r2, r3
 80020dc:	099b      	lsrs	r3, r3, #6
 80020de:	3301      	adds	r3, #1
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	430b      	orrs	r3, r1
 80020e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80020f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	495c      	ldr	r1, [pc, #368]	; (800226c <HAL_I2C_Init+0x274>)
 80020fc:	428b      	cmp	r3, r1
 80020fe:	d819      	bhi.n	8002134 <HAL_I2C_Init+0x13c>
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	1e59      	subs	r1, r3, #1
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	fbb1 f3f3 	udiv	r3, r1, r3
 800210e:	1c59      	adds	r1, r3, #1
 8002110:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002114:	400b      	ands	r3, r1
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00a      	beq.n	8002130 <HAL_I2C_Init+0x138>
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	1e59      	subs	r1, r3, #1
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	fbb1 f3f3 	udiv	r3, r1, r3
 8002128:	3301      	adds	r3, #1
 800212a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800212e:	e051      	b.n	80021d4 <HAL_I2C_Init+0x1dc>
 8002130:	2304      	movs	r3, #4
 8002132:	e04f      	b.n	80021d4 <HAL_I2C_Init+0x1dc>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d111      	bne.n	8002160 <HAL_I2C_Init+0x168>
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	1e58      	subs	r0, r3, #1
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6859      	ldr	r1, [r3, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	440b      	add	r3, r1
 800214a:	fbb0 f3f3 	udiv	r3, r0, r3
 800214e:	3301      	adds	r3, #1
 8002150:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002154:	2b00      	cmp	r3, #0
 8002156:	bf0c      	ite	eq
 8002158:	2301      	moveq	r3, #1
 800215a:	2300      	movne	r3, #0
 800215c:	b2db      	uxtb	r3, r3
 800215e:	e012      	b.n	8002186 <HAL_I2C_Init+0x18e>
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	1e58      	subs	r0, r3, #1
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6859      	ldr	r1, [r3, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	440b      	add	r3, r1
 800216e:	0099      	lsls	r1, r3, #2
 8002170:	440b      	add	r3, r1
 8002172:	fbb0 f3f3 	udiv	r3, r0, r3
 8002176:	3301      	adds	r3, #1
 8002178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800217c:	2b00      	cmp	r3, #0
 800217e:	bf0c      	ite	eq
 8002180:	2301      	moveq	r3, #1
 8002182:	2300      	movne	r3, #0
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <HAL_I2C_Init+0x196>
 800218a:	2301      	movs	r3, #1
 800218c:	e022      	b.n	80021d4 <HAL_I2C_Init+0x1dc>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d10e      	bne.n	80021b4 <HAL_I2C_Init+0x1bc>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	1e58      	subs	r0, r3, #1
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6859      	ldr	r1, [r3, #4]
 800219e:	460b      	mov	r3, r1
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	440b      	add	r3, r1
 80021a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80021a8:	3301      	adds	r3, #1
 80021aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021b2:	e00f      	b.n	80021d4 <HAL_I2C_Init+0x1dc>
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	1e58      	subs	r0, r3, #1
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6859      	ldr	r1, [r3, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	440b      	add	r3, r1
 80021c2:	0099      	lsls	r1, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ca:	3301      	adds	r3, #1
 80021cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	6809      	ldr	r1, [r1, #0]
 80021d8:	4313      	orrs	r3, r2
 80021da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	69da      	ldr	r2, [r3, #28]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	431a      	orrs	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002202:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	6911      	ldr	r1, [r2, #16]
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	68d2      	ldr	r2, [r2, #12]
 800220e:	4311      	orrs	r1, r2
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	6812      	ldr	r2, [r2, #0]
 8002214:	430b      	orrs	r3, r1
 8002216:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	695a      	ldr	r2, [r3, #20]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	430a      	orrs	r2, r1
 8002232:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f042 0201 	orr.w	r2, r2, #1
 8002242:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2220      	movs	r2, #32
 800224e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	000186a0 	.word	0x000186a0
 8002270:	001e847f 	.word	0x001e847f
 8002274:	003d08ff 	.word	0x003d08ff
 8002278:	431bde83 	.word	0x431bde83
 800227c:	10624dd3 	.word	0x10624dd3

08002280 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af02      	add	r7, sp, #8
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	607a      	str	r2, [r7, #4]
 800228a:	461a      	mov	r2, r3
 800228c:	460b      	mov	r3, r1
 800228e:	817b      	strh	r3, [r7, #10]
 8002290:	4613      	mov	r3, r2
 8002292:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002294:	f7ff fbec 	bl	8001a70 <HAL_GetTick>
 8002298:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b20      	cmp	r3, #32
 80022a4:	f040 80e0 	bne.w	8002468 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	9300      	str	r3, [sp, #0]
 80022ac:	2319      	movs	r3, #25
 80022ae:	2201      	movs	r2, #1
 80022b0:	4970      	ldr	r1, [pc, #448]	; (8002474 <HAL_I2C_Master_Transmit+0x1f4>)
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f000 fc58 	bl	8002b68 <I2C_WaitOnFlagUntilTimeout>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80022be:	2302      	movs	r3, #2
 80022c0:	e0d3      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d101      	bne.n	80022d0 <HAL_I2C_Master_Transmit+0x50>
 80022cc:	2302      	movs	r3, #2
 80022ce:	e0cc      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d007      	beq.n	80022f6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f042 0201 	orr.w	r2, r2, #1
 80022f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002304:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2221      	movs	r2, #33	; 0x21
 800230a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2210      	movs	r2, #16
 8002312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	893a      	ldrh	r2, [r7, #8]
 8002326:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800232c:	b29a      	uxth	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	4a50      	ldr	r2, [pc, #320]	; (8002478 <HAL_I2C_Master_Transmit+0x1f8>)
 8002336:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002338:	8979      	ldrh	r1, [r7, #10]
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	6a3a      	ldr	r2, [r7, #32]
 800233e:	68f8      	ldr	r0, [r7, #12]
 8002340:	f000 fac2 	bl	80028c8 <I2C_MasterRequestWrite>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e08d      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800234e:	2300      	movs	r3, #0
 8002350:	613b      	str	r3, [r7, #16]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	695b      	ldr	r3, [r3, #20]
 8002358:	613b      	str	r3, [r7, #16]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	613b      	str	r3, [r7, #16]
 8002362:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002364:	e066      	b.n	8002434 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	6a39      	ldr	r1, [r7, #32]
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f000 fcd2 	bl	8002d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00d      	beq.n	8002392 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	2b04      	cmp	r3, #4
 800237c:	d107      	bne.n	800238e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800238c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e06b      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002396:	781a      	ldrb	r2, [r3, #0]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a2:	1c5a      	adds	r2, r3, #1
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	3b01      	subs	r3, #1
 80023b0:	b29a      	uxth	r2, r3
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ba:	3b01      	subs	r3, #1
 80023bc:	b29a      	uxth	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	695b      	ldr	r3, [r3, #20]
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	2b04      	cmp	r3, #4
 80023ce:	d11b      	bne.n	8002408 <HAL_I2C_Master_Transmit+0x188>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d017      	beq.n	8002408 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	781a      	ldrb	r2, [r3, #0]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e8:	1c5a      	adds	r2, r3, #1
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	3b01      	subs	r3, #1
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002400:	3b01      	subs	r3, #1
 8002402:	b29a      	uxth	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002408:	697a      	ldr	r2, [r7, #20]
 800240a:	6a39      	ldr	r1, [r7, #32]
 800240c:	68f8      	ldr	r0, [r7, #12]
 800240e:	f000 fcc2 	bl	8002d96 <I2C_WaitOnBTFFlagUntilTimeout>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d00d      	beq.n	8002434 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241c:	2b04      	cmp	r3, #4
 800241e:	d107      	bne.n	8002430 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800242e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e01a      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002438:	2b00      	cmp	r3, #0
 800243a:	d194      	bne.n	8002366 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800244a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2220      	movs	r2, #32
 8002450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2200      	movs	r2, #0
 8002458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002464:	2300      	movs	r3, #0
 8002466:	e000      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002468:	2302      	movs	r3, #2
  }
}
 800246a:	4618      	mov	r0, r3
 800246c:	3718      	adds	r7, #24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	00100002 	.word	0x00100002
 8002478:	ffff0000 	.word	0xffff0000

0800247c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b08c      	sub	sp, #48	; 0x30
 8002480:	af02      	add	r7, sp, #8
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	607a      	str	r2, [r7, #4]
 8002486:	461a      	mov	r2, r3
 8002488:	460b      	mov	r3, r1
 800248a:	817b      	strh	r3, [r7, #10]
 800248c:	4613      	mov	r3, r2
 800248e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002490:	f7ff faee 	bl	8001a70 <HAL_GetTick>
 8002494:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b20      	cmp	r3, #32
 80024a0:	f040 820b 	bne.w	80028ba <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	2319      	movs	r3, #25
 80024aa:	2201      	movs	r2, #1
 80024ac:	497c      	ldr	r1, [pc, #496]	; (80026a0 <HAL_I2C_Master_Receive+0x224>)
 80024ae:	68f8      	ldr	r0, [r7, #12]
 80024b0:	f000 fb5a 	bl	8002b68 <I2C_WaitOnFlagUntilTimeout>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80024ba:	2302      	movs	r3, #2
 80024bc:	e1fe      	b.n	80028bc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d101      	bne.n	80024cc <HAL_I2C_Master_Receive+0x50>
 80024c8:	2302      	movs	r3, #2
 80024ca:	e1f7      	b.n	80028bc <HAL_I2C_Master_Receive+0x440>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d007      	beq.n	80024f2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f042 0201 	orr.w	r2, r2, #1
 80024f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002500:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2222      	movs	r2, #34	; 0x22
 8002506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2210      	movs	r2, #16
 800250e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2200      	movs	r2, #0
 8002516:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	893a      	ldrh	r2, [r7, #8]
 8002522:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002528:	b29a      	uxth	r2, r3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	4a5c      	ldr	r2, [pc, #368]	; (80026a4 <HAL_I2C_Master_Receive+0x228>)
 8002532:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002534:	8979      	ldrh	r1, [r7, #10]
 8002536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002538:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800253a:	68f8      	ldr	r0, [r7, #12]
 800253c:	f000 fa46 	bl	80029cc <I2C_MasterRequestRead>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e1b8      	b.n	80028bc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800254e:	2b00      	cmp	r3, #0
 8002550:	d113      	bne.n	800257a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002552:	2300      	movs	r3, #0
 8002554:	623b      	str	r3, [r7, #32]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	695b      	ldr	r3, [r3, #20]
 800255c:	623b      	str	r3, [r7, #32]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	623b      	str	r3, [r7, #32]
 8002566:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	e18c      	b.n	8002894 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800257e:	2b01      	cmp	r3, #1
 8002580:	d11b      	bne.n	80025ba <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002590:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002592:	2300      	movs	r3, #0
 8002594:	61fb      	str	r3, [r7, #28]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	695b      	ldr	r3, [r3, #20]
 800259c:	61fb      	str	r3, [r7, #28]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	61fb      	str	r3, [r7, #28]
 80025a6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	e16c      	b.n	8002894 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d11b      	bne.n	80025fa <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025d0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025e2:	2300      	movs	r3, #0
 80025e4:	61bb      	str	r3, [r7, #24]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	695b      	ldr	r3, [r3, #20]
 80025ec:	61bb      	str	r3, [r7, #24]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	61bb      	str	r3, [r7, #24]
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	e14c      	b.n	8002894 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002608:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800260a:	2300      	movs	r3, #0
 800260c:	617b      	str	r3, [r7, #20]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	695b      	ldr	r3, [r3, #20]
 8002614:	617b      	str	r3, [r7, #20]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	617b      	str	r3, [r7, #20]
 800261e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002620:	e138      	b.n	8002894 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002626:	2b03      	cmp	r3, #3
 8002628:	f200 80f1 	bhi.w	800280e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002630:	2b01      	cmp	r3, #1
 8002632:	d123      	bne.n	800267c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002634:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002636:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 fbed 	bl	8002e18 <I2C_WaitOnRXNEFlagUntilTimeout>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e139      	b.n	80028bc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	691a      	ldr	r2, [r3, #16]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002652:	b2d2      	uxtb	r2, r2
 8002654:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265a:	1c5a      	adds	r2, r3, #1
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002664:	3b01      	subs	r3, #1
 8002666:	b29a      	uxth	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002670:	b29b      	uxth	r3, r3
 8002672:	3b01      	subs	r3, #1
 8002674:	b29a      	uxth	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	855a      	strh	r2, [r3, #42]	; 0x2a
 800267a:	e10b      	b.n	8002894 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002680:	2b02      	cmp	r3, #2
 8002682:	d14e      	bne.n	8002722 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800268a:	2200      	movs	r2, #0
 800268c:	4906      	ldr	r1, [pc, #24]	; (80026a8 <HAL_I2C_Master_Receive+0x22c>)
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f000 fa6a 	bl	8002b68 <I2C_WaitOnFlagUntilTimeout>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d008      	beq.n	80026ac <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e10e      	b.n	80028bc <HAL_I2C_Master_Receive+0x440>
 800269e:	bf00      	nop
 80026a0:	00100002 	.word	0x00100002
 80026a4:	ffff0000 	.word	0xffff0000
 80026a8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	691a      	ldr	r2, [r3, #16]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c6:	b2d2      	uxtb	r2, r2
 80026c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ce:	1c5a      	adds	r2, r3, #1
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d8:	3b01      	subs	r3, #1
 80026da:	b29a      	uxth	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	3b01      	subs	r3, #1
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	691a      	ldr	r2, [r3, #16]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f8:	b2d2      	uxtb	r2, r2
 80026fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002700:	1c5a      	adds	r2, r3, #1
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800270a:	3b01      	subs	r3, #1
 800270c:	b29a      	uxth	r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002716:	b29b      	uxth	r3, r3
 8002718:	3b01      	subs	r3, #1
 800271a:	b29a      	uxth	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002720:	e0b8      	b.n	8002894 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002728:	2200      	movs	r2, #0
 800272a:	4966      	ldr	r1, [pc, #408]	; (80028c4 <HAL_I2C_Master_Receive+0x448>)
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f000 fa1b 	bl	8002b68 <I2C_WaitOnFlagUntilTimeout>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e0bf      	b.n	80028bc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800274a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	691a      	ldr	r2, [r3, #16]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275e:	1c5a      	adds	r2, r3, #1
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002768:	3b01      	subs	r3, #1
 800276a:	b29a      	uxth	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002774:	b29b      	uxth	r3, r3
 8002776:	3b01      	subs	r3, #1
 8002778:	b29a      	uxth	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800277e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002784:	2200      	movs	r2, #0
 8002786:	494f      	ldr	r1, [pc, #316]	; (80028c4 <HAL_I2C_Master_Receive+0x448>)
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f000 f9ed 	bl	8002b68 <I2C_WaitOnFlagUntilTimeout>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e091      	b.n	80028bc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	691a      	ldr	r2, [r3, #16]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ba:	1c5a      	adds	r2, r3, #1
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	3b01      	subs	r3, #1
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	691a      	ldr	r2, [r3, #16]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ec:	1c5a      	adds	r2, r3, #1
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027f6:	3b01      	subs	r3, #1
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002802:	b29b      	uxth	r3, r3
 8002804:	3b01      	subs	r3, #1
 8002806:	b29a      	uxth	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800280c:	e042      	b.n	8002894 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800280e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002810:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002812:	68f8      	ldr	r0, [r7, #12]
 8002814:	f000 fb00 	bl	8002e18 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e04c      	b.n	80028bc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	691a      	ldr	r2, [r3, #16]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002834:	1c5a      	adds	r2, r3, #1
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283e:	3b01      	subs	r3, #1
 8002840:	b29a      	uxth	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284a:	b29b      	uxth	r3, r3
 800284c:	3b01      	subs	r3, #1
 800284e:	b29a      	uxth	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	f003 0304 	and.w	r3, r3, #4
 800285e:	2b04      	cmp	r3, #4
 8002860:	d118      	bne.n	8002894 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	691a      	ldr	r2, [r3, #16]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286c:	b2d2      	uxtb	r2, r2
 800286e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002874:	1c5a      	adds	r2, r3, #1
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800287e:	3b01      	subs	r3, #1
 8002880:	b29a      	uxth	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800288a:	b29b      	uxth	r3, r3
 800288c:	3b01      	subs	r3, #1
 800288e:	b29a      	uxth	r2, r3
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002898:	2b00      	cmp	r3, #0
 800289a:	f47f aec2 	bne.w	8002622 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2220      	movs	r2, #32
 80028a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80028b6:	2300      	movs	r3, #0
 80028b8:	e000      	b.n	80028bc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80028ba:	2302      	movs	r3, #2
  }
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3728      	adds	r7, #40	; 0x28
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	00010004 	.word	0x00010004

080028c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b088      	sub	sp, #32
 80028cc:	af02      	add	r7, sp, #8
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	607a      	str	r2, [r7, #4]
 80028d2:	603b      	str	r3, [r7, #0]
 80028d4:	460b      	mov	r3, r1
 80028d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	2b08      	cmp	r3, #8
 80028e2:	d006      	beq.n	80028f2 <I2C_MasterRequestWrite+0x2a>
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d003      	beq.n	80028f2 <I2C_MasterRequestWrite+0x2a>
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80028f0:	d108      	bne.n	8002904 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	e00b      	b.n	800291c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002908:	2b12      	cmp	r3, #18
 800290a:	d107      	bne.n	800291c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800291a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	9300      	str	r3, [sp, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	f000 f91d 	bl	8002b68 <I2C_WaitOnFlagUntilTimeout>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d00d      	beq.n	8002950 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800293e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002942:	d103      	bne.n	800294c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f44f 7200 	mov.w	r2, #512	; 0x200
 800294a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e035      	b.n	80029bc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002958:	d108      	bne.n	800296c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800295a:	897b      	ldrh	r3, [r7, #10]
 800295c:	b2db      	uxtb	r3, r3
 800295e:	461a      	mov	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002968:	611a      	str	r2, [r3, #16]
 800296a:	e01b      	b.n	80029a4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800296c:	897b      	ldrh	r3, [r7, #10]
 800296e:	11db      	asrs	r3, r3, #7
 8002970:	b2db      	uxtb	r3, r3
 8002972:	f003 0306 	and.w	r3, r3, #6
 8002976:	b2db      	uxtb	r3, r3
 8002978:	f063 030f 	orn	r3, r3, #15
 800297c:	b2da      	uxtb	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	490e      	ldr	r1, [pc, #56]	; (80029c4 <I2C_MasterRequestWrite+0xfc>)
 800298a:	68f8      	ldr	r0, [r7, #12]
 800298c:	f000 f943 	bl	8002c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e010      	b.n	80029bc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800299a:	897b      	ldrh	r3, [r7, #10]
 800299c:	b2da      	uxtb	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	4907      	ldr	r1, [pc, #28]	; (80029c8 <I2C_MasterRequestWrite+0x100>)
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f000 f933 	bl	8002c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e000      	b.n	80029bc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	00010008 	.word	0x00010008
 80029c8:	00010002 	.word	0x00010002

080029cc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b088      	sub	sp, #32
 80029d0:	af02      	add	r7, sp, #8
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	607a      	str	r2, [r7, #4]
 80029d6:	603b      	str	r3, [r7, #0]
 80029d8:	460b      	mov	r3, r1
 80029da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80029f0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	2b08      	cmp	r3, #8
 80029f6:	d006      	beq.n	8002a06 <I2C_MasterRequestRead+0x3a>
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d003      	beq.n	8002a06 <I2C_MasterRequestRead+0x3a>
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a04:	d108      	bne.n	8002a18 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a14:	601a      	str	r2, [r3, #0]
 8002a16:	e00b      	b.n	8002a30 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1c:	2b11      	cmp	r3, #17
 8002a1e:	d107      	bne.n	8002a30 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a2e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	9300      	str	r3, [sp, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a3c:	68f8      	ldr	r0, [r7, #12]
 8002a3e:	f000 f893 	bl	8002b68 <I2C_WaitOnFlagUntilTimeout>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d00d      	beq.n	8002a64 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a56:	d103      	bne.n	8002a60 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e079      	b.n	8002b58 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	691b      	ldr	r3, [r3, #16]
 8002a68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a6c:	d108      	bne.n	8002a80 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002a6e:	897b      	ldrh	r3, [r7, #10]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	f043 0301 	orr.w	r3, r3, #1
 8002a76:	b2da      	uxtb	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	611a      	str	r2, [r3, #16]
 8002a7e:	e05f      	b.n	8002b40 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a80:	897b      	ldrh	r3, [r7, #10]
 8002a82:	11db      	asrs	r3, r3, #7
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	f003 0306 	and.w	r3, r3, #6
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	f063 030f 	orn	r3, r3, #15
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	4930      	ldr	r1, [pc, #192]	; (8002b60 <I2C_MasterRequestRead+0x194>)
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	f000 f8b9 	bl	8002c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e054      	b.n	8002b58 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002aae:	897b      	ldrh	r3, [r7, #10]
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	4929      	ldr	r1, [pc, #164]	; (8002b64 <I2C_MasterRequestRead+0x198>)
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 f8a9 	bl	8002c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e044      	b.n	8002b58 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ace:	2300      	movs	r3, #0
 8002ad0:	613b      	str	r3, [r7, #16]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	613b      	str	r3, [r7, #16]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	613b      	str	r3, [r7, #16]
 8002ae2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002af2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	9300      	str	r3, [sp, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	f000 f831 	bl	8002b68 <I2C_WaitOnFlagUntilTimeout>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d00d      	beq.n	8002b28 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b1a:	d103      	bne.n	8002b24 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b22:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e017      	b.n	8002b58 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002b28:	897b      	ldrh	r3, [r7, #10]
 8002b2a:	11db      	asrs	r3, r3, #7
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	f003 0306 	and.w	r3, r3, #6
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	f063 030e 	orn	r3, r3, #14
 8002b38:	b2da      	uxtb	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	4907      	ldr	r1, [pc, #28]	; (8002b64 <I2C_MasterRequestRead+0x198>)
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f000 f865 	bl	8002c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e000      	b.n	8002b58 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3718      	adds	r7, #24
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	00010008 	.word	0x00010008
 8002b64:	00010002 	.word	0x00010002

08002b68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	603b      	str	r3, [r7, #0]
 8002b74:	4613      	mov	r3, r2
 8002b76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b78:	e025      	b.n	8002bc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b80:	d021      	beq.n	8002bc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b82:	f7fe ff75 	bl	8001a70 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	683a      	ldr	r2, [r7, #0]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d302      	bcc.n	8002b98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d116      	bne.n	8002bc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	f043 0220 	orr.w	r2, r3, #32
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e023      	b.n	8002c0e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	0c1b      	lsrs	r3, r3, #16
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d10d      	bne.n	8002bec <I2C_WaitOnFlagUntilTimeout+0x84>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	43da      	mvns	r2, r3
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	bf0c      	ite	eq
 8002be2:	2301      	moveq	r3, #1
 8002be4:	2300      	movne	r3, #0
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	461a      	mov	r2, r3
 8002bea:	e00c      	b.n	8002c06 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	43da      	mvns	r2, r3
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	bf0c      	ite	eq
 8002bfe:	2301      	moveq	r3, #1
 8002c00:	2300      	movne	r3, #0
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	461a      	mov	r2, r3
 8002c06:	79fb      	ldrb	r3, [r7, #7]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d0b6      	beq.n	8002b7a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b084      	sub	sp, #16
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	60f8      	str	r0, [r7, #12]
 8002c1e:	60b9      	str	r1, [r7, #8]
 8002c20:	607a      	str	r2, [r7, #4]
 8002c22:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c24:	e051      	b.n	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	695b      	ldr	r3, [r3, #20]
 8002c2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c34:	d123      	bne.n	8002c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c44:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c4e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2220      	movs	r2, #32
 8002c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6a:	f043 0204 	orr.w	r2, r3, #4
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e046      	b.n	8002d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c84:	d021      	beq.n	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c86:	f7fe fef3 	bl	8001a70 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d302      	bcc.n	8002c9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d116      	bne.n	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2220      	movs	r2, #32
 8002ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb6:	f043 0220 	orr.w	r2, r3, #32
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e020      	b.n	8002d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	0c1b      	lsrs	r3, r3, #16
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d10c      	bne.n	8002cee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	43da      	mvns	r2, r3
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	bf14      	ite	ne
 8002ce6:	2301      	movne	r3, #1
 8002ce8:	2300      	moveq	r3, #0
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	e00b      	b.n	8002d06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	699b      	ldr	r3, [r3, #24]
 8002cf4:	43da      	mvns	r2, r3
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	bf14      	ite	ne
 8002d00:	2301      	movne	r3, #1
 8002d02:	2300      	moveq	r3, #0
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d18d      	bne.n	8002c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d20:	e02d      	b.n	8002d7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d22:	68f8      	ldr	r0, [r7, #12]
 8002d24:	f000 f8ce 	bl	8002ec4 <I2C_IsAcknowledgeFailed>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e02d      	b.n	8002d8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d38:	d021      	beq.n	8002d7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d3a:	f7fe fe99 	bl	8001a70 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	68ba      	ldr	r2, [r7, #8]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d302      	bcc.n	8002d50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d116      	bne.n	8002d7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2220      	movs	r2, #32
 8002d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f043 0220 	orr.w	r2, r3, #32
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e007      	b.n	8002d8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	695b      	ldr	r3, [r3, #20]
 8002d84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d88:	2b80      	cmp	r3, #128	; 0x80
 8002d8a:	d1ca      	bne.n	8002d22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b084      	sub	sp, #16
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	60f8      	str	r0, [r7, #12]
 8002d9e:	60b9      	str	r1, [r7, #8]
 8002da0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002da2:	e02d      	b.n	8002e00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f000 f88d 	bl	8002ec4 <I2C_IsAcknowledgeFailed>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e02d      	b.n	8002e10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dba:	d021      	beq.n	8002e00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dbc:	f7fe fe58 	bl	8001a70 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	68ba      	ldr	r2, [r7, #8]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d302      	bcc.n	8002dd2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d116      	bne.n	8002e00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dec:	f043 0220 	orr.w	r2, r3, #32
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e007      	b.n	8002e10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	695b      	ldr	r3, [r3, #20]
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	2b04      	cmp	r3, #4
 8002e0c:	d1ca      	bne.n	8002da4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e24:	e042      	b.n	8002eac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	695b      	ldr	r3, [r3, #20]
 8002e2c:	f003 0310 	and.w	r3, r3, #16
 8002e30:	2b10      	cmp	r3, #16
 8002e32:	d119      	bne.n	8002e68 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f06f 0210 	mvn.w	r2, #16
 8002e3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2220      	movs	r2, #32
 8002e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e029      	b.n	8002ebc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e68:	f7fe fe02 	bl	8001a70 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	68ba      	ldr	r2, [r7, #8]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d302      	bcc.n	8002e7e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d116      	bne.n	8002eac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2200      	movs	r2, #0
 8002e82:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2220      	movs	r2, #32
 8002e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e98:	f043 0220 	orr.w	r2, r3, #32
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e007      	b.n	8002ebc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eb6:	2b40      	cmp	r3, #64	; 0x40
 8002eb8:	d1b5      	bne.n	8002e26 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	695b      	ldr	r3, [r3, #20]
 8002ed2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ed6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eda:	d11b      	bne.n	8002f14 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ee4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f00:	f043 0204 	orr.w	r2, r3, #4
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e000      	b.n	8002f16 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002f22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f24:	b08f      	sub	sp, #60	; 0x3c
 8002f26:	af0a      	add	r7, sp, #40	; 0x28
 8002f28:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d101      	bne.n	8002f34 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e116      	b.n	8003162 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d106      	bne.n	8002f54 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f7fe fb8c 	bl	800166c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2203      	movs	r2, #3
 8002f58:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d102      	bne.n	8002f6e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f001 fe53 	bl	8004c1e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	603b      	str	r3, [r7, #0]
 8002f7e:	687e      	ldr	r6, [r7, #4]
 8002f80:	466d      	mov	r5, sp
 8002f82:	f106 0410 	add.w	r4, r6, #16
 8002f86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f8e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002f92:	e885 0003 	stmia.w	r5, {r0, r1}
 8002f96:	1d33      	adds	r3, r6, #4
 8002f98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f9a:	6838      	ldr	r0, [r7, #0]
 8002f9c:	f001 fdde 	bl	8004b5c <USB_CoreInit>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d005      	beq.n	8002fb2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2202      	movs	r2, #2
 8002faa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e0d7      	b.n	8003162 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f001 fe41 	bl	8004c40 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	73fb      	strb	r3, [r7, #15]
 8002fc2:	e04a      	b.n	800305a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002fc4:	7bfa      	ldrb	r2, [r7, #15]
 8002fc6:	6879      	ldr	r1, [r7, #4]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	00db      	lsls	r3, r3, #3
 8002fcc:	4413      	add	r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	440b      	add	r3, r1
 8002fd2:	333d      	adds	r3, #61	; 0x3d
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002fd8:	7bfa      	ldrb	r2, [r7, #15]
 8002fda:	6879      	ldr	r1, [r7, #4]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	00db      	lsls	r3, r3, #3
 8002fe0:	4413      	add	r3, r2
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	440b      	add	r3, r1
 8002fe6:	333c      	adds	r3, #60	; 0x3c
 8002fe8:	7bfa      	ldrb	r2, [r7, #15]
 8002fea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002fec:	7bfa      	ldrb	r2, [r7, #15]
 8002fee:	7bfb      	ldrb	r3, [r7, #15]
 8002ff0:	b298      	uxth	r0, r3
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	4413      	add	r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	3344      	adds	r3, #68	; 0x44
 8003000:	4602      	mov	r2, r0
 8003002:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003004:	7bfa      	ldrb	r2, [r7, #15]
 8003006:	6879      	ldr	r1, [r7, #4]
 8003008:	4613      	mov	r3, r2
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	4413      	add	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	440b      	add	r3, r1
 8003012:	3340      	adds	r3, #64	; 0x40
 8003014:	2200      	movs	r2, #0
 8003016:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003018:	7bfa      	ldrb	r2, [r7, #15]
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	4613      	mov	r3, r2
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	4413      	add	r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	3348      	adds	r3, #72	; 0x48
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800302c:	7bfa      	ldrb	r2, [r7, #15]
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	4613      	mov	r3, r2
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	4413      	add	r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	440b      	add	r3, r1
 800303a:	334c      	adds	r3, #76	; 0x4c
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003040:	7bfa      	ldrb	r2, [r7, #15]
 8003042:	6879      	ldr	r1, [r7, #4]
 8003044:	4613      	mov	r3, r2
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	4413      	add	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	440b      	add	r3, r1
 800304e:	3354      	adds	r3, #84	; 0x54
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003054:	7bfb      	ldrb	r3, [r7, #15]
 8003056:	3301      	adds	r3, #1
 8003058:	73fb      	strb	r3, [r7, #15]
 800305a:	7bfa      	ldrb	r2, [r7, #15]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	429a      	cmp	r2, r3
 8003062:	d3af      	bcc.n	8002fc4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003064:	2300      	movs	r3, #0
 8003066:	73fb      	strb	r3, [r7, #15]
 8003068:	e044      	b.n	80030f4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800306a:	7bfa      	ldrb	r2, [r7, #15]
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	4613      	mov	r3, r2
 8003070:	00db      	lsls	r3, r3, #3
 8003072:	4413      	add	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	440b      	add	r3, r1
 8003078:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800307c:	2200      	movs	r2, #0
 800307e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003080:	7bfa      	ldrb	r2, [r7, #15]
 8003082:	6879      	ldr	r1, [r7, #4]
 8003084:	4613      	mov	r3, r2
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	4413      	add	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	440b      	add	r3, r1
 800308e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003092:	7bfa      	ldrb	r2, [r7, #15]
 8003094:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003096:	7bfa      	ldrb	r2, [r7, #15]
 8003098:	6879      	ldr	r1, [r7, #4]
 800309a:	4613      	mov	r3, r2
 800309c:	00db      	lsls	r3, r3, #3
 800309e:	4413      	add	r3, r2
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	440b      	add	r3, r1
 80030a4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80030a8:	2200      	movs	r2, #0
 80030aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80030ac:	7bfa      	ldrb	r2, [r7, #15]
 80030ae:	6879      	ldr	r1, [r7, #4]
 80030b0:	4613      	mov	r3, r2
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	4413      	add	r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	440b      	add	r3, r1
 80030ba:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80030be:	2200      	movs	r2, #0
 80030c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80030c2:	7bfa      	ldrb	r2, [r7, #15]
 80030c4:	6879      	ldr	r1, [r7, #4]
 80030c6:	4613      	mov	r3, r2
 80030c8:	00db      	lsls	r3, r3, #3
 80030ca:	4413      	add	r3, r2
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	440b      	add	r3, r1
 80030d0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80030d4:	2200      	movs	r2, #0
 80030d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80030d8:	7bfa      	ldrb	r2, [r7, #15]
 80030da:	6879      	ldr	r1, [r7, #4]
 80030dc:	4613      	mov	r3, r2
 80030de:	00db      	lsls	r3, r3, #3
 80030e0:	4413      	add	r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	440b      	add	r3, r1
 80030e6:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80030ea:	2200      	movs	r2, #0
 80030ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030ee:	7bfb      	ldrb	r3, [r7, #15]
 80030f0:	3301      	adds	r3, #1
 80030f2:	73fb      	strb	r3, [r7, #15]
 80030f4:	7bfa      	ldrb	r2, [r7, #15]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d3b5      	bcc.n	800306a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	603b      	str	r3, [r7, #0]
 8003104:	687e      	ldr	r6, [r7, #4]
 8003106:	466d      	mov	r5, sp
 8003108:	f106 0410 	add.w	r4, r6, #16
 800310c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800310e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003110:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003112:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003114:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003118:	e885 0003 	stmia.w	r5, {r0, r1}
 800311c:	1d33      	adds	r3, r6, #4
 800311e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003120:	6838      	ldr	r0, [r7, #0]
 8003122:	f001 fdd9 	bl	8004cd8 <USB_DevInit>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d005      	beq.n	8003138 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2202      	movs	r2, #2
 8003130:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e014      	b.n	8003162 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314c:	2b01      	cmp	r3, #1
 800314e:	d102      	bne.n	8003156 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f000 f80a 	bl	800316a <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4618      	mov	r0, r3
 800315c:	f001 ff97 	bl	800508e <USB_DevDisconnect>

  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3714      	adds	r7, #20
 8003166:	46bd      	mov	sp, r7
 8003168:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800316a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800316a:	b480      	push	{r7}
 800316c:	b085      	sub	sp, #20
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800319c:	f043 0303 	orr.w	r3, r3, #3
 80031a0:	68fa      	ldr	r2, [r7, #12]
 80031a2:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3714      	adds	r7, #20
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
	...

080031b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0cc      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031c8:	4b68      	ldr	r3, [pc, #416]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 030f 	and.w	r3, r3, #15
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d90c      	bls.n	80031f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031d6:	4b65      	ldr	r3, [pc, #404]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	b2d2      	uxtb	r2, r2
 80031dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031de:	4b63      	ldr	r3, [pc, #396]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 030f 	and.w	r3, r3, #15
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d001      	beq.n	80031f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e0b8      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d020      	beq.n	800323e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0304 	and.w	r3, r3, #4
 8003204:	2b00      	cmp	r3, #0
 8003206:	d005      	beq.n	8003214 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003208:	4b59      	ldr	r3, [pc, #356]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	4a58      	ldr	r2, [pc, #352]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 800320e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003212:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0308 	and.w	r3, r3, #8
 800321c:	2b00      	cmp	r3, #0
 800321e:	d005      	beq.n	800322c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003220:	4b53      	ldr	r3, [pc, #332]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	4a52      	ldr	r2, [pc, #328]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003226:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800322a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800322c:	4b50      	ldr	r3, [pc, #320]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	494d      	ldr	r1, [pc, #308]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 800323a:	4313      	orrs	r3, r2
 800323c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b00      	cmp	r3, #0
 8003248:	d044      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d107      	bne.n	8003262 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003252:	4b47      	ldr	r3, [pc, #284]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d119      	bne.n	8003292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e07f      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b02      	cmp	r3, #2
 8003268:	d003      	beq.n	8003272 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800326e:	2b03      	cmp	r3, #3
 8003270:	d107      	bne.n	8003282 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003272:	4b3f      	ldr	r3, [pc, #252]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d109      	bne.n	8003292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e06f      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003282:	4b3b      	ldr	r3, [pc, #236]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e067      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003292:	4b37      	ldr	r3, [pc, #220]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f023 0203 	bic.w	r2, r3, #3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	4934      	ldr	r1, [pc, #208]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032a4:	f7fe fbe4 	bl	8001a70 <HAL_GetTick>
 80032a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032aa:	e00a      	b.n	80032c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032ac:	f7fe fbe0 	bl	8001a70 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e04f      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032c2:	4b2b      	ldr	r3, [pc, #172]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 020c 	and.w	r2, r3, #12
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d1eb      	bne.n	80032ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032d4:	4b25      	ldr	r3, [pc, #148]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 030f 	and.w	r3, r3, #15
 80032dc:	683a      	ldr	r2, [r7, #0]
 80032de:	429a      	cmp	r2, r3
 80032e0:	d20c      	bcs.n	80032fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032e2:	4b22      	ldr	r3, [pc, #136]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80032e4:	683a      	ldr	r2, [r7, #0]
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ea:	4b20      	ldr	r3, [pc, #128]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 030f 	and.w	r3, r3, #15
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d001      	beq.n	80032fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e032      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0304 	and.w	r3, r3, #4
 8003304:	2b00      	cmp	r3, #0
 8003306:	d008      	beq.n	800331a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003308:	4b19      	ldr	r3, [pc, #100]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	4916      	ldr	r1, [pc, #88]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003316:	4313      	orrs	r3, r2
 8003318:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	2b00      	cmp	r3, #0
 8003324:	d009      	beq.n	800333a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003326:	4b12      	ldr	r3, [pc, #72]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	490e      	ldr	r1, [pc, #56]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003336:	4313      	orrs	r3, r2
 8003338:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800333a:	f000 fb7f 	bl	8003a3c <HAL_RCC_GetSysClockFreq>
 800333e:	4602      	mov	r2, r0
 8003340:	4b0b      	ldr	r3, [pc, #44]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	091b      	lsrs	r3, r3, #4
 8003346:	f003 030f 	and.w	r3, r3, #15
 800334a:	490a      	ldr	r1, [pc, #40]	; (8003374 <HAL_RCC_ClockConfig+0x1c0>)
 800334c:	5ccb      	ldrb	r3, [r1, r3]
 800334e:	fa22 f303 	lsr.w	r3, r2, r3
 8003352:	4a09      	ldr	r2, [pc, #36]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 8003354:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003356:	4b09      	ldr	r3, [pc, #36]	; (800337c <HAL_RCC_ClockConfig+0x1c8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f7fe fb44 	bl	80019e8 <HAL_InitTick>

  return HAL_OK;
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	40023c00 	.word	0x40023c00
 8003370:	40023800 	.word	0x40023800
 8003374:	08007d94 	.word	0x08007d94
 8003378:	20000000 	.word	0x20000000
 800337c:	20000004 	.word	0x20000004

08003380 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003384:	4b03      	ldr	r3, [pc, #12]	; (8003394 <HAL_RCC_GetHCLKFreq+0x14>)
 8003386:	681b      	ldr	r3, [r3, #0]
}
 8003388:	4618      	mov	r0, r3
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	20000000 	.word	0x20000000

08003398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800339c:	f7ff fff0 	bl	8003380 <HAL_RCC_GetHCLKFreq>
 80033a0:	4602      	mov	r2, r0
 80033a2:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	0a9b      	lsrs	r3, r3, #10
 80033a8:	f003 0307 	and.w	r3, r3, #7
 80033ac:	4903      	ldr	r1, [pc, #12]	; (80033bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80033ae:	5ccb      	ldrb	r3, [r1, r3]
 80033b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40023800 	.word	0x40023800
 80033bc:	08007da4 	.word	0x08007da4

080033c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80033c4:	f7ff ffdc 	bl	8003380 <HAL_RCC_GetHCLKFreq>
 80033c8:	4602      	mov	r2, r0
 80033ca:	4b05      	ldr	r3, [pc, #20]	; (80033e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	0b5b      	lsrs	r3, r3, #13
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	4903      	ldr	r1, [pc, #12]	; (80033e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033d6:	5ccb      	ldrb	r3, [r1, r3]
 80033d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033dc:	4618      	mov	r0, r3
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	40023800 	.word	0x40023800
 80033e4:	08007da4 	.word	0x08007da4

080033e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08c      	sub	sp, #48	; 0x30
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033f0:	2300      	movs	r3, #0
 80033f2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80033f8:	2300      	movs	r3, #0
 80033fa:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80033fc:	2300      	movs	r3, #0
 80033fe:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003400:	2300      	movs	r3, #0
 8003402:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003408:	2300      	movs	r3, #0
 800340a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 800340c:	2300      	movs	r3, #0
 800340e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8003410:	2300      	movs	r3, #0
 8003412:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b00      	cmp	r3, #0
 800341e:	d010      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003420:	4b6f      	ldr	r3, [pc, #444]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003422:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003426:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800342e:	496c      	ldr	r1, [pc, #432]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003430:	4313      	orrs	r3, r2
 8003432:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800343e:	2301      	movs	r3, #1
 8003440:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0302 	and.w	r3, r3, #2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d010      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800344e:	4b64      	ldr	r3, [pc, #400]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003450:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003454:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800345c:	4960      	ldr	r1, [pc, #384]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800345e:	4313      	orrs	r3, r2
 8003460:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800346c:	2301      	movs	r3, #1
 800346e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0304 	and.w	r3, r3, #4
 8003478:	2b00      	cmp	r3, #0
 800347a:	d017      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800347c:	4b58      	ldr	r3, [pc, #352]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800347e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003482:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348a:	4955      	ldr	r1, [pc, #340]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800348c:	4313      	orrs	r3, r2
 800348e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003496:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800349a:	d101      	bne.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800349c:	2301      	movs	r3, #1
 800349e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d101      	bne.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80034a8:	2301      	movs	r3, #1
 80034aa:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0308 	and.w	r3, r3, #8
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d017      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034b8:	4b49      	ldr	r3, [pc, #292]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034be:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034c6:	4946      	ldr	r1, [pc, #280]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034d6:	d101      	bne.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80034d8:	2301      	movs	r3, #1
 80034da:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d101      	bne.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80034e4:	2301      	movs	r3, #1
 80034e6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0320 	and.w	r3, r3, #32
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 808a 	beq.w	800360a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034f6:	2300      	movs	r3, #0
 80034f8:	60bb      	str	r3, [r7, #8]
 80034fa:	4b39      	ldr	r3, [pc, #228]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fe:	4a38      	ldr	r2, [pc, #224]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003500:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003504:	6413      	str	r3, [r2, #64]	; 0x40
 8003506:	4b36      	ldr	r3, [pc, #216]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800350e:	60bb      	str	r3, [r7, #8]
 8003510:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003512:	4b34      	ldr	r3, [pc, #208]	; (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a33      	ldr	r2, [pc, #204]	; (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003518:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800351c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800351e:	f7fe faa7 	bl	8001a70 <HAL_GetTick>
 8003522:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003524:	e008      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003526:	f7fe faa3 	bl	8001a70 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d901      	bls.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e278      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003538:	4b2a      	ldr	r3, [pc, #168]	; (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003540:	2b00      	cmp	r3, #0
 8003542:	d0f0      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003544:	4b26      	ldr	r3, [pc, #152]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003546:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003548:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800354c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d02f      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003558:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800355c:	6a3a      	ldr	r2, [r7, #32]
 800355e:	429a      	cmp	r2, r3
 8003560:	d028      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003562:	4b1f      	ldr	r3, [pc, #124]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003566:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800356a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800356c:	4b1e      	ldr	r3, [pc, #120]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800356e:	2201      	movs	r2, #1
 8003570:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003572:	4b1d      	ldr	r3, [pc, #116]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003578:	4a19      	ldr	r2, [pc, #100]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800357a:	6a3b      	ldr	r3, [r7, #32]
 800357c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800357e:	4b18      	ldr	r3, [pc, #96]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003582:	f003 0301 	and.w	r3, r3, #1
 8003586:	2b01      	cmp	r3, #1
 8003588:	d114      	bne.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800358a:	f7fe fa71 	bl	8001a70 <HAL_GetTick>
 800358e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003590:	e00a      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003592:	f7fe fa6d 	bl	8001a70 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d901      	bls.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e240      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a8:	4b0d      	ldr	r3, [pc, #52]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ac:	f003 0302 	and.w	r3, r3, #2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d0ee      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035c0:	d114      	bne.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x204>
 80035c2:	4b07      	ldr	r3, [pc, #28]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80035d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035d6:	4902      	ldr	r1, [pc, #8]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	608b      	str	r3, [r1, #8]
 80035dc:	e00c      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80035de:	bf00      	nop
 80035e0:	40023800 	.word	0x40023800
 80035e4:	40007000 	.word	0x40007000
 80035e8:	42470e40 	.word	0x42470e40
 80035ec:	4b4a      	ldr	r3, [pc, #296]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	4a49      	ldr	r2, [pc, #292]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035f2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80035f6:	6093      	str	r3, [r2, #8]
 80035f8:	4b47      	ldr	r3, [pc, #284]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003600:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003604:	4944      	ldr	r1, [pc, #272]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003606:	4313      	orrs	r3, r2
 8003608:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0310 	and.w	r3, r3, #16
 8003612:	2b00      	cmp	r3, #0
 8003614:	d004      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800361c:	4b3f      	ldr	r3, [pc, #252]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800361e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00a      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800362c:	4b3a      	ldr	r3, [pc, #232]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800362e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003632:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800363a:	4937      	ldr	r1, [pc, #220]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800363c:	4313      	orrs	r3, r2
 800363e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800364e:	4b32      	ldr	r3, [pc, #200]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003650:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003654:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800365c:	492e      	ldr	r1, [pc, #184]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800365e:	4313      	orrs	r3, r2
 8003660:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800366c:	2b00      	cmp	r3, #0
 800366e:	d011      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003670:	4b29      	ldr	r3, [pc, #164]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003672:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003676:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800367e:	4926      	ldr	r1, [pc, #152]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800368a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800368e:	d101      	bne.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003690:	2301      	movs	r3, #1
 8003692:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00a      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80036a0:	4b1d      	ldr	r3, [pc, #116]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80036a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036a6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ae:	491a      	ldr	r1, [pc, #104]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d011      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80036c2:	4b15      	ldr	r3, [pc, #84]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80036c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036c8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036d0:	4911      	ldr	r1, [pc, #68]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036e0:	d101      	bne.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80036e2:	2301      	movs	r3, #1
 80036e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80036e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d005      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036f4:	f040 80ff 	bne.w	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80036f8:	4b09      	ldr	r3, [pc, #36]	; (8003720 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80036fe:	f7fe f9b7 	bl	8001a70 <HAL_GetTick>
 8003702:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003704:	e00e      	b.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003706:	f7fe f9b3 	bl	8001a70 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d907      	bls.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e188      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003718:	40023800 	.word	0x40023800
 800371c:	424711e0 	.word	0x424711e0
 8003720:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003724:	4b7e      	ldr	r3, [pc, #504]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d1ea      	bne.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	2b00      	cmp	r3, #0
 800373a:	d003      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003740:	2b00      	cmp	r3, #0
 8003742:	d009      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800374c:	2b00      	cmp	r3, #0
 800374e:	d028      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003754:	2b00      	cmp	r3, #0
 8003756:	d124      	bne.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003758:	4b71      	ldr	r3, [pc, #452]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800375a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800375e:	0c1b      	lsrs	r3, r3, #16
 8003760:	f003 0303 	and.w	r3, r3, #3
 8003764:	3301      	adds	r3, #1
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800376a:	4b6d      	ldr	r3, [pc, #436]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800376c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003770:	0e1b      	lsrs	r3, r3, #24
 8003772:	f003 030f 	and.w	r3, r3, #15
 8003776:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	019b      	lsls	r3, r3, #6
 8003782:	431a      	orrs	r2, r3
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	085b      	lsrs	r3, r3, #1
 8003788:	3b01      	subs	r3, #1
 800378a:	041b      	lsls	r3, r3, #16
 800378c:	431a      	orrs	r2, r3
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	061b      	lsls	r3, r3, #24
 8003792:	431a      	orrs	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	071b      	lsls	r3, r3, #28
 800379a:	4961      	ldr	r1, [pc, #388]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800379c:	4313      	orrs	r3, r2
 800379e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0304 	and.w	r3, r3, #4
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d004      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037b6:	d00a      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d035      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037cc:	d130      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80037ce:	4b54      	ldr	r3, [pc, #336]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037d4:	0c1b      	lsrs	r3, r3, #16
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	3301      	adds	r3, #1
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80037e0:	4b4f      	ldr	r3, [pc, #316]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037e6:	0f1b      	lsrs	r3, r3, #28
 80037e8:	f003 0307 	and.w	r3, r3, #7
 80037ec:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685a      	ldr	r2, [r3, #4]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	019b      	lsls	r3, r3, #6
 80037f8:	431a      	orrs	r2, r3
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	085b      	lsrs	r3, r3, #1
 80037fe:	3b01      	subs	r3, #1
 8003800:	041b      	lsls	r3, r3, #16
 8003802:	431a      	orrs	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	061b      	lsls	r3, r3, #24
 800380a:	431a      	orrs	r2, r3
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	071b      	lsls	r3, r3, #28
 8003810:	4943      	ldr	r1, [pc, #268]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003812:	4313      	orrs	r3, r2
 8003814:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003818:	4b41      	ldr	r3, [pc, #260]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800381a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800381e:	f023 021f 	bic.w	r2, r3, #31
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003826:	3b01      	subs	r3, #1
 8003828:	493d      	ldr	r1, [pc, #244]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800382a:	4313      	orrs	r3, r2
 800382c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003838:	2b00      	cmp	r3, #0
 800383a:	d029      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003840:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003844:	d124      	bne.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003846:	4b36      	ldr	r3, [pc, #216]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003848:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800384c:	0c1b      	lsrs	r3, r3, #16
 800384e:	f003 0303 	and.w	r3, r3, #3
 8003852:	3301      	adds	r3, #1
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003858:	4b31      	ldr	r3, [pc, #196]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800385a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800385e:	0f1b      	lsrs	r3, r3, #28
 8003860:	f003 0307 	and.w	r3, r3, #7
 8003864:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685a      	ldr	r2, [r3, #4]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	019b      	lsls	r3, r3, #6
 8003870:	431a      	orrs	r2, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	085b      	lsrs	r3, r3, #1
 8003878:	3b01      	subs	r3, #1
 800387a:	041b      	lsls	r3, r3, #16
 800387c:	431a      	orrs	r2, r3
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	061b      	lsls	r3, r3, #24
 8003882:	431a      	orrs	r2, r3
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	071b      	lsls	r3, r3, #28
 8003888:	4925      	ldr	r1, [pc, #148]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800388a:	4313      	orrs	r3, r2
 800388c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003898:	2b00      	cmp	r3, #0
 800389a:	d016      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685a      	ldr	r2, [r3, #4]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	019b      	lsls	r3, r3, #6
 80038a6:	431a      	orrs	r2, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	085b      	lsrs	r3, r3, #1
 80038ae:	3b01      	subs	r3, #1
 80038b0:	041b      	lsls	r3, r3, #16
 80038b2:	431a      	orrs	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	061b      	lsls	r3, r3, #24
 80038ba:	431a      	orrs	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	695b      	ldr	r3, [r3, #20]
 80038c0:	071b      	lsls	r3, r3, #28
 80038c2:	4917      	ldr	r1, [pc, #92]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80038ca:	4b16      	ldr	r3, [pc, #88]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80038cc:	2201      	movs	r2, #1
 80038ce:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038d0:	f7fe f8ce 	bl	8001a70 <HAL_GetTick>
 80038d4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80038d8:	f7fe f8ca 	bl	8001a70 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e09f      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038ea:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80038f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	f040 8095 	bne.w	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80038fe:	4b0a      	ldr	r3, [pc, #40]	; (8003928 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003900:	2200      	movs	r2, #0
 8003902:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003904:	f7fe f8b4 	bl	8001a70 <HAL_GetTick>
 8003908:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800390a:	e00f      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800390c:	f7fe f8b0 	bl	8001a70 <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d908      	bls.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e085      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800391e:	bf00      	nop
 8003920:	40023800 	.word	0x40023800
 8003924:	42470068 	.word	0x42470068
 8003928:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800392c:	4b41      	ldr	r3, [pc, #260]	; (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003934:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003938:	d0e8      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0304 	and.w	r3, r3, #4
 8003942:	2b00      	cmp	r3, #0
 8003944:	d003      	beq.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394a:	2b00      	cmp	r3, #0
 800394c:	d009      	beq.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003956:	2b00      	cmp	r3, #0
 8003958:	d02b      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800395e:	2b00      	cmp	r3, #0
 8003960:	d127      	bne.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8003962:	4b34      	ldr	r3, [pc, #208]	; (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003968:	0c1b      	lsrs	r3, r3, #16
 800396a:	f003 0303 	and.w	r3, r3, #3
 800396e:	3301      	adds	r3, #1
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	699a      	ldr	r2, [r3, #24]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	69db      	ldr	r3, [r3, #28]
 800397c:	019b      	lsls	r3, r3, #6
 800397e:	431a      	orrs	r2, r3
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	085b      	lsrs	r3, r3, #1
 8003984:	3b01      	subs	r3, #1
 8003986:	041b      	lsls	r3, r3, #16
 8003988:	431a      	orrs	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398e:	061b      	lsls	r3, r3, #24
 8003990:	4928      	ldr	r1, [pc, #160]	; (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003992:	4313      	orrs	r3, r2
 8003994:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003998:	4b26      	ldr	r3, [pc, #152]	; (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800399a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800399e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a6:	3b01      	subs	r3, #1
 80039a8:	021b      	lsls	r3, r3, #8
 80039aa:	4922      	ldr	r1, [pc, #136]	; (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d01d      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x612>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039c6:	d118      	bne.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80039c8:	4b1a      	ldr	r3, [pc, #104]	; (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80039ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ce:	0e1b      	lsrs	r3, r3, #24
 80039d0:	f003 030f 	and.w	r3, r3, #15
 80039d4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	699a      	ldr	r2, [r3, #24]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	019b      	lsls	r3, r3, #6
 80039e0:	431a      	orrs	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a1b      	ldr	r3, [r3, #32]
 80039e6:	085b      	lsrs	r3, r3, #1
 80039e8:	3b01      	subs	r3, #1
 80039ea:	041b      	lsls	r3, r3, #16
 80039ec:	431a      	orrs	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	061b      	lsls	r3, r3, #24
 80039f2:	4910      	ldr	r1, [pc, #64]	; (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80039fa:	4b0f      	ldr	r3, [pc, #60]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80039fc:	2201      	movs	r2, #1
 80039fe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a00:	f7fe f836 	bl	8001a70 <HAL_GetTick>
 8003a04:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a06:	e008      	b.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003a08:	f7fe f832 	bl	8001a70 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d901      	bls.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e007      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a1a:	4b06      	ldr	r3, [pc, #24]	; (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a26:	d1ef      	bne.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3730      	adds	r7, #48	; 0x30
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	40023800 	.word	0x40023800
 8003a38:	42470070 	.word	0x42470070

08003a3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a40:	b0ae      	sub	sp, #184	; 0xb8
 8003a42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a44:	2300      	movs	r3, #0
 8003a46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003a50:	2300      	movs	r3, #0
 8003a52:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003a56:	2300      	movs	r3, #0
 8003a58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a62:	4bcb      	ldr	r3, [pc, #812]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 030c 	and.w	r3, r3, #12
 8003a6a:	2b0c      	cmp	r3, #12
 8003a6c:	f200 8206 	bhi.w	8003e7c <HAL_RCC_GetSysClockFreq+0x440>
 8003a70:	a201      	add	r2, pc, #4	; (adr r2, 8003a78 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a76:	bf00      	nop
 8003a78:	08003aad 	.word	0x08003aad
 8003a7c:	08003e7d 	.word	0x08003e7d
 8003a80:	08003e7d 	.word	0x08003e7d
 8003a84:	08003e7d 	.word	0x08003e7d
 8003a88:	08003ab5 	.word	0x08003ab5
 8003a8c:	08003e7d 	.word	0x08003e7d
 8003a90:	08003e7d 	.word	0x08003e7d
 8003a94:	08003e7d 	.word	0x08003e7d
 8003a98:	08003abd 	.word	0x08003abd
 8003a9c:	08003e7d 	.word	0x08003e7d
 8003aa0:	08003e7d 	.word	0x08003e7d
 8003aa4:	08003e7d 	.word	0x08003e7d
 8003aa8:	08003cad 	.word	0x08003cad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003aac:	4bb9      	ldr	r3, [pc, #740]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x358>)
 8003aae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003ab2:	e1e7      	b.n	8003e84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ab4:	4bb8      	ldr	r3, [pc, #736]	; (8003d98 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003ab6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003aba:	e1e3      	b.n	8003e84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003abc:	4bb4      	ldr	r3, [pc, #720]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x354>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ac4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ac8:	4bb1      	ldr	r3, [pc, #708]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x354>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d071      	beq.n	8003bb8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ad4:	4bae      	ldr	r3, [pc, #696]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x354>)
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	099b      	lsrs	r3, r3, #6
 8003ada:	2200      	movs	r2, #0
 8003adc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003ae0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003ae4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ae8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003aec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003af0:	2300      	movs	r3, #0
 8003af2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003af6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003afa:	4622      	mov	r2, r4
 8003afc:	462b      	mov	r3, r5
 8003afe:	f04f 0000 	mov.w	r0, #0
 8003b02:	f04f 0100 	mov.w	r1, #0
 8003b06:	0159      	lsls	r1, r3, #5
 8003b08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b0c:	0150      	lsls	r0, r2, #5
 8003b0e:	4602      	mov	r2, r0
 8003b10:	460b      	mov	r3, r1
 8003b12:	4621      	mov	r1, r4
 8003b14:	1a51      	subs	r1, r2, r1
 8003b16:	6439      	str	r1, [r7, #64]	; 0x40
 8003b18:	4629      	mov	r1, r5
 8003b1a:	eb63 0301 	sbc.w	r3, r3, r1
 8003b1e:	647b      	str	r3, [r7, #68]	; 0x44
 8003b20:	f04f 0200 	mov.w	r2, #0
 8003b24:	f04f 0300 	mov.w	r3, #0
 8003b28:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003b2c:	4649      	mov	r1, r9
 8003b2e:	018b      	lsls	r3, r1, #6
 8003b30:	4641      	mov	r1, r8
 8003b32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b36:	4641      	mov	r1, r8
 8003b38:	018a      	lsls	r2, r1, #6
 8003b3a:	4641      	mov	r1, r8
 8003b3c:	1a51      	subs	r1, r2, r1
 8003b3e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003b40:	4649      	mov	r1, r9
 8003b42:	eb63 0301 	sbc.w	r3, r3, r1
 8003b46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b48:	f04f 0200 	mov.w	r2, #0
 8003b4c:	f04f 0300 	mov.w	r3, #0
 8003b50:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003b54:	4649      	mov	r1, r9
 8003b56:	00cb      	lsls	r3, r1, #3
 8003b58:	4641      	mov	r1, r8
 8003b5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b5e:	4641      	mov	r1, r8
 8003b60:	00ca      	lsls	r2, r1, #3
 8003b62:	4610      	mov	r0, r2
 8003b64:	4619      	mov	r1, r3
 8003b66:	4603      	mov	r3, r0
 8003b68:	4622      	mov	r2, r4
 8003b6a:	189b      	adds	r3, r3, r2
 8003b6c:	633b      	str	r3, [r7, #48]	; 0x30
 8003b6e:	462b      	mov	r3, r5
 8003b70:	460a      	mov	r2, r1
 8003b72:	eb42 0303 	adc.w	r3, r2, r3
 8003b76:	637b      	str	r3, [r7, #52]	; 0x34
 8003b78:	f04f 0200 	mov.w	r2, #0
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003b84:	4629      	mov	r1, r5
 8003b86:	024b      	lsls	r3, r1, #9
 8003b88:	4621      	mov	r1, r4
 8003b8a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b8e:	4621      	mov	r1, r4
 8003b90:	024a      	lsls	r2, r1, #9
 8003b92:	4610      	mov	r0, r2
 8003b94:	4619      	mov	r1, r3
 8003b96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003ba0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003ba4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003ba8:	f7fd f86e 	bl	8000c88 <__aeabi_uldivmod>
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003bb6:	e067      	b.n	8003c88 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bb8:	4b75      	ldr	r3, [pc, #468]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	099b      	lsrs	r3, r3, #6
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003bc4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003bc8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003bcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bd0:	67bb      	str	r3, [r7, #120]	; 0x78
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003bd6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003bda:	4622      	mov	r2, r4
 8003bdc:	462b      	mov	r3, r5
 8003bde:	f04f 0000 	mov.w	r0, #0
 8003be2:	f04f 0100 	mov.w	r1, #0
 8003be6:	0159      	lsls	r1, r3, #5
 8003be8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bec:	0150      	lsls	r0, r2, #5
 8003bee:	4602      	mov	r2, r0
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	4621      	mov	r1, r4
 8003bf4:	1a51      	subs	r1, r2, r1
 8003bf6:	62b9      	str	r1, [r7, #40]	; 0x28
 8003bf8:	4629      	mov	r1, r5
 8003bfa:	eb63 0301 	sbc.w	r3, r3, r1
 8003bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c00:	f04f 0200 	mov.w	r2, #0
 8003c04:	f04f 0300 	mov.w	r3, #0
 8003c08:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003c0c:	4649      	mov	r1, r9
 8003c0e:	018b      	lsls	r3, r1, #6
 8003c10:	4641      	mov	r1, r8
 8003c12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c16:	4641      	mov	r1, r8
 8003c18:	018a      	lsls	r2, r1, #6
 8003c1a:	4641      	mov	r1, r8
 8003c1c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c20:	4649      	mov	r1, r9
 8003c22:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c26:	f04f 0200 	mov.w	r2, #0
 8003c2a:	f04f 0300 	mov.w	r3, #0
 8003c2e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c32:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c3a:	4692      	mov	sl, r2
 8003c3c:	469b      	mov	fp, r3
 8003c3e:	4623      	mov	r3, r4
 8003c40:	eb1a 0303 	adds.w	r3, sl, r3
 8003c44:	623b      	str	r3, [r7, #32]
 8003c46:	462b      	mov	r3, r5
 8003c48:	eb4b 0303 	adc.w	r3, fp, r3
 8003c4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c4e:	f04f 0200 	mov.w	r2, #0
 8003c52:	f04f 0300 	mov.w	r3, #0
 8003c56:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003c5a:	4629      	mov	r1, r5
 8003c5c:	028b      	lsls	r3, r1, #10
 8003c5e:	4621      	mov	r1, r4
 8003c60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c64:	4621      	mov	r1, r4
 8003c66:	028a      	lsls	r2, r1, #10
 8003c68:	4610      	mov	r0, r2
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c70:	2200      	movs	r2, #0
 8003c72:	673b      	str	r3, [r7, #112]	; 0x70
 8003c74:	677a      	str	r2, [r7, #116]	; 0x74
 8003c76:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003c7a:	f7fd f805 	bl	8000c88 <__aeabi_uldivmod>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	460b      	mov	r3, r1
 8003c82:	4613      	mov	r3, r2
 8003c84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c88:	4b41      	ldr	r3, [pc, #260]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	0c1b      	lsrs	r3, r3, #16
 8003c8e:	f003 0303 	and.w	r3, r3, #3
 8003c92:	3301      	adds	r3, #1
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003c9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003c9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003ca2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003caa:	e0eb      	b.n	8003e84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cac:	4b38      	ldr	r3, [pc, #224]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cb8:	4b35      	ldr	r3, [pc, #212]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d06b      	beq.n	8003d9c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cc4:	4b32      	ldr	r3, [pc, #200]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	099b      	lsrs	r3, r3, #6
 8003cca:	2200      	movs	r2, #0
 8003ccc:	66bb      	str	r3, [r7, #104]	; 0x68
 8003cce:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003cd0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cd6:	663b      	str	r3, [r7, #96]	; 0x60
 8003cd8:	2300      	movs	r3, #0
 8003cda:	667b      	str	r3, [r7, #100]	; 0x64
 8003cdc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003ce0:	4622      	mov	r2, r4
 8003ce2:	462b      	mov	r3, r5
 8003ce4:	f04f 0000 	mov.w	r0, #0
 8003ce8:	f04f 0100 	mov.w	r1, #0
 8003cec:	0159      	lsls	r1, r3, #5
 8003cee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cf2:	0150      	lsls	r0, r2, #5
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4621      	mov	r1, r4
 8003cfa:	1a51      	subs	r1, r2, r1
 8003cfc:	61b9      	str	r1, [r7, #24]
 8003cfe:	4629      	mov	r1, r5
 8003d00:	eb63 0301 	sbc.w	r3, r3, r1
 8003d04:	61fb      	str	r3, [r7, #28]
 8003d06:	f04f 0200 	mov.w	r2, #0
 8003d0a:	f04f 0300 	mov.w	r3, #0
 8003d0e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003d12:	4659      	mov	r1, fp
 8003d14:	018b      	lsls	r3, r1, #6
 8003d16:	4651      	mov	r1, sl
 8003d18:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d1c:	4651      	mov	r1, sl
 8003d1e:	018a      	lsls	r2, r1, #6
 8003d20:	4651      	mov	r1, sl
 8003d22:	ebb2 0801 	subs.w	r8, r2, r1
 8003d26:	4659      	mov	r1, fp
 8003d28:	eb63 0901 	sbc.w	r9, r3, r1
 8003d2c:	f04f 0200 	mov.w	r2, #0
 8003d30:	f04f 0300 	mov.w	r3, #0
 8003d34:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d38:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d3c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d40:	4690      	mov	r8, r2
 8003d42:	4699      	mov	r9, r3
 8003d44:	4623      	mov	r3, r4
 8003d46:	eb18 0303 	adds.w	r3, r8, r3
 8003d4a:	613b      	str	r3, [r7, #16]
 8003d4c:	462b      	mov	r3, r5
 8003d4e:	eb49 0303 	adc.w	r3, r9, r3
 8003d52:	617b      	str	r3, [r7, #20]
 8003d54:	f04f 0200 	mov.w	r2, #0
 8003d58:	f04f 0300 	mov.w	r3, #0
 8003d5c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003d60:	4629      	mov	r1, r5
 8003d62:	024b      	lsls	r3, r1, #9
 8003d64:	4621      	mov	r1, r4
 8003d66:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d6a:	4621      	mov	r1, r4
 8003d6c:	024a      	lsls	r2, r1, #9
 8003d6e:	4610      	mov	r0, r2
 8003d70:	4619      	mov	r1, r3
 8003d72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d76:	2200      	movs	r2, #0
 8003d78:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d7a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003d7c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003d80:	f7fc ff82 	bl	8000c88 <__aeabi_uldivmod>
 8003d84:	4602      	mov	r2, r0
 8003d86:	460b      	mov	r3, r1
 8003d88:	4613      	mov	r3, r2
 8003d8a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d8e:	e065      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0x420>
 8003d90:	40023800 	.word	0x40023800
 8003d94:	00f42400 	.word	0x00f42400
 8003d98:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d9c:	4b3d      	ldr	r3, [pc, #244]	; (8003e94 <HAL_RCC_GetSysClockFreq+0x458>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	099b      	lsrs	r3, r3, #6
 8003da2:	2200      	movs	r2, #0
 8003da4:	4618      	mov	r0, r3
 8003da6:	4611      	mov	r1, r2
 8003da8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003dac:	653b      	str	r3, [r7, #80]	; 0x50
 8003dae:	2300      	movs	r3, #0
 8003db0:	657b      	str	r3, [r7, #84]	; 0x54
 8003db2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003db6:	4642      	mov	r2, r8
 8003db8:	464b      	mov	r3, r9
 8003dba:	f04f 0000 	mov.w	r0, #0
 8003dbe:	f04f 0100 	mov.w	r1, #0
 8003dc2:	0159      	lsls	r1, r3, #5
 8003dc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dc8:	0150      	lsls	r0, r2, #5
 8003dca:	4602      	mov	r2, r0
 8003dcc:	460b      	mov	r3, r1
 8003dce:	4641      	mov	r1, r8
 8003dd0:	1a51      	subs	r1, r2, r1
 8003dd2:	60b9      	str	r1, [r7, #8]
 8003dd4:	4649      	mov	r1, r9
 8003dd6:	eb63 0301 	sbc.w	r3, r3, r1
 8003dda:	60fb      	str	r3, [r7, #12]
 8003ddc:	f04f 0200 	mov.w	r2, #0
 8003de0:	f04f 0300 	mov.w	r3, #0
 8003de4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003de8:	4659      	mov	r1, fp
 8003dea:	018b      	lsls	r3, r1, #6
 8003dec:	4651      	mov	r1, sl
 8003dee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003df2:	4651      	mov	r1, sl
 8003df4:	018a      	lsls	r2, r1, #6
 8003df6:	4651      	mov	r1, sl
 8003df8:	1a54      	subs	r4, r2, r1
 8003dfa:	4659      	mov	r1, fp
 8003dfc:	eb63 0501 	sbc.w	r5, r3, r1
 8003e00:	f04f 0200 	mov.w	r2, #0
 8003e04:	f04f 0300 	mov.w	r3, #0
 8003e08:	00eb      	lsls	r3, r5, #3
 8003e0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e0e:	00e2      	lsls	r2, r4, #3
 8003e10:	4614      	mov	r4, r2
 8003e12:	461d      	mov	r5, r3
 8003e14:	4643      	mov	r3, r8
 8003e16:	18e3      	adds	r3, r4, r3
 8003e18:	603b      	str	r3, [r7, #0]
 8003e1a:	464b      	mov	r3, r9
 8003e1c:	eb45 0303 	adc.w	r3, r5, r3
 8003e20:	607b      	str	r3, [r7, #4]
 8003e22:	f04f 0200 	mov.w	r2, #0
 8003e26:	f04f 0300 	mov.w	r3, #0
 8003e2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e2e:	4629      	mov	r1, r5
 8003e30:	028b      	lsls	r3, r1, #10
 8003e32:	4621      	mov	r1, r4
 8003e34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e38:	4621      	mov	r1, r4
 8003e3a:	028a      	lsls	r2, r1, #10
 8003e3c:	4610      	mov	r0, r2
 8003e3e:	4619      	mov	r1, r3
 8003e40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003e44:	2200      	movs	r2, #0
 8003e46:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e48:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003e4a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003e4e:	f7fc ff1b 	bl	8000c88 <__aeabi_uldivmod>
 8003e52:	4602      	mov	r2, r0
 8003e54:	460b      	mov	r3, r1
 8003e56:	4613      	mov	r3, r2
 8003e58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003e5c:	4b0d      	ldr	r3, [pc, #52]	; (8003e94 <HAL_RCC_GetSysClockFreq+0x458>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	0f1b      	lsrs	r3, r3, #28
 8003e62:	f003 0307 	and.w	r3, r3, #7
 8003e66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003e6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003e6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003e7a:	e003      	b.n	8003e84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e7c:	4b06      	ldr	r3, [pc, #24]	; (8003e98 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003e7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003e82:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	37b8      	adds	r7, #184	; 0xb8
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e92:	bf00      	nop
 8003e94:	40023800 	.word	0x40023800
 8003e98:	00f42400 	.word	0x00f42400

08003e9c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b086      	sub	sp, #24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e28d      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	f000 8083 	beq.w	8003fc2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003ebc:	4b94      	ldr	r3, [pc, #592]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f003 030c 	and.w	r3, r3, #12
 8003ec4:	2b04      	cmp	r3, #4
 8003ec6:	d019      	beq.n	8003efc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ec8:	4b91      	ldr	r3, [pc, #580]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003ed0:	2b08      	cmp	r3, #8
 8003ed2:	d106      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ed4:	4b8e      	ldr	r3, [pc, #568]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003edc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ee0:	d00c      	beq.n	8003efc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ee2:	4b8b      	ldr	r3, [pc, #556]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003eea:	2b0c      	cmp	r3, #12
 8003eec:	d112      	bne.n	8003f14 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eee:	4b88      	ldr	r3, [pc, #544]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ef6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003efa:	d10b      	bne.n	8003f14 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003efc:	4b84      	ldr	r3, [pc, #528]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d05b      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x124>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d157      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e25a      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f1c:	d106      	bne.n	8003f2c <HAL_RCC_OscConfig+0x90>
 8003f1e:	4b7c      	ldr	r3, [pc, #496]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a7b      	ldr	r2, [pc, #492]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003f24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f28:	6013      	str	r3, [r2, #0]
 8003f2a:	e01d      	b.n	8003f68 <HAL_RCC_OscConfig+0xcc>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f34:	d10c      	bne.n	8003f50 <HAL_RCC_OscConfig+0xb4>
 8003f36:	4b76      	ldr	r3, [pc, #472]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a75      	ldr	r2, [pc, #468]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003f3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f40:	6013      	str	r3, [r2, #0]
 8003f42:	4b73      	ldr	r3, [pc, #460]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a72      	ldr	r2, [pc, #456]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f4c:	6013      	str	r3, [r2, #0]
 8003f4e:	e00b      	b.n	8003f68 <HAL_RCC_OscConfig+0xcc>
 8003f50:	4b6f      	ldr	r3, [pc, #444]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a6e      	ldr	r2, [pc, #440]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003f56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f5a:	6013      	str	r3, [r2, #0]
 8003f5c:	4b6c      	ldr	r3, [pc, #432]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a6b      	ldr	r2, [pc, #428]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003f62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d013      	beq.n	8003f98 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f70:	f7fd fd7e 	bl	8001a70 <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f78:	f7fd fd7a 	bl	8001a70 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b64      	cmp	r3, #100	; 0x64
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e21f      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f8a:	4b61      	ldr	r3, [pc, #388]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d0f0      	beq.n	8003f78 <HAL_RCC_OscConfig+0xdc>
 8003f96:	e014      	b.n	8003fc2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f98:	f7fd fd6a 	bl	8001a70 <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fa0:	f7fd fd66 	bl	8001a70 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b64      	cmp	r3, #100	; 0x64
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e20b      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fb2:	4b57      	ldr	r3, [pc, #348]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1f0      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x104>
 8003fbe:	e000      	b.n	8003fc2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d06f      	beq.n	80040ae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003fce:	4b50      	ldr	r3, [pc, #320]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f003 030c 	and.w	r3, r3, #12
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d017      	beq.n	800400a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003fda:	4b4d      	ldr	r3, [pc, #308]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003fe2:	2b08      	cmp	r3, #8
 8003fe4:	d105      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003fe6:	4b4a      	ldr	r3, [pc, #296]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00b      	beq.n	800400a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ff2:	4b47      	ldr	r3, [pc, #284]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ffa:	2b0c      	cmp	r3, #12
 8003ffc:	d11c      	bne.n	8004038 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ffe:	4b44      	ldr	r3, [pc, #272]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d116      	bne.n	8004038 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800400a:	4b41      	ldr	r3, [pc, #260]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b00      	cmp	r3, #0
 8004014:	d005      	beq.n	8004022 <HAL_RCC_OscConfig+0x186>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d001      	beq.n	8004022 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e1d3      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004022:	4b3b      	ldr	r3, [pc, #236]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	4937      	ldr	r1, [pc, #220]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8004032:	4313      	orrs	r3, r2
 8004034:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004036:	e03a      	b.n	80040ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d020      	beq.n	8004082 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004040:	4b34      	ldr	r3, [pc, #208]	; (8004114 <HAL_RCC_OscConfig+0x278>)
 8004042:	2201      	movs	r2, #1
 8004044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004046:	f7fd fd13 	bl	8001a70 <HAL_GetTick>
 800404a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800404c:	e008      	b.n	8004060 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800404e:	f7fd fd0f 	bl	8001a70 <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	2b02      	cmp	r3, #2
 800405a:	d901      	bls.n	8004060 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e1b4      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004060:	4b2b      	ldr	r3, [pc, #172]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b00      	cmp	r3, #0
 800406a:	d0f0      	beq.n	800404e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800406c:	4b28      	ldr	r3, [pc, #160]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	00db      	lsls	r3, r3, #3
 800407a:	4925      	ldr	r1, [pc, #148]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 800407c:	4313      	orrs	r3, r2
 800407e:	600b      	str	r3, [r1, #0]
 8004080:	e015      	b.n	80040ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004082:	4b24      	ldr	r3, [pc, #144]	; (8004114 <HAL_RCC_OscConfig+0x278>)
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004088:	f7fd fcf2 	bl	8001a70 <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800408e:	e008      	b.n	80040a2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004090:	f7fd fcee 	bl	8001a70 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	2b02      	cmp	r3, #2
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e193      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040a2:	4b1b      	ldr	r3, [pc, #108]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d1f0      	bne.n	8004090 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0308 	and.w	r3, r3, #8
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d036      	beq.n	8004128 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d016      	beq.n	80040f0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040c2:	4b15      	ldr	r3, [pc, #84]	; (8004118 <HAL_RCC_OscConfig+0x27c>)
 80040c4:	2201      	movs	r2, #1
 80040c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c8:	f7fd fcd2 	bl	8001a70 <HAL_GetTick>
 80040cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ce:	e008      	b.n	80040e2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040d0:	f7fd fcce 	bl	8001a70 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e173      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040e2:	4b0b      	ldr	r3, [pc, #44]	; (8004110 <HAL_RCC_OscConfig+0x274>)
 80040e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d0f0      	beq.n	80040d0 <HAL_RCC_OscConfig+0x234>
 80040ee:	e01b      	b.n	8004128 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040f0:	4b09      	ldr	r3, [pc, #36]	; (8004118 <HAL_RCC_OscConfig+0x27c>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f6:	f7fd fcbb 	bl	8001a70 <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040fc:	e00e      	b.n	800411c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040fe:	f7fd fcb7 	bl	8001a70 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d907      	bls.n	800411c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e15c      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
 8004110:	40023800 	.word	0x40023800
 8004114:	42470000 	.word	0x42470000
 8004118:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800411c:	4b8a      	ldr	r3, [pc, #552]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 800411e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1ea      	bne.n	80040fe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0304 	and.w	r3, r3, #4
 8004130:	2b00      	cmp	r3, #0
 8004132:	f000 8097 	beq.w	8004264 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004136:	2300      	movs	r3, #0
 8004138:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800413a:	4b83      	ldr	r3, [pc, #524]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 800413c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10f      	bne.n	8004166 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004146:	2300      	movs	r3, #0
 8004148:	60bb      	str	r3, [r7, #8]
 800414a:	4b7f      	ldr	r3, [pc, #508]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 800414c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414e:	4a7e      	ldr	r2, [pc, #504]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 8004150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004154:	6413      	str	r3, [r2, #64]	; 0x40
 8004156:	4b7c      	ldr	r3, [pc, #496]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 8004158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800415e:	60bb      	str	r3, [r7, #8]
 8004160:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004162:	2301      	movs	r3, #1
 8004164:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004166:	4b79      	ldr	r3, [pc, #484]	; (800434c <HAL_RCC_OscConfig+0x4b0>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800416e:	2b00      	cmp	r3, #0
 8004170:	d118      	bne.n	80041a4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004172:	4b76      	ldr	r3, [pc, #472]	; (800434c <HAL_RCC_OscConfig+0x4b0>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a75      	ldr	r2, [pc, #468]	; (800434c <HAL_RCC_OscConfig+0x4b0>)
 8004178:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800417c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800417e:	f7fd fc77 	bl	8001a70 <HAL_GetTick>
 8004182:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004184:	e008      	b.n	8004198 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004186:	f7fd fc73 	bl	8001a70 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	2b02      	cmp	r3, #2
 8004192:	d901      	bls.n	8004198 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e118      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004198:	4b6c      	ldr	r3, [pc, #432]	; (800434c <HAL_RCC_OscConfig+0x4b0>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0f0      	beq.n	8004186 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d106      	bne.n	80041ba <HAL_RCC_OscConfig+0x31e>
 80041ac:	4b66      	ldr	r3, [pc, #408]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80041ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041b0:	4a65      	ldr	r2, [pc, #404]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80041b2:	f043 0301 	orr.w	r3, r3, #1
 80041b6:	6713      	str	r3, [r2, #112]	; 0x70
 80041b8:	e01c      	b.n	80041f4 <HAL_RCC_OscConfig+0x358>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	2b05      	cmp	r3, #5
 80041c0:	d10c      	bne.n	80041dc <HAL_RCC_OscConfig+0x340>
 80041c2:	4b61      	ldr	r3, [pc, #388]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80041c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c6:	4a60      	ldr	r2, [pc, #384]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80041c8:	f043 0304 	orr.w	r3, r3, #4
 80041cc:	6713      	str	r3, [r2, #112]	; 0x70
 80041ce:	4b5e      	ldr	r3, [pc, #376]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80041d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d2:	4a5d      	ldr	r2, [pc, #372]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80041d4:	f043 0301 	orr.w	r3, r3, #1
 80041d8:	6713      	str	r3, [r2, #112]	; 0x70
 80041da:	e00b      	b.n	80041f4 <HAL_RCC_OscConfig+0x358>
 80041dc:	4b5a      	ldr	r3, [pc, #360]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80041de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e0:	4a59      	ldr	r2, [pc, #356]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80041e2:	f023 0301 	bic.w	r3, r3, #1
 80041e6:	6713      	str	r3, [r2, #112]	; 0x70
 80041e8:	4b57      	ldr	r3, [pc, #348]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80041ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ec:	4a56      	ldr	r2, [pc, #344]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80041ee:	f023 0304 	bic.w	r3, r3, #4
 80041f2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d015      	beq.n	8004228 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041fc:	f7fd fc38 	bl	8001a70 <HAL_GetTick>
 8004200:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004202:	e00a      	b.n	800421a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004204:	f7fd fc34 	bl	8001a70 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004212:	4293      	cmp	r3, r2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e0d7      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800421a:	4b4b      	ldr	r3, [pc, #300]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 800421c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0ee      	beq.n	8004204 <HAL_RCC_OscConfig+0x368>
 8004226:	e014      	b.n	8004252 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004228:	f7fd fc22 	bl	8001a70 <HAL_GetTick>
 800422c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800422e:	e00a      	b.n	8004246 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004230:	f7fd fc1e 	bl	8001a70 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	f241 3288 	movw	r2, #5000	; 0x1388
 800423e:	4293      	cmp	r3, r2
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e0c1      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004246:	4b40      	ldr	r3, [pc, #256]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800424a:	f003 0302 	and.w	r3, r3, #2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1ee      	bne.n	8004230 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004252:	7dfb      	ldrb	r3, [r7, #23]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d105      	bne.n	8004264 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004258:	4b3b      	ldr	r3, [pc, #236]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 800425a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425c:	4a3a      	ldr	r2, [pc, #232]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 800425e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004262:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	2b00      	cmp	r3, #0
 800426a:	f000 80ad 	beq.w	80043c8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800426e:	4b36      	ldr	r3, [pc, #216]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 030c 	and.w	r3, r3, #12
 8004276:	2b08      	cmp	r3, #8
 8004278:	d060      	beq.n	800433c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	2b02      	cmp	r3, #2
 8004280:	d145      	bne.n	800430e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004282:	4b33      	ldr	r3, [pc, #204]	; (8004350 <HAL_RCC_OscConfig+0x4b4>)
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004288:	f7fd fbf2 	bl	8001a70 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004290:	f7fd fbee 	bl	8001a70 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e093      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042a2:	4b29      	ldr	r3, [pc, #164]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1f0      	bne.n	8004290 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	69da      	ldr	r2, [r3, #28]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	431a      	orrs	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042bc:	019b      	lsls	r3, r3, #6
 80042be:	431a      	orrs	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042c4:	085b      	lsrs	r3, r3, #1
 80042c6:	3b01      	subs	r3, #1
 80042c8:	041b      	lsls	r3, r3, #16
 80042ca:	431a      	orrs	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042d0:	061b      	lsls	r3, r3, #24
 80042d2:	431a      	orrs	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d8:	071b      	lsls	r3, r3, #28
 80042da:	491b      	ldr	r1, [pc, #108]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042e0:	4b1b      	ldr	r3, [pc, #108]	; (8004350 <HAL_RCC_OscConfig+0x4b4>)
 80042e2:	2201      	movs	r2, #1
 80042e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e6:	f7fd fbc3 	bl	8001a70 <HAL_GetTick>
 80042ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ec:	e008      	b.n	8004300 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042ee:	f7fd fbbf 	bl	8001a70 <HAL_GetTick>
 80042f2:	4602      	mov	r2, r0
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	1ad3      	subs	r3, r2, r3
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d901      	bls.n	8004300 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e064      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004300:	4b11      	ldr	r3, [pc, #68]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d0f0      	beq.n	80042ee <HAL_RCC_OscConfig+0x452>
 800430c:	e05c      	b.n	80043c8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800430e:	4b10      	ldr	r3, [pc, #64]	; (8004350 <HAL_RCC_OscConfig+0x4b4>)
 8004310:	2200      	movs	r2, #0
 8004312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004314:	f7fd fbac 	bl	8001a70 <HAL_GetTick>
 8004318:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800431a:	e008      	b.n	800432e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800431c:	f7fd fba8 	bl	8001a70 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e04d      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800432e:	4b06      	ldr	r3, [pc, #24]	; (8004348 <HAL_RCC_OscConfig+0x4ac>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1f0      	bne.n	800431c <HAL_RCC_OscConfig+0x480>
 800433a:	e045      	b.n	80043c8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d107      	bne.n	8004354 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e040      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
 8004348:	40023800 	.word	0x40023800
 800434c:	40007000 	.word	0x40007000
 8004350:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004354:	4b1f      	ldr	r3, [pc, #124]	; (80043d4 <HAL_RCC_OscConfig+0x538>)
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	2b01      	cmp	r3, #1
 8004360:	d030      	beq.n	80043c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800436c:	429a      	cmp	r2, r3
 800436e:	d129      	bne.n	80043c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800437a:	429a      	cmp	r2, r3
 800437c:	d122      	bne.n	80043c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800437e:	68fa      	ldr	r2, [r7, #12]
 8004380:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004384:	4013      	ands	r3, r2
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800438a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800438c:	4293      	cmp	r3, r2
 800438e:	d119      	bne.n	80043c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439a:	085b      	lsrs	r3, r3, #1
 800439c:	3b01      	subs	r3, #1
 800439e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d10f      	bne.n	80043c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d107      	bne.n	80043c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043be:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d001      	beq.n	80043c8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e000      	b.n	80043ca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3718      	adds	r7, #24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	40023800 	.word	0x40023800

080043d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d101      	bne.n	80043ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e03f      	b.n	800446a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d106      	bne.n	8004404 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f7fd f8ec 	bl	80015dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2224      	movs	r2, #36	; 0x24
 8004408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68da      	ldr	r2, [r3, #12]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800441a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 f929 	bl	8004674 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	691a      	ldr	r2, [r3, #16]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004430:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	695a      	ldr	r2, [r3, #20]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004440:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68da      	ldr	r2, [r3, #12]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004450:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2220      	movs	r2, #32
 800445c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2220      	movs	r2, #32
 8004464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3708      	adds	r7, #8
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b08a      	sub	sp, #40	; 0x28
 8004476:	af02      	add	r7, sp, #8
 8004478:	60f8      	str	r0, [r7, #12]
 800447a:	60b9      	str	r1, [r7, #8]
 800447c:	603b      	str	r3, [r7, #0]
 800447e:	4613      	mov	r3, r2
 8004480:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004482:	2300      	movs	r3, #0
 8004484:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800448c:	b2db      	uxtb	r3, r3
 800448e:	2b20      	cmp	r3, #32
 8004490:	d17c      	bne.n	800458c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d002      	beq.n	800449e <HAL_UART_Transmit+0x2c>
 8004498:	88fb      	ldrh	r3, [r7, #6]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e075      	b.n	800458e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d101      	bne.n	80044b0 <HAL_UART_Transmit+0x3e>
 80044ac:	2302      	movs	r3, #2
 80044ae:	e06e      	b.n	800458e <HAL_UART_Transmit+0x11c>
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2200      	movs	r2, #0
 80044bc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2221      	movs	r2, #33	; 0x21
 80044c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044c6:	f7fd fad3 	bl	8001a70 <HAL_GetTick>
 80044ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	88fa      	ldrh	r2, [r7, #6]
 80044d0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	88fa      	ldrh	r2, [r7, #6]
 80044d6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044e0:	d108      	bne.n	80044f4 <HAL_UART_Transmit+0x82>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d104      	bne.n	80044f4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80044ea:	2300      	movs	r3, #0
 80044ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	61bb      	str	r3, [r7, #24]
 80044f2:	e003      	b.n	80044fc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044f8:	2300      	movs	r3, #0
 80044fa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004504:	e02a      	b.n	800455c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	9300      	str	r3, [sp, #0]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	2200      	movs	r2, #0
 800450e:	2180      	movs	r1, #128	; 0x80
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f000 f840 	bl	8004596 <UART_WaitOnFlagUntilTimeout>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d001      	beq.n	8004520 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800451c:	2303      	movs	r3, #3
 800451e:	e036      	b.n	800458e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d10b      	bne.n	800453e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	881b      	ldrh	r3, [r3, #0]
 800452a:	461a      	mov	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004534:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	3302      	adds	r3, #2
 800453a:	61bb      	str	r3, [r7, #24]
 800453c:	e007      	b.n	800454e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	781a      	ldrb	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	3301      	adds	r3, #1
 800454c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004552:	b29b      	uxth	r3, r3
 8004554:	3b01      	subs	r3, #1
 8004556:	b29a      	uxth	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004560:	b29b      	uxth	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1cf      	bne.n	8004506 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	9300      	str	r3, [sp, #0]
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	2200      	movs	r2, #0
 800456e:	2140      	movs	r1, #64	; 0x40
 8004570:	68f8      	ldr	r0, [r7, #12]
 8004572:	f000 f810 	bl	8004596 <UART_WaitOnFlagUntilTimeout>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d001      	beq.n	8004580 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800457c:	2303      	movs	r3, #3
 800457e:	e006      	b.n	800458e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2220      	movs	r2, #32
 8004584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004588:	2300      	movs	r3, #0
 800458a:	e000      	b.n	800458e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800458c:	2302      	movs	r3, #2
  }
}
 800458e:	4618      	mov	r0, r3
 8004590:	3720      	adds	r7, #32
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b090      	sub	sp, #64	; 0x40
 800459a:	af00      	add	r7, sp, #0
 800459c:	60f8      	str	r0, [r7, #12]
 800459e:	60b9      	str	r1, [r7, #8]
 80045a0:	603b      	str	r3, [r7, #0]
 80045a2:	4613      	mov	r3, r2
 80045a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045a6:	e050      	b.n	800464a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045ae:	d04c      	beq.n	800464a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80045b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d007      	beq.n	80045c6 <UART_WaitOnFlagUntilTimeout+0x30>
 80045b6:	f7fd fa5b 	bl	8001a70 <HAL_GetTick>
 80045ba:	4602      	mov	r2, r0
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d241      	bcs.n	800464a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	330c      	adds	r3, #12
 80045cc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d0:	e853 3f00 	ldrex	r3, [r3]
 80045d4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80045d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80045dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	330c      	adds	r3, #12
 80045e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80045e6:	637a      	str	r2, [r7, #52]	; 0x34
 80045e8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80045ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045ee:	e841 2300 	strex	r3, r2, [r1]
 80045f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80045f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1e5      	bne.n	80045c6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	3314      	adds	r3, #20
 8004600:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	e853 3f00 	ldrex	r3, [r3]
 8004608:	613b      	str	r3, [r7, #16]
   return(result);
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	f023 0301 	bic.w	r3, r3, #1
 8004610:	63bb      	str	r3, [r7, #56]	; 0x38
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	3314      	adds	r3, #20
 8004618:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800461a:	623a      	str	r2, [r7, #32]
 800461c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800461e:	69f9      	ldr	r1, [r7, #28]
 8004620:	6a3a      	ldr	r2, [r7, #32]
 8004622:	e841 2300 	strex	r3, r2, [r1]
 8004626:	61bb      	str	r3, [r7, #24]
   return(result);
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1e5      	bne.n	80045fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2220      	movs	r2, #32
 8004632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2220      	movs	r2, #32
 800463a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	e00f      	b.n	800466a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	4013      	ands	r3, r2
 8004654:	68ba      	ldr	r2, [r7, #8]
 8004656:	429a      	cmp	r2, r3
 8004658:	bf0c      	ite	eq
 800465a:	2301      	moveq	r3, #1
 800465c:	2300      	movne	r3, #0
 800465e:	b2db      	uxtb	r3, r3
 8004660:	461a      	mov	r2, r3
 8004662:	79fb      	ldrb	r3, [r7, #7]
 8004664:	429a      	cmp	r2, r3
 8004666:	d09f      	beq.n	80045a8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3740      	adds	r7, #64	; 0x40
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
	...

08004674 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004678:	b0c0      	sub	sp, #256	; 0x100
 800467a:	af00      	add	r7, sp, #0
 800467c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	691b      	ldr	r3, [r3, #16]
 8004688:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800468c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004690:	68d9      	ldr	r1, [r3, #12]
 8004692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	ea40 0301 	orr.w	r3, r0, r1
 800469c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800469e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046a2:	689a      	ldr	r2, [r3, #8]
 80046a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	431a      	orrs	r2, r3
 80046ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046b0:	695b      	ldr	r3, [r3, #20]
 80046b2:	431a      	orrs	r2, r3
 80046b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046b8:	69db      	ldr	r3, [r3, #28]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80046c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80046cc:	f021 010c 	bic.w	r1, r1, #12
 80046d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80046da:	430b      	orrs	r3, r1
 80046dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	695b      	ldr	r3, [r3, #20]
 80046e6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80046ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046ee:	6999      	ldr	r1, [r3, #24]
 80046f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	ea40 0301 	orr.w	r3, r0, r1
 80046fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80046fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	4b8f      	ldr	r3, [pc, #572]	; (8004940 <UART_SetConfig+0x2cc>)
 8004704:	429a      	cmp	r2, r3
 8004706:	d005      	beq.n	8004714 <UART_SetConfig+0xa0>
 8004708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	4b8d      	ldr	r3, [pc, #564]	; (8004944 <UART_SetConfig+0x2d0>)
 8004710:	429a      	cmp	r2, r3
 8004712:	d104      	bne.n	800471e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004714:	f7fe fe54 	bl	80033c0 <HAL_RCC_GetPCLK2Freq>
 8004718:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800471c:	e003      	b.n	8004726 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800471e:	f7fe fe3b 	bl	8003398 <HAL_RCC_GetPCLK1Freq>
 8004722:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800472a:	69db      	ldr	r3, [r3, #28]
 800472c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004730:	f040 810c 	bne.w	800494c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004734:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004738:	2200      	movs	r2, #0
 800473a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800473e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004742:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004746:	4622      	mov	r2, r4
 8004748:	462b      	mov	r3, r5
 800474a:	1891      	adds	r1, r2, r2
 800474c:	65b9      	str	r1, [r7, #88]	; 0x58
 800474e:	415b      	adcs	r3, r3
 8004750:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004752:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004756:	4621      	mov	r1, r4
 8004758:	eb12 0801 	adds.w	r8, r2, r1
 800475c:	4629      	mov	r1, r5
 800475e:	eb43 0901 	adc.w	r9, r3, r1
 8004762:	f04f 0200 	mov.w	r2, #0
 8004766:	f04f 0300 	mov.w	r3, #0
 800476a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800476e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004772:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004776:	4690      	mov	r8, r2
 8004778:	4699      	mov	r9, r3
 800477a:	4623      	mov	r3, r4
 800477c:	eb18 0303 	adds.w	r3, r8, r3
 8004780:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004784:	462b      	mov	r3, r5
 8004786:	eb49 0303 	adc.w	r3, r9, r3
 800478a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800478e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800479a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800479e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80047a2:	460b      	mov	r3, r1
 80047a4:	18db      	adds	r3, r3, r3
 80047a6:	653b      	str	r3, [r7, #80]	; 0x50
 80047a8:	4613      	mov	r3, r2
 80047aa:	eb42 0303 	adc.w	r3, r2, r3
 80047ae:	657b      	str	r3, [r7, #84]	; 0x54
 80047b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80047b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80047b8:	f7fc fa66 	bl	8000c88 <__aeabi_uldivmod>
 80047bc:	4602      	mov	r2, r0
 80047be:	460b      	mov	r3, r1
 80047c0:	4b61      	ldr	r3, [pc, #388]	; (8004948 <UART_SetConfig+0x2d4>)
 80047c2:	fba3 2302 	umull	r2, r3, r3, r2
 80047c6:	095b      	lsrs	r3, r3, #5
 80047c8:	011c      	lsls	r4, r3, #4
 80047ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047ce:	2200      	movs	r2, #0
 80047d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80047d4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80047d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80047dc:	4642      	mov	r2, r8
 80047de:	464b      	mov	r3, r9
 80047e0:	1891      	adds	r1, r2, r2
 80047e2:	64b9      	str	r1, [r7, #72]	; 0x48
 80047e4:	415b      	adcs	r3, r3
 80047e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80047ec:	4641      	mov	r1, r8
 80047ee:	eb12 0a01 	adds.w	sl, r2, r1
 80047f2:	4649      	mov	r1, r9
 80047f4:	eb43 0b01 	adc.w	fp, r3, r1
 80047f8:	f04f 0200 	mov.w	r2, #0
 80047fc:	f04f 0300 	mov.w	r3, #0
 8004800:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004804:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004808:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800480c:	4692      	mov	sl, r2
 800480e:	469b      	mov	fp, r3
 8004810:	4643      	mov	r3, r8
 8004812:	eb1a 0303 	adds.w	r3, sl, r3
 8004816:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800481a:	464b      	mov	r3, r9
 800481c:	eb4b 0303 	adc.w	r3, fp, r3
 8004820:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004830:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004834:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004838:	460b      	mov	r3, r1
 800483a:	18db      	adds	r3, r3, r3
 800483c:	643b      	str	r3, [r7, #64]	; 0x40
 800483e:	4613      	mov	r3, r2
 8004840:	eb42 0303 	adc.w	r3, r2, r3
 8004844:	647b      	str	r3, [r7, #68]	; 0x44
 8004846:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800484a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800484e:	f7fc fa1b 	bl	8000c88 <__aeabi_uldivmod>
 8004852:	4602      	mov	r2, r0
 8004854:	460b      	mov	r3, r1
 8004856:	4611      	mov	r1, r2
 8004858:	4b3b      	ldr	r3, [pc, #236]	; (8004948 <UART_SetConfig+0x2d4>)
 800485a:	fba3 2301 	umull	r2, r3, r3, r1
 800485e:	095b      	lsrs	r3, r3, #5
 8004860:	2264      	movs	r2, #100	; 0x64
 8004862:	fb02 f303 	mul.w	r3, r2, r3
 8004866:	1acb      	subs	r3, r1, r3
 8004868:	00db      	lsls	r3, r3, #3
 800486a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800486e:	4b36      	ldr	r3, [pc, #216]	; (8004948 <UART_SetConfig+0x2d4>)
 8004870:	fba3 2302 	umull	r2, r3, r3, r2
 8004874:	095b      	lsrs	r3, r3, #5
 8004876:	005b      	lsls	r3, r3, #1
 8004878:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800487c:	441c      	add	r4, r3
 800487e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004882:	2200      	movs	r2, #0
 8004884:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004888:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800488c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004890:	4642      	mov	r2, r8
 8004892:	464b      	mov	r3, r9
 8004894:	1891      	adds	r1, r2, r2
 8004896:	63b9      	str	r1, [r7, #56]	; 0x38
 8004898:	415b      	adcs	r3, r3
 800489a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800489c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80048a0:	4641      	mov	r1, r8
 80048a2:	1851      	adds	r1, r2, r1
 80048a4:	6339      	str	r1, [r7, #48]	; 0x30
 80048a6:	4649      	mov	r1, r9
 80048a8:	414b      	adcs	r3, r1
 80048aa:	637b      	str	r3, [r7, #52]	; 0x34
 80048ac:	f04f 0200 	mov.w	r2, #0
 80048b0:	f04f 0300 	mov.w	r3, #0
 80048b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80048b8:	4659      	mov	r1, fp
 80048ba:	00cb      	lsls	r3, r1, #3
 80048bc:	4651      	mov	r1, sl
 80048be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048c2:	4651      	mov	r1, sl
 80048c4:	00ca      	lsls	r2, r1, #3
 80048c6:	4610      	mov	r0, r2
 80048c8:	4619      	mov	r1, r3
 80048ca:	4603      	mov	r3, r0
 80048cc:	4642      	mov	r2, r8
 80048ce:	189b      	adds	r3, r3, r2
 80048d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80048d4:	464b      	mov	r3, r9
 80048d6:	460a      	mov	r2, r1
 80048d8:	eb42 0303 	adc.w	r3, r2, r3
 80048dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80048e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80048ec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80048f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80048f4:	460b      	mov	r3, r1
 80048f6:	18db      	adds	r3, r3, r3
 80048f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80048fa:	4613      	mov	r3, r2
 80048fc:	eb42 0303 	adc.w	r3, r2, r3
 8004900:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004902:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004906:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800490a:	f7fc f9bd 	bl	8000c88 <__aeabi_uldivmod>
 800490e:	4602      	mov	r2, r0
 8004910:	460b      	mov	r3, r1
 8004912:	4b0d      	ldr	r3, [pc, #52]	; (8004948 <UART_SetConfig+0x2d4>)
 8004914:	fba3 1302 	umull	r1, r3, r3, r2
 8004918:	095b      	lsrs	r3, r3, #5
 800491a:	2164      	movs	r1, #100	; 0x64
 800491c:	fb01 f303 	mul.w	r3, r1, r3
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	00db      	lsls	r3, r3, #3
 8004924:	3332      	adds	r3, #50	; 0x32
 8004926:	4a08      	ldr	r2, [pc, #32]	; (8004948 <UART_SetConfig+0x2d4>)
 8004928:	fba2 2303 	umull	r2, r3, r2, r3
 800492c:	095b      	lsrs	r3, r3, #5
 800492e:	f003 0207 	and.w	r2, r3, #7
 8004932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4422      	add	r2, r4
 800493a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800493c:	e105      	b.n	8004b4a <UART_SetConfig+0x4d6>
 800493e:	bf00      	nop
 8004940:	40011000 	.word	0x40011000
 8004944:	40011400 	.word	0x40011400
 8004948:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800494c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004950:	2200      	movs	r2, #0
 8004952:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004956:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800495a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800495e:	4642      	mov	r2, r8
 8004960:	464b      	mov	r3, r9
 8004962:	1891      	adds	r1, r2, r2
 8004964:	6239      	str	r1, [r7, #32]
 8004966:	415b      	adcs	r3, r3
 8004968:	627b      	str	r3, [r7, #36]	; 0x24
 800496a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800496e:	4641      	mov	r1, r8
 8004970:	1854      	adds	r4, r2, r1
 8004972:	4649      	mov	r1, r9
 8004974:	eb43 0501 	adc.w	r5, r3, r1
 8004978:	f04f 0200 	mov.w	r2, #0
 800497c:	f04f 0300 	mov.w	r3, #0
 8004980:	00eb      	lsls	r3, r5, #3
 8004982:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004986:	00e2      	lsls	r2, r4, #3
 8004988:	4614      	mov	r4, r2
 800498a:	461d      	mov	r5, r3
 800498c:	4643      	mov	r3, r8
 800498e:	18e3      	adds	r3, r4, r3
 8004990:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004994:	464b      	mov	r3, r9
 8004996:	eb45 0303 	adc.w	r3, r5, r3
 800499a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800499e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80049aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80049ae:	f04f 0200 	mov.w	r2, #0
 80049b2:	f04f 0300 	mov.w	r3, #0
 80049b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80049ba:	4629      	mov	r1, r5
 80049bc:	008b      	lsls	r3, r1, #2
 80049be:	4621      	mov	r1, r4
 80049c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049c4:	4621      	mov	r1, r4
 80049c6:	008a      	lsls	r2, r1, #2
 80049c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80049cc:	f7fc f95c 	bl	8000c88 <__aeabi_uldivmod>
 80049d0:	4602      	mov	r2, r0
 80049d2:	460b      	mov	r3, r1
 80049d4:	4b60      	ldr	r3, [pc, #384]	; (8004b58 <UART_SetConfig+0x4e4>)
 80049d6:	fba3 2302 	umull	r2, r3, r3, r2
 80049da:	095b      	lsrs	r3, r3, #5
 80049dc:	011c      	lsls	r4, r3, #4
 80049de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049e2:	2200      	movs	r2, #0
 80049e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80049e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80049ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80049f0:	4642      	mov	r2, r8
 80049f2:	464b      	mov	r3, r9
 80049f4:	1891      	adds	r1, r2, r2
 80049f6:	61b9      	str	r1, [r7, #24]
 80049f8:	415b      	adcs	r3, r3
 80049fa:	61fb      	str	r3, [r7, #28]
 80049fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a00:	4641      	mov	r1, r8
 8004a02:	1851      	adds	r1, r2, r1
 8004a04:	6139      	str	r1, [r7, #16]
 8004a06:	4649      	mov	r1, r9
 8004a08:	414b      	adcs	r3, r1
 8004a0a:	617b      	str	r3, [r7, #20]
 8004a0c:	f04f 0200 	mov.w	r2, #0
 8004a10:	f04f 0300 	mov.w	r3, #0
 8004a14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a18:	4659      	mov	r1, fp
 8004a1a:	00cb      	lsls	r3, r1, #3
 8004a1c:	4651      	mov	r1, sl
 8004a1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a22:	4651      	mov	r1, sl
 8004a24:	00ca      	lsls	r2, r1, #3
 8004a26:	4610      	mov	r0, r2
 8004a28:	4619      	mov	r1, r3
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	4642      	mov	r2, r8
 8004a2e:	189b      	adds	r3, r3, r2
 8004a30:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004a34:	464b      	mov	r3, r9
 8004a36:	460a      	mov	r2, r1
 8004a38:	eb42 0303 	adc.w	r3, r2, r3
 8004a3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	67bb      	str	r3, [r7, #120]	; 0x78
 8004a4a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004a4c:	f04f 0200 	mov.w	r2, #0
 8004a50:	f04f 0300 	mov.w	r3, #0
 8004a54:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004a58:	4649      	mov	r1, r9
 8004a5a:	008b      	lsls	r3, r1, #2
 8004a5c:	4641      	mov	r1, r8
 8004a5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a62:	4641      	mov	r1, r8
 8004a64:	008a      	lsls	r2, r1, #2
 8004a66:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004a6a:	f7fc f90d 	bl	8000c88 <__aeabi_uldivmod>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	460b      	mov	r3, r1
 8004a72:	4b39      	ldr	r3, [pc, #228]	; (8004b58 <UART_SetConfig+0x4e4>)
 8004a74:	fba3 1302 	umull	r1, r3, r3, r2
 8004a78:	095b      	lsrs	r3, r3, #5
 8004a7a:	2164      	movs	r1, #100	; 0x64
 8004a7c:	fb01 f303 	mul.w	r3, r1, r3
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	011b      	lsls	r3, r3, #4
 8004a84:	3332      	adds	r3, #50	; 0x32
 8004a86:	4a34      	ldr	r2, [pc, #208]	; (8004b58 <UART_SetConfig+0x4e4>)
 8004a88:	fba2 2303 	umull	r2, r3, r2, r3
 8004a8c:	095b      	lsrs	r3, r3, #5
 8004a8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a92:	441c      	add	r4, r3
 8004a94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a98:	2200      	movs	r2, #0
 8004a9a:	673b      	str	r3, [r7, #112]	; 0x70
 8004a9c:	677a      	str	r2, [r7, #116]	; 0x74
 8004a9e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004aa2:	4642      	mov	r2, r8
 8004aa4:	464b      	mov	r3, r9
 8004aa6:	1891      	adds	r1, r2, r2
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	415b      	adcs	r3, r3
 8004aac:	60fb      	str	r3, [r7, #12]
 8004aae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ab2:	4641      	mov	r1, r8
 8004ab4:	1851      	adds	r1, r2, r1
 8004ab6:	6039      	str	r1, [r7, #0]
 8004ab8:	4649      	mov	r1, r9
 8004aba:	414b      	adcs	r3, r1
 8004abc:	607b      	str	r3, [r7, #4]
 8004abe:	f04f 0200 	mov.w	r2, #0
 8004ac2:	f04f 0300 	mov.w	r3, #0
 8004ac6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004aca:	4659      	mov	r1, fp
 8004acc:	00cb      	lsls	r3, r1, #3
 8004ace:	4651      	mov	r1, sl
 8004ad0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ad4:	4651      	mov	r1, sl
 8004ad6:	00ca      	lsls	r2, r1, #3
 8004ad8:	4610      	mov	r0, r2
 8004ada:	4619      	mov	r1, r3
 8004adc:	4603      	mov	r3, r0
 8004ade:	4642      	mov	r2, r8
 8004ae0:	189b      	adds	r3, r3, r2
 8004ae2:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ae4:	464b      	mov	r3, r9
 8004ae6:	460a      	mov	r2, r1
 8004ae8:	eb42 0303 	adc.w	r3, r2, r3
 8004aec:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	663b      	str	r3, [r7, #96]	; 0x60
 8004af8:	667a      	str	r2, [r7, #100]	; 0x64
 8004afa:	f04f 0200 	mov.w	r2, #0
 8004afe:	f04f 0300 	mov.w	r3, #0
 8004b02:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004b06:	4649      	mov	r1, r9
 8004b08:	008b      	lsls	r3, r1, #2
 8004b0a:	4641      	mov	r1, r8
 8004b0c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b10:	4641      	mov	r1, r8
 8004b12:	008a      	lsls	r2, r1, #2
 8004b14:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004b18:	f7fc f8b6 	bl	8000c88 <__aeabi_uldivmod>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	460b      	mov	r3, r1
 8004b20:	4b0d      	ldr	r3, [pc, #52]	; (8004b58 <UART_SetConfig+0x4e4>)
 8004b22:	fba3 1302 	umull	r1, r3, r3, r2
 8004b26:	095b      	lsrs	r3, r3, #5
 8004b28:	2164      	movs	r1, #100	; 0x64
 8004b2a:	fb01 f303 	mul.w	r3, r1, r3
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	011b      	lsls	r3, r3, #4
 8004b32:	3332      	adds	r3, #50	; 0x32
 8004b34:	4a08      	ldr	r2, [pc, #32]	; (8004b58 <UART_SetConfig+0x4e4>)
 8004b36:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3a:	095b      	lsrs	r3, r3, #5
 8004b3c:	f003 020f 	and.w	r2, r3, #15
 8004b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4422      	add	r2, r4
 8004b48:	609a      	str	r2, [r3, #8]
}
 8004b4a:	bf00      	nop
 8004b4c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004b50:	46bd      	mov	sp, r7
 8004b52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b56:	bf00      	nop
 8004b58:	51eb851f 	.word	0x51eb851f

08004b5c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004b5c:	b084      	sub	sp, #16
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b084      	sub	sp, #16
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
 8004b66:	f107 001c 	add.w	r0, r7, #28
 8004b6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d122      	bne.n	8004bba <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b78:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004b88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004b9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d105      	bne.n	8004bae <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 fa9c 	bl	80050ec <USB_CoreReset>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	73fb      	strb	r3, [r7, #15]
 8004bb8:	e01a      	b.n	8004bf0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 fa90 	bl	80050ec <USB_CoreReset>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004bd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d106      	bne.n	8004be4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bda:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	639a      	str	r2, [r3, #56]	; 0x38
 8004be2:	e005      	b.n	8004bf0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004be8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d10b      	bne.n	8004c0e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f043 0206 	orr.w	r2, r3, #6
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	f043 0220 	orr.w	r2, r3, #32
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c1a:	b004      	add	sp, #16
 8004c1c:	4770      	bx	lr

08004c1e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004c1e:	b480      	push	{r7}
 8004c20:	b083      	sub	sp, #12
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f023 0201 	bic.w	r2, r3, #1
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	460b      	mov	r3, r1
 8004c4a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004c5c:	78fb      	ldrb	r3, [r7, #3]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d115      	bne.n	8004c8e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004c6e:	2001      	movs	r0, #1
 8004c70:	f7fc ff0a 	bl	8001a88 <HAL_Delay>
      ms++;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	3301      	adds	r3, #1
 8004c78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 fa28 	bl	80050d0 <USB_GetMode>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d01e      	beq.n	8004cc4 <USB_SetCurrentMode+0x84>
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2b31      	cmp	r3, #49	; 0x31
 8004c8a:	d9f0      	bls.n	8004c6e <USB_SetCurrentMode+0x2e>
 8004c8c:	e01a      	b.n	8004cc4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004c8e:	78fb      	ldrb	r3, [r7, #3]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d115      	bne.n	8004cc0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004ca0:	2001      	movs	r0, #1
 8004ca2:	f7fc fef1 	bl	8001a88 <HAL_Delay>
      ms++;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	3301      	adds	r3, #1
 8004caa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 fa0f 	bl	80050d0 <USB_GetMode>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d005      	beq.n	8004cc4 <USB_SetCurrentMode+0x84>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2b31      	cmp	r3, #49	; 0x31
 8004cbc:	d9f0      	bls.n	8004ca0 <USB_SetCurrentMode+0x60>
 8004cbe:	e001      	b.n	8004cc4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e005      	b.n	8004cd0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2b32      	cmp	r3, #50	; 0x32
 8004cc8:	d101      	bne.n	8004cce <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e000      	b.n	8004cd0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3710      	adds	r7, #16
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004cd8:	b084      	sub	sp, #16
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b086      	sub	sp, #24
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
 8004ce2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004ce6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004cea:	2300      	movs	r3, #0
 8004cec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	613b      	str	r3, [r7, #16]
 8004cf6:	e009      	b.n	8004d0c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	3340      	adds	r3, #64	; 0x40
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	4413      	add	r3, r2
 8004d02:	2200      	movs	r2, #0
 8004d04:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	3301      	adds	r3, #1
 8004d0a:	613b      	str	r3, [r7, #16]
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	2b0e      	cmp	r3, #14
 8004d10:	d9f2      	bls.n	8004cf8 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004d12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d11c      	bne.n	8004d52 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d26:	f043 0302 	orr.w	r3, r3, #2
 8004d2a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d30:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	601a      	str	r2, [r3, #0]
 8004d50:	e005      	b.n	8004d5e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d56:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004d64:	461a      	mov	r2, r3
 8004d66:	2300      	movs	r3, #0
 8004d68:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d70:	4619      	mov	r1, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d78:	461a      	mov	r2, r3
 8004d7a:	680b      	ldr	r3, [r1, #0]
 8004d7c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d10c      	bne.n	8004d9e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d104      	bne.n	8004d94 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 f965 	bl	800505c <USB_SetDevSpeed>
 8004d92:	e008      	b.n	8004da6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004d94:	2101      	movs	r1, #1
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f000 f960 	bl	800505c <USB_SetDevSpeed>
 8004d9c:	e003      	b.n	8004da6 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004d9e:	2103      	movs	r1, #3
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f000 f95b 	bl	800505c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004da6:	2110      	movs	r1, #16
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f000 f8f3 	bl	8004f94 <USB_FlushTxFifo>
 8004dae:	4603      	mov	r3, r0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d001      	beq.n	8004db8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 f91f 	bl	8004ffc <USB_FlushRxFifo>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d001      	beq.n	8004dc8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dce:	461a      	mov	r2, r3
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dda:	461a      	mov	r2, r3
 8004ddc:	2300      	movs	r3, #0
 8004dde:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004de6:	461a      	mov	r2, r3
 8004de8:	2300      	movs	r3, #0
 8004dea:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004dec:	2300      	movs	r3, #0
 8004dee:	613b      	str	r3, [r7, #16]
 8004df0:	e043      	b.n	8004e7a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	015a      	lsls	r2, r3, #5
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	4413      	add	r3, r2
 8004dfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e08:	d118      	bne.n	8004e3c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10a      	bne.n	8004e26 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	015a      	lsls	r2, r3, #5
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	4413      	add	r3, r2
 8004e18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004e22:	6013      	str	r3, [r2, #0]
 8004e24:	e013      	b.n	8004e4e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	015a      	lsls	r2, r3, #5
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e32:	461a      	mov	r2, r3
 8004e34:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004e38:	6013      	str	r3, [r2, #0]
 8004e3a:	e008      	b.n	8004e4e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	015a      	lsls	r2, r3, #5
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	4413      	add	r3, r2
 8004e44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e48:	461a      	mov	r2, r3
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	015a      	lsls	r2, r3, #5
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	4413      	add	r3, r2
 8004e56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	015a      	lsls	r2, r3, #5
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4413      	add	r3, r2
 8004e68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004e72:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	3301      	adds	r3, #1
 8004e78:	613b      	str	r3, [r7, #16]
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d3b7      	bcc.n	8004df2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e82:	2300      	movs	r3, #0
 8004e84:	613b      	str	r3, [r7, #16]
 8004e86:	e043      	b.n	8004f10 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	015a      	lsls	r2, r3, #5
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4413      	add	r3, r2
 8004e90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e9e:	d118      	bne.n	8004ed2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10a      	bne.n	8004ebc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	015a      	lsls	r2, r3, #5
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	4413      	add	r3, r2
 8004eae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004eb8:	6013      	str	r3, [r2, #0]
 8004eba:	e013      	b.n	8004ee4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	015a      	lsls	r2, r3, #5
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ec8:	461a      	mov	r2, r3
 8004eca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004ece:	6013      	str	r3, [r2, #0]
 8004ed0:	e008      	b.n	8004ee4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	015a      	lsls	r2, r3, #5
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	4413      	add	r3, r2
 8004eda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ede:	461a      	mov	r2, r3
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	015a      	lsls	r2, r3, #5
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	4413      	add	r3, r2
 8004eec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	015a      	lsls	r2, r3, #5
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	4413      	add	r3, r2
 8004efe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f02:	461a      	mov	r2, r3
 8004f04:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004f08:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	613b      	str	r3, [r7, #16]
 8004f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f12:	693a      	ldr	r2, [r7, #16]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d3b7      	bcc.n	8004e88 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	68fa      	ldr	r2, [r7, #12]
 8004f22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f2a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004f38:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d105      	bne.n	8004f4c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	699b      	ldr	r3, [r3, #24]
 8004f44:	f043 0210 	orr.w	r2, r3, #16
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	699a      	ldr	r2, [r3, #24]
 8004f50:	4b0f      	ldr	r3, [pc, #60]	; (8004f90 <USB_DevInit+0x2b8>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d005      	beq.n	8004f6a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	f043 0208 	orr.w	r2, r3, #8
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004f6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d107      	bne.n	8004f80 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	699b      	ldr	r3, [r3, #24]
 8004f74:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f78:	f043 0304 	orr.w	r3, r3, #4
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3718      	adds	r7, #24
 8004f86:	46bd      	mov	sp, r7
 8004f88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f8c:	b004      	add	sp, #16
 8004f8e:	4770      	bx	lr
 8004f90:	803c3800 	.word	0x803c3800

08004f94 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	4a13      	ldr	r2, [pc, #76]	; (8004ff8 <USB_FlushTxFifo+0x64>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d901      	bls.n	8004fb4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e01b      	b.n	8004fec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	daf2      	bge.n	8004fa2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	019b      	lsls	r3, r3, #6
 8004fc4:	f043 0220 	orr.w	r2, r3, #32
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	3301      	adds	r3, #1
 8004fd0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	4a08      	ldr	r2, [pc, #32]	; (8004ff8 <USB_FlushTxFifo+0x64>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d901      	bls.n	8004fde <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e006      	b.n	8004fec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	691b      	ldr	r3, [r3, #16]
 8004fe2:	f003 0320 	and.w	r3, r3, #32
 8004fe6:	2b20      	cmp	r3, #32
 8004fe8:	d0f0      	beq.n	8004fcc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr
 8004ff8:	00030d40 	.word	0x00030d40

08004ffc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005004:	2300      	movs	r3, #0
 8005006:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	3301      	adds	r3, #1
 800500c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	4a11      	ldr	r2, [pc, #68]	; (8005058 <USB_FlushRxFifo+0x5c>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d901      	bls.n	800501a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e018      	b.n	800504c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	2b00      	cmp	r3, #0
 8005020:	daf2      	bge.n	8005008 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005022:	2300      	movs	r3, #0
 8005024:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2210      	movs	r2, #16
 800502a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	3301      	adds	r3, #1
 8005030:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	4a08      	ldr	r2, [pc, #32]	; (8005058 <USB_FlushRxFifo+0x5c>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d901      	bls.n	800503e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e006      	b.n	800504c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	f003 0310 	and.w	r3, r3, #16
 8005046:	2b10      	cmp	r3, #16
 8005048:	d0f0      	beq.n	800502c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800504a:	2300      	movs	r3, #0
}
 800504c:	4618      	mov	r0, r3
 800504e:	3714      	adds	r7, #20
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr
 8005058:	00030d40 	.word	0x00030d40

0800505c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800505c:	b480      	push	{r7}
 800505e:	b085      	sub	sp, #20
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	460b      	mov	r3, r1
 8005066:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	78fb      	ldrb	r3, [r7, #3]
 8005076:	68f9      	ldr	r1, [r7, #12]
 8005078:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800507c:	4313      	orrs	r3, r2
 800507e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3714      	adds	r7, #20
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr

0800508e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800508e:	b480      	push	{r7}
 8005090:	b085      	sub	sp, #20
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80050a8:	f023 0303 	bic.w	r3, r3, #3
 80050ac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	68fa      	ldr	r2, [r7, #12]
 80050b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050bc:	f043 0302 	orr.w	r3, r3, #2
 80050c0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3714      	adds	r7, #20
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	f003 0301 	and.w	r3, r3, #1
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	3301      	adds	r3, #1
 80050fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	4a13      	ldr	r2, [pc, #76]	; (8005150 <USB_CoreReset+0x64>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d901      	bls.n	800510a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e01b      	b.n	8005142 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	691b      	ldr	r3, [r3, #16]
 800510e:	2b00      	cmp	r3, #0
 8005110:	daf2      	bge.n	80050f8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005112:	2300      	movs	r3, #0
 8005114:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	f043 0201 	orr.w	r2, r3, #1
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	3301      	adds	r3, #1
 8005126:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	4a09      	ldr	r2, [pc, #36]	; (8005150 <USB_CoreReset+0x64>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d901      	bls.n	8005134 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005130:	2303      	movs	r3, #3
 8005132:	e006      	b.n	8005142 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	2b01      	cmp	r3, #1
 800513e:	d0f0      	beq.n	8005122 <USB_CoreReset+0x36>

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3714      	adds	r7, #20
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	00030d40 	.word	0x00030d40

08005154 <__errno>:
 8005154:	4b01      	ldr	r3, [pc, #4]	; (800515c <__errno+0x8>)
 8005156:	6818      	ldr	r0, [r3, #0]
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	2000000c 	.word	0x2000000c

08005160 <__libc_init_array>:
 8005160:	b570      	push	{r4, r5, r6, lr}
 8005162:	4d0d      	ldr	r5, [pc, #52]	; (8005198 <__libc_init_array+0x38>)
 8005164:	4c0d      	ldr	r4, [pc, #52]	; (800519c <__libc_init_array+0x3c>)
 8005166:	1b64      	subs	r4, r4, r5
 8005168:	10a4      	asrs	r4, r4, #2
 800516a:	2600      	movs	r6, #0
 800516c:	42a6      	cmp	r6, r4
 800516e:	d109      	bne.n	8005184 <__libc_init_array+0x24>
 8005170:	4d0b      	ldr	r5, [pc, #44]	; (80051a0 <__libc_init_array+0x40>)
 8005172:	4c0c      	ldr	r4, [pc, #48]	; (80051a4 <__libc_init_array+0x44>)
 8005174:	f002 fdc4 	bl	8007d00 <_init>
 8005178:	1b64      	subs	r4, r4, r5
 800517a:	10a4      	asrs	r4, r4, #2
 800517c:	2600      	movs	r6, #0
 800517e:	42a6      	cmp	r6, r4
 8005180:	d105      	bne.n	800518e <__libc_init_array+0x2e>
 8005182:	bd70      	pop	{r4, r5, r6, pc}
 8005184:	f855 3b04 	ldr.w	r3, [r5], #4
 8005188:	4798      	blx	r3
 800518a:	3601      	adds	r6, #1
 800518c:	e7ee      	b.n	800516c <__libc_init_array+0xc>
 800518e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005192:	4798      	blx	r3
 8005194:	3601      	adds	r6, #1
 8005196:	e7f2      	b.n	800517e <__libc_init_array+0x1e>
 8005198:	0800818c 	.word	0x0800818c
 800519c:	0800818c 	.word	0x0800818c
 80051a0:	0800818c 	.word	0x0800818c
 80051a4:	08008190 	.word	0x08008190

080051a8 <memcpy>:
 80051a8:	440a      	add	r2, r1
 80051aa:	4291      	cmp	r1, r2
 80051ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80051b0:	d100      	bne.n	80051b4 <memcpy+0xc>
 80051b2:	4770      	bx	lr
 80051b4:	b510      	push	{r4, lr}
 80051b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80051be:	4291      	cmp	r1, r2
 80051c0:	d1f9      	bne.n	80051b6 <memcpy+0xe>
 80051c2:	bd10      	pop	{r4, pc}

080051c4 <memset>:
 80051c4:	4402      	add	r2, r0
 80051c6:	4603      	mov	r3, r0
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d100      	bne.n	80051ce <memset+0xa>
 80051cc:	4770      	bx	lr
 80051ce:	f803 1b01 	strb.w	r1, [r3], #1
 80051d2:	e7f9      	b.n	80051c8 <memset+0x4>

080051d4 <__cvt>:
 80051d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051d8:	ec55 4b10 	vmov	r4, r5, d0
 80051dc:	2d00      	cmp	r5, #0
 80051de:	460e      	mov	r6, r1
 80051e0:	4619      	mov	r1, r3
 80051e2:	462b      	mov	r3, r5
 80051e4:	bfbb      	ittet	lt
 80051e6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80051ea:	461d      	movlt	r5, r3
 80051ec:	2300      	movge	r3, #0
 80051ee:	232d      	movlt	r3, #45	; 0x2d
 80051f0:	700b      	strb	r3, [r1, #0]
 80051f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051f4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80051f8:	4691      	mov	r9, r2
 80051fa:	f023 0820 	bic.w	r8, r3, #32
 80051fe:	bfbc      	itt	lt
 8005200:	4622      	movlt	r2, r4
 8005202:	4614      	movlt	r4, r2
 8005204:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005208:	d005      	beq.n	8005216 <__cvt+0x42>
 800520a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800520e:	d100      	bne.n	8005212 <__cvt+0x3e>
 8005210:	3601      	adds	r6, #1
 8005212:	2102      	movs	r1, #2
 8005214:	e000      	b.n	8005218 <__cvt+0x44>
 8005216:	2103      	movs	r1, #3
 8005218:	ab03      	add	r3, sp, #12
 800521a:	9301      	str	r3, [sp, #4]
 800521c:	ab02      	add	r3, sp, #8
 800521e:	9300      	str	r3, [sp, #0]
 8005220:	ec45 4b10 	vmov	d0, r4, r5
 8005224:	4653      	mov	r3, sl
 8005226:	4632      	mov	r2, r6
 8005228:	f000 fe1a 	bl	8005e60 <_dtoa_r>
 800522c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005230:	4607      	mov	r7, r0
 8005232:	d102      	bne.n	800523a <__cvt+0x66>
 8005234:	f019 0f01 	tst.w	r9, #1
 8005238:	d022      	beq.n	8005280 <__cvt+0xac>
 800523a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800523e:	eb07 0906 	add.w	r9, r7, r6
 8005242:	d110      	bne.n	8005266 <__cvt+0x92>
 8005244:	783b      	ldrb	r3, [r7, #0]
 8005246:	2b30      	cmp	r3, #48	; 0x30
 8005248:	d10a      	bne.n	8005260 <__cvt+0x8c>
 800524a:	2200      	movs	r2, #0
 800524c:	2300      	movs	r3, #0
 800524e:	4620      	mov	r0, r4
 8005250:	4629      	mov	r1, r5
 8005252:	f7fb fc59 	bl	8000b08 <__aeabi_dcmpeq>
 8005256:	b918      	cbnz	r0, 8005260 <__cvt+0x8c>
 8005258:	f1c6 0601 	rsb	r6, r6, #1
 800525c:	f8ca 6000 	str.w	r6, [sl]
 8005260:	f8da 3000 	ldr.w	r3, [sl]
 8005264:	4499      	add	r9, r3
 8005266:	2200      	movs	r2, #0
 8005268:	2300      	movs	r3, #0
 800526a:	4620      	mov	r0, r4
 800526c:	4629      	mov	r1, r5
 800526e:	f7fb fc4b 	bl	8000b08 <__aeabi_dcmpeq>
 8005272:	b108      	cbz	r0, 8005278 <__cvt+0xa4>
 8005274:	f8cd 900c 	str.w	r9, [sp, #12]
 8005278:	2230      	movs	r2, #48	; 0x30
 800527a:	9b03      	ldr	r3, [sp, #12]
 800527c:	454b      	cmp	r3, r9
 800527e:	d307      	bcc.n	8005290 <__cvt+0xbc>
 8005280:	9b03      	ldr	r3, [sp, #12]
 8005282:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005284:	1bdb      	subs	r3, r3, r7
 8005286:	4638      	mov	r0, r7
 8005288:	6013      	str	r3, [r2, #0]
 800528a:	b004      	add	sp, #16
 800528c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005290:	1c59      	adds	r1, r3, #1
 8005292:	9103      	str	r1, [sp, #12]
 8005294:	701a      	strb	r2, [r3, #0]
 8005296:	e7f0      	b.n	800527a <__cvt+0xa6>

08005298 <__exponent>:
 8005298:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800529a:	4603      	mov	r3, r0
 800529c:	2900      	cmp	r1, #0
 800529e:	bfb8      	it	lt
 80052a0:	4249      	neglt	r1, r1
 80052a2:	f803 2b02 	strb.w	r2, [r3], #2
 80052a6:	bfb4      	ite	lt
 80052a8:	222d      	movlt	r2, #45	; 0x2d
 80052aa:	222b      	movge	r2, #43	; 0x2b
 80052ac:	2909      	cmp	r1, #9
 80052ae:	7042      	strb	r2, [r0, #1]
 80052b0:	dd2a      	ble.n	8005308 <__exponent+0x70>
 80052b2:	f10d 0407 	add.w	r4, sp, #7
 80052b6:	46a4      	mov	ip, r4
 80052b8:	270a      	movs	r7, #10
 80052ba:	46a6      	mov	lr, r4
 80052bc:	460a      	mov	r2, r1
 80052be:	fb91 f6f7 	sdiv	r6, r1, r7
 80052c2:	fb07 1516 	mls	r5, r7, r6, r1
 80052c6:	3530      	adds	r5, #48	; 0x30
 80052c8:	2a63      	cmp	r2, #99	; 0x63
 80052ca:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80052ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80052d2:	4631      	mov	r1, r6
 80052d4:	dcf1      	bgt.n	80052ba <__exponent+0x22>
 80052d6:	3130      	adds	r1, #48	; 0x30
 80052d8:	f1ae 0502 	sub.w	r5, lr, #2
 80052dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80052e0:	1c44      	adds	r4, r0, #1
 80052e2:	4629      	mov	r1, r5
 80052e4:	4561      	cmp	r1, ip
 80052e6:	d30a      	bcc.n	80052fe <__exponent+0x66>
 80052e8:	f10d 0209 	add.w	r2, sp, #9
 80052ec:	eba2 020e 	sub.w	r2, r2, lr
 80052f0:	4565      	cmp	r5, ip
 80052f2:	bf88      	it	hi
 80052f4:	2200      	movhi	r2, #0
 80052f6:	4413      	add	r3, r2
 80052f8:	1a18      	subs	r0, r3, r0
 80052fa:	b003      	add	sp, #12
 80052fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005302:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005306:	e7ed      	b.n	80052e4 <__exponent+0x4c>
 8005308:	2330      	movs	r3, #48	; 0x30
 800530a:	3130      	adds	r1, #48	; 0x30
 800530c:	7083      	strb	r3, [r0, #2]
 800530e:	70c1      	strb	r1, [r0, #3]
 8005310:	1d03      	adds	r3, r0, #4
 8005312:	e7f1      	b.n	80052f8 <__exponent+0x60>

08005314 <_printf_float>:
 8005314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005318:	ed2d 8b02 	vpush	{d8}
 800531c:	b08d      	sub	sp, #52	; 0x34
 800531e:	460c      	mov	r4, r1
 8005320:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005324:	4616      	mov	r6, r2
 8005326:	461f      	mov	r7, r3
 8005328:	4605      	mov	r5, r0
 800532a:	f001 fd3f 	bl	8006dac <_localeconv_r>
 800532e:	f8d0 a000 	ldr.w	sl, [r0]
 8005332:	4650      	mov	r0, sl
 8005334:	f7fa ff6c 	bl	8000210 <strlen>
 8005338:	2300      	movs	r3, #0
 800533a:	930a      	str	r3, [sp, #40]	; 0x28
 800533c:	6823      	ldr	r3, [r4, #0]
 800533e:	9305      	str	r3, [sp, #20]
 8005340:	f8d8 3000 	ldr.w	r3, [r8]
 8005344:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005348:	3307      	adds	r3, #7
 800534a:	f023 0307 	bic.w	r3, r3, #7
 800534e:	f103 0208 	add.w	r2, r3, #8
 8005352:	f8c8 2000 	str.w	r2, [r8]
 8005356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800535e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005362:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005366:	9307      	str	r3, [sp, #28]
 8005368:	f8cd 8018 	str.w	r8, [sp, #24]
 800536c:	ee08 0a10 	vmov	s16, r0
 8005370:	4b9f      	ldr	r3, [pc, #636]	; (80055f0 <_printf_float+0x2dc>)
 8005372:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005376:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800537a:	f7fb fbf7 	bl	8000b6c <__aeabi_dcmpun>
 800537e:	bb88      	cbnz	r0, 80053e4 <_printf_float+0xd0>
 8005380:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005384:	4b9a      	ldr	r3, [pc, #616]	; (80055f0 <_printf_float+0x2dc>)
 8005386:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800538a:	f7fb fbd1 	bl	8000b30 <__aeabi_dcmple>
 800538e:	bb48      	cbnz	r0, 80053e4 <_printf_float+0xd0>
 8005390:	2200      	movs	r2, #0
 8005392:	2300      	movs	r3, #0
 8005394:	4640      	mov	r0, r8
 8005396:	4649      	mov	r1, r9
 8005398:	f7fb fbc0 	bl	8000b1c <__aeabi_dcmplt>
 800539c:	b110      	cbz	r0, 80053a4 <_printf_float+0x90>
 800539e:	232d      	movs	r3, #45	; 0x2d
 80053a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053a4:	4b93      	ldr	r3, [pc, #588]	; (80055f4 <_printf_float+0x2e0>)
 80053a6:	4894      	ldr	r0, [pc, #592]	; (80055f8 <_printf_float+0x2e4>)
 80053a8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80053ac:	bf94      	ite	ls
 80053ae:	4698      	movls	r8, r3
 80053b0:	4680      	movhi	r8, r0
 80053b2:	2303      	movs	r3, #3
 80053b4:	6123      	str	r3, [r4, #16]
 80053b6:	9b05      	ldr	r3, [sp, #20]
 80053b8:	f023 0204 	bic.w	r2, r3, #4
 80053bc:	6022      	str	r2, [r4, #0]
 80053be:	f04f 0900 	mov.w	r9, #0
 80053c2:	9700      	str	r7, [sp, #0]
 80053c4:	4633      	mov	r3, r6
 80053c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80053c8:	4621      	mov	r1, r4
 80053ca:	4628      	mov	r0, r5
 80053cc:	f000 f9d8 	bl	8005780 <_printf_common>
 80053d0:	3001      	adds	r0, #1
 80053d2:	f040 8090 	bne.w	80054f6 <_printf_float+0x1e2>
 80053d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053da:	b00d      	add	sp, #52	; 0x34
 80053dc:	ecbd 8b02 	vpop	{d8}
 80053e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053e4:	4642      	mov	r2, r8
 80053e6:	464b      	mov	r3, r9
 80053e8:	4640      	mov	r0, r8
 80053ea:	4649      	mov	r1, r9
 80053ec:	f7fb fbbe 	bl	8000b6c <__aeabi_dcmpun>
 80053f0:	b140      	cbz	r0, 8005404 <_printf_float+0xf0>
 80053f2:	464b      	mov	r3, r9
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	bfbc      	itt	lt
 80053f8:	232d      	movlt	r3, #45	; 0x2d
 80053fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80053fe:	487f      	ldr	r0, [pc, #508]	; (80055fc <_printf_float+0x2e8>)
 8005400:	4b7f      	ldr	r3, [pc, #508]	; (8005600 <_printf_float+0x2ec>)
 8005402:	e7d1      	b.n	80053a8 <_printf_float+0x94>
 8005404:	6863      	ldr	r3, [r4, #4]
 8005406:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800540a:	9206      	str	r2, [sp, #24]
 800540c:	1c5a      	adds	r2, r3, #1
 800540e:	d13f      	bne.n	8005490 <_printf_float+0x17c>
 8005410:	2306      	movs	r3, #6
 8005412:	6063      	str	r3, [r4, #4]
 8005414:	9b05      	ldr	r3, [sp, #20]
 8005416:	6861      	ldr	r1, [r4, #4]
 8005418:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800541c:	2300      	movs	r3, #0
 800541e:	9303      	str	r3, [sp, #12]
 8005420:	ab0a      	add	r3, sp, #40	; 0x28
 8005422:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005426:	ab09      	add	r3, sp, #36	; 0x24
 8005428:	ec49 8b10 	vmov	d0, r8, r9
 800542c:	9300      	str	r3, [sp, #0]
 800542e:	6022      	str	r2, [r4, #0]
 8005430:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005434:	4628      	mov	r0, r5
 8005436:	f7ff fecd 	bl	80051d4 <__cvt>
 800543a:	9b06      	ldr	r3, [sp, #24]
 800543c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800543e:	2b47      	cmp	r3, #71	; 0x47
 8005440:	4680      	mov	r8, r0
 8005442:	d108      	bne.n	8005456 <_printf_float+0x142>
 8005444:	1cc8      	adds	r0, r1, #3
 8005446:	db02      	blt.n	800544e <_printf_float+0x13a>
 8005448:	6863      	ldr	r3, [r4, #4]
 800544a:	4299      	cmp	r1, r3
 800544c:	dd41      	ble.n	80054d2 <_printf_float+0x1be>
 800544e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005452:	fa5f fb8b 	uxtb.w	fp, fp
 8005456:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800545a:	d820      	bhi.n	800549e <_printf_float+0x18a>
 800545c:	3901      	subs	r1, #1
 800545e:	465a      	mov	r2, fp
 8005460:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005464:	9109      	str	r1, [sp, #36]	; 0x24
 8005466:	f7ff ff17 	bl	8005298 <__exponent>
 800546a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800546c:	1813      	adds	r3, r2, r0
 800546e:	2a01      	cmp	r2, #1
 8005470:	4681      	mov	r9, r0
 8005472:	6123      	str	r3, [r4, #16]
 8005474:	dc02      	bgt.n	800547c <_printf_float+0x168>
 8005476:	6822      	ldr	r2, [r4, #0]
 8005478:	07d2      	lsls	r2, r2, #31
 800547a:	d501      	bpl.n	8005480 <_printf_float+0x16c>
 800547c:	3301      	adds	r3, #1
 800547e:	6123      	str	r3, [r4, #16]
 8005480:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005484:	2b00      	cmp	r3, #0
 8005486:	d09c      	beq.n	80053c2 <_printf_float+0xae>
 8005488:	232d      	movs	r3, #45	; 0x2d
 800548a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800548e:	e798      	b.n	80053c2 <_printf_float+0xae>
 8005490:	9a06      	ldr	r2, [sp, #24]
 8005492:	2a47      	cmp	r2, #71	; 0x47
 8005494:	d1be      	bne.n	8005414 <_printf_float+0x100>
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1bc      	bne.n	8005414 <_printf_float+0x100>
 800549a:	2301      	movs	r3, #1
 800549c:	e7b9      	b.n	8005412 <_printf_float+0xfe>
 800549e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80054a2:	d118      	bne.n	80054d6 <_printf_float+0x1c2>
 80054a4:	2900      	cmp	r1, #0
 80054a6:	6863      	ldr	r3, [r4, #4]
 80054a8:	dd0b      	ble.n	80054c2 <_printf_float+0x1ae>
 80054aa:	6121      	str	r1, [r4, #16]
 80054ac:	b913      	cbnz	r3, 80054b4 <_printf_float+0x1a0>
 80054ae:	6822      	ldr	r2, [r4, #0]
 80054b0:	07d0      	lsls	r0, r2, #31
 80054b2:	d502      	bpl.n	80054ba <_printf_float+0x1a6>
 80054b4:	3301      	adds	r3, #1
 80054b6:	440b      	add	r3, r1
 80054b8:	6123      	str	r3, [r4, #16]
 80054ba:	65a1      	str	r1, [r4, #88]	; 0x58
 80054bc:	f04f 0900 	mov.w	r9, #0
 80054c0:	e7de      	b.n	8005480 <_printf_float+0x16c>
 80054c2:	b913      	cbnz	r3, 80054ca <_printf_float+0x1b6>
 80054c4:	6822      	ldr	r2, [r4, #0]
 80054c6:	07d2      	lsls	r2, r2, #31
 80054c8:	d501      	bpl.n	80054ce <_printf_float+0x1ba>
 80054ca:	3302      	adds	r3, #2
 80054cc:	e7f4      	b.n	80054b8 <_printf_float+0x1a4>
 80054ce:	2301      	movs	r3, #1
 80054d0:	e7f2      	b.n	80054b8 <_printf_float+0x1a4>
 80054d2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80054d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054d8:	4299      	cmp	r1, r3
 80054da:	db05      	blt.n	80054e8 <_printf_float+0x1d4>
 80054dc:	6823      	ldr	r3, [r4, #0]
 80054de:	6121      	str	r1, [r4, #16]
 80054e0:	07d8      	lsls	r0, r3, #31
 80054e2:	d5ea      	bpl.n	80054ba <_printf_float+0x1a6>
 80054e4:	1c4b      	adds	r3, r1, #1
 80054e6:	e7e7      	b.n	80054b8 <_printf_float+0x1a4>
 80054e8:	2900      	cmp	r1, #0
 80054ea:	bfd4      	ite	le
 80054ec:	f1c1 0202 	rsble	r2, r1, #2
 80054f0:	2201      	movgt	r2, #1
 80054f2:	4413      	add	r3, r2
 80054f4:	e7e0      	b.n	80054b8 <_printf_float+0x1a4>
 80054f6:	6823      	ldr	r3, [r4, #0]
 80054f8:	055a      	lsls	r2, r3, #21
 80054fa:	d407      	bmi.n	800550c <_printf_float+0x1f8>
 80054fc:	6923      	ldr	r3, [r4, #16]
 80054fe:	4642      	mov	r2, r8
 8005500:	4631      	mov	r1, r6
 8005502:	4628      	mov	r0, r5
 8005504:	47b8      	blx	r7
 8005506:	3001      	adds	r0, #1
 8005508:	d12c      	bne.n	8005564 <_printf_float+0x250>
 800550a:	e764      	b.n	80053d6 <_printf_float+0xc2>
 800550c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005510:	f240 80e0 	bls.w	80056d4 <_printf_float+0x3c0>
 8005514:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005518:	2200      	movs	r2, #0
 800551a:	2300      	movs	r3, #0
 800551c:	f7fb faf4 	bl	8000b08 <__aeabi_dcmpeq>
 8005520:	2800      	cmp	r0, #0
 8005522:	d034      	beq.n	800558e <_printf_float+0x27a>
 8005524:	4a37      	ldr	r2, [pc, #220]	; (8005604 <_printf_float+0x2f0>)
 8005526:	2301      	movs	r3, #1
 8005528:	4631      	mov	r1, r6
 800552a:	4628      	mov	r0, r5
 800552c:	47b8      	blx	r7
 800552e:	3001      	adds	r0, #1
 8005530:	f43f af51 	beq.w	80053d6 <_printf_float+0xc2>
 8005534:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005538:	429a      	cmp	r2, r3
 800553a:	db02      	blt.n	8005542 <_printf_float+0x22e>
 800553c:	6823      	ldr	r3, [r4, #0]
 800553e:	07d8      	lsls	r0, r3, #31
 8005540:	d510      	bpl.n	8005564 <_printf_float+0x250>
 8005542:	ee18 3a10 	vmov	r3, s16
 8005546:	4652      	mov	r2, sl
 8005548:	4631      	mov	r1, r6
 800554a:	4628      	mov	r0, r5
 800554c:	47b8      	blx	r7
 800554e:	3001      	adds	r0, #1
 8005550:	f43f af41 	beq.w	80053d6 <_printf_float+0xc2>
 8005554:	f04f 0800 	mov.w	r8, #0
 8005558:	f104 091a 	add.w	r9, r4, #26
 800555c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800555e:	3b01      	subs	r3, #1
 8005560:	4543      	cmp	r3, r8
 8005562:	dc09      	bgt.n	8005578 <_printf_float+0x264>
 8005564:	6823      	ldr	r3, [r4, #0]
 8005566:	079b      	lsls	r3, r3, #30
 8005568:	f100 8105 	bmi.w	8005776 <_printf_float+0x462>
 800556c:	68e0      	ldr	r0, [r4, #12]
 800556e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005570:	4298      	cmp	r0, r3
 8005572:	bfb8      	it	lt
 8005574:	4618      	movlt	r0, r3
 8005576:	e730      	b.n	80053da <_printf_float+0xc6>
 8005578:	2301      	movs	r3, #1
 800557a:	464a      	mov	r2, r9
 800557c:	4631      	mov	r1, r6
 800557e:	4628      	mov	r0, r5
 8005580:	47b8      	blx	r7
 8005582:	3001      	adds	r0, #1
 8005584:	f43f af27 	beq.w	80053d6 <_printf_float+0xc2>
 8005588:	f108 0801 	add.w	r8, r8, #1
 800558c:	e7e6      	b.n	800555c <_printf_float+0x248>
 800558e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005590:	2b00      	cmp	r3, #0
 8005592:	dc39      	bgt.n	8005608 <_printf_float+0x2f4>
 8005594:	4a1b      	ldr	r2, [pc, #108]	; (8005604 <_printf_float+0x2f0>)
 8005596:	2301      	movs	r3, #1
 8005598:	4631      	mov	r1, r6
 800559a:	4628      	mov	r0, r5
 800559c:	47b8      	blx	r7
 800559e:	3001      	adds	r0, #1
 80055a0:	f43f af19 	beq.w	80053d6 <_printf_float+0xc2>
 80055a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055a8:	4313      	orrs	r3, r2
 80055aa:	d102      	bne.n	80055b2 <_printf_float+0x29e>
 80055ac:	6823      	ldr	r3, [r4, #0]
 80055ae:	07d9      	lsls	r1, r3, #31
 80055b0:	d5d8      	bpl.n	8005564 <_printf_float+0x250>
 80055b2:	ee18 3a10 	vmov	r3, s16
 80055b6:	4652      	mov	r2, sl
 80055b8:	4631      	mov	r1, r6
 80055ba:	4628      	mov	r0, r5
 80055bc:	47b8      	blx	r7
 80055be:	3001      	adds	r0, #1
 80055c0:	f43f af09 	beq.w	80053d6 <_printf_float+0xc2>
 80055c4:	f04f 0900 	mov.w	r9, #0
 80055c8:	f104 0a1a 	add.w	sl, r4, #26
 80055cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055ce:	425b      	negs	r3, r3
 80055d0:	454b      	cmp	r3, r9
 80055d2:	dc01      	bgt.n	80055d8 <_printf_float+0x2c4>
 80055d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055d6:	e792      	b.n	80054fe <_printf_float+0x1ea>
 80055d8:	2301      	movs	r3, #1
 80055da:	4652      	mov	r2, sl
 80055dc:	4631      	mov	r1, r6
 80055de:	4628      	mov	r0, r5
 80055e0:	47b8      	blx	r7
 80055e2:	3001      	adds	r0, #1
 80055e4:	f43f aef7 	beq.w	80053d6 <_printf_float+0xc2>
 80055e8:	f109 0901 	add.w	r9, r9, #1
 80055ec:	e7ee      	b.n	80055cc <_printf_float+0x2b8>
 80055ee:	bf00      	nop
 80055f0:	7fefffff 	.word	0x7fefffff
 80055f4:	08007db0 	.word	0x08007db0
 80055f8:	08007db4 	.word	0x08007db4
 80055fc:	08007dbc 	.word	0x08007dbc
 8005600:	08007db8 	.word	0x08007db8
 8005604:	08007dc0 	.word	0x08007dc0
 8005608:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800560a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800560c:	429a      	cmp	r2, r3
 800560e:	bfa8      	it	ge
 8005610:	461a      	movge	r2, r3
 8005612:	2a00      	cmp	r2, #0
 8005614:	4691      	mov	r9, r2
 8005616:	dc37      	bgt.n	8005688 <_printf_float+0x374>
 8005618:	f04f 0b00 	mov.w	fp, #0
 800561c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005620:	f104 021a 	add.w	r2, r4, #26
 8005624:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005626:	9305      	str	r3, [sp, #20]
 8005628:	eba3 0309 	sub.w	r3, r3, r9
 800562c:	455b      	cmp	r3, fp
 800562e:	dc33      	bgt.n	8005698 <_printf_float+0x384>
 8005630:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005634:	429a      	cmp	r2, r3
 8005636:	db3b      	blt.n	80056b0 <_printf_float+0x39c>
 8005638:	6823      	ldr	r3, [r4, #0]
 800563a:	07da      	lsls	r2, r3, #31
 800563c:	d438      	bmi.n	80056b0 <_printf_float+0x39c>
 800563e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005640:	9a05      	ldr	r2, [sp, #20]
 8005642:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005644:	1a9a      	subs	r2, r3, r2
 8005646:	eba3 0901 	sub.w	r9, r3, r1
 800564a:	4591      	cmp	r9, r2
 800564c:	bfa8      	it	ge
 800564e:	4691      	movge	r9, r2
 8005650:	f1b9 0f00 	cmp.w	r9, #0
 8005654:	dc35      	bgt.n	80056c2 <_printf_float+0x3ae>
 8005656:	f04f 0800 	mov.w	r8, #0
 800565a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800565e:	f104 0a1a 	add.w	sl, r4, #26
 8005662:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005666:	1a9b      	subs	r3, r3, r2
 8005668:	eba3 0309 	sub.w	r3, r3, r9
 800566c:	4543      	cmp	r3, r8
 800566e:	f77f af79 	ble.w	8005564 <_printf_float+0x250>
 8005672:	2301      	movs	r3, #1
 8005674:	4652      	mov	r2, sl
 8005676:	4631      	mov	r1, r6
 8005678:	4628      	mov	r0, r5
 800567a:	47b8      	blx	r7
 800567c:	3001      	adds	r0, #1
 800567e:	f43f aeaa 	beq.w	80053d6 <_printf_float+0xc2>
 8005682:	f108 0801 	add.w	r8, r8, #1
 8005686:	e7ec      	b.n	8005662 <_printf_float+0x34e>
 8005688:	4613      	mov	r3, r2
 800568a:	4631      	mov	r1, r6
 800568c:	4642      	mov	r2, r8
 800568e:	4628      	mov	r0, r5
 8005690:	47b8      	blx	r7
 8005692:	3001      	adds	r0, #1
 8005694:	d1c0      	bne.n	8005618 <_printf_float+0x304>
 8005696:	e69e      	b.n	80053d6 <_printf_float+0xc2>
 8005698:	2301      	movs	r3, #1
 800569a:	4631      	mov	r1, r6
 800569c:	4628      	mov	r0, r5
 800569e:	9205      	str	r2, [sp, #20]
 80056a0:	47b8      	blx	r7
 80056a2:	3001      	adds	r0, #1
 80056a4:	f43f ae97 	beq.w	80053d6 <_printf_float+0xc2>
 80056a8:	9a05      	ldr	r2, [sp, #20]
 80056aa:	f10b 0b01 	add.w	fp, fp, #1
 80056ae:	e7b9      	b.n	8005624 <_printf_float+0x310>
 80056b0:	ee18 3a10 	vmov	r3, s16
 80056b4:	4652      	mov	r2, sl
 80056b6:	4631      	mov	r1, r6
 80056b8:	4628      	mov	r0, r5
 80056ba:	47b8      	blx	r7
 80056bc:	3001      	adds	r0, #1
 80056be:	d1be      	bne.n	800563e <_printf_float+0x32a>
 80056c0:	e689      	b.n	80053d6 <_printf_float+0xc2>
 80056c2:	9a05      	ldr	r2, [sp, #20]
 80056c4:	464b      	mov	r3, r9
 80056c6:	4442      	add	r2, r8
 80056c8:	4631      	mov	r1, r6
 80056ca:	4628      	mov	r0, r5
 80056cc:	47b8      	blx	r7
 80056ce:	3001      	adds	r0, #1
 80056d0:	d1c1      	bne.n	8005656 <_printf_float+0x342>
 80056d2:	e680      	b.n	80053d6 <_printf_float+0xc2>
 80056d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056d6:	2a01      	cmp	r2, #1
 80056d8:	dc01      	bgt.n	80056de <_printf_float+0x3ca>
 80056da:	07db      	lsls	r3, r3, #31
 80056dc:	d538      	bpl.n	8005750 <_printf_float+0x43c>
 80056de:	2301      	movs	r3, #1
 80056e0:	4642      	mov	r2, r8
 80056e2:	4631      	mov	r1, r6
 80056e4:	4628      	mov	r0, r5
 80056e6:	47b8      	blx	r7
 80056e8:	3001      	adds	r0, #1
 80056ea:	f43f ae74 	beq.w	80053d6 <_printf_float+0xc2>
 80056ee:	ee18 3a10 	vmov	r3, s16
 80056f2:	4652      	mov	r2, sl
 80056f4:	4631      	mov	r1, r6
 80056f6:	4628      	mov	r0, r5
 80056f8:	47b8      	blx	r7
 80056fa:	3001      	adds	r0, #1
 80056fc:	f43f ae6b 	beq.w	80053d6 <_printf_float+0xc2>
 8005700:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005704:	2200      	movs	r2, #0
 8005706:	2300      	movs	r3, #0
 8005708:	f7fb f9fe 	bl	8000b08 <__aeabi_dcmpeq>
 800570c:	b9d8      	cbnz	r0, 8005746 <_printf_float+0x432>
 800570e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005710:	f108 0201 	add.w	r2, r8, #1
 8005714:	3b01      	subs	r3, #1
 8005716:	4631      	mov	r1, r6
 8005718:	4628      	mov	r0, r5
 800571a:	47b8      	blx	r7
 800571c:	3001      	adds	r0, #1
 800571e:	d10e      	bne.n	800573e <_printf_float+0x42a>
 8005720:	e659      	b.n	80053d6 <_printf_float+0xc2>
 8005722:	2301      	movs	r3, #1
 8005724:	4652      	mov	r2, sl
 8005726:	4631      	mov	r1, r6
 8005728:	4628      	mov	r0, r5
 800572a:	47b8      	blx	r7
 800572c:	3001      	adds	r0, #1
 800572e:	f43f ae52 	beq.w	80053d6 <_printf_float+0xc2>
 8005732:	f108 0801 	add.w	r8, r8, #1
 8005736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005738:	3b01      	subs	r3, #1
 800573a:	4543      	cmp	r3, r8
 800573c:	dcf1      	bgt.n	8005722 <_printf_float+0x40e>
 800573e:	464b      	mov	r3, r9
 8005740:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005744:	e6dc      	b.n	8005500 <_printf_float+0x1ec>
 8005746:	f04f 0800 	mov.w	r8, #0
 800574a:	f104 0a1a 	add.w	sl, r4, #26
 800574e:	e7f2      	b.n	8005736 <_printf_float+0x422>
 8005750:	2301      	movs	r3, #1
 8005752:	4642      	mov	r2, r8
 8005754:	e7df      	b.n	8005716 <_printf_float+0x402>
 8005756:	2301      	movs	r3, #1
 8005758:	464a      	mov	r2, r9
 800575a:	4631      	mov	r1, r6
 800575c:	4628      	mov	r0, r5
 800575e:	47b8      	blx	r7
 8005760:	3001      	adds	r0, #1
 8005762:	f43f ae38 	beq.w	80053d6 <_printf_float+0xc2>
 8005766:	f108 0801 	add.w	r8, r8, #1
 800576a:	68e3      	ldr	r3, [r4, #12]
 800576c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800576e:	1a5b      	subs	r3, r3, r1
 8005770:	4543      	cmp	r3, r8
 8005772:	dcf0      	bgt.n	8005756 <_printf_float+0x442>
 8005774:	e6fa      	b.n	800556c <_printf_float+0x258>
 8005776:	f04f 0800 	mov.w	r8, #0
 800577a:	f104 0919 	add.w	r9, r4, #25
 800577e:	e7f4      	b.n	800576a <_printf_float+0x456>

08005780 <_printf_common>:
 8005780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005784:	4616      	mov	r6, r2
 8005786:	4699      	mov	r9, r3
 8005788:	688a      	ldr	r2, [r1, #8]
 800578a:	690b      	ldr	r3, [r1, #16]
 800578c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005790:	4293      	cmp	r3, r2
 8005792:	bfb8      	it	lt
 8005794:	4613      	movlt	r3, r2
 8005796:	6033      	str	r3, [r6, #0]
 8005798:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800579c:	4607      	mov	r7, r0
 800579e:	460c      	mov	r4, r1
 80057a0:	b10a      	cbz	r2, 80057a6 <_printf_common+0x26>
 80057a2:	3301      	adds	r3, #1
 80057a4:	6033      	str	r3, [r6, #0]
 80057a6:	6823      	ldr	r3, [r4, #0]
 80057a8:	0699      	lsls	r1, r3, #26
 80057aa:	bf42      	ittt	mi
 80057ac:	6833      	ldrmi	r3, [r6, #0]
 80057ae:	3302      	addmi	r3, #2
 80057b0:	6033      	strmi	r3, [r6, #0]
 80057b2:	6825      	ldr	r5, [r4, #0]
 80057b4:	f015 0506 	ands.w	r5, r5, #6
 80057b8:	d106      	bne.n	80057c8 <_printf_common+0x48>
 80057ba:	f104 0a19 	add.w	sl, r4, #25
 80057be:	68e3      	ldr	r3, [r4, #12]
 80057c0:	6832      	ldr	r2, [r6, #0]
 80057c2:	1a9b      	subs	r3, r3, r2
 80057c4:	42ab      	cmp	r3, r5
 80057c6:	dc26      	bgt.n	8005816 <_printf_common+0x96>
 80057c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057cc:	1e13      	subs	r3, r2, #0
 80057ce:	6822      	ldr	r2, [r4, #0]
 80057d0:	bf18      	it	ne
 80057d2:	2301      	movne	r3, #1
 80057d4:	0692      	lsls	r2, r2, #26
 80057d6:	d42b      	bmi.n	8005830 <_printf_common+0xb0>
 80057d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057dc:	4649      	mov	r1, r9
 80057de:	4638      	mov	r0, r7
 80057e0:	47c0      	blx	r8
 80057e2:	3001      	adds	r0, #1
 80057e4:	d01e      	beq.n	8005824 <_printf_common+0xa4>
 80057e6:	6823      	ldr	r3, [r4, #0]
 80057e8:	68e5      	ldr	r5, [r4, #12]
 80057ea:	6832      	ldr	r2, [r6, #0]
 80057ec:	f003 0306 	and.w	r3, r3, #6
 80057f0:	2b04      	cmp	r3, #4
 80057f2:	bf08      	it	eq
 80057f4:	1aad      	subeq	r5, r5, r2
 80057f6:	68a3      	ldr	r3, [r4, #8]
 80057f8:	6922      	ldr	r2, [r4, #16]
 80057fa:	bf0c      	ite	eq
 80057fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005800:	2500      	movne	r5, #0
 8005802:	4293      	cmp	r3, r2
 8005804:	bfc4      	itt	gt
 8005806:	1a9b      	subgt	r3, r3, r2
 8005808:	18ed      	addgt	r5, r5, r3
 800580a:	2600      	movs	r6, #0
 800580c:	341a      	adds	r4, #26
 800580e:	42b5      	cmp	r5, r6
 8005810:	d11a      	bne.n	8005848 <_printf_common+0xc8>
 8005812:	2000      	movs	r0, #0
 8005814:	e008      	b.n	8005828 <_printf_common+0xa8>
 8005816:	2301      	movs	r3, #1
 8005818:	4652      	mov	r2, sl
 800581a:	4649      	mov	r1, r9
 800581c:	4638      	mov	r0, r7
 800581e:	47c0      	blx	r8
 8005820:	3001      	adds	r0, #1
 8005822:	d103      	bne.n	800582c <_printf_common+0xac>
 8005824:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800582c:	3501      	adds	r5, #1
 800582e:	e7c6      	b.n	80057be <_printf_common+0x3e>
 8005830:	18e1      	adds	r1, r4, r3
 8005832:	1c5a      	adds	r2, r3, #1
 8005834:	2030      	movs	r0, #48	; 0x30
 8005836:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800583a:	4422      	add	r2, r4
 800583c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005840:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005844:	3302      	adds	r3, #2
 8005846:	e7c7      	b.n	80057d8 <_printf_common+0x58>
 8005848:	2301      	movs	r3, #1
 800584a:	4622      	mov	r2, r4
 800584c:	4649      	mov	r1, r9
 800584e:	4638      	mov	r0, r7
 8005850:	47c0      	blx	r8
 8005852:	3001      	adds	r0, #1
 8005854:	d0e6      	beq.n	8005824 <_printf_common+0xa4>
 8005856:	3601      	adds	r6, #1
 8005858:	e7d9      	b.n	800580e <_printf_common+0x8e>
	...

0800585c <_printf_i>:
 800585c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005860:	7e0f      	ldrb	r7, [r1, #24]
 8005862:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005864:	2f78      	cmp	r7, #120	; 0x78
 8005866:	4691      	mov	r9, r2
 8005868:	4680      	mov	r8, r0
 800586a:	460c      	mov	r4, r1
 800586c:	469a      	mov	sl, r3
 800586e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005872:	d807      	bhi.n	8005884 <_printf_i+0x28>
 8005874:	2f62      	cmp	r7, #98	; 0x62
 8005876:	d80a      	bhi.n	800588e <_printf_i+0x32>
 8005878:	2f00      	cmp	r7, #0
 800587a:	f000 80d8 	beq.w	8005a2e <_printf_i+0x1d2>
 800587e:	2f58      	cmp	r7, #88	; 0x58
 8005880:	f000 80a3 	beq.w	80059ca <_printf_i+0x16e>
 8005884:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005888:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800588c:	e03a      	b.n	8005904 <_printf_i+0xa8>
 800588e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005892:	2b15      	cmp	r3, #21
 8005894:	d8f6      	bhi.n	8005884 <_printf_i+0x28>
 8005896:	a101      	add	r1, pc, #4	; (adr r1, 800589c <_printf_i+0x40>)
 8005898:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800589c:	080058f5 	.word	0x080058f5
 80058a0:	08005909 	.word	0x08005909
 80058a4:	08005885 	.word	0x08005885
 80058a8:	08005885 	.word	0x08005885
 80058ac:	08005885 	.word	0x08005885
 80058b0:	08005885 	.word	0x08005885
 80058b4:	08005909 	.word	0x08005909
 80058b8:	08005885 	.word	0x08005885
 80058bc:	08005885 	.word	0x08005885
 80058c0:	08005885 	.word	0x08005885
 80058c4:	08005885 	.word	0x08005885
 80058c8:	08005a15 	.word	0x08005a15
 80058cc:	08005939 	.word	0x08005939
 80058d0:	080059f7 	.word	0x080059f7
 80058d4:	08005885 	.word	0x08005885
 80058d8:	08005885 	.word	0x08005885
 80058dc:	08005a37 	.word	0x08005a37
 80058e0:	08005885 	.word	0x08005885
 80058e4:	08005939 	.word	0x08005939
 80058e8:	08005885 	.word	0x08005885
 80058ec:	08005885 	.word	0x08005885
 80058f0:	080059ff 	.word	0x080059ff
 80058f4:	682b      	ldr	r3, [r5, #0]
 80058f6:	1d1a      	adds	r2, r3, #4
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	602a      	str	r2, [r5, #0]
 80058fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005900:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005904:	2301      	movs	r3, #1
 8005906:	e0a3      	b.n	8005a50 <_printf_i+0x1f4>
 8005908:	6820      	ldr	r0, [r4, #0]
 800590a:	6829      	ldr	r1, [r5, #0]
 800590c:	0606      	lsls	r6, r0, #24
 800590e:	f101 0304 	add.w	r3, r1, #4
 8005912:	d50a      	bpl.n	800592a <_printf_i+0xce>
 8005914:	680e      	ldr	r6, [r1, #0]
 8005916:	602b      	str	r3, [r5, #0]
 8005918:	2e00      	cmp	r6, #0
 800591a:	da03      	bge.n	8005924 <_printf_i+0xc8>
 800591c:	232d      	movs	r3, #45	; 0x2d
 800591e:	4276      	negs	r6, r6
 8005920:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005924:	485e      	ldr	r0, [pc, #376]	; (8005aa0 <_printf_i+0x244>)
 8005926:	230a      	movs	r3, #10
 8005928:	e019      	b.n	800595e <_printf_i+0x102>
 800592a:	680e      	ldr	r6, [r1, #0]
 800592c:	602b      	str	r3, [r5, #0]
 800592e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005932:	bf18      	it	ne
 8005934:	b236      	sxthne	r6, r6
 8005936:	e7ef      	b.n	8005918 <_printf_i+0xbc>
 8005938:	682b      	ldr	r3, [r5, #0]
 800593a:	6820      	ldr	r0, [r4, #0]
 800593c:	1d19      	adds	r1, r3, #4
 800593e:	6029      	str	r1, [r5, #0]
 8005940:	0601      	lsls	r1, r0, #24
 8005942:	d501      	bpl.n	8005948 <_printf_i+0xec>
 8005944:	681e      	ldr	r6, [r3, #0]
 8005946:	e002      	b.n	800594e <_printf_i+0xf2>
 8005948:	0646      	lsls	r6, r0, #25
 800594a:	d5fb      	bpl.n	8005944 <_printf_i+0xe8>
 800594c:	881e      	ldrh	r6, [r3, #0]
 800594e:	4854      	ldr	r0, [pc, #336]	; (8005aa0 <_printf_i+0x244>)
 8005950:	2f6f      	cmp	r7, #111	; 0x6f
 8005952:	bf0c      	ite	eq
 8005954:	2308      	moveq	r3, #8
 8005956:	230a      	movne	r3, #10
 8005958:	2100      	movs	r1, #0
 800595a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800595e:	6865      	ldr	r5, [r4, #4]
 8005960:	60a5      	str	r5, [r4, #8]
 8005962:	2d00      	cmp	r5, #0
 8005964:	bfa2      	ittt	ge
 8005966:	6821      	ldrge	r1, [r4, #0]
 8005968:	f021 0104 	bicge.w	r1, r1, #4
 800596c:	6021      	strge	r1, [r4, #0]
 800596e:	b90e      	cbnz	r6, 8005974 <_printf_i+0x118>
 8005970:	2d00      	cmp	r5, #0
 8005972:	d04d      	beq.n	8005a10 <_printf_i+0x1b4>
 8005974:	4615      	mov	r5, r2
 8005976:	fbb6 f1f3 	udiv	r1, r6, r3
 800597a:	fb03 6711 	mls	r7, r3, r1, r6
 800597e:	5dc7      	ldrb	r7, [r0, r7]
 8005980:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005984:	4637      	mov	r7, r6
 8005986:	42bb      	cmp	r3, r7
 8005988:	460e      	mov	r6, r1
 800598a:	d9f4      	bls.n	8005976 <_printf_i+0x11a>
 800598c:	2b08      	cmp	r3, #8
 800598e:	d10b      	bne.n	80059a8 <_printf_i+0x14c>
 8005990:	6823      	ldr	r3, [r4, #0]
 8005992:	07de      	lsls	r6, r3, #31
 8005994:	d508      	bpl.n	80059a8 <_printf_i+0x14c>
 8005996:	6923      	ldr	r3, [r4, #16]
 8005998:	6861      	ldr	r1, [r4, #4]
 800599a:	4299      	cmp	r1, r3
 800599c:	bfde      	ittt	le
 800599e:	2330      	movle	r3, #48	; 0x30
 80059a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80059a4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80059a8:	1b52      	subs	r2, r2, r5
 80059aa:	6122      	str	r2, [r4, #16]
 80059ac:	f8cd a000 	str.w	sl, [sp]
 80059b0:	464b      	mov	r3, r9
 80059b2:	aa03      	add	r2, sp, #12
 80059b4:	4621      	mov	r1, r4
 80059b6:	4640      	mov	r0, r8
 80059b8:	f7ff fee2 	bl	8005780 <_printf_common>
 80059bc:	3001      	adds	r0, #1
 80059be:	d14c      	bne.n	8005a5a <_printf_i+0x1fe>
 80059c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059c4:	b004      	add	sp, #16
 80059c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059ca:	4835      	ldr	r0, [pc, #212]	; (8005aa0 <_printf_i+0x244>)
 80059cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80059d0:	6829      	ldr	r1, [r5, #0]
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80059d8:	6029      	str	r1, [r5, #0]
 80059da:	061d      	lsls	r5, r3, #24
 80059dc:	d514      	bpl.n	8005a08 <_printf_i+0x1ac>
 80059de:	07df      	lsls	r7, r3, #31
 80059e0:	bf44      	itt	mi
 80059e2:	f043 0320 	orrmi.w	r3, r3, #32
 80059e6:	6023      	strmi	r3, [r4, #0]
 80059e8:	b91e      	cbnz	r6, 80059f2 <_printf_i+0x196>
 80059ea:	6823      	ldr	r3, [r4, #0]
 80059ec:	f023 0320 	bic.w	r3, r3, #32
 80059f0:	6023      	str	r3, [r4, #0]
 80059f2:	2310      	movs	r3, #16
 80059f4:	e7b0      	b.n	8005958 <_printf_i+0xfc>
 80059f6:	6823      	ldr	r3, [r4, #0]
 80059f8:	f043 0320 	orr.w	r3, r3, #32
 80059fc:	6023      	str	r3, [r4, #0]
 80059fe:	2378      	movs	r3, #120	; 0x78
 8005a00:	4828      	ldr	r0, [pc, #160]	; (8005aa4 <_printf_i+0x248>)
 8005a02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005a06:	e7e3      	b.n	80059d0 <_printf_i+0x174>
 8005a08:	0659      	lsls	r1, r3, #25
 8005a0a:	bf48      	it	mi
 8005a0c:	b2b6      	uxthmi	r6, r6
 8005a0e:	e7e6      	b.n	80059de <_printf_i+0x182>
 8005a10:	4615      	mov	r5, r2
 8005a12:	e7bb      	b.n	800598c <_printf_i+0x130>
 8005a14:	682b      	ldr	r3, [r5, #0]
 8005a16:	6826      	ldr	r6, [r4, #0]
 8005a18:	6961      	ldr	r1, [r4, #20]
 8005a1a:	1d18      	adds	r0, r3, #4
 8005a1c:	6028      	str	r0, [r5, #0]
 8005a1e:	0635      	lsls	r5, r6, #24
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	d501      	bpl.n	8005a28 <_printf_i+0x1cc>
 8005a24:	6019      	str	r1, [r3, #0]
 8005a26:	e002      	b.n	8005a2e <_printf_i+0x1d2>
 8005a28:	0670      	lsls	r0, r6, #25
 8005a2a:	d5fb      	bpl.n	8005a24 <_printf_i+0x1c8>
 8005a2c:	8019      	strh	r1, [r3, #0]
 8005a2e:	2300      	movs	r3, #0
 8005a30:	6123      	str	r3, [r4, #16]
 8005a32:	4615      	mov	r5, r2
 8005a34:	e7ba      	b.n	80059ac <_printf_i+0x150>
 8005a36:	682b      	ldr	r3, [r5, #0]
 8005a38:	1d1a      	adds	r2, r3, #4
 8005a3a:	602a      	str	r2, [r5, #0]
 8005a3c:	681d      	ldr	r5, [r3, #0]
 8005a3e:	6862      	ldr	r2, [r4, #4]
 8005a40:	2100      	movs	r1, #0
 8005a42:	4628      	mov	r0, r5
 8005a44:	f7fa fbec 	bl	8000220 <memchr>
 8005a48:	b108      	cbz	r0, 8005a4e <_printf_i+0x1f2>
 8005a4a:	1b40      	subs	r0, r0, r5
 8005a4c:	6060      	str	r0, [r4, #4]
 8005a4e:	6863      	ldr	r3, [r4, #4]
 8005a50:	6123      	str	r3, [r4, #16]
 8005a52:	2300      	movs	r3, #0
 8005a54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a58:	e7a8      	b.n	80059ac <_printf_i+0x150>
 8005a5a:	6923      	ldr	r3, [r4, #16]
 8005a5c:	462a      	mov	r2, r5
 8005a5e:	4649      	mov	r1, r9
 8005a60:	4640      	mov	r0, r8
 8005a62:	47d0      	blx	sl
 8005a64:	3001      	adds	r0, #1
 8005a66:	d0ab      	beq.n	80059c0 <_printf_i+0x164>
 8005a68:	6823      	ldr	r3, [r4, #0]
 8005a6a:	079b      	lsls	r3, r3, #30
 8005a6c:	d413      	bmi.n	8005a96 <_printf_i+0x23a>
 8005a6e:	68e0      	ldr	r0, [r4, #12]
 8005a70:	9b03      	ldr	r3, [sp, #12]
 8005a72:	4298      	cmp	r0, r3
 8005a74:	bfb8      	it	lt
 8005a76:	4618      	movlt	r0, r3
 8005a78:	e7a4      	b.n	80059c4 <_printf_i+0x168>
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	4632      	mov	r2, r6
 8005a7e:	4649      	mov	r1, r9
 8005a80:	4640      	mov	r0, r8
 8005a82:	47d0      	blx	sl
 8005a84:	3001      	adds	r0, #1
 8005a86:	d09b      	beq.n	80059c0 <_printf_i+0x164>
 8005a88:	3501      	adds	r5, #1
 8005a8a:	68e3      	ldr	r3, [r4, #12]
 8005a8c:	9903      	ldr	r1, [sp, #12]
 8005a8e:	1a5b      	subs	r3, r3, r1
 8005a90:	42ab      	cmp	r3, r5
 8005a92:	dcf2      	bgt.n	8005a7a <_printf_i+0x21e>
 8005a94:	e7eb      	b.n	8005a6e <_printf_i+0x212>
 8005a96:	2500      	movs	r5, #0
 8005a98:	f104 0619 	add.w	r6, r4, #25
 8005a9c:	e7f5      	b.n	8005a8a <_printf_i+0x22e>
 8005a9e:	bf00      	nop
 8005aa0:	08007dc2 	.word	0x08007dc2
 8005aa4:	08007dd3 	.word	0x08007dd3

08005aa8 <iprintf>:
 8005aa8:	b40f      	push	{r0, r1, r2, r3}
 8005aaa:	4b0a      	ldr	r3, [pc, #40]	; (8005ad4 <iprintf+0x2c>)
 8005aac:	b513      	push	{r0, r1, r4, lr}
 8005aae:	681c      	ldr	r4, [r3, #0]
 8005ab0:	b124      	cbz	r4, 8005abc <iprintf+0x14>
 8005ab2:	69a3      	ldr	r3, [r4, #24]
 8005ab4:	b913      	cbnz	r3, 8005abc <iprintf+0x14>
 8005ab6:	4620      	mov	r0, r4
 8005ab8:	f001 f8da 	bl	8006c70 <__sinit>
 8005abc:	ab05      	add	r3, sp, #20
 8005abe:	9a04      	ldr	r2, [sp, #16]
 8005ac0:	68a1      	ldr	r1, [r4, #8]
 8005ac2:	9301      	str	r3, [sp, #4]
 8005ac4:	4620      	mov	r0, r4
 8005ac6:	f001 fe89 	bl	80077dc <_vfiprintf_r>
 8005aca:	b002      	add	sp, #8
 8005acc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ad0:	b004      	add	sp, #16
 8005ad2:	4770      	bx	lr
 8005ad4:	2000000c 	.word	0x2000000c

08005ad8 <_puts_r>:
 8005ad8:	b570      	push	{r4, r5, r6, lr}
 8005ada:	460e      	mov	r6, r1
 8005adc:	4605      	mov	r5, r0
 8005ade:	b118      	cbz	r0, 8005ae8 <_puts_r+0x10>
 8005ae0:	6983      	ldr	r3, [r0, #24]
 8005ae2:	b90b      	cbnz	r3, 8005ae8 <_puts_r+0x10>
 8005ae4:	f001 f8c4 	bl	8006c70 <__sinit>
 8005ae8:	69ab      	ldr	r3, [r5, #24]
 8005aea:	68ac      	ldr	r4, [r5, #8]
 8005aec:	b913      	cbnz	r3, 8005af4 <_puts_r+0x1c>
 8005aee:	4628      	mov	r0, r5
 8005af0:	f001 f8be 	bl	8006c70 <__sinit>
 8005af4:	4b2c      	ldr	r3, [pc, #176]	; (8005ba8 <_puts_r+0xd0>)
 8005af6:	429c      	cmp	r4, r3
 8005af8:	d120      	bne.n	8005b3c <_puts_r+0x64>
 8005afa:	686c      	ldr	r4, [r5, #4]
 8005afc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005afe:	07db      	lsls	r3, r3, #31
 8005b00:	d405      	bmi.n	8005b0e <_puts_r+0x36>
 8005b02:	89a3      	ldrh	r3, [r4, #12]
 8005b04:	0598      	lsls	r0, r3, #22
 8005b06:	d402      	bmi.n	8005b0e <_puts_r+0x36>
 8005b08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b0a:	f001 f954 	bl	8006db6 <__retarget_lock_acquire_recursive>
 8005b0e:	89a3      	ldrh	r3, [r4, #12]
 8005b10:	0719      	lsls	r1, r3, #28
 8005b12:	d51d      	bpl.n	8005b50 <_puts_r+0x78>
 8005b14:	6923      	ldr	r3, [r4, #16]
 8005b16:	b1db      	cbz	r3, 8005b50 <_puts_r+0x78>
 8005b18:	3e01      	subs	r6, #1
 8005b1a:	68a3      	ldr	r3, [r4, #8]
 8005b1c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005b20:	3b01      	subs	r3, #1
 8005b22:	60a3      	str	r3, [r4, #8]
 8005b24:	bb39      	cbnz	r1, 8005b76 <_puts_r+0x9e>
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	da38      	bge.n	8005b9c <_puts_r+0xc4>
 8005b2a:	4622      	mov	r2, r4
 8005b2c:	210a      	movs	r1, #10
 8005b2e:	4628      	mov	r0, r5
 8005b30:	f000 f848 	bl	8005bc4 <__swbuf_r>
 8005b34:	3001      	adds	r0, #1
 8005b36:	d011      	beq.n	8005b5c <_puts_r+0x84>
 8005b38:	250a      	movs	r5, #10
 8005b3a:	e011      	b.n	8005b60 <_puts_r+0x88>
 8005b3c:	4b1b      	ldr	r3, [pc, #108]	; (8005bac <_puts_r+0xd4>)
 8005b3e:	429c      	cmp	r4, r3
 8005b40:	d101      	bne.n	8005b46 <_puts_r+0x6e>
 8005b42:	68ac      	ldr	r4, [r5, #8]
 8005b44:	e7da      	b.n	8005afc <_puts_r+0x24>
 8005b46:	4b1a      	ldr	r3, [pc, #104]	; (8005bb0 <_puts_r+0xd8>)
 8005b48:	429c      	cmp	r4, r3
 8005b4a:	bf08      	it	eq
 8005b4c:	68ec      	ldreq	r4, [r5, #12]
 8005b4e:	e7d5      	b.n	8005afc <_puts_r+0x24>
 8005b50:	4621      	mov	r1, r4
 8005b52:	4628      	mov	r0, r5
 8005b54:	f000 f888 	bl	8005c68 <__swsetup_r>
 8005b58:	2800      	cmp	r0, #0
 8005b5a:	d0dd      	beq.n	8005b18 <_puts_r+0x40>
 8005b5c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005b60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b62:	07da      	lsls	r2, r3, #31
 8005b64:	d405      	bmi.n	8005b72 <_puts_r+0x9a>
 8005b66:	89a3      	ldrh	r3, [r4, #12]
 8005b68:	059b      	lsls	r3, r3, #22
 8005b6a:	d402      	bmi.n	8005b72 <_puts_r+0x9a>
 8005b6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b6e:	f001 f923 	bl	8006db8 <__retarget_lock_release_recursive>
 8005b72:	4628      	mov	r0, r5
 8005b74:	bd70      	pop	{r4, r5, r6, pc}
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	da04      	bge.n	8005b84 <_puts_r+0xac>
 8005b7a:	69a2      	ldr	r2, [r4, #24]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	dc06      	bgt.n	8005b8e <_puts_r+0xb6>
 8005b80:	290a      	cmp	r1, #10
 8005b82:	d004      	beq.n	8005b8e <_puts_r+0xb6>
 8005b84:	6823      	ldr	r3, [r4, #0]
 8005b86:	1c5a      	adds	r2, r3, #1
 8005b88:	6022      	str	r2, [r4, #0]
 8005b8a:	7019      	strb	r1, [r3, #0]
 8005b8c:	e7c5      	b.n	8005b1a <_puts_r+0x42>
 8005b8e:	4622      	mov	r2, r4
 8005b90:	4628      	mov	r0, r5
 8005b92:	f000 f817 	bl	8005bc4 <__swbuf_r>
 8005b96:	3001      	adds	r0, #1
 8005b98:	d1bf      	bne.n	8005b1a <_puts_r+0x42>
 8005b9a:	e7df      	b.n	8005b5c <_puts_r+0x84>
 8005b9c:	6823      	ldr	r3, [r4, #0]
 8005b9e:	250a      	movs	r5, #10
 8005ba0:	1c5a      	adds	r2, r3, #1
 8005ba2:	6022      	str	r2, [r4, #0]
 8005ba4:	701d      	strb	r5, [r3, #0]
 8005ba6:	e7db      	b.n	8005b60 <_puts_r+0x88>
 8005ba8:	08007e94 	.word	0x08007e94
 8005bac:	08007eb4 	.word	0x08007eb4
 8005bb0:	08007e74 	.word	0x08007e74

08005bb4 <puts>:
 8005bb4:	4b02      	ldr	r3, [pc, #8]	; (8005bc0 <puts+0xc>)
 8005bb6:	4601      	mov	r1, r0
 8005bb8:	6818      	ldr	r0, [r3, #0]
 8005bba:	f7ff bf8d 	b.w	8005ad8 <_puts_r>
 8005bbe:	bf00      	nop
 8005bc0:	2000000c 	.word	0x2000000c

08005bc4 <__swbuf_r>:
 8005bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bc6:	460e      	mov	r6, r1
 8005bc8:	4614      	mov	r4, r2
 8005bca:	4605      	mov	r5, r0
 8005bcc:	b118      	cbz	r0, 8005bd6 <__swbuf_r+0x12>
 8005bce:	6983      	ldr	r3, [r0, #24]
 8005bd0:	b90b      	cbnz	r3, 8005bd6 <__swbuf_r+0x12>
 8005bd2:	f001 f84d 	bl	8006c70 <__sinit>
 8005bd6:	4b21      	ldr	r3, [pc, #132]	; (8005c5c <__swbuf_r+0x98>)
 8005bd8:	429c      	cmp	r4, r3
 8005bda:	d12b      	bne.n	8005c34 <__swbuf_r+0x70>
 8005bdc:	686c      	ldr	r4, [r5, #4]
 8005bde:	69a3      	ldr	r3, [r4, #24]
 8005be0:	60a3      	str	r3, [r4, #8]
 8005be2:	89a3      	ldrh	r3, [r4, #12]
 8005be4:	071a      	lsls	r2, r3, #28
 8005be6:	d52f      	bpl.n	8005c48 <__swbuf_r+0x84>
 8005be8:	6923      	ldr	r3, [r4, #16]
 8005bea:	b36b      	cbz	r3, 8005c48 <__swbuf_r+0x84>
 8005bec:	6923      	ldr	r3, [r4, #16]
 8005bee:	6820      	ldr	r0, [r4, #0]
 8005bf0:	1ac0      	subs	r0, r0, r3
 8005bf2:	6963      	ldr	r3, [r4, #20]
 8005bf4:	b2f6      	uxtb	r6, r6
 8005bf6:	4283      	cmp	r3, r0
 8005bf8:	4637      	mov	r7, r6
 8005bfa:	dc04      	bgt.n	8005c06 <__swbuf_r+0x42>
 8005bfc:	4621      	mov	r1, r4
 8005bfe:	4628      	mov	r0, r5
 8005c00:	f000 ffa2 	bl	8006b48 <_fflush_r>
 8005c04:	bb30      	cbnz	r0, 8005c54 <__swbuf_r+0x90>
 8005c06:	68a3      	ldr	r3, [r4, #8]
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	60a3      	str	r3, [r4, #8]
 8005c0c:	6823      	ldr	r3, [r4, #0]
 8005c0e:	1c5a      	adds	r2, r3, #1
 8005c10:	6022      	str	r2, [r4, #0]
 8005c12:	701e      	strb	r6, [r3, #0]
 8005c14:	6963      	ldr	r3, [r4, #20]
 8005c16:	3001      	adds	r0, #1
 8005c18:	4283      	cmp	r3, r0
 8005c1a:	d004      	beq.n	8005c26 <__swbuf_r+0x62>
 8005c1c:	89a3      	ldrh	r3, [r4, #12]
 8005c1e:	07db      	lsls	r3, r3, #31
 8005c20:	d506      	bpl.n	8005c30 <__swbuf_r+0x6c>
 8005c22:	2e0a      	cmp	r6, #10
 8005c24:	d104      	bne.n	8005c30 <__swbuf_r+0x6c>
 8005c26:	4621      	mov	r1, r4
 8005c28:	4628      	mov	r0, r5
 8005c2a:	f000 ff8d 	bl	8006b48 <_fflush_r>
 8005c2e:	b988      	cbnz	r0, 8005c54 <__swbuf_r+0x90>
 8005c30:	4638      	mov	r0, r7
 8005c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c34:	4b0a      	ldr	r3, [pc, #40]	; (8005c60 <__swbuf_r+0x9c>)
 8005c36:	429c      	cmp	r4, r3
 8005c38:	d101      	bne.n	8005c3e <__swbuf_r+0x7a>
 8005c3a:	68ac      	ldr	r4, [r5, #8]
 8005c3c:	e7cf      	b.n	8005bde <__swbuf_r+0x1a>
 8005c3e:	4b09      	ldr	r3, [pc, #36]	; (8005c64 <__swbuf_r+0xa0>)
 8005c40:	429c      	cmp	r4, r3
 8005c42:	bf08      	it	eq
 8005c44:	68ec      	ldreq	r4, [r5, #12]
 8005c46:	e7ca      	b.n	8005bde <__swbuf_r+0x1a>
 8005c48:	4621      	mov	r1, r4
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	f000 f80c 	bl	8005c68 <__swsetup_r>
 8005c50:	2800      	cmp	r0, #0
 8005c52:	d0cb      	beq.n	8005bec <__swbuf_r+0x28>
 8005c54:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005c58:	e7ea      	b.n	8005c30 <__swbuf_r+0x6c>
 8005c5a:	bf00      	nop
 8005c5c:	08007e94 	.word	0x08007e94
 8005c60:	08007eb4 	.word	0x08007eb4
 8005c64:	08007e74 	.word	0x08007e74

08005c68 <__swsetup_r>:
 8005c68:	4b32      	ldr	r3, [pc, #200]	; (8005d34 <__swsetup_r+0xcc>)
 8005c6a:	b570      	push	{r4, r5, r6, lr}
 8005c6c:	681d      	ldr	r5, [r3, #0]
 8005c6e:	4606      	mov	r6, r0
 8005c70:	460c      	mov	r4, r1
 8005c72:	b125      	cbz	r5, 8005c7e <__swsetup_r+0x16>
 8005c74:	69ab      	ldr	r3, [r5, #24]
 8005c76:	b913      	cbnz	r3, 8005c7e <__swsetup_r+0x16>
 8005c78:	4628      	mov	r0, r5
 8005c7a:	f000 fff9 	bl	8006c70 <__sinit>
 8005c7e:	4b2e      	ldr	r3, [pc, #184]	; (8005d38 <__swsetup_r+0xd0>)
 8005c80:	429c      	cmp	r4, r3
 8005c82:	d10f      	bne.n	8005ca4 <__swsetup_r+0x3c>
 8005c84:	686c      	ldr	r4, [r5, #4]
 8005c86:	89a3      	ldrh	r3, [r4, #12]
 8005c88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c8c:	0719      	lsls	r1, r3, #28
 8005c8e:	d42c      	bmi.n	8005cea <__swsetup_r+0x82>
 8005c90:	06dd      	lsls	r5, r3, #27
 8005c92:	d411      	bmi.n	8005cb8 <__swsetup_r+0x50>
 8005c94:	2309      	movs	r3, #9
 8005c96:	6033      	str	r3, [r6, #0]
 8005c98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005c9c:	81a3      	strh	r3, [r4, #12]
 8005c9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ca2:	e03e      	b.n	8005d22 <__swsetup_r+0xba>
 8005ca4:	4b25      	ldr	r3, [pc, #148]	; (8005d3c <__swsetup_r+0xd4>)
 8005ca6:	429c      	cmp	r4, r3
 8005ca8:	d101      	bne.n	8005cae <__swsetup_r+0x46>
 8005caa:	68ac      	ldr	r4, [r5, #8]
 8005cac:	e7eb      	b.n	8005c86 <__swsetup_r+0x1e>
 8005cae:	4b24      	ldr	r3, [pc, #144]	; (8005d40 <__swsetup_r+0xd8>)
 8005cb0:	429c      	cmp	r4, r3
 8005cb2:	bf08      	it	eq
 8005cb4:	68ec      	ldreq	r4, [r5, #12]
 8005cb6:	e7e6      	b.n	8005c86 <__swsetup_r+0x1e>
 8005cb8:	0758      	lsls	r0, r3, #29
 8005cba:	d512      	bpl.n	8005ce2 <__swsetup_r+0x7a>
 8005cbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005cbe:	b141      	cbz	r1, 8005cd2 <__swsetup_r+0x6a>
 8005cc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005cc4:	4299      	cmp	r1, r3
 8005cc6:	d002      	beq.n	8005cce <__swsetup_r+0x66>
 8005cc8:	4630      	mov	r0, r6
 8005cca:	f001 fc7d 	bl	80075c8 <_free_r>
 8005cce:	2300      	movs	r3, #0
 8005cd0:	6363      	str	r3, [r4, #52]	; 0x34
 8005cd2:	89a3      	ldrh	r3, [r4, #12]
 8005cd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005cd8:	81a3      	strh	r3, [r4, #12]
 8005cda:	2300      	movs	r3, #0
 8005cdc:	6063      	str	r3, [r4, #4]
 8005cde:	6923      	ldr	r3, [r4, #16]
 8005ce0:	6023      	str	r3, [r4, #0]
 8005ce2:	89a3      	ldrh	r3, [r4, #12]
 8005ce4:	f043 0308 	orr.w	r3, r3, #8
 8005ce8:	81a3      	strh	r3, [r4, #12]
 8005cea:	6923      	ldr	r3, [r4, #16]
 8005cec:	b94b      	cbnz	r3, 8005d02 <__swsetup_r+0x9a>
 8005cee:	89a3      	ldrh	r3, [r4, #12]
 8005cf0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005cf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cf8:	d003      	beq.n	8005d02 <__swsetup_r+0x9a>
 8005cfa:	4621      	mov	r1, r4
 8005cfc:	4630      	mov	r0, r6
 8005cfe:	f001 f881 	bl	8006e04 <__smakebuf_r>
 8005d02:	89a0      	ldrh	r0, [r4, #12]
 8005d04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d08:	f010 0301 	ands.w	r3, r0, #1
 8005d0c:	d00a      	beq.n	8005d24 <__swsetup_r+0xbc>
 8005d0e:	2300      	movs	r3, #0
 8005d10:	60a3      	str	r3, [r4, #8]
 8005d12:	6963      	ldr	r3, [r4, #20]
 8005d14:	425b      	negs	r3, r3
 8005d16:	61a3      	str	r3, [r4, #24]
 8005d18:	6923      	ldr	r3, [r4, #16]
 8005d1a:	b943      	cbnz	r3, 8005d2e <__swsetup_r+0xc6>
 8005d1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005d20:	d1ba      	bne.n	8005c98 <__swsetup_r+0x30>
 8005d22:	bd70      	pop	{r4, r5, r6, pc}
 8005d24:	0781      	lsls	r1, r0, #30
 8005d26:	bf58      	it	pl
 8005d28:	6963      	ldrpl	r3, [r4, #20]
 8005d2a:	60a3      	str	r3, [r4, #8]
 8005d2c:	e7f4      	b.n	8005d18 <__swsetup_r+0xb0>
 8005d2e:	2000      	movs	r0, #0
 8005d30:	e7f7      	b.n	8005d22 <__swsetup_r+0xba>
 8005d32:	bf00      	nop
 8005d34:	2000000c 	.word	0x2000000c
 8005d38:	08007e94 	.word	0x08007e94
 8005d3c:	08007eb4 	.word	0x08007eb4
 8005d40:	08007e74 	.word	0x08007e74

08005d44 <quorem>:
 8005d44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d48:	6903      	ldr	r3, [r0, #16]
 8005d4a:	690c      	ldr	r4, [r1, #16]
 8005d4c:	42a3      	cmp	r3, r4
 8005d4e:	4607      	mov	r7, r0
 8005d50:	f2c0 8081 	blt.w	8005e56 <quorem+0x112>
 8005d54:	3c01      	subs	r4, #1
 8005d56:	f101 0814 	add.w	r8, r1, #20
 8005d5a:	f100 0514 	add.w	r5, r0, #20
 8005d5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d62:	9301      	str	r3, [sp, #4]
 8005d64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005d74:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d78:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d7c:	d331      	bcc.n	8005de2 <quorem+0x9e>
 8005d7e:	f04f 0e00 	mov.w	lr, #0
 8005d82:	4640      	mov	r0, r8
 8005d84:	46ac      	mov	ip, r5
 8005d86:	46f2      	mov	sl, lr
 8005d88:	f850 2b04 	ldr.w	r2, [r0], #4
 8005d8c:	b293      	uxth	r3, r2
 8005d8e:	fb06 e303 	mla	r3, r6, r3, lr
 8005d92:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	ebaa 0303 	sub.w	r3, sl, r3
 8005d9c:	f8dc a000 	ldr.w	sl, [ip]
 8005da0:	0c12      	lsrs	r2, r2, #16
 8005da2:	fa13 f38a 	uxtah	r3, r3, sl
 8005da6:	fb06 e202 	mla	r2, r6, r2, lr
 8005daa:	9300      	str	r3, [sp, #0]
 8005dac:	9b00      	ldr	r3, [sp, #0]
 8005dae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005db2:	b292      	uxth	r2, r2
 8005db4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005db8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005dbc:	f8bd 3000 	ldrh.w	r3, [sp]
 8005dc0:	4581      	cmp	r9, r0
 8005dc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dc6:	f84c 3b04 	str.w	r3, [ip], #4
 8005dca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005dce:	d2db      	bcs.n	8005d88 <quorem+0x44>
 8005dd0:	f855 300b 	ldr.w	r3, [r5, fp]
 8005dd4:	b92b      	cbnz	r3, 8005de2 <quorem+0x9e>
 8005dd6:	9b01      	ldr	r3, [sp, #4]
 8005dd8:	3b04      	subs	r3, #4
 8005dda:	429d      	cmp	r5, r3
 8005ddc:	461a      	mov	r2, r3
 8005dde:	d32e      	bcc.n	8005e3e <quorem+0xfa>
 8005de0:	613c      	str	r4, [r7, #16]
 8005de2:	4638      	mov	r0, r7
 8005de4:	f001 fad8 	bl	8007398 <__mcmp>
 8005de8:	2800      	cmp	r0, #0
 8005dea:	db24      	blt.n	8005e36 <quorem+0xf2>
 8005dec:	3601      	adds	r6, #1
 8005dee:	4628      	mov	r0, r5
 8005df0:	f04f 0c00 	mov.w	ip, #0
 8005df4:	f858 2b04 	ldr.w	r2, [r8], #4
 8005df8:	f8d0 e000 	ldr.w	lr, [r0]
 8005dfc:	b293      	uxth	r3, r2
 8005dfe:	ebac 0303 	sub.w	r3, ip, r3
 8005e02:	0c12      	lsrs	r2, r2, #16
 8005e04:	fa13 f38e 	uxtah	r3, r3, lr
 8005e08:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005e0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e16:	45c1      	cmp	r9, r8
 8005e18:	f840 3b04 	str.w	r3, [r0], #4
 8005e1c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005e20:	d2e8      	bcs.n	8005df4 <quorem+0xb0>
 8005e22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e2a:	b922      	cbnz	r2, 8005e36 <quorem+0xf2>
 8005e2c:	3b04      	subs	r3, #4
 8005e2e:	429d      	cmp	r5, r3
 8005e30:	461a      	mov	r2, r3
 8005e32:	d30a      	bcc.n	8005e4a <quorem+0x106>
 8005e34:	613c      	str	r4, [r7, #16]
 8005e36:	4630      	mov	r0, r6
 8005e38:	b003      	add	sp, #12
 8005e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e3e:	6812      	ldr	r2, [r2, #0]
 8005e40:	3b04      	subs	r3, #4
 8005e42:	2a00      	cmp	r2, #0
 8005e44:	d1cc      	bne.n	8005de0 <quorem+0x9c>
 8005e46:	3c01      	subs	r4, #1
 8005e48:	e7c7      	b.n	8005dda <quorem+0x96>
 8005e4a:	6812      	ldr	r2, [r2, #0]
 8005e4c:	3b04      	subs	r3, #4
 8005e4e:	2a00      	cmp	r2, #0
 8005e50:	d1f0      	bne.n	8005e34 <quorem+0xf0>
 8005e52:	3c01      	subs	r4, #1
 8005e54:	e7eb      	b.n	8005e2e <quorem+0xea>
 8005e56:	2000      	movs	r0, #0
 8005e58:	e7ee      	b.n	8005e38 <quorem+0xf4>
 8005e5a:	0000      	movs	r0, r0
 8005e5c:	0000      	movs	r0, r0
	...

08005e60 <_dtoa_r>:
 8005e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e64:	ed2d 8b04 	vpush	{d8-d9}
 8005e68:	ec57 6b10 	vmov	r6, r7, d0
 8005e6c:	b093      	sub	sp, #76	; 0x4c
 8005e6e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005e70:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005e74:	9106      	str	r1, [sp, #24]
 8005e76:	ee10 aa10 	vmov	sl, s0
 8005e7a:	4604      	mov	r4, r0
 8005e7c:	9209      	str	r2, [sp, #36]	; 0x24
 8005e7e:	930c      	str	r3, [sp, #48]	; 0x30
 8005e80:	46bb      	mov	fp, r7
 8005e82:	b975      	cbnz	r5, 8005ea2 <_dtoa_r+0x42>
 8005e84:	2010      	movs	r0, #16
 8005e86:	f000 fffd 	bl	8006e84 <malloc>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	6260      	str	r0, [r4, #36]	; 0x24
 8005e8e:	b920      	cbnz	r0, 8005e9a <_dtoa_r+0x3a>
 8005e90:	4ba7      	ldr	r3, [pc, #668]	; (8006130 <_dtoa_r+0x2d0>)
 8005e92:	21ea      	movs	r1, #234	; 0xea
 8005e94:	48a7      	ldr	r0, [pc, #668]	; (8006134 <_dtoa_r+0x2d4>)
 8005e96:	f001 fe37 	bl	8007b08 <__assert_func>
 8005e9a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005e9e:	6005      	str	r5, [r0, #0]
 8005ea0:	60c5      	str	r5, [r0, #12]
 8005ea2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ea4:	6819      	ldr	r1, [r3, #0]
 8005ea6:	b151      	cbz	r1, 8005ebe <_dtoa_r+0x5e>
 8005ea8:	685a      	ldr	r2, [r3, #4]
 8005eaa:	604a      	str	r2, [r1, #4]
 8005eac:	2301      	movs	r3, #1
 8005eae:	4093      	lsls	r3, r2
 8005eb0:	608b      	str	r3, [r1, #8]
 8005eb2:	4620      	mov	r0, r4
 8005eb4:	f001 f82e 	bl	8006f14 <_Bfree>
 8005eb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005eba:	2200      	movs	r2, #0
 8005ebc:	601a      	str	r2, [r3, #0]
 8005ebe:	1e3b      	subs	r3, r7, #0
 8005ec0:	bfaa      	itet	ge
 8005ec2:	2300      	movge	r3, #0
 8005ec4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005ec8:	f8c8 3000 	strge.w	r3, [r8]
 8005ecc:	4b9a      	ldr	r3, [pc, #616]	; (8006138 <_dtoa_r+0x2d8>)
 8005ece:	bfbc      	itt	lt
 8005ed0:	2201      	movlt	r2, #1
 8005ed2:	f8c8 2000 	strlt.w	r2, [r8]
 8005ed6:	ea33 030b 	bics.w	r3, r3, fp
 8005eda:	d11b      	bne.n	8005f14 <_dtoa_r+0xb4>
 8005edc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ede:	f242 730f 	movw	r3, #9999	; 0x270f
 8005ee2:	6013      	str	r3, [r2, #0]
 8005ee4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ee8:	4333      	orrs	r3, r6
 8005eea:	f000 8592 	beq.w	8006a12 <_dtoa_r+0xbb2>
 8005eee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ef0:	b963      	cbnz	r3, 8005f0c <_dtoa_r+0xac>
 8005ef2:	4b92      	ldr	r3, [pc, #584]	; (800613c <_dtoa_r+0x2dc>)
 8005ef4:	e022      	b.n	8005f3c <_dtoa_r+0xdc>
 8005ef6:	4b92      	ldr	r3, [pc, #584]	; (8006140 <_dtoa_r+0x2e0>)
 8005ef8:	9301      	str	r3, [sp, #4]
 8005efa:	3308      	adds	r3, #8
 8005efc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005efe:	6013      	str	r3, [r2, #0]
 8005f00:	9801      	ldr	r0, [sp, #4]
 8005f02:	b013      	add	sp, #76	; 0x4c
 8005f04:	ecbd 8b04 	vpop	{d8-d9}
 8005f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f0c:	4b8b      	ldr	r3, [pc, #556]	; (800613c <_dtoa_r+0x2dc>)
 8005f0e:	9301      	str	r3, [sp, #4]
 8005f10:	3303      	adds	r3, #3
 8005f12:	e7f3      	b.n	8005efc <_dtoa_r+0x9c>
 8005f14:	2200      	movs	r2, #0
 8005f16:	2300      	movs	r3, #0
 8005f18:	4650      	mov	r0, sl
 8005f1a:	4659      	mov	r1, fp
 8005f1c:	f7fa fdf4 	bl	8000b08 <__aeabi_dcmpeq>
 8005f20:	ec4b ab19 	vmov	d9, sl, fp
 8005f24:	4680      	mov	r8, r0
 8005f26:	b158      	cbz	r0, 8005f40 <_dtoa_r+0xe0>
 8005f28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	6013      	str	r3, [r2, #0]
 8005f2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f000 856b 	beq.w	8006a0c <_dtoa_r+0xbac>
 8005f36:	4883      	ldr	r0, [pc, #524]	; (8006144 <_dtoa_r+0x2e4>)
 8005f38:	6018      	str	r0, [r3, #0]
 8005f3a:	1e43      	subs	r3, r0, #1
 8005f3c:	9301      	str	r3, [sp, #4]
 8005f3e:	e7df      	b.n	8005f00 <_dtoa_r+0xa0>
 8005f40:	ec4b ab10 	vmov	d0, sl, fp
 8005f44:	aa10      	add	r2, sp, #64	; 0x40
 8005f46:	a911      	add	r1, sp, #68	; 0x44
 8005f48:	4620      	mov	r0, r4
 8005f4a:	f001 facb 	bl	80074e4 <__d2b>
 8005f4e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005f52:	ee08 0a10 	vmov	s16, r0
 8005f56:	2d00      	cmp	r5, #0
 8005f58:	f000 8084 	beq.w	8006064 <_dtoa_r+0x204>
 8005f5c:	ee19 3a90 	vmov	r3, s19
 8005f60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f64:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005f68:	4656      	mov	r6, sl
 8005f6a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005f6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005f72:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005f76:	4b74      	ldr	r3, [pc, #464]	; (8006148 <_dtoa_r+0x2e8>)
 8005f78:	2200      	movs	r2, #0
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	4639      	mov	r1, r7
 8005f7e:	f7fa f9a3 	bl	80002c8 <__aeabi_dsub>
 8005f82:	a365      	add	r3, pc, #404	; (adr r3, 8006118 <_dtoa_r+0x2b8>)
 8005f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f88:	f7fa fb56 	bl	8000638 <__aeabi_dmul>
 8005f8c:	a364      	add	r3, pc, #400	; (adr r3, 8006120 <_dtoa_r+0x2c0>)
 8005f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f92:	f7fa f99b 	bl	80002cc <__adddf3>
 8005f96:	4606      	mov	r6, r0
 8005f98:	4628      	mov	r0, r5
 8005f9a:	460f      	mov	r7, r1
 8005f9c:	f7fa fae2 	bl	8000564 <__aeabi_i2d>
 8005fa0:	a361      	add	r3, pc, #388	; (adr r3, 8006128 <_dtoa_r+0x2c8>)
 8005fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa6:	f7fa fb47 	bl	8000638 <__aeabi_dmul>
 8005faa:	4602      	mov	r2, r0
 8005fac:	460b      	mov	r3, r1
 8005fae:	4630      	mov	r0, r6
 8005fb0:	4639      	mov	r1, r7
 8005fb2:	f7fa f98b 	bl	80002cc <__adddf3>
 8005fb6:	4606      	mov	r6, r0
 8005fb8:	460f      	mov	r7, r1
 8005fba:	f7fa fded 	bl	8000b98 <__aeabi_d2iz>
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	9000      	str	r0, [sp, #0]
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	4630      	mov	r0, r6
 8005fc6:	4639      	mov	r1, r7
 8005fc8:	f7fa fda8 	bl	8000b1c <__aeabi_dcmplt>
 8005fcc:	b150      	cbz	r0, 8005fe4 <_dtoa_r+0x184>
 8005fce:	9800      	ldr	r0, [sp, #0]
 8005fd0:	f7fa fac8 	bl	8000564 <__aeabi_i2d>
 8005fd4:	4632      	mov	r2, r6
 8005fd6:	463b      	mov	r3, r7
 8005fd8:	f7fa fd96 	bl	8000b08 <__aeabi_dcmpeq>
 8005fdc:	b910      	cbnz	r0, 8005fe4 <_dtoa_r+0x184>
 8005fde:	9b00      	ldr	r3, [sp, #0]
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	9b00      	ldr	r3, [sp, #0]
 8005fe6:	2b16      	cmp	r3, #22
 8005fe8:	d85a      	bhi.n	80060a0 <_dtoa_r+0x240>
 8005fea:	9a00      	ldr	r2, [sp, #0]
 8005fec:	4b57      	ldr	r3, [pc, #348]	; (800614c <_dtoa_r+0x2ec>)
 8005fee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff6:	ec51 0b19 	vmov	r0, r1, d9
 8005ffa:	f7fa fd8f 	bl	8000b1c <__aeabi_dcmplt>
 8005ffe:	2800      	cmp	r0, #0
 8006000:	d050      	beq.n	80060a4 <_dtoa_r+0x244>
 8006002:	9b00      	ldr	r3, [sp, #0]
 8006004:	3b01      	subs	r3, #1
 8006006:	9300      	str	r3, [sp, #0]
 8006008:	2300      	movs	r3, #0
 800600a:	930b      	str	r3, [sp, #44]	; 0x2c
 800600c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800600e:	1b5d      	subs	r5, r3, r5
 8006010:	1e6b      	subs	r3, r5, #1
 8006012:	9305      	str	r3, [sp, #20]
 8006014:	bf45      	ittet	mi
 8006016:	f1c5 0301 	rsbmi	r3, r5, #1
 800601a:	9304      	strmi	r3, [sp, #16]
 800601c:	2300      	movpl	r3, #0
 800601e:	2300      	movmi	r3, #0
 8006020:	bf4c      	ite	mi
 8006022:	9305      	strmi	r3, [sp, #20]
 8006024:	9304      	strpl	r3, [sp, #16]
 8006026:	9b00      	ldr	r3, [sp, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	db3d      	blt.n	80060a8 <_dtoa_r+0x248>
 800602c:	9b05      	ldr	r3, [sp, #20]
 800602e:	9a00      	ldr	r2, [sp, #0]
 8006030:	920a      	str	r2, [sp, #40]	; 0x28
 8006032:	4413      	add	r3, r2
 8006034:	9305      	str	r3, [sp, #20]
 8006036:	2300      	movs	r3, #0
 8006038:	9307      	str	r3, [sp, #28]
 800603a:	9b06      	ldr	r3, [sp, #24]
 800603c:	2b09      	cmp	r3, #9
 800603e:	f200 8089 	bhi.w	8006154 <_dtoa_r+0x2f4>
 8006042:	2b05      	cmp	r3, #5
 8006044:	bfc4      	itt	gt
 8006046:	3b04      	subgt	r3, #4
 8006048:	9306      	strgt	r3, [sp, #24]
 800604a:	9b06      	ldr	r3, [sp, #24]
 800604c:	f1a3 0302 	sub.w	r3, r3, #2
 8006050:	bfcc      	ite	gt
 8006052:	2500      	movgt	r5, #0
 8006054:	2501      	movle	r5, #1
 8006056:	2b03      	cmp	r3, #3
 8006058:	f200 8087 	bhi.w	800616a <_dtoa_r+0x30a>
 800605c:	e8df f003 	tbb	[pc, r3]
 8006060:	59383a2d 	.word	0x59383a2d
 8006064:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006068:	441d      	add	r5, r3
 800606a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800606e:	2b20      	cmp	r3, #32
 8006070:	bfc1      	itttt	gt
 8006072:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006076:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800607a:	fa0b f303 	lslgt.w	r3, fp, r3
 800607e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006082:	bfda      	itte	le
 8006084:	f1c3 0320 	rsble	r3, r3, #32
 8006088:	fa06 f003 	lslle.w	r0, r6, r3
 800608c:	4318      	orrgt	r0, r3
 800608e:	f7fa fa59 	bl	8000544 <__aeabi_ui2d>
 8006092:	2301      	movs	r3, #1
 8006094:	4606      	mov	r6, r0
 8006096:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800609a:	3d01      	subs	r5, #1
 800609c:	930e      	str	r3, [sp, #56]	; 0x38
 800609e:	e76a      	b.n	8005f76 <_dtoa_r+0x116>
 80060a0:	2301      	movs	r3, #1
 80060a2:	e7b2      	b.n	800600a <_dtoa_r+0x1aa>
 80060a4:	900b      	str	r0, [sp, #44]	; 0x2c
 80060a6:	e7b1      	b.n	800600c <_dtoa_r+0x1ac>
 80060a8:	9b04      	ldr	r3, [sp, #16]
 80060aa:	9a00      	ldr	r2, [sp, #0]
 80060ac:	1a9b      	subs	r3, r3, r2
 80060ae:	9304      	str	r3, [sp, #16]
 80060b0:	4253      	negs	r3, r2
 80060b2:	9307      	str	r3, [sp, #28]
 80060b4:	2300      	movs	r3, #0
 80060b6:	930a      	str	r3, [sp, #40]	; 0x28
 80060b8:	e7bf      	b.n	800603a <_dtoa_r+0x1da>
 80060ba:	2300      	movs	r3, #0
 80060bc:	9308      	str	r3, [sp, #32]
 80060be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	dc55      	bgt.n	8006170 <_dtoa_r+0x310>
 80060c4:	2301      	movs	r3, #1
 80060c6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80060ca:	461a      	mov	r2, r3
 80060cc:	9209      	str	r2, [sp, #36]	; 0x24
 80060ce:	e00c      	b.n	80060ea <_dtoa_r+0x28a>
 80060d0:	2301      	movs	r3, #1
 80060d2:	e7f3      	b.n	80060bc <_dtoa_r+0x25c>
 80060d4:	2300      	movs	r3, #0
 80060d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060d8:	9308      	str	r3, [sp, #32]
 80060da:	9b00      	ldr	r3, [sp, #0]
 80060dc:	4413      	add	r3, r2
 80060de:	9302      	str	r3, [sp, #8]
 80060e0:	3301      	adds	r3, #1
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	9303      	str	r3, [sp, #12]
 80060e6:	bfb8      	it	lt
 80060e8:	2301      	movlt	r3, #1
 80060ea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80060ec:	2200      	movs	r2, #0
 80060ee:	6042      	str	r2, [r0, #4]
 80060f0:	2204      	movs	r2, #4
 80060f2:	f102 0614 	add.w	r6, r2, #20
 80060f6:	429e      	cmp	r6, r3
 80060f8:	6841      	ldr	r1, [r0, #4]
 80060fa:	d93d      	bls.n	8006178 <_dtoa_r+0x318>
 80060fc:	4620      	mov	r0, r4
 80060fe:	f000 fec9 	bl	8006e94 <_Balloc>
 8006102:	9001      	str	r0, [sp, #4]
 8006104:	2800      	cmp	r0, #0
 8006106:	d13b      	bne.n	8006180 <_dtoa_r+0x320>
 8006108:	4b11      	ldr	r3, [pc, #68]	; (8006150 <_dtoa_r+0x2f0>)
 800610a:	4602      	mov	r2, r0
 800610c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006110:	e6c0      	b.n	8005e94 <_dtoa_r+0x34>
 8006112:	2301      	movs	r3, #1
 8006114:	e7df      	b.n	80060d6 <_dtoa_r+0x276>
 8006116:	bf00      	nop
 8006118:	636f4361 	.word	0x636f4361
 800611c:	3fd287a7 	.word	0x3fd287a7
 8006120:	8b60c8b3 	.word	0x8b60c8b3
 8006124:	3fc68a28 	.word	0x3fc68a28
 8006128:	509f79fb 	.word	0x509f79fb
 800612c:	3fd34413 	.word	0x3fd34413
 8006130:	08007df1 	.word	0x08007df1
 8006134:	08007e08 	.word	0x08007e08
 8006138:	7ff00000 	.word	0x7ff00000
 800613c:	08007ded 	.word	0x08007ded
 8006140:	08007de4 	.word	0x08007de4
 8006144:	08007dc1 	.word	0x08007dc1
 8006148:	3ff80000 	.word	0x3ff80000
 800614c:	08007f58 	.word	0x08007f58
 8006150:	08007e63 	.word	0x08007e63
 8006154:	2501      	movs	r5, #1
 8006156:	2300      	movs	r3, #0
 8006158:	9306      	str	r3, [sp, #24]
 800615a:	9508      	str	r5, [sp, #32]
 800615c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006160:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006164:	2200      	movs	r2, #0
 8006166:	2312      	movs	r3, #18
 8006168:	e7b0      	b.n	80060cc <_dtoa_r+0x26c>
 800616a:	2301      	movs	r3, #1
 800616c:	9308      	str	r3, [sp, #32]
 800616e:	e7f5      	b.n	800615c <_dtoa_r+0x2fc>
 8006170:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006172:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006176:	e7b8      	b.n	80060ea <_dtoa_r+0x28a>
 8006178:	3101      	adds	r1, #1
 800617a:	6041      	str	r1, [r0, #4]
 800617c:	0052      	lsls	r2, r2, #1
 800617e:	e7b8      	b.n	80060f2 <_dtoa_r+0x292>
 8006180:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006182:	9a01      	ldr	r2, [sp, #4]
 8006184:	601a      	str	r2, [r3, #0]
 8006186:	9b03      	ldr	r3, [sp, #12]
 8006188:	2b0e      	cmp	r3, #14
 800618a:	f200 809d 	bhi.w	80062c8 <_dtoa_r+0x468>
 800618e:	2d00      	cmp	r5, #0
 8006190:	f000 809a 	beq.w	80062c8 <_dtoa_r+0x468>
 8006194:	9b00      	ldr	r3, [sp, #0]
 8006196:	2b00      	cmp	r3, #0
 8006198:	dd32      	ble.n	8006200 <_dtoa_r+0x3a0>
 800619a:	4ab7      	ldr	r2, [pc, #732]	; (8006478 <_dtoa_r+0x618>)
 800619c:	f003 030f 	and.w	r3, r3, #15
 80061a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80061a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061a8:	9b00      	ldr	r3, [sp, #0]
 80061aa:	05d8      	lsls	r0, r3, #23
 80061ac:	ea4f 1723 	mov.w	r7, r3, asr #4
 80061b0:	d516      	bpl.n	80061e0 <_dtoa_r+0x380>
 80061b2:	4bb2      	ldr	r3, [pc, #712]	; (800647c <_dtoa_r+0x61c>)
 80061b4:	ec51 0b19 	vmov	r0, r1, d9
 80061b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80061bc:	f7fa fb66 	bl	800088c <__aeabi_ddiv>
 80061c0:	f007 070f 	and.w	r7, r7, #15
 80061c4:	4682      	mov	sl, r0
 80061c6:	468b      	mov	fp, r1
 80061c8:	2503      	movs	r5, #3
 80061ca:	4eac      	ldr	r6, [pc, #688]	; (800647c <_dtoa_r+0x61c>)
 80061cc:	b957      	cbnz	r7, 80061e4 <_dtoa_r+0x384>
 80061ce:	4642      	mov	r2, r8
 80061d0:	464b      	mov	r3, r9
 80061d2:	4650      	mov	r0, sl
 80061d4:	4659      	mov	r1, fp
 80061d6:	f7fa fb59 	bl	800088c <__aeabi_ddiv>
 80061da:	4682      	mov	sl, r0
 80061dc:	468b      	mov	fp, r1
 80061de:	e028      	b.n	8006232 <_dtoa_r+0x3d2>
 80061e0:	2502      	movs	r5, #2
 80061e2:	e7f2      	b.n	80061ca <_dtoa_r+0x36a>
 80061e4:	07f9      	lsls	r1, r7, #31
 80061e6:	d508      	bpl.n	80061fa <_dtoa_r+0x39a>
 80061e8:	4640      	mov	r0, r8
 80061ea:	4649      	mov	r1, r9
 80061ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 80061f0:	f7fa fa22 	bl	8000638 <__aeabi_dmul>
 80061f4:	3501      	adds	r5, #1
 80061f6:	4680      	mov	r8, r0
 80061f8:	4689      	mov	r9, r1
 80061fa:	107f      	asrs	r7, r7, #1
 80061fc:	3608      	adds	r6, #8
 80061fe:	e7e5      	b.n	80061cc <_dtoa_r+0x36c>
 8006200:	f000 809b 	beq.w	800633a <_dtoa_r+0x4da>
 8006204:	9b00      	ldr	r3, [sp, #0]
 8006206:	4f9d      	ldr	r7, [pc, #628]	; (800647c <_dtoa_r+0x61c>)
 8006208:	425e      	negs	r6, r3
 800620a:	4b9b      	ldr	r3, [pc, #620]	; (8006478 <_dtoa_r+0x618>)
 800620c:	f006 020f 	and.w	r2, r6, #15
 8006210:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006218:	ec51 0b19 	vmov	r0, r1, d9
 800621c:	f7fa fa0c 	bl	8000638 <__aeabi_dmul>
 8006220:	1136      	asrs	r6, r6, #4
 8006222:	4682      	mov	sl, r0
 8006224:	468b      	mov	fp, r1
 8006226:	2300      	movs	r3, #0
 8006228:	2502      	movs	r5, #2
 800622a:	2e00      	cmp	r6, #0
 800622c:	d17a      	bne.n	8006324 <_dtoa_r+0x4c4>
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1d3      	bne.n	80061da <_dtoa_r+0x37a>
 8006232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006234:	2b00      	cmp	r3, #0
 8006236:	f000 8082 	beq.w	800633e <_dtoa_r+0x4de>
 800623a:	4b91      	ldr	r3, [pc, #580]	; (8006480 <_dtoa_r+0x620>)
 800623c:	2200      	movs	r2, #0
 800623e:	4650      	mov	r0, sl
 8006240:	4659      	mov	r1, fp
 8006242:	f7fa fc6b 	bl	8000b1c <__aeabi_dcmplt>
 8006246:	2800      	cmp	r0, #0
 8006248:	d079      	beq.n	800633e <_dtoa_r+0x4de>
 800624a:	9b03      	ldr	r3, [sp, #12]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d076      	beq.n	800633e <_dtoa_r+0x4de>
 8006250:	9b02      	ldr	r3, [sp, #8]
 8006252:	2b00      	cmp	r3, #0
 8006254:	dd36      	ble.n	80062c4 <_dtoa_r+0x464>
 8006256:	9b00      	ldr	r3, [sp, #0]
 8006258:	4650      	mov	r0, sl
 800625a:	4659      	mov	r1, fp
 800625c:	1e5f      	subs	r7, r3, #1
 800625e:	2200      	movs	r2, #0
 8006260:	4b88      	ldr	r3, [pc, #544]	; (8006484 <_dtoa_r+0x624>)
 8006262:	f7fa f9e9 	bl	8000638 <__aeabi_dmul>
 8006266:	9e02      	ldr	r6, [sp, #8]
 8006268:	4682      	mov	sl, r0
 800626a:	468b      	mov	fp, r1
 800626c:	3501      	adds	r5, #1
 800626e:	4628      	mov	r0, r5
 8006270:	f7fa f978 	bl	8000564 <__aeabi_i2d>
 8006274:	4652      	mov	r2, sl
 8006276:	465b      	mov	r3, fp
 8006278:	f7fa f9de 	bl	8000638 <__aeabi_dmul>
 800627c:	4b82      	ldr	r3, [pc, #520]	; (8006488 <_dtoa_r+0x628>)
 800627e:	2200      	movs	r2, #0
 8006280:	f7fa f824 	bl	80002cc <__adddf3>
 8006284:	46d0      	mov	r8, sl
 8006286:	46d9      	mov	r9, fp
 8006288:	4682      	mov	sl, r0
 800628a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800628e:	2e00      	cmp	r6, #0
 8006290:	d158      	bne.n	8006344 <_dtoa_r+0x4e4>
 8006292:	4b7e      	ldr	r3, [pc, #504]	; (800648c <_dtoa_r+0x62c>)
 8006294:	2200      	movs	r2, #0
 8006296:	4640      	mov	r0, r8
 8006298:	4649      	mov	r1, r9
 800629a:	f7fa f815 	bl	80002c8 <__aeabi_dsub>
 800629e:	4652      	mov	r2, sl
 80062a0:	465b      	mov	r3, fp
 80062a2:	4680      	mov	r8, r0
 80062a4:	4689      	mov	r9, r1
 80062a6:	f7fa fc57 	bl	8000b58 <__aeabi_dcmpgt>
 80062aa:	2800      	cmp	r0, #0
 80062ac:	f040 8295 	bne.w	80067da <_dtoa_r+0x97a>
 80062b0:	4652      	mov	r2, sl
 80062b2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80062b6:	4640      	mov	r0, r8
 80062b8:	4649      	mov	r1, r9
 80062ba:	f7fa fc2f 	bl	8000b1c <__aeabi_dcmplt>
 80062be:	2800      	cmp	r0, #0
 80062c0:	f040 8289 	bne.w	80067d6 <_dtoa_r+0x976>
 80062c4:	ec5b ab19 	vmov	sl, fp, d9
 80062c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f2c0 8148 	blt.w	8006560 <_dtoa_r+0x700>
 80062d0:	9a00      	ldr	r2, [sp, #0]
 80062d2:	2a0e      	cmp	r2, #14
 80062d4:	f300 8144 	bgt.w	8006560 <_dtoa_r+0x700>
 80062d8:	4b67      	ldr	r3, [pc, #412]	; (8006478 <_dtoa_r+0x618>)
 80062da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062de:	e9d3 8900 	ldrd	r8, r9, [r3]
 80062e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	f280 80d5 	bge.w	8006494 <_dtoa_r+0x634>
 80062ea:	9b03      	ldr	r3, [sp, #12]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f300 80d1 	bgt.w	8006494 <_dtoa_r+0x634>
 80062f2:	f040 826f 	bne.w	80067d4 <_dtoa_r+0x974>
 80062f6:	4b65      	ldr	r3, [pc, #404]	; (800648c <_dtoa_r+0x62c>)
 80062f8:	2200      	movs	r2, #0
 80062fa:	4640      	mov	r0, r8
 80062fc:	4649      	mov	r1, r9
 80062fe:	f7fa f99b 	bl	8000638 <__aeabi_dmul>
 8006302:	4652      	mov	r2, sl
 8006304:	465b      	mov	r3, fp
 8006306:	f7fa fc1d 	bl	8000b44 <__aeabi_dcmpge>
 800630a:	9e03      	ldr	r6, [sp, #12]
 800630c:	4637      	mov	r7, r6
 800630e:	2800      	cmp	r0, #0
 8006310:	f040 8245 	bne.w	800679e <_dtoa_r+0x93e>
 8006314:	9d01      	ldr	r5, [sp, #4]
 8006316:	2331      	movs	r3, #49	; 0x31
 8006318:	f805 3b01 	strb.w	r3, [r5], #1
 800631c:	9b00      	ldr	r3, [sp, #0]
 800631e:	3301      	adds	r3, #1
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	e240      	b.n	80067a6 <_dtoa_r+0x946>
 8006324:	07f2      	lsls	r2, r6, #31
 8006326:	d505      	bpl.n	8006334 <_dtoa_r+0x4d4>
 8006328:	e9d7 2300 	ldrd	r2, r3, [r7]
 800632c:	f7fa f984 	bl	8000638 <__aeabi_dmul>
 8006330:	3501      	adds	r5, #1
 8006332:	2301      	movs	r3, #1
 8006334:	1076      	asrs	r6, r6, #1
 8006336:	3708      	adds	r7, #8
 8006338:	e777      	b.n	800622a <_dtoa_r+0x3ca>
 800633a:	2502      	movs	r5, #2
 800633c:	e779      	b.n	8006232 <_dtoa_r+0x3d2>
 800633e:	9f00      	ldr	r7, [sp, #0]
 8006340:	9e03      	ldr	r6, [sp, #12]
 8006342:	e794      	b.n	800626e <_dtoa_r+0x40e>
 8006344:	9901      	ldr	r1, [sp, #4]
 8006346:	4b4c      	ldr	r3, [pc, #304]	; (8006478 <_dtoa_r+0x618>)
 8006348:	4431      	add	r1, r6
 800634a:	910d      	str	r1, [sp, #52]	; 0x34
 800634c:	9908      	ldr	r1, [sp, #32]
 800634e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006352:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006356:	2900      	cmp	r1, #0
 8006358:	d043      	beq.n	80063e2 <_dtoa_r+0x582>
 800635a:	494d      	ldr	r1, [pc, #308]	; (8006490 <_dtoa_r+0x630>)
 800635c:	2000      	movs	r0, #0
 800635e:	f7fa fa95 	bl	800088c <__aeabi_ddiv>
 8006362:	4652      	mov	r2, sl
 8006364:	465b      	mov	r3, fp
 8006366:	f7f9 ffaf 	bl	80002c8 <__aeabi_dsub>
 800636a:	9d01      	ldr	r5, [sp, #4]
 800636c:	4682      	mov	sl, r0
 800636e:	468b      	mov	fp, r1
 8006370:	4649      	mov	r1, r9
 8006372:	4640      	mov	r0, r8
 8006374:	f7fa fc10 	bl	8000b98 <__aeabi_d2iz>
 8006378:	4606      	mov	r6, r0
 800637a:	f7fa f8f3 	bl	8000564 <__aeabi_i2d>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	4640      	mov	r0, r8
 8006384:	4649      	mov	r1, r9
 8006386:	f7f9 ff9f 	bl	80002c8 <__aeabi_dsub>
 800638a:	3630      	adds	r6, #48	; 0x30
 800638c:	f805 6b01 	strb.w	r6, [r5], #1
 8006390:	4652      	mov	r2, sl
 8006392:	465b      	mov	r3, fp
 8006394:	4680      	mov	r8, r0
 8006396:	4689      	mov	r9, r1
 8006398:	f7fa fbc0 	bl	8000b1c <__aeabi_dcmplt>
 800639c:	2800      	cmp	r0, #0
 800639e:	d163      	bne.n	8006468 <_dtoa_r+0x608>
 80063a0:	4642      	mov	r2, r8
 80063a2:	464b      	mov	r3, r9
 80063a4:	4936      	ldr	r1, [pc, #216]	; (8006480 <_dtoa_r+0x620>)
 80063a6:	2000      	movs	r0, #0
 80063a8:	f7f9 ff8e 	bl	80002c8 <__aeabi_dsub>
 80063ac:	4652      	mov	r2, sl
 80063ae:	465b      	mov	r3, fp
 80063b0:	f7fa fbb4 	bl	8000b1c <__aeabi_dcmplt>
 80063b4:	2800      	cmp	r0, #0
 80063b6:	f040 80b5 	bne.w	8006524 <_dtoa_r+0x6c4>
 80063ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063bc:	429d      	cmp	r5, r3
 80063be:	d081      	beq.n	80062c4 <_dtoa_r+0x464>
 80063c0:	4b30      	ldr	r3, [pc, #192]	; (8006484 <_dtoa_r+0x624>)
 80063c2:	2200      	movs	r2, #0
 80063c4:	4650      	mov	r0, sl
 80063c6:	4659      	mov	r1, fp
 80063c8:	f7fa f936 	bl	8000638 <__aeabi_dmul>
 80063cc:	4b2d      	ldr	r3, [pc, #180]	; (8006484 <_dtoa_r+0x624>)
 80063ce:	4682      	mov	sl, r0
 80063d0:	468b      	mov	fp, r1
 80063d2:	4640      	mov	r0, r8
 80063d4:	4649      	mov	r1, r9
 80063d6:	2200      	movs	r2, #0
 80063d8:	f7fa f92e 	bl	8000638 <__aeabi_dmul>
 80063dc:	4680      	mov	r8, r0
 80063de:	4689      	mov	r9, r1
 80063e0:	e7c6      	b.n	8006370 <_dtoa_r+0x510>
 80063e2:	4650      	mov	r0, sl
 80063e4:	4659      	mov	r1, fp
 80063e6:	f7fa f927 	bl	8000638 <__aeabi_dmul>
 80063ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063ec:	9d01      	ldr	r5, [sp, #4]
 80063ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80063f0:	4682      	mov	sl, r0
 80063f2:	468b      	mov	fp, r1
 80063f4:	4649      	mov	r1, r9
 80063f6:	4640      	mov	r0, r8
 80063f8:	f7fa fbce 	bl	8000b98 <__aeabi_d2iz>
 80063fc:	4606      	mov	r6, r0
 80063fe:	f7fa f8b1 	bl	8000564 <__aeabi_i2d>
 8006402:	3630      	adds	r6, #48	; 0x30
 8006404:	4602      	mov	r2, r0
 8006406:	460b      	mov	r3, r1
 8006408:	4640      	mov	r0, r8
 800640a:	4649      	mov	r1, r9
 800640c:	f7f9 ff5c 	bl	80002c8 <__aeabi_dsub>
 8006410:	f805 6b01 	strb.w	r6, [r5], #1
 8006414:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006416:	429d      	cmp	r5, r3
 8006418:	4680      	mov	r8, r0
 800641a:	4689      	mov	r9, r1
 800641c:	f04f 0200 	mov.w	r2, #0
 8006420:	d124      	bne.n	800646c <_dtoa_r+0x60c>
 8006422:	4b1b      	ldr	r3, [pc, #108]	; (8006490 <_dtoa_r+0x630>)
 8006424:	4650      	mov	r0, sl
 8006426:	4659      	mov	r1, fp
 8006428:	f7f9 ff50 	bl	80002cc <__adddf3>
 800642c:	4602      	mov	r2, r0
 800642e:	460b      	mov	r3, r1
 8006430:	4640      	mov	r0, r8
 8006432:	4649      	mov	r1, r9
 8006434:	f7fa fb90 	bl	8000b58 <__aeabi_dcmpgt>
 8006438:	2800      	cmp	r0, #0
 800643a:	d173      	bne.n	8006524 <_dtoa_r+0x6c4>
 800643c:	4652      	mov	r2, sl
 800643e:	465b      	mov	r3, fp
 8006440:	4913      	ldr	r1, [pc, #76]	; (8006490 <_dtoa_r+0x630>)
 8006442:	2000      	movs	r0, #0
 8006444:	f7f9 ff40 	bl	80002c8 <__aeabi_dsub>
 8006448:	4602      	mov	r2, r0
 800644a:	460b      	mov	r3, r1
 800644c:	4640      	mov	r0, r8
 800644e:	4649      	mov	r1, r9
 8006450:	f7fa fb64 	bl	8000b1c <__aeabi_dcmplt>
 8006454:	2800      	cmp	r0, #0
 8006456:	f43f af35 	beq.w	80062c4 <_dtoa_r+0x464>
 800645a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800645c:	1e6b      	subs	r3, r5, #1
 800645e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006460:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006464:	2b30      	cmp	r3, #48	; 0x30
 8006466:	d0f8      	beq.n	800645a <_dtoa_r+0x5fa>
 8006468:	9700      	str	r7, [sp, #0]
 800646a:	e049      	b.n	8006500 <_dtoa_r+0x6a0>
 800646c:	4b05      	ldr	r3, [pc, #20]	; (8006484 <_dtoa_r+0x624>)
 800646e:	f7fa f8e3 	bl	8000638 <__aeabi_dmul>
 8006472:	4680      	mov	r8, r0
 8006474:	4689      	mov	r9, r1
 8006476:	e7bd      	b.n	80063f4 <_dtoa_r+0x594>
 8006478:	08007f58 	.word	0x08007f58
 800647c:	08007f30 	.word	0x08007f30
 8006480:	3ff00000 	.word	0x3ff00000
 8006484:	40240000 	.word	0x40240000
 8006488:	401c0000 	.word	0x401c0000
 800648c:	40140000 	.word	0x40140000
 8006490:	3fe00000 	.word	0x3fe00000
 8006494:	9d01      	ldr	r5, [sp, #4]
 8006496:	4656      	mov	r6, sl
 8006498:	465f      	mov	r7, fp
 800649a:	4642      	mov	r2, r8
 800649c:	464b      	mov	r3, r9
 800649e:	4630      	mov	r0, r6
 80064a0:	4639      	mov	r1, r7
 80064a2:	f7fa f9f3 	bl	800088c <__aeabi_ddiv>
 80064a6:	f7fa fb77 	bl	8000b98 <__aeabi_d2iz>
 80064aa:	4682      	mov	sl, r0
 80064ac:	f7fa f85a 	bl	8000564 <__aeabi_i2d>
 80064b0:	4642      	mov	r2, r8
 80064b2:	464b      	mov	r3, r9
 80064b4:	f7fa f8c0 	bl	8000638 <__aeabi_dmul>
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	4630      	mov	r0, r6
 80064be:	4639      	mov	r1, r7
 80064c0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80064c4:	f7f9 ff00 	bl	80002c8 <__aeabi_dsub>
 80064c8:	f805 6b01 	strb.w	r6, [r5], #1
 80064cc:	9e01      	ldr	r6, [sp, #4]
 80064ce:	9f03      	ldr	r7, [sp, #12]
 80064d0:	1bae      	subs	r6, r5, r6
 80064d2:	42b7      	cmp	r7, r6
 80064d4:	4602      	mov	r2, r0
 80064d6:	460b      	mov	r3, r1
 80064d8:	d135      	bne.n	8006546 <_dtoa_r+0x6e6>
 80064da:	f7f9 fef7 	bl	80002cc <__adddf3>
 80064de:	4642      	mov	r2, r8
 80064e0:	464b      	mov	r3, r9
 80064e2:	4606      	mov	r6, r0
 80064e4:	460f      	mov	r7, r1
 80064e6:	f7fa fb37 	bl	8000b58 <__aeabi_dcmpgt>
 80064ea:	b9d0      	cbnz	r0, 8006522 <_dtoa_r+0x6c2>
 80064ec:	4642      	mov	r2, r8
 80064ee:	464b      	mov	r3, r9
 80064f0:	4630      	mov	r0, r6
 80064f2:	4639      	mov	r1, r7
 80064f4:	f7fa fb08 	bl	8000b08 <__aeabi_dcmpeq>
 80064f8:	b110      	cbz	r0, 8006500 <_dtoa_r+0x6a0>
 80064fa:	f01a 0f01 	tst.w	sl, #1
 80064fe:	d110      	bne.n	8006522 <_dtoa_r+0x6c2>
 8006500:	4620      	mov	r0, r4
 8006502:	ee18 1a10 	vmov	r1, s16
 8006506:	f000 fd05 	bl	8006f14 <_Bfree>
 800650a:	2300      	movs	r3, #0
 800650c:	9800      	ldr	r0, [sp, #0]
 800650e:	702b      	strb	r3, [r5, #0]
 8006510:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006512:	3001      	adds	r0, #1
 8006514:	6018      	str	r0, [r3, #0]
 8006516:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006518:	2b00      	cmp	r3, #0
 800651a:	f43f acf1 	beq.w	8005f00 <_dtoa_r+0xa0>
 800651e:	601d      	str	r5, [r3, #0]
 8006520:	e4ee      	b.n	8005f00 <_dtoa_r+0xa0>
 8006522:	9f00      	ldr	r7, [sp, #0]
 8006524:	462b      	mov	r3, r5
 8006526:	461d      	mov	r5, r3
 8006528:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800652c:	2a39      	cmp	r2, #57	; 0x39
 800652e:	d106      	bne.n	800653e <_dtoa_r+0x6de>
 8006530:	9a01      	ldr	r2, [sp, #4]
 8006532:	429a      	cmp	r2, r3
 8006534:	d1f7      	bne.n	8006526 <_dtoa_r+0x6c6>
 8006536:	9901      	ldr	r1, [sp, #4]
 8006538:	2230      	movs	r2, #48	; 0x30
 800653a:	3701      	adds	r7, #1
 800653c:	700a      	strb	r2, [r1, #0]
 800653e:	781a      	ldrb	r2, [r3, #0]
 8006540:	3201      	adds	r2, #1
 8006542:	701a      	strb	r2, [r3, #0]
 8006544:	e790      	b.n	8006468 <_dtoa_r+0x608>
 8006546:	4ba6      	ldr	r3, [pc, #664]	; (80067e0 <_dtoa_r+0x980>)
 8006548:	2200      	movs	r2, #0
 800654a:	f7fa f875 	bl	8000638 <__aeabi_dmul>
 800654e:	2200      	movs	r2, #0
 8006550:	2300      	movs	r3, #0
 8006552:	4606      	mov	r6, r0
 8006554:	460f      	mov	r7, r1
 8006556:	f7fa fad7 	bl	8000b08 <__aeabi_dcmpeq>
 800655a:	2800      	cmp	r0, #0
 800655c:	d09d      	beq.n	800649a <_dtoa_r+0x63a>
 800655e:	e7cf      	b.n	8006500 <_dtoa_r+0x6a0>
 8006560:	9a08      	ldr	r2, [sp, #32]
 8006562:	2a00      	cmp	r2, #0
 8006564:	f000 80d7 	beq.w	8006716 <_dtoa_r+0x8b6>
 8006568:	9a06      	ldr	r2, [sp, #24]
 800656a:	2a01      	cmp	r2, #1
 800656c:	f300 80ba 	bgt.w	80066e4 <_dtoa_r+0x884>
 8006570:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006572:	2a00      	cmp	r2, #0
 8006574:	f000 80b2 	beq.w	80066dc <_dtoa_r+0x87c>
 8006578:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800657c:	9e07      	ldr	r6, [sp, #28]
 800657e:	9d04      	ldr	r5, [sp, #16]
 8006580:	9a04      	ldr	r2, [sp, #16]
 8006582:	441a      	add	r2, r3
 8006584:	9204      	str	r2, [sp, #16]
 8006586:	9a05      	ldr	r2, [sp, #20]
 8006588:	2101      	movs	r1, #1
 800658a:	441a      	add	r2, r3
 800658c:	4620      	mov	r0, r4
 800658e:	9205      	str	r2, [sp, #20]
 8006590:	f000 fd78 	bl	8007084 <__i2b>
 8006594:	4607      	mov	r7, r0
 8006596:	2d00      	cmp	r5, #0
 8006598:	dd0c      	ble.n	80065b4 <_dtoa_r+0x754>
 800659a:	9b05      	ldr	r3, [sp, #20]
 800659c:	2b00      	cmp	r3, #0
 800659e:	dd09      	ble.n	80065b4 <_dtoa_r+0x754>
 80065a0:	42ab      	cmp	r3, r5
 80065a2:	9a04      	ldr	r2, [sp, #16]
 80065a4:	bfa8      	it	ge
 80065a6:	462b      	movge	r3, r5
 80065a8:	1ad2      	subs	r2, r2, r3
 80065aa:	9204      	str	r2, [sp, #16]
 80065ac:	9a05      	ldr	r2, [sp, #20]
 80065ae:	1aed      	subs	r5, r5, r3
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	9305      	str	r3, [sp, #20]
 80065b4:	9b07      	ldr	r3, [sp, #28]
 80065b6:	b31b      	cbz	r3, 8006600 <_dtoa_r+0x7a0>
 80065b8:	9b08      	ldr	r3, [sp, #32]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f000 80af 	beq.w	800671e <_dtoa_r+0x8be>
 80065c0:	2e00      	cmp	r6, #0
 80065c2:	dd13      	ble.n	80065ec <_dtoa_r+0x78c>
 80065c4:	4639      	mov	r1, r7
 80065c6:	4632      	mov	r2, r6
 80065c8:	4620      	mov	r0, r4
 80065ca:	f000 fe1b 	bl	8007204 <__pow5mult>
 80065ce:	ee18 2a10 	vmov	r2, s16
 80065d2:	4601      	mov	r1, r0
 80065d4:	4607      	mov	r7, r0
 80065d6:	4620      	mov	r0, r4
 80065d8:	f000 fd6a 	bl	80070b0 <__multiply>
 80065dc:	ee18 1a10 	vmov	r1, s16
 80065e0:	4680      	mov	r8, r0
 80065e2:	4620      	mov	r0, r4
 80065e4:	f000 fc96 	bl	8006f14 <_Bfree>
 80065e8:	ee08 8a10 	vmov	s16, r8
 80065ec:	9b07      	ldr	r3, [sp, #28]
 80065ee:	1b9a      	subs	r2, r3, r6
 80065f0:	d006      	beq.n	8006600 <_dtoa_r+0x7a0>
 80065f2:	ee18 1a10 	vmov	r1, s16
 80065f6:	4620      	mov	r0, r4
 80065f8:	f000 fe04 	bl	8007204 <__pow5mult>
 80065fc:	ee08 0a10 	vmov	s16, r0
 8006600:	2101      	movs	r1, #1
 8006602:	4620      	mov	r0, r4
 8006604:	f000 fd3e 	bl	8007084 <__i2b>
 8006608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800660a:	2b00      	cmp	r3, #0
 800660c:	4606      	mov	r6, r0
 800660e:	f340 8088 	ble.w	8006722 <_dtoa_r+0x8c2>
 8006612:	461a      	mov	r2, r3
 8006614:	4601      	mov	r1, r0
 8006616:	4620      	mov	r0, r4
 8006618:	f000 fdf4 	bl	8007204 <__pow5mult>
 800661c:	9b06      	ldr	r3, [sp, #24]
 800661e:	2b01      	cmp	r3, #1
 8006620:	4606      	mov	r6, r0
 8006622:	f340 8081 	ble.w	8006728 <_dtoa_r+0x8c8>
 8006626:	f04f 0800 	mov.w	r8, #0
 800662a:	6933      	ldr	r3, [r6, #16]
 800662c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006630:	6918      	ldr	r0, [r3, #16]
 8006632:	f000 fcd7 	bl	8006fe4 <__hi0bits>
 8006636:	f1c0 0020 	rsb	r0, r0, #32
 800663a:	9b05      	ldr	r3, [sp, #20]
 800663c:	4418      	add	r0, r3
 800663e:	f010 001f 	ands.w	r0, r0, #31
 8006642:	f000 8092 	beq.w	800676a <_dtoa_r+0x90a>
 8006646:	f1c0 0320 	rsb	r3, r0, #32
 800664a:	2b04      	cmp	r3, #4
 800664c:	f340 808a 	ble.w	8006764 <_dtoa_r+0x904>
 8006650:	f1c0 001c 	rsb	r0, r0, #28
 8006654:	9b04      	ldr	r3, [sp, #16]
 8006656:	4403      	add	r3, r0
 8006658:	9304      	str	r3, [sp, #16]
 800665a:	9b05      	ldr	r3, [sp, #20]
 800665c:	4403      	add	r3, r0
 800665e:	4405      	add	r5, r0
 8006660:	9305      	str	r3, [sp, #20]
 8006662:	9b04      	ldr	r3, [sp, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	dd07      	ble.n	8006678 <_dtoa_r+0x818>
 8006668:	ee18 1a10 	vmov	r1, s16
 800666c:	461a      	mov	r2, r3
 800666e:	4620      	mov	r0, r4
 8006670:	f000 fe22 	bl	80072b8 <__lshift>
 8006674:	ee08 0a10 	vmov	s16, r0
 8006678:	9b05      	ldr	r3, [sp, #20]
 800667a:	2b00      	cmp	r3, #0
 800667c:	dd05      	ble.n	800668a <_dtoa_r+0x82a>
 800667e:	4631      	mov	r1, r6
 8006680:	461a      	mov	r2, r3
 8006682:	4620      	mov	r0, r4
 8006684:	f000 fe18 	bl	80072b8 <__lshift>
 8006688:	4606      	mov	r6, r0
 800668a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800668c:	2b00      	cmp	r3, #0
 800668e:	d06e      	beq.n	800676e <_dtoa_r+0x90e>
 8006690:	ee18 0a10 	vmov	r0, s16
 8006694:	4631      	mov	r1, r6
 8006696:	f000 fe7f 	bl	8007398 <__mcmp>
 800669a:	2800      	cmp	r0, #0
 800669c:	da67      	bge.n	800676e <_dtoa_r+0x90e>
 800669e:	9b00      	ldr	r3, [sp, #0]
 80066a0:	3b01      	subs	r3, #1
 80066a2:	ee18 1a10 	vmov	r1, s16
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	220a      	movs	r2, #10
 80066aa:	2300      	movs	r3, #0
 80066ac:	4620      	mov	r0, r4
 80066ae:	f000 fc53 	bl	8006f58 <__multadd>
 80066b2:	9b08      	ldr	r3, [sp, #32]
 80066b4:	ee08 0a10 	vmov	s16, r0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	f000 81b1 	beq.w	8006a20 <_dtoa_r+0xbc0>
 80066be:	2300      	movs	r3, #0
 80066c0:	4639      	mov	r1, r7
 80066c2:	220a      	movs	r2, #10
 80066c4:	4620      	mov	r0, r4
 80066c6:	f000 fc47 	bl	8006f58 <__multadd>
 80066ca:	9b02      	ldr	r3, [sp, #8]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	4607      	mov	r7, r0
 80066d0:	f300 808e 	bgt.w	80067f0 <_dtoa_r+0x990>
 80066d4:	9b06      	ldr	r3, [sp, #24]
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	dc51      	bgt.n	800677e <_dtoa_r+0x91e>
 80066da:	e089      	b.n	80067f0 <_dtoa_r+0x990>
 80066dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80066de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80066e2:	e74b      	b.n	800657c <_dtoa_r+0x71c>
 80066e4:	9b03      	ldr	r3, [sp, #12]
 80066e6:	1e5e      	subs	r6, r3, #1
 80066e8:	9b07      	ldr	r3, [sp, #28]
 80066ea:	42b3      	cmp	r3, r6
 80066ec:	bfbf      	itttt	lt
 80066ee:	9b07      	ldrlt	r3, [sp, #28]
 80066f0:	9607      	strlt	r6, [sp, #28]
 80066f2:	1af2      	sublt	r2, r6, r3
 80066f4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80066f6:	bfb6      	itet	lt
 80066f8:	189b      	addlt	r3, r3, r2
 80066fa:	1b9e      	subge	r6, r3, r6
 80066fc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80066fe:	9b03      	ldr	r3, [sp, #12]
 8006700:	bfb8      	it	lt
 8006702:	2600      	movlt	r6, #0
 8006704:	2b00      	cmp	r3, #0
 8006706:	bfb7      	itett	lt
 8006708:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800670c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006710:	1a9d      	sublt	r5, r3, r2
 8006712:	2300      	movlt	r3, #0
 8006714:	e734      	b.n	8006580 <_dtoa_r+0x720>
 8006716:	9e07      	ldr	r6, [sp, #28]
 8006718:	9d04      	ldr	r5, [sp, #16]
 800671a:	9f08      	ldr	r7, [sp, #32]
 800671c:	e73b      	b.n	8006596 <_dtoa_r+0x736>
 800671e:	9a07      	ldr	r2, [sp, #28]
 8006720:	e767      	b.n	80065f2 <_dtoa_r+0x792>
 8006722:	9b06      	ldr	r3, [sp, #24]
 8006724:	2b01      	cmp	r3, #1
 8006726:	dc18      	bgt.n	800675a <_dtoa_r+0x8fa>
 8006728:	f1ba 0f00 	cmp.w	sl, #0
 800672c:	d115      	bne.n	800675a <_dtoa_r+0x8fa>
 800672e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006732:	b993      	cbnz	r3, 800675a <_dtoa_r+0x8fa>
 8006734:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006738:	0d1b      	lsrs	r3, r3, #20
 800673a:	051b      	lsls	r3, r3, #20
 800673c:	b183      	cbz	r3, 8006760 <_dtoa_r+0x900>
 800673e:	9b04      	ldr	r3, [sp, #16]
 8006740:	3301      	adds	r3, #1
 8006742:	9304      	str	r3, [sp, #16]
 8006744:	9b05      	ldr	r3, [sp, #20]
 8006746:	3301      	adds	r3, #1
 8006748:	9305      	str	r3, [sp, #20]
 800674a:	f04f 0801 	mov.w	r8, #1
 800674e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006750:	2b00      	cmp	r3, #0
 8006752:	f47f af6a 	bne.w	800662a <_dtoa_r+0x7ca>
 8006756:	2001      	movs	r0, #1
 8006758:	e76f      	b.n	800663a <_dtoa_r+0x7da>
 800675a:	f04f 0800 	mov.w	r8, #0
 800675e:	e7f6      	b.n	800674e <_dtoa_r+0x8ee>
 8006760:	4698      	mov	r8, r3
 8006762:	e7f4      	b.n	800674e <_dtoa_r+0x8ee>
 8006764:	f43f af7d 	beq.w	8006662 <_dtoa_r+0x802>
 8006768:	4618      	mov	r0, r3
 800676a:	301c      	adds	r0, #28
 800676c:	e772      	b.n	8006654 <_dtoa_r+0x7f4>
 800676e:	9b03      	ldr	r3, [sp, #12]
 8006770:	2b00      	cmp	r3, #0
 8006772:	dc37      	bgt.n	80067e4 <_dtoa_r+0x984>
 8006774:	9b06      	ldr	r3, [sp, #24]
 8006776:	2b02      	cmp	r3, #2
 8006778:	dd34      	ble.n	80067e4 <_dtoa_r+0x984>
 800677a:	9b03      	ldr	r3, [sp, #12]
 800677c:	9302      	str	r3, [sp, #8]
 800677e:	9b02      	ldr	r3, [sp, #8]
 8006780:	b96b      	cbnz	r3, 800679e <_dtoa_r+0x93e>
 8006782:	4631      	mov	r1, r6
 8006784:	2205      	movs	r2, #5
 8006786:	4620      	mov	r0, r4
 8006788:	f000 fbe6 	bl	8006f58 <__multadd>
 800678c:	4601      	mov	r1, r0
 800678e:	4606      	mov	r6, r0
 8006790:	ee18 0a10 	vmov	r0, s16
 8006794:	f000 fe00 	bl	8007398 <__mcmp>
 8006798:	2800      	cmp	r0, #0
 800679a:	f73f adbb 	bgt.w	8006314 <_dtoa_r+0x4b4>
 800679e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067a0:	9d01      	ldr	r5, [sp, #4]
 80067a2:	43db      	mvns	r3, r3
 80067a4:	9300      	str	r3, [sp, #0]
 80067a6:	f04f 0800 	mov.w	r8, #0
 80067aa:	4631      	mov	r1, r6
 80067ac:	4620      	mov	r0, r4
 80067ae:	f000 fbb1 	bl	8006f14 <_Bfree>
 80067b2:	2f00      	cmp	r7, #0
 80067b4:	f43f aea4 	beq.w	8006500 <_dtoa_r+0x6a0>
 80067b8:	f1b8 0f00 	cmp.w	r8, #0
 80067bc:	d005      	beq.n	80067ca <_dtoa_r+0x96a>
 80067be:	45b8      	cmp	r8, r7
 80067c0:	d003      	beq.n	80067ca <_dtoa_r+0x96a>
 80067c2:	4641      	mov	r1, r8
 80067c4:	4620      	mov	r0, r4
 80067c6:	f000 fba5 	bl	8006f14 <_Bfree>
 80067ca:	4639      	mov	r1, r7
 80067cc:	4620      	mov	r0, r4
 80067ce:	f000 fba1 	bl	8006f14 <_Bfree>
 80067d2:	e695      	b.n	8006500 <_dtoa_r+0x6a0>
 80067d4:	2600      	movs	r6, #0
 80067d6:	4637      	mov	r7, r6
 80067d8:	e7e1      	b.n	800679e <_dtoa_r+0x93e>
 80067da:	9700      	str	r7, [sp, #0]
 80067dc:	4637      	mov	r7, r6
 80067de:	e599      	b.n	8006314 <_dtoa_r+0x4b4>
 80067e0:	40240000 	.word	0x40240000
 80067e4:	9b08      	ldr	r3, [sp, #32]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f000 80ca 	beq.w	8006980 <_dtoa_r+0xb20>
 80067ec:	9b03      	ldr	r3, [sp, #12]
 80067ee:	9302      	str	r3, [sp, #8]
 80067f0:	2d00      	cmp	r5, #0
 80067f2:	dd05      	ble.n	8006800 <_dtoa_r+0x9a0>
 80067f4:	4639      	mov	r1, r7
 80067f6:	462a      	mov	r2, r5
 80067f8:	4620      	mov	r0, r4
 80067fa:	f000 fd5d 	bl	80072b8 <__lshift>
 80067fe:	4607      	mov	r7, r0
 8006800:	f1b8 0f00 	cmp.w	r8, #0
 8006804:	d05b      	beq.n	80068be <_dtoa_r+0xa5e>
 8006806:	6879      	ldr	r1, [r7, #4]
 8006808:	4620      	mov	r0, r4
 800680a:	f000 fb43 	bl	8006e94 <_Balloc>
 800680e:	4605      	mov	r5, r0
 8006810:	b928      	cbnz	r0, 800681e <_dtoa_r+0x9be>
 8006812:	4b87      	ldr	r3, [pc, #540]	; (8006a30 <_dtoa_r+0xbd0>)
 8006814:	4602      	mov	r2, r0
 8006816:	f240 21ea 	movw	r1, #746	; 0x2ea
 800681a:	f7ff bb3b 	b.w	8005e94 <_dtoa_r+0x34>
 800681e:	693a      	ldr	r2, [r7, #16]
 8006820:	3202      	adds	r2, #2
 8006822:	0092      	lsls	r2, r2, #2
 8006824:	f107 010c 	add.w	r1, r7, #12
 8006828:	300c      	adds	r0, #12
 800682a:	f7fe fcbd 	bl	80051a8 <memcpy>
 800682e:	2201      	movs	r2, #1
 8006830:	4629      	mov	r1, r5
 8006832:	4620      	mov	r0, r4
 8006834:	f000 fd40 	bl	80072b8 <__lshift>
 8006838:	9b01      	ldr	r3, [sp, #4]
 800683a:	f103 0901 	add.w	r9, r3, #1
 800683e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006842:	4413      	add	r3, r2
 8006844:	9305      	str	r3, [sp, #20]
 8006846:	f00a 0301 	and.w	r3, sl, #1
 800684a:	46b8      	mov	r8, r7
 800684c:	9304      	str	r3, [sp, #16]
 800684e:	4607      	mov	r7, r0
 8006850:	4631      	mov	r1, r6
 8006852:	ee18 0a10 	vmov	r0, s16
 8006856:	f7ff fa75 	bl	8005d44 <quorem>
 800685a:	4641      	mov	r1, r8
 800685c:	9002      	str	r0, [sp, #8]
 800685e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006862:	ee18 0a10 	vmov	r0, s16
 8006866:	f000 fd97 	bl	8007398 <__mcmp>
 800686a:	463a      	mov	r2, r7
 800686c:	9003      	str	r0, [sp, #12]
 800686e:	4631      	mov	r1, r6
 8006870:	4620      	mov	r0, r4
 8006872:	f000 fdad 	bl	80073d0 <__mdiff>
 8006876:	68c2      	ldr	r2, [r0, #12]
 8006878:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800687c:	4605      	mov	r5, r0
 800687e:	bb02      	cbnz	r2, 80068c2 <_dtoa_r+0xa62>
 8006880:	4601      	mov	r1, r0
 8006882:	ee18 0a10 	vmov	r0, s16
 8006886:	f000 fd87 	bl	8007398 <__mcmp>
 800688a:	4602      	mov	r2, r0
 800688c:	4629      	mov	r1, r5
 800688e:	4620      	mov	r0, r4
 8006890:	9207      	str	r2, [sp, #28]
 8006892:	f000 fb3f 	bl	8006f14 <_Bfree>
 8006896:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800689a:	ea43 0102 	orr.w	r1, r3, r2
 800689e:	9b04      	ldr	r3, [sp, #16]
 80068a0:	430b      	orrs	r3, r1
 80068a2:	464d      	mov	r5, r9
 80068a4:	d10f      	bne.n	80068c6 <_dtoa_r+0xa66>
 80068a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80068aa:	d02a      	beq.n	8006902 <_dtoa_r+0xaa2>
 80068ac:	9b03      	ldr	r3, [sp, #12]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	dd02      	ble.n	80068b8 <_dtoa_r+0xa58>
 80068b2:	9b02      	ldr	r3, [sp, #8]
 80068b4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80068b8:	f88b a000 	strb.w	sl, [fp]
 80068bc:	e775      	b.n	80067aa <_dtoa_r+0x94a>
 80068be:	4638      	mov	r0, r7
 80068c0:	e7ba      	b.n	8006838 <_dtoa_r+0x9d8>
 80068c2:	2201      	movs	r2, #1
 80068c4:	e7e2      	b.n	800688c <_dtoa_r+0xa2c>
 80068c6:	9b03      	ldr	r3, [sp, #12]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	db04      	blt.n	80068d6 <_dtoa_r+0xa76>
 80068cc:	9906      	ldr	r1, [sp, #24]
 80068ce:	430b      	orrs	r3, r1
 80068d0:	9904      	ldr	r1, [sp, #16]
 80068d2:	430b      	orrs	r3, r1
 80068d4:	d122      	bne.n	800691c <_dtoa_r+0xabc>
 80068d6:	2a00      	cmp	r2, #0
 80068d8:	ddee      	ble.n	80068b8 <_dtoa_r+0xa58>
 80068da:	ee18 1a10 	vmov	r1, s16
 80068de:	2201      	movs	r2, #1
 80068e0:	4620      	mov	r0, r4
 80068e2:	f000 fce9 	bl	80072b8 <__lshift>
 80068e6:	4631      	mov	r1, r6
 80068e8:	ee08 0a10 	vmov	s16, r0
 80068ec:	f000 fd54 	bl	8007398 <__mcmp>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	dc03      	bgt.n	80068fc <_dtoa_r+0xa9c>
 80068f4:	d1e0      	bne.n	80068b8 <_dtoa_r+0xa58>
 80068f6:	f01a 0f01 	tst.w	sl, #1
 80068fa:	d0dd      	beq.n	80068b8 <_dtoa_r+0xa58>
 80068fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006900:	d1d7      	bne.n	80068b2 <_dtoa_r+0xa52>
 8006902:	2339      	movs	r3, #57	; 0x39
 8006904:	f88b 3000 	strb.w	r3, [fp]
 8006908:	462b      	mov	r3, r5
 800690a:	461d      	mov	r5, r3
 800690c:	3b01      	subs	r3, #1
 800690e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006912:	2a39      	cmp	r2, #57	; 0x39
 8006914:	d071      	beq.n	80069fa <_dtoa_r+0xb9a>
 8006916:	3201      	adds	r2, #1
 8006918:	701a      	strb	r2, [r3, #0]
 800691a:	e746      	b.n	80067aa <_dtoa_r+0x94a>
 800691c:	2a00      	cmp	r2, #0
 800691e:	dd07      	ble.n	8006930 <_dtoa_r+0xad0>
 8006920:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006924:	d0ed      	beq.n	8006902 <_dtoa_r+0xaa2>
 8006926:	f10a 0301 	add.w	r3, sl, #1
 800692a:	f88b 3000 	strb.w	r3, [fp]
 800692e:	e73c      	b.n	80067aa <_dtoa_r+0x94a>
 8006930:	9b05      	ldr	r3, [sp, #20]
 8006932:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006936:	4599      	cmp	r9, r3
 8006938:	d047      	beq.n	80069ca <_dtoa_r+0xb6a>
 800693a:	ee18 1a10 	vmov	r1, s16
 800693e:	2300      	movs	r3, #0
 8006940:	220a      	movs	r2, #10
 8006942:	4620      	mov	r0, r4
 8006944:	f000 fb08 	bl	8006f58 <__multadd>
 8006948:	45b8      	cmp	r8, r7
 800694a:	ee08 0a10 	vmov	s16, r0
 800694e:	f04f 0300 	mov.w	r3, #0
 8006952:	f04f 020a 	mov.w	r2, #10
 8006956:	4641      	mov	r1, r8
 8006958:	4620      	mov	r0, r4
 800695a:	d106      	bne.n	800696a <_dtoa_r+0xb0a>
 800695c:	f000 fafc 	bl	8006f58 <__multadd>
 8006960:	4680      	mov	r8, r0
 8006962:	4607      	mov	r7, r0
 8006964:	f109 0901 	add.w	r9, r9, #1
 8006968:	e772      	b.n	8006850 <_dtoa_r+0x9f0>
 800696a:	f000 faf5 	bl	8006f58 <__multadd>
 800696e:	4639      	mov	r1, r7
 8006970:	4680      	mov	r8, r0
 8006972:	2300      	movs	r3, #0
 8006974:	220a      	movs	r2, #10
 8006976:	4620      	mov	r0, r4
 8006978:	f000 faee 	bl	8006f58 <__multadd>
 800697c:	4607      	mov	r7, r0
 800697e:	e7f1      	b.n	8006964 <_dtoa_r+0xb04>
 8006980:	9b03      	ldr	r3, [sp, #12]
 8006982:	9302      	str	r3, [sp, #8]
 8006984:	9d01      	ldr	r5, [sp, #4]
 8006986:	ee18 0a10 	vmov	r0, s16
 800698a:	4631      	mov	r1, r6
 800698c:	f7ff f9da 	bl	8005d44 <quorem>
 8006990:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006994:	9b01      	ldr	r3, [sp, #4]
 8006996:	f805 ab01 	strb.w	sl, [r5], #1
 800699a:	1aea      	subs	r2, r5, r3
 800699c:	9b02      	ldr	r3, [sp, #8]
 800699e:	4293      	cmp	r3, r2
 80069a0:	dd09      	ble.n	80069b6 <_dtoa_r+0xb56>
 80069a2:	ee18 1a10 	vmov	r1, s16
 80069a6:	2300      	movs	r3, #0
 80069a8:	220a      	movs	r2, #10
 80069aa:	4620      	mov	r0, r4
 80069ac:	f000 fad4 	bl	8006f58 <__multadd>
 80069b0:	ee08 0a10 	vmov	s16, r0
 80069b4:	e7e7      	b.n	8006986 <_dtoa_r+0xb26>
 80069b6:	9b02      	ldr	r3, [sp, #8]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	bfc8      	it	gt
 80069bc:	461d      	movgt	r5, r3
 80069be:	9b01      	ldr	r3, [sp, #4]
 80069c0:	bfd8      	it	le
 80069c2:	2501      	movle	r5, #1
 80069c4:	441d      	add	r5, r3
 80069c6:	f04f 0800 	mov.w	r8, #0
 80069ca:	ee18 1a10 	vmov	r1, s16
 80069ce:	2201      	movs	r2, #1
 80069d0:	4620      	mov	r0, r4
 80069d2:	f000 fc71 	bl	80072b8 <__lshift>
 80069d6:	4631      	mov	r1, r6
 80069d8:	ee08 0a10 	vmov	s16, r0
 80069dc:	f000 fcdc 	bl	8007398 <__mcmp>
 80069e0:	2800      	cmp	r0, #0
 80069e2:	dc91      	bgt.n	8006908 <_dtoa_r+0xaa8>
 80069e4:	d102      	bne.n	80069ec <_dtoa_r+0xb8c>
 80069e6:	f01a 0f01 	tst.w	sl, #1
 80069ea:	d18d      	bne.n	8006908 <_dtoa_r+0xaa8>
 80069ec:	462b      	mov	r3, r5
 80069ee:	461d      	mov	r5, r3
 80069f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069f4:	2a30      	cmp	r2, #48	; 0x30
 80069f6:	d0fa      	beq.n	80069ee <_dtoa_r+0xb8e>
 80069f8:	e6d7      	b.n	80067aa <_dtoa_r+0x94a>
 80069fa:	9a01      	ldr	r2, [sp, #4]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d184      	bne.n	800690a <_dtoa_r+0xaaa>
 8006a00:	9b00      	ldr	r3, [sp, #0]
 8006a02:	3301      	adds	r3, #1
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	2331      	movs	r3, #49	; 0x31
 8006a08:	7013      	strb	r3, [r2, #0]
 8006a0a:	e6ce      	b.n	80067aa <_dtoa_r+0x94a>
 8006a0c:	4b09      	ldr	r3, [pc, #36]	; (8006a34 <_dtoa_r+0xbd4>)
 8006a0e:	f7ff ba95 	b.w	8005f3c <_dtoa_r+0xdc>
 8006a12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f47f aa6e 	bne.w	8005ef6 <_dtoa_r+0x96>
 8006a1a:	4b07      	ldr	r3, [pc, #28]	; (8006a38 <_dtoa_r+0xbd8>)
 8006a1c:	f7ff ba8e 	b.w	8005f3c <_dtoa_r+0xdc>
 8006a20:	9b02      	ldr	r3, [sp, #8]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	dcae      	bgt.n	8006984 <_dtoa_r+0xb24>
 8006a26:	9b06      	ldr	r3, [sp, #24]
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	f73f aea8 	bgt.w	800677e <_dtoa_r+0x91e>
 8006a2e:	e7a9      	b.n	8006984 <_dtoa_r+0xb24>
 8006a30:	08007e63 	.word	0x08007e63
 8006a34:	08007dc0 	.word	0x08007dc0
 8006a38:	08007de4 	.word	0x08007de4

08006a3c <__sflush_r>:
 8006a3c:	898a      	ldrh	r2, [r1, #12]
 8006a3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a42:	4605      	mov	r5, r0
 8006a44:	0710      	lsls	r0, r2, #28
 8006a46:	460c      	mov	r4, r1
 8006a48:	d458      	bmi.n	8006afc <__sflush_r+0xc0>
 8006a4a:	684b      	ldr	r3, [r1, #4]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	dc05      	bgt.n	8006a5c <__sflush_r+0x20>
 8006a50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	dc02      	bgt.n	8006a5c <__sflush_r+0x20>
 8006a56:	2000      	movs	r0, #0
 8006a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a5e:	2e00      	cmp	r6, #0
 8006a60:	d0f9      	beq.n	8006a56 <__sflush_r+0x1a>
 8006a62:	2300      	movs	r3, #0
 8006a64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a68:	682f      	ldr	r7, [r5, #0]
 8006a6a:	602b      	str	r3, [r5, #0]
 8006a6c:	d032      	beq.n	8006ad4 <__sflush_r+0x98>
 8006a6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a70:	89a3      	ldrh	r3, [r4, #12]
 8006a72:	075a      	lsls	r2, r3, #29
 8006a74:	d505      	bpl.n	8006a82 <__sflush_r+0x46>
 8006a76:	6863      	ldr	r3, [r4, #4]
 8006a78:	1ac0      	subs	r0, r0, r3
 8006a7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a7c:	b10b      	cbz	r3, 8006a82 <__sflush_r+0x46>
 8006a7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a80:	1ac0      	subs	r0, r0, r3
 8006a82:	2300      	movs	r3, #0
 8006a84:	4602      	mov	r2, r0
 8006a86:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a88:	6a21      	ldr	r1, [r4, #32]
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	47b0      	blx	r6
 8006a8e:	1c43      	adds	r3, r0, #1
 8006a90:	89a3      	ldrh	r3, [r4, #12]
 8006a92:	d106      	bne.n	8006aa2 <__sflush_r+0x66>
 8006a94:	6829      	ldr	r1, [r5, #0]
 8006a96:	291d      	cmp	r1, #29
 8006a98:	d82c      	bhi.n	8006af4 <__sflush_r+0xb8>
 8006a9a:	4a2a      	ldr	r2, [pc, #168]	; (8006b44 <__sflush_r+0x108>)
 8006a9c:	40ca      	lsrs	r2, r1
 8006a9e:	07d6      	lsls	r6, r2, #31
 8006aa0:	d528      	bpl.n	8006af4 <__sflush_r+0xb8>
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	6062      	str	r2, [r4, #4]
 8006aa6:	04d9      	lsls	r1, r3, #19
 8006aa8:	6922      	ldr	r2, [r4, #16]
 8006aaa:	6022      	str	r2, [r4, #0]
 8006aac:	d504      	bpl.n	8006ab8 <__sflush_r+0x7c>
 8006aae:	1c42      	adds	r2, r0, #1
 8006ab0:	d101      	bne.n	8006ab6 <__sflush_r+0x7a>
 8006ab2:	682b      	ldr	r3, [r5, #0]
 8006ab4:	b903      	cbnz	r3, 8006ab8 <__sflush_r+0x7c>
 8006ab6:	6560      	str	r0, [r4, #84]	; 0x54
 8006ab8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006aba:	602f      	str	r7, [r5, #0]
 8006abc:	2900      	cmp	r1, #0
 8006abe:	d0ca      	beq.n	8006a56 <__sflush_r+0x1a>
 8006ac0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ac4:	4299      	cmp	r1, r3
 8006ac6:	d002      	beq.n	8006ace <__sflush_r+0x92>
 8006ac8:	4628      	mov	r0, r5
 8006aca:	f000 fd7d 	bl	80075c8 <_free_r>
 8006ace:	2000      	movs	r0, #0
 8006ad0:	6360      	str	r0, [r4, #52]	; 0x34
 8006ad2:	e7c1      	b.n	8006a58 <__sflush_r+0x1c>
 8006ad4:	6a21      	ldr	r1, [r4, #32]
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	4628      	mov	r0, r5
 8006ada:	47b0      	blx	r6
 8006adc:	1c41      	adds	r1, r0, #1
 8006ade:	d1c7      	bne.n	8006a70 <__sflush_r+0x34>
 8006ae0:	682b      	ldr	r3, [r5, #0]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d0c4      	beq.n	8006a70 <__sflush_r+0x34>
 8006ae6:	2b1d      	cmp	r3, #29
 8006ae8:	d001      	beq.n	8006aee <__sflush_r+0xb2>
 8006aea:	2b16      	cmp	r3, #22
 8006aec:	d101      	bne.n	8006af2 <__sflush_r+0xb6>
 8006aee:	602f      	str	r7, [r5, #0]
 8006af0:	e7b1      	b.n	8006a56 <__sflush_r+0x1a>
 8006af2:	89a3      	ldrh	r3, [r4, #12]
 8006af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006af8:	81a3      	strh	r3, [r4, #12]
 8006afa:	e7ad      	b.n	8006a58 <__sflush_r+0x1c>
 8006afc:	690f      	ldr	r7, [r1, #16]
 8006afe:	2f00      	cmp	r7, #0
 8006b00:	d0a9      	beq.n	8006a56 <__sflush_r+0x1a>
 8006b02:	0793      	lsls	r3, r2, #30
 8006b04:	680e      	ldr	r6, [r1, #0]
 8006b06:	bf08      	it	eq
 8006b08:	694b      	ldreq	r3, [r1, #20]
 8006b0a:	600f      	str	r7, [r1, #0]
 8006b0c:	bf18      	it	ne
 8006b0e:	2300      	movne	r3, #0
 8006b10:	eba6 0807 	sub.w	r8, r6, r7
 8006b14:	608b      	str	r3, [r1, #8]
 8006b16:	f1b8 0f00 	cmp.w	r8, #0
 8006b1a:	dd9c      	ble.n	8006a56 <__sflush_r+0x1a>
 8006b1c:	6a21      	ldr	r1, [r4, #32]
 8006b1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006b20:	4643      	mov	r3, r8
 8006b22:	463a      	mov	r2, r7
 8006b24:	4628      	mov	r0, r5
 8006b26:	47b0      	blx	r6
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	dc06      	bgt.n	8006b3a <__sflush_r+0xfe>
 8006b2c:	89a3      	ldrh	r3, [r4, #12]
 8006b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b32:	81a3      	strh	r3, [r4, #12]
 8006b34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b38:	e78e      	b.n	8006a58 <__sflush_r+0x1c>
 8006b3a:	4407      	add	r7, r0
 8006b3c:	eba8 0800 	sub.w	r8, r8, r0
 8006b40:	e7e9      	b.n	8006b16 <__sflush_r+0xda>
 8006b42:	bf00      	nop
 8006b44:	20400001 	.word	0x20400001

08006b48 <_fflush_r>:
 8006b48:	b538      	push	{r3, r4, r5, lr}
 8006b4a:	690b      	ldr	r3, [r1, #16]
 8006b4c:	4605      	mov	r5, r0
 8006b4e:	460c      	mov	r4, r1
 8006b50:	b913      	cbnz	r3, 8006b58 <_fflush_r+0x10>
 8006b52:	2500      	movs	r5, #0
 8006b54:	4628      	mov	r0, r5
 8006b56:	bd38      	pop	{r3, r4, r5, pc}
 8006b58:	b118      	cbz	r0, 8006b62 <_fflush_r+0x1a>
 8006b5a:	6983      	ldr	r3, [r0, #24]
 8006b5c:	b90b      	cbnz	r3, 8006b62 <_fflush_r+0x1a>
 8006b5e:	f000 f887 	bl	8006c70 <__sinit>
 8006b62:	4b14      	ldr	r3, [pc, #80]	; (8006bb4 <_fflush_r+0x6c>)
 8006b64:	429c      	cmp	r4, r3
 8006b66:	d11b      	bne.n	8006ba0 <_fflush_r+0x58>
 8006b68:	686c      	ldr	r4, [r5, #4]
 8006b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d0ef      	beq.n	8006b52 <_fflush_r+0xa>
 8006b72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006b74:	07d0      	lsls	r0, r2, #31
 8006b76:	d404      	bmi.n	8006b82 <_fflush_r+0x3a>
 8006b78:	0599      	lsls	r1, r3, #22
 8006b7a:	d402      	bmi.n	8006b82 <_fflush_r+0x3a>
 8006b7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b7e:	f000 f91a 	bl	8006db6 <__retarget_lock_acquire_recursive>
 8006b82:	4628      	mov	r0, r5
 8006b84:	4621      	mov	r1, r4
 8006b86:	f7ff ff59 	bl	8006a3c <__sflush_r>
 8006b8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b8c:	07da      	lsls	r2, r3, #31
 8006b8e:	4605      	mov	r5, r0
 8006b90:	d4e0      	bmi.n	8006b54 <_fflush_r+0xc>
 8006b92:	89a3      	ldrh	r3, [r4, #12]
 8006b94:	059b      	lsls	r3, r3, #22
 8006b96:	d4dd      	bmi.n	8006b54 <_fflush_r+0xc>
 8006b98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b9a:	f000 f90d 	bl	8006db8 <__retarget_lock_release_recursive>
 8006b9e:	e7d9      	b.n	8006b54 <_fflush_r+0xc>
 8006ba0:	4b05      	ldr	r3, [pc, #20]	; (8006bb8 <_fflush_r+0x70>)
 8006ba2:	429c      	cmp	r4, r3
 8006ba4:	d101      	bne.n	8006baa <_fflush_r+0x62>
 8006ba6:	68ac      	ldr	r4, [r5, #8]
 8006ba8:	e7df      	b.n	8006b6a <_fflush_r+0x22>
 8006baa:	4b04      	ldr	r3, [pc, #16]	; (8006bbc <_fflush_r+0x74>)
 8006bac:	429c      	cmp	r4, r3
 8006bae:	bf08      	it	eq
 8006bb0:	68ec      	ldreq	r4, [r5, #12]
 8006bb2:	e7da      	b.n	8006b6a <_fflush_r+0x22>
 8006bb4:	08007e94 	.word	0x08007e94
 8006bb8:	08007eb4 	.word	0x08007eb4
 8006bbc:	08007e74 	.word	0x08007e74

08006bc0 <std>:
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	b510      	push	{r4, lr}
 8006bc4:	4604      	mov	r4, r0
 8006bc6:	e9c0 3300 	strd	r3, r3, [r0]
 8006bca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006bce:	6083      	str	r3, [r0, #8]
 8006bd0:	8181      	strh	r1, [r0, #12]
 8006bd2:	6643      	str	r3, [r0, #100]	; 0x64
 8006bd4:	81c2      	strh	r2, [r0, #14]
 8006bd6:	6183      	str	r3, [r0, #24]
 8006bd8:	4619      	mov	r1, r3
 8006bda:	2208      	movs	r2, #8
 8006bdc:	305c      	adds	r0, #92	; 0x5c
 8006bde:	f7fe faf1 	bl	80051c4 <memset>
 8006be2:	4b05      	ldr	r3, [pc, #20]	; (8006bf8 <std+0x38>)
 8006be4:	6263      	str	r3, [r4, #36]	; 0x24
 8006be6:	4b05      	ldr	r3, [pc, #20]	; (8006bfc <std+0x3c>)
 8006be8:	62a3      	str	r3, [r4, #40]	; 0x28
 8006bea:	4b05      	ldr	r3, [pc, #20]	; (8006c00 <std+0x40>)
 8006bec:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006bee:	4b05      	ldr	r3, [pc, #20]	; (8006c04 <std+0x44>)
 8006bf0:	6224      	str	r4, [r4, #32]
 8006bf2:	6323      	str	r3, [r4, #48]	; 0x30
 8006bf4:	bd10      	pop	{r4, pc}
 8006bf6:	bf00      	nop
 8006bf8:	08007a5d 	.word	0x08007a5d
 8006bfc:	08007a7f 	.word	0x08007a7f
 8006c00:	08007ab7 	.word	0x08007ab7
 8006c04:	08007adb 	.word	0x08007adb

08006c08 <_cleanup_r>:
 8006c08:	4901      	ldr	r1, [pc, #4]	; (8006c10 <_cleanup_r+0x8>)
 8006c0a:	f000 b8af 	b.w	8006d6c <_fwalk_reent>
 8006c0e:	bf00      	nop
 8006c10:	08006b49 	.word	0x08006b49

08006c14 <__sfmoreglue>:
 8006c14:	b570      	push	{r4, r5, r6, lr}
 8006c16:	2268      	movs	r2, #104	; 0x68
 8006c18:	1e4d      	subs	r5, r1, #1
 8006c1a:	4355      	muls	r5, r2
 8006c1c:	460e      	mov	r6, r1
 8006c1e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006c22:	f000 fd3d 	bl	80076a0 <_malloc_r>
 8006c26:	4604      	mov	r4, r0
 8006c28:	b140      	cbz	r0, 8006c3c <__sfmoreglue+0x28>
 8006c2a:	2100      	movs	r1, #0
 8006c2c:	e9c0 1600 	strd	r1, r6, [r0]
 8006c30:	300c      	adds	r0, #12
 8006c32:	60a0      	str	r0, [r4, #8]
 8006c34:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c38:	f7fe fac4 	bl	80051c4 <memset>
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	bd70      	pop	{r4, r5, r6, pc}

08006c40 <__sfp_lock_acquire>:
 8006c40:	4801      	ldr	r0, [pc, #4]	; (8006c48 <__sfp_lock_acquire+0x8>)
 8006c42:	f000 b8b8 	b.w	8006db6 <__retarget_lock_acquire_recursive>
 8006c46:	bf00      	nop
 8006c48:	200007c5 	.word	0x200007c5

08006c4c <__sfp_lock_release>:
 8006c4c:	4801      	ldr	r0, [pc, #4]	; (8006c54 <__sfp_lock_release+0x8>)
 8006c4e:	f000 b8b3 	b.w	8006db8 <__retarget_lock_release_recursive>
 8006c52:	bf00      	nop
 8006c54:	200007c5 	.word	0x200007c5

08006c58 <__sinit_lock_acquire>:
 8006c58:	4801      	ldr	r0, [pc, #4]	; (8006c60 <__sinit_lock_acquire+0x8>)
 8006c5a:	f000 b8ac 	b.w	8006db6 <__retarget_lock_acquire_recursive>
 8006c5e:	bf00      	nop
 8006c60:	200007c6 	.word	0x200007c6

08006c64 <__sinit_lock_release>:
 8006c64:	4801      	ldr	r0, [pc, #4]	; (8006c6c <__sinit_lock_release+0x8>)
 8006c66:	f000 b8a7 	b.w	8006db8 <__retarget_lock_release_recursive>
 8006c6a:	bf00      	nop
 8006c6c:	200007c6 	.word	0x200007c6

08006c70 <__sinit>:
 8006c70:	b510      	push	{r4, lr}
 8006c72:	4604      	mov	r4, r0
 8006c74:	f7ff fff0 	bl	8006c58 <__sinit_lock_acquire>
 8006c78:	69a3      	ldr	r3, [r4, #24]
 8006c7a:	b11b      	cbz	r3, 8006c84 <__sinit+0x14>
 8006c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c80:	f7ff bff0 	b.w	8006c64 <__sinit_lock_release>
 8006c84:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006c88:	6523      	str	r3, [r4, #80]	; 0x50
 8006c8a:	4b13      	ldr	r3, [pc, #76]	; (8006cd8 <__sinit+0x68>)
 8006c8c:	4a13      	ldr	r2, [pc, #76]	; (8006cdc <__sinit+0x6c>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	62a2      	str	r2, [r4, #40]	; 0x28
 8006c92:	42a3      	cmp	r3, r4
 8006c94:	bf04      	itt	eq
 8006c96:	2301      	moveq	r3, #1
 8006c98:	61a3      	streq	r3, [r4, #24]
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	f000 f820 	bl	8006ce0 <__sfp>
 8006ca0:	6060      	str	r0, [r4, #4]
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	f000 f81c 	bl	8006ce0 <__sfp>
 8006ca8:	60a0      	str	r0, [r4, #8]
 8006caa:	4620      	mov	r0, r4
 8006cac:	f000 f818 	bl	8006ce0 <__sfp>
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	60e0      	str	r0, [r4, #12]
 8006cb4:	2104      	movs	r1, #4
 8006cb6:	6860      	ldr	r0, [r4, #4]
 8006cb8:	f7ff ff82 	bl	8006bc0 <std>
 8006cbc:	68a0      	ldr	r0, [r4, #8]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	2109      	movs	r1, #9
 8006cc2:	f7ff ff7d 	bl	8006bc0 <std>
 8006cc6:	68e0      	ldr	r0, [r4, #12]
 8006cc8:	2202      	movs	r2, #2
 8006cca:	2112      	movs	r1, #18
 8006ccc:	f7ff ff78 	bl	8006bc0 <std>
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	61a3      	str	r3, [r4, #24]
 8006cd4:	e7d2      	b.n	8006c7c <__sinit+0xc>
 8006cd6:	bf00      	nop
 8006cd8:	08007dac 	.word	0x08007dac
 8006cdc:	08006c09 	.word	0x08006c09

08006ce0 <__sfp>:
 8006ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce2:	4607      	mov	r7, r0
 8006ce4:	f7ff ffac 	bl	8006c40 <__sfp_lock_acquire>
 8006ce8:	4b1e      	ldr	r3, [pc, #120]	; (8006d64 <__sfp+0x84>)
 8006cea:	681e      	ldr	r6, [r3, #0]
 8006cec:	69b3      	ldr	r3, [r6, #24]
 8006cee:	b913      	cbnz	r3, 8006cf6 <__sfp+0x16>
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	f7ff ffbd 	bl	8006c70 <__sinit>
 8006cf6:	3648      	adds	r6, #72	; 0x48
 8006cf8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	d503      	bpl.n	8006d08 <__sfp+0x28>
 8006d00:	6833      	ldr	r3, [r6, #0]
 8006d02:	b30b      	cbz	r3, 8006d48 <__sfp+0x68>
 8006d04:	6836      	ldr	r6, [r6, #0]
 8006d06:	e7f7      	b.n	8006cf8 <__sfp+0x18>
 8006d08:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006d0c:	b9d5      	cbnz	r5, 8006d44 <__sfp+0x64>
 8006d0e:	4b16      	ldr	r3, [pc, #88]	; (8006d68 <__sfp+0x88>)
 8006d10:	60e3      	str	r3, [r4, #12]
 8006d12:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006d16:	6665      	str	r5, [r4, #100]	; 0x64
 8006d18:	f000 f84c 	bl	8006db4 <__retarget_lock_init_recursive>
 8006d1c:	f7ff ff96 	bl	8006c4c <__sfp_lock_release>
 8006d20:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006d24:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006d28:	6025      	str	r5, [r4, #0]
 8006d2a:	61a5      	str	r5, [r4, #24]
 8006d2c:	2208      	movs	r2, #8
 8006d2e:	4629      	mov	r1, r5
 8006d30:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d34:	f7fe fa46 	bl	80051c4 <memset>
 8006d38:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006d3c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006d40:	4620      	mov	r0, r4
 8006d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d44:	3468      	adds	r4, #104	; 0x68
 8006d46:	e7d9      	b.n	8006cfc <__sfp+0x1c>
 8006d48:	2104      	movs	r1, #4
 8006d4a:	4638      	mov	r0, r7
 8006d4c:	f7ff ff62 	bl	8006c14 <__sfmoreglue>
 8006d50:	4604      	mov	r4, r0
 8006d52:	6030      	str	r0, [r6, #0]
 8006d54:	2800      	cmp	r0, #0
 8006d56:	d1d5      	bne.n	8006d04 <__sfp+0x24>
 8006d58:	f7ff ff78 	bl	8006c4c <__sfp_lock_release>
 8006d5c:	230c      	movs	r3, #12
 8006d5e:	603b      	str	r3, [r7, #0]
 8006d60:	e7ee      	b.n	8006d40 <__sfp+0x60>
 8006d62:	bf00      	nop
 8006d64:	08007dac 	.word	0x08007dac
 8006d68:	ffff0001 	.word	0xffff0001

08006d6c <_fwalk_reent>:
 8006d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d70:	4606      	mov	r6, r0
 8006d72:	4688      	mov	r8, r1
 8006d74:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d78:	2700      	movs	r7, #0
 8006d7a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d7e:	f1b9 0901 	subs.w	r9, r9, #1
 8006d82:	d505      	bpl.n	8006d90 <_fwalk_reent+0x24>
 8006d84:	6824      	ldr	r4, [r4, #0]
 8006d86:	2c00      	cmp	r4, #0
 8006d88:	d1f7      	bne.n	8006d7a <_fwalk_reent+0xe>
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d90:	89ab      	ldrh	r3, [r5, #12]
 8006d92:	2b01      	cmp	r3, #1
 8006d94:	d907      	bls.n	8006da6 <_fwalk_reent+0x3a>
 8006d96:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	d003      	beq.n	8006da6 <_fwalk_reent+0x3a>
 8006d9e:	4629      	mov	r1, r5
 8006da0:	4630      	mov	r0, r6
 8006da2:	47c0      	blx	r8
 8006da4:	4307      	orrs	r7, r0
 8006da6:	3568      	adds	r5, #104	; 0x68
 8006da8:	e7e9      	b.n	8006d7e <_fwalk_reent+0x12>
	...

08006dac <_localeconv_r>:
 8006dac:	4800      	ldr	r0, [pc, #0]	; (8006db0 <_localeconv_r+0x4>)
 8006dae:	4770      	bx	lr
 8006db0:	20000160 	.word	0x20000160

08006db4 <__retarget_lock_init_recursive>:
 8006db4:	4770      	bx	lr

08006db6 <__retarget_lock_acquire_recursive>:
 8006db6:	4770      	bx	lr

08006db8 <__retarget_lock_release_recursive>:
 8006db8:	4770      	bx	lr

08006dba <__swhatbuf_r>:
 8006dba:	b570      	push	{r4, r5, r6, lr}
 8006dbc:	460e      	mov	r6, r1
 8006dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc2:	2900      	cmp	r1, #0
 8006dc4:	b096      	sub	sp, #88	; 0x58
 8006dc6:	4614      	mov	r4, r2
 8006dc8:	461d      	mov	r5, r3
 8006dca:	da08      	bge.n	8006dde <__swhatbuf_r+0x24>
 8006dcc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	602a      	str	r2, [r5, #0]
 8006dd4:	061a      	lsls	r2, r3, #24
 8006dd6:	d410      	bmi.n	8006dfa <__swhatbuf_r+0x40>
 8006dd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ddc:	e00e      	b.n	8006dfc <__swhatbuf_r+0x42>
 8006dde:	466a      	mov	r2, sp
 8006de0:	f000 fed2 	bl	8007b88 <_fstat_r>
 8006de4:	2800      	cmp	r0, #0
 8006de6:	dbf1      	blt.n	8006dcc <__swhatbuf_r+0x12>
 8006de8:	9a01      	ldr	r2, [sp, #4]
 8006dea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006dee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006df2:	425a      	negs	r2, r3
 8006df4:	415a      	adcs	r2, r3
 8006df6:	602a      	str	r2, [r5, #0]
 8006df8:	e7ee      	b.n	8006dd8 <__swhatbuf_r+0x1e>
 8006dfa:	2340      	movs	r3, #64	; 0x40
 8006dfc:	2000      	movs	r0, #0
 8006dfe:	6023      	str	r3, [r4, #0]
 8006e00:	b016      	add	sp, #88	; 0x58
 8006e02:	bd70      	pop	{r4, r5, r6, pc}

08006e04 <__smakebuf_r>:
 8006e04:	898b      	ldrh	r3, [r1, #12]
 8006e06:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e08:	079d      	lsls	r5, r3, #30
 8006e0a:	4606      	mov	r6, r0
 8006e0c:	460c      	mov	r4, r1
 8006e0e:	d507      	bpl.n	8006e20 <__smakebuf_r+0x1c>
 8006e10:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e14:	6023      	str	r3, [r4, #0]
 8006e16:	6123      	str	r3, [r4, #16]
 8006e18:	2301      	movs	r3, #1
 8006e1a:	6163      	str	r3, [r4, #20]
 8006e1c:	b002      	add	sp, #8
 8006e1e:	bd70      	pop	{r4, r5, r6, pc}
 8006e20:	ab01      	add	r3, sp, #4
 8006e22:	466a      	mov	r2, sp
 8006e24:	f7ff ffc9 	bl	8006dba <__swhatbuf_r>
 8006e28:	9900      	ldr	r1, [sp, #0]
 8006e2a:	4605      	mov	r5, r0
 8006e2c:	4630      	mov	r0, r6
 8006e2e:	f000 fc37 	bl	80076a0 <_malloc_r>
 8006e32:	b948      	cbnz	r0, 8006e48 <__smakebuf_r+0x44>
 8006e34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e38:	059a      	lsls	r2, r3, #22
 8006e3a:	d4ef      	bmi.n	8006e1c <__smakebuf_r+0x18>
 8006e3c:	f023 0303 	bic.w	r3, r3, #3
 8006e40:	f043 0302 	orr.w	r3, r3, #2
 8006e44:	81a3      	strh	r3, [r4, #12]
 8006e46:	e7e3      	b.n	8006e10 <__smakebuf_r+0xc>
 8006e48:	4b0d      	ldr	r3, [pc, #52]	; (8006e80 <__smakebuf_r+0x7c>)
 8006e4a:	62b3      	str	r3, [r6, #40]	; 0x28
 8006e4c:	89a3      	ldrh	r3, [r4, #12]
 8006e4e:	6020      	str	r0, [r4, #0]
 8006e50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e54:	81a3      	strh	r3, [r4, #12]
 8006e56:	9b00      	ldr	r3, [sp, #0]
 8006e58:	6163      	str	r3, [r4, #20]
 8006e5a:	9b01      	ldr	r3, [sp, #4]
 8006e5c:	6120      	str	r0, [r4, #16]
 8006e5e:	b15b      	cbz	r3, 8006e78 <__smakebuf_r+0x74>
 8006e60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e64:	4630      	mov	r0, r6
 8006e66:	f000 fea1 	bl	8007bac <_isatty_r>
 8006e6a:	b128      	cbz	r0, 8006e78 <__smakebuf_r+0x74>
 8006e6c:	89a3      	ldrh	r3, [r4, #12]
 8006e6e:	f023 0303 	bic.w	r3, r3, #3
 8006e72:	f043 0301 	orr.w	r3, r3, #1
 8006e76:	81a3      	strh	r3, [r4, #12]
 8006e78:	89a0      	ldrh	r0, [r4, #12]
 8006e7a:	4305      	orrs	r5, r0
 8006e7c:	81a5      	strh	r5, [r4, #12]
 8006e7e:	e7cd      	b.n	8006e1c <__smakebuf_r+0x18>
 8006e80:	08006c09 	.word	0x08006c09

08006e84 <malloc>:
 8006e84:	4b02      	ldr	r3, [pc, #8]	; (8006e90 <malloc+0xc>)
 8006e86:	4601      	mov	r1, r0
 8006e88:	6818      	ldr	r0, [r3, #0]
 8006e8a:	f000 bc09 	b.w	80076a0 <_malloc_r>
 8006e8e:	bf00      	nop
 8006e90:	2000000c 	.word	0x2000000c

08006e94 <_Balloc>:
 8006e94:	b570      	push	{r4, r5, r6, lr}
 8006e96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006e98:	4604      	mov	r4, r0
 8006e9a:	460d      	mov	r5, r1
 8006e9c:	b976      	cbnz	r6, 8006ebc <_Balloc+0x28>
 8006e9e:	2010      	movs	r0, #16
 8006ea0:	f7ff fff0 	bl	8006e84 <malloc>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	6260      	str	r0, [r4, #36]	; 0x24
 8006ea8:	b920      	cbnz	r0, 8006eb4 <_Balloc+0x20>
 8006eaa:	4b18      	ldr	r3, [pc, #96]	; (8006f0c <_Balloc+0x78>)
 8006eac:	4818      	ldr	r0, [pc, #96]	; (8006f10 <_Balloc+0x7c>)
 8006eae:	2166      	movs	r1, #102	; 0x66
 8006eb0:	f000 fe2a 	bl	8007b08 <__assert_func>
 8006eb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006eb8:	6006      	str	r6, [r0, #0]
 8006eba:	60c6      	str	r6, [r0, #12]
 8006ebc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006ebe:	68f3      	ldr	r3, [r6, #12]
 8006ec0:	b183      	cbz	r3, 8006ee4 <_Balloc+0x50>
 8006ec2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ec4:	68db      	ldr	r3, [r3, #12]
 8006ec6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006eca:	b9b8      	cbnz	r0, 8006efc <_Balloc+0x68>
 8006ecc:	2101      	movs	r1, #1
 8006ece:	fa01 f605 	lsl.w	r6, r1, r5
 8006ed2:	1d72      	adds	r2, r6, #5
 8006ed4:	0092      	lsls	r2, r2, #2
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	f000 fb60 	bl	800759c <_calloc_r>
 8006edc:	b160      	cbz	r0, 8006ef8 <_Balloc+0x64>
 8006ede:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006ee2:	e00e      	b.n	8006f02 <_Balloc+0x6e>
 8006ee4:	2221      	movs	r2, #33	; 0x21
 8006ee6:	2104      	movs	r1, #4
 8006ee8:	4620      	mov	r0, r4
 8006eea:	f000 fb57 	bl	800759c <_calloc_r>
 8006eee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ef0:	60f0      	str	r0, [r6, #12]
 8006ef2:	68db      	ldr	r3, [r3, #12]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1e4      	bne.n	8006ec2 <_Balloc+0x2e>
 8006ef8:	2000      	movs	r0, #0
 8006efa:	bd70      	pop	{r4, r5, r6, pc}
 8006efc:	6802      	ldr	r2, [r0, #0]
 8006efe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006f02:	2300      	movs	r3, #0
 8006f04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006f08:	e7f7      	b.n	8006efa <_Balloc+0x66>
 8006f0a:	bf00      	nop
 8006f0c:	08007df1 	.word	0x08007df1
 8006f10:	08007ed4 	.word	0x08007ed4

08006f14 <_Bfree>:
 8006f14:	b570      	push	{r4, r5, r6, lr}
 8006f16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006f18:	4605      	mov	r5, r0
 8006f1a:	460c      	mov	r4, r1
 8006f1c:	b976      	cbnz	r6, 8006f3c <_Bfree+0x28>
 8006f1e:	2010      	movs	r0, #16
 8006f20:	f7ff ffb0 	bl	8006e84 <malloc>
 8006f24:	4602      	mov	r2, r0
 8006f26:	6268      	str	r0, [r5, #36]	; 0x24
 8006f28:	b920      	cbnz	r0, 8006f34 <_Bfree+0x20>
 8006f2a:	4b09      	ldr	r3, [pc, #36]	; (8006f50 <_Bfree+0x3c>)
 8006f2c:	4809      	ldr	r0, [pc, #36]	; (8006f54 <_Bfree+0x40>)
 8006f2e:	218a      	movs	r1, #138	; 0x8a
 8006f30:	f000 fdea 	bl	8007b08 <__assert_func>
 8006f34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f38:	6006      	str	r6, [r0, #0]
 8006f3a:	60c6      	str	r6, [r0, #12]
 8006f3c:	b13c      	cbz	r4, 8006f4e <_Bfree+0x3a>
 8006f3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006f40:	6862      	ldr	r2, [r4, #4]
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f48:	6021      	str	r1, [r4, #0]
 8006f4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006f4e:	bd70      	pop	{r4, r5, r6, pc}
 8006f50:	08007df1 	.word	0x08007df1
 8006f54:	08007ed4 	.word	0x08007ed4

08006f58 <__multadd>:
 8006f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f5c:	690d      	ldr	r5, [r1, #16]
 8006f5e:	4607      	mov	r7, r0
 8006f60:	460c      	mov	r4, r1
 8006f62:	461e      	mov	r6, r3
 8006f64:	f101 0c14 	add.w	ip, r1, #20
 8006f68:	2000      	movs	r0, #0
 8006f6a:	f8dc 3000 	ldr.w	r3, [ip]
 8006f6e:	b299      	uxth	r1, r3
 8006f70:	fb02 6101 	mla	r1, r2, r1, r6
 8006f74:	0c1e      	lsrs	r6, r3, #16
 8006f76:	0c0b      	lsrs	r3, r1, #16
 8006f78:	fb02 3306 	mla	r3, r2, r6, r3
 8006f7c:	b289      	uxth	r1, r1
 8006f7e:	3001      	adds	r0, #1
 8006f80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006f84:	4285      	cmp	r5, r0
 8006f86:	f84c 1b04 	str.w	r1, [ip], #4
 8006f8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006f8e:	dcec      	bgt.n	8006f6a <__multadd+0x12>
 8006f90:	b30e      	cbz	r6, 8006fd6 <__multadd+0x7e>
 8006f92:	68a3      	ldr	r3, [r4, #8]
 8006f94:	42ab      	cmp	r3, r5
 8006f96:	dc19      	bgt.n	8006fcc <__multadd+0x74>
 8006f98:	6861      	ldr	r1, [r4, #4]
 8006f9a:	4638      	mov	r0, r7
 8006f9c:	3101      	adds	r1, #1
 8006f9e:	f7ff ff79 	bl	8006e94 <_Balloc>
 8006fa2:	4680      	mov	r8, r0
 8006fa4:	b928      	cbnz	r0, 8006fb2 <__multadd+0x5a>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	4b0c      	ldr	r3, [pc, #48]	; (8006fdc <__multadd+0x84>)
 8006faa:	480d      	ldr	r0, [pc, #52]	; (8006fe0 <__multadd+0x88>)
 8006fac:	21b5      	movs	r1, #181	; 0xb5
 8006fae:	f000 fdab 	bl	8007b08 <__assert_func>
 8006fb2:	6922      	ldr	r2, [r4, #16]
 8006fb4:	3202      	adds	r2, #2
 8006fb6:	f104 010c 	add.w	r1, r4, #12
 8006fba:	0092      	lsls	r2, r2, #2
 8006fbc:	300c      	adds	r0, #12
 8006fbe:	f7fe f8f3 	bl	80051a8 <memcpy>
 8006fc2:	4621      	mov	r1, r4
 8006fc4:	4638      	mov	r0, r7
 8006fc6:	f7ff ffa5 	bl	8006f14 <_Bfree>
 8006fca:	4644      	mov	r4, r8
 8006fcc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006fd0:	3501      	adds	r5, #1
 8006fd2:	615e      	str	r6, [r3, #20]
 8006fd4:	6125      	str	r5, [r4, #16]
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fdc:	08007e63 	.word	0x08007e63
 8006fe0:	08007ed4 	.word	0x08007ed4

08006fe4 <__hi0bits>:
 8006fe4:	0c03      	lsrs	r3, r0, #16
 8006fe6:	041b      	lsls	r3, r3, #16
 8006fe8:	b9d3      	cbnz	r3, 8007020 <__hi0bits+0x3c>
 8006fea:	0400      	lsls	r0, r0, #16
 8006fec:	2310      	movs	r3, #16
 8006fee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006ff2:	bf04      	itt	eq
 8006ff4:	0200      	lsleq	r0, r0, #8
 8006ff6:	3308      	addeq	r3, #8
 8006ff8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006ffc:	bf04      	itt	eq
 8006ffe:	0100      	lsleq	r0, r0, #4
 8007000:	3304      	addeq	r3, #4
 8007002:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007006:	bf04      	itt	eq
 8007008:	0080      	lsleq	r0, r0, #2
 800700a:	3302      	addeq	r3, #2
 800700c:	2800      	cmp	r0, #0
 800700e:	db05      	blt.n	800701c <__hi0bits+0x38>
 8007010:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007014:	f103 0301 	add.w	r3, r3, #1
 8007018:	bf08      	it	eq
 800701a:	2320      	moveq	r3, #32
 800701c:	4618      	mov	r0, r3
 800701e:	4770      	bx	lr
 8007020:	2300      	movs	r3, #0
 8007022:	e7e4      	b.n	8006fee <__hi0bits+0xa>

08007024 <__lo0bits>:
 8007024:	6803      	ldr	r3, [r0, #0]
 8007026:	f013 0207 	ands.w	r2, r3, #7
 800702a:	4601      	mov	r1, r0
 800702c:	d00b      	beq.n	8007046 <__lo0bits+0x22>
 800702e:	07da      	lsls	r2, r3, #31
 8007030:	d423      	bmi.n	800707a <__lo0bits+0x56>
 8007032:	0798      	lsls	r0, r3, #30
 8007034:	bf49      	itett	mi
 8007036:	085b      	lsrmi	r3, r3, #1
 8007038:	089b      	lsrpl	r3, r3, #2
 800703a:	2001      	movmi	r0, #1
 800703c:	600b      	strmi	r3, [r1, #0]
 800703e:	bf5c      	itt	pl
 8007040:	600b      	strpl	r3, [r1, #0]
 8007042:	2002      	movpl	r0, #2
 8007044:	4770      	bx	lr
 8007046:	b298      	uxth	r0, r3
 8007048:	b9a8      	cbnz	r0, 8007076 <__lo0bits+0x52>
 800704a:	0c1b      	lsrs	r3, r3, #16
 800704c:	2010      	movs	r0, #16
 800704e:	b2da      	uxtb	r2, r3
 8007050:	b90a      	cbnz	r2, 8007056 <__lo0bits+0x32>
 8007052:	3008      	adds	r0, #8
 8007054:	0a1b      	lsrs	r3, r3, #8
 8007056:	071a      	lsls	r2, r3, #28
 8007058:	bf04      	itt	eq
 800705a:	091b      	lsreq	r3, r3, #4
 800705c:	3004      	addeq	r0, #4
 800705e:	079a      	lsls	r2, r3, #30
 8007060:	bf04      	itt	eq
 8007062:	089b      	lsreq	r3, r3, #2
 8007064:	3002      	addeq	r0, #2
 8007066:	07da      	lsls	r2, r3, #31
 8007068:	d403      	bmi.n	8007072 <__lo0bits+0x4e>
 800706a:	085b      	lsrs	r3, r3, #1
 800706c:	f100 0001 	add.w	r0, r0, #1
 8007070:	d005      	beq.n	800707e <__lo0bits+0x5a>
 8007072:	600b      	str	r3, [r1, #0]
 8007074:	4770      	bx	lr
 8007076:	4610      	mov	r0, r2
 8007078:	e7e9      	b.n	800704e <__lo0bits+0x2a>
 800707a:	2000      	movs	r0, #0
 800707c:	4770      	bx	lr
 800707e:	2020      	movs	r0, #32
 8007080:	4770      	bx	lr
	...

08007084 <__i2b>:
 8007084:	b510      	push	{r4, lr}
 8007086:	460c      	mov	r4, r1
 8007088:	2101      	movs	r1, #1
 800708a:	f7ff ff03 	bl	8006e94 <_Balloc>
 800708e:	4602      	mov	r2, r0
 8007090:	b928      	cbnz	r0, 800709e <__i2b+0x1a>
 8007092:	4b05      	ldr	r3, [pc, #20]	; (80070a8 <__i2b+0x24>)
 8007094:	4805      	ldr	r0, [pc, #20]	; (80070ac <__i2b+0x28>)
 8007096:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800709a:	f000 fd35 	bl	8007b08 <__assert_func>
 800709e:	2301      	movs	r3, #1
 80070a0:	6144      	str	r4, [r0, #20]
 80070a2:	6103      	str	r3, [r0, #16]
 80070a4:	bd10      	pop	{r4, pc}
 80070a6:	bf00      	nop
 80070a8:	08007e63 	.word	0x08007e63
 80070ac:	08007ed4 	.word	0x08007ed4

080070b0 <__multiply>:
 80070b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b4:	4691      	mov	r9, r2
 80070b6:	690a      	ldr	r2, [r1, #16]
 80070b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80070bc:	429a      	cmp	r2, r3
 80070be:	bfb8      	it	lt
 80070c0:	460b      	movlt	r3, r1
 80070c2:	460c      	mov	r4, r1
 80070c4:	bfbc      	itt	lt
 80070c6:	464c      	movlt	r4, r9
 80070c8:	4699      	movlt	r9, r3
 80070ca:	6927      	ldr	r7, [r4, #16]
 80070cc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80070d0:	68a3      	ldr	r3, [r4, #8]
 80070d2:	6861      	ldr	r1, [r4, #4]
 80070d4:	eb07 060a 	add.w	r6, r7, sl
 80070d8:	42b3      	cmp	r3, r6
 80070da:	b085      	sub	sp, #20
 80070dc:	bfb8      	it	lt
 80070de:	3101      	addlt	r1, #1
 80070e0:	f7ff fed8 	bl	8006e94 <_Balloc>
 80070e4:	b930      	cbnz	r0, 80070f4 <__multiply+0x44>
 80070e6:	4602      	mov	r2, r0
 80070e8:	4b44      	ldr	r3, [pc, #272]	; (80071fc <__multiply+0x14c>)
 80070ea:	4845      	ldr	r0, [pc, #276]	; (8007200 <__multiply+0x150>)
 80070ec:	f240 115d 	movw	r1, #349	; 0x15d
 80070f0:	f000 fd0a 	bl	8007b08 <__assert_func>
 80070f4:	f100 0514 	add.w	r5, r0, #20
 80070f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80070fc:	462b      	mov	r3, r5
 80070fe:	2200      	movs	r2, #0
 8007100:	4543      	cmp	r3, r8
 8007102:	d321      	bcc.n	8007148 <__multiply+0x98>
 8007104:	f104 0314 	add.w	r3, r4, #20
 8007108:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800710c:	f109 0314 	add.w	r3, r9, #20
 8007110:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007114:	9202      	str	r2, [sp, #8]
 8007116:	1b3a      	subs	r2, r7, r4
 8007118:	3a15      	subs	r2, #21
 800711a:	f022 0203 	bic.w	r2, r2, #3
 800711e:	3204      	adds	r2, #4
 8007120:	f104 0115 	add.w	r1, r4, #21
 8007124:	428f      	cmp	r7, r1
 8007126:	bf38      	it	cc
 8007128:	2204      	movcc	r2, #4
 800712a:	9201      	str	r2, [sp, #4]
 800712c:	9a02      	ldr	r2, [sp, #8]
 800712e:	9303      	str	r3, [sp, #12]
 8007130:	429a      	cmp	r2, r3
 8007132:	d80c      	bhi.n	800714e <__multiply+0x9e>
 8007134:	2e00      	cmp	r6, #0
 8007136:	dd03      	ble.n	8007140 <__multiply+0x90>
 8007138:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800713c:	2b00      	cmp	r3, #0
 800713e:	d05a      	beq.n	80071f6 <__multiply+0x146>
 8007140:	6106      	str	r6, [r0, #16]
 8007142:	b005      	add	sp, #20
 8007144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007148:	f843 2b04 	str.w	r2, [r3], #4
 800714c:	e7d8      	b.n	8007100 <__multiply+0x50>
 800714e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007152:	f1ba 0f00 	cmp.w	sl, #0
 8007156:	d024      	beq.n	80071a2 <__multiply+0xf2>
 8007158:	f104 0e14 	add.w	lr, r4, #20
 800715c:	46a9      	mov	r9, r5
 800715e:	f04f 0c00 	mov.w	ip, #0
 8007162:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007166:	f8d9 1000 	ldr.w	r1, [r9]
 800716a:	fa1f fb82 	uxth.w	fp, r2
 800716e:	b289      	uxth	r1, r1
 8007170:	fb0a 110b 	mla	r1, sl, fp, r1
 8007174:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007178:	f8d9 2000 	ldr.w	r2, [r9]
 800717c:	4461      	add	r1, ip
 800717e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007182:	fb0a c20b 	mla	r2, sl, fp, ip
 8007186:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800718a:	b289      	uxth	r1, r1
 800718c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007190:	4577      	cmp	r7, lr
 8007192:	f849 1b04 	str.w	r1, [r9], #4
 8007196:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800719a:	d8e2      	bhi.n	8007162 <__multiply+0xb2>
 800719c:	9a01      	ldr	r2, [sp, #4]
 800719e:	f845 c002 	str.w	ip, [r5, r2]
 80071a2:	9a03      	ldr	r2, [sp, #12]
 80071a4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80071a8:	3304      	adds	r3, #4
 80071aa:	f1b9 0f00 	cmp.w	r9, #0
 80071ae:	d020      	beq.n	80071f2 <__multiply+0x142>
 80071b0:	6829      	ldr	r1, [r5, #0]
 80071b2:	f104 0c14 	add.w	ip, r4, #20
 80071b6:	46ae      	mov	lr, r5
 80071b8:	f04f 0a00 	mov.w	sl, #0
 80071bc:	f8bc b000 	ldrh.w	fp, [ip]
 80071c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80071c4:	fb09 220b 	mla	r2, r9, fp, r2
 80071c8:	4492      	add	sl, r2
 80071ca:	b289      	uxth	r1, r1
 80071cc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80071d0:	f84e 1b04 	str.w	r1, [lr], #4
 80071d4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80071d8:	f8be 1000 	ldrh.w	r1, [lr]
 80071dc:	0c12      	lsrs	r2, r2, #16
 80071de:	fb09 1102 	mla	r1, r9, r2, r1
 80071e2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80071e6:	4567      	cmp	r7, ip
 80071e8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80071ec:	d8e6      	bhi.n	80071bc <__multiply+0x10c>
 80071ee:	9a01      	ldr	r2, [sp, #4]
 80071f0:	50a9      	str	r1, [r5, r2]
 80071f2:	3504      	adds	r5, #4
 80071f4:	e79a      	b.n	800712c <__multiply+0x7c>
 80071f6:	3e01      	subs	r6, #1
 80071f8:	e79c      	b.n	8007134 <__multiply+0x84>
 80071fa:	bf00      	nop
 80071fc:	08007e63 	.word	0x08007e63
 8007200:	08007ed4 	.word	0x08007ed4

08007204 <__pow5mult>:
 8007204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007208:	4615      	mov	r5, r2
 800720a:	f012 0203 	ands.w	r2, r2, #3
 800720e:	4606      	mov	r6, r0
 8007210:	460f      	mov	r7, r1
 8007212:	d007      	beq.n	8007224 <__pow5mult+0x20>
 8007214:	4c25      	ldr	r4, [pc, #148]	; (80072ac <__pow5mult+0xa8>)
 8007216:	3a01      	subs	r2, #1
 8007218:	2300      	movs	r3, #0
 800721a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800721e:	f7ff fe9b 	bl	8006f58 <__multadd>
 8007222:	4607      	mov	r7, r0
 8007224:	10ad      	asrs	r5, r5, #2
 8007226:	d03d      	beq.n	80072a4 <__pow5mult+0xa0>
 8007228:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800722a:	b97c      	cbnz	r4, 800724c <__pow5mult+0x48>
 800722c:	2010      	movs	r0, #16
 800722e:	f7ff fe29 	bl	8006e84 <malloc>
 8007232:	4602      	mov	r2, r0
 8007234:	6270      	str	r0, [r6, #36]	; 0x24
 8007236:	b928      	cbnz	r0, 8007244 <__pow5mult+0x40>
 8007238:	4b1d      	ldr	r3, [pc, #116]	; (80072b0 <__pow5mult+0xac>)
 800723a:	481e      	ldr	r0, [pc, #120]	; (80072b4 <__pow5mult+0xb0>)
 800723c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007240:	f000 fc62 	bl	8007b08 <__assert_func>
 8007244:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007248:	6004      	str	r4, [r0, #0]
 800724a:	60c4      	str	r4, [r0, #12]
 800724c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007250:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007254:	b94c      	cbnz	r4, 800726a <__pow5mult+0x66>
 8007256:	f240 2171 	movw	r1, #625	; 0x271
 800725a:	4630      	mov	r0, r6
 800725c:	f7ff ff12 	bl	8007084 <__i2b>
 8007260:	2300      	movs	r3, #0
 8007262:	f8c8 0008 	str.w	r0, [r8, #8]
 8007266:	4604      	mov	r4, r0
 8007268:	6003      	str	r3, [r0, #0]
 800726a:	f04f 0900 	mov.w	r9, #0
 800726e:	07eb      	lsls	r3, r5, #31
 8007270:	d50a      	bpl.n	8007288 <__pow5mult+0x84>
 8007272:	4639      	mov	r1, r7
 8007274:	4622      	mov	r2, r4
 8007276:	4630      	mov	r0, r6
 8007278:	f7ff ff1a 	bl	80070b0 <__multiply>
 800727c:	4639      	mov	r1, r7
 800727e:	4680      	mov	r8, r0
 8007280:	4630      	mov	r0, r6
 8007282:	f7ff fe47 	bl	8006f14 <_Bfree>
 8007286:	4647      	mov	r7, r8
 8007288:	106d      	asrs	r5, r5, #1
 800728a:	d00b      	beq.n	80072a4 <__pow5mult+0xa0>
 800728c:	6820      	ldr	r0, [r4, #0]
 800728e:	b938      	cbnz	r0, 80072a0 <__pow5mult+0x9c>
 8007290:	4622      	mov	r2, r4
 8007292:	4621      	mov	r1, r4
 8007294:	4630      	mov	r0, r6
 8007296:	f7ff ff0b 	bl	80070b0 <__multiply>
 800729a:	6020      	str	r0, [r4, #0]
 800729c:	f8c0 9000 	str.w	r9, [r0]
 80072a0:	4604      	mov	r4, r0
 80072a2:	e7e4      	b.n	800726e <__pow5mult+0x6a>
 80072a4:	4638      	mov	r0, r7
 80072a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072aa:	bf00      	nop
 80072ac:	08008020 	.word	0x08008020
 80072b0:	08007df1 	.word	0x08007df1
 80072b4:	08007ed4 	.word	0x08007ed4

080072b8 <__lshift>:
 80072b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072bc:	460c      	mov	r4, r1
 80072be:	6849      	ldr	r1, [r1, #4]
 80072c0:	6923      	ldr	r3, [r4, #16]
 80072c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80072c6:	68a3      	ldr	r3, [r4, #8]
 80072c8:	4607      	mov	r7, r0
 80072ca:	4691      	mov	r9, r2
 80072cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80072d0:	f108 0601 	add.w	r6, r8, #1
 80072d4:	42b3      	cmp	r3, r6
 80072d6:	db0b      	blt.n	80072f0 <__lshift+0x38>
 80072d8:	4638      	mov	r0, r7
 80072da:	f7ff fddb 	bl	8006e94 <_Balloc>
 80072de:	4605      	mov	r5, r0
 80072e0:	b948      	cbnz	r0, 80072f6 <__lshift+0x3e>
 80072e2:	4602      	mov	r2, r0
 80072e4:	4b2a      	ldr	r3, [pc, #168]	; (8007390 <__lshift+0xd8>)
 80072e6:	482b      	ldr	r0, [pc, #172]	; (8007394 <__lshift+0xdc>)
 80072e8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80072ec:	f000 fc0c 	bl	8007b08 <__assert_func>
 80072f0:	3101      	adds	r1, #1
 80072f2:	005b      	lsls	r3, r3, #1
 80072f4:	e7ee      	b.n	80072d4 <__lshift+0x1c>
 80072f6:	2300      	movs	r3, #0
 80072f8:	f100 0114 	add.w	r1, r0, #20
 80072fc:	f100 0210 	add.w	r2, r0, #16
 8007300:	4618      	mov	r0, r3
 8007302:	4553      	cmp	r3, sl
 8007304:	db37      	blt.n	8007376 <__lshift+0xbe>
 8007306:	6920      	ldr	r0, [r4, #16]
 8007308:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800730c:	f104 0314 	add.w	r3, r4, #20
 8007310:	f019 091f 	ands.w	r9, r9, #31
 8007314:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007318:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800731c:	d02f      	beq.n	800737e <__lshift+0xc6>
 800731e:	f1c9 0e20 	rsb	lr, r9, #32
 8007322:	468a      	mov	sl, r1
 8007324:	f04f 0c00 	mov.w	ip, #0
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	fa02 f209 	lsl.w	r2, r2, r9
 800732e:	ea42 020c 	orr.w	r2, r2, ip
 8007332:	f84a 2b04 	str.w	r2, [sl], #4
 8007336:	f853 2b04 	ldr.w	r2, [r3], #4
 800733a:	4298      	cmp	r0, r3
 800733c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007340:	d8f2      	bhi.n	8007328 <__lshift+0x70>
 8007342:	1b03      	subs	r3, r0, r4
 8007344:	3b15      	subs	r3, #21
 8007346:	f023 0303 	bic.w	r3, r3, #3
 800734a:	3304      	adds	r3, #4
 800734c:	f104 0215 	add.w	r2, r4, #21
 8007350:	4290      	cmp	r0, r2
 8007352:	bf38      	it	cc
 8007354:	2304      	movcc	r3, #4
 8007356:	f841 c003 	str.w	ip, [r1, r3]
 800735a:	f1bc 0f00 	cmp.w	ip, #0
 800735e:	d001      	beq.n	8007364 <__lshift+0xac>
 8007360:	f108 0602 	add.w	r6, r8, #2
 8007364:	3e01      	subs	r6, #1
 8007366:	4638      	mov	r0, r7
 8007368:	612e      	str	r6, [r5, #16]
 800736a:	4621      	mov	r1, r4
 800736c:	f7ff fdd2 	bl	8006f14 <_Bfree>
 8007370:	4628      	mov	r0, r5
 8007372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007376:	f842 0f04 	str.w	r0, [r2, #4]!
 800737a:	3301      	adds	r3, #1
 800737c:	e7c1      	b.n	8007302 <__lshift+0x4a>
 800737e:	3904      	subs	r1, #4
 8007380:	f853 2b04 	ldr.w	r2, [r3], #4
 8007384:	f841 2f04 	str.w	r2, [r1, #4]!
 8007388:	4298      	cmp	r0, r3
 800738a:	d8f9      	bhi.n	8007380 <__lshift+0xc8>
 800738c:	e7ea      	b.n	8007364 <__lshift+0xac>
 800738e:	bf00      	nop
 8007390:	08007e63 	.word	0x08007e63
 8007394:	08007ed4 	.word	0x08007ed4

08007398 <__mcmp>:
 8007398:	b530      	push	{r4, r5, lr}
 800739a:	6902      	ldr	r2, [r0, #16]
 800739c:	690c      	ldr	r4, [r1, #16]
 800739e:	1b12      	subs	r2, r2, r4
 80073a0:	d10e      	bne.n	80073c0 <__mcmp+0x28>
 80073a2:	f100 0314 	add.w	r3, r0, #20
 80073a6:	3114      	adds	r1, #20
 80073a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80073ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80073b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80073b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80073b8:	42a5      	cmp	r5, r4
 80073ba:	d003      	beq.n	80073c4 <__mcmp+0x2c>
 80073bc:	d305      	bcc.n	80073ca <__mcmp+0x32>
 80073be:	2201      	movs	r2, #1
 80073c0:	4610      	mov	r0, r2
 80073c2:	bd30      	pop	{r4, r5, pc}
 80073c4:	4283      	cmp	r3, r0
 80073c6:	d3f3      	bcc.n	80073b0 <__mcmp+0x18>
 80073c8:	e7fa      	b.n	80073c0 <__mcmp+0x28>
 80073ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80073ce:	e7f7      	b.n	80073c0 <__mcmp+0x28>

080073d0 <__mdiff>:
 80073d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073d4:	460c      	mov	r4, r1
 80073d6:	4606      	mov	r6, r0
 80073d8:	4611      	mov	r1, r2
 80073da:	4620      	mov	r0, r4
 80073dc:	4690      	mov	r8, r2
 80073de:	f7ff ffdb 	bl	8007398 <__mcmp>
 80073e2:	1e05      	subs	r5, r0, #0
 80073e4:	d110      	bne.n	8007408 <__mdiff+0x38>
 80073e6:	4629      	mov	r1, r5
 80073e8:	4630      	mov	r0, r6
 80073ea:	f7ff fd53 	bl	8006e94 <_Balloc>
 80073ee:	b930      	cbnz	r0, 80073fe <__mdiff+0x2e>
 80073f0:	4b3a      	ldr	r3, [pc, #232]	; (80074dc <__mdiff+0x10c>)
 80073f2:	4602      	mov	r2, r0
 80073f4:	f240 2132 	movw	r1, #562	; 0x232
 80073f8:	4839      	ldr	r0, [pc, #228]	; (80074e0 <__mdiff+0x110>)
 80073fa:	f000 fb85 	bl	8007b08 <__assert_func>
 80073fe:	2301      	movs	r3, #1
 8007400:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007404:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007408:	bfa4      	itt	ge
 800740a:	4643      	movge	r3, r8
 800740c:	46a0      	movge	r8, r4
 800740e:	4630      	mov	r0, r6
 8007410:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007414:	bfa6      	itte	ge
 8007416:	461c      	movge	r4, r3
 8007418:	2500      	movge	r5, #0
 800741a:	2501      	movlt	r5, #1
 800741c:	f7ff fd3a 	bl	8006e94 <_Balloc>
 8007420:	b920      	cbnz	r0, 800742c <__mdiff+0x5c>
 8007422:	4b2e      	ldr	r3, [pc, #184]	; (80074dc <__mdiff+0x10c>)
 8007424:	4602      	mov	r2, r0
 8007426:	f44f 7110 	mov.w	r1, #576	; 0x240
 800742a:	e7e5      	b.n	80073f8 <__mdiff+0x28>
 800742c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007430:	6926      	ldr	r6, [r4, #16]
 8007432:	60c5      	str	r5, [r0, #12]
 8007434:	f104 0914 	add.w	r9, r4, #20
 8007438:	f108 0514 	add.w	r5, r8, #20
 800743c:	f100 0e14 	add.w	lr, r0, #20
 8007440:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007444:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007448:	f108 0210 	add.w	r2, r8, #16
 800744c:	46f2      	mov	sl, lr
 800744e:	2100      	movs	r1, #0
 8007450:	f859 3b04 	ldr.w	r3, [r9], #4
 8007454:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007458:	fa1f f883 	uxth.w	r8, r3
 800745c:	fa11 f18b 	uxtah	r1, r1, fp
 8007460:	0c1b      	lsrs	r3, r3, #16
 8007462:	eba1 0808 	sub.w	r8, r1, r8
 8007466:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800746a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800746e:	fa1f f888 	uxth.w	r8, r8
 8007472:	1419      	asrs	r1, r3, #16
 8007474:	454e      	cmp	r6, r9
 8007476:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800747a:	f84a 3b04 	str.w	r3, [sl], #4
 800747e:	d8e7      	bhi.n	8007450 <__mdiff+0x80>
 8007480:	1b33      	subs	r3, r6, r4
 8007482:	3b15      	subs	r3, #21
 8007484:	f023 0303 	bic.w	r3, r3, #3
 8007488:	3304      	adds	r3, #4
 800748a:	3415      	adds	r4, #21
 800748c:	42a6      	cmp	r6, r4
 800748e:	bf38      	it	cc
 8007490:	2304      	movcc	r3, #4
 8007492:	441d      	add	r5, r3
 8007494:	4473      	add	r3, lr
 8007496:	469e      	mov	lr, r3
 8007498:	462e      	mov	r6, r5
 800749a:	4566      	cmp	r6, ip
 800749c:	d30e      	bcc.n	80074bc <__mdiff+0xec>
 800749e:	f10c 0203 	add.w	r2, ip, #3
 80074a2:	1b52      	subs	r2, r2, r5
 80074a4:	f022 0203 	bic.w	r2, r2, #3
 80074a8:	3d03      	subs	r5, #3
 80074aa:	45ac      	cmp	ip, r5
 80074ac:	bf38      	it	cc
 80074ae:	2200      	movcc	r2, #0
 80074b0:	441a      	add	r2, r3
 80074b2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80074b6:	b17b      	cbz	r3, 80074d8 <__mdiff+0x108>
 80074b8:	6107      	str	r7, [r0, #16]
 80074ba:	e7a3      	b.n	8007404 <__mdiff+0x34>
 80074bc:	f856 8b04 	ldr.w	r8, [r6], #4
 80074c0:	fa11 f288 	uxtah	r2, r1, r8
 80074c4:	1414      	asrs	r4, r2, #16
 80074c6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80074ca:	b292      	uxth	r2, r2
 80074cc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80074d0:	f84e 2b04 	str.w	r2, [lr], #4
 80074d4:	1421      	asrs	r1, r4, #16
 80074d6:	e7e0      	b.n	800749a <__mdiff+0xca>
 80074d8:	3f01      	subs	r7, #1
 80074da:	e7ea      	b.n	80074b2 <__mdiff+0xe2>
 80074dc:	08007e63 	.word	0x08007e63
 80074e0:	08007ed4 	.word	0x08007ed4

080074e4 <__d2b>:
 80074e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80074e8:	4689      	mov	r9, r1
 80074ea:	2101      	movs	r1, #1
 80074ec:	ec57 6b10 	vmov	r6, r7, d0
 80074f0:	4690      	mov	r8, r2
 80074f2:	f7ff fccf 	bl	8006e94 <_Balloc>
 80074f6:	4604      	mov	r4, r0
 80074f8:	b930      	cbnz	r0, 8007508 <__d2b+0x24>
 80074fa:	4602      	mov	r2, r0
 80074fc:	4b25      	ldr	r3, [pc, #148]	; (8007594 <__d2b+0xb0>)
 80074fe:	4826      	ldr	r0, [pc, #152]	; (8007598 <__d2b+0xb4>)
 8007500:	f240 310a 	movw	r1, #778	; 0x30a
 8007504:	f000 fb00 	bl	8007b08 <__assert_func>
 8007508:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800750c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007510:	bb35      	cbnz	r5, 8007560 <__d2b+0x7c>
 8007512:	2e00      	cmp	r6, #0
 8007514:	9301      	str	r3, [sp, #4]
 8007516:	d028      	beq.n	800756a <__d2b+0x86>
 8007518:	4668      	mov	r0, sp
 800751a:	9600      	str	r6, [sp, #0]
 800751c:	f7ff fd82 	bl	8007024 <__lo0bits>
 8007520:	9900      	ldr	r1, [sp, #0]
 8007522:	b300      	cbz	r0, 8007566 <__d2b+0x82>
 8007524:	9a01      	ldr	r2, [sp, #4]
 8007526:	f1c0 0320 	rsb	r3, r0, #32
 800752a:	fa02 f303 	lsl.w	r3, r2, r3
 800752e:	430b      	orrs	r3, r1
 8007530:	40c2      	lsrs	r2, r0
 8007532:	6163      	str	r3, [r4, #20]
 8007534:	9201      	str	r2, [sp, #4]
 8007536:	9b01      	ldr	r3, [sp, #4]
 8007538:	61a3      	str	r3, [r4, #24]
 800753a:	2b00      	cmp	r3, #0
 800753c:	bf14      	ite	ne
 800753e:	2202      	movne	r2, #2
 8007540:	2201      	moveq	r2, #1
 8007542:	6122      	str	r2, [r4, #16]
 8007544:	b1d5      	cbz	r5, 800757c <__d2b+0x98>
 8007546:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800754a:	4405      	add	r5, r0
 800754c:	f8c9 5000 	str.w	r5, [r9]
 8007550:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007554:	f8c8 0000 	str.w	r0, [r8]
 8007558:	4620      	mov	r0, r4
 800755a:	b003      	add	sp, #12
 800755c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007560:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007564:	e7d5      	b.n	8007512 <__d2b+0x2e>
 8007566:	6161      	str	r1, [r4, #20]
 8007568:	e7e5      	b.n	8007536 <__d2b+0x52>
 800756a:	a801      	add	r0, sp, #4
 800756c:	f7ff fd5a 	bl	8007024 <__lo0bits>
 8007570:	9b01      	ldr	r3, [sp, #4]
 8007572:	6163      	str	r3, [r4, #20]
 8007574:	2201      	movs	r2, #1
 8007576:	6122      	str	r2, [r4, #16]
 8007578:	3020      	adds	r0, #32
 800757a:	e7e3      	b.n	8007544 <__d2b+0x60>
 800757c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007580:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007584:	f8c9 0000 	str.w	r0, [r9]
 8007588:	6918      	ldr	r0, [r3, #16]
 800758a:	f7ff fd2b 	bl	8006fe4 <__hi0bits>
 800758e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007592:	e7df      	b.n	8007554 <__d2b+0x70>
 8007594:	08007e63 	.word	0x08007e63
 8007598:	08007ed4 	.word	0x08007ed4

0800759c <_calloc_r>:
 800759c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800759e:	fba1 2402 	umull	r2, r4, r1, r2
 80075a2:	b94c      	cbnz	r4, 80075b8 <_calloc_r+0x1c>
 80075a4:	4611      	mov	r1, r2
 80075a6:	9201      	str	r2, [sp, #4]
 80075a8:	f000 f87a 	bl	80076a0 <_malloc_r>
 80075ac:	9a01      	ldr	r2, [sp, #4]
 80075ae:	4605      	mov	r5, r0
 80075b0:	b930      	cbnz	r0, 80075c0 <_calloc_r+0x24>
 80075b2:	4628      	mov	r0, r5
 80075b4:	b003      	add	sp, #12
 80075b6:	bd30      	pop	{r4, r5, pc}
 80075b8:	220c      	movs	r2, #12
 80075ba:	6002      	str	r2, [r0, #0]
 80075bc:	2500      	movs	r5, #0
 80075be:	e7f8      	b.n	80075b2 <_calloc_r+0x16>
 80075c0:	4621      	mov	r1, r4
 80075c2:	f7fd fdff 	bl	80051c4 <memset>
 80075c6:	e7f4      	b.n	80075b2 <_calloc_r+0x16>

080075c8 <_free_r>:
 80075c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075ca:	2900      	cmp	r1, #0
 80075cc:	d044      	beq.n	8007658 <_free_r+0x90>
 80075ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075d2:	9001      	str	r0, [sp, #4]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f1a1 0404 	sub.w	r4, r1, #4
 80075da:	bfb8      	it	lt
 80075dc:	18e4      	addlt	r4, r4, r3
 80075de:	f000 fb19 	bl	8007c14 <__malloc_lock>
 80075e2:	4a1e      	ldr	r2, [pc, #120]	; (800765c <_free_r+0x94>)
 80075e4:	9801      	ldr	r0, [sp, #4]
 80075e6:	6813      	ldr	r3, [r2, #0]
 80075e8:	b933      	cbnz	r3, 80075f8 <_free_r+0x30>
 80075ea:	6063      	str	r3, [r4, #4]
 80075ec:	6014      	str	r4, [r2, #0]
 80075ee:	b003      	add	sp, #12
 80075f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80075f4:	f000 bb14 	b.w	8007c20 <__malloc_unlock>
 80075f8:	42a3      	cmp	r3, r4
 80075fa:	d908      	bls.n	800760e <_free_r+0x46>
 80075fc:	6825      	ldr	r5, [r4, #0]
 80075fe:	1961      	adds	r1, r4, r5
 8007600:	428b      	cmp	r3, r1
 8007602:	bf01      	itttt	eq
 8007604:	6819      	ldreq	r1, [r3, #0]
 8007606:	685b      	ldreq	r3, [r3, #4]
 8007608:	1949      	addeq	r1, r1, r5
 800760a:	6021      	streq	r1, [r4, #0]
 800760c:	e7ed      	b.n	80075ea <_free_r+0x22>
 800760e:	461a      	mov	r2, r3
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	b10b      	cbz	r3, 8007618 <_free_r+0x50>
 8007614:	42a3      	cmp	r3, r4
 8007616:	d9fa      	bls.n	800760e <_free_r+0x46>
 8007618:	6811      	ldr	r1, [r2, #0]
 800761a:	1855      	adds	r5, r2, r1
 800761c:	42a5      	cmp	r5, r4
 800761e:	d10b      	bne.n	8007638 <_free_r+0x70>
 8007620:	6824      	ldr	r4, [r4, #0]
 8007622:	4421      	add	r1, r4
 8007624:	1854      	adds	r4, r2, r1
 8007626:	42a3      	cmp	r3, r4
 8007628:	6011      	str	r1, [r2, #0]
 800762a:	d1e0      	bne.n	80075ee <_free_r+0x26>
 800762c:	681c      	ldr	r4, [r3, #0]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	6053      	str	r3, [r2, #4]
 8007632:	4421      	add	r1, r4
 8007634:	6011      	str	r1, [r2, #0]
 8007636:	e7da      	b.n	80075ee <_free_r+0x26>
 8007638:	d902      	bls.n	8007640 <_free_r+0x78>
 800763a:	230c      	movs	r3, #12
 800763c:	6003      	str	r3, [r0, #0]
 800763e:	e7d6      	b.n	80075ee <_free_r+0x26>
 8007640:	6825      	ldr	r5, [r4, #0]
 8007642:	1961      	adds	r1, r4, r5
 8007644:	428b      	cmp	r3, r1
 8007646:	bf04      	itt	eq
 8007648:	6819      	ldreq	r1, [r3, #0]
 800764a:	685b      	ldreq	r3, [r3, #4]
 800764c:	6063      	str	r3, [r4, #4]
 800764e:	bf04      	itt	eq
 8007650:	1949      	addeq	r1, r1, r5
 8007652:	6021      	streq	r1, [r4, #0]
 8007654:	6054      	str	r4, [r2, #4]
 8007656:	e7ca      	b.n	80075ee <_free_r+0x26>
 8007658:	b003      	add	sp, #12
 800765a:	bd30      	pop	{r4, r5, pc}
 800765c:	200007c8 	.word	0x200007c8

08007660 <sbrk_aligned>:
 8007660:	b570      	push	{r4, r5, r6, lr}
 8007662:	4e0e      	ldr	r6, [pc, #56]	; (800769c <sbrk_aligned+0x3c>)
 8007664:	460c      	mov	r4, r1
 8007666:	6831      	ldr	r1, [r6, #0]
 8007668:	4605      	mov	r5, r0
 800766a:	b911      	cbnz	r1, 8007672 <sbrk_aligned+0x12>
 800766c:	f000 f9e6 	bl	8007a3c <_sbrk_r>
 8007670:	6030      	str	r0, [r6, #0]
 8007672:	4621      	mov	r1, r4
 8007674:	4628      	mov	r0, r5
 8007676:	f000 f9e1 	bl	8007a3c <_sbrk_r>
 800767a:	1c43      	adds	r3, r0, #1
 800767c:	d00a      	beq.n	8007694 <sbrk_aligned+0x34>
 800767e:	1cc4      	adds	r4, r0, #3
 8007680:	f024 0403 	bic.w	r4, r4, #3
 8007684:	42a0      	cmp	r0, r4
 8007686:	d007      	beq.n	8007698 <sbrk_aligned+0x38>
 8007688:	1a21      	subs	r1, r4, r0
 800768a:	4628      	mov	r0, r5
 800768c:	f000 f9d6 	bl	8007a3c <_sbrk_r>
 8007690:	3001      	adds	r0, #1
 8007692:	d101      	bne.n	8007698 <sbrk_aligned+0x38>
 8007694:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007698:	4620      	mov	r0, r4
 800769a:	bd70      	pop	{r4, r5, r6, pc}
 800769c:	200007cc 	.word	0x200007cc

080076a0 <_malloc_r>:
 80076a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076a4:	1ccd      	adds	r5, r1, #3
 80076a6:	f025 0503 	bic.w	r5, r5, #3
 80076aa:	3508      	adds	r5, #8
 80076ac:	2d0c      	cmp	r5, #12
 80076ae:	bf38      	it	cc
 80076b0:	250c      	movcc	r5, #12
 80076b2:	2d00      	cmp	r5, #0
 80076b4:	4607      	mov	r7, r0
 80076b6:	db01      	blt.n	80076bc <_malloc_r+0x1c>
 80076b8:	42a9      	cmp	r1, r5
 80076ba:	d905      	bls.n	80076c8 <_malloc_r+0x28>
 80076bc:	230c      	movs	r3, #12
 80076be:	603b      	str	r3, [r7, #0]
 80076c0:	2600      	movs	r6, #0
 80076c2:	4630      	mov	r0, r6
 80076c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076c8:	4e2e      	ldr	r6, [pc, #184]	; (8007784 <_malloc_r+0xe4>)
 80076ca:	f000 faa3 	bl	8007c14 <__malloc_lock>
 80076ce:	6833      	ldr	r3, [r6, #0]
 80076d0:	461c      	mov	r4, r3
 80076d2:	bb34      	cbnz	r4, 8007722 <_malloc_r+0x82>
 80076d4:	4629      	mov	r1, r5
 80076d6:	4638      	mov	r0, r7
 80076d8:	f7ff ffc2 	bl	8007660 <sbrk_aligned>
 80076dc:	1c43      	adds	r3, r0, #1
 80076de:	4604      	mov	r4, r0
 80076e0:	d14d      	bne.n	800777e <_malloc_r+0xde>
 80076e2:	6834      	ldr	r4, [r6, #0]
 80076e4:	4626      	mov	r6, r4
 80076e6:	2e00      	cmp	r6, #0
 80076e8:	d140      	bne.n	800776c <_malloc_r+0xcc>
 80076ea:	6823      	ldr	r3, [r4, #0]
 80076ec:	4631      	mov	r1, r6
 80076ee:	4638      	mov	r0, r7
 80076f0:	eb04 0803 	add.w	r8, r4, r3
 80076f4:	f000 f9a2 	bl	8007a3c <_sbrk_r>
 80076f8:	4580      	cmp	r8, r0
 80076fa:	d13a      	bne.n	8007772 <_malloc_r+0xd2>
 80076fc:	6821      	ldr	r1, [r4, #0]
 80076fe:	3503      	adds	r5, #3
 8007700:	1a6d      	subs	r5, r5, r1
 8007702:	f025 0503 	bic.w	r5, r5, #3
 8007706:	3508      	adds	r5, #8
 8007708:	2d0c      	cmp	r5, #12
 800770a:	bf38      	it	cc
 800770c:	250c      	movcc	r5, #12
 800770e:	4629      	mov	r1, r5
 8007710:	4638      	mov	r0, r7
 8007712:	f7ff ffa5 	bl	8007660 <sbrk_aligned>
 8007716:	3001      	adds	r0, #1
 8007718:	d02b      	beq.n	8007772 <_malloc_r+0xd2>
 800771a:	6823      	ldr	r3, [r4, #0]
 800771c:	442b      	add	r3, r5
 800771e:	6023      	str	r3, [r4, #0]
 8007720:	e00e      	b.n	8007740 <_malloc_r+0xa0>
 8007722:	6822      	ldr	r2, [r4, #0]
 8007724:	1b52      	subs	r2, r2, r5
 8007726:	d41e      	bmi.n	8007766 <_malloc_r+0xc6>
 8007728:	2a0b      	cmp	r2, #11
 800772a:	d916      	bls.n	800775a <_malloc_r+0xba>
 800772c:	1961      	adds	r1, r4, r5
 800772e:	42a3      	cmp	r3, r4
 8007730:	6025      	str	r5, [r4, #0]
 8007732:	bf18      	it	ne
 8007734:	6059      	strne	r1, [r3, #4]
 8007736:	6863      	ldr	r3, [r4, #4]
 8007738:	bf08      	it	eq
 800773a:	6031      	streq	r1, [r6, #0]
 800773c:	5162      	str	r2, [r4, r5]
 800773e:	604b      	str	r3, [r1, #4]
 8007740:	4638      	mov	r0, r7
 8007742:	f104 060b 	add.w	r6, r4, #11
 8007746:	f000 fa6b 	bl	8007c20 <__malloc_unlock>
 800774a:	f026 0607 	bic.w	r6, r6, #7
 800774e:	1d23      	adds	r3, r4, #4
 8007750:	1af2      	subs	r2, r6, r3
 8007752:	d0b6      	beq.n	80076c2 <_malloc_r+0x22>
 8007754:	1b9b      	subs	r3, r3, r6
 8007756:	50a3      	str	r3, [r4, r2]
 8007758:	e7b3      	b.n	80076c2 <_malloc_r+0x22>
 800775a:	6862      	ldr	r2, [r4, #4]
 800775c:	42a3      	cmp	r3, r4
 800775e:	bf0c      	ite	eq
 8007760:	6032      	streq	r2, [r6, #0]
 8007762:	605a      	strne	r2, [r3, #4]
 8007764:	e7ec      	b.n	8007740 <_malloc_r+0xa0>
 8007766:	4623      	mov	r3, r4
 8007768:	6864      	ldr	r4, [r4, #4]
 800776a:	e7b2      	b.n	80076d2 <_malloc_r+0x32>
 800776c:	4634      	mov	r4, r6
 800776e:	6876      	ldr	r6, [r6, #4]
 8007770:	e7b9      	b.n	80076e6 <_malloc_r+0x46>
 8007772:	230c      	movs	r3, #12
 8007774:	603b      	str	r3, [r7, #0]
 8007776:	4638      	mov	r0, r7
 8007778:	f000 fa52 	bl	8007c20 <__malloc_unlock>
 800777c:	e7a1      	b.n	80076c2 <_malloc_r+0x22>
 800777e:	6025      	str	r5, [r4, #0]
 8007780:	e7de      	b.n	8007740 <_malloc_r+0xa0>
 8007782:	bf00      	nop
 8007784:	200007c8 	.word	0x200007c8

08007788 <__sfputc_r>:
 8007788:	6893      	ldr	r3, [r2, #8]
 800778a:	3b01      	subs	r3, #1
 800778c:	2b00      	cmp	r3, #0
 800778e:	b410      	push	{r4}
 8007790:	6093      	str	r3, [r2, #8]
 8007792:	da08      	bge.n	80077a6 <__sfputc_r+0x1e>
 8007794:	6994      	ldr	r4, [r2, #24]
 8007796:	42a3      	cmp	r3, r4
 8007798:	db01      	blt.n	800779e <__sfputc_r+0x16>
 800779a:	290a      	cmp	r1, #10
 800779c:	d103      	bne.n	80077a6 <__sfputc_r+0x1e>
 800779e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077a2:	f7fe ba0f 	b.w	8005bc4 <__swbuf_r>
 80077a6:	6813      	ldr	r3, [r2, #0]
 80077a8:	1c58      	adds	r0, r3, #1
 80077aa:	6010      	str	r0, [r2, #0]
 80077ac:	7019      	strb	r1, [r3, #0]
 80077ae:	4608      	mov	r0, r1
 80077b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077b4:	4770      	bx	lr

080077b6 <__sfputs_r>:
 80077b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b8:	4606      	mov	r6, r0
 80077ba:	460f      	mov	r7, r1
 80077bc:	4614      	mov	r4, r2
 80077be:	18d5      	adds	r5, r2, r3
 80077c0:	42ac      	cmp	r4, r5
 80077c2:	d101      	bne.n	80077c8 <__sfputs_r+0x12>
 80077c4:	2000      	movs	r0, #0
 80077c6:	e007      	b.n	80077d8 <__sfputs_r+0x22>
 80077c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077cc:	463a      	mov	r2, r7
 80077ce:	4630      	mov	r0, r6
 80077d0:	f7ff ffda 	bl	8007788 <__sfputc_r>
 80077d4:	1c43      	adds	r3, r0, #1
 80077d6:	d1f3      	bne.n	80077c0 <__sfputs_r+0xa>
 80077d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080077dc <_vfiprintf_r>:
 80077dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e0:	460d      	mov	r5, r1
 80077e2:	b09d      	sub	sp, #116	; 0x74
 80077e4:	4614      	mov	r4, r2
 80077e6:	4698      	mov	r8, r3
 80077e8:	4606      	mov	r6, r0
 80077ea:	b118      	cbz	r0, 80077f4 <_vfiprintf_r+0x18>
 80077ec:	6983      	ldr	r3, [r0, #24]
 80077ee:	b90b      	cbnz	r3, 80077f4 <_vfiprintf_r+0x18>
 80077f0:	f7ff fa3e 	bl	8006c70 <__sinit>
 80077f4:	4b89      	ldr	r3, [pc, #548]	; (8007a1c <_vfiprintf_r+0x240>)
 80077f6:	429d      	cmp	r5, r3
 80077f8:	d11b      	bne.n	8007832 <_vfiprintf_r+0x56>
 80077fa:	6875      	ldr	r5, [r6, #4]
 80077fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077fe:	07d9      	lsls	r1, r3, #31
 8007800:	d405      	bmi.n	800780e <_vfiprintf_r+0x32>
 8007802:	89ab      	ldrh	r3, [r5, #12]
 8007804:	059a      	lsls	r2, r3, #22
 8007806:	d402      	bmi.n	800780e <_vfiprintf_r+0x32>
 8007808:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800780a:	f7ff fad4 	bl	8006db6 <__retarget_lock_acquire_recursive>
 800780e:	89ab      	ldrh	r3, [r5, #12]
 8007810:	071b      	lsls	r3, r3, #28
 8007812:	d501      	bpl.n	8007818 <_vfiprintf_r+0x3c>
 8007814:	692b      	ldr	r3, [r5, #16]
 8007816:	b9eb      	cbnz	r3, 8007854 <_vfiprintf_r+0x78>
 8007818:	4629      	mov	r1, r5
 800781a:	4630      	mov	r0, r6
 800781c:	f7fe fa24 	bl	8005c68 <__swsetup_r>
 8007820:	b1c0      	cbz	r0, 8007854 <_vfiprintf_r+0x78>
 8007822:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007824:	07dc      	lsls	r4, r3, #31
 8007826:	d50e      	bpl.n	8007846 <_vfiprintf_r+0x6a>
 8007828:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800782c:	b01d      	add	sp, #116	; 0x74
 800782e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007832:	4b7b      	ldr	r3, [pc, #492]	; (8007a20 <_vfiprintf_r+0x244>)
 8007834:	429d      	cmp	r5, r3
 8007836:	d101      	bne.n	800783c <_vfiprintf_r+0x60>
 8007838:	68b5      	ldr	r5, [r6, #8]
 800783a:	e7df      	b.n	80077fc <_vfiprintf_r+0x20>
 800783c:	4b79      	ldr	r3, [pc, #484]	; (8007a24 <_vfiprintf_r+0x248>)
 800783e:	429d      	cmp	r5, r3
 8007840:	bf08      	it	eq
 8007842:	68f5      	ldreq	r5, [r6, #12]
 8007844:	e7da      	b.n	80077fc <_vfiprintf_r+0x20>
 8007846:	89ab      	ldrh	r3, [r5, #12]
 8007848:	0598      	lsls	r0, r3, #22
 800784a:	d4ed      	bmi.n	8007828 <_vfiprintf_r+0x4c>
 800784c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800784e:	f7ff fab3 	bl	8006db8 <__retarget_lock_release_recursive>
 8007852:	e7e9      	b.n	8007828 <_vfiprintf_r+0x4c>
 8007854:	2300      	movs	r3, #0
 8007856:	9309      	str	r3, [sp, #36]	; 0x24
 8007858:	2320      	movs	r3, #32
 800785a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800785e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007862:	2330      	movs	r3, #48	; 0x30
 8007864:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007a28 <_vfiprintf_r+0x24c>
 8007868:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800786c:	f04f 0901 	mov.w	r9, #1
 8007870:	4623      	mov	r3, r4
 8007872:	469a      	mov	sl, r3
 8007874:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007878:	b10a      	cbz	r2, 800787e <_vfiprintf_r+0xa2>
 800787a:	2a25      	cmp	r2, #37	; 0x25
 800787c:	d1f9      	bne.n	8007872 <_vfiprintf_r+0x96>
 800787e:	ebba 0b04 	subs.w	fp, sl, r4
 8007882:	d00b      	beq.n	800789c <_vfiprintf_r+0xc0>
 8007884:	465b      	mov	r3, fp
 8007886:	4622      	mov	r2, r4
 8007888:	4629      	mov	r1, r5
 800788a:	4630      	mov	r0, r6
 800788c:	f7ff ff93 	bl	80077b6 <__sfputs_r>
 8007890:	3001      	adds	r0, #1
 8007892:	f000 80aa 	beq.w	80079ea <_vfiprintf_r+0x20e>
 8007896:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007898:	445a      	add	r2, fp
 800789a:	9209      	str	r2, [sp, #36]	; 0x24
 800789c:	f89a 3000 	ldrb.w	r3, [sl]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f000 80a2 	beq.w	80079ea <_vfiprintf_r+0x20e>
 80078a6:	2300      	movs	r3, #0
 80078a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078b0:	f10a 0a01 	add.w	sl, sl, #1
 80078b4:	9304      	str	r3, [sp, #16]
 80078b6:	9307      	str	r3, [sp, #28]
 80078b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078bc:	931a      	str	r3, [sp, #104]	; 0x68
 80078be:	4654      	mov	r4, sl
 80078c0:	2205      	movs	r2, #5
 80078c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078c6:	4858      	ldr	r0, [pc, #352]	; (8007a28 <_vfiprintf_r+0x24c>)
 80078c8:	f7f8 fcaa 	bl	8000220 <memchr>
 80078cc:	9a04      	ldr	r2, [sp, #16]
 80078ce:	b9d8      	cbnz	r0, 8007908 <_vfiprintf_r+0x12c>
 80078d0:	06d1      	lsls	r1, r2, #27
 80078d2:	bf44      	itt	mi
 80078d4:	2320      	movmi	r3, #32
 80078d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078da:	0713      	lsls	r3, r2, #28
 80078dc:	bf44      	itt	mi
 80078de:	232b      	movmi	r3, #43	; 0x2b
 80078e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078e4:	f89a 3000 	ldrb.w	r3, [sl]
 80078e8:	2b2a      	cmp	r3, #42	; 0x2a
 80078ea:	d015      	beq.n	8007918 <_vfiprintf_r+0x13c>
 80078ec:	9a07      	ldr	r2, [sp, #28]
 80078ee:	4654      	mov	r4, sl
 80078f0:	2000      	movs	r0, #0
 80078f2:	f04f 0c0a 	mov.w	ip, #10
 80078f6:	4621      	mov	r1, r4
 80078f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078fc:	3b30      	subs	r3, #48	; 0x30
 80078fe:	2b09      	cmp	r3, #9
 8007900:	d94e      	bls.n	80079a0 <_vfiprintf_r+0x1c4>
 8007902:	b1b0      	cbz	r0, 8007932 <_vfiprintf_r+0x156>
 8007904:	9207      	str	r2, [sp, #28]
 8007906:	e014      	b.n	8007932 <_vfiprintf_r+0x156>
 8007908:	eba0 0308 	sub.w	r3, r0, r8
 800790c:	fa09 f303 	lsl.w	r3, r9, r3
 8007910:	4313      	orrs	r3, r2
 8007912:	9304      	str	r3, [sp, #16]
 8007914:	46a2      	mov	sl, r4
 8007916:	e7d2      	b.n	80078be <_vfiprintf_r+0xe2>
 8007918:	9b03      	ldr	r3, [sp, #12]
 800791a:	1d19      	adds	r1, r3, #4
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	9103      	str	r1, [sp, #12]
 8007920:	2b00      	cmp	r3, #0
 8007922:	bfbb      	ittet	lt
 8007924:	425b      	neglt	r3, r3
 8007926:	f042 0202 	orrlt.w	r2, r2, #2
 800792a:	9307      	strge	r3, [sp, #28]
 800792c:	9307      	strlt	r3, [sp, #28]
 800792e:	bfb8      	it	lt
 8007930:	9204      	strlt	r2, [sp, #16]
 8007932:	7823      	ldrb	r3, [r4, #0]
 8007934:	2b2e      	cmp	r3, #46	; 0x2e
 8007936:	d10c      	bne.n	8007952 <_vfiprintf_r+0x176>
 8007938:	7863      	ldrb	r3, [r4, #1]
 800793a:	2b2a      	cmp	r3, #42	; 0x2a
 800793c:	d135      	bne.n	80079aa <_vfiprintf_r+0x1ce>
 800793e:	9b03      	ldr	r3, [sp, #12]
 8007940:	1d1a      	adds	r2, r3, #4
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	9203      	str	r2, [sp, #12]
 8007946:	2b00      	cmp	r3, #0
 8007948:	bfb8      	it	lt
 800794a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800794e:	3402      	adds	r4, #2
 8007950:	9305      	str	r3, [sp, #20]
 8007952:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007a38 <_vfiprintf_r+0x25c>
 8007956:	7821      	ldrb	r1, [r4, #0]
 8007958:	2203      	movs	r2, #3
 800795a:	4650      	mov	r0, sl
 800795c:	f7f8 fc60 	bl	8000220 <memchr>
 8007960:	b140      	cbz	r0, 8007974 <_vfiprintf_r+0x198>
 8007962:	2340      	movs	r3, #64	; 0x40
 8007964:	eba0 000a 	sub.w	r0, r0, sl
 8007968:	fa03 f000 	lsl.w	r0, r3, r0
 800796c:	9b04      	ldr	r3, [sp, #16]
 800796e:	4303      	orrs	r3, r0
 8007970:	3401      	adds	r4, #1
 8007972:	9304      	str	r3, [sp, #16]
 8007974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007978:	482c      	ldr	r0, [pc, #176]	; (8007a2c <_vfiprintf_r+0x250>)
 800797a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800797e:	2206      	movs	r2, #6
 8007980:	f7f8 fc4e 	bl	8000220 <memchr>
 8007984:	2800      	cmp	r0, #0
 8007986:	d03f      	beq.n	8007a08 <_vfiprintf_r+0x22c>
 8007988:	4b29      	ldr	r3, [pc, #164]	; (8007a30 <_vfiprintf_r+0x254>)
 800798a:	bb1b      	cbnz	r3, 80079d4 <_vfiprintf_r+0x1f8>
 800798c:	9b03      	ldr	r3, [sp, #12]
 800798e:	3307      	adds	r3, #7
 8007990:	f023 0307 	bic.w	r3, r3, #7
 8007994:	3308      	adds	r3, #8
 8007996:	9303      	str	r3, [sp, #12]
 8007998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800799a:	443b      	add	r3, r7
 800799c:	9309      	str	r3, [sp, #36]	; 0x24
 800799e:	e767      	b.n	8007870 <_vfiprintf_r+0x94>
 80079a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80079a4:	460c      	mov	r4, r1
 80079a6:	2001      	movs	r0, #1
 80079a8:	e7a5      	b.n	80078f6 <_vfiprintf_r+0x11a>
 80079aa:	2300      	movs	r3, #0
 80079ac:	3401      	adds	r4, #1
 80079ae:	9305      	str	r3, [sp, #20]
 80079b0:	4619      	mov	r1, r3
 80079b2:	f04f 0c0a 	mov.w	ip, #10
 80079b6:	4620      	mov	r0, r4
 80079b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079bc:	3a30      	subs	r2, #48	; 0x30
 80079be:	2a09      	cmp	r2, #9
 80079c0:	d903      	bls.n	80079ca <_vfiprintf_r+0x1ee>
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d0c5      	beq.n	8007952 <_vfiprintf_r+0x176>
 80079c6:	9105      	str	r1, [sp, #20]
 80079c8:	e7c3      	b.n	8007952 <_vfiprintf_r+0x176>
 80079ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80079ce:	4604      	mov	r4, r0
 80079d0:	2301      	movs	r3, #1
 80079d2:	e7f0      	b.n	80079b6 <_vfiprintf_r+0x1da>
 80079d4:	ab03      	add	r3, sp, #12
 80079d6:	9300      	str	r3, [sp, #0]
 80079d8:	462a      	mov	r2, r5
 80079da:	4b16      	ldr	r3, [pc, #88]	; (8007a34 <_vfiprintf_r+0x258>)
 80079dc:	a904      	add	r1, sp, #16
 80079de:	4630      	mov	r0, r6
 80079e0:	f7fd fc98 	bl	8005314 <_printf_float>
 80079e4:	4607      	mov	r7, r0
 80079e6:	1c78      	adds	r0, r7, #1
 80079e8:	d1d6      	bne.n	8007998 <_vfiprintf_r+0x1bc>
 80079ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079ec:	07d9      	lsls	r1, r3, #31
 80079ee:	d405      	bmi.n	80079fc <_vfiprintf_r+0x220>
 80079f0:	89ab      	ldrh	r3, [r5, #12]
 80079f2:	059a      	lsls	r2, r3, #22
 80079f4:	d402      	bmi.n	80079fc <_vfiprintf_r+0x220>
 80079f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079f8:	f7ff f9de 	bl	8006db8 <__retarget_lock_release_recursive>
 80079fc:	89ab      	ldrh	r3, [r5, #12]
 80079fe:	065b      	lsls	r3, r3, #25
 8007a00:	f53f af12 	bmi.w	8007828 <_vfiprintf_r+0x4c>
 8007a04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a06:	e711      	b.n	800782c <_vfiprintf_r+0x50>
 8007a08:	ab03      	add	r3, sp, #12
 8007a0a:	9300      	str	r3, [sp, #0]
 8007a0c:	462a      	mov	r2, r5
 8007a0e:	4b09      	ldr	r3, [pc, #36]	; (8007a34 <_vfiprintf_r+0x258>)
 8007a10:	a904      	add	r1, sp, #16
 8007a12:	4630      	mov	r0, r6
 8007a14:	f7fd ff22 	bl	800585c <_printf_i>
 8007a18:	e7e4      	b.n	80079e4 <_vfiprintf_r+0x208>
 8007a1a:	bf00      	nop
 8007a1c:	08007e94 	.word	0x08007e94
 8007a20:	08007eb4 	.word	0x08007eb4
 8007a24:	08007e74 	.word	0x08007e74
 8007a28:	0800802c 	.word	0x0800802c
 8007a2c:	08008036 	.word	0x08008036
 8007a30:	08005315 	.word	0x08005315
 8007a34:	080077b7 	.word	0x080077b7
 8007a38:	08008032 	.word	0x08008032

08007a3c <_sbrk_r>:
 8007a3c:	b538      	push	{r3, r4, r5, lr}
 8007a3e:	4d06      	ldr	r5, [pc, #24]	; (8007a58 <_sbrk_r+0x1c>)
 8007a40:	2300      	movs	r3, #0
 8007a42:	4604      	mov	r4, r0
 8007a44:	4608      	mov	r0, r1
 8007a46:	602b      	str	r3, [r5, #0]
 8007a48:	f7f9 ff3a 	bl	80018c0 <_sbrk>
 8007a4c:	1c43      	adds	r3, r0, #1
 8007a4e:	d102      	bne.n	8007a56 <_sbrk_r+0x1a>
 8007a50:	682b      	ldr	r3, [r5, #0]
 8007a52:	b103      	cbz	r3, 8007a56 <_sbrk_r+0x1a>
 8007a54:	6023      	str	r3, [r4, #0]
 8007a56:	bd38      	pop	{r3, r4, r5, pc}
 8007a58:	200007d0 	.word	0x200007d0

08007a5c <__sread>:
 8007a5c:	b510      	push	{r4, lr}
 8007a5e:	460c      	mov	r4, r1
 8007a60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a64:	f000 f8e2 	bl	8007c2c <_read_r>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	bfab      	itete	ge
 8007a6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007a6e:	89a3      	ldrhlt	r3, [r4, #12]
 8007a70:	181b      	addge	r3, r3, r0
 8007a72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007a76:	bfac      	ite	ge
 8007a78:	6563      	strge	r3, [r4, #84]	; 0x54
 8007a7a:	81a3      	strhlt	r3, [r4, #12]
 8007a7c:	bd10      	pop	{r4, pc}

08007a7e <__swrite>:
 8007a7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a82:	461f      	mov	r7, r3
 8007a84:	898b      	ldrh	r3, [r1, #12]
 8007a86:	05db      	lsls	r3, r3, #23
 8007a88:	4605      	mov	r5, r0
 8007a8a:	460c      	mov	r4, r1
 8007a8c:	4616      	mov	r6, r2
 8007a8e:	d505      	bpl.n	8007a9c <__swrite+0x1e>
 8007a90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a94:	2302      	movs	r3, #2
 8007a96:	2200      	movs	r2, #0
 8007a98:	f000 f898 	bl	8007bcc <_lseek_r>
 8007a9c:	89a3      	ldrh	r3, [r4, #12]
 8007a9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007aa2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007aa6:	81a3      	strh	r3, [r4, #12]
 8007aa8:	4632      	mov	r2, r6
 8007aaa:	463b      	mov	r3, r7
 8007aac:	4628      	mov	r0, r5
 8007aae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ab2:	f000 b817 	b.w	8007ae4 <_write_r>

08007ab6 <__sseek>:
 8007ab6:	b510      	push	{r4, lr}
 8007ab8:	460c      	mov	r4, r1
 8007aba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007abe:	f000 f885 	bl	8007bcc <_lseek_r>
 8007ac2:	1c43      	adds	r3, r0, #1
 8007ac4:	89a3      	ldrh	r3, [r4, #12]
 8007ac6:	bf15      	itete	ne
 8007ac8:	6560      	strne	r0, [r4, #84]	; 0x54
 8007aca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007ace:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007ad2:	81a3      	strheq	r3, [r4, #12]
 8007ad4:	bf18      	it	ne
 8007ad6:	81a3      	strhne	r3, [r4, #12]
 8007ad8:	bd10      	pop	{r4, pc}

08007ada <__sclose>:
 8007ada:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ade:	f000 b831 	b.w	8007b44 <_close_r>
	...

08007ae4 <_write_r>:
 8007ae4:	b538      	push	{r3, r4, r5, lr}
 8007ae6:	4d07      	ldr	r5, [pc, #28]	; (8007b04 <_write_r+0x20>)
 8007ae8:	4604      	mov	r4, r0
 8007aea:	4608      	mov	r0, r1
 8007aec:	4611      	mov	r1, r2
 8007aee:	2200      	movs	r2, #0
 8007af0:	602a      	str	r2, [r5, #0]
 8007af2:	461a      	mov	r2, r3
 8007af4:	f7f9 fe93 	bl	800181e <_write>
 8007af8:	1c43      	adds	r3, r0, #1
 8007afa:	d102      	bne.n	8007b02 <_write_r+0x1e>
 8007afc:	682b      	ldr	r3, [r5, #0]
 8007afe:	b103      	cbz	r3, 8007b02 <_write_r+0x1e>
 8007b00:	6023      	str	r3, [r4, #0]
 8007b02:	bd38      	pop	{r3, r4, r5, pc}
 8007b04:	200007d0 	.word	0x200007d0

08007b08 <__assert_func>:
 8007b08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b0a:	4614      	mov	r4, r2
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	4b09      	ldr	r3, [pc, #36]	; (8007b34 <__assert_func+0x2c>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4605      	mov	r5, r0
 8007b14:	68d8      	ldr	r0, [r3, #12]
 8007b16:	b14c      	cbz	r4, 8007b2c <__assert_func+0x24>
 8007b18:	4b07      	ldr	r3, [pc, #28]	; (8007b38 <__assert_func+0x30>)
 8007b1a:	9100      	str	r1, [sp, #0]
 8007b1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b20:	4906      	ldr	r1, [pc, #24]	; (8007b3c <__assert_func+0x34>)
 8007b22:	462b      	mov	r3, r5
 8007b24:	f000 f81e 	bl	8007b64 <fiprintf>
 8007b28:	f000 f89f 	bl	8007c6a <abort>
 8007b2c:	4b04      	ldr	r3, [pc, #16]	; (8007b40 <__assert_func+0x38>)
 8007b2e:	461c      	mov	r4, r3
 8007b30:	e7f3      	b.n	8007b1a <__assert_func+0x12>
 8007b32:	bf00      	nop
 8007b34:	2000000c 	.word	0x2000000c
 8007b38:	0800803d 	.word	0x0800803d
 8007b3c:	0800804a 	.word	0x0800804a
 8007b40:	08008078 	.word	0x08008078

08007b44 <_close_r>:
 8007b44:	b538      	push	{r3, r4, r5, lr}
 8007b46:	4d06      	ldr	r5, [pc, #24]	; (8007b60 <_close_r+0x1c>)
 8007b48:	2300      	movs	r3, #0
 8007b4a:	4604      	mov	r4, r0
 8007b4c:	4608      	mov	r0, r1
 8007b4e:	602b      	str	r3, [r5, #0]
 8007b50:	f7f9 fe81 	bl	8001856 <_close>
 8007b54:	1c43      	adds	r3, r0, #1
 8007b56:	d102      	bne.n	8007b5e <_close_r+0x1a>
 8007b58:	682b      	ldr	r3, [r5, #0]
 8007b5a:	b103      	cbz	r3, 8007b5e <_close_r+0x1a>
 8007b5c:	6023      	str	r3, [r4, #0]
 8007b5e:	bd38      	pop	{r3, r4, r5, pc}
 8007b60:	200007d0 	.word	0x200007d0

08007b64 <fiprintf>:
 8007b64:	b40e      	push	{r1, r2, r3}
 8007b66:	b503      	push	{r0, r1, lr}
 8007b68:	4601      	mov	r1, r0
 8007b6a:	ab03      	add	r3, sp, #12
 8007b6c:	4805      	ldr	r0, [pc, #20]	; (8007b84 <fiprintf+0x20>)
 8007b6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b72:	6800      	ldr	r0, [r0, #0]
 8007b74:	9301      	str	r3, [sp, #4]
 8007b76:	f7ff fe31 	bl	80077dc <_vfiprintf_r>
 8007b7a:	b002      	add	sp, #8
 8007b7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b80:	b003      	add	sp, #12
 8007b82:	4770      	bx	lr
 8007b84:	2000000c 	.word	0x2000000c

08007b88 <_fstat_r>:
 8007b88:	b538      	push	{r3, r4, r5, lr}
 8007b8a:	4d07      	ldr	r5, [pc, #28]	; (8007ba8 <_fstat_r+0x20>)
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	4604      	mov	r4, r0
 8007b90:	4608      	mov	r0, r1
 8007b92:	4611      	mov	r1, r2
 8007b94:	602b      	str	r3, [r5, #0]
 8007b96:	f7f9 fe6a 	bl	800186e <_fstat>
 8007b9a:	1c43      	adds	r3, r0, #1
 8007b9c:	d102      	bne.n	8007ba4 <_fstat_r+0x1c>
 8007b9e:	682b      	ldr	r3, [r5, #0]
 8007ba0:	b103      	cbz	r3, 8007ba4 <_fstat_r+0x1c>
 8007ba2:	6023      	str	r3, [r4, #0]
 8007ba4:	bd38      	pop	{r3, r4, r5, pc}
 8007ba6:	bf00      	nop
 8007ba8:	200007d0 	.word	0x200007d0

08007bac <_isatty_r>:
 8007bac:	b538      	push	{r3, r4, r5, lr}
 8007bae:	4d06      	ldr	r5, [pc, #24]	; (8007bc8 <_isatty_r+0x1c>)
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	4604      	mov	r4, r0
 8007bb4:	4608      	mov	r0, r1
 8007bb6:	602b      	str	r3, [r5, #0]
 8007bb8:	f7f9 fe69 	bl	800188e <_isatty>
 8007bbc:	1c43      	adds	r3, r0, #1
 8007bbe:	d102      	bne.n	8007bc6 <_isatty_r+0x1a>
 8007bc0:	682b      	ldr	r3, [r5, #0]
 8007bc2:	b103      	cbz	r3, 8007bc6 <_isatty_r+0x1a>
 8007bc4:	6023      	str	r3, [r4, #0]
 8007bc6:	bd38      	pop	{r3, r4, r5, pc}
 8007bc8:	200007d0 	.word	0x200007d0

08007bcc <_lseek_r>:
 8007bcc:	b538      	push	{r3, r4, r5, lr}
 8007bce:	4d07      	ldr	r5, [pc, #28]	; (8007bec <_lseek_r+0x20>)
 8007bd0:	4604      	mov	r4, r0
 8007bd2:	4608      	mov	r0, r1
 8007bd4:	4611      	mov	r1, r2
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	602a      	str	r2, [r5, #0]
 8007bda:	461a      	mov	r2, r3
 8007bdc:	f7f9 fe62 	bl	80018a4 <_lseek>
 8007be0:	1c43      	adds	r3, r0, #1
 8007be2:	d102      	bne.n	8007bea <_lseek_r+0x1e>
 8007be4:	682b      	ldr	r3, [r5, #0]
 8007be6:	b103      	cbz	r3, 8007bea <_lseek_r+0x1e>
 8007be8:	6023      	str	r3, [r4, #0]
 8007bea:	bd38      	pop	{r3, r4, r5, pc}
 8007bec:	200007d0 	.word	0x200007d0

08007bf0 <__ascii_mbtowc>:
 8007bf0:	b082      	sub	sp, #8
 8007bf2:	b901      	cbnz	r1, 8007bf6 <__ascii_mbtowc+0x6>
 8007bf4:	a901      	add	r1, sp, #4
 8007bf6:	b142      	cbz	r2, 8007c0a <__ascii_mbtowc+0x1a>
 8007bf8:	b14b      	cbz	r3, 8007c0e <__ascii_mbtowc+0x1e>
 8007bfa:	7813      	ldrb	r3, [r2, #0]
 8007bfc:	600b      	str	r3, [r1, #0]
 8007bfe:	7812      	ldrb	r2, [r2, #0]
 8007c00:	1e10      	subs	r0, r2, #0
 8007c02:	bf18      	it	ne
 8007c04:	2001      	movne	r0, #1
 8007c06:	b002      	add	sp, #8
 8007c08:	4770      	bx	lr
 8007c0a:	4610      	mov	r0, r2
 8007c0c:	e7fb      	b.n	8007c06 <__ascii_mbtowc+0x16>
 8007c0e:	f06f 0001 	mvn.w	r0, #1
 8007c12:	e7f8      	b.n	8007c06 <__ascii_mbtowc+0x16>

08007c14 <__malloc_lock>:
 8007c14:	4801      	ldr	r0, [pc, #4]	; (8007c1c <__malloc_lock+0x8>)
 8007c16:	f7ff b8ce 	b.w	8006db6 <__retarget_lock_acquire_recursive>
 8007c1a:	bf00      	nop
 8007c1c:	200007c4 	.word	0x200007c4

08007c20 <__malloc_unlock>:
 8007c20:	4801      	ldr	r0, [pc, #4]	; (8007c28 <__malloc_unlock+0x8>)
 8007c22:	f7ff b8c9 	b.w	8006db8 <__retarget_lock_release_recursive>
 8007c26:	bf00      	nop
 8007c28:	200007c4 	.word	0x200007c4

08007c2c <_read_r>:
 8007c2c:	b538      	push	{r3, r4, r5, lr}
 8007c2e:	4d07      	ldr	r5, [pc, #28]	; (8007c4c <_read_r+0x20>)
 8007c30:	4604      	mov	r4, r0
 8007c32:	4608      	mov	r0, r1
 8007c34:	4611      	mov	r1, r2
 8007c36:	2200      	movs	r2, #0
 8007c38:	602a      	str	r2, [r5, #0]
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	f7f9 fdd2 	bl	80017e4 <_read>
 8007c40:	1c43      	adds	r3, r0, #1
 8007c42:	d102      	bne.n	8007c4a <_read_r+0x1e>
 8007c44:	682b      	ldr	r3, [r5, #0]
 8007c46:	b103      	cbz	r3, 8007c4a <_read_r+0x1e>
 8007c48:	6023      	str	r3, [r4, #0]
 8007c4a:	bd38      	pop	{r3, r4, r5, pc}
 8007c4c:	200007d0 	.word	0x200007d0

08007c50 <__ascii_wctomb>:
 8007c50:	b149      	cbz	r1, 8007c66 <__ascii_wctomb+0x16>
 8007c52:	2aff      	cmp	r2, #255	; 0xff
 8007c54:	bf85      	ittet	hi
 8007c56:	238a      	movhi	r3, #138	; 0x8a
 8007c58:	6003      	strhi	r3, [r0, #0]
 8007c5a:	700a      	strbls	r2, [r1, #0]
 8007c5c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007c60:	bf98      	it	ls
 8007c62:	2001      	movls	r0, #1
 8007c64:	4770      	bx	lr
 8007c66:	4608      	mov	r0, r1
 8007c68:	4770      	bx	lr

08007c6a <abort>:
 8007c6a:	b508      	push	{r3, lr}
 8007c6c:	2006      	movs	r0, #6
 8007c6e:	f000 f82b 	bl	8007cc8 <raise>
 8007c72:	2001      	movs	r0, #1
 8007c74:	f7f9 fdac 	bl	80017d0 <_exit>

08007c78 <_raise_r>:
 8007c78:	291f      	cmp	r1, #31
 8007c7a:	b538      	push	{r3, r4, r5, lr}
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	460d      	mov	r5, r1
 8007c80:	d904      	bls.n	8007c8c <_raise_r+0x14>
 8007c82:	2316      	movs	r3, #22
 8007c84:	6003      	str	r3, [r0, #0]
 8007c86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c8a:	bd38      	pop	{r3, r4, r5, pc}
 8007c8c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007c8e:	b112      	cbz	r2, 8007c96 <_raise_r+0x1e>
 8007c90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007c94:	b94b      	cbnz	r3, 8007caa <_raise_r+0x32>
 8007c96:	4620      	mov	r0, r4
 8007c98:	f000 f830 	bl	8007cfc <_getpid_r>
 8007c9c:	462a      	mov	r2, r5
 8007c9e:	4601      	mov	r1, r0
 8007ca0:	4620      	mov	r0, r4
 8007ca2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ca6:	f000 b817 	b.w	8007cd8 <_kill_r>
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	d00a      	beq.n	8007cc4 <_raise_r+0x4c>
 8007cae:	1c59      	adds	r1, r3, #1
 8007cb0:	d103      	bne.n	8007cba <_raise_r+0x42>
 8007cb2:	2316      	movs	r3, #22
 8007cb4:	6003      	str	r3, [r0, #0]
 8007cb6:	2001      	movs	r0, #1
 8007cb8:	e7e7      	b.n	8007c8a <_raise_r+0x12>
 8007cba:	2400      	movs	r4, #0
 8007cbc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	4798      	blx	r3
 8007cc4:	2000      	movs	r0, #0
 8007cc6:	e7e0      	b.n	8007c8a <_raise_r+0x12>

08007cc8 <raise>:
 8007cc8:	4b02      	ldr	r3, [pc, #8]	; (8007cd4 <raise+0xc>)
 8007cca:	4601      	mov	r1, r0
 8007ccc:	6818      	ldr	r0, [r3, #0]
 8007cce:	f7ff bfd3 	b.w	8007c78 <_raise_r>
 8007cd2:	bf00      	nop
 8007cd4:	2000000c 	.word	0x2000000c

08007cd8 <_kill_r>:
 8007cd8:	b538      	push	{r3, r4, r5, lr}
 8007cda:	4d07      	ldr	r5, [pc, #28]	; (8007cf8 <_kill_r+0x20>)
 8007cdc:	2300      	movs	r3, #0
 8007cde:	4604      	mov	r4, r0
 8007ce0:	4608      	mov	r0, r1
 8007ce2:	4611      	mov	r1, r2
 8007ce4:	602b      	str	r3, [r5, #0]
 8007ce6:	f7f9 fd63 	bl	80017b0 <_kill>
 8007cea:	1c43      	adds	r3, r0, #1
 8007cec:	d102      	bne.n	8007cf4 <_kill_r+0x1c>
 8007cee:	682b      	ldr	r3, [r5, #0]
 8007cf0:	b103      	cbz	r3, 8007cf4 <_kill_r+0x1c>
 8007cf2:	6023      	str	r3, [r4, #0]
 8007cf4:	bd38      	pop	{r3, r4, r5, pc}
 8007cf6:	bf00      	nop
 8007cf8:	200007d0 	.word	0x200007d0

08007cfc <_getpid_r>:
 8007cfc:	f7f9 bd50 	b.w	80017a0 <_getpid>

08007d00 <_init>:
 8007d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d02:	bf00      	nop
 8007d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d06:	bc08      	pop	{r3}
 8007d08:	469e      	mov	lr, r3
 8007d0a:	4770      	bx	lr

08007d0c <_fini>:
 8007d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d0e:	bf00      	nop
 8007d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d12:	bc08      	pop	{r3}
 8007d14:	469e      	mov	lr, r3
 8007d16:	4770      	bx	lr
