Loading plugins phase: Elapsed time ==> 0s.216ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\VTM17c_Display_7seg.cyprj -d CY8C5888LTI-LP097 -s C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0060: warning: Warning in component: CAN. The BUS_CLK clock accuracy should be 0.5% or better. Please, use an external XTAL or external clock source to meet the CAN accurate clocking requirements.
 * C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\TopDesign\TopDesign.cysch (Instance:CAN)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.719ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  VTM17c_Display_7seg.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\VTM17c_Display_7seg.cyprj -dcpsoc3 VTM17c_Display_7seg.v -verilog
======================================================================

======================================================================
Compiling:  VTM17c_Display_7seg.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\VTM17c_Display_7seg.cyprj -dcpsoc3 VTM17c_Display_7seg.v -verilog
======================================================================

======================================================================
Compiling:  VTM17c_Display_7seg.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\VTM17c_Display_7seg.cyprj -dcpsoc3 -verilog VTM17c_Display_7seg.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Oct 17 16:30:58 2016


======================================================================
Compiling:  VTM17c_Display_7seg.v
Program  :   vpp
Options  :    -yv2 -q10 VTM17c_Display_7seg.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Oct 17 16:30:58 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'VTM17c_Display_7seg.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v (line 129, col 48):  Note: Substituting module 'cmp_vi_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v (line 132, col 42):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  VTM17c_Display_7seg.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\VTM17c_Display_7seg.cyprj -dcpsoc3 -verilog VTM17c_Display_7seg.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Oct 17 16:30:58 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\codegentemp\VTM17c_Display_7seg.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\codegentemp\VTM17c_Display_7seg.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
tovif:  VTM17c_Display_7seg.v:  Warning: (W5120) Attempt to connect scalar net 'Net_75' with a formal 'com' of size 8. Some bits of the formal 'com' will be left unconnected.

tovif:  No errors.  1 warning.


======================================================================
Compiling:  VTM17c_Display_7seg.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\VTM17c_Display_7seg.cyprj -dcpsoc3 -verilog VTM17c_Display_7seg.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Oct 17 16:30:58 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\codegentemp\VTM17c_Display_7seg.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\codegentemp\VTM17c_Display_7seg.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\LED_Driver_Gear:Net_79\
	\LED_Driver_Gear:Net_78\
	\LED_Driver_Gear:segments_7\
	\LED_Driver_Gear:Seg_Driver_L:control_out_7\
	\LED_Driver_Gear:common_7\
	\LED_Driver_Gear:Com_Driver:control_out_7\
	\LED_Driver_Gear:common_6\
	\LED_Driver_Gear:Com_Driver:control_out_6\
	\LED_Driver_Gear:common_5\
	\LED_Driver_Gear:Com_Driver:control_out_5\
	\LED_Driver_Gear:common_4\
	\LED_Driver_Gear:Com_Driver:control_out_4\
	\LED_Driver_Gear:common_3\
	\LED_Driver_Gear:Com_Driver:control_out_3\
	\LED_Driver_Gear:common_2\
	\LED_Driver_Gear:Com_Driver:control_out_2\
	\LED_Driver_Gear:common_1\
	\LED_Driver_Gear:Com_Driver:control_out_1\
	\LED_Driver_Gear:Net_127\
	\LED_Driver_Gear:Net_124\
	\LED_Driver_Gear:seg_23\
	\LED_Driver_Gear:seg_22\
	\LED_Driver_Gear:seg_21\
	\LED_Driver_Gear:seg_20\
	\LED_Driver_Gear:seg_19\
	\LED_Driver_Gear:seg_18\
	\LED_Driver_Gear:seg_17\
	\LED_Driver_Gear:seg_16\
	\LED_Driver_Gear:seg_15\
	\LED_Driver_Gear:seg_14\
	\LED_Driver_Gear:seg_13\
	\LED_Driver_Gear:seg_12\
	\LED_Driver_Gear:seg_11\
	\LED_Driver_Gear:seg_10\
	\LED_Driver_Gear:seg_9\
	\LED_Driver_Gear:seg_8\
	\LED_Driver_Gear:seg_7\
	\LED_Driver_Gear:com_7\
	\LED_Driver_Gear:com_6\
	\LED_Driver_Gear:com_5\
	\LED_Driver_Gear:com_4\
	\LED_Driver_Gear:com_3\
	\LED_Driver_Gear:com_2\
	\LED_Driver_Gear:com_1\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:gta_0\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_31\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_30\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_29\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_28\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_27\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_26\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_25\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_24\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_23\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_22\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_21\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_20\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_19\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_18\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_17\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_16\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_15\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_14\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_13\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_12\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_11\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_10\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_9\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_8\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_7\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_6\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_5\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_4\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_3\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_2\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_1\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:b_0\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_31\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_30\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_29\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_28\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_27\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_26\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_25\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_24\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_31\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_30\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_29\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_28\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_27\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_26\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_25\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_24\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_23\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_22\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_21\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_20\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_19\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_18\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_17\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_16\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_15\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_14\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_13\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_12\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_11\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_10\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_9\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_8\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_7\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_6\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_5\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_4\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_3\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_2\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_1\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:b_0\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_31\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_30\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_29\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_28\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_27\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_26\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_25\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_24\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_23\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_22\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_21\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_20\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_19\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_18\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_17\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_16\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_15\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_14\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_13\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_12\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_11\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_10\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_9\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_8\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_7\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_6\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_5\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_4\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_3\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_2\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LED_Driver_LRBWS:Net_79\
	\LED_Driver_LRBWS:Net_78\
	\LED_Driver_LRBWS:common_7\
	\LED_Driver_LRBWS:Com_Driver:control_out_7\
	\LED_Driver_LRBWS:common_6\
	\LED_Driver_LRBWS:Com_Driver:control_out_6\
	\LED_Driver_LRBWS:common_5\
	\LED_Driver_LRBWS:Com_Driver:control_out_5\
	\LED_Driver_LRBWS:Net_127\
	\LED_Driver_LRBWS:Net_124\
	\LED_Driver_LRBWS:com_7\
	\LED_Driver_LRBWS:com_6\
	\LED_Driver_LRBWS:com_5\
	\CAN:Net_31\
	\CAN:Net_30\

    Synthesized names
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_31\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_30\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_29\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_28\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_27\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_26\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_25\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_24\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_23\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_22\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_21\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_20\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_19\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_18\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_17\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_16\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_15\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_14\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_13\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_12\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_11\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_10\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_9\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_8\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_7\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_6\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_5\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_4\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_3\
	\LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_2\

Deleted 169 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RX_1_net_0
Aliasing \LED_Driver_Gear:Seg_Driver_L:clk\ to zero
Aliasing \LED_Driver_Gear:Seg_Driver_L:rst\ to zero
Aliasing \LED_Driver_Gear:Com_Driver:clk\ to zero
Aliasing \LED_Driver_Gear:Com_Driver:rst\ to zero
Aliasing tmpOE__TX_1_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__Com_1_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_1_net_6 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_1_net_5 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_1_net_4 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_1_net_3 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_1_net_2 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_1_net_1 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_1_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__Tx_En_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_23 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_22 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_21 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_20 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_19 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_18 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_17 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_16 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_15 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_14 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_13 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_12 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_11 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_10 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_9 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_8 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_7 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_6 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_5 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_4 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_3 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_2 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_1 to tmpOE__RX_1_net_0
Aliasing tmpOE__Seg_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__Com_net_4 to tmpOE__RX_1_net_0
Aliasing tmpOE__Com_net_3 to tmpOE__RX_1_net_0
Aliasing tmpOE__Com_net_2 to tmpOE__RX_1_net_0
Aliasing tmpOE__Com_net_1 to tmpOE__RX_1_net_0
Aliasing tmpOE__Com_net_0 to tmpOE__RX_1_net_0
Aliasing \LED_Driver_LRBWS:bLED_PWM:PwmDP:cs_addr_2\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_1:bb_1\ to tmpOE__RX_1_net_0
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_1:bb_0\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_23\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_22\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_21\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_20\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_19\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_18\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_17\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_16\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_15\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_14\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_13\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_12\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_11\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_10\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_9\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_8\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_7\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_6\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_5\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_4\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_3\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_2\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODIN2_1\ to \LED_Driver_LRBWS:bLED_PWM:MODIN1_1\
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODIN2_0\ to \LED_Driver_LRBWS:bLED_PWM:MODIN1_0\
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RX_1_net_0
Aliasing \LED_Driver_LRBWS:Seg_Driver_L:clk\ to zero
Aliasing \LED_Driver_LRBWS:Seg_Driver_L:rst\ to zero
Aliasing \LED_Driver_LRBWS:Com_Driver:clk\ to zero
Aliasing \LED_Driver_LRBWS:Com_Driver:rst\ to zero
Aliasing \LED_Driver_LRBWS:Seg_Driver_M:clk\ to zero
Aliasing \LED_Driver_LRBWS:Seg_Driver_M:rst\ to zero
Aliasing \LED_Driver_LRBWS:Seg_Driver_H:clk\ to zero
Aliasing \LED_Driver_LRBWS:Seg_Driver_H:rst\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:cnt_state_1\\D\ to \LED_Driver_LRBWS:tc\\D\
Removing Lhs of wire one[6] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LED_Driver_Gear:Net_855\[10] = \LED_Driver_Gear:Net_1501\[9]
Removing Lhs of wire \LED_Driver_Gear:trigDMA\[11] = \LED_Driver_Gear:Net_1501\[9]
Removing Lhs of wire \LED_Driver_Gear:Seg_Driver_L:clk\[14] = zero[2]
Removing Lhs of wire \LED_Driver_Gear:Seg_Driver_L:rst\[15] = zero[2]
Removing Rhs of wire \LED_Driver_Gear:segments_6\[18] = \LED_Driver_Gear:Seg_Driver_L:control_out_6\[19]
Removing Rhs of wire \LED_Driver_Gear:segments_6\[18] = \LED_Driver_Gear:Seg_Driver_L:control_6\[34]
Removing Rhs of wire \LED_Driver_Gear:segments_5\[20] = \LED_Driver_Gear:Seg_Driver_L:control_out_5\[21]
Removing Rhs of wire \LED_Driver_Gear:segments_5\[20] = \LED_Driver_Gear:Seg_Driver_L:control_5\[35]
Removing Rhs of wire \LED_Driver_Gear:segments_4\[22] = \LED_Driver_Gear:Seg_Driver_L:control_out_4\[23]
Removing Rhs of wire \LED_Driver_Gear:segments_4\[22] = \LED_Driver_Gear:Seg_Driver_L:control_4\[36]
Removing Rhs of wire \LED_Driver_Gear:segments_3\[24] = \LED_Driver_Gear:Seg_Driver_L:control_out_3\[25]
Removing Rhs of wire \LED_Driver_Gear:segments_3\[24] = \LED_Driver_Gear:Seg_Driver_L:control_3\[37]
Removing Rhs of wire \LED_Driver_Gear:segments_2\[26] = \LED_Driver_Gear:Seg_Driver_L:control_out_2\[27]
Removing Rhs of wire \LED_Driver_Gear:segments_2\[26] = \LED_Driver_Gear:Seg_Driver_L:control_2\[38]
Removing Rhs of wire \LED_Driver_Gear:segments_1\[28] = \LED_Driver_Gear:Seg_Driver_L:control_out_1\[29]
Removing Rhs of wire \LED_Driver_Gear:segments_1\[28] = \LED_Driver_Gear:Seg_Driver_L:control_1\[39]
Removing Rhs of wire \LED_Driver_Gear:segments_0\[30] = \LED_Driver_Gear:Seg_Driver_L:control_out_0\[31]
Removing Rhs of wire \LED_Driver_Gear:segments_0\[30] = \LED_Driver_Gear:Seg_Driver_L:control_0\[40]
Removing Lhs of wire \LED_Driver_Gear:Com_Driver:clk\[41] = zero[2]
Removing Lhs of wire \LED_Driver_Gear:Com_Driver:rst\[42] = zero[2]
Removing Rhs of wire \LED_Driver_Gear:common_0\[57] = \LED_Driver_Gear:Com_Driver:control_out_0\[58]
Removing Rhs of wire \LED_Driver_Gear:common_0\[57] = \LED_Driver_Gear:Com_Driver:control_0\[67]
Removing Lhs of wire \LED_Driver_Gear:Net_1418\[72] = \LED_Driver_Gear:Net_1405\[70]
Removing Lhs of wire \LED_Driver_Gear:Net_1416\[74] = \LED_Driver_Gear:Net_1501\[9]
Removing Rhs of wire Net_74_6[112] = \LED_Driver_Gear:segments_6\[18]
Removing Rhs of wire Net_74_5[113] = \LED_Driver_Gear:segments_5\[20]
Removing Rhs of wire Net_74_4[114] = \LED_Driver_Gear:segments_4\[22]
Removing Rhs of wire Net_74_3[115] = \LED_Driver_Gear:segments_3\[24]
Removing Rhs of wire Net_74_2[116] = \LED_Driver_Gear:segments_2\[26]
Removing Rhs of wire Net_74_1[117] = \LED_Driver_Gear:segments_1\[28]
Removing Rhs of wire Net_74_0[118] = \LED_Driver_Gear:segments_0\[30]
Removing Rhs of wire Net_75[126] = \LED_Driver_Gear:common_0\[57]
Removing Lhs of wire tmpOE__TX_1_net_0[128] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Com_1_net_0[135] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_6[141] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_5[142] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_4[143] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_3[144] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_2[145] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_1[146] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_1_net_0[147] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_En_net_0[165] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_23[172] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_22[173] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_21[174] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_20[175] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_19[176] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_18[177] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_17[178] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_16[179] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_15[180] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_14[181] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_13[182] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_12[183] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_11[184] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_10[185] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_9[186] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_8[187] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_7[188] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_6[189] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_5[190] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_4[191] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_3[192] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_2[193] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_1[194] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Seg_net_0[195] = tmpOE__RX_1_net_0[1]
Removing Rhs of wire Net_67_23[196] = \LED_Driver_LRBWS:segments_23\[658]
Removing Rhs of wire Net_67_23[196] = \LED_Driver_LRBWS:Seg_Driver_H:control_out_7\[659]
Removing Rhs of wire Net_67_23[196] = \LED_Driver_LRBWS:Seg_Driver_H:control_7\[675]
Removing Rhs of wire Net_67_22[197] = \LED_Driver_LRBWS:segments_22\[660]
Removing Rhs of wire Net_67_22[197] = \LED_Driver_LRBWS:Seg_Driver_H:control_out_6\[661]
Removing Rhs of wire Net_67_22[197] = \LED_Driver_LRBWS:Seg_Driver_H:control_6\[676]
Removing Rhs of wire Net_67_21[198] = \LED_Driver_LRBWS:segments_21\[662]
Removing Rhs of wire Net_67_21[198] = \LED_Driver_LRBWS:Seg_Driver_H:control_out_5\[663]
Removing Rhs of wire Net_67_21[198] = \LED_Driver_LRBWS:Seg_Driver_H:control_5\[677]
Removing Rhs of wire Net_67_20[199] = \LED_Driver_LRBWS:segments_20\[664]
Removing Rhs of wire Net_67_20[199] = \LED_Driver_LRBWS:Seg_Driver_H:control_out_4\[665]
Removing Rhs of wire Net_67_20[199] = \LED_Driver_LRBWS:Seg_Driver_H:control_4\[678]
Removing Rhs of wire Net_67_19[200] = \LED_Driver_LRBWS:segments_19\[666]
Removing Rhs of wire Net_67_19[200] = \LED_Driver_LRBWS:Seg_Driver_H:control_out_3\[667]
Removing Rhs of wire Net_67_19[200] = \LED_Driver_LRBWS:Seg_Driver_H:control_3\[679]
Removing Rhs of wire Net_67_18[201] = \LED_Driver_LRBWS:segments_18\[668]
Removing Rhs of wire Net_67_18[201] = \LED_Driver_LRBWS:Seg_Driver_H:control_out_2\[669]
Removing Rhs of wire Net_67_18[201] = \LED_Driver_LRBWS:Seg_Driver_H:control_2\[680]
Removing Rhs of wire Net_67_17[202] = \LED_Driver_LRBWS:segments_17\[670]
Removing Rhs of wire Net_67_17[202] = \LED_Driver_LRBWS:Seg_Driver_H:control_out_1\[671]
Removing Rhs of wire Net_67_17[202] = \LED_Driver_LRBWS:Seg_Driver_H:control_1\[681]
Removing Rhs of wire Net_67_16[203] = \LED_Driver_LRBWS:segments_16\[672]
Removing Rhs of wire Net_67_16[203] = \LED_Driver_LRBWS:Seg_Driver_H:control_out_0\[673]
Removing Rhs of wire Net_67_16[203] = \LED_Driver_LRBWS:Seg_Driver_H:control_0\[682]
Removing Rhs of wire Net_67_15[204] = \LED_Driver_LRBWS:segments_15\[631]
Removing Rhs of wire Net_67_15[204] = \LED_Driver_LRBWS:Seg_Driver_M:control_out_7\[632]
Removing Rhs of wire Net_67_15[204] = \LED_Driver_LRBWS:Seg_Driver_M:control_7\[648]
Removing Rhs of wire Net_67_14[205] = \LED_Driver_LRBWS:segments_14\[633]
Removing Rhs of wire Net_67_14[205] = \LED_Driver_LRBWS:Seg_Driver_M:control_out_6\[634]
Removing Rhs of wire Net_67_14[205] = \LED_Driver_LRBWS:Seg_Driver_M:control_6\[649]
Removing Rhs of wire Net_67_13[206] = \LED_Driver_LRBWS:segments_13\[635]
Removing Rhs of wire Net_67_13[206] = \LED_Driver_LRBWS:Seg_Driver_M:control_out_5\[636]
Removing Rhs of wire Net_67_13[206] = \LED_Driver_LRBWS:Seg_Driver_M:control_5\[650]
Removing Rhs of wire Net_67_12[207] = \LED_Driver_LRBWS:segments_12\[637]
Removing Rhs of wire Net_67_12[207] = \LED_Driver_LRBWS:Seg_Driver_M:control_out_4\[638]
Removing Rhs of wire Net_67_12[207] = \LED_Driver_LRBWS:Seg_Driver_M:control_4\[651]
Removing Rhs of wire Net_67_11[208] = \LED_Driver_LRBWS:segments_11\[639]
Removing Rhs of wire Net_67_11[208] = \LED_Driver_LRBWS:Seg_Driver_M:control_out_3\[640]
Removing Rhs of wire Net_67_11[208] = \LED_Driver_LRBWS:Seg_Driver_M:control_3\[652]
Removing Rhs of wire Net_67_10[209] = \LED_Driver_LRBWS:segments_10\[641]
Removing Rhs of wire Net_67_10[209] = \LED_Driver_LRBWS:Seg_Driver_M:control_out_2\[642]
Removing Rhs of wire Net_67_10[209] = \LED_Driver_LRBWS:Seg_Driver_M:control_2\[653]
Removing Rhs of wire Net_67_9[210] = \LED_Driver_LRBWS:segments_9\[643]
Removing Rhs of wire Net_67_9[210] = \LED_Driver_LRBWS:Seg_Driver_M:control_out_1\[644]
Removing Rhs of wire Net_67_9[210] = \LED_Driver_LRBWS:Seg_Driver_M:control_1\[654]
Removing Rhs of wire Net_67_8[211] = \LED_Driver_LRBWS:segments_8\[645]
Removing Rhs of wire Net_67_8[211] = \LED_Driver_LRBWS:Seg_Driver_M:control_out_0\[646]
Removing Rhs of wire Net_67_8[211] = \LED_Driver_LRBWS:Seg_Driver_M:control_0\[655]
Removing Rhs of wire Net_67_7[212] = \LED_Driver_LRBWS:segments_7\[574]
Removing Rhs of wire Net_67_7[212] = \LED_Driver_LRBWS:Seg_Driver_L:control_out_7\[575]
Removing Rhs of wire Net_67_7[212] = \LED_Driver_LRBWS:Seg_Driver_L:control_7\[591]
Removing Rhs of wire Net_67_6[213] = \LED_Driver_LRBWS:segments_6\[576]
Removing Rhs of wire Net_67_6[213] = \LED_Driver_LRBWS:Seg_Driver_L:control_out_6\[577]
Removing Rhs of wire Net_67_6[213] = \LED_Driver_LRBWS:Seg_Driver_L:control_6\[592]
Removing Rhs of wire Net_67_5[214] = \LED_Driver_LRBWS:segments_5\[578]
Removing Rhs of wire Net_67_5[214] = \LED_Driver_LRBWS:Seg_Driver_L:control_out_5\[579]
Removing Rhs of wire Net_67_5[214] = \LED_Driver_LRBWS:Seg_Driver_L:control_5\[593]
Removing Rhs of wire Net_67_4[215] = \LED_Driver_LRBWS:segments_4\[580]
Removing Rhs of wire Net_67_4[215] = \LED_Driver_LRBWS:Seg_Driver_L:control_out_4\[581]
Removing Rhs of wire Net_67_4[215] = \LED_Driver_LRBWS:Seg_Driver_L:control_4\[594]
Removing Rhs of wire Net_67_3[216] = \LED_Driver_LRBWS:segments_3\[582]
Removing Rhs of wire Net_67_3[216] = \LED_Driver_LRBWS:Seg_Driver_L:control_out_3\[583]
Removing Rhs of wire Net_67_3[216] = \LED_Driver_LRBWS:Seg_Driver_L:control_3\[595]
Removing Rhs of wire Net_67_2[217] = \LED_Driver_LRBWS:segments_2\[584]
Removing Rhs of wire Net_67_2[217] = \LED_Driver_LRBWS:Seg_Driver_L:control_out_2\[585]
Removing Rhs of wire Net_67_2[217] = \LED_Driver_LRBWS:Seg_Driver_L:control_2\[596]
Removing Rhs of wire Net_67_1[218] = \LED_Driver_LRBWS:segments_1\[586]
Removing Rhs of wire Net_67_1[218] = \LED_Driver_LRBWS:Seg_Driver_L:control_out_1\[587]
Removing Rhs of wire Net_67_1[218] = \LED_Driver_LRBWS:Seg_Driver_L:control_1\[597]
Removing Rhs of wire Net_67_0[219] = \LED_Driver_LRBWS:segments_0\[588]
Removing Rhs of wire Net_67_0[219] = \LED_Driver_LRBWS:Seg_Driver_L:control_out_0\[589]
Removing Rhs of wire Net_67_0[219] = \LED_Driver_LRBWS:Seg_Driver_L:control_0\[598]
Removing Lhs of wire tmpOE__Com_net_4[271] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Com_net_3[272] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Com_net_2[273] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Com_net_1[274] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Com_net_0[275] = tmpOE__RX_1_net_0[1]
Removing Rhs of wire Net_68_4[276] = \LED_Driver_LRBWS:common_4\[607]
Removing Rhs of wire Net_68_4[276] = \LED_Driver_LRBWS:Com_Driver:control_out_4\[608]
Removing Rhs of wire Net_68_4[276] = \LED_Driver_LRBWS:Com_Driver:control_4\[621]
Removing Rhs of wire Net_68_3[277] = \LED_Driver_LRBWS:common_3\[609]
Removing Rhs of wire Net_68_3[277] = \LED_Driver_LRBWS:Com_Driver:control_out_3\[610]
Removing Rhs of wire Net_68_3[277] = \LED_Driver_LRBWS:Com_Driver:control_3\[622]
Removing Rhs of wire Net_68_2[278] = \LED_Driver_LRBWS:common_2\[611]
Removing Rhs of wire Net_68_2[278] = \LED_Driver_LRBWS:Com_Driver:control_out_2\[612]
Removing Rhs of wire Net_68_2[278] = \LED_Driver_LRBWS:Com_Driver:control_2\[623]
Removing Rhs of wire Net_68_1[279] = \LED_Driver_LRBWS:common_1\[613]
Removing Rhs of wire Net_68_1[279] = \LED_Driver_LRBWS:Com_Driver:control_out_1\[614]
Removing Rhs of wire Net_68_1[279] = \LED_Driver_LRBWS:Com_Driver:control_1\[624]
Removing Rhs of wire Net_68_0[280] = \LED_Driver_LRBWS:common_0\[615]
Removing Rhs of wire Net_68_0[280] = \LED_Driver_LRBWS:Com_Driver:control_out_0\[616]
Removing Rhs of wire Net_68_0[280] = \LED_Driver_LRBWS:Com_Driver:control_0\[625]
Removing Lhs of wire \LED_Driver_LRBWS:Net_855\[295] = \LED_Driver_LRBWS:Net_1501\[294]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:cnt_enable\[307] = \LED_Driver_LRBWS:bLED_PWM:ctrl_0\[306]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:cmp_vi_vv_MODGEN_1\[314] = \LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:lta_0\[368]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_1\[315] = \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_1\[528]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:add_vi_vv_MODGEN_2_0\[317] = \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_0\[529]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:PwmDP:cs_addr_2\[321] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:aa_1\[352] = \LED_Driver_LRBWS:bLED_PWM:MODIN1_1\[353]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODIN1_1\[353] = \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\[313]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:aa_0\[354] = \LED_Driver_LRBWS:bLED_PWM:MODIN1_0\[355]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODIN1_0\[355] = \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\[316]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:bb_1\[356] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:bb_0\[357] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:newa_1\[358] = \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\[313]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:newa_0\[359] = \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\[316]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:newb_1\[360] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:newb_0\[361] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:dataa_1\[362] = \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\[313]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:dataa_0\[363] = \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\[316]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:datab_1\[364] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:datab_0\[365] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_23\[410] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_22\[411] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_21\[412] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_20\[413] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_19\[414] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_18\[415] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_17\[416] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_16\[417] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_15\[418] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_14\[419] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_13\[420] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_12\[421] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_11\[422] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_10\[423] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_9\[424] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_8\[425] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_7\[426] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_6\[427] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_5\[428] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_4\[429] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_3\[430] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_2\[431] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_1\[432] = \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\[313]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODIN2_1\[433] = \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\[313]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:a_0\[434] = \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\[316]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODIN2_0\[435] = \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\[316]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[567] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[568] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LED_Driver_LRBWS:trigDMA\[569] = \LED_Driver_LRBWS:Net_856\[308]
Removing Lhs of wire \LED_Driver_LRBWS:Seg_Driver_L:clk\[572] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:Seg_Driver_L:rst\[573] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:Com_Driver:clk\[599] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:Com_Driver:rst\[600] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:Seg_Driver_M:clk\[629] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:Seg_Driver_M:rst\[630] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:Seg_Driver_H:clk\[656] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:Seg_Driver_H:rst\[657] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:Net_1418\[684] = \LED_Driver_LRBWS:Net_856\[308]
Removing Lhs of wire \LED_Driver_LRBWS:Net_1416\[688] = \LED_Driver_LRBWS:tc\[312]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:cnt_state_1\\D\[708] = \LED_Driver_LRBWS:tc\\D\[705]

------------------------------------------------------
Aliased 0 equations, 219 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RX_1_net_0' (cost = 0):
tmpOE__RX_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:lta_1\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:lta_1\ <= (not \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\);

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:gta_1\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:lta_0\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_1:g2:a0:lta_0\ <= (not \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\);

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\);

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_0\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_0\ <= (not \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\);

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\ and \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_1\' (cost = 2):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:s_1\ <= ((not \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\ and \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\)
	OR (not \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\ and \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\));

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 28 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[538] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[548] = zero[2]
Removing Lhs of wire \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[558] = zero[2]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\VTM17c_Display_7seg.cyprj -dcpsoc3 VTM17c_Display_7seg.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.886ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Monday, 17 October 2016 16:30:58
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\charl\Documents\GitHub\VTM17_Dash_7seg\VTM17_Dash_7SEG\VTM17_Display_7seg\VTM17c_Display_7seg.cydsn\VTM17c_Display_7seg.cyprj -d CY8C5888LTI-LP097 VTM17c_Display_7seg.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LED_Driver_LRBWS:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
Assigning clock LED_Driver_Gear_BUS_CLK to clock BUS_CLK because it is a pass-through
Assigning clock LED_Driver_LRBWS_BUS_CLK to clock BUS_CLK because it is a pass-through
Assigning clock CAN_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'LED_Driver_LRBWS_ClkInternal'. Fanout=1, Signal=\LED_Driver_LRBWS:Net_1501\
    Digital Clock 1: Automatic-assigning  clock 'LED_Driver_Gear_ClkInternal'. Fanout=1, Signal=\LED_Driver_Gear:Net_1501\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LED_Driver_LRBWS:bLED_PWM:ClkSync\: with output requested to be synchronous
        ClockIn: LED_Driver_LRBWS_ClkInternal was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LED_Driver_LRBWS_ClkInternal, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 37 pin(s) will be assigned a location by the fitter: Com(0), Com(1), Com(2), Com(3), Com(4), Com_1(0), Seg(0), Seg(1), Seg(2), Seg(3), Seg(4), Seg(5), Seg(6), Seg(7), Seg(8), Seg(9), Seg(10), Seg(11), Seg(12), Seg(13), Seg(14), Seg(15), Seg(16), Seg(17), Seg(18), Seg(19), Seg(20), Seg(21), Seg(22), Seg(23), Seg_1(0), Seg_1(1), Seg_1(2), Seg_1(3), Seg_1(4), Seg_1(5), Seg_1(6)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \LED_Driver_LRBWS:bLED_PWM:cnt_state_1\, Duplicate of \LED_Driver_LRBWS:tc\ 
    MacroCell: Name=\LED_Driver_LRBWS:bLED_PWM:cnt_state_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              \LED_Driver_LRBWS:bLED_PWM:load_compare\
        );
        Output = \LED_Driver_LRBWS:bLED_PWM:cnt_state_1\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_1(0)__PA ,
            fb => Net_88 ,
            pad => RX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_1(0)__PA ,
            input => Net_89 ,
            pad => TX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Com_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com_1(0)__PA ,
            input => Net_75 ,
            pad => Com_1(0)_PAD );

    Pin : Name = Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(0)__PA ,
            input => Net_74_0 ,
            pad => Seg_1(0)_PAD );

    Pin : Name = Seg_1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(1)__PA ,
            input => Net_74_1 ,
            pad => Seg_1(1)_PAD );

    Pin : Name = Seg_1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(2)__PA ,
            input => Net_74_2 ,
            pad => Seg_1(2)_PAD );

    Pin : Name = Seg_1(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(3)__PA ,
            input => Net_74_3 ,
            pad => Seg_1(3)_PAD );

    Pin : Name = Seg_1(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(4)__PA ,
            input => Net_74_4 ,
            pad => Seg_1(4)_PAD );

    Pin : Name = Seg_1(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(5)__PA ,
            input => Net_74_5 ,
            pad => Seg_1(5)_PAD );

    Pin : Name = Seg_1(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(6)__PA ,
            input => Net_74_6 ,
            pad => Seg_1(6)_PAD );

    Pin : Name = Tx_En(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_En(0)__PA ,
            input => Net_86 ,
            pad => Tx_En(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(0)__PA ,
            input => Net_67_0 ,
            pad => Seg(0)_PAD );

    Pin : Name = Seg(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(1)__PA ,
            input => Net_67_1 ,
            pad => Seg(1)_PAD );

    Pin : Name = Seg(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(2)__PA ,
            input => Net_67_2 ,
            pad => Seg(2)_PAD );

    Pin : Name = Seg(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(3)__PA ,
            input => Net_67_3 ,
            pad => Seg(3)_PAD );

    Pin : Name = Seg(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(4)__PA ,
            input => Net_67_4 ,
            pad => Seg(4)_PAD );

    Pin : Name = Seg(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(5)__PA ,
            input => Net_67_5 ,
            pad => Seg(5)_PAD );

    Pin : Name = Seg(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(6)__PA ,
            input => Net_67_6 ,
            pad => Seg(6)_PAD );

    Pin : Name = Seg(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(7)__PA ,
            input => Net_67_7 ,
            pad => Seg(7)_PAD );

    Pin : Name = Seg(8)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(8)__PA ,
            input => Net_67_8 ,
            pad => Seg(8)_PAD );

    Pin : Name = Seg(9)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(9)__PA ,
            input => Net_67_9 ,
            pad => Seg(9)_PAD );

    Pin : Name = Seg(10)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(10)__PA ,
            input => Net_67_10 ,
            pad => Seg(10)_PAD );

    Pin : Name = Seg(11)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(11)__PA ,
            input => Net_67_11 ,
            pad => Seg(11)_PAD );

    Pin : Name = Seg(12)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(12)__PA ,
            input => Net_67_12 ,
            pad => Seg(12)_PAD );

    Pin : Name = Seg(13)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(13)__PA ,
            input => Net_67_13 ,
            pad => Seg(13)_PAD );

    Pin : Name = Seg(14)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(14)__PA ,
            input => Net_67_14 ,
            pad => Seg(14)_PAD );

    Pin : Name = Seg(15)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(15)__PA ,
            input => Net_67_15 ,
            pad => Seg(15)_PAD );

    Pin : Name = Seg(16)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(16)__PA ,
            input => Net_67_16 ,
            pad => Seg(16)_PAD );

    Pin : Name = Seg(17)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(17)__PA ,
            input => Net_67_17 ,
            pad => Seg(17)_PAD );

    Pin : Name = Seg(18)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(18)__PA ,
            input => Net_67_18 ,
            pad => Seg(18)_PAD );

    Pin : Name = Seg(19)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(19)__PA ,
            input => Net_67_19 ,
            pad => Seg(19)_PAD );

    Pin : Name = Seg(20)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(20)__PA ,
            input => Net_67_20 ,
            pad => Seg(20)_PAD );

    Pin : Name = Seg(21)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(21)__PA ,
            input => Net_67_21 ,
            pad => Seg(21)_PAD );

    Pin : Name = Seg(22)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(22)__PA ,
            input => Net_67_22 ,
            pad => Seg(22)_PAD );

    Pin : Name = Seg(23)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(23)__PA ,
            input => Net_67_23 ,
            pad => Seg(23)_PAD );

    Pin : Name = Com(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(0)__PA ,
            input => Net_68_0 ,
            pad => Com(0)_PAD );

    Pin : Name = Com(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(1)__PA ,
            input => Net_68_1 ,
            pad => Com(1)_PAD );

    Pin : Name = Com(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(2)__PA ,
            input => Net_68_2 ,
            pad => Com(2)_PAD );

    Pin : Name = Com(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(3)__PA ,
            input => Net_68_3 ,
            pad => Com(3)_PAD );

    Pin : Name = Com(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(4)__PA ,
            input => Net_68_4 ,
            pad => Com(4)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\LED_Driver_Gear:Net_1332\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_Gear:Net_1352\ * \LED_Driver_Gear:Net_1501_local\
            + \LED_Driver_Gear:Net_1352\ * !\LED_Driver_Gear:Net_1501_local\
        );
        Output = \LED_Driver_Gear:Net_1332\ (fanout=1)

    MacroCell: Name=\LED_Driver_LRBWS:Net_1332\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_LRBWS:tc\ * \LED_Driver_LRBWS:Net_1352\
            + \LED_Driver_LRBWS:tc\ * !\LED_Driver_LRBWS:Net_1352\
        );
        Output = \LED_Driver_LRBWS:Net_1332\ (fanout=1)

    MacroCell: Name=\LED_Driver_LRBWS:Net_856\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_LRBWS:bLED_PWM:initialization\ * 
              \LED_Driver_LRBWS:bLED_PWM:load_compare\
            + \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_LRBWS:bLED_PWM:initialization\ * 
              \LED_Driver_LRBWS:bLED_PWM:drive_pwm\
        );
        Output = \LED_Driver_LRBWS:Net_856\ (fanout=1)

    MacroCell: Name=\LED_Driver_LRBWS:bLED_PWM:initialization\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_LRBWS:bLED_PWM:ctrl_0\
            + \LED_Driver_LRBWS:bLED_PWM:initialization\ * 
              \LED_Driver_LRBWS:bLED_PWM:load_compare\ * 
              !\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_LRBWS:bLED_PWM:initialization\ (fanout=2)

    MacroCell: Name=\LED_Driver_LRBWS:tc\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              \LED_Driver_LRBWS:bLED_PWM:load_compare\
        );
        Output = \LED_Driver_LRBWS:tc\ (fanout=3)

    MacroCell: Name=\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              \LED_Driver_LRBWS:bLED_PWM:load_compare\ * 
              \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\
            + \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\ (fanout=3)

    MacroCell: Name=\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\
            + \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              \LED_Driver_LRBWS:bLED_PWM:load_compare\ * 
              !\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\ (fanout=2)

    MacroCell: Name=\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_LRBWS:bLED_PWM:load_compare\
        );
        Output = \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\
        PORT MAP (
            clock => \LED_Driver_LRBWS:Net_1501\ ,
            cs_addr_1 => \LED_Driver_LRBWS:tc\ ,
            cs_addr_0 => \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\ ,
            cl1_comb => \LED_Driver_LRBWS:bLED_PWM:drive_pwm\ ,
            z1_comb => \LED_Driver_LRBWS:bLED_PWM:load_compare\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1011110000010000010110000001000001011000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000100000000000000001111011100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LED_Driver_Gear:Seg_Driver_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_Driver_Gear:Seg_Driver_L:control_7\ ,
            control_6 => Net_74_6 ,
            control_5 => Net_74_5 ,
            control_4 => Net_74_4 ,
            control_3 => Net_74_3 ,
            control_2 => Net_74_2 ,
            control_1 => Net_74_1 ,
            control_0 => Net_74_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_Driver_Gear:Com_Driver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_Driver_Gear:Com_Driver:control_7\ ,
            control_6 => \LED_Driver_Gear:Com_Driver:control_6\ ,
            control_5 => \LED_Driver_Gear:Com_Driver:control_5\ ,
            control_4 => \LED_Driver_Gear:Com_Driver:control_4\ ,
            control_3 => \LED_Driver_Gear:Com_Driver:control_3\ ,
            control_2 => \LED_Driver_Gear:Com_Driver:control_2\ ,
            control_1 => \LED_Driver_Gear:Com_Driver:control_1\ ,
            control_0 => Net_75 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_Driver_LRBWS:bLED_PWM:CtlReg\
        PORT MAP (
            clock => \LED_Driver_LRBWS:Net_1501\ ,
            control_7 => \LED_Driver_LRBWS:bLED_PWM:ctrl_7\ ,
            control_6 => \LED_Driver_LRBWS:bLED_PWM:ctrl_6\ ,
            control_5 => \LED_Driver_LRBWS:bLED_PWM:ctrl_5\ ,
            control_4 => \LED_Driver_LRBWS:bLED_PWM:ctrl_4\ ,
            control_3 => \LED_Driver_LRBWS:bLED_PWM:ctrl_3\ ,
            control_2 => \LED_Driver_LRBWS:bLED_PWM:ctrl_2\ ,
            control_1 => \LED_Driver_LRBWS:bLED_PWM:ctrl_1\ ,
            control_0 => \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_Driver_LRBWS:Seg_Driver_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_67_7 ,
            control_6 => Net_67_6 ,
            control_5 => Net_67_5 ,
            control_4 => Net_67_4 ,
            control_3 => Net_67_3 ,
            control_2 => Net_67_2 ,
            control_1 => Net_67_1 ,
            control_0 => Net_67_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_Driver_LRBWS:Com_Driver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_Driver_LRBWS:Com_Driver:control_7\ ,
            control_6 => \LED_Driver_LRBWS:Com_Driver:control_6\ ,
            control_5 => \LED_Driver_LRBWS:Com_Driver:control_5\ ,
            control_4 => Net_68_4 ,
            control_3 => Net_68_3 ,
            control_2 => Net_68_2 ,
            control_1 => Net_68_1 ,
            control_0 => Net_68_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_Driver_LRBWS:Seg_Driver_M:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_67_15 ,
            control_6 => Net_67_14 ,
            control_5 => Net_67_13 ,
            control_4 => Net_67_12 ,
            control_3 => Net_67_11 ,
            control_2 => Net_67_10 ,
            control_1 => Net_67_9 ,
            control_0 => Net_67_8 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_Driver_LRBWS:Seg_Driver_H:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_67_23 ,
            control_6 => Net_67_22 ,
            control_5 => Net_67_21 ,
            control_4 => Net_67_20 ,
            control_3 => Net_67_19 ,
            control_2 => Net_67_18 ,
            control_1 => Net_67_17 ,
            control_0 => Net_67_16 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\LED_Driver_Gear:DMA_Com\
        PORT MAP (
            dmareq => \LED_Driver_Gear:Net_1332\ ,
            termin => zero ,
            termout => \LED_Driver_Gear:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\LED_Driver_Gear:DMA_Seg\
        PORT MAP (
            dmareq => \LED_Driver_Gear:Net_1405\ ,
            termin => zero ,
            termout => \LED_Driver_Gear:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\LED_Driver_LRBWS:DMA_Com\
        PORT MAP (
            dmareq => \LED_Driver_LRBWS:Net_1332\ ,
            termin => zero ,
            termout => \LED_Driver_LRBWS:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\LED_Driver_LRBWS:DMA_Seg\
        PORT MAP (
            dmareq => \LED_Driver_LRBWS:Net_856\ ,
            termin => zero ,
            termout => \LED_Driver_LRBWS:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\LED_Driver_LRBWS:DMA_BC\
        PORT MAP (
            dmareq => \LED_Driver_LRBWS:tc\ ,
            termin => zero ,
            termout => \LED_Driver_LRBWS:Net_123\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_99 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   43 :    5 :   48 : 89.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    5 :   19 :   24 : 20.83 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    8 :  184 :  192 :  4.17 %
  Unique P-terms              :   14 :  370 :  384 :  3.65 %
  Total P-terms               :   14 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    7 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.084ms
Tech mapping phase: Elapsed time ==> 0s.168ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : RX_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : TX_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Tx_En(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.466ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :   41 :   48 :  14.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.43
                   Pterms :            2.00
               Macrocells :            1.14
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.084ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 467, final cost is 467 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       1.88 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
controlcell: Name =\LED_Driver_LRBWS:Seg_Driver_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_67_7 ,
        control_6 => Net_67_6 ,
        control_5 => Net_67_5 ,
        control_4 => Net_67_4 ,
        control_3 => Net_67_3 ,
        control_2 => Net_67_2 ,
        control_1 => Net_67_1 ,
        control_0 => Net_67_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
controlcell: Name =\LED_Driver_Gear:Seg_Driver_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_Driver_Gear:Seg_Driver_L:control_7\ ,
        control_6 => Net_74_6 ,
        control_5 => Net_74_5 ,
        control_4 => Net_74_4 ,
        control_3 => Net_74_3 ,
        control_2 => Net_74_2 ,
        control_1 => Net_74_1 ,
        control_0 => Net_74_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
controlcell: Name =\LED_Driver_LRBWS:bLED_PWM:CtlReg\
    PORT MAP (
        clock => \LED_Driver_LRBWS:Net_1501\ ,
        control_7 => \LED_Driver_LRBWS:bLED_PWM:ctrl_7\ ,
        control_6 => \LED_Driver_LRBWS:bLED_PWM:ctrl_6\ ,
        control_5 => \LED_Driver_LRBWS:bLED_PWM:ctrl_5\ ,
        control_4 => \LED_Driver_LRBWS:bLED_PWM:ctrl_4\ ,
        control_3 => \LED_Driver_LRBWS:bLED_PWM:ctrl_3\ ,
        control_2 => \LED_Driver_LRBWS:bLED_PWM:ctrl_2\ ,
        control_1 => \LED_Driver_LRBWS:bLED_PWM:ctrl_1\ ,
        control_0 => \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_LRBWS:bLED_PWM:load_compare\
        );
        Output = \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LED_Driver_LRBWS:Net_1332\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_LRBWS:tc\ * \LED_Driver_LRBWS:Net_1352\
            + \LED_Driver_LRBWS:tc\ * !\LED_Driver_LRBWS:Net_1352\
        );
        Output = \LED_Driver_LRBWS:Net_1332\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LED_Driver_LRBWS:tc\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              \LED_Driver_LRBWS:bLED_PWM:load_compare\
        );
        Output = \LED_Driver_LRBWS:tc\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\
    PORT MAP (
        clock => \LED_Driver_LRBWS:Net_1501\ ,
        cs_addr_1 => \LED_Driver_LRBWS:tc\ ,
        cs_addr_0 => \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\ ,
        cl1_comb => \LED_Driver_LRBWS:bLED_PWM:drive_pwm\ ,
        z1_comb => \LED_Driver_LRBWS:bLED_PWM:load_compare\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1011110000010000010110000001000001011000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000100000000000000001111011100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LED_Driver_Gear:Net_1332\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_Gear:Net_1352\ * \LED_Driver_Gear:Net_1501_local\
            + \LED_Driver_Gear:Net_1352\ * !\LED_Driver_Gear:Net_1501_local\
        );
        Output = \LED_Driver_Gear:Net_1332\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\LED_Driver_LRBWS:Seg_Driver_M:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_67_15 ,
        control_6 => Net_67_14 ,
        control_5 => Net_67_13 ,
        control_4 => Net_67_12 ,
        control_3 => Net_67_11 ,
        control_2 => Net_67_10 ,
        control_1 => Net_67_9 ,
        control_0 => Net_67_8 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              \LED_Driver_LRBWS:bLED_PWM:load_compare\ * 
              \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\
            + \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\
            + \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              \LED_Driver_LRBWS:bLED_PWM:load_compare\ * 
              !\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\LED_Driver_LRBWS:Seg_Driver_H:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_67_23 ,
        control_6 => Net_67_22 ,
        control_5 => Net_67_21 ,
        control_4 => Net_67_20 ,
        control_3 => Net_67_19 ,
        control_2 => Net_67_18 ,
        control_1 => Net_67_17 ,
        control_0 => Net_67_16 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LED_Driver_LRBWS:Net_856\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_LRBWS:bLED_PWM:initialization\ * 
              \LED_Driver_LRBWS:bLED_PWM:load_compare\
            + \LED_Driver_LRBWS:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_LRBWS:bLED_PWM:initialization\ * 
              \LED_Driver_LRBWS:bLED_PWM:drive_pwm\
        );
        Output = \LED_Driver_LRBWS:Net_856\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LED_Driver_LRBWS:bLED_PWM:initialization\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_LRBWS:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_LRBWS:bLED_PWM:ctrl_0\
            + \LED_Driver_LRBWS:bLED_PWM:initialization\ * 
              \LED_Driver_LRBWS:bLED_PWM:load_compare\ * 
              !\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_LRBWS:bLED_PWM:initialization\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\LED_Driver_Gear:Com_Driver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_Driver_Gear:Com_Driver:control_7\ ,
        control_6 => \LED_Driver_Gear:Com_Driver:control_6\ ,
        control_5 => \LED_Driver_Gear:Com_Driver:control_5\ ,
        control_4 => \LED_Driver_Gear:Com_Driver:control_4\ ,
        control_3 => \LED_Driver_Gear:Com_Driver:control_3\ ,
        control_2 => \LED_Driver_Gear:Com_Driver:control_2\ ,
        control_1 => \LED_Driver_Gear:Com_Driver:control_1\ ,
        control_0 => Net_75 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
controlcell: Name =\LED_Driver_LRBWS:Com_Driver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_Driver_LRBWS:Com_Driver:control_7\ ,
        control_6 => \LED_Driver_LRBWS:Com_Driver:control_6\ ,
        control_5 => \LED_Driver_LRBWS:Com_Driver:control_5\ ,
        control_4 => Net_68_4 ,
        control_3 => Net_68_3 ,
        control_2 => Net_68_2 ,
        control_1 => Net_68_1 ,
        control_0 => Net_68_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_99 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\LED_Driver_Gear:DMA_Com\
        PORT MAP (
            dmareq => \LED_Driver_Gear:Net_1332\ ,
            termin => zero ,
            termout => \LED_Driver_Gear:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\LED_Driver_Gear:DMA_Seg\
        PORT MAP (
            dmareq => \LED_Driver_Gear:Net_1405\ ,
            termin => zero ,
            termout => \LED_Driver_Gear:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\LED_Driver_LRBWS:DMA_BC\
        PORT MAP (
            dmareq => \LED_Driver_LRBWS:tc\ ,
            termin => zero ,
            termout => \LED_Driver_LRBWS:Net_123\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\LED_Driver_LRBWS:DMA_Com\
        PORT MAP (
            dmareq => \LED_Driver_LRBWS:Net_1332\ ,
            termin => zero ,
            termout => \LED_Driver_LRBWS:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =\LED_Driver_LRBWS:DMA_Seg\
        PORT MAP (
            dmareq => \LED_Driver_LRBWS:Net_856\ ,
            termin => zero ,
            termout => \LED_Driver_LRBWS:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = RX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_1(0)__PA ,
        fb => Net_88 ,
        pad => RX_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_1(0)__PA ,
        input => Net_89 ,
        pad => TX_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Tx_En(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_En(0)__PA ,
        input => Net_86 ,
        pad => Tx_En(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Com(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(0)__PA ,
        input => Net_68_0 ,
        pad => Com(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Com(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(4)__PA ,
        input => Net_68_4 ,
        pad => Com(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Com(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(2)__PA ,
        input => Net_68_2 ,
        pad => Com(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Com(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(3)__PA ,
        input => Net_68_3 ,
        pad => Com(3)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Com(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(1)__PA ,
        input => Net_68_1 ,
        pad => Com(1)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Seg_1(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(4)__PA ,
        input => Net_74_4 ,
        pad => Seg_1(4)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(2)__PA ,
        input => Net_67_2 ,
        pad => Seg(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(7)__PA ,
        input => Net_67_7 ,
        pad => Seg(7)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(3)__PA ,
        input => Net_67_3 ,
        pad => Seg(3)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(4)__PA ,
        input => Net_67_4 ,
        pad => Seg(4)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Seg(9)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(9)__PA ,
        input => Net_67_9 ,
        pad => Seg(9)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seg(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(5)__PA ,
        input => Net_67_5 ,
        pad => Seg(5)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seg(8)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(8)__PA ,
        input => Net_67_8 ,
        pad => Seg(8)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg(12)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(12)__PA ,
        input => Net_67_12 ,
        pad => Seg(12)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg(10)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(10)__PA ,
        input => Net_67_10 ,
        pad => Seg(10)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(11)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(11)__PA ,
        input => Net_67_11 ,
        pad => Seg(11)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg_1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(2)__PA ,
        input => Net_74_2 ,
        pad => Seg_1(2)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Seg(20)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(20)__PA ,
        input => Net_67_20 ,
        pad => Seg(20)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seg(15)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(15)__PA ,
        input => Net_67_15 ,
        pad => Seg(15)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seg(16)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(16)__PA ,
        input => Net_67_16 ,
        pad => Seg(16)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg(17)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(17)__PA ,
        input => Net_67_17 ,
        pad => Seg(17)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg(18)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(18)__PA ,
        input => Net_67_18 ,
        pad => Seg(18)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(19)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(19)__PA ,
        input => Net_67_19 ,
        pad => Seg(19)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg(21)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(21)__PA ,
        input => Net_67_21 ,
        pad => Seg(21)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Seg(22)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(22)__PA ,
        input => Net_67_22 ,
        pad => Seg(22)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Seg(23)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(23)__PA ,
        input => Net_67_23 ,
        pad => Seg(23)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seg(14)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(14)__PA ,
        input => Net_67_14 ,
        pad => Seg(14)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seg(13)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(13)__PA ,
        input => Net_67_13 ,
        pad => Seg(13)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(6)__PA ,
        input => Net_67_6 ,
        pad => Seg(6)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(0)__PA ,
        input => Net_74_0 ,
        pad => Seg_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Seg_1(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(5)__PA ,
        input => Net_74_5 ,
        pad => Seg_1(5)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seg_1(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(6)__PA ,
        input => Net_74_6 ,
        pad => Seg_1(6)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Com_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com_1(0)__PA ,
        input => Net_75 ,
        pad => Com_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(1)__PA ,
        input => Net_67_1 ,
        pad => Seg(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg_1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(1)__PA ,
        input => Net_74_1 ,
        pad => Seg_1(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg_1(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(3)__PA ,
        input => Net_74_3 ,
        pad => Seg_1(3)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(0)__PA ,
        input => Net_67_0 ,
        pad => Seg(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_88 ,
            can_tx => Net_89 ,
            can_tx_en => Net_86 ,
            interrupt => Net_99 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \LED_Driver_LRBWS:Net_1501\ ,
            dclk_0 => \LED_Driver_LRBWS:Net_1501_local\ ,
            dclk_glb_1 => \LED_Driver_Gear:Net_1501\ ,
            dclk_1 => \LED_Driver_Gear:Net_1501_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+--------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |  RX_1(0) | FB(Net_88)
     |   1 |     * |      NONE |         CMOS_OUT |  TX_1(0) | In(Net_89)
     |   2 |     * |      NONE |         CMOS_OUT | Tx_En(0) | In(Net_86)
     |   3 |       |      NONE |         CMOS_OUT |   Com(0) | In(Net_68_0)
     |   4 |       |      NONE |         CMOS_OUT |   Com(4) | In(Net_68_4)
     |   5 |       |      NONE |         CMOS_OUT |   Com(2) | In(Net_68_2)
     |   6 |       |      NONE |         CMOS_OUT |   Com(3) | In(Net_68_3)
     |   7 |       |      NONE |         CMOS_OUT |   Com(1) | In(Net_68_1)
-----+-----+-------+-----------+------------------+----------+--------------
   1 |   2 |       |      NONE |         CMOS_OUT | Seg_1(4) | In(Net_74_4)
     |   4 |       |      NONE |         CMOS_OUT |   Seg(2) | In(Net_67_2)
     |   5 |       |      NONE |         CMOS_OUT |   Seg(7) | In(Net_67_7)
     |   6 |       |      NONE |         CMOS_OUT |   Seg(3) | In(Net_67_3)
     |   7 |       |      NONE |         CMOS_OUT |   Seg(4) | In(Net_67_4)
-----+-----+-------+-----------+------------------+----------+--------------
   2 |   0 |       |      NONE |         CMOS_OUT |   Seg(9) | In(Net_67_9)
     |   2 |       |      NONE |         CMOS_OUT |   Seg(5) | In(Net_67_5)
     |   3 |       |      NONE |         CMOS_OUT |   Seg(8) | In(Net_67_8)
     |   4 |       |      NONE |         CMOS_OUT |  Seg(12) | In(Net_67_12)
     |   5 |       |      NONE |         CMOS_OUT |  Seg(10) | In(Net_67_10)
     |   6 |       |      NONE |         CMOS_OUT |  Seg(11) | In(Net_67_11)
     |   7 |       |      NONE |         CMOS_OUT | Seg_1(2) | In(Net_74_2)
-----+-----+-------+-----------+------------------+----------+--------------
   3 |   1 |       |      NONE |         CMOS_OUT |  Seg(20) | In(Net_67_20)
     |   2 |       |      NONE |         CMOS_OUT |  Seg(15) | In(Net_67_15)
     |   3 |       |      NONE |         CMOS_OUT |  Seg(16) | In(Net_67_16)
     |   4 |       |      NONE |         CMOS_OUT |  Seg(17) | In(Net_67_17)
     |   5 |       |      NONE |         CMOS_OUT |  Seg(18) | In(Net_67_18)
     |   6 |       |      NONE |         CMOS_OUT |  Seg(19) | In(Net_67_19)
     |   7 |       |      NONE |         CMOS_OUT |  Seg(21) | In(Net_67_21)
-----+-----+-------+-----------+------------------+----------+--------------
  12 |   0 |       |      NONE |         CMOS_OUT |  Seg(22) | In(Net_67_22)
     |   1 |       |      NONE |         CMOS_OUT |  Seg(23) | In(Net_67_23)
     |   2 |       |      NONE |         CMOS_OUT |  Seg(14) | In(Net_67_14)
     |   3 |       |      NONE |         CMOS_OUT |  Seg(13) | In(Net_67_13)
     |   6 |       |      NONE |         CMOS_OUT |   Seg(6) | In(Net_67_6)
-----+-----+-------+-----------+------------------+----------+--------------
  15 |   0 |       |      NONE |         CMOS_OUT | Seg_1(0) | In(Net_74_0)
     |   1 |       |      NONE |         CMOS_OUT | Seg_1(5) | In(Net_74_5)
     |   2 |       |      NONE |         CMOS_OUT | Seg_1(6) | In(Net_74_6)
     |   3 |       |      NONE |         CMOS_OUT | Com_1(0) | In(Net_75)
     |   4 |       |      NONE |         CMOS_OUT |   Seg(1) | In(Net_67_1)
     |   5 |       |      NONE |         CMOS_OUT | Seg_1(1) | In(Net_74_1)
     |   6 |       |      NONE |         CMOS_OUT | Seg_1(3) | In(Net_74_3)
     |   7 |       |      NONE |         CMOS_OUT |   Seg(0) | In(Net_67_0)
----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.422ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in VTM17c_Display_7seg_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.401ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.058ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.111ms
API generation phase: Elapsed time ==> 2s.474ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.015ms
