<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001981A1-20030102-D00000.TIF SYSTEM "US20030001981A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001981A1-20030102-D00001.TIF SYSTEM "US20030001981A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001981A1-20030102-D00002.TIF SYSTEM "US20030001981A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001981A1-20030102-D00003.TIF SYSTEM "US20030001981A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001981A1-20030102-D00004.TIF SYSTEM "US20030001981A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001981A1-20030102-D00005.TIF SYSTEM "US20030001981A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001981A1-20030102-D00006.TIF SYSTEM "US20030001981A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001981A1-20030102-D00007.TIF SYSTEM "US20030001981A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001981A1-20030102-D00008.TIF SYSTEM "US20030001981A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001981A1-20030102-D00009.TIF SYSTEM "US20030001981A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001981A1-20030102-D00010.TIF SYSTEM "US20030001981A1-20030102-D00010.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001981</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10112228</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020328</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03M001/12</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H04N005/44</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>348</class>
<subclass>839000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>348</class>
<subclass>706000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>348</class>
<subclass>725000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Modular digital television architecture</title-of-invention>
</technical-information>
<continuity-data>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>10112228</doc-number>
<kind-code>A1</kind-code>
<document-date>20020328</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09862391</doc-number>
<document-date>20010521</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</continuation-in-part-of>
</continuations>
<non-provisional-of-provisional>
<document-id>
<doc-number>60335575</doc-number>
<document-date>20011022</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>James</given-name>
<middle-name>R.</middle-name>
<family-name>Milne</family-name>
</name>
<residence>
<residence-us>
<city>Ramona</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>Sony Corporation</organization-name>
<assignee-type>02</assignee-type>
</assignee>
<correspondence-address>
<name-1>FITCH EVEN TABIN AND FLANNERY</name-1>
<name-2></name-2>
<address>
<address-1>120 SOUTH LA SALLE STREET</address-1>
<address-2>SUITE 1600</address-2>
<city>CHICAGO</city>
<state>IL</state>
<postalcode>60603-3406</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A modular digital television architecture and method of designing the same is disclosed. The television architecture includes a processing chassis module to convert an input signal into at a digital signal for use in providing information to a display. A presentation chassis module converts audio and visual components of the digital signal into a final signal for presentation on the display. An interface connects the processing and presentation chassis. The interface is a global interface capable of being used in conjunction with a plurality of chassis architectures. The processing and presentation chassis module are designed and operate independently of one another. The interface allows video, audio and digital data signals to be communicated over a single communication line. By employing a modular design, a variety of digital television systems can be readily produced. </paragraph>
</subdoc-abstract>
<subdoc-description>
<cross-reference-to-related-applications>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This patent document is a Continuation in Part of U.S. patent application Ser. No. 09/862,391, filed May 21, 2001, for MODULAR DIGITAL TELEVISION ARCHITECTURE. </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> This patent document claims priority under 35 U.S.C. &sect;119(e) to U.S. Provisional Patent Application Serial No. 60/335,575 filed Oct. 22, 2001 which is incorporated herein by reference.</paragraph>
</cross-reference-to-related-applications>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> The present invention generally relates to digital televisions and, more particularly, to a system and corresponding method for providing a family of digital televisions based on a modular system architecture. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The design of conventional television systems requires the hardware components of the system to be completely designed before the software is developed for a given design. After the hardware design has been completed and certified, the software protocols implemented to perform the functionality of the particular system design are then developed. Thus, conventional television designs require a grouping of protocols to a specific hardware configuration. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Due to the one-to-one correspondence between the hardware and software, any change in the hardware design will result in the need to develop entirely new software protocols corresponding to the changed or otherwise revised, hardware design. Thus, interchanging or coupling a particular hardware design with a particular software protocol not originally developed for such hardware design is not possible. Consequently, the ability to upgrade or enhance the operational capabilities of a hardware design with new software is not possible. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Structurally, conventional television designs employ an architecture where audio and video signal processing and filtering operations are performed throughout the entirety of the system. Often times, the design of television systems are made more complex by the type and physical location of the components that perform the signal processing operations. Further adding to system complexity is the large amount of data that must be transferred between the processing elements. Due to the data transfer and signal processing constraints described above, conventional digital television designs generally require the use of two or more microcontrollers to carry out the necessary data transfer and signal processing operations. This results in the software used to control television system operation becoming increasingly complex and difficult to coordinate. The more complex the required software, the longer it takes to develop and debug the software. Consequently, the price of any resulting digital television system increases dramatically. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The aforementioned and related drawbacks associated with conventional digital television system development have been substantially reduced or eliminated by the modular digital television architecture of the present invention. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> In one embodiment, the invention can be characterized as a modular television, comprising a processing chassis having a power supply and circuitry configured to convert an analog audiovisual signal into at least one digital audiovisual signal and provide an intermediate digital signal derived from the at least one digital signal. The modular television also includes a presentation chassis having a display and circuitry configured to receive the intermediate digital signal, convert the intermediate digital signal into a display signal, and provide the display signal to the display. Additionally, an interface coupling the processing chassis and the presentation chassis is provided, the interface comprising a single communication line configured to carry the intermediate digital signal. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> In another embodiment, the invention can be characterized as a method of making a modular television architecture, including the steps of: placing a processing chassis in a housing, wherein the processing chassis is configured to convert an analog signal into at least one digital signal and provide an intermediate digital signal derived from the at least one digital signal; placing a presentation chassis in a housing wherein the presentation chassis comprises a display and circuitry configured to receive the intermediate digital signal, convert the intermediate digital signal into a display signal, and provide the display signal to the display; and coupling the processing chassis and the presentation chassis with a single communication line. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> In a further embodiment, the invention may be characterized as a modular television, including processing means for providing power to a power output and receiving an analog signal comprising audiovisual content, converting the analog signal into a digital audio signal and a digital video signal and providing an intermediate digital signal derived from the digital audio and digital video signals to a communication output. The modular television also includes presentation means for providing a display in response to the intermediate digital signal from the interface means. Additionally, the modular television includes interface means for receiving the intermediate digital signal from the communication output and the power from the power output and providing the intermediate digital signal and the power to the presentation means. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> In yet another embodiment, the invention may be characterized as a digital television architecture, including a processing chassis configured to convert an analog input signal into at least one digital signal and to provide the at least one digital signal as an output, the processing chassis including a power supply. The digital television architecture also includes a presentation chassis configured to receive the at least one digital signal and to convert audio and video components of the digital signal into a final signal for presentation on a display, the presentation chassis being separate from the processing chassis and including a dedicated power source of the presentation chassis being different from the power source of the processing chassis. Additionally, the digital television architecture includes an interface configured to provide a communication path for the at least one digital signal between the processing chassis and the presentation chassis.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The aforementioned and related advantages and features of the present invention will become apparent upon review of the following detailed description of the invention, taken in conjunction with the following drawings, where like numerals represent like elements, in which: </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram of an overall architecture of one embodiment of a digital television system of the present invention; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram of one embodiment of an interface architecture used to interconnect a processing chassis module and a presentation chassis module of the one embodiment of the digital television system of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a schematic view of one embodiment of components that comprise a legacy block of the processing chassis module of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a schematic block diagram of one embodiment of the components that comprise the processing chassis module of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a schematic block diagram of one embodiment of the presentation chassis module of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a block diagram of another embodiment of the interface architecture used to interconnect the processing chassis module and the presentation chassis module of the digital television system of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a schematic block diagram of one embodiment of the components that comprise the processing chassis module of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a schematic view of one embodiment of the components that comprise the legacy block of the processing chassis module of <cross-reference target="DRAWINGS">FIGS. 6 and 7</cross-reference>; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a schematic block diagram of one embodiment of the presentation chassis module of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>; and </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a schematic diagram of one embodiment of the digital television system of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> in which the processing chassis module and the presentation chassis module are located within separate housings.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION </heading>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The modular digital television architecture and method of implementing the same will now be described with reference to FIGS. <highlight><bold>1</bold></highlight>-<highlight><bold>10</bold></highlight>. <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram of the overall architecture of the digital television system of one embodiment of the present invention. As illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the digital television system (DTV) <highlight><bold>10</bold></highlight> includes a housing <highlight><bold>8</bold></highlight> enclosing a processing chassis module <highlight><bold>2</bold></highlight> (also generally referred to as a processing chassis <highlight><bold>2</bold></highlight>), a presentation chassis module <highlight><bold>4</bold></highlight> (also generally referred to as a presentation chassis <highlight><bold>4</bold></highlight>) and an interface <highlight><bold>6</bold></highlight> that is operative to interconnect and provide a communication path between the processing chassis module <highlight><bold>2</bold></highlight> and the presentation chassis module <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The processing chassis module <highlight><bold>2</bold></highlight> is operative to convert an analog input signal provided by an external source <highlight><bold>18</bold></highlight> (such as an antenna, a cable connection or a satellite feed) into at least a first digital signal before the audio and visual information contained within the first digital signal are presented to the user on a suitable display device (not shown). The display device can be a CRT or a suitable type of digital display device. In an exemplary embodiment, the display device is implemented as a CRT. The signals generated by the processing chassis module <highlight><bold>2</bold></highlight> are transmitted through the interface <highlight><bold>6</bold></highlight> to the presentation chassis module <highlight><bold>4</bold></highlight>. The corresponding CRT (or other display device) operates under the control of the presentation chassis module <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> The presentation chassis module <highlight><bold>4</bold></highlight> includes all of the necessary components used to filter the incoming digital signals and to display the video images contained within the digital signals, and receive and play audio recordings. The audio and video information presented to the user by the presentation chassis module <highlight><bold>4</bold></highlight> are provided thereto by the interface <highlight><bold>6</bold></highlight>. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> Referring next to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, shown is a block diagram of one embodiment of the interface architecture used to interconnect the processing chassis module <highlight><bold>12</bold></highlight> and the presenting chassis module <highlight><bold>14</bold></highlight>. The interface <highlight><bold>16</bold></highlight> is a global interface that can be used in conjunction with several different types of chassis modules and architectures. In application, the interface <highlight><bold>16</bold></highlight> is comprised of a series of transmission lines that provide a communication path between the processing chassis module <highlight><bold>12</bold></highlight> and the presentation chassis module <highlight><bold>14</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the interface <highlight><bold>16</bold></highlight> includes video signal transmission lines <highlight><bold>72</bold></highlight> that transfer digital video information signals from the main processing block <highlight><bold>40</bold></highlight> of the processing chassis module <highlight><bold>12</bold></highlight> to the presentation chassis module <highlight><bold>14</bold></highlight>. Audio line <highlight><bold>78</bold></highlight> provides the audio information (i.e. left audio, right audio, etc.) to the presentation chassis module <highlight><bold>14</bold></highlight>. Bi-directional UART line <highlight><bold>80</bold></highlight> transfers basic communication information, received infrared commands and push button commands from the front panel of the display in addition to the corresponding reference signals between the two chassis modules. Reference line <highlight><bold>82</bold></highlight> transmits power, ground and additional timing information from the presentation chassis module <highlight><bold>14</bold></highlight> to the processing chassis module <highlight><bold>12</bold></highlight>. Legacy signal line <highlight><bold>74</bold></highlight> and bi-directional i.LINK line <highlight><bold>76</bold></highlight> transfer the front panel information between the presentation chassis module <highlight><bold>14</bold></highlight> and the processing chassis module <highlight><bold>12</bold></highlight>. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> According to the present invention, the video signal transmission lines <highlight><bold>72</bold></highlight> use transition minimized differential signaling (TMDS) for the base electrical interconnection between the processing chassis module <highlight><bold>12</bold></highlight> and the presentation chassis module <highlight><bold>14</bold></highlight>. The transition minimization can be achieved, for example, by implementing an advanced encoding algorithm that converts 8-bits of data into a 10-bit transition minimized, dc balanced character. According to an exemplary embodiment, the video signal transmission lines <highlight><bold>72</bold></highlight> of the present invention are a part of a physical structure including a transmitter (not shown) which incorporates an advanced coding algorithm to enable TMDS signaling which reduces the electromagnetic interference across the aforementioned transmission lines. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> In an exemplary embodiment of the present invention, the video signal transmission lines <highlight><bold>72</bold></highlight> of the interface <highlight><bold>16</bold></highlight> operate according to the Digital Visual Interface (DVI) 1.0 specification promulgated by the Digital Display Working Group (DDWG), which is incorporated fully herein. As such, the interface <highlight><bold>16</bold></highlight> can be used in conjunction with a variety of chassis (i.e. digital component) modules to provide a high speed digital connection for visual data types that is display technology independent. In an alternate embodiment, the video signal transmission lines <highlight><bold>72</bold></highlight> operate according to the EIA 861 standard promulgated by the Consumer Electronics Association (CEA). </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> The processing chassis module <highlight><bold>12</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference> will now be described with reference to <cross-reference target="DRAWINGS">FIGS. 3 and 4</cross-reference>. The processing chassis module <highlight><bold>12</bold></highlight> is responsible for converting the analog input signal(s) received by the external source <highlight><bold>18</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 1</cross-reference>) into at least a first digital signal which includes both the audio and video information contained in the input signal(s). Initially, the analog input signal(s) are digitized and up converted to an appropriate digital format by a legacy block <highlight><bold>64</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 4</cross-reference>). The digital signals are then transmitted to and processed by the main processing block <highlight><bold>40</bold></highlight> of the processing chassis module <highlight><bold>12</bold></highlight>. For purpose of description and identification, the components to the left of the main processing block <highlight><bold>40</bold></highlight> comprise the legacy block <highlight><bold>64</bold></highlight>. In an exemplary embodiment of the present invention, the audio and video information is provided to the main processing block <highlight><bold>40</bold></highlight> on two channels, referred to as channel A (&ldquo;A&rdquo;) and channel B (&ldquo;B&rdquo;), respectively. The particular channel that the audio and video information is provided on is determined by audio/visual (A/V) switch <highlight><bold>24</bold></highlight>. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the video processing section of the processing chassis module <highlight><bold>12</bold></highlight> will now be described. As shown, the input analog audio and video signals (<highlight><bold>121</bold></highlight>-<highlight><bold>126</bold></highlight>) are provided as inputs to the A/V switch <highlight><bold>24</bold></highlight>. The A/V switch <highlight><bold>24</bold></highlight> controls whether the resulting output signals are provided on channel A or channel B or both. For example, <cross-reference target="DRAWINGS">FIG. 3</cross-reference> illustrates the information present on Video line 1 <highlight><bold>121</bold></highlight> being provided on channel A while the video information present on Video line 4 is provided on channel B. For purposes of clarity, channel A processing will be described first; then channel B processing will be described. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The input signals <highlight><bold>121</bold></highlight>-<highlight><bold>125</bold></highlight> of the A/V switch <highlight><bold>24</bold></highlight> are received by the external source <highlight><bold>18</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 1</cross-reference>) and comprise composite video signals. The information present on line <highlight><bold>126</bold></highlight> is comprised of high definition audio signals. More specifically, the video information <highlight><bold>121</bold></highlight>-<highlight><bold>125</bold></highlight> is embodied in four types of signals: (1) standard composite video signals (CV); (2) S-video information, such as provided by DVD media (Y and C); and (3) S-video identification information (SW). Each of these signals are provided as inputs to the A/V switch <highlight><bold>24</bold></highlight>, which provides a corresponding subset of the signals on channel A (lines <highlight><bold>224</bold></highlight><highlight><italic>a</italic></highlight>). The determination of which signals are provided on a given channel is determined, in part, on the identification information present on line SW. The audio information present, for example, on line <highlight><bold>121</bold></highlight> is provided by the A/V switch <highlight><bold>24</bold></highlight> on audio lines LOUT<highlight><bold>1</bold></highlight> and ROUT<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> Video line 5 <highlight><bold>125</bold></highlight> is comprised of component video signal information. Depending on the state of the A/V switch <highlight><bold>24</bold></highlight>, the component video signals are transmitted to a high definition analog-to-digital converter (ADC) <highlight><bold>27</bold></highlight> on line <highlight><bold>201</bold></highlight>. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> Referring back to the composite video signals (CV, Y and C), these signals are transmitted to a 3D Comb filter <highlight><bold>26</bold></highlight> from the A/V switch <highlight><bold>24</bold></highlight>. The 3D Comb filter <highlight><bold>26</bold></highlight> operates to separate the luminance (brightness) and chrominance (color) information from the input signals. The resulting brightness and color information, along with command information present on line I<highlight><superscript>2</superscript></highlight>C and video type (ITU BT.656 or digital CVBS (also known as digital composite video)) information from front end tuner module <highlight><bold>20</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 4</cross-reference>) on line <highlight><bold>656</bold></highlight>, is transmitted to a first chroma decoder <highlight><bold>30</bold></highlight>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> The first chroma decoder <highlight><bold>30</bold></highlight> decodes the corresponding brightness, color and video information from the video signals input thereto. Such decoding includes the detection of closed captioning, wide screen, V-chip and other video presentation information transmitted by the input signals. The output of the first chroma decoder <highlight><bold>30</bold></highlight> is either a standard resolution (480i) NTSC signal or a higher resolution (&gE;480p) NTSC signal. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> After the input video signals have been decoded and digitized by the first chroma decoder <highlight><bold>30</bold></highlight>, the resulting digital video signals are then transmitted on line <highlight><bold>83</bold></highlight> as inputs to a component video (Y&prime;C<highlight><subscript>B</subscript></highlight>C<highlight><subscript>R</subscript></highlight>) switch <highlight><bold>32</bold></highlight>. Additional inputs to the component video switch <highlight><bold>32</bold></highlight> are provided by a DVI receiver <highlight><bold>34</bold></highlight> which, according to several embodiments, is a DVI receiver with High Bandwidth Digital Content Protection (HDCP). Inputs to the DVI receiver <highlight><bold>34</bold></highlight> include system command information on line I<highlight><superscript>2</superscript></highlight>C, video channel information on lines Ch<highlight><bold>1</bold></highlight>-Ch<highlight><bold>3</bold></highlight> and system clock (Clock) information. The command information is comprised of, for example, monitor identification type information maintained in the Extended Data Identification Module (EDID) <highlight><bold>33</bold></highlight> and any encryption keys. The encryption keys are stored in EPROM memory <highlight><bold>35</bold></highlight>. The output of the DVI receiver <highlight><bold>34</bold></highlight> can be comprised of either high definition or standard definition component video signals. Accordingly, a first subset of inputs to the component video switch <highlight><bold>32</bold></highlight> consists of digitized component video signals. A second subset of inputs consists of digital component video signals from the DVI receiver <highlight><bold>34</bold></highlight>. Based on the inputs provided thereto, the component video switch <highlight><bold>32</bold></highlight> will transmit either the digitized component video signals or digital component video signals to an up converter <highlight><bold>36</bold></highlight> for further processing. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> The up converter <highlight><bold>36</bold></highlight> converts the video signals provided by the component video switch <highlight><bold>32</bold></highlight> into corresponding output signals as illustrated in Table 1 below.  
<table-cwu id="TABLE-US-00001">
<number>1</number>
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="OFFSET" colwidth="42PT" align="left"/>
<colspec colname="1" colwidth="42PT" align="center"/>
<colspec colname="2" colwidth="133PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center">TABLE 1</entry>
</row>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>Input Signal</entry>
<entry>Output Signal</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
<entry>&ensp;480 i</entry>
<entry>540 p or 1080 i</entry>
</row>
<row>
<entry></entry>
<entry>480 p</entry>
<entry>540 p</entry>
</row>
<row>
<entry></entry>
<entry>720 p</entry>
<entry>540 p or 1080 i</entry>
</row>
<row>
<entry></entry>
<entry>1080 i</entry>
<entry>1080 i</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0037" lvl="7"><number>&lsqb;0037&rsqb;</number> As shown in Table 1, a 480i input signal will be converted into a 1080i signal; a 480p input signal will be converted into a 540p signal; and a 720p input signal will be converted into either a 540p or a 1080i signal. A 1080i input signal will pass unchanged through the up converter <highlight><bold>36</bold></highlight>. In application, the 480p video signal is a higher resolution signal as compared to a standard 480i signal. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> The up converter <highlight><bold>36</bold></highlight> includes a corresponding memory (SDRAM <highlight><bold>38</bold></highlight>) which stores the digitized information, referred to as digital reality creation signals, of the up converter <highlight><bold>36</bold></highlight>. After being converted, the video signals are then transmitted to the main processing block <highlight><bold>40</bold></highlight> on line <highlight><bold>203</bold></highlight>. The processing of the signals transmitted to the main processing block <highlight><bold>40</bold></highlight> will be described in greater detail below with reference to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The video signals provided on channel B will now be described. The processing chassis module <highlight><bold>12</bold></highlight> employs a second chroma decoder <highlight><bold>42</bold></highlight>, similar in structure and operation to first chroma decoder <highlight><bold>30</bold></highlight>, to decode and digitize the corresponding input video signals (i.e., Video 1 <highlight><bold>121</bold></highlight>, Video 2 <highlight><bold>122</bold></highlight>, Video 3 <highlight><bold>123</bold></highlight>, Video 4 <highlight><bold>124</bold></highlight> and Video 5 <highlight><bold>125</bold></highlight>) provided on channel B by the A/V switch <highlight><bold>24</bold></highlight>. In an exemplary embodiment, the video signals transmitted on channel B are only 480i and 480p signals. Thus, after the input video signals have been decoded and converted into digital format by the second chroma decoder <highlight><bold>42</bold></highlight>, they are transmitted directly into the main processing block <highlight><bold>40</bold></highlight> on line <highlight><bold>205</bold></highlight> for further processing. In operation, the second chroma decoder <highlight><bold>42</bold></highlight> is used to digitize the second picture of a twin picture function. As used herein, the twin picture is defined to mean adjacent picture information which may be present on video input lines <highlight><bold>121</bold></highlight>-<highlight><bold>125</bold></highlight>. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Additionally, the video signals provided by the A/V switch <highlight><bold>24</bold></highlight> on channel B are standard definition (&lE;480p) signals. These standard definition signals are converted into digital signals by the standard definition ADC <highlight><bold>28</bold></highlight> before being transmitted to the second chroma decoder <highlight><bold>42</bold></highlight> for processing. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> The audio processing section of the processing chassis module <highlight><bold>12</bold></highlight> will now be described. As illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, audio signals from the various front panel channels (<highlight><bold>1121</bold></highlight>-<highlight><bold>125</bold></highlight>) are provided to the A/V switch <highlight><bold>24</bold></highlight> on corresponding audio lines (Audio <highlight><bold>1</bold></highlight>-Audio <highlight><bold>5</bold></highlight>). High definition audio signals are transmitted to the processing chassis module <highlight><bold>12</bold></highlight> from the external source <highlight><bold>18</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 1</cross-reference>) on line <highlight><bold>126</bold></highlight>. The analog audio signal information is provided by the A/V switch <highlight><bold>24</bold></highlight> on corresponding lines LOUT<highlight><bold>1</bold></highlight>-LOUT<highlight><bold>2</bold></highlight> and ROUT<highlight><bold>1</bold></highlight>-ROUT<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Audio signals LOUT<highlight><bold>1</bold></highlight> and ROUT<highlight><bold>1</bold></highlight> are provided as inputs to an ADC <highlight><bold>41</bold></highlight>. The digital output signal provided by the ADC <highlight><bold>41</bold></highlight> on line <highlight><bold>151</bold></highlight> is provided as the first input to a first audio switch <highlight><bold>44</bold></highlight>. The second input to the first audio switch <highlight><bold>44</bold></highlight> is provided by a direct tuner audio on line <highlight><bold>153</bold></highlight>. The output of the first audio switch <highlight><bold>44</bold></highlight> is then transmitted to the main processing block <highlight><bold>40</bold></highlight> on line <highlight><bold>251</bold></highlight> for further processing. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> Audio signals LOUT<highlight><bold>2</bold></highlight> and ROUT<highlight><bold>2</bold></highlight> are provided as inputs to an ADC <highlight><bold>43</bold></highlight>. The digital output signal provided by the ADC <highlight><bold>43</bold></highlight> on line <highlight><bold>152</bold></highlight> is provided as the first input to a second audio switch <highlight><bold>45</bold></highlight>. The second input to the second audio switch <highlight><bold>45</bold></highlight> is provided by direct tuner audio on line <highlight><bold>155</bold></highlight>. The output of the second audio switch <highlight><bold>45</bold></highlight> is transmitted to the main processing block <highlight><bold>40</bold></highlight> on line <highlight><bold>252</bold></highlight> for further processing. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> In an alternate embodiment, the second input to the second audio switch <highlight><bold>45</bold></highlight> is provided by the output of a digital audio module <highlight><bold>160</bold></highlight>. The digital audio module <highlight><bold>160</bold></highlight> is comprised of a plurality of input receivers <highlight><bold>1601</bold></highlight> and <highlight><bold>1602</bold></highlight>. The input of first input receiver <highlight><bold>1601</bold></highlight> is provided by an optical analog input (SPDIF IN). The input to the second input receiver <highlight><bold>1602</bold></highlight> is provided by a secondary digital audio input signal (HDCP SPDIF IN). The corresponding outputs of the receivers <highlight><bold>1601</bold></highlight> and <highlight><bold>1602</bold></highlight> are provided as inputs to a receiver <highlight><bold>1603</bold></highlight>. A third input to the receiver <highlight><bold>1603</bold></highlight> is provided by a control signal on line I<highlight><superscript>2</superscript></highlight>C. The output of the receiver <highlight><bold>1603</bold></highlight> is provided as a first input to switch <highlight><bold>1604</bold></highlight>. The other input to switch <highlight><bold>1604</bold></highlight> is provided by tuner A or B audio. In the alternate embodiment, the output of the switch <highlight><bold>1604</bold></highlight> replaces the direct audio from tuner B on line <highlight><bold>155</bold></highlight>. In a second alternate embodiment, the output of the switch <highlight><bold>1604</bold></highlight> replaces the direct audio from tuner A on line <highlight><bold>153</bold></highlight>. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> After a suitable level of processing has been performed on the audio input signals present on lines <highlight><bold>251</bold></highlight>-<highlight><bold>252</bold></highlight>, the processed audio data is provided by the main processing block on line <highlight><bold>78</bold></highlight>. Other output signals provided by the main processing block <highlight><bold>40</bold></highlight> include monitor output line <highlight><bold>73</bold></highlight>. The output signals present on line <highlight><bold>73</bold></highlight> are down converted to <highlight><bold>480</bold></highlight><highlight><italic>i </italic></highlight>format and then transmitted to a video cassette recorder (VCR), or other suitable device, for later playing or recording. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> The processed digital video signal information, whether on channel A or channel B, are transmitted to a high definition transmitter <highlight><bold>70</bold></highlight>. Other data transmitted to the transmitter <highlight><bold>70</bold></highlight> include signals from the (optional) front-end tuners <highlight><bold>20</bold></highlight>, <highlight><bold>22</bold></highlight> on lines <highlight><bold>118</bold></highlight> and <highlight><bold>119</bold></highlight>, respectively (<cross-reference target="DRAWINGS">FIG. 4</cross-reference>) and data from the i.LINK module <highlight><bold>68</bold></highlight> on line <highlight><bold>121</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 4</cross-reference>). The transmitter <highlight><bold>70</bold></highlight> then encrypts the digital video data, if necessary, based on encryption key data present in memory unit (EPROM) <highlight><bold>35</bold></highlight>. The digital video data is then provided on corresponding channel lines Ch<highlight><bold>1</bold></highlight>-Ch<highlight><bold>3</bold></highlight>. The digital video signals, which may be referred to as intermediate digital signals, on lines Ch<highlight><bold>1</bold></highlight>-Ch<highlight><bold>3</bold></highlight>, the command control line I<highlight><superscript>2</superscript></highlight>C and the information present on analog signal line VM are all transmitted to the presentation chassis module <highlight><bold>14</bold></highlight> on line <highlight><bold>72</bold></highlight> via the interface <highlight><bold>16</bold></highlight>. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a schematic block diagram of the components that comprise the processing chassis module of the present embodiment. The processing chassis module <highlight><bold>12</bold></highlight> includes a processor section <highlight><bold>50</bold></highlight> including a central processing unit (CPU) <highlight><bold>52</bold></highlight>, an SDRAM <highlight><bold>54</bold></highlight>, a flash memory <highlight><bold>56</bold></highlight>, a read only memory (ROM <highlight><bold>58</bold></highlight>) and an I/O Bridge <highlight><bold>60</bold></highlight>. An optional memory stick interface <highlight><bold>57</bold></highlight> and CMOS programmable logic device (CPLD) <highlight><bold>59</bold></highlight> are also shown. The ROM <highlight><bold>58</bold></highlight> is connected to the I/O Bridge <highlight><bold>60</bold></highlight> through a processor bus <highlight><bold>51</bold></highlight>. The flash memory <highlight><bold>56</bold></highlight> of the processor section <highlight><bold>50</bold></highlight> is also coupled to the processor bus <highlight><bold>51</bold></highlight> via CPLD <highlight><bold>59</bold></highlight>. The SDRAM <highlight><bold>54</bold></highlight> is connected to the I/O Bridge <highlight><bold>60</bold></highlight> via a dedicated bi-directional line <highlight><bold>55</bold></highlight>. Other inputs to the I/O Bridge <highlight><bold>60</bold></highlight> include information contained on a I<highlight><superscript>2</superscript></highlight>C line <highlight><bold>610</bold></highlight> which is used to transfer basic communication signals, a USB connection, general purpose I/O lines (GPIO) as well as an UART line <highlight><bold>80</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 4</cross-reference>) which is used to transfer control information between the chassis modules. The CPU <highlight><bold>52</bold></highlight> executes the protocols stored in either the flash memory <highlight><bold>56</bold></highlight> or the ROM <highlight><bold>58</bold></highlight>. The CPU <highlight><bold>52</bold></highlight> acts as an overall system (digital television) controller. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> The main processing block <highlight><bold>40</bold></highlight>, in an exemplary embodiment, is also an MPEG module that generates the video images that are presented on the display <highlight><bold>100</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 5</cross-reference>) based on the signals input thereto according to the specifications promulgated, for example, by the Motion Picture Expert Group. The output of MPEG module <highlight><bold>40</bold></highlight> is provided to the presentation chassis module <highlight><bold>14</bold></highlight> via line <highlight><bold>72</bold></highlight>. Other inputs to the MPEG module <highlight><bold>40</bold></highlight> include a signal from a front end ATSC tuner module <highlight><bold>20</bold></highlight> operating in accordance with the specification promulgated by the Advanced Television Systems Committee (ATSC). The ATSC tuner module <highlight><bold>20</bold></highlight> transmits an ATSC signal into the main processing block <highlight><bold>40</bold></highlight> on line <highlight><bold>118</bold></highlight>. Another input to the MPEG module <highlight><bold>40</bold></highlight> is provided by an optional front end DirecTV&trade; and Smart Card module <highlight><bold>22</bold></highlight>, which transmits a satellite signal into the main processing line <highlight><bold>40</bold></highlight> on line <highlight><bold>119</bold></highlight>. The DirecTV&trade; and Smart Card module <highlight><bold>22</bold></highlight> is also connected to the MPEG module <highlight><bold>40</bold></highlight> via bi-directional line <highlight><bold>120</bold></highlight>. Also shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is an i.LINK signal on line <highlight><bold>121</bold></highlight> being provided as an input into the MPEG module <highlight><bold>40</bold></highlight> of the main processing block <highlight><bold>40</bold></highlight>. The i.LINK signal is generated by an i.LINK element <highlight><bold>68</bold></highlight>. The i.LINK element <highlight><bold>68</bold></highlight> transmits a signal from the front panel of the digital television system <highlight><bold>10</bold></highlight> to the i.LINK module located within the processing chassis module <highlight><bold>12</bold></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> Power for both the video processing section and the audio processing section of the processing chassis module <highlight><bold>12</bold></highlight>, as well as the main processing block <highlight><bold>40</bold></highlight>, is provided by a dedicated low voltage power supply <highlight><bold>21</bold></highlight>. In operation, the low voltage power supply <highlight><bold>21</bold></highlight> generates substantially about 5W of power. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> One of the objectives of the processing chassis module <highlight><bold>12</bold></highlight>, is to transmit all of the audio and video information provided by the respective tuners and decoders into the main processing block <highlight><bold>40</bold></highlight> as quickly as possible, while at the same time minimizing the number of domain changes that need to be performed on the input signals. For purposes of the present invention, domain changes refer to the number of times a signal has to be converted from analog-to-digital or digital-to-analog. As illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, such domain changes are minimized by having the input audio and video signals being converted from one domain (analog) to another domain (digital) only once by the high definition ADC <highlight><bold>27</bold></highlight> and/or the corresponding standard definition ADC <highlight><bold>28</bold></highlight>. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> In operation, the analog audio and video signal information are received by the external source <highlight><bold>18</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 1</cross-reference>) and are transmitted into the processing chassis module <highlight><bold>12</bold></highlight> via the A/V switch <highlight><bold>24</bold></highlight>. The A/V switch <highlight><bold>24</bold></highlight> then transmits corresponding audio and video information on either a first channel (Channel A) or a second channel (Channel B). In an exemplary embodiment, video data &gE;480i is transmitted on Channel A. Standard definition video data (&lE;480p format) is transmitted on Channel B. The brightness and color information contained within the video signals is separated by the 3D Comb <highlight><bold>26</bold></highlight> and then decoded and digitized by the first chroma decoder <highlight><bold>30</bold></highlight>. The video information on Channel A is then converted into a digital signal, for processing, by the ADC <highlight><bold>27</bold></highlight>. The video information is then transmitted to a component video switch <highlight><bold>32</bold></highlight>, which provides either the standard definition video signal or a corresponding high definition video signal to an up converter <highlight><bold>36</bold></highlight>. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> If the signal provided by the component switch <highlight><bold>32</bold></highlight> is a standard definition video signal, such signal is converted into a higher definition (540p or 1080i format) video signal by the up converter <highlight><bold>36</bold></highlight>. The resulting video signal is then transmitted to the main processing block for processing. If the signal provided by the component switch <highlight><bold>32</bold></highlight> is a high definition video signal, such signal passes directly through the up converter <highlight><bold>36</bold></highlight> to the main processing block <highlight><bold>40</bold></highlight> without being changed. An exception to the direct passage scheme described above occurs when the signal provided by the component video switch <highlight><bold>32</bold></highlight> is a 720p format signal (see Table 1). In such a situation, the 720p format signal is converted to either a 540p or a 1080i signal. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> In corresponding fashion, video signals present on Channel B which are already in standard definition (&lE;480p) format, are digitized by the second chroma decoder <highlight><bold>42</bold></highlight> and transmitted directly to the main processing block <highlight><bold>40</bold></highlight> for processing. The audio signals received by the external source <highlight><bold>18</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 1</cross-reference>) are transmitted to the main processing block <highlight><bold>40</bold></highlight> for processing after first being converted into digital format by associated ADC&apos;s <highlight><bold>41</bold></highlight> and <highlight><bold>43</bold></highlight>, respectively. The processed audio signals are then provided to corresponding audio delivery components (e.g. speakers) which are capable of delivering sounds to a user. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> Upon being received in the main processing block <highlight><bold>40</bold></highlight>, the digital video input signals are representative of the video images that are presented on the display device based on a particular protocol. The output of the main processing block <highlight><bold>40</bold></highlight> is then transmitted to the interface <highlight><bold>16</bold></highlight> on transmission line <highlight><bold>72</bold></highlight>. As illustrated in greater detail in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the video transmission line <highlight><bold>72</bold></highlight> is comprised of the digital video data present on Ch<highlight><bold>1</bold></highlight>-Ch<highlight><bold>3</bold></highlight>, the system clock (Clock), line VM and the control signal I<highlight><superscript>2</superscript></highlight>C. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> Referring next to <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, shown is a schematic block diagram of one embodiment of the presentation chassis module of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. The presentation chassis module <highlight><bold>14</bold></highlight> includes a display <highlight><bold>100</bold></highlight> and at least a pair of speaker units <highlight><bold>93</bold></highlight> and <highlight><bold>95</bold></highlight>, respectively, operative to present video and audio information to a user. In an exemplary embodiment, the display <highlight><bold>100</bold></highlight> is a CRT display that is operative to present the video information based on the signals generated by the processing chassis module <highlight><bold>12</bold></highlight> and transferred through the interface <highlight><bold>16</bold></highlight>. In addition to being a CRT display, the display <highlight><bold>100</bold></highlight> can be any of the digital display devices presently available on the market. The display <highlight><bold>100</bold></highlight> includes a front panel (not shown) having a plurality of buttons that are used to adjust the characteristics of the video and audio information presented to the user. The presentation chassis module <highlight><bold>14</bold></highlight> further includes a processor <highlight><bold>86</bold></highlight>, which transmits and receives signals from the UART line <highlight><bold>80</bold></highlight>. The microprocessor <highlight><bold>86</bold></highlight> is used to process and transmit information, for example, from the front panel of the display <highlight><bold>100</bold></highlight> to the processing chassis module <highlight><bold>12</bold></highlight>. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> A DVI receiver <highlight><bold>87</bold></highlight>, which according to several embodiments is a DVI receiver with HDCP encryption, includes a digital-to-analog converter (DAC) that converts the input digital video signals on lines Ch<highlight><bold>1</bold></highlight>-Ch<highlight><bold>3</bold></highlight> (which collectively may be referred to as an intermediate digital signal) received from the main processing block <highlight><bold>40</bold></highlight> into analog signals, which may be referred to as display signals, on lines <highlight><bold>187</bold></highlight>. The analog signals are transmitted to display capture hardware <highlight><bold>88</bold></highlight> for further processing. Display capture hardware <highlight><bold>88</bold></highlight>, provides for the proper timing of the received signals for presentation on the display device <highlight><bold>100</bold></highlight>. In operation, the display capture hardware <highlight><bold>88</bold></highlight> receives the analog signals on lines <highlight><bold>187</bold></highlight> from the DVI receiver <highlight><bold>87</bold></highlight> and synchronizes the analog signals, and then performs optional final color matrix conversion, brightness, hue and contrast processing operations on the received signals. It should be noted that the aforementioned brightness, hue and contrast processing operations could also be performed in the processing chassis module <highlight><bold>12</bold></highlight>. A first subset of the processed signals are transmitted to the horizontal timing circuitry (HOUT) <highlight><bold>91</bold></highlight> via the horizontal controller circuitry <highlight><bold>90</bold></highlight> for presentation of properly adjusted horizontal component video signals to the display device <highlight><bold>100</bold></highlight>. A second subset of the processed signals are transmitted to the vertical timing and amplifier circuitry (VOUT) <highlight><bold>94</bold></highlight> for presentation of properly adjusted vertical component video signals to the display device <highlight><bold>100</bold></highlight>. A third subset of processed signals is transmitted to sub-deflection circuitry <highlight><bold>92</bold></highlight> for additional processing before being provided as an input to the horizontal output circuitry <highlight><bold>91</bold></highlight>. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> After being processed in the display capture hardware <highlight><bold>88</bold></highlight>, the remaining signals are amplified by the video amplifying circuitry <highlight><bold>89</bold></highlight> before being presented to and displayed on the display device <highlight><bold>100</bold></highlight>. The output of the video amplifier <highlight><bold>89</bold></highlight> are the Green (G), Blue (B) and Red (R) pixel signals that form the image displayed on the display device <highlight><bold>100</bold></highlight>. The vertical (VOUT) and horizontal (HOUT) control signals corresponding to the resulting image are provided by the VOUT <highlight><bold>94</bold></highlight> and HOUT <highlight><bold>91</bold></highlight> circuitry on lines <highlight><bold>194</bold></highlight> and <highlight><bold>191</bold></highlight>, respectively. As further illustrated in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the velocity module (VM) video signal is transmitted directly from the processing chassis module <highlight><bold>12</bold></highlight> into the VM drive <highlight><bold>96</bold></highlight>. The output of the VM drive <highlight><bold>96</bold></highlight> is transmitted to the control section of display device <highlight><bold>100</bold></highlight> for incorporation into the composite signal that is displayed to the user. The audio signals transmitted from the processing chassis module <highlight><bold>12</bold></highlight> on lines <highlight><bold>78</bold></highlight> are processed by the audio digital signal processing (DSP) chip <highlight><bold>120</bold></highlight> and then provided to the speaker units <highlight><bold>93</bold></highlight>, <highlight><bold>95</bold></highlight> for presentation to the user. For example, the audio to be provided by speaker unit <highlight><bold>93</bold></highlight> is transmitted thereto on line(s) <highlight><bold>193</bold></highlight>. The audio to be provided by speaker unit <highlight><bold>95</bold></highlight> is transmitted thereto on line(s) <highlight><bold>195</bold></highlight>. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> The presentation chassis module <highlight><bold>14</bold></highlight> also includes a dedicated high voltage power supply <highlight><bold>84</bold></highlight> that provides power to the components maintained within the module. For example, power is transmitted from the power supply <highlight><bold>84</bold></highlight> to the display device <highlight><bold>100</bold></highlight> through a pair of high voltage regulation components <highlight><bold>85</bold></highlight> and <highlight><bold>98</bold></highlight>, respectively. In an exemplary embodiment, the power supply <highlight><bold>84</bold></highlight> provides between 5W-1kW of power to the components of the presentation chassis module <highlight><bold>14</bold></highlight>. It is important to note that the power supply <highlight><bold>84</bold></highlight> of the presentation chassis module <highlight><bold>14</bold></highlight> is separate from and operates independently of the low voltage power supply <highlight><bold>21</bold></highlight> used in the processing chassis module <highlight><bold>12</bold></highlight>. In this embodiment, the power supply <highlight><bold>84</bold></highlight> of the presentation chassis module <highlight><bold>14</bold></highlight> needs to be separate from the low voltage power supply <highlight><bold>21</bold></highlight> of the processing chassis module <highlight><bold>12</bold></highlight> because the presentation chassis module <highlight><bold>14</bold></highlight> never knows what type of processing chassis module it is interfacing with. Thus, by providing for independence of operation, the processing and presentation chassis modules of the present invention can be interconnected in any suitable combination. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> Referring next to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, shown is a block diagram of another embodiment of an interface architecture used for the digital television system of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. Shown is a processing chassis module <highlight><bold>602</bold></highlight> (also generally referred to as a processing chassis <highlight><bold>602</bold></highlight>) having a front end block <highlight><bold>606</bold></highlight> (comprising the external source <highlight><bold>18</bold></highlight> and front end tuners <highlight><bold>20</bold></highlight>, <highlight><bold>22</bold></highlight>), the legacy block <highlight><bold>64</bold></highlight>, an i.LINK module <highlight><bold>608</bold></highlight>, the main processing block <highlight><bold>40</bold></highlight>, the processor section <highlight><bold>50</bold></highlight>, a Digital Visual Interface (DVI) transmitter module <highlight><bold>608</bold></highlight>, a Motion Picture Experts Group (MPEG) encoder module <highlight><bold>622</bold></highlight> and a digital content receiver <highlight><bold>624</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> Also shown is a presentation chassis module <highlight><bold>604</bold></highlight> (also generally referred to as a presentation chassis <highlight><bold>604</bold></highlight>) having the display <highlight><bold>100</bold></highlight>, the audio digital signal processing (DSP) chip <highlight><bold>120</bold></highlight>, a presentation power supply <highlight><bold>616</bold></highlight>, a deflection module <highlight><bold>618</bold></highlight> (comprising the sub-deflection circuitry <highlight><bold>92</bold></highlight>, amplifier circuitry (VOUT) <highlight><bold>94</bold></highlight>, the horizontal output circuitry <highlight><bold>91</bold></highlight>, the horizontal controller circuitry <highlight><bold>90</bold></highlight>, and the high voltage regulation components <highlight><bold>85</bold></highlight> and <highlight><bold>98</bold></highlight>), the display capture hardware <highlight><bold>88</bold></highlight>, a Digital Visual Interface (DVI) receiver module <highlight><bold>620</bold></highlight>, and an audio transducer module <highlight><bold>626</bold></highlight> (comprising the at least the pair of speaker units <highlight><bold>93</bold></highlight> and <highlight><bold>95</bold></highlight>). Additionally, a multi-signal communication line <highlight><bold>614</bold></highlight> and a power line <highlight><bold>612</bold></highlight> are shown. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> Within the processing chassis module <highlight><bold>602</bold></highlight>, the main processing block <highlight><bold>40</bold></highlight> is coupled to the front end block <highlight><bold>606</bold></highlight>, the MPEG encoder module <highlight><bold>622</bold></highlight>, the Digital Visual Interface (DVI) transmitter module <highlight><bold>608</bold></highlight>, the processor section <highlight><bold>50</bold></highlight>, the legacy block <highlight><bold>64</bold></highlight>, the i.LINK module <highlight><bold>608</bold></highlight>, and the digital content receiver <highlight><bold>624</bold></highlight>. The processing chassis module <highlight><bold>602</bold></highlight> is connected to the presentation chassis module <highlight><bold>604</bold></highlight> via the multi-signal communication line <highlight><bold>614</bold></highlight>, which couples the Digital Visual Interface (DVI) transmitter module <highlight><bold>608</bold></highlight> and the Digital Visual Interface (DVI) receiver module <highlight><bold>620</bold></highlight>. Additionally, the power line <highlight><bold>612</bold></highlight> connects the processing power supply <highlight><bold>610</bold></highlight> with the presentation power supply <highlight><bold>616</bold></highlight>. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> Within the presentation chassis module <highlight><bold>604</bold></highlight> the Digital Visual Interface (DVI) receiver module <highlight><bold>620</bold></highlight> is coupled to the audio digital signal processing (DSP) chip <highlight><bold>120</bold></highlight> and the display capture hardware <highlight><bold>88</bold></highlight>. The audio digital signal processing (DSP) chip <highlight><bold>120</bold></highlight> is coupled to the audio transducer module <highlight><bold>626</bold></highlight>. The deflection module <highlight><bold>618</bold></highlight> is coupled to the display capture hardware <highlight><bold>88</bold></highlight> and the display <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> In this embodiment, the interface <highlight><bold>628</bold></highlight> between the processing chassis module <highlight><bold>602</bold></highlight> and the presentation chassis module <highlight><bold>604</bold></highlight> is simplified so that the video signal transmission line <highlight><bold>72</bold></highlight>, the audio line <highlight><bold>78</bold></highlight>, and the UART bus <highlight><bold>80</bold></highlight> are replaced with a single communication line, i.e. the multi-signal communication line <highlight><bold>614</bold></highlight>. Advantageously, the simplification of the interface <highlight><bold>628</bold></highlight> from the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> (that has separate video, audio and data signal lines) to the present embodiment (that has the multi-signal communication line <highlight><bold>614</bold></highlight>) makes software development easier and more reliable; thus, reducing development costs. Additionally, the multi-signal communication line <highlight><bold>614</bold></highlight> in this embodiment may be implemented with industry standard cables and connectors that conform to standards set by, for example, the Digital Display Working Group (DDWG). Because a single industry standard cable may be used in the present embodiment, it is easier for an assembler or the end user to physically couple the processing chassis module <highlight><bold>602</bold></highlight> and the presentation chassis module <highlight><bold>604</bold></highlight> than coupling processing and presentation chassis modules in the embodiments described with reference to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> In operation, the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> operates in much the same way as the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. In this embodiment, however, the Digital Visual Interface (DVI) transmitter module <highlight><bold>608</bold></highlight> multiplexes digital audio signals from the audio line <highlight><bold>78</bold></highlight>, digital video signals from the video signal transmission line <highlight><bold>72</bold></highlight>, and digital data signals (also referred to as &ldquo;info packets&rdquo;) over the multi-signal communication line <highlight><bold>614</bold></highlight>. The digital data signals convey system information, for example, display capabilities, active video information, and user definable functions. Thus, as opposed to the embodiments described with reference to <cross-reference target="DRAWINGS">FIG. 2</cross-reference> where system information is provided to the presentation chassis module <highlight><bold>14</bold></highlight> via the UART bus <highlight><bold>80</bold></highlight>, in the present embodiment, a signal of multiplexed audio, video, and digital data signals, which is referred to herein as an intermediate digital signal, is provided over a single communication line, i.e., the multi-signal communication line <highlight><bold>614</bold></highlight>. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> In several embodiments, the multiplexing of digital audio, digital video and digital data conforms to EIA standard 861B. Alternatively, the multiplexing of digital audio, digital video and digital data conforms to multiplexing standards established by the Digital Display Working Group, for example, DVI-CE specifications. In yet other embodiments, the multiplexing of digital audio, digital video and digital data conforms to DMI standards. It is important to note, however, that the present invention is not dependent upon a particular multiplexing scheme and may be implemented with various other multiplexing schemes. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> The multiplexed audio, video and digital data signal, which is referred to as an intermediate signal or intermediate digital signal, is then carried by the multi-signal communication line <highlight><bold>614</bold></highlight> to the Digital Visual Interface (DVI) receiver module <highlight><bold>620</bold></highlight> where the multiplexed audio, video and digital data signals are de-multiplexed and the audio and video signals are converted from digital into analog signals. The audio signal is then relayed to the digital signal processing (DSP) chip <highlight><bold>120</bold></highlight> and the video signal is relayed to the display capture hardware <highlight><bold>88</bold></highlight> where, as discussed with reference to <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, the audio and video signals are processed for presentation to the viewer. The hardware used to implement the DVI transmitter module <highlight><bold>608</bold></highlight> and the (DVI) receiver module <highlight><bold>620</bold></highlight> may be obtained from suppliers including Intel Corporation of Santa Clara, Calif. and Silicon Image Inc. of Sunnyvale, Calif. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> Thus, in the present embodiment, the multi-signal communication line <highlight><bold>614</bold></highlight> comprises a single path for digital audio, digital video and digital data signals that are combined to form a single complex signal, i.e., the intermediate digital signal. As such, the multi-signal communication line <highlight><bold>614</bold></highlight> is a single communication line for the intermediate digital signal. It should be recognized, however, that even though the multi-signal communication line <highlight><bold>614</bold></highlight> is referred to as a single communication line, it may comprise two or more electrically isolated conductors. In what ever physical form the multi-signal communication line <highlight><bold>614</bold></highlight> embodies, the conductors together form a single communication line or one path, and digital audio, digital video, and digital data signals (combined as a single complex signal) propagate together over the one path. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> In several embodiments, the video and audio signals are encrypted by the Digital Visual Interface (DVI) transmitter module <highlight><bold>608</bold></highlight> before being transmitted to the processing chassis module <highlight><bold>604</bold></highlight> to prevent unauthorized access to the content of the digital audio and video signals. This encryption may be in accordance with, for example, the High-bandwidth Digital Content Protection (HDCP) specification. Thus, in several embodiments, the intermediate digital signal comprises encrypted and multiplexed digital audio and digital video signals along with digital data signals. In such embodiments, the encrypted and multiplexed digital video and audio signals are de-multiplexed and decrypted by the Digital Visual Interface (DVI) receiver module <highlight><bold>620</bold></highlight> before being processed for presentation. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> In several embodiments, encryption keys as well as information about the processing chassis module <highlight><bold>602</bold></highlight> and the type of data being transmitted from the processing chassis module <highlight><bold>602</bold></highlight> is stored in an EPROM memory <highlight><bold>35</bold></highlight> (shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>). Thus, according to several embodiments, the processing chassis module <highlight><bold>602</bold></highlight> is able to communicate the type of multiplexing scheme it utilizes (to combine the digital audio, video and data signals) to the presentation chassis module <highlight><bold>604</bold></highlight>. As a result, different types of presentation chassis modules are able to receive and respond to the processing chassis module <highlight><bold>602</bold></highlight> and accept and process the digital audio, video and data signals from the processing chassis module <highlight><bold>602</bold></highlight>. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> The processing power supply <highlight><bold>610</bold></highlight> in this embodiment provides operable power to both the processing chassis module <highlight><bold>602</bold></highlight> and the presentation chassis module <highlight><bold>604</bold></highlight>. Having the processing chassis module <highlight><bold>602</bold></highlight> provide power to the presentation chassis module <highlight><bold>604</bold></highlight> enables more sophisticated power moding procedures to improve energy conservation. In several embodiments, for example, the processing chassis <highlight><bold>602</bold></highlight> controls the opening and closing of a relay that switches power to the presentation chassis <highlight><bold>604</bold></highlight>. Those skilled in the art recognize that other power moding schemes may be implemented to manage power in an efficient manner. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> The presentation power supply <highlight><bold>616</bold></highlight> in this embodiment receives power, e.g., <highlight><bold>110</bold></highlight>-<highlight><bold>120</bold></highlight> VAC at 50-60 Hz, from the processing power supply <highlight><bold>610</bold></highlight> via the power line <highlight><bold>612</bold></highlight>. The presentation power supply <highlight><bold>616</bold></highlight> functions to both distribute power received from the processing chassis module <highlight><bold>602</bold></highlight> to all the electrical components within the presentation chassis module <highlight><bold>604</bold></highlight> and to provide the appropriate power levels to each of the electrical components within the presentation chassis module <highlight><bold>604</bold></highlight>. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> In the present embodiment, analog audio and video (i.e, legacy AV) and digital audio and video connections for the user are located within the processing chassis module <highlight><bold>602</bold></highlight> as opposed to the presentation chassis module <highlight><bold>604</bold></highlight>. Having legacy AV available for the user at the processing chassis module <highlight><bold>602</bold></highlight> eliminates the need for the legacy signal line <highlight><bold>74</bold></highlight> (illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>) because the user in the present embodiment may access legacy AV at the processing chassis module <highlight><bold>602</bold></highlight> instead of the presentation chassis module <highlight><bold>604</bold></highlight> (where the user accesses legacy AV signals in the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>). The addition of the MPEG encoder module <highlight><bold>622</bold></highlight> in the processing chassis module enables legacy signals to be encoded and provided digitally to external devices via the i.LINK module <highlight><bold>68</bold></highlight>; thus providing networking connectivity from the processing chassis module <highlight><bold>602</bold></highlight>. As a result, the legacy signal line <highlight><bold>74</bold></highlight> of the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is no longer necessary because the user in the present embodiment is able to access digital audio visual signals from an i.LINK connection at the processing chassis module <highlight><bold>602</bold></highlight> instead of the presentation chassis module <highlight><bold>602</bold></highlight> (where the user accesses the i.LINK connection in the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>). </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> Referring next to <cross-reference target="DRAWINGS">FIGS. 7 and 8</cross-reference>, shown are schematic views of one embodiment of the components that comprise the processing chassis module <highlight><bold>602</bold></highlight>. Shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference> are components that comprise the processing chassis module <highlight><bold>602</bold></highlight> of the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. In practice, the components shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference> interoperate similarly to those described with reference to <cross-reference target="DRAWINGS">FIG. 4</cross-reference> except that, the processing power supply <highlight><bold>610</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 7</cross-reference> has a power output that provides power over the power line <highlight><bold>612</bold></highlight> to the presentation chassis module <highlight><bold>604</bold></highlight>. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> In operation, the embodiment of <cross-reference target="DRAWINGS">FIG. 8</cross-reference> operates in much the same way as the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> except that functional features of the component video switch <highlight><bold>32</bold></highlight> are undertaken by the first chroma decoder <highlight><bold>30</bold></highlight> and the second chroma decoder <highlight><bold>42</bold></highlight>. In this embodiment, the system command information on line I<highlight><superscript>2</superscript></highlight>C, video channel information on lines Ch<highlight><bold>1</bold></highlight>-Ch<highlight><bold>3</bold></highlight> and system clock (Clock) information that are described as being received by the DVI receiver <highlight><bold>34</bold></highlight> (in the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>) are received instead at the digital content receiver <highlight><bold>624</bold></highlight>. The digital content receiver <highlight><bold>624</bold></highlight> operates in a similar manner to the DVI receiver <highlight><bold>34</bold></highlight> except that the digital component video signals output from the first chroma decoder <highlight><bold>30</bold></highlight> are provided directly to the main processing block <highlight><bold>40</bold></highlight> instead of being switched through the component video switch <highlight><bold>32</bold></highlight>. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> An additional difference between the present embodiment and the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> (discussed in detail with reference to FIGS. <highlight><bold>3</bold></highlight>-<highlight><bold>5</bold></highlight>) is that the transmitter <highlight><bold>70</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is replaced with the Digital Visual Interface (DVI) transmitter module <highlight><bold>608</bold></highlight>. The Digital Visual Interface (DVI) transmitter module <highlight><bold>608</bold></highlight> in the present embodiment multiplexes audio, video and digital data signals over the multi-signal communication line <highlight><bold>614</bold></highlight>; thus, eliminating the separate video signal transmission line <highlight><bold>72</bold></highlight>, separate audio line <highlight><bold>78</bold></highlight> and separate UART line <highlight><bold>80</bold></highlight> shown in <cross-reference target="DRAWINGS">FIGS. 2 and 3</cross-reference>. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> Referring next to <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, shown is a schematic block diagram of one embodiment of the presentation chassis module <highlight><bold>604</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. The components shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference> interoperate in a similar manner as those described with reference to <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. One exception, however, is that multiplexed video, audio and digital data signals are provided to the Digital Visual Interface (DVI) receiver module <highlight><bold>620</bold></highlight> via the multi-signal communication line <highlight><bold>614</bold></highlight>. These signals are de-multiplexed by the Digital Visual Interface (DVI) receiver module <highlight><bold>620</bold></highlight> and relayed to other components of the presentation chassis module <highlight><bold>604</bold></highlight> instead of being provided to the presentation chassis module <highlight><bold>604</bold></highlight> via the video line <highlight><bold>72</bold></highlight>, the audio line <highlight><bold>78</bold></highlight> and the UART bus <highlight><bold>80</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> Another difference between embodiments described with reference to <cross-reference target="DRAWINGS">FIG. 5</cross-reference> and embodiments described with reference to <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is the power supply <highlight><bold>84</bold></highlight> (described with reference to <cross-reference target="DRAWINGS">FIG. 5</cross-reference>) is replaced with the presentation power supply <highlight><bold>616</bold></highlight>. As discussed with reference to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the presentation power supply <highlight><bold>616</bold></highlight> is supplied with power from the processing power supply <highlight><bold>610</bold></highlight> of the processing chassis module <highlight><bold>602</bold></highlight>. After receiving power from the processing power supply <highlight><bold>610</bold></highlight>, the presentation power supply <highlight><bold>616</bold></highlight> distributes the received power to components of the presentation chassis module <highlight><bold>604</bold></highlight>. Thus, in the present embodiment, the presentation power supply <highlight><bold>616</bold></highlight> is dependent upon the processing power supply <highlight><bold>610</bold></highlight> for power. It should be recognized, however, that the presentation power supply <highlight><bold>616</bold></highlight> in other embodiments receives power from other sources, e.g., an ordinary household electrical outlet. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> Referring next to <cross-reference target="DRAWINGS">FIG. 10</cross-reference>, shown is a schematic diagram of another embodiment of the digital television system <highlight><bold>10</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> in which the processing chassis module <highlight><bold>12</bold></highlight>, <highlight><bold>602</bold></highlight> and the presentation chassis module <highlight><bold>14</bold></highlight>, <highlight><bold>602</bold></highlight> are located within separate housings. Shown is the digital television system <highlight><bold>10</bold></highlight> in which the processing chassis module <highlight><bold>12</bold></highlight>, <highlight><bold>602</bold></highlight> is within a set-top box <highlight><bold>1004</bold></highlight> and the presentation chassis module <highlight><bold>14</bold></highlight>, <highlight><bold>602</bold></highlight> is within a display unit <highlight><bold>1008</bold></highlight>. Coupling the set-top box <highlight><bold>1004</bold></highlight> and the display unit <highlight><bold>1008</bold></highlight> is a universal coupler <highlight><bold>1010</bold></highlight>. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> In this embodiment, the set-top box housing <highlight><bold>1002</bold></highlight> encloses the processing chassis module <highlight><bold>12</bold></highlight>, <highlight><bold>602</bold></highlight> so that the processing chassis module <highlight><bold>12</bold></highlight>, <highlight><bold>602</bold></highlight> is part of the set-top box <highlight><bold>1004</bold></highlight>. Similarly, the display unit housing <highlight><bold>1006</bold></highlight> encloses the presentation chassis module <highlight><bold>14</bold></highlight>, <highlight><bold>602</bold></highlight> so that the presentation chassis module <highlight><bold>14</bold></highlight>, <highlight><bold>602</bold></highlight> is part of the display unit <highlight><bold>1008</bold></highlight>. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> Advantageously, the set-to box <highlight><bold>1004</bold></highlight> (having the processing chassis module <highlight><bold>12</bold></highlight>, <highlight><bold>602</bold></highlight> located therein) is lighter and easier to locate in an accessible location (its easier to grip and balance) than moving an entire television system having the processing <highlight><bold>12</bold></highlight>, <highlight><bold>602</bold></highlight>, and presentation chassis <highlight><bold>14</bold></highlight>, <highlight><bold>604</bold></highlight> in a unitary-type housing. Thus, having the processing chassis module <highlight><bold>12</bold></highlight>, <highlight><bold>602</bold></highlight> within the set-top box <highlight><bold>1004</bold></highlight> makes it easier for the user to connect peripheral devices, e.g, video recorders, computers, digital cameras, etc., to the television system <highlight><bold>10</bold></highlight>. Furthermore, because of the mobility of the set-top box <highlight><bold>1004</bold></highlight>, upgrading the processing chassis module <highlight><bold>12</bold></highlight>, <highlight><bold>602</bold></highlight>, within the set-top box <highlight><bold>1004</bold></highlight> is easier than upgrading a processing chassis module that shares a housing with a presentation chassis module. Additionally, upgrading the processing chassis module <highlight><bold>12</bold></highlight>, <highlight><bold>602</bold></highlight>, within the set-top box <highlight><bold>1004</bold></highlight>, is safer because a person performing the upgrade need not worry about the higher voltages normally present with the presentation chassis module <highlight><bold>14</bold></highlight>, <highlight><bold>602</bold></highlight>. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> The universal coupler <highlight><bold>1010</bold></highlight> comprises one of the interfaces <highlight><bold>16</bold></highlight>, <highlight><bold>628</bold></highlight> as disclosed herein, and thus, comprises one or more communication lines for command signals, digital audio and video signals, and in some embodiments, the power line <highlight><bold>612</bold></highlight>. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> Based on the above discussion, it is apparent that the processing chassis module <highlight><bold>12</bold></highlight>, <highlight><bold>602</bold></highlight> and presentation chassis module <highlight><bold>14</bold></highlight>, <highlight><bold>604</bold></highlight> can be designed independently of one another. Moreover, because the processing chassis module <highlight><bold>12</bold></highlight>, <highlight><bold>602</bold></highlight> and presentation chassis module <highlight><bold>14</bold></highlight>, <highlight><bold>604</bold></highlight> can operate independently of one another, families of digital televisions can be created through the interchanging of various combinations of processing and presentation chassis modules with the global interface. For example, through the modular television architecture of the present invention, it is possible to match different types of processing chassis modules (e.g. based on functionality) with a single presentation chassis module. Thus, a family of digital televisions can be made available based on functionality or performance. Moreover, upgrading a particular digital television can be performed by simply exchanging one module with another module. This provides the digital television manufacturer with a powerful development tool as presentation chassis development is generally slower than processing chassis development. Correspondingly, when a new or upgraded presentation chassis module is available, it can be matched with any number of processing chassis modules to generate a new family of products. </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> The above detailed description of the invention has been provided for the purposes of illustration and description. Although the present invention has been described with respect to a specific embodiment, various changes and modifications to the embodiment may be suggested to persons of ordinary skill in the art, and it is intended that the present invention encompass such changes and modifications as fall within the scope of the claims appended hereto. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A modular television, comprising: 
<claim-text>a processing chassis having a power supply and circuitry configured to convert an analog audiovisual signal into at least one digital audiovisual signal and provide an intermediate digital signal derived from the at least one digital signal; </claim-text>
<claim-text>a presentation chassis having a display and circuitry configured to receive the intermediate digital signal, convert the intermediate digital signal into a display signal, and provide the display signal to the display; and </claim-text>
<claim-text>an interface coupling the processing chassis and the presentation chassis comprising a single communication line configured to carry the intermediate digital signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The modular television of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the processing chassis comprises circuitry configured to combine audio, video and digital data signals into the intermediate digital signal. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The modular television of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the processing chassis includes circuitry to provide encrypted audio and video signals and combine the encrypted audio and video signals into the intermediate digital signal. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The modular television of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> wherein the processing chassis and the presentation chassis are within separate housings. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The modular television of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the presentation chassis comprises a power supply configured to receive power from a power line and provide operational power to the presentation chassis. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A method of making a modular television architecture, comprising: 
<claim-text>placing a processing chassis in a housing, wherein the processing chassis is configured to convert an analog signal into at least one digital signal and provide an intermediate signal derived from the at least one digital signal; </claim-text>
<claim-text>placing a presentation chassis in the housing wherein the presentation chassis comprises a display and circuitry configured to receive the intermediate digital signal, convert the intermediate digital signal into a display signal, and provide the display signal to the display; and </claim-text>
<claim-text>coupling the processing chassis and the presentation chassis with a single communication line. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference> comprising the steps of: 
<claim-text>placing a power supply within the processing chassis; and </claim-text>
<claim-text>coupling the power supply within the processing chassis with circuitry within the presentation chassis without placing an independent power supply in the presentation chassis. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference> wherein the step of placing a processing chassis in the housing includes placing encryption circuitry connected to the processing chassis in the housing configured to provide an intermediate digital signal comprising an encrypted video signal. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference> wherein the step of placing a processing chassis in a housing includes placing the processing chassis having circuitry to convert the analog signal into a digital video signal and a digital audio signal and combine the digital video and the digital audio signal into the intermediate digital signal. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. A modular television, comprising: 
<claim-text>processing means for providing power to a power output and receiving an analog signal comprising audiovisual content, converting the analog signal into a digital audio signal and a digital video signal and providing an intermediate digital signal derived from the digital audio and digital video signals to a communication output; </claim-text>
<claim-text>presentation means for providing a display in response to the intermediate digital signal from the interface means; and </claim-text>
<claim-text>interface means for receiving the intermediate digital signal from the communication output and the power from the power output and providing the intermediate digital signal and the power to the presentation means. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The modular television of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference> wherein the processing means includes means for encrypting the intermediate digital signal for decryption by the presentation means. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The modular television of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein the processing means comprises means for multiplexing the audio and video signals so that the intermediate digital signal is derived from multiplexed digital audio and digital video signals. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The modular television of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the processing means comprises means for encrypting the intermediate digital signal for decryption by the presentation means. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The modular television of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein the processing means and the presentation means are enclosed by separate housings. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The modular television of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the processing means comprises means for multiplexing digital data signals so that the intermediate digital signal is derived from multiplexed digital audio, digital video and digital data signals. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. A digital television architecture, comprising: 
<claim-text>a processing chassis configured to convert an analog input signal into at least one digital signal and to provide the at least one digital signal as an output, the processing chassis including a power supply; </claim-text>
<claim-text>a presentation chassis configured to receive the at least one digital signal and to convert audio and video components of the digital signal into a final signal for presentation on a display, the presentation chassis being separate from the processing chassis and including a dedicated power source of the presentation chassis being different from the power source of the processing chassis; and </claim-text>
<claim-text>an interface configured to provide a communication path for the at least one digital signal between the processing chassis and the presentation chassis. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The digital television architecture of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein the interface comprises separate audio and video communication lines for carrying respective audio and video components of the digital signal. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The digital television architecture of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein the processing chassis is configured to encrypt the video component of the digital signal. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The digital television architecture of <dependent-claim-reference depends_on="CLM-00011">claim 18</dependent-claim-reference>, wherein the analog input signal is provided to the processing chassis by a communications channel selected from the group consisting of a terrestrial antenna, a cable connection, and a satellite connection. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The digital television of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein the processing chassis and the presentation chassis are within one housing.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001981A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001981A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001981A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001981A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001981A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001981A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001981A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001981A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001981A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001981A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001981A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
