$version Generated by VerilatedVcd $end
$date Fri Dec  6 23:48:50 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire 32 M ALUResultM [31:0] $end
  $var wire 32 N Data [31:0] $end
  $var wire 32 O Datamem_wire [31:0] $end
  $var wire  1 Q Hit $end
  $var wire 32 U MemAddress_wire [31:0] $end
  $var wire  1 S MemRead_wire $end
  $var wire  1 P MemValid_wire $end
  $var wire 32 V MemWriteData_wire [31:0] $end
  $var wire  1 T MemWrite_wire $end
  $var wire  1 R Miss $end
  $var wire  1 K clk $end
  $var wire  1 L rst $end
  $scope module two_waymisscache_ad $end
   $var wire 32 M ALUResultM [31:0] $end
   $var wire 32 N Data [31:0] $end
   $var wire 32 O Datamem_wire [31:0] $end
   $var wire  1 Q Hit $end
   $var wire  1 $ Hit0 $end
   $var wire  1 # Hit1 $end
   $var wire 32 U MemAddress_wire [31:0] $end
   $var wire  1 H MemReadM $end
   $var wire  1 S MemRead_wire $end
   $var wire  1 P MemValid_wire $end
   $var wire 32 V MemWriteData_wire [31:0] $end
   $var wire  1 G MemWriteM $end
   $var wire  1 T MemWrite_wire $end
   $var wire  1 R Miss $end
   $var wire  1 % Miss_comb $end
   $var wire 32 Y NUM_SET [31:0] $end
   $var wire  2 X Set [1:0] $end
   $var wire 28 W Tag [27:0] $end
   $var wire 32 I WriteDataM [31:0] $end
   $var wire  1 K clk $end
   $var wire 32 6 data_cache[0][0] [31:0] $end
   $var wire 32 7 data_cache[0][1] [31:0] $end
   $var wire 32 8 data_cache[1][0] [31:0] $end
   $var wire 32 9 data_cache[1][1] [31:0] $end
   $var wire 32 : data_cache[2][0] [31:0] $end
   $var wire 32 ; data_cache[2][1] [31:0] $end
   $var wire 32 < data_cache[3][0] [31:0] $end
   $var wire 32 = data_cache[3][1] [31:0] $end
   $var wire  1 > dirty_bit[0][0] $end
   $var wire  1 ? dirty_bit[0][1] $end
   $var wire  1 @ dirty_bit[1][0] $end
   $var wire  1 A dirty_bit[1][1] $end
   $var wire  1 B dirty_bit[2][0] $end
   $var wire  1 C dirty_bit[2][1] $end
   $var wire  1 D dirty_bit[3][0] $end
   $var wire  1 E dirty_bit[3][1] $end
   $var wire 32 F latched_data [31:0] $end
   $var wire  1 L rst $end
   $var wire 28 . tag_cache[0][0] [27:0] $end
   $var wire 28 / tag_cache[0][1] [27:0] $end
   $var wire 28 0 tag_cache[1][0] [27:0] $end
   $var wire 28 1 tag_cache[1][1] [27:0] $end
   $var wire 28 2 tag_cache[2][0] [27:0] $end
   $var wire 28 3 tag_cache[2][1] [27:0] $end
   $var wire 28 4 tag_cache[3][0] [27:0] $end
   $var wire 28 5 tag_cache[3][1] [27:0] $end
   $var wire  1 & valid[0][0] $end
   $var wire  1 ' valid[0][1] $end
   $var wire  1 ( valid[1][0] $end
   $var wire  1 ) valid[1][1] $end
   $var wire  1 * valid[2][0] $end
   $var wire  1 + valid[2][1] $end
   $var wire  1 , valid[3][0] $end
   $var wire  1 - valid[3][1] $end
   $scope module unnamedblk1 $end
    $var wire 32 J i [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
0&
0'
0(
0)
0*
0+
0,
0-
b0000000000000000000000000000 .
b0000000000000000000000000000 /
b0000000000000000000000000000 0
b0000000000000000000000000000 1
b0000000000000000000000000000 2
b0000000000000000000000000000 3
b0000000000000000000000000000 4
b0000000000000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
0>
0?
0@
0A
0B
0C
0D
0E
b00000000000000000000000000000000 F
0G
0H
b00000000000000000000000000000000 I
b00000000000000000000000000000000 J
0K
1L
b00000000000000000000000000000000 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 O
0P
0Q
0R
1S
0T
b00000000000000000000000000000000 U
b00000000000000000000000000000000 V
b0000000000000000000000000000 W
b00 X
b00000000000000000000000000000100 Y
#1
b00000000000000000000000000000100 J
1K
1R
#2
0K
0L
b00000000000000000010011001110101 M
1T
b00000000000000000010011001110101 U
b00000000000000001011101001110101 V
b0000000000000000001001100111 W
b01 X
#3
1K
0T
b00000000000000000000000000000000 V
#4
0K
#5
1K
#6
0K
1L
b00000000000000000000000000000000 M
b00000000000000000000000000000000 U
b0000000000000000000000000000 W
b00 X
#7
1K
#8
0K
0L
b00000000000000000001001001110011 M
b00000000000000000001001001110011 U
b0000000000000000000100100111 W
#9
1K
#10
0K
1L
b00000000000000000000000000000000 M
b00000000000000000000000000000000 U
b0000000000000000000000000000 W
#11
1K
#12
0K
0L
b00000000000000000001100010110011 M
1T
b00000000000000000001100010110011 U
b00000000000000000101110010101001 V
b0000000000000000000110001011 W
#13
1K
0T
b00000000000000000000000000000000 V
#14
0K
b00000000000000001001111111110011 M
1T
b00000000000000001001111111110011 U
b00000000000000000111011011011110 V
b0000000000000000100111111111 W
#15
1K
0T
b00000000000000000000000000000000 V
