Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May 15 15:12:53 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.034    -5722.553                   1548                15018        0.027        0.000                      0                15018        1.845        0.000                       0                  5593  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -8.034    -5142.048                   1362                10687        0.027        0.000                      0                10687        3.020        0.000                       0                  4005  
clk_fpga_0                                             0.867        0.000                      0                 4186        0.086        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -3.993    -1282.857                    753                 1205        0.098        0.000                      0                 1205  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  3.689        0.000                      0                    4        0.365        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :         1362  Failing Endpoints,  Worst Slack       -8.034ns,  Total Violation    -5142.048ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.034ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.937ns  (logic 8.180ns (51.327%)  route 7.757ns (48.673%))
  Logic Levels:           34  (CARRY4=26 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.665     4.826    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     5.282 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.650     5.932    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0_n_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.153     6.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259/O
                         net (fo=2, routed)           0.708     6.793    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.331     7.124 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263/O
                         net (fo=1, routed)           0.000     7.124    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.500 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180/CO[3]
                         net (fo=1, routed)           0.000     7.500    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.617    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.734 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161/CO[3]
                         net (fo=1, routed)           0.000     7.734    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.851    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.968    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.085    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.319 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.319    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     8.553    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.670    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136/CO[3]
                         net (fo=1, routed)           0.009     8.796    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.913 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.913    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_279_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.147    system_i/biquadFilter/biquadFilter_0/inst/arg_i_265_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/biquadFilter/biquadFilter_0/inst/arg_i_251_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.483 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_246/O[0]
                         net (fo=2, routed)           1.026    10.509    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__3[16]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.295    10.804 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_254/O
                         net (fo=1, routed)           0.000    10.804    system_i/biquadFilter/biquadFilter_0/inst/arg_i_254_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.354    system_i/biquadFilter/biquadFilter_0/inst/arg_i_168_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.576 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_163/O[0]
                         net (fo=2, routed)           0.915    12.492    system_i/biquadFilter/biquadFilter_0/inst/arg_i_163_n_7
    SLICE_X12Y71         LUT2 (Prop_lut2_I0_O)        0.299    12.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_171/O
                         net (fo=1, routed)           0.000    12.791    system_i/biquadFilter/biquadFilter_0/inst/arg_i_171_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.324    system_i/biquadFilter/biquadFilter_0/inst/arg_i_109_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.647 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_104/O[1]
                         net (fo=2, routed)           0.567    14.214    system_i/biquadFilter/biquadFilter_0/inst/arg_i_104_n_6
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.306    14.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_107/O
                         net (fo=1, routed)           0.000    14.520    system_i/biquadFilter/biquadFilter_0/inst/arg_i_107_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.070 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.070    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.184 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.184    system_i/biquadFilter/biquadFilter_0/inst/arg_i_44_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_32/O[0]
                         net (fo=3, routed)           0.924    16.330    system_i/biquadFilter/biquadFilter_0/inst/resize[131]
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.299    16.629 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_48/O
                         net (fo=1, routed)           0.000    16.629    system_i/biquadFilter/biquadFilter_0/inst/arg_i_48_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.161 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.161    system_i/biquadFilter/biquadFilter_0/inst/arg_i_26_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.383 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_21/O[0]
                         net (fo=3, routed)           0.856    18.240    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.299    18.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=124, routed)         1.359    19.898    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.124    20.022 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5/O
                         net (fo=5, routed)           0.742    20.763    system_i/biquadFilter/biquadFilter_0/inst/resize__0[7]
    SLICE_X5Y69          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.530    12.442    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X5Y69          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_2/C
                         clock pessimism              0.363    12.805    
                         clock uncertainty           -0.035    12.770    
    SLICE_X5Y69          FDRE (Setup_fdre_C_D)       -0.040    12.730    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -20.763    
  -------------------------------------------------------------------
                         slack                                 -8.034    

Slack (VIOLATED) :        -7.981ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.836ns  (logic 8.180ns (51.655%)  route 7.656ns (48.346%))
  Logic Levels:           34  (CARRY4=26 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.665     4.826    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     5.282 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.650     5.932    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0_n_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.153     6.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259/O
                         net (fo=2, routed)           0.708     6.793    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.331     7.124 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263/O
                         net (fo=1, routed)           0.000     7.124    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.500 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180/CO[3]
                         net (fo=1, routed)           0.000     7.500    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.617    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.734 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161/CO[3]
                         net (fo=1, routed)           0.000     7.734    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.851    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.968    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.085    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.319 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.319    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     8.553    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.670    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136/CO[3]
                         net (fo=1, routed)           0.009     8.796    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.913 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.913    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_279_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.147    system_i/biquadFilter/biquadFilter_0/inst/arg_i_265_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/biquadFilter/biquadFilter_0/inst/arg_i_251_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.483 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_246/O[0]
                         net (fo=2, routed)           1.026    10.509    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__3[16]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.295    10.804 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_254/O
                         net (fo=1, routed)           0.000    10.804    system_i/biquadFilter/biquadFilter_0/inst/arg_i_254_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.354    system_i/biquadFilter/biquadFilter_0/inst/arg_i_168_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.576 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_163/O[0]
                         net (fo=2, routed)           0.915    12.492    system_i/biquadFilter/biquadFilter_0/inst/arg_i_163_n_7
    SLICE_X12Y71         LUT2 (Prop_lut2_I0_O)        0.299    12.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_171/O
                         net (fo=1, routed)           0.000    12.791    system_i/biquadFilter/biquadFilter_0/inst/arg_i_171_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.324    system_i/biquadFilter/biquadFilter_0/inst/arg_i_109_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.647 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_104/O[1]
                         net (fo=2, routed)           0.567    14.214    system_i/biquadFilter/biquadFilter_0/inst/arg_i_104_n_6
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.306    14.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_107/O
                         net (fo=1, routed)           0.000    14.520    system_i/biquadFilter/biquadFilter_0/inst/arg_i_107_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.070 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.070    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.184 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.184    system_i/biquadFilter/biquadFilter_0/inst/arg_i_44_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_32/O[0]
                         net (fo=3, routed)           0.924    16.330    system_i/biquadFilter/biquadFilter_0/inst/resize[131]
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.299    16.629 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_48/O
                         net (fo=1, routed)           0.000    16.629    system_i/biquadFilter/biquadFilter_0/inst/arg_i_48_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.161 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.161    system_i/biquadFilter/biquadFilter_0/inst/arg_i_26_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.383 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_21/O[0]
                         net (fo=3, routed)           0.856    18.240    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.299    18.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=124, routed)         1.359    19.898    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.124    20.022 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5/O
                         net (fo=5, routed)           0.640    20.662    system_i/biquadFilter/biquadFilter_0/inst/resize__0[7]
    SLICE_X8Y69          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.486    12.398    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y69          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp/C
                         clock pessimism              0.363    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X8Y69          FDRE (Setup_fdre_C_D)       -0.045    12.681    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -20.662    
  -------------------------------------------------------------------
                         slack                                 -7.981    

Slack (VIOLATED) :        -7.966ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.832ns  (logic 8.180ns (51.668%)  route 7.652ns (48.332%))
  Logic Levels:           34  (CARRY4=26 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.665     4.826    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     5.282 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.650     5.932    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0_n_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.153     6.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259/O
                         net (fo=2, routed)           0.708     6.793    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.331     7.124 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263/O
                         net (fo=1, routed)           0.000     7.124    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.500 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180/CO[3]
                         net (fo=1, routed)           0.000     7.500    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.617    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.734 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161/CO[3]
                         net (fo=1, routed)           0.000     7.734    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.851    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.968    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.085    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.319 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.319    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     8.553    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.670    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136/CO[3]
                         net (fo=1, routed)           0.009     8.796    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.913 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.913    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_279_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.147    system_i/biquadFilter/biquadFilter_0/inst/arg_i_265_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/biquadFilter/biquadFilter_0/inst/arg_i_251_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.483 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_246/O[0]
                         net (fo=2, routed)           1.026    10.509    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__3[16]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.295    10.804 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_254/O
                         net (fo=1, routed)           0.000    10.804    system_i/biquadFilter/biquadFilter_0/inst/arg_i_254_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.354    system_i/biquadFilter/biquadFilter_0/inst/arg_i_168_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.576 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_163/O[0]
                         net (fo=2, routed)           0.915    12.492    system_i/biquadFilter/biquadFilter_0/inst/arg_i_163_n_7
    SLICE_X12Y71         LUT2 (Prop_lut2_I0_O)        0.299    12.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_171/O
                         net (fo=1, routed)           0.000    12.791    system_i/biquadFilter/biquadFilter_0/inst/arg_i_171_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.324    system_i/biquadFilter/biquadFilter_0/inst/arg_i_109_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.647 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_104/O[1]
                         net (fo=2, routed)           0.567    14.214    system_i/biquadFilter/biquadFilter_0/inst/arg_i_104_n_6
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.306    14.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_107/O
                         net (fo=1, routed)           0.000    14.520    system_i/biquadFilter/biquadFilter_0/inst/arg_i_107_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.070 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.070    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.184 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.184    system_i/biquadFilter/biquadFilter_0/inst/arg_i_44_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_32/O[0]
                         net (fo=3, routed)           0.924    16.330    system_i/biquadFilter/biquadFilter_0/inst/resize[131]
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.299    16.629 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_48/O
                         net (fo=1, routed)           0.000    16.629    system_i/biquadFilter/biquadFilter_0/inst/arg_i_48_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.161 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.161    system_i/biquadFilter/biquadFilter_0/inst/arg_i_26_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.383 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_21/O[0]
                         net (fo=3, routed)           0.856    18.240    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.299    18.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=124, routed)         1.257    19.796    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124    19.920 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17/O
                         net (fo=5, routed)           0.738    20.658    system_i/biquadFilter/biquadFilter_0/inst/resize__0[15]
    SLICE_X6Y77          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.482    12.394    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y77          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_2/C
                         clock pessimism              0.363    12.757    
                         clock uncertainty           -0.035    12.722    
    SLICE_X6Y77          FDRE (Setup_fdre_C_D)       -0.030    12.692    system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -20.658    
  -------------------------------------------------------------------
                         slack                                 -7.966    

Slack (VIOLATED) :        -7.952ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.832ns  (logic 8.180ns (51.668%)  route 7.652ns (48.332%))
  Logic Levels:           34  (CARRY4=26 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.665     4.826    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     5.282 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.650     5.932    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0_n_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.153     6.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259/O
                         net (fo=2, routed)           0.708     6.793    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.331     7.124 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263/O
                         net (fo=1, routed)           0.000     7.124    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.500 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180/CO[3]
                         net (fo=1, routed)           0.000     7.500    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.617    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.734 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161/CO[3]
                         net (fo=1, routed)           0.000     7.734    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.851    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.968    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.085    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.319 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.319    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     8.553    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.670    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136/CO[3]
                         net (fo=1, routed)           0.009     8.796    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.913 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.913    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_279_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.147    system_i/biquadFilter/biquadFilter_0/inst/arg_i_265_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/biquadFilter/biquadFilter_0/inst/arg_i_251_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.483 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_246/O[0]
                         net (fo=2, routed)           1.026    10.509    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__3[16]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.295    10.804 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_254/O
                         net (fo=1, routed)           0.000    10.804    system_i/biquadFilter/biquadFilter_0/inst/arg_i_254_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.354    system_i/biquadFilter/biquadFilter_0/inst/arg_i_168_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.576 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_163/O[0]
                         net (fo=2, routed)           0.915    12.492    system_i/biquadFilter/biquadFilter_0/inst/arg_i_163_n_7
    SLICE_X12Y71         LUT2 (Prop_lut2_I0_O)        0.299    12.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_171/O
                         net (fo=1, routed)           0.000    12.791    system_i/biquadFilter/biquadFilter_0/inst/arg_i_171_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.324    system_i/biquadFilter/biquadFilter_0/inst/arg_i_109_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.647 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_104/O[1]
                         net (fo=2, routed)           0.567    14.214    system_i/biquadFilter/biquadFilter_0/inst/arg_i_104_n_6
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.306    14.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_107/O
                         net (fo=1, routed)           0.000    14.520    system_i/biquadFilter/biquadFilter_0/inst/arg_i_107_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.070 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.070    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.184 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.184    system_i/biquadFilter/biquadFilter_0/inst/arg_i_44_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_32/O[0]
                         net (fo=3, routed)           0.924    16.330    system_i/biquadFilter/biquadFilter_0/inst/resize[131]
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.299    16.629 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_48/O
                         net (fo=1, routed)           0.000    16.629    system_i/biquadFilter/biquadFilter_0/inst/arg_i_48_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.161 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.161    system_i/biquadFilter/biquadFilter_0/inst/arg_i_26_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.383 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_21/O[0]
                         net (fo=3, routed)           0.856    18.240    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.299    18.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=124, routed)         1.257    19.796    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124    19.920 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17/O
                         net (fo=5, routed)           0.738    20.658    system_i/biquadFilter/biquadFilter_0/inst/resize__0[15]
    SLICE_X6Y77          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.482    12.394    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y77          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_1/C
                         clock pessimism              0.363    12.757    
                         clock uncertainty           -0.035    12.722    
    SLICE_X6Y77          FDRE (Setup_fdre_C_D)       -0.016    12.706    system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -20.658    
  -------------------------------------------------------------------
                         slack                                 -7.952    

Slack (VIOLATED) :        -7.950ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_14_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.807ns  (logic 8.180ns (51.750%)  route 7.627ns (48.250%))
  Logic Levels:           34  (CARRY4=26 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.665     4.826    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     5.282 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.650     5.932    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0_n_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.153     6.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259/O
                         net (fo=2, routed)           0.708     6.793    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.331     7.124 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263/O
                         net (fo=1, routed)           0.000     7.124    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.500 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180/CO[3]
                         net (fo=1, routed)           0.000     7.500    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.617    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.734 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161/CO[3]
                         net (fo=1, routed)           0.000     7.734    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.851    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.968    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.085    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.319 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.319    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     8.553    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.670    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136/CO[3]
                         net (fo=1, routed)           0.009     8.796    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.913 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.913    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_279_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.147    system_i/biquadFilter/biquadFilter_0/inst/arg_i_265_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/biquadFilter/biquadFilter_0/inst/arg_i_251_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.483 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_246/O[0]
                         net (fo=2, routed)           1.026    10.509    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__3[16]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.295    10.804 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_254/O
                         net (fo=1, routed)           0.000    10.804    system_i/biquadFilter/biquadFilter_0/inst/arg_i_254_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.354    system_i/biquadFilter/biquadFilter_0/inst/arg_i_168_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.576 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_163/O[0]
                         net (fo=2, routed)           0.915    12.492    system_i/biquadFilter/biquadFilter_0/inst/arg_i_163_n_7
    SLICE_X12Y71         LUT2 (Prop_lut2_I0_O)        0.299    12.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_171/O
                         net (fo=1, routed)           0.000    12.791    system_i/biquadFilter/biquadFilter_0/inst/arg_i_171_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.324    system_i/biquadFilter/biquadFilter_0/inst/arg_i_109_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.647 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_104/O[1]
                         net (fo=2, routed)           0.567    14.214    system_i/biquadFilter/biquadFilter_0/inst/arg_i_104_n_6
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.306    14.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_107/O
                         net (fo=1, routed)           0.000    14.520    system_i/biquadFilter/biquadFilter_0/inst/arg_i_107_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.070 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.070    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.184 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.184    system_i/biquadFilter/biquadFilter_0/inst/arg_i_44_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_32/O[0]
                         net (fo=3, routed)           0.924    16.330    system_i/biquadFilter/biquadFilter_0/inst/resize[131]
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.299    16.629 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_48/O
                         net (fo=1, routed)           0.000    16.629    system_i/biquadFilter/biquadFilter_0/inst/arg_i_48_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.161 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.161    system_i/biquadFilter/biquadFilter_0/inst/arg_i_26_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.383 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_21/O[0]
                         net (fo=3, routed)           0.856    18.240    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.299    18.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=124, routed)         1.430    19.969    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.124    20.093 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_14/O
                         net (fo=4, routed)           0.540    20.633    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-70]
    SLICE_X9Y77          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_14_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.483    12.395    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y77          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_14_psdsp_2/C
                         clock pessimism              0.363    12.758    
                         clock uncertainty           -0.035    12.723    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)       -0.040    12.683    system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_14_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -20.633    
  -------------------------------------------------------------------
                         slack                                 -7.950    

Slack (VIOLATED) :        -7.940ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.822ns  (logic 8.180ns (51.700%)  route 7.642ns (48.300%))
  Logic Levels:           34  (CARRY4=26 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.665     4.826    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     5.282 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.650     5.932    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0_n_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.153     6.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259/O
                         net (fo=2, routed)           0.708     6.793    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.331     7.124 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263/O
                         net (fo=1, routed)           0.000     7.124    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.500 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180/CO[3]
                         net (fo=1, routed)           0.000     7.500    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.617    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.734 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161/CO[3]
                         net (fo=1, routed)           0.000     7.734    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.851    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.968    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.085    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.319 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.319    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     8.553    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.670    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136/CO[3]
                         net (fo=1, routed)           0.009     8.796    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.913 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.913    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_279_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.147    system_i/biquadFilter/biquadFilter_0/inst/arg_i_265_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/biquadFilter/biquadFilter_0/inst/arg_i_251_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.483 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_246/O[0]
                         net (fo=2, routed)           1.026    10.509    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__3[16]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.295    10.804 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_254/O
                         net (fo=1, routed)           0.000    10.804    system_i/biquadFilter/biquadFilter_0/inst/arg_i_254_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.354    system_i/biquadFilter/biquadFilter_0/inst/arg_i_168_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.576 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_163/O[0]
                         net (fo=2, routed)           0.915    12.492    system_i/biquadFilter/biquadFilter_0/inst/arg_i_163_n_7
    SLICE_X12Y71         LUT2 (Prop_lut2_I0_O)        0.299    12.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_171/O
                         net (fo=1, routed)           0.000    12.791    system_i/biquadFilter/biquadFilter_0/inst/arg_i_171_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.324    system_i/biquadFilter/biquadFilter_0/inst/arg_i_109_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.647 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_104/O[1]
                         net (fo=2, routed)           0.567    14.214    system_i/biquadFilter/biquadFilter_0/inst/arg_i_104_n_6
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.306    14.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_107/O
                         net (fo=1, routed)           0.000    14.520    system_i/biquadFilter/biquadFilter_0/inst/arg_i_107_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.070 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.070    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.184 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.184    system_i/biquadFilter/biquadFilter_0/inst/arg_i_44_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_32/O[0]
                         net (fo=3, routed)           0.924    16.330    system_i/biquadFilter/biquadFilter_0/inst/resize[131]
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.299    16.629 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_48/O
                         net (fo=1, routed)           0.000    16.629    system_i/biquadFilter/biquadFilter_0/inst/arg_i_48_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.161 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.161    system_i/biquadFilter/biquadFilter_0/inst/arg_i_26_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.383 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_21/O[0]
                         net (fo=3, routed)           0.856    18.240    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.299    18.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=124, routed)         1.257    19.796    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124    19.920 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17/O
                         net (fo=5, routed)           0.728    20.648    system_i/biquadFilter/biquadFilter_0/inst/resize__0[15]
    SLICE_X6Y76          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.481    12.393    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y76          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_3/C
                         clock pessimism              0.363    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X6Y76          FDRE (Setup_fdre_C_D)       -0.013    12.708    system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -20.648    
  -------------------------------------------------------------------
                         slack                                 -7.940    

Slack (VIOLATED) :        -7.910ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_6_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.762ns  (logic 8.180ns (51.897%)  route 7.582ns (48.103%))
  Logic Levels:           34  (CARRY4=26 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.665     4.826    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     5.282 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.650     5.932    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0_n_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.153     6.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259/O
                         net (fo=2, routed)           0.708     6.793    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.331     7.124 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263/O
                         net (fo=1, routed)           0.000     7.124    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.500 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180/CO[3]
                         net (fo=1, routed)           0.000     7.500    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.617    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.734 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161/CO[3]
                         net (fo=1, routed)           0.000     7.734    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.851    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.968    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.085    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.319 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.319    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     8.553    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.670    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136/CO[3]
                         net (fo=1, routed)           0.009     8.796    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.913 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.913    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_279_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.147    system_i/biquadFilter/biquadFilter_0/inst/arg_i_265_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/biquadFilter/biquadFilter_0/inst/arg_i_251_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.483 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_246/O[0]
                         net (fo=2, routed)           1.026    10.509    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__3[16]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.295    10.804 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_254/O
                         net (fo=1, routed)           0.000    10.804    system_i/biquadFilter/biquadFilter_0/inst/arg_i_254_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.354    system_i/biquadFilter/biquadFilter_0/inst/arg_i_168_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.576 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_163/O[0]
                         net (fo=2, routed)           0.915    12.492    system_i/biquadFilter/biquadFilter_0/inst/arg_i_163_n_7
    SLICE_X12Y71         LUT2 (Prop_lut2_I0_O)        0.299    12.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_171/O
                         net (fo=1, routed)           0.000    12.791    system_i/biquadFilter/biquadFilter_0/inst/arg_i_171_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.324    system_i/biquadFilter/biquadFilter_0/inst/arg_i_109_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.647 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_104/O[1]
                         net (fo=2, routed)           0.567    14.214    system_i/biquadFilter/biquadFilter_0/inst/arg_i_104_n_6
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.306    14.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_107/O
                         net (fo=1, routed)           0.000    14.520    system_i/biquadFilter/biquadFilter_0/inst/arg_i_107_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.070 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.070    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.184 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.184    system_i/biquadFilter/biquadFilter_0/inst/arg_i_44_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_32/O[0]
                         net (fo=3, routed)           0.924    16.330    system_i/biquadFilter/biquadFilter_0/inst/resize[131]
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.299    16.629 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_48/O
                         net (fo=1, routed)           0.000    16.629    system_i/biquadFilter/biquadFilter_0/inst/arg_i_48_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.161 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.161    system_i/biquadFilter/biquadFilter_0/inst/arg_i_26_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.383 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_21/O[0]
                         net (fo=3, routed)           0.856    18.240    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.299    18.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=124, routed)         1.436    19.974    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.098 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_6/O
                         net (fo=4, routed)           0.490    20.588    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-62]
    SLICE_X8Y78          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_6_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.485    12.397    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y78          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_6_psdsp/C
                         clock pessimism              0.363    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)       -0.047    12.678    system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_6_psdsp
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -20.588    
  -------------------------------------------------------------------
                         slack                                 -7.910    

Slack (VIOLATED) :        -7.905ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.742ns  (logic 8.126ns (51.619%)  route 7.616ns (48.381%))
  Logic Levels:           32  (CARRY4=24 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.665     4.826    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     5.282 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.650     5.932    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0_n_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.153     6.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259/O
                         net (fo=2, routed)           0.708     6.793    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.331     7.124 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263/O
                         net (fo=1, routed)           0.000     7.124    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.500 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180/CO[3]
                         net (fo=1, routed)           0.000     7.500    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.815 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171/O[3]
                         net (fo=2, routed)           0.864     8.680    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__3[-41]
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.307     8.987 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_175/O
                         net (fo=1, routed)           0.000     8.987    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_175_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.519 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.519    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.741 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105/O[0]
                         net (fo=2, routed)           0.886    10.626    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105_n_7
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    10.925 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_118/O
                         net (fo=1, routed)           0.000    10.925    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_118_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.458 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.458    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_67_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.575 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.575    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.692 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.692    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.809 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.809    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.926 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.926    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.145 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54/O[0]
                         net (fo=2, routed)           0.826    12.971    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54_n_7
    SLICE_X11Y61         LUT2 (Prop_lut2_I0_O)        0.295    13.266 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_58/O
                         net (fo=1, routed)           0.000    13.266    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_58_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.798 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.798    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_32_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.912 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.912    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_27_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.026 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.026    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_22_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.360 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_37/O[1]
                         net (fo=2, routed)           0.827    15.187    system_i/biquadFilter/biquadFilter_0/inst/resize[96]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.303    15.490 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_40/O
                         net (fo=1, routed)           0.000    15.490    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_40_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.040 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.040    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_21_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.154    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_20_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.268 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.268    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_19_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.382 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.382    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_18_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.496 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.496    system_i/biquadFilter/biquadFilter_0/inst/arg_i_31_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.610    system_i/biquadFilter/biquadFilter_0/inst/arg_i_30_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.724    system_i/biquadFilter/biquadFilter_0/inst/arg_i_29_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.838    system_i/biquadFilter/biquadFilter_0/inst/arg_i_28_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.952    system_i/biquadFilter/biquadFilter_0/inst/arg_i_27_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.286 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/O[1]
                         net (fo=3, routed)           0.886    18.172    system_i/biquadFilter/biquadFilter_0/inst/arg_i_26_n_6
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.303    18.475 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_25/O
                         net (fo=125, routed)         1.082    19.557    system_i/biquadFilter/biquadFilter_0/inst/arg_i_25_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I3_O)        0.124    19.681 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10/O
                         net (fo=5, routed)           0.888    20.568    system_i/biquadFilter/biquadFilter_0/inst/resize__0[22]
    SLICE_X9Y79          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.486    12.398    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y79          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_2/C
                         clock pessimism              0.363    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.062    12.664    system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 -7.905    

Slack (VIOLATED) :        -7.904ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_6_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.758ns  (logic 8.180ns (51.911%)  route 7.578ns (48.089%))
  Logic Levels:           34  (CARRY4=26 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.665     4.826    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     5.282 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.650     5.932    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0_n_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.153     6.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259/O
                         net (fo=2, routed)           0.708     6.793    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.331     7.124 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263/O
                         net (fo=1, routed)           0.000     7.124    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.500 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180/CO[3]
                         net (fo=1, routed)           0.000     7.500    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.617    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.734 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161/CO[3]
                         net (fo=1, routed)           0.000     7.734    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.851    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.968    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.085    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.319 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.319    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     8.553    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.670    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136/CO[3]
                         net (fo=1, routed)           0.009     8.796    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.913 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.913    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_279_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.147    system_i/biquadFilter/biquadFilter_0/inst/arg_i_265_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/biquadFilter/biquadFilter_0/inst/arg_i_251_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.483 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_246/O[0]
                         net (fo=2, routed)           1.026    10.509    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__3[16]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.295    10.804 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_254/O
                         net (fo=1, routed)           0.000    10.804    system_i/biquadFilter/biquadFilter_0/inst/arg_i_254_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.354    system_i/biquadFilter/biquadFilter_0/inst/arg_i_168_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.576 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_163/O[0]
                         net (fo=2, routed)           0.915    12.492    system_i/biquadFilter/biquadFilter_0/inst/arg_i_163_n_7
    SLICE_X12Y71         LUT2 (Prop_lut2_I0_O)        0.299    12.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_171/O
                         net (fo=1, routed)           0.000    12.791    system_i/biquadFilter/biquadFilter_0/inst/arg_i_171_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.324    system_i/biquadFilter/biquadFilter_0/inst/arg_i_109_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.647 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_104/O[1]
                         net (fo=2, routed)           0.567    14.214    system_i/biquadFilter/biquadFilter_0/inst/arg_i_104_n_6
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.306    14.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_107/O
                         net (fo=1, routed)           0.000    14.520    system_i/biquadFilter/biquadFilter_0/inst/arg_i_107_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.070 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.070    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.184 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.184    system_i/biquadFilter/biquadFilter_0/inst/arg_i_44_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_32/O[0]
                         net (fo=3, routed)           0.924    16.330    system_i/biquadFilter/biquadFilter_0/inst/resize[131]
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.299    16.629 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_48/O
                         net (fo=1, routed)           0.000    16.629    system_i/biquadFilter/biquadFilter_0/inst/arg_i_48_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.161 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.161    system_i/biquadFilter/biquadFilter_0/inst/arg_i_26_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.383 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_21/O[0]
                         net (fo=3, routed)           0.856    18.240    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.299    18.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=124, routed)         1.436    19.974    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.098 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_6/O
                         net (fo=4, routed)           0.486    20.584    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-62]
    SLICE_X8Y78          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_6_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.485    12.397    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y78          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_6_psdsp_2/C
                         clock pessimism              0.363    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)       -0.045    12.680    system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_6_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -20.584    
  -------------------------------------------------------------------
                         slack                                 -7.904    

Slack (VIOLATED) :        -7.903ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_14_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.759ns  (logic 8.180ns (51.906%)  route 7.579ns (48.094%))
  Logic Levels:           34  (CARRY4=26 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.665     4.826    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     5.282 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.650     5.932    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg[4]__0_n_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.153     6.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259/O
                         net (fo=2, routed)           0.708     6.793    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_259_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.331     7.124 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263/O
                         net (fo=1, routed)           0.000     7.124    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_263_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.500 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180/CO[3]
                         net (fo=1, routed)           0.000     7.500    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_180_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.617    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_171_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.734 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161/CO[3]
                         net (fo=1, routed)           0.000     7.734    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_161_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.851    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_151_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.968    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_135_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.085 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.085    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_130_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.202 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_129_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.319 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.319    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_125_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.436    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_111_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     8.553    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_164_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.670    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_150_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136/CO[3]
                         net (fo=1, routed)           0.009     8.796    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.913 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.913    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_122_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_279_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.147    system_i/biquadFilter/biquadFilter_0/inst/arg_i_265_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/biquadFilter/biquadFilter_0/inst/arg_i_251_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.483 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_246/O[0]
                         net (fo=2, routed)           1.026    10.509    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__3[16]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.295    10.804 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_254/O
                         net (fo=1, routed)           0.000    10.804    system_i/biquadFilter/biquadFilter_0/inst/arg_i_254_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.354 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.354    system_i/biquadFilter/biquadFilter_0/inst/arg_i_168_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.576 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_163/O[0]
                         net (fo=2, routed)           0.915    12.492    system_i/biquadFilter/biquadFilter_0/inst/arg_i_163_n_7
    SLICE_X12Y71         LUT2 (Prop_lut2_I0_O)        0.299    12.791 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_171/O
                         net (fo=1, routed)           0.000    12.791    system_i/biquadFilter/biquadFilter_0/inst/arg_i_171_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.324    system_i/biquadFilter/biquadFilter_0/inst/arg_i_109_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.647 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_104/O[1]
                         net (fo=2, routed)           0.567    14.214    system_i/biquadFilter/biquadFilter_0/inst/arg_i_104_n_6
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.306    14.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_107/O
                         net (fo=1, routed)           0.000    14.520    system_i/biquadFilter/biquadFilter_0/inst/arg_i_107_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.070 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.070    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.184 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.184    system_i/biquadFilter/biquadFilter_0/inst/arg_i_44_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_32/O[0]
                         net (fo=3, routed)           0.924    16.330    system_i/biquadFilter/biquadFilter_0/inst/resize[131]
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.299    16.629 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_48/O
                         net (fo=1, routed)           0.000    16.629    system_i/biquadFilter/biquadFilter_0/inst/arg_i_48_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.161 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.161    system_i/biquadFilter/biquadFilter_0/inst/arg_i_26_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.383 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_21/O[0]
                         net (fo=3, routed)           0.856    18.240    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.299    18.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=124, routed)         1.430    19.969    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.124    20.093 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_14/O
                         net (fo=4, routed)           0.492    20.585    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-70]
    SLICE_X9Y79          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_14_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.486    12.398    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y79          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_14_psdsp_1/C
                         clock pessimism              0.363    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.043    12.683    system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_14_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -20.585    
  -------------------------------------------------------------------
                         slack                                 -7.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/AWGN/gainWhite_0/inst/output_sf_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.342%)  route 0.217ns (60.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.551     1.606    system_i/AWGN/gainWhite_0/inst/clk_i
    SLICE_X23Y29         FDRE                                         r  system_i/AWGN/gainWhite_0/inst/output_sf_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  system_i/AWGN/gainWhite_0/inst/output_sf_reg[6]__0/Q
                         net (fo=1, routed)           0.217     1.965    system_i/biquadFilter/decimator_0/inst/input_i[6]
    SLICE_X18Y30         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.821     1.967    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X18Y30         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[6]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X18Y30         FDRE (Hold_fdre_C_D)         0.066     1.938    system_i/biquadFilter/decimator_0/inst/output_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.773%)  route 0.175ns (54.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.564     1.619    system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/clk_i
    SLICE_X28Y47         FDSE                                         r  system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDSE (Prop_fdse_C_Q)         0.148     1.767 r  system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[9]/Q
                         net (fo=1, routed)           0.175     1.943    system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/p_53_in
    SLICE_X29Y50         FDSE                                         r  system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.831     1.977    system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/clk_i
    SLICE_X29Y50         FDSE                                         r  system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[10]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X29Y50         FDSE (Hold_fdse_C_D)         0.016     1.903    system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/AWGN/gainWhite_0/inst/output_sf_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.433%)  route 0.236ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.551     1.606    system_i/AWGN/gainWhite_0/inst/clk_i
    SLICE_X23Y29         FDRE                                         r  system_i/AWGN/gainWhite_0/inst/output_sf_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  system_i/AWGN/gainWhite_0/inst/output_sf_reg[5]__0/Q
                         net (fo=1, routed)           0.236     1.983    system_i/biquadFilter/decimator_0/inst/input_i[5]
    SLICE_X19Y30         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.821     1.967    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X19Y30         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[5]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X19Y30         FDRE (Hold_fdre_C_D)         0.070     1.942    system_i/biquadFilter/decimator_0/inst/output_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[62]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.816%)  route 0.202ns (61.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.553     1.608    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X21Y31         FDRE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.128     1.736 r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[58]/Q
                         net (fo=3, routed)           0.202     1.938    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/p_3_in
    SLICE_X23Y31         FDSE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.819     1.965    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X23Y31         FDSE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[62]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X23Y31         FDSE (Hold_fdse_C_D)         0.023     1.893    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/decimator_0/inst/output_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.740%)  route 0.233ns (62.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.558     1.613    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X19Y33         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/biquadFilter/decimator_0/inst/output_o_reg[14]/Q
                         net (fo=5, routed)           0.233     1.987    system_i/biquadFilter/biquadFilter_0/inst/input_i[14]
    SLICE_X25Y33         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.821     1.967    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X25Y33         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-31]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.066     1.938    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-31]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/AWGN/gainWhite_0/inst/output_sf_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/decimator_0/inst/output_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.753%)  route 0.202ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.556     1.611    system_i/AWGN/gainWhite_0/inst/clk_i
    SLICE_X25Y34         FDRE                                         r  system_i/AWGN/gainWhite_0/inst/output_sf_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.128     1.739 r  system_i/AWGN/gainWhite_0/inst/output_sf_reg[9]__0/Q
                         net (fo=1, routed)           0.202     1.941    system_i/biquadFilter/decimator_0/inst/input_i[9]
    SLICE_X21Y34         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.824     1.970    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X21Y34         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[9]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.017     1.892    system_i/biquadFilter/decimator_0/inst/output_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/decimator_0/inst/output_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.148%)  route 0.239ns (62.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.558     1.613    system_i/biquadFilter/decimator_0/inst/clk_i
    SLICE_X19Y33         FDRE                                         r  system_i/biquadFilter/decimator_0/inst/output_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/biquadFilter/decimator_0/inst/output_o_reg[15]/Q
                         net (fo=5, routed)           0.239     1.993    system_i/biquadFilter/biquadFilter_0/inst/input_i[15]
    SLICE_X25Y33         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.821     1.967    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X25Y33         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-30]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.070     1.942    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-30]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[45]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[53]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.833%)  route 0.228ns (58.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.560     1.615    system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X20Y5          FDSE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y5          FDSE (Prop_fdse_C_Q)         0.164     1.779 r  system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[45]/Q
                         net (fo=1, routed)           0.228     2.007    system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/p_17_in
    SLICE_X23Y3          FDSE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.828     1.974    system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X23Y3          FDSE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[53]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X23Y3          FDSE (Hold_fdse_C_D)         0.076     1.955    system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.415%)  route 0.246ns (63.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.562     1.617    system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/clk_i
    SLICE_X29Y50         FDSE                                         r  system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDSE (Prop_fdse_C_Q)         0.141     1.758 r  system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[11]/Q
                         net (fo=1, routed)           0.246     2.004    system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/p_51_in
    SLICE_X30Y46         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.831     1.977    system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/clk_i
    SLICE_X30Y46         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[12]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.059     1.946    system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[13]_srl2____inst_nextNumber_reg_s_0/CE
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.996%)  route 0.192ns (60.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.548     1.603    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X23Y26         FDRE                                         r  system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.128     1.731 r  system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/state_reg[0]/Q
                         net (fo=70, routed)          0.192     1.923    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/state[0]
    SLICE_X20Y26         SRL16E                                       r  system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[13]_srl2____inst_nextNumber_reg_s_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.815     1.961    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X20Y26         SRL16E                                       r  system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[13]_srl2____inst_nextNumber_reg_s_0/CLK
                         clock pessimism             -0.095     1.866    
    SLICE_X20Y26         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.006     1.860    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[13]_srl2____inst_nextNumber_reg_s_0
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y14    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y29    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y12    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y9     system_i/AWGN/gainWhite_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y9     system_i/AWGN/gainWhite_0/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y17    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y14    system_i/biquadFilter/biquadFilter_0/inst/arg__23/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y10    system_i/biquadFilter/biquadFilter_0/inst/arg__28/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y15    system_i/biquadFilter/biquadFilter_0/inst/arg__24/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y26   system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[13]_srl2____inst_nextNumber_reg_s_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y26   system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[28]_srl2____inst_nextNumber_reg_s_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y26   system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[39]_srl2____inst_nextNumber_reg_s_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y34   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_3/inst/nextNumber_reg[13]_srl4___inst_nextNumber_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y34   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_3/inst/nextNumber_reg[20]_srl2____inst_nextNumber_reg_s_4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y34   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_3/inst/nextNumber_reg[36]_srl2___inst_nextNumber_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y34   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_3/inst/nextNumber_reg[51]_srl3____inst_nextNumber_reg_s_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y48   system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[38]_srl6___inst_nextNumber_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y48   system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[52]_srl2___inst_nextNumber_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X28Y7    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[50]_srl2___inst_nextNumber_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y6    system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[15]_srl2___inst_nextNumber_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y6    system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[40]_srl4___inst_nextNumber_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X28Y48   system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[19]_srl4___inst_nextNumber_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X28Y48   system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[19]_srl4___inst_nextNumber_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y17   system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[12]_srl2___inst_nextNumber_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y16   system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[32]_srl3____inst_nextNumber_reg_s_1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y16   system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[32]_srl3____inst_nextNumber_reg_s_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y16   system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[48]_srl2___inst_nextNumber_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y16   system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[48]_srl2___inst_nextNumber_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y16   system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[51]_srl4____inst_nextNumber_reg_s_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[10].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.410ns (22.171%)  route 4.950ns (77.829%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.824     4.316    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.152     4.468 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.489     4.957    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.289 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=8, routed)           0.919     6.208    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.148     6.356 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.071     7.427    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X18Y45         LUT4 (Prop_lut4_I3_O)        0.322     7.749 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.646     9.396    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X9Y81          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[10].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.487    10.679    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y81          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[10].FDRE_inst/C
                         clock pessimism              0.116    10.795    
                         clock uncertainty           -0.125    10.670    
    SLICE_X9Y81          FDRE (Setup_fdre_C_CE)      -0.407    10.263    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[10].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[8].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.410ns (22.171%)  route 4.950ns (77.829%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.824     4.316    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.152     4.468 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.489     4.957    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.289 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=8, routed)           0.919     6.208    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.148     6.356 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.071     7.427    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X18Y45         LUT4 (Prop_lut4_I3_O)        0.322     7.749 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.646     9.396    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X9Y81          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[8].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.487    10.679    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y81          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[8].FDRE_inst/C
                         clock pessimism              0.116    10.795    
                         clock uncertainty           -0.125    10.670    
    SLICE_X9Y81          FDRE (Setup_fdre_C_CE)      -0.407    10.263    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[8].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[9].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.410ns (22.171%)  route 4.950ns (77.829%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.824     4.316    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.152     4.468 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.489     4.957    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.289 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=8, routed)           0.919     6.208    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.148     6.356 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.071     7.427    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X18Y45         LUT4 (Prop_lut4_I3_O)        0.322     7.749 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.646     9.396    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X9Y81          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[9].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.487    10.679    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y81          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[9].FDRE_inst/C
                         clock pessimism              0.116    10.795    
                         clock uncertainty           -0.125    10.670    
    SLICE_X9Y81          FDRE (Setup_fdre_C_CE)      -0.407    10.263    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[9].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[11].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 1.410ns (22.386%)  route 4.889ns (77.614%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.824     4.316    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.152     4.468 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.489     4.957    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.289 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=8, routed)           0.919     6.208    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.148     6.356 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.071     7.427    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X18Y45         LUT4 (Prop_lut4_I3_O)        0.322     7.749 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.585     9.335    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X9Y82          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[11].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y82          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[11].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.265    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[11].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 1.410ns (22.386%)  route 4.889ns (77.614%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.824     4.316    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.152     4.468 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.489     4.957    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.289 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=8, routed)           0.919     6.208    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.148     6.356 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.071     7.427    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X18Y45         LUT4 (Prop_lut4_I3_O)        0.322     7.749 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.585     9.335    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X9Y82          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y82          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.265    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[13].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 1.410ns (22.386%)  route 4.889ns (77.614%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.824     4.316    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.152     4.468 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.489     4.957    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.289 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=8, routed)           0.919     6.208    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.148     6.356 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.071     7.427    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X18Y45         LUT4 (Prop_lut4_I3_O)        0.322     7.749 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.585     9.335    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X9Y82          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[13].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y82          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[13].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.265    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[13].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 1.410ns (22.386%)  route 4.889ns (77.614%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.824     4.316    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.152     4.468 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.489     4.957    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.289 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=8, routed)           0.919     6.208    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.148     6.356 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.071     7.427    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X18Y45         LUT4 (Prop_lut4_I3_O)        0.322     7.749 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.585     9.335    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X9Y82          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y82          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.407    10.265    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.410ns (22.405%)  route 4.883ns (77.595%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.824     4.316    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.152     4.468 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.489     4.957    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.289 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=8, routed)           0.919     6.208    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.148     6.356 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          0.910     7.266    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X18Y46         LUT4 (Prop_lut4_I3_O)        0.322     7.588 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.742     9.329    system_i/PS7/axi_cfg_register_0/inst/CE0243_out
    SLICE_X9Y85          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.492    10.684    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y85          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X9Y85          FDRE (Setup_fdre_C_CE)      -0.407    10.268    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[16].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 1.410ns (22.588%)  route 4.832ns (77.412%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.824     4.316    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.152     4.468 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.489     4.957    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.289 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=8, routed)           0.919     6.208    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.148     6.356 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.053     7.409    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X19Y47         LUT4 (Prop_lut4_I3_O)        0.322     7.731 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.547     9.278    system_i/PS7/axi_cfg_register_0/inst/CE0247_out
    SLICE_X10Y84         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[16].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.491    10.683    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y84         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[16].FDRE_inst/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X10Y84         FDRE (Setup_fdre_C_CE)      -0.371    10.303    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.303    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[1].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.450ns (22.400%)  route 5.023ns (77.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=32, routed)          5.023     9.546    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[1]
    SLICE_X10Y80         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[1].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.486    10.678    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y80         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[1].FDRE_inst/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)       -0.059    10.610    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[1].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.610    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  1.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.120     1.173    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.088    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.166    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.938    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.068    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.578     0.919    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y31          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.126    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.045     1.171 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.171    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X4Y31          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.844     1.214    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y31          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.282     0.932    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.121     1.053    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.059     1.110    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     0.991    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.119    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.297     0.923    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.076     0.999    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.374%)  route 0.160ns (55.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.160     1.211    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.090    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y34          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.118    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X3Y34          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.847     1.217    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y34          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.922    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.075     0.997    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.112     1.176    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.051    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.115     1.164    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X8Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.262     0.943    
    SLICE_X8Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.113     1.162    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X8Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.281     0.924    
    SLICE_X8Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.032    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y38   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y42   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y43   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y43   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y43   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y43   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y42   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y46   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y46   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          753  Failing Endpoints,  Worst Slack       -3.993ns,  Total Violation    -1282.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.993ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_318_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.181ns  (logic 7.785ns (59.061%)  route 5.396ns (40.939%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.682     2.990    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/Q
                         net (fo=7, routed)           3.543     7.051    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[12]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.087 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.089    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.802 r  system_i/biquadFilter/biquadFilter_0/inst/arg__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.804    system_i/biquadFilter/biquadFilter_0/inst/arg__4_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.322 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1/P[2]
                         net (fo=1, routed)           1.850    16.171    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_318_psdsp_n_1
    SLICE_X13Y59         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_318_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.495    12.407    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y59         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_318_psdsp_1/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X13Y59         FDRE (Setup_fdre_C_D)       -0.103    12.179    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_318_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                         -16.171    
  -------------------------------------------------------------------
                         slack                                 -3.993    

Slack (VIOLATED) :        -3.968ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_258_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.135ns  (logic 7.785ns (59.268%)  route 5.350ns (40.732%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.682     2.990    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/Q
                         net (fo=7, routed)           3.543     7.051    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[12]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.087 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.089    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.802 r  system_i/biquadFilter/biquadFilter_0/inst/arg__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.804    system_i/biquadFilter/biquadFilter_0/inst/arg__4_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[46])
                                                      1.518    14.322 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1/P[46]
                         net (fo=1, routed)           1.804    16.125    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_258_psdsp_n
    SLICE_X15Y71         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_258_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.479    12.391    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y71         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_258_psdsp/C
                         clock pessimism              0.000    12.391    
                         clock uncertainty           -0.125    12.266    
    SLICE_X15Y71         FDRE (Setup_fdre_C_D)       -0.109    12.157    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_258_psdsp
  -------------------------------------------------------------------
                         required time                         12.157    
                         arrival time                         -16.125    
  -------------------------------------------------------------------
                         slack                                 -3.968    

Slack (VIOLATED) :        -3.920ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_124_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.109ns  (logic 7.785ns (59.385%)  route 5.324ns (40.615%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.682     2.990    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/Q
                         net (fo=7, routed)           3.543     7.051    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[12]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.087 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.089    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.802 r  system_i/biquadFilter/biquadFilter_0/inst/arg__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.804    system_i/biquadFilter/biquadFilter_0/inst/arg__4_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.322 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1/P[0]
                         net (fo=1, routed)           1.778    16.099    system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_124_psdsp_n
    SLICE_X13Y58         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_124_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y58         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_124_psdsp/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X13Y58         FDRE (Setup_fdre_C_D)       -0.103    12.180    system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_124_psdsp
  -------------------------------------------------------------------
                         required time                         12.180    
                         arrival time                         -16.099    
  -------------------------------------------------------------------
                         slack                                 -3.920    

Slack (VIOLATED) :        -3.910ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_287_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 7.785ns (59.454%)  route 5.309ns (40.546%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.682     2.990    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/Q
                         net (fo=7, routed)           3.543     7.051    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[12]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.087 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.089    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.802 r  system_i/biquadFilter/biquadFilter_0/inst/arg__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.804    system_i/biquadFilter/biquadFilter_0/inst/arg__4_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    14.322 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1/P[16]
                         net (fo=1, routed)           1.763    16.084    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_287_psdsp_n
    SLICE_X11Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_287_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_287_psdsp/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.125    12.279    
    SLICE_X11Y63         FDRE (Setup_fdre_C_D)       -0.105    12.174    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_287_psdsp
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -16.084    
  -------------------------------------------------------------------
                         slack                                 -3.910    

Slack (VIOLATED) :        -3.875ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_195_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.073ns  (logic 7.723ns (59.077%)  route 5.350ns (40.923%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.662     2.970    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y83          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[7].FDRE_inst/Q
                         net (fo=7, routed)           3.477     6.903    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[7]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    10.939 r  system_i/biquadFilter/biquadFilter_0/inst/arg__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.941    system_i/biquadFilter/biquadFilter_0/inst/arg__11_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.654 r  system_i/biquadFilter/biquadFilter_0/inst/arg__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.656    system_i/biquadFilter/biquadFilter_0/inst/arg__12_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.174 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1/P[21]
                         net (fo=1, routed)           1.868    16.043    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_195_psdsp_n
    SLICE_X11Y67         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_195_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y67         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_195_psdsp/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)       -0.108    12.168    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_195_psdsp
  -------------------------------------------------------------------
                         required time                         12.168    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                 -3.875    

Slack (VIOLATED) :        -3.875ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_292_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.060ns  (logic 7.785ns (59.608%)  route 5.275ns (40.392%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.682     2.990    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/Q
                         net (fo=7, routed)           3.543     7.051    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[12]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.087 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.089    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.802 r  system_i/biquadFilter/biquadFilter_0/inst/arg__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.804    system_i/biquadFilter/biquadFilter_0/inst/arg__4_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    14.322 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1/P[15]
                         net (fo=1, routed)           1.729    16.050    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_292_psdsp_n
    SLICE_X13Y64         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_292_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y64         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_292_psdsp/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.125    12.279    
    SLICE_X13Y64         FDRE (Setup_fdre_C_D)       -0.103    12.176    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_292_psdsp
  -------------------------------------------------------------------
                         required time                         12.176    
                         arrival time                         -16.050    
  -------------------------------------------------------------------
                         slack                                 -3.875    

Slack (VIOLATED) :        -3.872ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_293_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 7.785ns (59.628%)  route 5.271ns (40.372%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.682     2.990    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/Q
                         net (fo=7, routed)           3.543     7.051    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[12]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.087 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.089    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.802 r  system_i/biquadFilter/biquadFilter_0/inst/arg__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.804    system_i/biquadFilter/biquadFilter_0/inst/arg__4_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.322 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1/P[14]
                         net (fo=1, routed)           1.724    16.046    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_293_psdsp_n
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_293_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_293_psdsp/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.125    12.279    
    SLICE_X13Y63         FDRE (Setup_fdre_C_D)       -0.105    12.174    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_293_psdsp
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -16.046    
  -------------------------------------------------------------------
                         slack                                 -3.872    

Slack (VIOLATED) :        -3.872ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_203_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.044ns  (logic 7.785ns (59.682%)  route 5.259ns (40.318%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.682     2.990    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/Q
                         net (fo=7, routed)           3.543     7.051    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[12]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.087 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.089    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.802 r  system_i/biquadFilter/biquadFilter_0/inst/arg__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.804    system_i/biquadFilter/biquadFilter_0/inst/arg__4_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    14.322 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1/P[31]
                         net (fo=1, routed)           1.713    16.034    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_203_psdsp_n
    SLICE_X15Y66         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_203_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.484    12.396    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y66         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_203_psdsp/C
                         clock pessimism              0.000    12.396    
                         clock uncertainty           -0.125    12.271    
    SLICE_X15Y66         FDRE (Setup_fdre_C_D)       -0.108    12.163    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_203_psdsp
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                         -16.034    
  -------------------------------------------------------------------
                         slack                                 -3.872    

Slack (VIOLATED) :        -3.868ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_271_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.052ns  (logic 7.785ns (59.645%)  route 5.267ns (40.355%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.682     2.990    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/Q
                         net (fo=7, routed)           3.543     7.051    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[12]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.087 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.089    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.802 r  system_i/biquadFilter/biquadFilter_0/inst/arg__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.804    system_i/biquadFilter/biquadFilter_0/inst/arg__4_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    14.322 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1/P[24]
                         net (fo=1, routed)           1.721    16.042    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_271_psdsp_n
    SLICE_X11Y65         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_271_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.491    12.403    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y65         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_271_psdsp/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)       -0.103    12.175    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_271_psdsp
  -------------------------------------------------------------------
                         required time                         12.175    
                         arrival time                         -16.042    
  -------------------------------------------------------------------
                         slack                                 -3.868    

Slack (VIOLATED) :        -3.849ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_304_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.038ns  (logic 7.785ns (59.711%)  route 5.253ns (40.289%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.682     2.990    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[12].FDRE_inst/Q
                         net (fo=7, routed)           3.543     7.051    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[12]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.087 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.089    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.802 r  system_i/biquadFilter/biquadFilter_0/inst/arg__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.804    system_i/biquadFilter/biquadFilter_0/inst/arg__4_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    14.322 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1/P[12]
                         net (fo=1, routed)           1.706    16.028    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_304_psdsp_n_1
    SLICE_X13Y62         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_304_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.493    12.405    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y62         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_304_psdsp_1/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X13Y62         FDRE (Setup_fdre_C_D)       -0.101    12.179    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_304_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                         -16.028    
  -------------------------------------------------------------------
                         slack                                 -3.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[23].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.780%)  route 0.813ns (85.220%))
  Logic Levels:           0  
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[23].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[23].FDRE_inst/Q
                         net (fo=5, routed)           0.813     1.856    system_i/biquadFilter/biquadFilter_0/inst/gain_b1[23]
    DSP48_X1Y29          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.905     2.050    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X1Y29          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
                         clock pessimism              0.000     2.050    
                         clock uncertainty            0.125     2.175    
    DSP48_X1Y29          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                     -0.418     1.757    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.024%)  route 0.864ns (85.976%))
  Logic Levels:           0  
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.864     1.907    system_i/biquadFilter/biquadFilter_0/inst/gain_b1[18]
    DSP48_X1Y29          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.905     2.050    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X1Y29          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
                         clock pessimism              0.000     2.050    
                         clock uncertainty            0.125     2.175    
    DSP48_X1Y29          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                     -0.418     1.757    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[20].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg__1/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.164ns (16.170%)  route 0.850ns (83.830%))
  Logic Levels:           0  
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X24Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[20].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[20].FDRE_inst/Q
                         net (fo=5, routed)           0.850     1.915    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[20]
    DSP48_X1Y12          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg__1/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X1Y12          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg__1/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                     -0.418     1.764    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg__1
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[19].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.141ns (13.404%)  route 0.911ns (86.596%))
  Logic Levels:           0  
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[19].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[19].FDRE_inst/Q
                         net (fo=5, routed)           0.911     1.953    system_i/biquadFilter/biquadFilter_0/inst/gain_b1[19]
    DSP48_X1Y29          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.905     2.050    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X1Y29          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
                         clock pessimism              0.000     2.050    
                         clock uncertainty            0.125     2.175    
    DSP48_X1Y29          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                     -0.418     1.757    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[17].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.188ns (18.769%)  route 0.814ns (81.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[17].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[17].FDRE_inst/Q
                         net (fo=5, routed)           0.377     1.419    system_i/PS7/axi_cfg_register_0/inst/cfg_data[177]
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.047     1.466 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[177]_hold_fix/O
                         net (fo=1, routed)           0.436     1.902    system_i/biquadFilter/biquadFilter_0/inst/cfg_data[177]_hold_fix_1_alias
    DSP48_X1Y14          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.916     2.061    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X1Y14          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y14          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                     -0.491     1.695    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.712ns (47.491%)  route 0.787ns (52.509%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/Q
                         net (fo=5, routed)           0.554     1.597    system_i/biquadFilter/biquadFilter_0/inst/gain_b1[24]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      0.571     2.168 r  system_i/biquadFilter/biquadFilter_0/inst/arg__22/P[3]
                         net (fo=1, routed)           0.233     2.401    system_i/biquadFilter/biquadFilter_0/inst/arg__22_n_102
    SLICE_X29Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.830     1.976    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[3]__0/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.072     2.173    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.128ns (12.405%)  route 0.904ns (87.595%))
  Logic Levels:           0  
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/Q
                         net (fo=17, routed)          0.904     1.933    system_i/biquadFilter/biquadFilter_0/inst/gain_b1[31]
    DSP48_X1Y29          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.905     2.050    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X1Y29          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
                         clock pessimism              0.000     2.050    
                         clock uncertainty            0.125     2.175    
    DSP48_X1Y29          DSP48E1 (Hold_dsp48e1_CLK_B[17])
                                                     -0.471     1.704    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.712ns (47.467%)  route 0.788ns (52.533%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/Q
                         net (fo=5, routed)           0.554     1.597    system_i/biquadFilter/biquadFilter_0/inst/gain_b1[24]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      0.571     2.168 r  system_i/biquadFilter/biquadFilter_0/inst/arg__22/P[6]
                         net (fo=1, routed)           0.234     2.402    system_i/biquadFilter/biquadFilter_0/inst/arg__22_n_99
    SLICE_X28Y56         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.830     1.976    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X28Y56         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[6]__0/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X28Y56         FDRE (Hold_fdre_C_D)         0.059     2.160    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[6]__0
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[10]__0/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.712ns (47.467%)  route 0.788ns (52.533%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/Q
                         net (fo=5, routed)           0.554     1.597    system_i/biquadFilter/biquadFilter_0/inst/gain_b1[24]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[7]_P[10])
                                                      0.571     2.168 r  system_i/biquadFilter/biquadFilter_0/inst/arg__22/P[10]
                         net (fo=1, routed)           0.234     2.402    system_i/biquadFilter/biquadFilter_0/inst/arg__22_n_95
    SLICE_X28Y57         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.829     1.975    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X28Y57         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[10]__0/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X28Y57         FDRE (Hold_fdre_C_D)         0.059     2.159    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[10]__0
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[13]__0/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.712ns (47.491%)  route 0.787ns (52.509%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[24].FDRE_inst/Q
                         net (fo=5, routed)           0.554     1.597    system_i/biquadFilter/biquadFilter_0/inst/gain_b1[24]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[7]_P[13])
                                                      0.571     2.168 r  system_i/biquadFilter/biquadFilter_0/inst/arg__22/P[13]
                         net (fo=1, routed)           0.233     2.401    system_i/biquadFilter/biquadFilter_0/inst/arg__22_n_92
    SLICE_X28Y59         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.829     1.975    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X28Y59         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[13]__0/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.052     2.152    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[13]__0
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.704ns (13.300%)  route 4.589ns (86.700%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.853     4.283    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.407 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.285     5.692    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y40          LUT1 (Prop_lut1_I0_O)        0.124     5.816 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           2.451     8.267    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X20Y56         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X20Y56         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X20Y56         FDCE (Recov_fdce_C_CLR)     -0.319    11.957    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.704ns (15.284%)  route 3.902ns (84.716%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.853     4.283    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.407 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.285     5.692    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y40          LUT1 (Prop_lut1_I0_O)        0.124     5.816 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.764     7.580    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y44         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.495    12.407    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y44         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X24Y44         FDPE (Recov_fdpe_C_PRE)     -0.361    11.921    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.704ns (16.318%)  route 3.610ns (83.682%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.853     4.283    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.407 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.285     5.692    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y40          LUT1 (Prop_lut1_I0_O)        0.124     5.816 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.472     7.288    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y44         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.495    12.407    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y44         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X22Y44         FDCE (Recov_fdce_C_CLR)     -0.405    11.877    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.316%)  route 3.207ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.853     4.283    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.407 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           2.354     6.761    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X9Y57          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y57          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X9Y57          FDCE (Recov_fdce_C_CLR)     -0.405    11.878    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.878    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  5.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.186ns (12.586%)  route 1.292ns (87.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.320     1.360    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.972     2.376    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X9Y57          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.832     1.978    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y57          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X9Y57          FDCE (Remov_fdce_C_CLR)     -0.092     2.011    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.231ns (13.282%)  route 1.508ns (86.718%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.320     1.360    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.535     1.940    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y40          LUT1 (Prop_lut1_I0_O)        0.045     1.985 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.653     2.638    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y44         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.828     1.974    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y44         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X22Y44         FDCE (Remov_fdce_C_CLR)     -0.092     2.007    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.231ns (12.539%)  route 1.611ns (87.461%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.320     1.360    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.535     1.940    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y40          LUT1 (Prop_lut1_I0_O)        0.045     1.985 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.756     2.741    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y44         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.828     1.974    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y44         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X24Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     2.028    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.231ns (10.952%)  route 1.878ns (89.048%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.320     1.360    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.535     1.940    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y40          LUT1 (Prop_lut1_I0_O)        0.045     1.985 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.023     3.008    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X20Y56         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4055, routed)        0.829     1.975    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X20Y56         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X20Y56         FDCE (Remov_fdce_C_CLR)     -0.067     2.033    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.975    





