{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503774452764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503774452773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 26 14:07:32 2017 " "Processing started: Sat Aug 26 14:07:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503774452773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774452773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2115_DualLockins -c DE2115_DualLockins " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2115_DualLockins -c DE2115_DualLockins" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774452773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1503774453474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503774453474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/qsys_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/qsys_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_system-rtl " "Found design unit 1: qsys_system-rtl" {  } { { "DualLockins/qsys_system/synthesis/qsys_system.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/qsys_system.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467833 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_system " "Found entity 1: qsys_system" {  } { { "DualLockins/qsys_system/synthesis/qsys_system.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/qsys_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0 " "Found entity 1: qsys_system_mm_interconnect_0" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467863 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467883 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503774467894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503774467894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467895 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_002 " "Found entity 2: qsys_system_mm_interconnect_0_router_002" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503774467898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503774467898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_default_decode" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467899 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router " "Found entity 2: qsys_system_mm_interconnect_0_router" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_onchip_ram " "Found entity 1: qsys_system_onchip_ram" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_onchip_ram.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_nco_freq_control_2.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_nco_freq_control_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nco_freq_control_2 " "Found entity 1: qsys_system_nco_freq_control_2" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_nco_freq_control_2.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_nco_freq_control_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_nco_freq_control_1.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_nco_freq_control_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nco_freq_control_1 " "Found entity 1: qsys_system_nco_freq_control_1" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_nco_freq_control_1.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_nco_freq_control_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master " "Found entity 1: qsys_system_jtag_master" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master_p2b_adapter " "Found entity 1: qsys_system_jtag_master_p2b_adapter" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_p2b_adapter.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master_b2p_adapter " "Found entity 1: qsys_system_jtag_master_b2p_adapter" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_b2p_adapter.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467946 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467946 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467946 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467946 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467946 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467946 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master_timing_adt " "Found entity 1: qsys_system_jtag_master_timing_adt" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_timing_adt.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467966 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467966 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774467996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774467996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/qsys_system_gain_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/qsys_system_gain_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_gain_controller " "Found entity 1: qsys_system_gain_controller" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_gain_controller.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_gain_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/verbosity_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file duallockins/qsys_system/synthesis/submodules/verbosity_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verbosity_pkg (SystemVerilog) (qsys_system) " "Found design unit 1: verbosity_pkg (SystemVerilog) (qsys_system)" {  } { { "DualLockins/qsys_system/synthesis/submodules/verbosity_pkg.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/verbosity_pkg.sv" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/avalon_mm_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file duallockins/qsys_system/synthesis/submodules/avalon_mm_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_mm_pkg (SystemVerilog) (qsys_system) " "Found design unit 1: avalon_mm_pkg (SystemVerilog) (qsys_system)" {  } { { "DualLockins/qsys_system/synthesis/submodules/avalon_mm_pkg.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/avalon_mm_pkg.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/avalon_utilities_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file duallockins/qsys_system/synthesis/submodules/avalon_utilities_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_utilities_pkg (SystemVerilog) (qsys_system) " "Found design unit 1: avalon_utilities_pkg (SystemVerilog) (qsys_system)" {  } { { "DualLockins/qsys_system/synthesis/submodules/avalon_utilities_pkg.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/avalon_utilities_pkg.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_master_bfm " "Found entity 1: altera_avalon_mm_master_bfm" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/cic_gain_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/cic_gain_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_gain_controller-behavior " "Found design unit 1: cic_gain_controller-behavior" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468017 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic_gain_controller " "Found entity 1: cic_gain_controller" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/phasedet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/phasedet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phasedet-behavior " "Found design unit 1: phasedet-behavior" {  } { { "DualLockins/phasedet.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/phasedet.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468020 ""} { "Info" "ISGN_ENTITY_NAME" "1 phasedet " "Found entity 1: phasedet" {  } { { "DualLockins/phasedet.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/phasedet.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/nco_3p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/nco_3p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco_3p-behavior " "Found design unit 1: nco_3p-behavior" {  } { { "DualLockins/nco_3p.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/nco_3p.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468024 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco_3p " "Found entity 1: nco_3p" {  } { { "DualLockins/nco_3p.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/nco_3p.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/dpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/dpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpll-behavior " "Found design unit 1: dpll-behavior" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468027 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpll " "Found entity 1: dpll" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/cic_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/cic_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_filter-arch " "Found design unit 1: cic_filter-arch" {  } { { "DualLockins/cic_filter.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_filter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468030 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic_filter " "Found entity 1: cic_filter" {  } { { "DualLockins/cic_filter.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_filter.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/mult_13x14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/mult_13x14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_13x14-SYN " "Found design unit 1: mult_13x14-SYN" {  } { { "DualLockins/mult_13x14.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/mult_13x14.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468033 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_13x14 " "Found entity 1: mult_13x14" {  } { { "DualLockins/mult_13x14.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/mult_13x14.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/lia_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/lia_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lia_core-arch " "Found design unit 1: lia_core-arch" {  } { { "DualLockins/lia_core.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468037 ""} { "Info" "ISGN_ENTITY_NAME" "1 lia_core " "Found entity 1: lia_core" {  } { { "DualLockins/lia_core.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/lpm_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/lpm_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add-SYN " "Found design unit 1: lpm_add-SYN" {  } { { "DualLockins/lpm_add.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lpm_add.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468041 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add " "Found entity 1: lpm_add" {  } { { "DualLockins/lpm_add.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lpm_add.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/dual_lia_pkg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/dual_lia_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_lia_pkg-arch " "Found design unit 1: dual_lia_pkg-arch" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468045 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_lia_pkg " "Found entity 1: dual_lia_pkg" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/de2115_duallockins_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duallockins/de2115_duallockins_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2115_DualLockins_system-arch " "Found design unit 1: DE2115_DualLockins_system-arch" {  } { { "DualLockins/DE2115_DualLockins_system.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_system.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468049 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2115_DualLockins_system " "Found entity 1: DE2115_DualLockins_system" {  } { { "DualLockins/DE2115_DualLockins_system.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_system.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "DualLockins/FIFO.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duallockins/de2115_duallockins_top.v 1 1 " "Found 1 design units, including 1 entities, in source file duallockins/de2115_duallockins_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2115_DualLockins_top " "Found entity 1: DE2115_DualLockins_top" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2115_DualLockins_top " "Elaborating entity \"DE2115_DualLockins_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503774468167 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2115_DualLockins_top.v(180) " "Output port \"FL_ADDR\" at DE2115_DualLockins_top.v(180) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468171 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2115_DualLockins_top.v(159) " "Output port \"LCD_BLON\" at DE2115_DualLockins_top.v(159) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468171 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2115_DualLockins_top.v(161) " "Output port \"LCD_EN\" at DE2115_DualLockins_top.v(161) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2115_DualLockins_top.v(162) " "Output port \"LCD_ON\" at DE2115_DualLockins_top.v(162) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2115_DualLockins_top.v(163) " "Output port \"LCD_RS\" at DE2115_DualLockins_top.v(163) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2115_DualLockins_top.v(164) " "Output port \"LCD_RW\" at DE2115_DualLockins_top.v(164) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2115_DualLockins_top.v(167) " "Output port \"SD_CLK\" at DE2115_DualLockins_top.v(167) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2115_DualLockins_top.v(176) " "Output port \"I2C_SCLK\" at DE2115_DualLockins_top.v(176) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2115_DualLockins_top.v(181) " "Output port \"FL_CE_N\" at DE2115_DualLockins_top.v(181) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2115_DualLockins_top.v(183) " "Output port \"FL_OE_N\" at DE2115_DualLockins_top.v(183) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2115_DualLockins_top.v(184) " "Output port \"FL_RST_N\" at DE2115_DualLockins_top.v(184) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2115_DualLockins_top.v(186) " "Output port \"FL_WE_N\" at DE2115_DualLockins_top.v(186) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2115_DualLockins_top.v(187) " "Output port \"FL_WP_N\" at DE2115_DualLockins_top.v(187) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_DIN DE2115_DualLockins_top.v(203) " "Output port \"AIC_DIN\" at DE2115_DualLockins_top.v(203) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_SPI_CS DE2115_DualLockins_top.v(207) " "Output port \"AIC_SPI_CS\" at DE2115_DualLockins_top.v(207) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_XCLK DE2115_DualLockins_top.v(208) " "Output port \"AIC_XCLK\" at DE2115_DualLockins_top.v(208) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLKOUT0 DE2115_DualLockins_top.v(210) " "Output port \"CLKOUT0\" at DE2115_DualLockins_top.v(210) has no driver" {  } { { "DualLockins/DE2115_DualLockins_top.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774468172 "|DE2115_DualLockins_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo_1 " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo_1\"" {  } { { "DualLockins/DE2115_DualLockins_top.v" "fifo_1" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774468214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DualLockins/FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774468542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "DualLockins/FIFO.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774468554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774468555 ""}  } { { "DualLockins/FIFO.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503774468555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_khj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_khj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_khj1 " "Found entity 1: dcfifo_khj1" {  } { { "db/dcfifo_khj1.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_khj1 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated " "Elaborating entity \"dcfifo_khj1\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774468608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_on6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_on6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_on6 " "Found entity 1: a_graycounter_on6" {  } { { "db/a_graycounter_on6.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/a_graycounter_on6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_on6 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|a_graycounter_on6:rdptr_g1p " "Elaborating entity \"a_graycounter_on6\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|a_graycounter_on6:rdptr_g1p\"" {  } { { "db/dcfifo_khj1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774468672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_l5c " "Found entity 1: a_graycounter_l5c" {  } { { "db/a_graycounter_l5c.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/a_graycounter_l5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_l5c FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|a_graycounter_l5c:wrptr_g1p " "Elaborating entity \"a_graycounter_l5c\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|a_graycounter_l5c:wrptr_g1p\"" {  } { { "db/dcfifo_khj1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774468734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r861 " "Found entity 1: altsyncram_r861" {  } { { "db/altsyncram_r861.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/altsyncram_r861.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774468911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774468911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r861 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram " "Elaborating entity \"altsyncram_r861\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram\"" {  } { { "db/dcfifo_khj1.tdf" "fifo_ram" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774468912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7a7 " "Found entity 1: decode_7a7" {  } { { "db/decode_7a7.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/decode_7a7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774469150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774469150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7a7 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram\|decode_7a7:address_decoder " "Elaborating entity \"decode_7a7\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram\|decode_7a7:address_decoder\"" {  } { { "db/altsyncram_r861.tdf" "address_decoder" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/altsyncram_r861.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774469151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_v88.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_v88.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_v88 " "Found entity 1: mux_v88" {  } { { "db/mux_v88.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/mux_v88.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774469891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774469891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_v88 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram\|mux_v88:output_mux " "Elaborating entity \"mux_v88\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|altsyncram_r861:fifo_ram\|mux_v88:output_mux\"" {  } { { "db/altsyncram_r861.tdf" "output_mux" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/altsyncram_r861.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774469892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kp7 " "Found entity 1: alt_synch_pipe_kp7" {  } { { "db/alt_synch_pipe_kp7.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/alt_synch_pipe_kp7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774471375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774471375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kp7 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_kp7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kp7\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_kp7:rs_dgwp\"" {  } { { "db/dcfifo_khj1.tdf" "rs_dgwp" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dffpipe_vu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774471401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774471401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_kp7:rs_dgwp\|dffpipe_vu8:dffpipe7 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_kp7:rs_dgwp\|dffpipe_vu8:dffpipe7\"" {  } { { "db/alt_synch_pipe_kp7.tdf" "dffpipe7" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/alt_synch_pipe_kp7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5u7 " "Found entity 1: alt_synch_pipe_5u7" {  } { { "db/alt_synch_pipe_5u7.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/alt_synch_pipe_5u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774471428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774471428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5u7 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_5u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5u7\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|alt_synch_pipe_5u7:ws_dgrp\"" {  } { { "db/dcfifo_khj1.tdf" "ws_dgrp" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774471492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774471492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_khj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/cmpr_966.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774471560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774471560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cmpr_966:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_966\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cmpr_966:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_khj1.tdf" "rdempty_eq_comp1_msb" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rld " "Found entity 1: cntr_rld" {  } { { "db/cntr_rld.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/cntr_rld.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774471629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774471629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rld FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cntr_rld:cntr_b " "Elaborating entity \"cntr_rld\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|cntr_rld:cntr_b\"" {  } { { "db/dcfifo_khj1.tdf" "cntr_b" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774471693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774471693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_khj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_khj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/dcfifo_khj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2115_DualLockins_system DE2115_DualLockins_system:DE2115_DualLockins_system_inst " "Elaborating entity \"DE2115_DualLockins_system\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\"" {  } { { "DualLockins/DE2115_DualLockins_top.v" "DE2115_DualLockins_system_inst" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_top.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471708 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lia_ref_out DE2115_DualLockins_system.vhd(110) " "Verilog HDL or VHDL warning at DE2115_DualLockins_system.vhd(110): object \"lia_ref_out\" assigned a value but never read" {  } { { "DualLockins/DE2115_DualLockins_system.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_system.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503774471709 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_lia_pkg DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst " "Elaborating entity \"dual_lia_pkg\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\"" {  } { { "DualLockins/DE2115_DualLockins_system.vhd" "dual_lia_inst" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_system.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471729 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lia_out_samp_clk_2 dual_lia_pkg.vhd(136) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(136): object \"lia_out_samp_clk_2\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503774471730 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref_cos_o_1 dual_lia_pkg.vhd(138) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(138): object \"ref_cos_o_1\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503774471730 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref_sin_o_1 dual_lia_pkg.vhd(139) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(139): object \"ref_sin_o_1\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503774471730 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref_cos_o_2 dual_lia_pkg.vhd(140) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(140): object \"ref_cos_o_2\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503774471730 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref_sin_o_2 dual_lia_pkg.vhd(141) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(141): object \"ref_sin_o_2\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503774471730 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetrequest dual_lia_pkg.vhd(160) " "Verilog HDL or VHDL warning at dual_lia_pkg.vhd(160): object \"resetrequest\" assigned a value but never read" {  } { { "DualLockins/dual_lia_pkg.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503774471731 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lia_core DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1 " "Elaborating entity \"lia_core\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\"" {  } { { "DualLockins/dual_lia_pkg.vhd" "lockin_1" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cic_y_out_valid lia_core.vhd(126) " "Verilog HDL or VHDL warning at lia_core.vhd(126): object \"cic_y_out_valid\" assigned a value but never read" {  } { { "DualLockins/lia_core.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503774471747 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q27_mixer_i_product lia_core.vhd(201) " "VHDL Process Statement warning at lia_core.vhd(201): signal \"q27_mixer_i_product\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/lia_core.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503774471748 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q27_mixer_q_product lia_core.vhd(225) " "VHDL Process Statement warning at lia_core.vhd(225): signal \"q27_mixer_q_product\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/lia_core.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503774471749 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpll DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|dpll:dpll_inst " "Elaborating entity \"dpll\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|dpll:dpll_inst\"" {  } { { "DualLockins/lia_core.vhd" "dpll_inst" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471766 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "err_phase_lead dpll.vhd(32) " "VHDL Signal Declaration warning at dpll.vhd(32): used explicit default value for signal \"err_phase_lead\" because signal was never assigned a value" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1503774471767 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|dpll:dpll_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "err_phase_lag dpll.vhd(33) " "VHDL Signal Declaration warning at dpll.vhd(33): used explicit default value for signal \"err_phase_lag\" because signal was never assigned a value" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1503774471767 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|dpll:dpll_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outwave_ttl dpll.vhd(36) " "Verilog HDL or VHDL warning at dpll.vhd(36): object \"outwave_ttl\" assigned a value but never read" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503774471767 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|dpll:dpll_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scaled_filtered_ersig dpll.vhd(46) " "VHDL Signal Declaration warning at dpll.vhd(46): used explicit default value for signal \"scaled_filtered_ersig\" because signal was never assigned a value" {  } { { "DualLockins/dpll.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1503774471767 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|dpll:dpll_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_3p DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|dpll:dpll_inst\|nco_3p:nco_inst " "Elaborating entity \"nco_3p\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|dpll:dpll_inst\|nco_3p:nco_inst\"" {  } { { "DualLockins/dpll.vhd" "nco_inst" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dpll.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471780 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HALFPI nco_3p.vhd(62) " "VHDL Signal Declaration warning at nco_3p.vhd(62): used explicit default value for signal \"HALFPI\" because signal was never assigned a value" {  } { { "DualLockins/nco_3p.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/nco_3p.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1503774471781 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|dpll:dpll_inst|nco_3p:nco_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_13x14 DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i " "Elaborating entity \"mult_13x14\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\"" {  } { { "DualLockins/lia_core.vhd" "mixer_i" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component\"" {  } { { "DualLockins/mult_13x14.vhd" "lpm_mult_component" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/mult_13x14.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component\"" {  } { { "DualLockins/mult_13x14.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/mult_13x14.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774471901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774471901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774471901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774471901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 13 " "Parameter \"lpm_widtha\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774471901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 14 " "Parameter \"lpm_widthb\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774471901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 27 " "Parameter \"lpm_widthp\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774471901 ""}  } { { "DualLockins/mult_13x14.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/mult_13x14.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503774471901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6p " "Found entity 1: mult_c6p" {  } { { "db/mult_c6p.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/mult_c6p.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774471959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774471959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_c6p DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component\|mult_c6p:auto_generated " "Elaborating entity \"mult_c6p\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|mult_13x14:mixer_i\|lpm_mult:lpm_mult_component\|mult_c6p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_filter DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|cic_filter:cic_x " "Elaborating entity \"cic_filter\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|cic_filter:cic_x\"" {  } { { "DualLockins/lia_core.vhd" "cic_x" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lia_core.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774471987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_gain_controller DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|cic_filter:cic_x\|cic_gain_controller:cic_gain_ctrl_inst " "Elaborating entity \"cic_gain_controller\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|lia_core:lockin_1\|cic_filter:cic_x\|cic_gain_controller:cic_gain_ctrl_inst\"" {  } { { "DualLockins/cic_filter.vhd" "cic_gain_ctrl_inst" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_filter.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472015 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gain cic_gain_controller.vhd(76) " "VHDL Process Statement warning at cic_gain_controller.vhd(76): signal \"gain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503774472015 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gain_s cic_gain_controller.vhd(78) " "VHDL Process Statement warning at cic_gain_controller.vhd(78): signal \"gain_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503774472016 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in cic_gain_controller.vhd(80) " "VHDL Process Statement warning at cic_gain_controller.vhd(80): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503774472016 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g cic_gain_controller.vhd(80) " "VHDL Process Statement warning at cic_gain_controller.vhd(80): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503774472016 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g cic_gain_controller.vhd(91) " "VHDL Process Statement warning at cic_gain_controller.vhd(91): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503774472017 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow cic_gain_controller.vhd(129) " "VHDL Process Statement warning at cic_gain_controller.vhd(129): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503774472021 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g cic_gain_controller.vhd(133) " "VHDL Process Statement warning at cic_gain_controller.vhd(133): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503774472022 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow cic_gain_controller.vhd(171) " "VHDL Process Statement warning at cic_gain_controller.vhd(171): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DualLockins/cic_gain_controller.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/cic_gain_controller.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1503774472027 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|lia_core:lockin_1|cic_filter:cic_x|cic_gain_controller:cic_gain_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys " "Elaborating entity \"qsys_system\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\"" {  } { { "DualLockins/dual_lia_pkg.vhd" "qsys" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_master_bfm DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|altera_avalon_mm_master_bfm:bfm_master " "Elaborating entity \"altera_avalon_mm_master_bfm\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|altera_avalon_mm_master_bfm:bfm_master\"" {  } { { "DualLockins/qsys_system/synthesis/qsys_system.vhd" "bfm_master" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/qsys_system.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472151 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_address altera_avalon_mm_master_bfm.sv(175) " "Output port \"avm_address\" at altera_avalon_mm_master_bfm.sv(175) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472153 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_byteenable altera_avalon_mm_master_bfm.sv(176) " "Output port \"avm_byteenable\" at altera_avalon_mm_master_bfm.sv(176) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472153 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_burstcount altera_avalon_mm_master_bfm.sv(177) " "Output port \"avm_burstcount\" at altera_avalon_mm_master_bfm.sv(177) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472153 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_writedata altera_avalon_mm_master_bfm.sv(180) " "Output port \"avm_writedata\" at altera_avalon_mm_master_bfm.sv(180) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472153 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_transactionid altera_avalon_mm_master_bfm.sv(185) " "Output port \"avm_transactionid\" at altera_avalon_mm_master_bfm.sv(185) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472153 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_clken altera_avalon_mm_master_bfm.sv(194) " "Output port \"avm_clken\" at altera_avalon_mm_master_bfm.sv(194) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472153 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_write altera_avalon_mm_master_bfm.sv(173) " "Output port \"avm_write\" at altera_avalon_mm_master_bfm.sv(173) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472154 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_read altera_avalon_mm_master_bfm.sv(174) " "Output port \"avm_read\" at altera_avalon_mm_master_bfm.sv(174) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472154 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_beginbursttransfer altera_avalon_mm_master_bfm.sv(178) " "Output port \"avm_beginbursttransfer\" at altera_avalon_mm_master_bfm.sv(178) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472154 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_begintransfer altera_avalon_mm_master_bfm.sv(179) " "Output port \"avm_begintransfer\" at altera_avalon_mm_master_bfm.sv(179) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472154 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_arbiterlock altera_avalon_mm_master_bfm.sv(181) " "Output port \"avm_arbiterlock\" at altera_avalon_mm_master_bfm.sv(181) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472154 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_lock altera_avalon_mm_master_bfm.sv(182) " "Output port \"avm_lock\" at altera_avalon_mm_master_bfm.sv(182) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472154 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_debugaccess altera_avalon_mm_master_bfm.sv(183) " "Output port \"avm_debugaccess\" at altera_avalon_mm_master_bfm.sv(183) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472154 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_writeresponserequest altera_avalon_mm_master_bfm.sv(188) " "Output port \"avm_writeresponserequest\" at altera_avalon_mm_master_bfm.sv(188) has no driver" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503774472154 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|altera_avalon_mm_master_bfm:bfm_master"}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_avalon_mm_master_bfm " "Entity \"altera_avalon_mm_master_bfm\" contains only dangling pins" {  } { { "DualLockins/qsys_system/synthesis/qsys_system.vhd" "bfm_master" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/qsys_system.vhd" 343 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1503774472155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_gain_controller DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_gain_controller:gain_controller " "Elaborating entity \"qsys_system_gain_controller\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_gain_controller:gain_controller\"" {  } { { "DualLockins/qsys_system/synthesis/qsys_system.vhd" "gain_controller" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/qsys_system.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_master DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master " "Elaborating entity \"qsys_system_jtag_master\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\"" {  } { { "DualLockins/qsys_system/synthesis/qsys_system.vhd" "jtag_master" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/qsys_system.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774472310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774472310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774472310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774472310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774472310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774472310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774472310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774472310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774472310 ""}  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503774472310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774472786 ""}  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503774472786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774472877 ""}  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503774472877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774472998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_master_timing_adt DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|qsys_system_jtag_master_timing_adt:timing_adt " "Elaborating entity \"qsys_system_jtag_master_timing_adt\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|qsys_system_jtag_master_timing_adt:timing_adt\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" "timing_adt" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473015 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready qsys_system_jtag_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at qsys_system_jtag_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_timing_adt.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503774473016 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|qsys_system_jtag_master:jtag_master|qsys_system_jtag_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" "fifo" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" "b2p" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" "p2b" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" "transacto" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_master_b2p_adapter DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|qsys_system_jtag_master_b2p_adapter:b2p_adapter " "Elaborating entity \"qsys_system_jtag_master_b2p_adapter\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|qsys_system_jtag_master_b2p_adapter:b2p_adapter\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" "b2p_adapter" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel qsys_system_jtag_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at qsys_system_jtag_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_b2p_adapter.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503774473202 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|qsys_system_jtag_master:jtag_master|qsys_system_jtag_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 qsys_system_jtag_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at qsys_system_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_b2p_adapter.sv" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503774473203 "|DE2115_DualLockins_top|DE2115_DualLockins_system:DE2115_DualLockins_system_inst|dual_lia_pkg:dual_lia_inst|qsys_system:qsys|qsys_system_jtag_master:jtag_master|qsys_system_jtag_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_master_p2b_adapter DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|qsys_system_jtag_master_p2b_adapter:p2b_adapter " "Elaborating entity \"qsys_system_jtag_master_p2b_adapter\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|qsys_system_jtag_master_p2b_adapter:p2b_adapter\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" "p2b_adapter" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" "rst_controller" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_jtag_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nco_freq_control_1 DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_nco_freq_control_1:nco_freq_control_1 " "Elaborating entity \"qsys_system_nco_freq_control_1\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_nco_freq_control_1:nco_freq_control_1\"" {  } { { "DualLockins/qsys_system/synthesis/qsys_system.vhd" "nco_freq_control_1" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/qsys_system.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nco_freq_control_2 DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_nco_freq_control_2:nco_freq_control_2 " "Elaborating entity \"qsys_system_nco_freq_control_2\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_nco_freq_control_2:nco_freq_control_2\"" {  } { { "DualLockins/qsys_system/synthesis/qsys_system.vhd" "nco_freq_control_2" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/qsys_system.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_onchip_ram DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_onchip_ram:onchip_ram " "Elaborating entity \"qsys_system_onchip_ram\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_onchip_ram:onchip_ram\"" {  } { { "DualLockins/qsys_system/synthesis/qsys_system.vhd" "onchip_ram" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/qsys_system.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_onchip_ram.v" "the_altsyncram" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_onchip_ram.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_onchip_ram.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_onchip_ram.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774473417 ""}  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_onchip_ram.v" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_onchip_ram.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503774473417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0891 " "Found entity 1: altsyncram_0891" {  } { { "db/altsyncram_0891.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/altsyncram_0891.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774473484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774473484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0891 DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_0891:auto_generated " "Elaborating entity \"altsyncram_0891\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_0891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0 DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_system_mm_interconnect_0\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DualLockins/qsys_system/synthesis/qsys_system.vhd" "mm_interconnect_0" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/qsys_system.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bfm_master_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bfm_master_m0_translator\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "bfm_master_m0_translator" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "jtag_master_master_translator" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nco_freq_control_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nco_freq_control_1_s1_translator\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nco_freq_control_1_s1_translator" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bfm_master_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bfm_master_m0_agent\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "bfm_master_m0_agent" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "jtag_master_master_agent" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nco_freq_control_1_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nco_freq_control_1_s1_agent\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nco_freq_control_1_s1_agent" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nco_freq_control_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nco_freq_control_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774473986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nco_freq_control_1_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nco_freq_control_1_s1_agent_rsp_fifo\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nco_freq_control_1_s1_agent_rsp_fifo" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router " "Elaborating entity \"qsys_system_mm_interconnect_0_router\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_default_decode DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_default_decode\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002 DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_002" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002_default_decode DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:bfm_master_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:bfm_master_m0_limiter\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "bfm_master_m0_limiter" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\|altera_reset_controller:rst_controller\"" {  } { { "DualLockins/qsys_system/synthesis/qsys_system.vhd" "rst_controller" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/qsys_system/synthesis/qsys_system.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines " "Elaborating entity \"lpm_add\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\"" {  } { { "DualLockins/DE2115_DualLockins_system.vhd" "sum_cosines" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/DE2115_DualLockins_system.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "DualLockins/lpm_add.vhd" "LPM_ADD_SUB_component" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lpm_add.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "DualLockins/lpm_add.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lpm_add.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774474888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774474888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774474888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774474888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503774474888 ""}  } { { "DualLockins/lpm_add.vhd" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/lpm_add.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503774474888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bqh " "Found entity 1: add_sub_bqh" {  } { { "db/add_sub_bqh.tdf" "" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/db/add_sub_bqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503774474942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774474942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bqh DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bqh:auto_generated " "Elaborating entity \"add_sub_bqh\" for hierarchy \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|lpm_add:sum_cosines\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503774474943 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "gain_ctrl_export DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys 6 5 " "Actual width (6) of port \"gain_ctrl_export\" on instance \"DE2115_DualLockins_system:DE2115_DualLockins_system_inst\|dual_lia_pkg:dual_lia_inst\|qsys_system:qsys\" is not compatible with the formal port width (5) declared by the instantiated entity" {  } { { "DualLockins/dual_lia_pkg.vhd" "qsys" { Text "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/DualLockins/dual_lia_pkg.vhd" 253 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1503774477896 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1503774477950 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/output_files/DE2115_DualLockins.map.smsg " "Generated suppressed messages file C:/altera_lite/16.0/QIIprojects/DE2115_ MultiLockins/output_files/DE2115_DualLockins.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774478635 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 60 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503774479868 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 26 14:07:59 2017 " "Processing ended: Sat Aug 26 14:07:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503774479868 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503774479868 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503774479868 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503774479868 ""}
