# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../CPU_START_FROM_0.srcs/sim_1/imports/simple_import/file.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
