Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 16 16:57:28 2021
| Host         : DESKTOP-FR9G8EQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SevenSegments2digits_timing_summary_routed.rpt -pb SevenSegments2digits_timing_summary_routed.pb -rpx SevenSegments2digits_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegments2digits
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.316        0.000                      0                  150        0.176        0.000                      0                  150        3.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.316        0.000                      0                  150        0.176        0.000                      0                  150        3.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.730ns (41.244%)  route 2.465ns (58.756%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.748     5.417    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  count_reg[15]/Q
                         net (fo=2, routed)           0.586     6.459    count_reg[15]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  count[0]_i_21/O
                         net (fo=1, routed)           0.000     6.583    count[0]_i_21_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.133    count_reg[0]_i_8_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.247    count_reg[0]_i_5_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.404 f  count_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.607     8.011    ltOp
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.329     8.340 r  count[0]_i_1/O
                         net (fo=39, routed)          1.271     9.611    count[0]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.571    12.963    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.428    13.392    
                         clock uncertainty           -0.035    13.356    
    SLICE_X37Y33         FDRE (Setup_fdre_C_R)       -0.429    12.927    count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.730ns (41.244%)  route 2.465ns (58.756%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.748     5.417    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  count_reg[15]/Q
                         net (fo=2, routed)           0.586     6.459    count_reg[15]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  count[0]_i_21/O
                         net (fo=1, routed)           0.000     6.583    count[0]_i_21_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.133    count_reg[0]_i_8_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.247    count_reg[0]_i_5_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.404 f  count_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.607     8.011    ltOp
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.329     8.340 r  count[0]_i_1/O
                         net (fo=39, routed)          1.271     9.611    count[0]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.571    12.963    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.428    13.392    
                         clock uncertainty           -0.035    13.356    
    SLICE_X37Y33         FDRE (Setup_fdre_C_R)       -0.429    12.927    count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.730ns (41.244%)  route 2.465ns (58.756%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.748     5.417    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  count_reg[15]/Q
                         net (fo=2, routed)           0.586     6.459    count_reg[15]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  count[0]_i_21/O
                         net (fo=1, routed)           0.000     6.583    count[0]_i_21_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.133    count_reg[0]_i_8_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.247    count_reg[0]_i_5_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.404 f  count_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.607     8.011    ltOp
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.329     8.340 r  count[0]_i_1/O
                         net (fo=39, routed)          1.271     9.611    count[0]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.571    12.963    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.428    13.392    
                         clock uncertainty           -0.035    13.356    
    SLICE_X37Y33         FDRE (Setup_fdre_C_R)       -0.429    12.927    count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.730ns (41.244%)  route 2.465ns (58.756%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.748     5.417    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  count_reg[15]/Q
                         net (fo=2, routed)           0.586     6.459    count_reg[15]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  count[0]_i_21/O
                         net (fo=1, routed)           0.000     6.583    count[0]_i_21_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.133    count_reg[0]_i_8_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.247    count_reg[0]_i_5_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.404 f  count_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.607     8.011    ltOp
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.329     8.340 r  count[0]_i_1/O
                         net (fo=39, routed)          1.271     9.611    count[0]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.571    12.963    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.428    13.392    
                         clock uncertainty           -0.035    13.356    
    SLICE_X37Y33         FDRE (Setup_fdre_C_R)       -0.429    12.927    count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.730ns (42.266%)  route 2.363ns (57.734%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.748     5.417    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  count_reg[15]/Q
                         net (fo=2, routed)           0.586     6.459    count_reg[15]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  count[0]_i_21/O
                         net (fo=1, routed)           0.000     6.583    count[0]_i_21_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.133    count_reg[0]_i_8_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.247    count_reg[0]_i_5_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.404 f  count_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.607     8.011    ltOp
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.329     8.340 r  count[0]_i_1/O
                         net (fo=39, routed)          1.169     9.510    count[0]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.573    12.965    clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.428    13.394    
                         clock uncertainty           -0.035    13.358    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429    12.929    count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.730ns (42.266%)  route 2.363ns (57.734%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.748     5.417    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  count_reg[15]/Q
                         net (fo=2, routed)           0.586     6.459    count_reg[15]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  count[0]_i_21/O
                         net (fo=1, routed)           0.000     6.583    count[0]_i_21_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.133    count_reg[0]_i_8_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.247    count_reg[0]_i_5_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.404 f  count_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.607     8.011    ltOp
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.329     8.340 r  count[0]_i_1/O
                         net (fo=39, routed)          1.169     9.510    count[0]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.573    12.965    clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.428    13.394    
                         clock uncertainty           -0.035    13.358    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429    12.929    count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.730ns (42.266%)  route 2.363ns (57.734%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.748     5.417    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  count_reg[15]/Q
                         net (fo=2, routed)           0.586     6.459    count_reg[15]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  count[0]_i_21/O
                         net (fo=1, routed)           0.000     6.583    count[0]_i_21_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.133    count_reg[0]_i_8_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.247    count_reg[0]_i_5_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.404 f  count_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.607     8.011    ltOp
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.329     8.340 r  count[0]_i_1/O
                         net (fo=39, routed)          1.169     9.510    count[0]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.573    12.965    clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.428    13.394    
                         clock uncertainty           -0.035    13.358    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429    12.929    count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.730ns (42.266%)  route 2.363ns (57.734%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.748     5.417    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  count_reg[15]/Q
                         net (fo=2, routed)           0.586     6.459    count_reg[15]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  count[0]_i_21/O
                         net (fo=1, routed)           0.000     6.583    count[0]_i_21_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.133    count_reg[0]_i_8_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.247    count_reg[0]_i_5_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.404 f  count_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.607     8.011    ltOp
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.329     8.340 r  count[0]_i_1/O
                         net (fo=39, routed)          1.169     9.510    count[0]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.573    12.965    clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.428    13.394    
                         clock uncertainty           -0.035    13.358    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429    12.929    count_reg[19]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.616ns (39.593%)  route 2.466ns (60.407%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.750     5.419    clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[23]/Q
                         net (fo=3, routed)           0.679     6.554    count_reg[23]
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.678 r  count[0]_i_15/O
                         net (fo=1, routed)           0.000     6.678    count[0]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.228    count_reg[0]_i_5_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.385 f  count_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.607     7.992    ltOp
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.329     8.321 r  count[0]_i_1/O
                         net (fo=39, routed)          1.179     9.500    count[0]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.572    12.964    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  count_reg[12]/C
                         clock pessimism              0.428    13.393    
                         clock uncertainty           -0.035    13.357    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429    12.928    count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.616ns (39.593%)  route 2.466ns (60.407%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.750     5.419    clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  count_reg[23]/Q
                         net (fo=3, routed)           0.679     6.554    count_reg[23]
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.678 r  count[0]_i_15/O
                         net (fo=1, routed)           0.000     6.678    count[0]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.228    count_reg[0]_i_5_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.385 f  count_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.607     7.992    ltOp
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.329     8.321 r  count[0]_i_1/O
                         net (fo=39, routed)          1.179     9.500    count[0]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.572    12.964    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.428    13.393    
                         clock uncertainty           -0.035    13.357    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429    12.928    count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  3.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SevenSeg_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SevenSeg_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.035%)  route 0.124ns (39.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  SevenSeg_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  SevenSeg_Count_reg[1]/Q
                         net (fo=19, routed)          0.124     1.766    SevenSeg_Count_reg[1]
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  SevenSeg_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.811    p_0_in[5]
    SLICE_X38Y37         FDRE                                         r  SevenSeg_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  SevenSeg_Count_reg[5]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.121     1.635    SevenSeg_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SevenSeg_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SevenSeg_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  SevenSeg_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  SevenSeg_Count_reg[0]/Q
                         net (fo=14, routed)          0.135     1.777    SevenSeg_Count_reg[0]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  SevenSeg_Count[6]_i_2/O
                         net (fo=1, routed)           0.000     1.822    p_0_in[6]
    SLICE_X38Y37         FDRE                                         r  SevenSeg_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  SevenSeg_Count_reg[6]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.120     1.634    SevenSeg_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.498    clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.747    count_reg_n_0_[7]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    count_reg[4]_i_1_n_4
    SLICE_X37Y32         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     2.012    clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.105     1.603    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.497    clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.746    count_reg_n_0_[3]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.854    count_reg[0]_i_2_n_4
    SLICE_X37Y31         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.852     2.011    clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.105     1.602    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.499    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.748    count_reg_n_0_[11]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    count_reg[8]_i_1_n_4
    SLICE_X37Y33         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.854     2.013    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105     1.604    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.498    clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.744    count_reg_n_0_[4]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.859    count_reg[4]_i_1_n_7
    SLICE_X37Y32         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     2.012    clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.105     1.603    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.499    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.745    count_reg_n_0_[8]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    count_reg[8]_i_1_n_7
    SLICE_X37Y33         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.854     2.013    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105     1.604    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.498    clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  count_reg[6]/Q
                         net (fo=1, routed)           0.109     1.749    count_reg_n_0_[6]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    count_reg[4]_i_1_n_5
    SLICE_X37Y32         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     2.012    clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.105     1.603    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.497    clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.748    count_reg_n_0_[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.859    count_reg[0]_i_2_n_5
    SLICE_X37Y31         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.852     2.011    clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.105     1.602    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.499    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.750    count_reg_n_0_[10]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    count_reg[8]_i_1_n_5
    SLICE_X37Y33         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.854     2.013    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105     1.604    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y37    SevenSeg_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y37    SevenSeg_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y37    SevenSeg_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y38    SevenSeg_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y38    SevenSeg_Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y37    SevenSeg_Count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y37    SevenSeg_Count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y38    clk_out_7seg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y38    count_7seg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y33    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y33    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y33    count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y33    count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y37    SevenSeg_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y37    SevenSeg_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y37    SevenSeg_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    SevenSeg_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    SevenSeg_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y37    SevenSeg_Count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y37    SevenSeg_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y37    SevenSeg_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y37    SevenSeg_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    SevenSeg_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    SevenSeg_Count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y37    SevenSeg_Count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y37    SevenSeg_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    clk_out_7seg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    count_7seg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    count_7seg_reg[10]/C



