TITLE           Shift Register: 8-bit, left/right, async-clear, loadable
PATTERN         vmh
REVISION        5.0.0
AUTHOR          Patrick Phung
COMPANY         Xilinx EPLD
DATE            7/30/93

CHIP            SR8CLED  COMPONENT
 
;Inputs
d0 d1 d2 d3 d4 d5 d6 d7 sli sri l left ce c clr

; d[7:0]        parallel-load data
; sli           shift-left serial input
; sri           shift-right serial input
; l             parallel-load enable
; left          shift direction: 1=left, 0=right
; ce            shift clock enable
; c             clock (optional FastCLK)
; clr           async clear
 
;Outputs
q0 q1 q2 q3 q4 q5 q6 q7

; q[7:0]        counter output

EQUATIONS 

q7      := left*ce*/l*q6
         + /left*ce*/l*sri
         + /ce*/l*q7 
         + l*d7 
q7.clkf  = c
q7.rstf  = clr

q6      := left*ce*/l*q5
         + /left*ce*/l*q7
         + /ce*/l*q6 
         + l*d6 
q6.clkf  = c
q6.rstf  = clr

q5      := left*ce*/l*q4
         + /left*ce*/l*q6
         + /ce*/l*q5 
         + l*d5 
q5.clkf  = c
q5.rstf  = clr

q4      := left*ce*/l*q3
         + /left*ce*/l*q5
         + /ce*/l*q4 
         + l*d4 
q4.clkf  = c
q4.rstf  = clr

q3      := left*ce*/l*q2
         + /left*ce*/l*q4
         + /ce*/l*q3 
         + l*d3 
q3.clkf  = c
q3.rstf  = clr

q2      := left*ce*/l*q1
         + /left*ce*/l*q3
         + /ce*/l*q2 
         + l*d2 
q2.clkf  = c
q2.rstf  = clr

q1      := left*ce*/l*q0
         + /left*ce*/l*q2
         + /ce*/l*q1 
         + l*d1 
q1.clkf  = c
q1.rstf  = clr

q0      := left*ce*/l*sli
         + /left*ce*/l*q1
         + /ce*/l*q0 
         + l*d0 
q0.clkf  = c
q0.rstf  = clr
