<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p211" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_211{left:542px;bottom:1140px;letter-spacing:-0.15px;}
#t2_211{left:575px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t3_211{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4_211{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t5_211{left:120px;bottom:999px;letter-spacing:-0.16px;}
#t6_211{left:206px;bottom:999px;letter-spacing:-0.1px;}
#t7_211{left:259px;bottom:999px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t8_211{left:259px;bottom:982px;letter-spacing:-0.25px;}
#t9_211{left:297px;bottom:979px;letter-spacing:0.09px;}
#ta_211{left:322px;bottom:982px;letter-spacing:-0.07px;}
#tb_211{left:337px;bottom:982px;letter-spacing:-0.25px;}
#tc_211{left:375px;bottom:979px;letter-spacing:0.14px;}
#td_211{left:400px;bottom:982px;letter-spacing:-0.1px;word-spacing:-0.16px;}
#te_211{left:259px;bottom:962px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tf_211{left:259px;bottom:945px;letter-spacing:-0.1px;word-spacing:-0.37px;}
#tg_211{left:259px;bottom:929px;letter-spacing:-0.1px;word-spacing:-0.23px;}
#th_211{left:352px;bottom:929px;letter-spacing:-0.25px;}
#ti_211{left:391px;bottom:925px;letter-spacing:0.14px;}
#tj_211{left:416px;bottom:929px;letter-spacing:-0.1px;}
#tk_211{left:439px;bottom:929px;letter-spacing:-0.25px;}
#tl_211{left:477px;bottom:925px;letter-spacing:0.14px;}
#tm_211{left:502px;bottom:929px;letter-spacing:-0.09px;word-spacing:-0.28px;}
#tn_211{left:259px;bottom:908px;letter-spacing:-0.1px;}
#to_211{left:259px;bottom:892px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tp_211{left:259px;bottom:875px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#tq_211{left:259px;bottom:858px;letter-spacing:-0.1px;word-spacing:-0.44px;}
#tr_211{left:259px;bottom:841px;letter-spacing:-0.1px;word-spacing:0.03px;}
#ts_211{left:501px;bottom:841px;letter-spacing:-0.17px;}
#tt_211{left:259px;bottom:824px;letter-spacing:-0.32px;}
#tu_211{left:333px;bottom:824px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tv_211{left:259px;bottom:808px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tw_211{left:259px;bottom:791px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tx_211{left:423px;bottom:791px;letter-spacing:-0.25px;}
#ty_211{left:462px;bottom:788px;letter-spacing:0.09px;}
#tz_211{left:487px;bottom:791px;letter-spacing:-0.11px;}
#t10_211{left:510px;bottom:791px;letter-spacing:-0.25px;}
#t11_211{left:548px;bottom:788px;letter-spacing:0.14px;}
#t12_211{left:259px;bottom:771px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t13_211{left:259px;bottom:754px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_211{left:259px;bottom:737px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t15_211{left:259px;bottom:720px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t16_211{left:606px;bottom:999px;letter-spacing:-0.19px;}
#t17_211{left:665px;bottom:999px;letter-spacing:-0.12px;}
#t18_211{left:741px;bottom:999px;letter-spacing:-0.1px;word-spacing:-0.78px;}
#t19_211{left:757px;bottom:982px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t1a_211{left:755px;bottom:965px;letter-spacing:-0.13px;}
#t1b_211{left:115px;bottom:696px;letter-spacing:-0.15px;}
#t1c_211{left:206px;bottom:696px;letter-spacing:-0.13px;}
#t1d_211{left:259px;bottom:696px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1e_211{left:259px;bottom:679px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1f_211{left:614px;bottom:696px;}
#t1g_211{left:665px;bottom:696px;letter-spacing:-0.12px;}
#t1h_211{left:766px;bottom:696px;letter-spacing:-0.12px;}
#t1i_211{left:108px;bottom:567px;letter-spacing:-0.11px;}
#t1j_211{left:196px;bottom:567px;letter-spacing:-0.12px;}
#t1k_211{left:259px;bottom:567px;letter-spacing:-0.1px;}
#t1l_211{left:259px;bottom:372px;letter-spacing:-0.1px;word-spacing:-0.39px;}
#t1m_211{left:259px;bottom:355px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1n_211{left:259px;bottom:338px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1o_211{left:259px;bottom:321px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1p_211{left:259px;bottom:305px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1q_211{left:259px;bottom:288px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1r_211{left:310px;bottom:288px;letter-spacing:-0.13px;}
#t1s_211{left:357px;bottom:285px;letter-spacing:0.11px;}
#t1t_211{left:388px;bottom:288px;letter-spacing:-0.12px;}
#t1u_211{left:259px;bottom:268px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1v_211{left:259px;bottom:251px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1w_211{left:259px;bottom:234px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1x_211{left:356px;bottom:234px;letter-spacing:-0.14px;}
#t1y_211{left:404px;bottom:231px;letter-spacing:0.12px;}
#t1z_211{left:434px;bottom:234px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#t20_211{left:259px;bottom:214px;letter-spacing:-0.11px;}
#t21_211{left:502px;bottom:214px;letter-spacing:-0.14px;}
#t22_211{left:536px;bottom:214px;letter-spacing:-0.08px;}
#t23_211{left:259px;bottom:197px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t24_211{left:614px;bottom:567px;}
#t25_211{left:665px;bottom:567px;letter-spacing:-0.12px;}
#t26_211{left:766px;bottom:567px;letter-spacing:-0.13px;}
#t27_211{left:258px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.05px;}
#t28_211{left:591px;bottom:1083px;letter-spacing:0.14px;}
#t29_211{left:152px;bottom:1054px;letter-spacing:-0.12px;}
#t2a_211{left:382px;bottom:1027px;letter-spacing:-0.14px;}
#t2b_211{left:598px;bottom:1043px;letter-spacing:-0.1px;word-spacing:-0.06px;}
#t2c_211{left:602px;bottom:1027px;letter-spacing:-0.18px;}
#t2d_211{left:676px;bottom:1043px;letter-spacing:-0.12px;}
#t2e_211{left:678px;bottom:1027px;letter-spacing:-0.27px;}
#t2f_211{left:752px;bottom:1027px;letter-spacing:-0.16px;}
#t2g_211{left:112px;bottom:1027px;letter-spacing:-0.21px;}
#t2h_211{left:200px;bottom:1027px;letter-spacing:-0.24px;}
#t2i_211{left:285px;bottom:654px;letter-spacing:0.11px;}
#t2j_211{left:438px;bottom:654px;letter-spacing:0.11px;}
#t2k_211{left:306px;bottom:633px;}
#t2l_211{left:354px;bottom:633px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2m_211{left:306px;bottom:611px;}
#t2n_211{left:354px;bottom:611px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2o_211{left:296px;bottom:544px;letter-spacing:0.13px;}
#t2p_211{left:344px;bottom:544px;letter-spacing:0.16px;}
#t2q_211{left:474px;bottom:544px;letter-spacing:0.12px;}
#t2r_211{left:298px;bottom:523px;letter-spacing:0.1px;}
#t2s_211{left:352px;bottom:523px;letter-spacing:0.12px;}
#t2t_211{left:392px;bottom:523px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t2u_211{left:298px;bottom:501px;letter-spacing:0.1px;}
#t2v_211{left:352px;bottom:501px;letter-spacing:0.12px;}
#t2w_211{left:392px;bottom:501px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t2x_211{left:298px;bottom:480px;letter-spacing:0.1px;}
#t2y_211{left:352px;bottom:480px;letter-spacing:0.12px;}
#t2z_211{left:392px;bottom:480px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t30_211{left:298px;bottom:458px;letter-spacing:0.1px;}
#t31_211{left:352px;bottom:458px;letter-spacing:0.12px;}
#t32_211{left:392px;bottom:458px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t33_211{left:298px;bottom:437px;letter-spacing:-0.32px;}
#t34_211{left:352px;bottom:437px;letter-spacing:0.12px;}
#t35_211{left:392px;bottom:437px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t36_211{left:298px;bottom:416px;letter-spacing:0.1px;}
#t37_211{left:352px;bottom:416px;letter-spacing:0.12px;}
#t38_211{left:392px;bottom:416px;letter-spacing:0.1px;word-spacing:-0.04px;}

.s1_211{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_211{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_211{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_211{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s5_211{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s6_211{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_211{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s8_211{font-size:12px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s9_211{font-size:12px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.sa_211{font-size:12px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts211" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg211Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg211" style="-webkit-user-select: none;"><object width="935" height="1210" data="211/211.svg" type="image/svg+xml" id="pdf211" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_211" class="t s1_211">9.36 </span><span id="t2_211" class="t s1_211">Cause Register (CP0 Register 13, Select 0) </span>
<span id="t3_211" class="t s2_211">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span><span id="t4_211" class="t s2_211">211 </span>
<span id="t5_211" class="t s3_211">WP </span><span id="t6_211" class="t s3_211">22 </span><span id="t7_211" class="t s3_211">Indicates that a watch exception was deferred because </span>
<span id="t8_211" class="t s4_211">Status </span>
<span id="t9_211" class="t s5_211">EXL </span>
<span id="ta_211" class="t s3_211">or </span><span id="tb_211" class="t s4_211">Status </span>
<span id="tc_211" class="t s5_211">ERL </span>
<span id="td_211" class="t s3_211">were a one at the time the watch </span>
<span id="te_211" class="t s3_211">exception was detected. This bit both indicates that the </span>
<span id="tf_211" class="t s3_211">watch exception was deferred, and causes the exception to </span>
<span id="tg_211" class="t s3_211">be initiated once </span><span id="th_211" class="t s4_211">Status </span>
<span id="ti_211" class="t s5_211">EXL </span>
<span id="tj_211" class="t s3_211">and </span><span id="tk_211" class="t s4_211">Status </span>
<span id="tl_211" class="t s5_211">ERL </span>
<span id="tm_211" class="t s3_211">are both zero. </span>
<span id="tn_211" class="t s3_211">As such, software must clear this bit as part of the watch </span>
<span id="to_211" class="t s3_211">exception handler to prevent a watch exception loop. </span>
<span id="tp_211" class="t s3_211">For Pre-Release 6, software should not write a 1 to this bit </span>
<span id="tq_211" class="t s3_211">when its value is a 0, thereby causing a 0-to-1 transition. If </span>
<span id="tr_211" class="t s3_211">such a transition is caused by software, it is </span><span id="ts_211" class="t s6_211">UNPRE- </span>
<span id="tt_211" class="t s6_211">DICTABLE </span><span id="tu_211" class="t s3_211">whether hardware ignores the write, accepts </span>
<span id="tv_211" class="t s3_211">the write with no side effects, or accepts the write and ini- </span>
<span id="tw_211" class="t s3_211">tiates a watch exception once </span><span id="tx_211" class="t s4_211">Status </span>
<span id="ty_211" class="t s5_211">EXL </span>
<span id="tz_211" class="t s3_211">and </span><span id="t10_211" class="t s4_211">Status </span>
<span id="t11_211" class="t s5_211">ERL </span>
<span id="t12_211" class="t s3_211">are both zero. </span>
<span id="t13_211" class="t s3_211">For Release 6, hardware ignores a write of 1. </span>
<span id="t14_211" class="t s3_211">If watch registers are not implemented, this bit must be </span>
<span id="t15_211" class="t s3_211">ignored on write and read as zero. </span>
<span id="t16_211" class="t s3_211">R/W </span><span id="t17_211" class="t s3_211">Undefined </span><span id="t18_211" class="t s3_211">Required if watch </span>
<span id="t19_211" class="t s3_211">registers are </span>
<span id="t1a_211" class="t s3_211">implemented </span>
<span id="t1b_211" class="t s3_211">FDCI </span><span id="t1c_211" class="t s3_211">21 </span><span id="t1d_211" class="t s3_211">Fast Debug Channel Interrupt. This bit denotes whether a </span>
<span id="t1e_211" class="t s3_211">FDC interrupt is pending: </span>
<span id="t1f_211" class="t s3_211">R </span><span id="t1g_211" class="t s3_211">Undefined </span><span id="t1h_211" class="t s3_211">Required </span>
<span id="t1i_211" class="t s3_211">IP7..IP2 </span><span id="t1j_211" class="t s3_211">15..10 </span><span id="t1k_211" class="t s3_211">Indicates an interrupt is pending: </span>
<span id="t1l_211" class="t s3_211">In implementations of Release 1 of the Architecture, timer </span>
<span id="t1m_211" class="t s3_211">and performance-counter interrupts are combined in an </span>
<span id="t1n_211" class="t s3_211">implementation-dependent way with hardware interrupt 5. </span>
<span id="t1o_211" class="t s3_211">In implementations of Release 2 of the Architecture (and </span>
<span id="t1p_211" class="t s3_211">subsequent releases) in which EIC interrupt mode is not </span>
<span id="t1q_211" class="t s3_211">enabled (</span><span id="t1r_211" class="t s4_211">Config3 </span>
<span id="t1s_211" class="t s5_211">VEIC </span>
<span id="t1t_211" class="t s3_211">= 0), timer and performance coun- </span>
<span id="t1u_211" class="t s3_211">ter interrupts are combined in an implementation-depen- </span>
<span id="t1v_211" class="t s3_211">dent way with any hardware interrupt. If EIC interrupt </span>
<span id="t1w_211" class="t s3_211">mode is enabled (</span><span id="t1x_211" class="t s4_211">Config3 </span>
<span id="t1y_211" class="t s5_211">VEIC </span>
<span id="t1z_211" class="t s3_211">= 1), these bits take on a </span>
<span id="t20_211" class="t s3_211">different meaning and are interpreted as the </span><span id="t21_211" class="t s4_211">RIPL </span><span id="t22_211" class="t s3_211">field, </span>
<span id="t23_211" class="t s3_211">described below. </span>
<span id="t24_211" class="t s3_211">R </span><span id="t25_211" class="t s3_211">Undefined </span><span id="t26_211" class="t s3_211">Required </span>
<span id="t27_211" class="t s7_211">Table 9.52 Cause Register Field Descriptions </span><span id="t28_211" class="t s7_211">(Continued) </span>
<span id="t29_211" class="t s1_211">Fields </span>
<span id="t2a_211" class="t s1_211">Description </span>
<span id="t2b_211" class="t s1_211">Read / </span>
<span id="t2c_211" class="t s1_211">Write </span>
<span id="t2d_211" class="t s1_211">Reset </span>
<span id="t2e_211" class="t s1_211">State </span><span id="t2f_211" class="t s1_211">Compliance </span><span id="t2g_211" class="t s1_211">Name </span><span id="t2h_211" class="t s1_211">Bits </span>
<span id="t2i_211" class="t s8_211">Encoding </span><span id="t2j_211" class="t s8_211">Meaning </span>
<span id="t2k_211" class="t s3_211">0 </span><span id="t2l_211" class="t s3_211">No FDC interrupt is pending </span>
<span id="t2m_211" class="t s3_211">1 </span><span id="t2n_211" class="t s3_211">FDC interrupt is pending </span>
<span id="t2o_211" class="t s9_211">Bit </span><span id="t2p_211" class="t s9_211">Name </span><span id="t2q_211" class="t s9_211">Meaning </span>
<span id="t2r_211" class="t sa_211">15 </span><span id="t2s_211" class="t sa_211">IP7 </span><span id="t2t_211" class="t sa_211">Hardware interrupt 5 </span>
<span id="t2u_211" class="t sa_211">14 </span><span id="t2v_211" class="t sa_211">IP6 </span><span id="t2w_211" class="t sa_211">Hardware interrupt 4 </span>
<span id="t2x_211" class="t sa_211">13 </span><span id="t2y_211" class="t sa_211">IP5 </span><span id="t2z_211" class="t sa_211">Hardware interrupt 3 </span>
<span id="t30_211" class="t sa_211">12 </span><span id="t31_211" class="t sa_211">IP4 </span><span id="t32_211" class="t sa_211">Hardware interrupt 2 </span>
<span id="t33_211" class="t sa_211">11 </span><span id="t34_211" class="t sa_211">IP3 </span><span id="t35_211" class="t sa_211">Hardware interrupt 1 </span>
<span id="t36_211" class="t sa_211">10 </span><span id="t37_211" class="t sa_211">IP2 </span><span id="t38_211" class="t sa_211">Hardware interrupt 0 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
