<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smartlock: FGPIO Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smartlock
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">FGPIO Register Masks<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_g_p_i_o___peripheral___access___layer.html">FGPIO Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PDOR - Port Data Output Register</h2></td></tr>
<tr class="memitem:ga36d3575737128f82053b0b713c2ba12c"><td class="memItemLeft" align="right" valign="top"><a id="ga36d3575737128f82053b0b713c2ba12c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PDOR_PDO_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga36d3575737128f82053b0b713c2ba12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47066e363d078fd698fccc3e2717b7e"><td class="memItemLeft" align="right" valign="top"><a id="gac47066e363d078fd698fccc3e2717b7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PDOR_PDO_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac47066e363d078fd698fccc3e2717b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab743986cbbf8fdbf9ed322104e413d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#gafab743986cbbf8fdbf9ed322104e413d">FGPIO_PDOR_PDO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDOR_PDO_SHIFT)) &amp; FGPIO_PDOR_PDO_MASK)</td></tr>
<tr class="separator:gafab743986cbbf8fdbf9ed322104e413d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2a8274691295293b3cabfe86089801"><td class="memItemLeft" align="right" valign="top"><a id="gafd2a8274691295293b3cabfe86089801"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PDOR_PDO_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gafd2a8274691295293b3cabfe86089801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495b5f1e63de863534ce0c5f25f137ab"><td class="memItemLeft" align="right" valign="top"><a id="ga495b5f1e63de863534ce0c5f25f137ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PDOR_PDO_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga495b5f1e63de863534ce0c5f25f137ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4071beeff4d9b5c200686972dd52d855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#ga4071beeff4d9b5c200686972dd52d855">GPIO_PDOR_PDO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDOR_PDO_SHIFT)) &amp; GPIO_PDOR_PDO_MASK)</td></tr>
<tr class="separator:ga4071beeff4d9b5c200686972dd52d855"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PSOR - Port Set Output Register</h2></td></tr>
<tr class="memitem:gae9ca2771800b24b305bfa09312e2ee3e"><td class="memItemLeft" align="right" valign="top"><a id="gae9ca2771800b24b305bfa09312e2ee3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PSOR_PTSO_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gae9ca2771800b24b305bfa09312e2ee3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a5cd9350700e90d57dfc2d6b27f9184"><td class="memItemLeft" align="right" valign="top"><a id="ga8a5cd9350700e90d57dfc2d6b27f9184"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PSOR_PTSO_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8a5cd9350700e90d57dfc2d6b27f9184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91ddcf26e7cb532e95e1aadef87b8a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#gab91ddcf26e7cb532e95e1aadef87b8a9">FGPIO_PSOR_PTSO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PSOR_PTSO_SHIFT)) &amp; FGPIO_PSOR_PTSO_MASK)</td></tr>
<tr class="separator:gab91ddcf26e7cb532e95e1aadef87b8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a48e38ef70ff1ba3bbcbf31b891da4"><td class="memItemLeft" align="right" valign="top"><a id="gaa8a48e38ef70ff1ba3bbcbf31b891da4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PSOR_PTSO_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gaa8a48e38ef70ff1ba3bbcbf31b891da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a962b85e07477e26afe639c7ca478cb"><td class="memItemLeft" align="right" valign="top"><a id="ga5a962b85e07477e26afe639c7ca478cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PSOR_PTSO_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5a962b85e07477e26afe639c7ca478cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b16f5841a5c5f20311eafc574f814e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#ga6b16f5841a5c5f20311eafc574f814e4">GPIO_PSOR_PTSO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PSOR_PTSO_SHIFT)) &amp; GPIO_PSOR_PTSO_MASK)</td></tr>
<tr class="separator:ga6b16f5841a5c5f20311eafc574f814e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PCOR - Port Clear Output Register</h2></td></tr>
<tr class="memitem:ga07265e812fba9f953394d6e9dfe82aab"><td class="memItemLeft" align="right" valign="top"><a id="ga07265e812fba9f953394d6e9dfe82aab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PCOR_PTCO_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga07265e812fba9f953394d6e9dfe82aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72cbc41d1494dfea7662eede74ee2a1"><td class="memItemLeft" align="right" valign="top"><a id="gaa72cbc41d1494dfea7662eede74ee2a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PCOR_PTCO_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa72cbc41d1494dfea7662eede74ee2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6a01871116d6b24b154bd78ff62963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#ga3e6a01871116d6b24b154bd78ff62963">FGPIO_PCOR_PTCO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PCOR_PTCO_SHIFT)) &amp; FGPIO_PCOR_PTCO_MASK)</td></tr>
<tr class="separator:ga3e6a01871116d6b24b154bd78ff62963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8378768ee61ea2c685a1687c90fa03"><td class="memItemLeft" align="right" valign="top"><a id="ga0b8378768ee61ea2c685a1687c90fa03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PCOR_PTCO_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga0b8378768ee61ea2c685a1687c90fa03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9203b830cbd86cd8d0189872b5c772"><td class="memItemLeft" align="right" valign="top"><a id="ga5c9203b830cbd86cd8d0189872b5c772"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PCOR_PTCO_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5c9203b830cbd86cd8d0189872b5c772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9c3710923cd50fc2df4e678180eb1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#ga3a9c3710923cd50fc2df4e678180eb1d">GPIO_PCOR_PTCO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PCOR_PTCO_SHIFT)) &amp; GPIO_PCOR_PTCO_MASK)</td></tr>
<tr class="separator:ga3a9c3710923cd50fc2df4e678180eb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PTOR - Port Toggle Output Register</h2></td></tr>
<tr class="memitem:gab0e5427135589fc107fe4b465e5c767f"><td class="memItemLeft" align="right" valign="top"><a id="gab0e5427135589fc107fe4b465e5c767f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PTOR_PTTO_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gab0e5427135589fc107fe4b465e5c767f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2127729a1021dc8d34d55a758102213"><td class="memItemLeft" align="right" valign="top"><a id="gae2127729a1021dc8d34d55a758102213"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PTOR_PTTO_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae2127729a1021dc8d34d55a758102213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88e5aa39295cd2c0d225f417f6c741a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#gad88e5aa39295cd2c0d225f417f6c741a">FGPIO_PTOR_PTTO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PTOR_PTTO_SHIFT)) &amp; FGPIO_PTOR_PTTO_MASK)</td></tr>
<tr class="separator:gad88e5aa39295cd2c0d225f417f6c741a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75953b5d9d23bdaa6c24232e1a52680"><td class="memItemLeft" align="right" valign="top"><a id="gaa75953b5d9d23bdaa6c24232e1a52680"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PTOR_PTTO_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gaa75953b5d9d23bdaa6c24232e1a52680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e5442b3a119665aafb9e6e5b48bbd5"><td class="memItemLeft" align="right" valign="top"><a id="ga70e5442b3a119665aafb9e6e5b48bbd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PTOR_PTTO_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga70e5442b3a119665aafb9e6e5b48bbd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40757476c8889ca9d4cb7017b6c5ab60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#ga40757476c8889ca9d4cb7017b6c5ab60">GPIO_PTOR_PTTO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PTOR_PTTO_SHIFT)) &amp; GPIO_PTOR_PTTO_MASK)</td></tr>
<tr class="separator:ga40757476c8889ca9d4cb7017b6c5ab60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PDIR - Port Data Input Register</h2></td></tr>
<tr class="memitem:ga49077fe6b4cbd499bfa84f4b4c1be74c"><td class="memItemLeft" align="right" valign="top"><a id="ga49077fe6b4cbd499bfa84f4b4c1be74c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PDIR_PDI_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga49077fe6b4cbd499bfa84f4b4c1be74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc2ff381ef7eb1254eaab329f935aae"><td class="memItemLeft" align="right" valign="top"><a id="gaadc2ff381ef7eb1254eaab329f935aae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PDIR_PDI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaadc2ff381ef7eb1254eaab329f935aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa197ae1640b4c22ba461518f607c5608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#gaa197ae1640b4c22ba461518f607c5608">FGPIO_PDIR_PDI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDIR_PDI_SHIFT)) &amp; FGPIO_PDIR_PDI_MASK)</td></tr>
<tr class="separator:gaa197ae1640b4c22ba461518f607c5608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7c8cc976937906c8e803811a7fbb68"><td class="memItemLeft" align="right" valign="top"><a id="gacb7c8cc976937906c8e803811a7fbb68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PDIR_PDI_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gacb7c8cc976937906c8e803811a7fbb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fd9212dd769bb1964a28a864c6c741"><td class="memItemLeft" align="right" valign="top"><a id="ga99fd9212dd769bb1964a28a864c6c741"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PDIR_PDI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga99fd9212dd769bb1964a28a864c6c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f80c8e42743151c73569b5cef49f2b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#ga8f80c8e42743151c73569b5cef49f2b2">GPIO_PDIR_PDI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDIR_PDI_SHIFT)) &amp; GPIO_PDIR_PDI_MASK)</td></tr>
<tr class="separator:ga8f80c8e42743151c73569b5cef49f2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PDDR - Port Data Direction Register</h2></td></tr>
<tr class="memitem:gad20f346c1d3d80b99ea1dc94aa53898d"><td class="memItemLeft" align="right" valign="top"><a id="gad20f346c1d3d80b99ea1dc94aa53898d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PDDR_PDD_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gad20f346c1d3d80b99ea1dc94aa53898d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae41c1c9d3ee91071f4f2a58b771754e"><td class="memItemLeft" align="right" valign="top"><a id="gaae41c1c9d3ee91071f4f2a58b771754e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FGPIO_PDDR_PDD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaae41c1c9d3ee91071f4f2a58b771754e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae925ac53df59629914dc58fcf60d4480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#gae925ac53df59629914dc58fcf60d4480">FGPIO_PDDR_PDD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDDR_PDD_SHIFT)) &amp; FGPIO_PDDR_PDD_MASK)</td></tr>
<tr class="separator:gae925ac53df59629914dc58fcf60d4480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67567a60f48d2bfb5584cd8de8936788"><td class="memItemLeft" align="right" valign="top"><a id="ga67567a60f48d2bfb5584cd8de8936788"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PDDR_PDD_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga67567a60f48d2bfb5584cd8de8936788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd12c96f7650759c90a98bb606bd776"><td class="memItemLeft" align="right" valign="top"><a id="gacdd12c96f7650759c90a98bb606bd776"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PDDR_PDD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacdd12c96f7650759c90a98bb606bd776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9836cb3ac719630f741fe6a0292083fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_g_p_i_o___register___masks.html#ga9836cb3ac719630f741fe6a0292083fc">GPIO_PDDR_PDD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDDR_PDD_SHIFT)) &amp; GPIO_PDDR_PDD_MASK)</td></tr>
<tr class="separator:ga9836cb3ac719630f741fe6a0292083fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga3e6a01871116d6b24b154bd78ff62963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6a01871116d6b24b154bd78ff62963">&#9670;&nbsp;</a></span>FGPIO_PCOR_PTCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FGPIO_PCOR_PTCO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PCOR_PTCO_SHIFT)) &amp; FGPIO_PCOR_PTCO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTCO - Port Clear Output 0b00000000000000000000000000000000..Corresponding bit in PDORn does not change. 0b00000000000000000000000000000001..Corresponding bit in PDORn is cleared to logic 0. </p>

</div>
</div>
<a id="gae925ac53df59629914dc58fcf60d4480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae925ac53df59629914dc58fcf60d4480">&#9670;&nbsp;</a></span>FGPIO_PDDR_PDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FGPIO_PDDR_PDD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDDR_PDD_SHIFT)) &amp; FGPIO_PDDR_PDD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDD - Port Data Direction 0b00000000000000000000000000000000..Pin is configured as general-purpose input, for the GPIO function. 0b00000000000000000000000000000001..Pin is configured as general-purpose output, for the GPIO function. </p>

</div>
</div>
<a id="gaa197ae1640b4c22ba461518f607c5608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa197ae1640b4c22ba461518f607c5608">&#9670;&nbsp;</a></span>FGPIO_PDIR_PDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FGPIO_PDIR_PDI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDIR_PDI_SHIFT)) &amp; FGPIO_PDIR_PDI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDI - Port Data Input 0b00000000000000000000000000000000..Pin logic level is logic 0, or is not configured for use by digital function. 0b00000000000000000000000000000001..Pin logic level is logic 1. </p>

</div>
</div>
<a id="gafab743986cbbf8fdbf9ed322104e413d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafab743986cbbf8fdbf9ed322104e413d">&#9670;&nbsp;</a></span>FGPIO_PDOR_PDO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FGPIO_PDOR_PDO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDOR_PDO_SHIFT)) &amp; FGPIO_PDOR_PDO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDO - Port Data Output 0b00000000000000000000000000000000..Logic level 0 is driven on pin, provided pin is configured for general-purpose output. 0b00000000000000000000000000000001..Logic level 1 is driven on pin, provided pin is configured for general-purpose output. </p>

</div>
</div>
<a id="gab91ddcf26e7cb532e95e1aadef87b8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab91ddcf26e7cb532e95e1aadef87b8a9">&#9670;&nbsp;</a></span>FGPIO_PSOR_PTSO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FGPIO_PSOR_PTSO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PSOR_PTSO_SHIFT)) &amp; FGPIO_PSOR_PTSO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTSO - Port Set Output 0b00000000000000000000000000000000..Corresponding bit in PDORn does not change. 0b00000000000000000000000000000001..Corresponding bit in PDORn is set to logic 1. </p>

</div>
</div>
<a id="gad88e5aa39295cd2c0d225f417f6c741a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad88e5aa39295cd2c0d225f417f6c741a">&#9670;&nbsp;</a></span>FGPIO_PTOR_PTTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FGPIO_PTOR_PTTO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PTOR_PTTO_SHIFT)) &amp; FGPIO_PTOR_PTTO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTTO - Port Toggle Output 0b00000000000000000000000000000000..Corresponding bit in PDORn does not change. 0b00000000000000000000000000000001..Corresponding bit in PDORn is set to the inverse of its existing logic state. </p>

</div>
</div>
<a id="ga3a9c3710923cd50fc2df4e678180eb1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a9c3710923cd50fc2df4e678180eb1d">&#9670;&nbsp;</a></span>GPIO_PCOR_PTCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PCOR_PTCO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PCOR_PTCO_SHIFT)) &amp; GPIO_PCOR_PTCO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTCO - Port Clear Output 0b00000000000000000000000000000000..Corresponding bit in PDORn does not change. 0b00000000000000000000000000000001..Corresponding bit in PDORn is cleared to logic 0. </p>

</div>
</div>
<a id="ga9836cb3ac719630f741fe6a0292083fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9836cb3ac719630f741fe6a0292083fc">&#9670;&nbsp;</a></span>GPIO_PDDR_PDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDDR_PDD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDDR_PDD_SHIFT)) &amp; GPIO_PDDR_PDD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDD - Port Data Direction 0b00000000000000000000000000000000..Pin is configured as general-purpose input, for the GPIO function. 0b00000000000000000000000000000001..Pin is configured as general-purpose output, for the GPIO function. </p>

</div>
</div>
<a id="ga8f80c8e42743151c73569b5cef49f2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f80c8e42743151c73569b5cef49f2b2">&#9670;&nbsp;</a></span>GPIO_PDIR_PDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDIR_PDI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDIR_PDI_SHIFT)) &amp; GPIO_PDIR_PDI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDI - Port Data Input 0b00000000000000000000000000000000..Pin logic level is logic 0, or is not configured for use by digital function. 0b00000000000000000000000000000001..Pin logic level is logic 1. </p>

</div>
</div>
<a id="ga4071beeff4d9b5c200686972dd52d855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4071beeff4d9b5c200686972dd52d855">&#9670;&nbsp;</a></span>GPIO_PDOR_PDO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDOR_PDO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDOR_PDO_SHIFT)) &amp; GPIO_PDOR_PDO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDO - Port Data Output 0b00000000000000000000000000000000..Logic level 0 is driven on pin, provided pin is configured for general-purpose output. 0b00000000000000000000000000000001..Logic level 1 is driven on pin, provided pin is configured for general-purpose output. </p>

</div>
</div>
<a id="ga6b16f5841a5c5f20311eafc574f814e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b16f5841a5c5f20311eafc574f814e4">&#9670;&nbsp;</a></span>GPIO_PSOR_PTSO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PSOR_PTSO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PSOR_PTSO_SHIFT)) &amp; GPIO_PSOR_PTSO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTSO - Port Set Output 0b00000000000000000000000000000000..Corresponding bit in PDORn does not change. 0b00000000000000000000000000000001..Corresponding bit in PDORn is set to logic 1. </p>

</div>
</div>
<a id="ga40757476c8889ca9d4cb7017b6c5ab60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40757476c8889ca9d4cb7017b6c5ab60">&#9670;&nbsp;</a></span>GPIO_PTOR_PTTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PTOR_PTTO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PTOR_PTTO_SHIFT)) &amp; GPIO_PTOR_PTTO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTTO - Port Toggle Output 0b00000000000000000000000000000000..Corresponding bit in PDORn does not change. 0b00000000000000000000000000000001..Corresponding bit in PDORn is set to the inverse of its existing logic state. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
