# SPI-Protocol
SPI_MASTER Verilog design having 4 modes and full duplex communication

CPOL CPHA        SAMPLING               SHIFTING
 0    0          lead_edge             trail_edge
 0    0          trail_edge            lead_edge
 1    0          lead_edge             trail_edge
 1    1          trail_edge            lead_edge

 
