
---------- Begin Simulation Statistics ----------
final_tick                               190175552048500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22607                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829080                       # Number of bytes of host memory used
host_op_rate                                    39707                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   442.35                       # Real time elapsed on the host
host_tick_rate                               56556521                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025018                       # Number of seconds simulated
sim_ticks                                 25017779750                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       688798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1385903                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3024946                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       170920                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4161798                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1875941                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3024946                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1149005                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4220966                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           31749                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       114282                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15571750                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9162499                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       170940                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1324432                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6362692                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     49046390                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.358114                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.425943                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44616135     90.97%     90.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1272829      2.60%     93.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       523775      1.07%     94.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       939752      1.92%     96.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       154862      0.32%     96.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       118517      0.24%     97.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        55517      0.11%     97.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        40571      0.08%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1324432      2.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     49046390                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.003554                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.003554                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      45111176                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26214032                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1210601                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1922171                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         171732                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1615461                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4565039                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391447                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              380446                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9928                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4220966                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            878029                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              48886130                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         33985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16469397                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          197                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          343464                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.084359                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       973069                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1907690                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.329154                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     50031148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.573066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.880389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         45076970     90.10%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           303914      0.61%     90.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           313044      0.63%     91.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           334498      0.67%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           549517      1.10%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           799331      1.60%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           232371      0.46%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           223326      0.45%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2198177      4.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     50031148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       218467                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3082914                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.654643                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16217350                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             380435                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19867679                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5061346                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27021                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       565091                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23921467                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15836915                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       378860                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      32755426                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         290792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3945215                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         171732                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4489364                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1187581                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43496                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          313                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1361                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1137343                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       298620                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1361                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       177502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        40965                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21703095                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21130909                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.706365                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15330310                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.422318                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21189837                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49953776                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17608253                       # number of integer regfile writes
system.switch_cpus.ipc                       0.199858                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.199858                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        98313      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16715335     50.45%     50.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          553      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15917357     48.04%     98.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       402728      1.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33134286                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2251983                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.067965                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           88184      3.92%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2146112     95.30%     99.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17687      0.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35287956                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118671551                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21130909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30279467                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23921467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33134286                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6357141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       119848                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9632003                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     50031148                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.662273                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.503306                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38815934     77.58%     77.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3574342      7.14%     84.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1804457      3.61%     88.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1376797      2.75%     91.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2109142      4.22%     95.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1251259      2.50%     97.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       719613      1.44%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       226734      0.45%     99.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       152870      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     50031148                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.662215                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              878078                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    52                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       201263                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       166830                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5061346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       565091                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22848664                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 50035537                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        28446627                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614520                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6638135                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1751888                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       13526832                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        106244                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67032160                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25338102                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     31877600                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2764373                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          45079                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         171732                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      16895006                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9262926                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34226798                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1515                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2118                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9492347                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2106                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             71648873                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            48848801                       # The number of ROB writes
system.switch_cpus.timesIdled                      52                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       290092                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2836510                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         290092                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             694397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        35426                       # Transaction distribution
system.membus.trans_dist::CleanEvict           653372                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2706                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2706                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        694399                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2083006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2083006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2083006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     46881856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     46881856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46881856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            697105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  697105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              697105                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1682725500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3913183000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25017779750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410912                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       339914                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1785819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7884                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7884                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410854                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4255182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4255306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    110286208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              110290176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          708023                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2267264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2126823                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.136397                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.343210                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1836731     86.36%     86.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 290092     13.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2126823                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1722741500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2128098000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       721694                       # number of demand (read+write) hits
system.l2.demand_hits::total                   721694                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       721694                       # number of overall hits
system.l2.overall_hits::total                  721694                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       697042                       # number of demand (read+write) misses
system.l2.demand_misses::total                 697106                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       697042                       # number of overall misses
system.l2.overall_misses::total                697106                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5408500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  70668398500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      70673807000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5408500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  70668398500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     70673807000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418736                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418800                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418736                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418800                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.491312                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.491335                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.491312                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.491335                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88663.934426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101383.271740                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101381.722435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88663.934426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101383.271740                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101381.722435                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               35426                       # number of writebacks
system.l2.writebacks::total                     35426                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       697042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            697103                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       697042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           697103                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4798500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  63698008500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63702807000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4798500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  63698008500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63702807000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.491312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.491333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.491312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.491333                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78663.934426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91383.314779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91382.201769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78663.934426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91383.314779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91382.201769                       # average overall mshr miss latency
system.l2.replacements                         708023                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       304488                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           304488                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       304488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       304488                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       270867                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        270867                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5178                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2706                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    232508000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     232508000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.343227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.343227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85923.133777                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85923.133777                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    205448000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    205448000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.343227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.343227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75923.133777                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75923.133777                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5408500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5408500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88663.934426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87233.870968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4798500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4798500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78663.934426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78663.934426                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       716516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            716516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       694336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          694338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  70435890500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  70435890500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.492140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.492140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101443.523741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101443.231539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       694336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       694336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  63492560500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  63492560500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.492140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.492139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91443.566947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91443.566947                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8153.287228                       # Cycle average of tags in use
system.l2.tags.total_refs                     1945696                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    708023                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.748069                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      89.709567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.823496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.134899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8062.613172                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.984206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995274                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1832                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1762                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1003                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23408295                       # Number of tag accesses
system.l2.tags.data_accesses                 23408295                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     44610624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44614720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2267264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2267264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       697041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              697105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        35426                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              35426                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       156049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1783156797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1783320520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       156049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           158607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       90626108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90626108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       90626108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       156049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1783156797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1873946628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     35414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    696405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017983722750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1318283                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              33241                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      697102                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      35426                       # Number of write requests accepted
system.mem_ctrls.readBursts                    697102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    35426                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    636                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            44047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2179                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21781454250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3482330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             34840191750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31274.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50024.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34885                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9403                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                26.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                697102                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                35426                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  190525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  271085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  183743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   51111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       687562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.122438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.238904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    27.520351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       661666     96.23%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21606      3.14%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3034      0.44%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          786      0.11%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          276      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          102      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           49      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       687562                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     317.354309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     93.802427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6539.938054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2192     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.139535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.131221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.540049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2043     93.16%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      1.09%     94.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               98      4.47%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      1.19%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               44573824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2265216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44614528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2267264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1781.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1783.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25017663000                       # Total gap between requests
system.mem_ctrls.avgGap                      34152.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     44569920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2265216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 156049.019497823349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1781529793.825928926468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 90544245.837802618742                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       697041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        35426                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2286000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  34837905750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 510039775750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37475.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49979.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14397328.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     6.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2457966420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1306432545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2491381620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           91564020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1974838320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11236215060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        144691200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19703089185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        787.563460                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    285744000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    835380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23896644500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2451297660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1302865245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2481385620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           93192660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1974838320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11239508520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        141952320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19685040345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        786.842020                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    278410750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    835380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23903977750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    25017768500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       877913                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           877924                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       877913                       # number of overall hits
system.cpu.icache.overall_hits::total          877924                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8619500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8619500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8619500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8619500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       878029                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       878041                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       878029                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       878041                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000132                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000132                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74306.034483                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73670.940171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74306.034483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73670.940171                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5500500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5500500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5500500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5500500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90172.131148                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90172.131148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90172.131148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90172.131148                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       877913                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          877924                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8619500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8619500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       878029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       878041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74306.034483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73670.940171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5500500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5500500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90172.131148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90172.131148                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.005474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000132                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.005343                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1756144                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1756144                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1656428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1656428                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1656428                       # number of overall hits
system.cpu.dcache.overall_hits::total         1656428                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3033608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3033610                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3033608                       # number of overall misses
system.cpu.dcache.overall_misses::total       3033610                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 191007955557                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 191007955557                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 191007955557                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 191007955557                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4690036                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4690038                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4690036                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4690038                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.646820                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.646820                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.646820                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.646820                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62963.954327                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62963.912816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62963.954327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62963.912816                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     33015863                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1208436                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.321151                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       304488                       # number of writebacks
system.cpu.dcache.writebacks::total            304488                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1614872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1614872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1614872                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1614872                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418736                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418736                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418736                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  80557344593                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  80557344593                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  80557344593                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  80557344593                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.302500                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.302500                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.302500                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.302500                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56781.067509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56781.067509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56781.067509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56781.067509                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417710                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1397899                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1397899                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3025666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3025668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 190698650000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 190698650000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4423565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4423567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.683988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.683988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63026.999675                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63026.958014                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1614701                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1614701                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  80258114500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  80258114500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.318966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.318965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56881.718895                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56881.718895                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    309305557                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    309305557                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.029804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38945.549861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38945.549861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          171                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7771                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7771                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    299230093                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    299230093                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38505.995753                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38505.995753                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190175552048500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.134612                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3073694                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417710                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.168070                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.134612                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          572                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10798810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10798810                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190251160813000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50838                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829212                       # Number of bytes of host memory used
host_op_rate                                    90249                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   786.82                       # Real time elapsed on the host
host_tick_rate                               96094219                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075609                       # Number of seconds simulated
sim_ticks                                 75608764500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2439819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4879645                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5227117                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       107239                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9552574                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4612846                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5227117                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       614271                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9575208                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13484                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        60278                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45709669                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26312697                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       107239                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4389052                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4362047                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445404                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    150543454                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.355016                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.441486                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    137584996     91.39%     91.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3320119      2.21%     93.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1868183      1.24%     94.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2843351      1.89%     96.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       153229      0.10%     96.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       232853      0.15%     96.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        92428      0.06%     97.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        59243      0.04%     97.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4389052      2.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    150543454                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428657                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661127     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445404                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.040584                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.040584                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     141334292                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59157858                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2237429                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2322898                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         107289                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5215621                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13160496                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5120797                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              204065                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6259                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9575208                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            477353                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             150578059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17490                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34470554                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          214578                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.063321                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       532181                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4626330                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.227953                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    151217529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.404338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.581308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        140348574     92.81%     92.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           719413      0.48%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           718066      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           699198      0.46%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1170857      0.77%     95.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2263031      1.50%     96.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           496776      0.33%     96.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           502256      0.33%     97.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4299358      2.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    151217529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       131197                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8743774                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.681823                       # Inst execution rate
system.switch_cpus.iew.exec_refs             60275600                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             204061                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        52672747                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13479011                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        17207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       303724                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57801295                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      60071539                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       217770                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     103103522                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         958151                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      15542744                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         107289                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      17401121                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4828113                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23010                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          396                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       850321                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       163214                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          396                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       107887                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        23310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55194816                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55846085                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.734074                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40517062                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.369310                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55875709                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        165523183                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46854637                       # number of integer regfile writes
system.switch_cpus.ipc                       0.198390                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.198390                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        65545      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42914184     41.53%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          289      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     41.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     60123986     58.19%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       217288      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      103321292                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8989378                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.087004                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           58717      0.65%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8919642     99.22%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11019      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      112245125                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    366996608                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55846085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62157251                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57801295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         103321292                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4355868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       147117                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6925465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    151217529                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.683263                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.496189                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    115722753     76.53%     76.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11489998      7.60%     84.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5519025      3.65%     87.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3958940      2.62%     90.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7512306      4.97%     95.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4232359      2.80%     98.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2062455      1.36%     99.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       426869      0.28%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       292824      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    151217529                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.683263                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              477353                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        59123                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        66794                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13479011                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       303724                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        78112100                       # number of misc regfile reads
system.switch_cpus.numCycles                151217529                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        78674309                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303542                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       24365389                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3748734                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       52503613                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        139200                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156698413                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58592960                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76610011                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5349074                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          34723                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         107289                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      63337074                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6306448                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     75999784                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1049                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1074                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          31802268                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1072                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            203961853                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116293769                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5155907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       946433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10311814                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         946433                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75608764500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2439166                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18161                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2421658                       # Transaction distribution
system.membus.trans_dist::ReadExReq               662                       # Transaction distribution
system.membus.trans_dist::ReadExResp              662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2439164                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7319473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7319473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7319473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    157311296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    157311296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               157311296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2439826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2439826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2439826                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5480767500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13764327500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  75608764500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  75608764500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  75608764500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75608764500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5152996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       819072                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6784706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2911                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2911                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5152996                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15467721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15467721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    381236352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              381236352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2447871                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1162304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7603778                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.124469                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.330116                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6657345     87.55%     87.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 946433     12.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7603778                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5956818000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7733860500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75608764500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2716081                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2716081                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2716081                       # number of overall hits
system.l2.overall_hits::total                 2716081                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2439826                       # number of demand (read+write) misses
system.l2.demand_misses::total                2439826                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2439826                       # number of overall misses
system.l2.overall_misses::total               2439826                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 248413439500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     248413439500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 248413439500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    248413439500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5155907                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5155907                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5155907                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5155907                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.473210                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.473210                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.473210                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.473210                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101816.047333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101816.047333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101816.047333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101816.047333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               18161                       # number of writebacks
system.l2.writebacks::total                     18161                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2439826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2439826                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2439826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2439826                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 224015159500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 224015159500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 224015159500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 224015159500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.473210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.473210                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.473210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.473210                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91816.039136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91816.039136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91816.039136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91816.039136                       # average overall mshr miss latency
system.l2.replacements                        2447871                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       800911                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           800911                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       800911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       800911                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       938382                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        938382                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2249                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 662                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     62873500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      62873500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.227413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.227413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 94975.075529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94975.075529                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     56253500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     56253500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.227413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.227413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84975.075529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84975.075529                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2713832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2713832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2439164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2439164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 248350566000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 248350566000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5152996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5152996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.473349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.473349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101817.904003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101817.904003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2439164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2439164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 223958906000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 223958906000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.473349                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.473349                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91817.895804                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91817.895804                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75608764500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     9993378                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2456063                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.068861                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.817066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8173.182934                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.997703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1051                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84942383                       # Number of tag accesses
system.l2.tags.data_accesses                 84942383                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75608764500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    156148864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          156148864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1162304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1162304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2439826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2439826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18161                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18161                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2065221738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2065221738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15372609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15372609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15372609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2065221738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2080594347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     18142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2437595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024224618250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1123                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1123                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4537237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2439826                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18161                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2439826                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18161                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2231                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            153419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            151803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            151563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            151036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            150721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            150933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            151593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            153454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            153870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           151844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           152990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           152979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           152725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           154578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1156                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  77318116000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12187975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123023022250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31719.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50469.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19071                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4789                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                26.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2439826                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18161                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  576076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  983497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  692486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  185536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2431860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     64.627931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.355732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    10.303157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2415831     99.34%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14343      0.59%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1099      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          348      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          137      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           46      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2431860                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2114.930543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    157.841247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9629.630145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         1030     91.72%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           39      3.47%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287           13      1.16%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            6      0.53%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            8      0.71%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            2      0.18%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            3      0.27%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            2      0.18%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-36863            3      0.27%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-40959            2      0.18%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-45055            2      0.18%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-53247            2      0.18%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-61439            3      0.27%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.09%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::77824-81919            2      0.18%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.09%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            1      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::106496-110591            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1123                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.145147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.136022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.567495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1047     93.23%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.98%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45      4.01%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      1.60%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1123                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              156006080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  142784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1160384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               156148864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1162304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2063.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2065.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75608735500                       # Total gap between requests
system.mem_ctrls.avgGap                      30760.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    156006080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1160384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2063333279.305205583572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15347215.467328527942                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2439826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        18161                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 123023022250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1784148686750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50422.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98240663.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8734426260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4642434885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8755696320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           47246220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5968154400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34156384740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        270494400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        62574837225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        827.613540                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    431946000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2524600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72652218500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8629096980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4586473815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8648731980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           47397600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5968154400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34156161300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        270682560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        62306698635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        824.067144                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    432026750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2524600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72652137750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   100626533000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190251160813000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1355266                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1355277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1355266                       # number of overall hits
system.cpu.icache.overall_hits::total         1355277                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8619500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8619500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8619500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8619500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1355382                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1355394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1355382                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1355394                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74306.034483                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73670.940171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74306.034483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73670.940171                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5500500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5500500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5500500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5500500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90172.131148                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90172.131148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90172.131148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90172.131148                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1355266                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1355277                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8619500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8619500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1355382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1355394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74306.034483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73670.940171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5500500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5500500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90172.131148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90172.131148                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190251160813000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.030112                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1355339                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21860.306452                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000529                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.029583                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000059                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2710850                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2710850                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190251160813000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190251160813000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190251160813000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190251160813000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190251160813000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190251160813000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190251160813000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3979832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3979832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3979832                       # number of overall hits
system.cpu.dcache.overall_hits::total         3979832                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13855169                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13855171                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13855169                       # number of overall misses
system.cpu.dcache.overall_misses::total      13855171                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 872091162017                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 872091162017                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 872091162017                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 872091162017                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17835001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17835003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17835001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17835003                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.776853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.776853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.776853                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.776853                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62943.379616                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62943.370531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62943.379616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62943.370531                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    162719918                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6112534                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.620697                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1105399                       # number of writebacks
system.cpu.dcache.writebacks::total           1105399                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      7280526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7280526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      7280526                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7280526                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6574643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6574643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6574643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6574643                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 365794294104                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 365794294104                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 365794294104                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 365794294104                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368637                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368637                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368637                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368637                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55637.134078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55637.134078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55637.134078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55637.134078                       # average overall mshr miss latency
system.cpu.dcache.replacements                6573617                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3583765                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3583765                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13844255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13844257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 871686365500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 871686365500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17428020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17428022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.794368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.794368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62963.761177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62963.752081                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      7280255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7280255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6564000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6564000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 365403812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 365403812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55667.856871                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55667.856871                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       396067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         396067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10914                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10914                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    404796517                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    404796517                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37089.657046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37089.657046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          271                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    390481604                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    390481604                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36689.054214                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36689.054214                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190251160813000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.541512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10554473                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6574641                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.605331                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.541512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          580                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          444                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42244647                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42244647                       # Number of data accesses

---------- End Simulation Statistics   ----------
