// Seed: 351556910
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  assign module_1.id_11 = 0;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_3;
  logic id_6;
  ;
  wire id_7, id_8;
  wire id_9[-1  &&  -1 : 1 'h0 |  -1];
  assign id_6 = id_6;
endprogram
module module_1 (
    output uwire id_0,
    input wire id_1,
    output uwire id_2,
    input wor id_3,
    input tri id_4,
    output wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    output uwire id_11,
    input wire id_12
);
  wire id_14;
  logic id_15, id_16;
  wire id_17;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17,
      id_16
  );
  assign id_11 = -1;
endmodule
