wb_ack_o	wb_ack_o
wb_req_s1	ma_we
wb_req_s1	ma_req
wb_req_s1	next_state
wb_req_s1	rf_re
wb_req_s1	rf_we_d
wb_cyc_i	wb_req_s1
wb_ack_d	wb_ack_s1
state	wb_ack_d
state	ma_we
state	ma_req
state	rf_we_d
state	rf_re
state	next_state
wb_ack_s1a	wb_ack_s2
rf_din	wb_data_o
wb_data_i	rf_dout
wb_data_i	ma_dout
wb_addr_i	wb_data_o
wb_addr_i	ma_we
wb_addr_i	ma_adr
wb_addr_i	rf_we_d
wb_addr_i	ma_req
wb_addr_i	rf_re
wb_addr_i	next_state
rst	state
ma_ack	ma_we
ma_ack	wb_ack_d
ma_ack	next_state
ma_ack	ma_req
next_state	state
wb_we_i	ma_we
wb_we_i	ma_req
wb_we_i	next_state
wb_we_i	rf_re
wb_we_i	rf_we_d
ma_din	wb_data_o
wb_stb_i	wb_req_s1
rf_we_d	rf_we
wb_ack_s1	wb_ack_o
wb_ack_s1	wb_ack_s1a
wb_ack_s2	wb_ack_o