# compile verilog/system verilog design source files
verilog xil_defaultlib  "RV32I_CPU_tb_func_synth.v"

# Do not sort compile order
nosort
