abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 3601645141
maxLevel = 4
n713 is replaced by n657 with inverter with estimated error 0
error = 0
area = 1212
delay = 21.9
#gates = 520
output circuit appNtk/c2670_1_0_1212_21.9.blif
time = 6950776 us
--------------- round 2 ---------------
seed = 1907777535
maxLevel = 4
n730 is replaced by n829 with estimated error 2e-05
error = 2e-05
area = 1160
delay = 21.9
#gates = 502
output circuit appNtk/c2670_2_2e-05_1160_21.9.blif
time = 21098763 us
--------------- round 3 ---------------
seed = 1044152954
maxLevel = 4
n685 is replaced by n475 with estimated error 7e-05
error = 7e-05
area = 1109
delay = 21.9
#gates = 485
output circuit appNtk/c2670_3_7e-05_1109_21.9.blif
time = 34018076 us
--------------- round 4 ---------------
seed = 1961117120
maxLevel = 4
n689 is replaced by n499 with estimated error 7e-05
error = 7e-05
area = 1100
delay = 21.9
#gates = 482
output circuit appNtk/c2670_4_7e-05_1100_21.9.blif
time = 45633437 us
--------------- round 5 ---------------
seed = 1974653728
maxLevel = 4
n652 is replaced by n585 with estimated error 0.00011
error = 0.00011
area = 1095
delay = 21.9
#gates = 480
output circuit appNtk/c2670_5_0.00011_1095_21.9.blif
time = 57608281 us
--------------- round 6 ---------------
seed = 815528277
maxLevel = 4
n686 is replaced by n503 with estimated error 5e-05
error = 5e-05
area = 1090
delay = 21.9
#gates = 478
output circuit appNtk/c2670_6_5e-05_1090_21.9.blif
time = 69060181 us
--------------- round 7 ---------------
seed = 2227571358
maxLevel = 4
n731 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit appNtk/c2670_7_0_1082_21.9.blif
time = 80774367 us
--------------- round 8 ---------------
seed = 312220562
maxLevel = 4
n574 is replaced by n621 with estimated error 0
error = 0
area = 1070
delay = 21.9
#gates = 471
output circuit appNtk/c2670_8_0_1070_21.9.blif
time = 93342094 us
--------------- round 9 ---------------
seed = 3469420640
maxLevel = 4
n814 is replaced by one with estimated error 0
error = 0
area = 1067
delay = 21.9
#gates = 470
output circuit appNtk/c2670_9_0_1067_21.9.blif
time = 105758432 us
--------------- round 10 ---------------
seed = 2226477488
maxLevel = 4
n856 is replaced by n505 with estimated error 1e-05
error = 1e-05
area = 1063
delay = 21.9
#gates = 469
output circuit appNtk/c2670_10_1e-05_1063_21.9.blif
time = 118721552 us
--------------- round 11 ---------------
seed = 2103546784
maxLevel = 4
n877 is replaced by n511 with estimated error 1e-05
error = 1e-05
area = 1059
delay = 21.9
#gates = 468
output circuit appNtk/c2670_11_1e-05_1059_21.9.blif
time = 130914298 us
--------------- round 12 ---------------
seed = 292727518
maxLevel = 4
n524 is replaced by n733 with estimated error 0
error = 0
area = 1057
delay = 21.9
#gates = 467
output circuit appNtk/c2670_12_0_1057_21.9.blif
time = 143852897 us
--------------- round 13 ---------------
seed = 1707069241
maxLevel = 4
n832 is replaced by n826 with estimated error 0
error = 0
area = 1055
delay = 21.9
#gates = 466
output circuit appNtk/c2670_13_0_1055_21.9.blif
time = 156960226 us
--------------- round 14 ---------------
seed = 609199890
maxLevel = 4
n865 is replaced by n894 with estimated error 1e-05
error = 1e-05
area = 1053
delay = 21.9
#gates = 465
output circuit appNtk/c2670_14_1e-05_1053_21.9.blif
time = 169199470 us
--------------- round 15 ---------------
seed = 1521089886
maxLevel = 4
n898 is replaced by n839 with estimated error 2e-05
error = 2e-05
area = 1051
delay = 21.9
#gates = 464
output circuit appNtk/c2670_15_2e-05_1051_21.9.blif
time = 182130971 us
--------------- round 16 ---------------
seed = 1158023678
maxLevel = 4
n732 is replaced by zero with estimated error 1e-05
error = 1e-05
area = 1050
delay = 21.9
#gates = 463
output circuit appNtk/c2670_16_1e-05_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 191642597 us
--------------- round 17 ---------------
seed = 4223415433
maxLevel = 4
n820 is replaced by n764 with estimated error 3e-05
error = 3e-05
area = 1049
delay = 21.9
#gates = 462
output circuit appNtk/c2670_17_3e-05_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 196331047 us
--------------- round 18 ---------------
seed = 645255568
maxLevel = 4
n822 is replaced by n611 with inverter with estimated error 0
error = 0
area = 1048
delay = 21.9
#gates = 462
output circuit appNtk/c2670_18_0_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 201077556 us
--------------- round 19 ---------------
seed = 2829492873
maxLevel = 4
n830 is replaced by n760 with estimated error 0
error = 0
area = 1047
delay = 21.9
#gates = 461
output circuit appNtk/c2670_19_0_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 206053926 us
--------------- round 20 ---------------
seed = 2895428200
maxLevel = 4
n835 is replaced by n646 with inverter with estimated error 0
error = 0
area = 1046
delay = 21.9
#gates = 461
output circuit appNtk/c2670_20_0_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 210832073 us
--------------- round 21 ---------------
seed = 2583037745
maxLevel = 4
n844 is replaced by n587 with estimated error 0.00135
error = 0.00135
area = 1042
delay = 21.9
#gates = 460
output circuit appNtk/c2670_21_0.00135_1042_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 215441075 us
--------------- round 22 ---------------
seed = 1297091571
maxLevel = 4
n846 is replaced by n632 with inverter with estimated error 0.00289
error = 0.00289
area = 1041
delay = 21.9
#gates = 460
output circuit appNtk/c2670_22_0.00289_1041_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 221325502 us
--------------- round 23 ---------------
seed = 2529143437
maxLevel = 4
exceed error bound
