;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 30/04/2021 08:40:25 a. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x04550000  	1109
0x0008	0x03490000  	841
0x000C	0x03490000  	841
0x0010	0x03490000  	841
0x0014	0x03490000  	841
0x0018	0x03490000  	841
0x001C	0x03490000  	841
0x0020	0x03490000  	841
0x0024	0x03490000  	841
0x0028	0x03490000  	841
0x002C	0x03490000  	841
0x0030	0x03490000  	841
0x0034	0x03490000  	841
0x0038	0x03490000  	841
0x003C	0x03490000  	841
0x0040	0x03490000  	841
0x0044	0x03490000  	841
0x0048	0x03490000  	841
0x004C	0x03490000  	841
0x0050	0x03490000  	841
0x0054	0x03490000  	841
0x0058	0x03490000  	841
0x005C	0x03490000  	841
0x0060	0x03490000  	841
0x0064	0x03490000  	841
0x0068	0x03490000  	841
0x006C	0x03490000  	841
0x0070	0x03490000  	841
0x0074	0x03490000  	841
0x0078	0x03490000  	841
0x007C	0x03490000  	841
0x0080	0x03490000  	841
0x0084	0x03490000  	841
0x0088	0x03490000  	841
0x008C	0x03490000  	841
0x0090	0x03490000  	841
0x0094	0x03490000  	841
0x0098	0x03490000  	841
0x009C	0x03490000  	841
0x00A0	0x03490000  	841
0x00A4	0x03490000  	841
0x00A8	0x03490000  	841
0x00AC	0x03490000  	841
0x00B0	0x03490000  	841
0x00B4	0x03490000  	841
0x00B8	0x03490000  	841
0x00BC	0x03490000  	841
0x00C0	0x03490000  	841
0x00C4	0x03490000  	841
0x00C8	0x03490000  	841
0x00CC	0x03490000  	841
0x00D0	0x03490000  	841
0x00D4	0x03490000  	841
0x00D8	0x03490000  	841
0x00DC	0x03490000  	841
0x00E0	0x03490000  	841
0x00E4	0x03490000  	841
0x00E8	0x03490000  	841
0x00EC	0x03490000  	841
0x00F0	0x03490000  	841
0x00F4	0x03490000  	841
0x00F8	0x03490000  	841
0x00FC	0x03490000  	841
0x0100	0x03490000  	841
0x0104	0x03490000  	841
0x0108	0x03490000  	841
0x010C	0x03490000  	841
0x0110	0x03490000  	841
0x0114	0x03490000  	841
0x0118	0x03490000  	841
0x011C	0x03490000  	841
0x0120	0x03490000  	841
0x0124	0x03490000  	841
0x0128	0x03490000  	841
0x012C	0x03490000  	841
; end of ____SysVT
_main:
;Ejercicio3_structs.c, 22 :: 		void main() {
0x0454	0xB081    SUB	SP, SP, #4
0x0456	0xF7FFFF7B  BL	848
0x045A	0xF000F813  BL	1156
0x045E	0xF7FFFF69  BL	820
;Ejercicio3_structs.c, 24 :: 		config_maq();
0x0462	0xF7FFFEE9  BL	_config_maq+0
;Ejercicio3_structs.c, 26 :: 		ini_var();
0x0466	0xF7FFFEB1  BL	_ini_var+0
;Ejercicio3_structs.c, 28 :: 		while(1)
L_main0:
;Ejercicio3_structs.c, 31 :: 		proceso();
0x046A	0xF7FFFE61  BL	_proceso+0
;Ejercicio3_structs.c, 32 :: 		}
0x046E	0xE7FC    B	L_main0
;Ejercicio3_structs.c, 33 :: 		}
L_end_main:
L__main_end_loop:
0x0470	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x01FC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x01FE	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0202	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0206	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x020A	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x020C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x0210	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x0212	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x0214	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x0216	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x021A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x021E	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x0220	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x0224	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x0226	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x0228	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x022C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x0230	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x0232	0xB001    ADD	SP, SP, #4
0x0234	0x4770    BX	LR
; end of ___FillZeros
_config_maq:
;Ejercicio3_structs.c, 48 :: 		void config_maq()
0x0238	0xB081    SUB	SP, SP, #4
;Ejercicio3_structs.c, 68 :: 		pointer=RCC_DIR;
; pointer start address is: 12 (R3)
0x023A	0x4B38    LDR	R3, [PC, #224]
;Ejercicio3_structs.c, 69 :: 		pointer->APB2ENR &=~(1UL<<IOPCENx);
0x023C	0x4837    LDR	R0, [PC, #220]
0x023E	0xF2000218  ADDW	R2, R0, #24
0x0242	0x6811    LDR	R1, [R2, #0]
0x0244	0xF06F0010  MVN	R0, #16
0x0248	0xEA010000  AND	R0, R1, R0, LSL #0
0x024C	0x6010    STR	R0, [R2, #0]
;Ejercicio3_structs.c, 70 :: 		pointer->APB2ENR |= (1UL<<IOPCENx);
0x024E	0xF2030118  ADDW	R1, R3, #24
0x0252	0x6808    LDR	R0, [R1, #0]
0x0254	0xF0400010  ORR	R0, R0, #16
0x0258	0x6008    STR	R0, [R1, #0]
;Ejercicio3_structs.c, 71 :: 		apuntador = RCC_APB2ENR_DIR;               //ESTOY APUNTANDO A LA DIRECCIÓN DE MEMORIA 0X40021018
; apuntador start address is: 8 (R2)
0x025A	0x4A31    LDR	R2, [PC, #196]
;Ejercicio3_structs.c, 72 :: 		*apuntador &=~(1UL<<IOPCENx);                    //apaga el bit 4
0x025C	0x6811    LDR	R1, [R2, #0]
0x025E	0xF06F0010  MVN	R0, #16
0x0262	0xEA010000  AND	R0, R1, R0, LSL #0
0x0266	0x6010    STR	R0, [R2, #0]
;Ejercicio3_structs.c, 73 :: 		*apuntador |= (1UL<<IOPCENx);              //prende el bit 4 del rcc_apb2enr habilita puerto C
0x0268	0x6810    LDR	R0, [R2, #0]
0x026A	0xF0400010  ORR	R0, R0, #16
0x026E	0x6010    STR	R0, [R2, #0]
; apuntador end address is: 8 (R2)
;Ejercicio3_structs.c, 77 :: 		GPIOX=GPIOC_DIR ;
; GPIOX start address is: 16 (R4)
0x0270	0x4C2C    LDR	R4, [PC, #176]
;Ejercicio3_structs.c, 78 :: 		GPIOX->CRH &=~(15UL<<20);
0x0272	0x482C    LDR	R0, [PC, #176]
0x0274	0x1D02    ADDS	R2, R0, #4
0x0276	0x6811    LDR	R1, [R2, #0]
0x0278	0xF46F0070  MVN	R0, #15728640
0x027C	0xEA010000  AND	R0, R1, R0, LSL #0
0x0280	0x6010    STR	R0, [R2, #0]
;Ejercicio3_structs.c, 79 :: 		GPIOX->CRH |= (FINPUT<<((13-8)*4));
0x0282	0x1D21    ADDS	R1, R4, #4
; GPIOX end address is: 16 (R4)
0x0284	0x6808    LDR	R0, [R1, #0]
0x0286	0xF4400080  ORR	R0, R0, #4194304
0x028A	0x6008    STR	R0, [R1, #0]
;Ejercicio3_structs.c, 80 :: 		apuntador= GPIOC_CRH_DIR;
; apuntador start address is: 8 (R2)
0x028C	0x4A26    LDR	R2, [PC, #152]
;Ejercicio3_structs.c, 81 :: 		*apuntador &=~(15UL<<20);
0x028E	0x6811    LDR	R1, [R2, #0]
0x0290	0xF46F0070  MVN	R0, #15728640
0x0294	0xEA010000  AND	R0, R1, R0, LSL #0
0x0298	0x6010    STR	R0, [R2, #0]
;Ejercicio3_structs.c, 82 :: 		*apuntador |= (FINPUT<<((13-8)*4));
0x029A	0x6810    LDR	R0, [R2, #0]
0x029C	0xF4400080  ORR	R0, R0, #4194304
0x02A0	0x6010    STR	R0, [R2, #0]
; apuntador end address is: 8 (R2)
;Ejercicio3_structs.c, 87 :: 		pointer->APB2ENR &=~ (1UL<<IOPAENx);
0x02A2	0xF2030218  ADDW	R2, R3, #24
0x02A6	0x6811    LDR	R1, [R2, #0]
0x02A8	0xF06F0004  MVN	R0, #4
0x02AC	0xEA010000  AND	R0, R1, R0, LSL #0
0x02B0	0x6010    STR	R0, [R2, #0]
;Ejercicio3_structs.c, 88 :: 		pointer->APB2ENR |=  (1UL<<IOPAENx);
0x02B2	0xF2030118  ADDW	R1, R3, #24
; pointer end address is: 12 (R3)
0x02B6	0x6808    LDR	R0, [R1, #0]
0x02B8	0xF0400004  ORR	R0, R0, #4
0x02BC	0x6008    STR	R0, [R1, #0]
;Ejercicio3_structs.c, 89 :: 		apuntador=RCC_APB2ENR_DIRx;
; apuntador start address is: 8 (R2)
0x02BE	0x4A18    LDR	R2, [PC, #96]
;Ejercicio3_structs.c, 90 :: 		*apuntador &=~ (1UL<<IOPAENx);           //hABILITA EL PUERTO A
0x02C0	0x6811    LDR	R1, [R2, #0]
0x02C2	0xF06F0004  MVN	R0, #4
0x02C6	0xEA010000  AND	R0, R1, R0, LSL #0
0x02CA	0x6010    STR	R0, [R2, #0]
;Ejercicio3_structs.c, 91 :: 		*apuntador |=  (1UL<<IOPAENx);           //hABILITA EL PUERTO A
0x02CC	0x6810    LDR	R0, [R2, #0]
0x02CE	0xF0400004  ORR	R0, R0, #4
0x02D2	0x6010    STR	R0, [R2, #0]
; apuntador end address is: 8 (R2)
;Ejercicio3_structs.c, 95 :: 		GPIOX=(GPIOX_DEFS_t *)GPIOA_DIR;
; GPIOX start address is: 8 (R2)
0x02D4	0x4A15    LDR	R2, [PC, #84]
;Ejercicio3_structs.c, 96 :: 		GPIOX->CRL &=~(15UL<<((5-0)*4));
0x02D6	0x6811    LDR	R1, [R2, #0]
0x02D8	0xF46F0070  MVN	R0, #15728640
0x02DC	0xEA010000  AND	R0, R1, R0, LSL #0
0x02E0	0x6010    STR	R0, [R2, #0]
;Ejercicio3_structs.c, 97 :: 		GPIOX->CRL |= (GPOPP10MHZ<<((5-0)*4));
0x02E2	0x6810    LDR	R0, [R2, #0]
0x02E4	0xF4401080  ORR	R0, R0, #1048576
0x02E8	0x6010    STR	R0, [R2, #0]
; GPIOX end address is: 8 (R2)
;Ejercicio3_structs.c, 98 :: 		apuntador = GPIOA_CRL_DIR;
; apuntador start address is: 8 (R2)
0x02EA	0x4A10    LDR	R2, [PC, #64]
;Ejercicio3_structs.c, 99 :: 		*apuntador &=~(15UL<<((5-0)*4));
0x02EC	0x6811    LDR	R1, [R2, #0]
0x02EE	0xF46F0070  MVN	R0, #15728640
0x02F2	0xEA010000  AND	R0, R1, R0, LSL #0
0x02F6	0x6010    STR	R0, [R2, #0]
;Ejercicio3_structs.c, 100 :: 		*apuntador |= (GPOPP10MHZ<<((5-0)*4));
0x02F8	0x6810    LDR	R0, [R2, #0]
0x02FA	0xF4401080  ORR	R0, R0, #1048576
0x02FE	0x6010    STR	R0, [R2, #0]
; apuntador end address is: 8 (R2)
;Ejercicio3_structs.c, 103 :: 		GPIOX_ODR=(GPIOX_ODR_t*)GPIOA_ODR_DIRx;
; GPIOX_ODR start address is: 8 (R2)
0x0300	0x4A0B    LDR	R2, [PC, #44]
;Ejercicio3_structs.c, 104 :: 		GPIOX_ODR->ODR5=PRENDER;
0x0302	0x2101    MOVS	R1, #1
0x0304	0x7810    LDRB	R0, [R2, #0]
0x0306	0xF3611045  BFI	R0, R1, #5, #1
0x030A	0x7010    STRB	R0, [R2, #0]
;Ejercicio3_structs.c, 105 :: 		GPIOX_ODR->ODR5=APAGAR;
0x030C	0x2100    MOVS	R1, #0
0x030E	0x7810    LDRB	R0, [R2, #0]
0x0310	0xF3611045  BFI	R0, R1, #5, #1
0x0314	0x7010    STRB	R0, [R2, #0]
; GPIOX_ODR end address is: 8 (R2)
;Ejercicio3_structs.c, 107 :: 		}
L_end_config_maq:
0x0316	0xB001    ADD	SP, SP, #4
0x0318	0x4770    BX	LR
0x031A	0xBF00    NOP
0x031C	0x10004002  	#1073876992
0x0320	0x10184002  	#1073877016
0x0324	0x10004001  	#1073811456
0x0328	0x10044001  	#1073811460
0x032C	0x08004001  	#1073809408
0x0330	0x000C0108  	#17301516
; end of _config_maq
_ini_var:
;Ejercicio3_structs.c, 42 :: 		void ini_var()
0x01CC	0xB081    SUB	SP, SP, #4
;Ejercicio3_structs.c, 44 :: 		LED_USUARIO=PRENDER;
0x01CE	0x2101    MOVS	R1, #1
0x01D0	0xB249    SXTB	R1, R1
0x01D2	0x4809    LDR	R0, [PC, #36]
0x01D4	0x6001    STR	R1, [R0, #0]
;Ejercicio3_structs.c, 45 :: 		Delay_ms(1000);
0x01D6	0xF24B07A9  MOVW	R7, #45225
0x01DA	0xF2C00728  MOVT	R7, #40
0x01DE	0xBF00    NOP
0x01E0	0xBF00    NOP
L_ini_var5:
0x01E2	0x1E7F    SUBS	R7, R7, #1
0x01E4	0xD1FD    BNE	L_ini_var5
0x01E6	0xBF00    NOP
0x01E8	0xBF00    NOP
;Ejercicio3_structs.c, 46 :: 		LED_USUARIO=APAGAR;
0x01EA	0x2100    MOVS	R1, #0
0x01EC	0xB249    SXTB	R1, R1
0x01EE	0x4802    LDR	R0, [PC, #8]
0x01F0	0x6001    STR	R1, [R0, #0]
;Ejercicio3_structs.c, 47 :: 		}
L_end_ini_var:
0x01F2	0xB001    ADD	SP, SP, #4
0x01F4	0x4770    BX	LR
0x01F6	0xBF00    NOP
0x01F8	0x01944221  	GPIOA_ODR+0
; end of _ini_var
_proceso:
;Ejercicio3_structs.c, 34 :: 		void proceso()
0x0130	0xB081    SUB	SP, SP, #4
;Ejercicio3_structs.c, 36 :: 		if(BOTON==PRESIONADO)
0x0132	0x480B    LDR	R0, [PC, #44]
0x0134	0x6800    LDR	R0, [R0, #0]
0x0136	0xB980    CBNZ	R0, L_proceso2
;Ejercicio3_structs.c, 38 :: 		LED_USUARIO= !LED_USUARIO;
0x0138	0x480A    LDR	R0, [PC, #40]
0x013A	0x6800    LDR	R0, [R0, #0]
0x013C	0xF0800101  EOR	R1, R0, #1
0x0140	0xB2C9    UXTB	R1, R1
0x0142	0x4808    LDR	R0, [PC, #32]
0x0144	0x6001    STR	R1, [R0, #0]
;Ejercicio3_structs.c, 39 :: 		Delay_ms(1000);
0x0146	0xF24B07A9  MOVW	R7, #45225
0x014A	0xF2C00728  MOVT	R7, #40
0x014E	0xBF00    NOP
0x0150	0xBF00    NOP
L_proceso3:
0x0152	0x1E7F    SUBS	R7, R7, #1
0x0154	0xD1FD    BNE	L_proceso3
0x0156	0xBF00    NOP
0x0158	0xBF00    NOP
;Ejercicio3_structs.c, 40 :: 		}
L_proceso2:
;Ejercicio3_structs.c, 41 :: 		}
L_end_proceso:
0x015A	0xB001    ADD	SP, SP, #4
0x015C	0x4770    BX	LR
0x015E	0xBF00    NOP
0x0160	0x01344222  	GPIOC_IDR+0
0x0164	0x01944221  	GPIOA_ODR+0
; end of _proceso
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0168	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x016A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x016E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x0172	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x0176	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0178	0xB001    ADD	SP, SP, #4
0x017A	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 385 :: 		
0x0350	0xB082    SUB	SP, SP, #8
0x0352	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 389 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0356	0x4A37    LDR	R2, [PC, #220]
;__Lib_System_101_102_103.c, 390 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0358	0x4B37    LDR	R3, [PC, #220]
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 16 (R4)
0x035A	0x4C38    LDR	R4, [PC, #224]
;__Lib_System_101_102_103.c, 400 :: 		
0x035C	0xF00300F0  AND	R0, R3, #240
;__Lib_System_101_102_103.c, 401 :: 		
0x0360	0x0901    LSRS	R1, R0, #4
;__Lib_System_101_102_103.c, 402 :: 		
0x0362	0x4837    LDR	R0, [PC, #220]
0x0364	0x1840    ADDS	R0, R0, R1
0x0366	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_101_102_103.c, 404 :: 		
0x0368	0xFA04F100  LSL	R1, R4, R0
; Fosc_kHz end address is: 16 (R4)
; presc end address is: 0 (R0)
; SYS_clk start address is: 16 (R4)
0x036C	0x460C    MOV	R4, R1
;__Lib_System_101_102_103.c, 406 :: 		
0x036E	0xF64B3080  MOVW	R0, #48000
0x0372	0x4281    CMP	R1, R0
0x0374	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 407 :: 		
0x0376	0x4833    LDR	R0, [PC, #204]
0x0378	0x6800    LDR	R0, [R0, #0]
0x037A	0xF0400102  ORR	R1, R0, #2
0x037E	0x4831    LDR	R0, [PC, #196]
0x0380	0x6001    STR	R1, [R0, #0]
0x0382	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 408 :: 		
; SYS_clk start address is: 16 (R4)
0x0384	0xF64550C0  MOVW	R0, #24000
0x0388	0x4284    CMP	R4, R0
0x038A	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 409 :: 		
0x038C	0x482D    LDR	R0, [PC, #180]
0x038E	0x6800    LDR	R0, [R0, #0]
0x0390	0xF0400101  ORR	R1, R0, #1
0x0394	0x482B    LDR	R0, [PC, #172]
0x0396	0x6001    STR	R1, [R0, #0]
0x0398	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 411 :: 		
0x039A	0x482A    LDR	R0, [PC, #168]
0x039C	0x6801    LDR	R1, [R0, #0]
0x039E	0xF06F0007  MVN	R0, #7
0x03A2	0x4001    ANDS	R1, R0
0x03A4	0x4827    LDR	R0, [PC, #156]
0x03A6	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 413 :: 		
0x03A8	0xF7FFFEE8  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 415 :: 		
0x03AC	0x4826    LDR	R0, [PC, #152]
0x03AE	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
0x03B0	0x4826    LDR	R0, [PC, #152]
0x03B2	0xEA020100  AND	R1, R2, R0, LSL #0
0x03B6	0x4826    LDR	R0, [PC, #152]
0x03B8	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 418 :: 		
0x03BA	0xF0020001  AND	R0, R2, #1
0x03BE	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x03C0	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 419 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x03C2	0x4823    LDR	R0, [PC, #140]
0x03C4	0x6800    LDR	R0, [R0, #0]
0x03C6	0xF0000002  AND	R0, R0, #2
0x03CA	0x2800    CMP	R0, #0
0x03CC	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 420 :: 		
0x03CE	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 421 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x03D0	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 418 :: 		
0x03D2	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 421 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 423 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x03D4	0xF4023080  AND	R0, R2, #65536
0x03D8	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC250
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 424 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x03DA	0x481D    LDR	R0, [PC, #116]
0x03DC	0x6800    LDR	R0, [R0, #0]
0x03DE	0xF4003000  AND	R0, R0, #131072
0x03E2	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 425 :: 		
0x03E4	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 426 :: 		
0x03E6	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x03E8	0x460A    MOV	R2, R1
0x03EA	0x9901    LDR	R1, [SP, #4]
0x03EC	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC250:
;__Lib_System_101_102_103.c, 423 :: 		
0x03EE	0x9101    STR	R1, [SP, #4]
0x03F0	0x4611    MOV	R1, R2
0x03F2	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 426 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 428 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x03F4	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x03F8	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC251
;__Lib_System_101_102_103.c, 429 :: 		
0x03FA	0x4815    LDR	R0, [PC, #84]
0x03FC	0x6800    LDR	R0, [R0, #0]
0x03FE	0xF0407180  ORR	R1, R0, #16777216
0x0402	0x4813    LDR	R0, [PC, #76]
0x0404	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0406	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 430 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 4 (R1)
0x0408	0x4811    LDR	R0, [PC, #68]
0x040A	0x6800    LDR	R0, [R0, #0]
0x040C	0xF0007000  AND	R0, R0, #33554432
0x0410	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 431 :: 		
0x0412	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 432 :: 		
0x0414	0x460A    MOV	R2, R1
0x0416	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC251:
;__Lib_System_101_102_103.c, 428 :: 		
;__Lib_System_101_102_103.c, 432 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 435 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
; ulRCC_CFGR start address is: 8 (R2)
0x0418	0x480B    LDR	R0, [PC, #44]
0x041A	0x6800    LDR	R0, [R0, #0]
0x041C	0xF000010C  AND	R1, R0, #12
0x0420	0x0090    LSLS	R0, R2, #2
0x0422	0xF000000C  AND	R0, R0, #12
0x0426	0x4281    CMP	R1, R0
0x0428	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 436 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x042A	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC247
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 438 :: 		
L_end_InitialSetUpRCCRCC2:
0x042C	0xF8DDE000  LDR	LR, [SP, #0]
0x0430	0xB002    ADD	SP, SP, #8
0x0432	0x4770    BX	LR
0x0434	0x00810000  	#129
0x0438	0x00000000  	#0
0x043C	0x1F400000  	#8000
0x0440	0x04720000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0444	0x20004002  	FLASH_ACR+0
0x0448	0x10044002  	RCC_CFGR+0
0x044C	0xFFFF000F  	#1048575
0x0450	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 360 :: 		
0x017C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 363 :: 		
0x017E	0x480F    LDR	R0, [PC, #60]
0x0180	0x6800    LDR	R0, [R0, #0]
0x0182	0xF0400101  ORR	R1, R0, #1
0x0186	0x480D    LDR	R0, [PC, #52]
0x0188	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
0x018A	0x490D    LDR	R1, [PC, #52]
0x018C	0x480D    LDR	R0, [PC, #52]
0x018E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 369 :: 		
0x0190	0x480A    LDR	R0, [PC, #40]
0x0192	0x6801    LDR	R1, [R0, #0]
0x0194	0x480C    LDR	R0, [PC, #48]
0x0196	0x4001    ANDS	R1, R0
0x0198	0x4808    LDR	R0, [PC, #32]
0x019A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 372 :: 		
0x019C	0x4807    LDR	R0, [PC, #28]
0x019E	0x6801    LDR	R1, [R0, #0]
0x01A0	0xF46F2080  MVN	R0, #262144
0x01A4	0x4001    ANDS	R1, R0
0x01A6	0x4805    LDR	R0, [PC, #20]
0x01A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
0x01AA	0x4806    LDR	R0, [PC, #24]
0x01AC	0x6801    LDR	R1, [R0, #0]
0x01AE	0xF46F00FE  MVN	R0, #8323072
0x01B2	0x4001    ANDS	R1, R0
0x01B4	0x4803    LDR	R0, [PC, #12]
0x01B6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 379 :: 		
L_end_SystemClockSetDefault:
0x01B8	0xB001    ADD	SP, SP, #4
0x01BA	0x4770    BX	LR
0x01BC	0x10004002  	RCC_CR+0
0x01C0	0x0000F8FF  	#-117506048
0x01C4	0x10044002  	RCC_CFGR+0
0x01C8	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 440 :: 		
0x0334	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 441 :: 		
0x0336	0x4902    LDR	R1, [PC, #8]
0x0338	0x4802    LDR	R0, [PC, #8]
0x033A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 442 :: 		
L_end_InitialSetUpFosc:
0x033C	0xB001    ADD	SP, SP, #4
0x033E	0x4770    BX	LR
0x0340	0x1F400000  	#8000
0x0344	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 311 :: 		
0x0348	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 312 :: 		
L___GenExcept30:
0x034A	0xE7FE    B	L___GenExcept30
;__Lib_System_101_102_103.c, 313 :: 		
L_end___GenExcept:
0x034C	0xB001    ADD	SP, SP, #4
0x034E	0x4770    BX	LR
; end of ___GenExcept
0x0484	0xB500    PUSH	(R14)
0x0486	0xF8DFB010  LDR	R11, [PC, #16]
0x048A	0xF8DFA010  LDR	R10, [PC, #16]
0x048E	0xF7FFFEB5  BL	508
0x0492	0xBD00    POP	(R15)
0x0494	0x4770    BX	LR
0x0496	0xBF00    NOP
0x0498	0x00002000  	#536870912
0x049C	0x00042000  	#536870916
;__Lib_System_101_102_103.c,382 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x0472	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x0476	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x047A	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x047E	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [56]    _proceso
0x0168      [20]    ___CC2DW
0x017C      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x01CC      [48]    _ini_var
0x01FC      [58]    ___FillZeros
0x0238     [252]    _config_maq
0x0334      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0348       [8]    ___GenExcept
0x0350     [260]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x0454      [30]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0472      [16]    __Lib_System_101_102_103_APBAHBPrescTable
