# T-Rex Game in Verilog
### Chrome://dino
## Modules

VGA
 -  Input: clk (100MHz Master Clock)
	   pixel_clk (25MHz pixel clock)
