/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC */
#define ADC_cy_psoc4_sar__CLOCK_DIV_ID 0x00000043u
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 3
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 1
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 6
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_2_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_2_PORT 1
#define ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sarmux_8__VNEG0 0
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL18
#define ADC_intClock__DIV_ID 0x00000043u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define ADC_intClock__PA_DIV_ID 0x000000FFu
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define ADC_IRQ__INTC_MASK 0x2000000u
#define ADC_IRQ__INTC_NUMBER 25u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR6
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* TEST */
#define TEST__0__DR CYREG_GPIO_PRT0_DR
#define TEST__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TEST__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TEST__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TEST__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TEST__0__HSIOM_MASK 0xF0000000u
#define TEST__0__HSIOM_SHIFT 28u
#define TEST__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TEST__0__INTR CYREG_GPIO_PRT0_INTR
#define TEST__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TEST__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define TEST__0__MASK 0x80u
#define TEST__0__PC CYREG_GPIO_PRT0_PC
#define TEST__0__PC2 CYREG_GPIO_PRT0_PC2
#define TEST__0__PORT 0u
#define TEST__0__PS CYREG_GPIO_PRT0_PS
#define TEST__0__SHIFT 7u
#define TEST__DR CYREG_GPIO_PRT0_DR
#define TEST__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TEST__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TEST__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TEST__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TEST__INTR CYREG_GPIO_PRT0_INTR
#define TEST__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TEST__INTSTAT CYREG_GPIO_PRT0_INTR
#define TEST__MASK 0x80u
#define TEST__PC CYREG_GPIO_PRT0_PC
#define TEST__PC2 CYREG_GPIO_PRT0_PC2
#define TEST__PORT 0u
#define TEST__PS CYREG_GPIO_PRT0_PS
#define TEST__SHIFT 7u

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_MASK 0xC0u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0P_IPR0
#define isr_1__INTC_SET_EN_REG CYREG_CM0P_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define isr_2__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define isr_2__INTC_MASK 0x02u
#define isr_2__INTC_NUMBER 1u
#define isr_2__INTC_PRIOR_MASK 0xC000u
#define isr_2__INTC_PRIOR_NUM 3u
#define isr_2__INTC_PRIOR_REG CYREG_CM0P_IPR0
#define isr_2__INTC_SET_EN_REG CYREG_CM0P_ISER
#define isr_2__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* I2C_ST */
#define I2C_ST__0__DR CYREG_GPIO_PRT5_DR
#define I2C_ST__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define I2C_ST__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define I2C_ST__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define I2C_ST__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define I2C_ST__0__HSIOM_MASK 0xF0000000u
#define I2C_ST__0__HSIOM_SHIFT 28u
#define I2C_ST__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_ST__0__INTR CYREG_GPIO_PRT5_INTR
#define I2C_ST__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_ST__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define I2C_ST__0__MASK 0x80u
#define I2C_ST__0__PC CYREG_GPIO_PRT5_PC
#define I2C_ST__0__PC2 CYREG_GPIO_PRT5_PC2
#define I2C_ST__0__PORT 5u
#define I2C_ST__0__PS CYREG_GPIO_PRT5_PS
#define I2C_ST__0__SHIFT 7u
#define I2C_ST__DR CYREG_GPIO_PRT5_DR
#define I2C_ST__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define I2C_ST__DR_INV CYREG_GPIO_PRT5_DR_INV
#define I2C_ST__DR_SET CYREG_GPIO_PRT5_DR_SET
#define I2C_ST__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_ST__INTR CYREG_GPIO_PRT5_INTR
#define I2C_ST__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_ST__INTSTAT CYREG_GPIO_PRT5_INTR
#define I2C_ST__MASK 0x80u
#define I2C_ST__PC CYREG_GPIO_PRT5_PC
#define I2C_ST__PC2 CYREG_GPIO_PRT5_PC2
#define I2C_ST__PORT 5u
#define I2C_ST__PS CYREG_GPIO_PRT5_PS
#define I2C_ST__SHIFT 7u

/* RF_ADC */
#define RF_ADC__0__DR CYREG_GPIO_PRT2_DR
#define RF_ADC__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RF_ADC__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RF_ADC__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RF_ADC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define RF_ADC__0__HSIOM_MASK 0xF0000000u
#define RF_ADC__0__HSIOM_SHIFT 28u
#define RF_ADC__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RF_ADC__0__INTR CYREG_GPIO_PRT2_INTR
#define RF_ADC__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RF_ADC__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define RF_ADC__0__MASK 0x80u
#define RF_ADC__0__PC CYREG_GPIO_PRT2_PC
#define RF_ADC__0__PC2 CYREG_GPIO_PRT2_PC2
#define RF_ADC__0__PORT 2u
#define RF_ADC__0__PS CYREG_GPIO_PRT2_PS
#define RF_ADC__0__SHIFT 7u
#define RF_ADC__DR CYREG_GPIO_PRT2_DR
#define RF_ADC__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RF_ADC__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RF_ADC__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RF_ADC__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RF_ADC__INTR CYREG_GPIO_PRT2_INTR
#define RF_ADC__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RF_ADC__INTSTAT CYREG_GPIO_PRT2_INTR
#define RF_ADC__MASK 0x80u
#define RF_ADC__PC CYREG_GPIO_PRT2_PC
#define RF_ADC__PC2 CYREG_GPIO_PRT2_PC2
#define RF_ADC__PORT 2u
#define RF_ADC__PS CYREG_GPIO_PRT2_PS
#define RF_ADC__SHIFT 7u

/* BAT_ADC */
#define BAT_ADC__0__DR CYREG_GPIO_PRT2_DR
#define BAT_ADC__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BAT_ADC__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BAT_ADC__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BAT_ADC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define BAT_ADC__0__HSIOM_MASK 0x00F00000u
#define BAT_ADC__0__HSIOM_SHIFT 20u
#define BAT_ADC__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BAT_ADC__0__INTR CYREG_GPIO_PRT2_INTR
#define BAT_ADC__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BAT_ADC__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define BAT_ADC__0__MASK 0x20u
#define BAT_ADC__0__PC CYREG_GPIO_PRT2_PC
#define BAT_ADC__0__PC2 CYREG_GPIO_PRT2_PC2
#define BAT_ADC__0__PORT 2u
#define BAT_ADC__0__PS CYREG_GPIO_PRT2_PS
#define BAT_ADC__0__SHIFT 5u
#define BAT_ADC__DR CYREG_GPIO_PRT2_DR
#define BAT_ADC__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BAT_ADC__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BAT_ADC__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BAT_ADC__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BAT_ADC__INTR CYREG_GPIO_PRT2_INTR
#define BAT_ADC__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BAT_ADC__INTSTAT CYREG_GPIO_PRT2_INTR
#define BAT_ADC__MASK 0x20u
#define BAT_ADC__PC CYREG_GPIO_PRT2_PC
#define BAT_ADC__PC2 CYREG_GPIO_PRT2_PC2
#define BAT_ADC__PORT 2u
#define BAT_ADC__PS CYREG_GPIO_PRT2_PS
#define BAT_ADC__SHIFT 5u

/* I2C_SCL */
#define I2C_SCL__0__DR CYREG_GPIO_PRT7_DR
#define I2C_SCL__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define I2C_SCL__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define I2C_SCL__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define I2C_SCL__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define I2C_SCL__0__HSIOM_MASK 0x000000F0u
#define I2C_SCL__0__HSIOM_SHIFT 4u
#define I2C_SCL__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define I2C_SCL__0__INTR CYREG_GPIO_PRT7_INTR
#define I2C_SCL__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define I2C_SCL__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define I2C_SCL__0__MASK 0x02u
#define I2C_SCL__0__PC CYREG_GPIO_PRT7_PC
#define I2C_SCL__0__PC2 CYREG_GPIO_PRT7_PC2
#define I2C_SCL__0__PORT 7u
#define I2C_SCL__0__PS CYREG_GPIO_PRT7_PS
#define I2C_SCL__0__SHIFT 1u
#define I2C_SCL__DR CYREG_GPIO_PRT7_DR
#define I2C_SCL__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define I2C_SCL__DR_INV CYREG_GPIO_PRT7_DR_INV
#define I2C_SCL__DR_SET CYREG_GPIO_PRT7_DR_SET
#define I2C_SCL__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define I2C_SCL__INTR CYREG_GPIO_PRT7_INTR
#define I2C_SCL__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define I2C_SCL__INTSTAT CYREG_GPIO_PRT7_INTR
#define I2C_SCL__MASK 0x02u
#define I2C_SCL__PC CYREG_GPIO_PRT7_PC
#define I2C_SCL__PC2 CYREG_GPIO_PRT7_PC2
#define I2C_SCL__PORT 7u
#define I2C_SCL__PS CYREG_GPIO_PRT7_PS
#define I2C_SCL__SHIFT 1u

/* I2C_SDA */
#define I2C_SDA__0__DR CYREG_GPIO_PRT7_DR
#define I2C_SDA__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define I2C_SDA__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define I2C_SDA__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define I2C_SDA__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define I2C_SDA__0__HSIOM_MASK 0x0000000Fu
#define I2C_SDA__0__HSIOM_SHIFT 0u
#define I2C_SDA__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define I2C_SDA__0__INTR CYREG_GPIO_PRT7_INTR
#define I2C_SDA__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define I2C_SDA__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define I2C_SDA__0__MASK 0x01u
#define I2C_SDA__0__PC CYREG_GPIO_PRT7_PC
#define I2C_SDA__0__PC2 CYREG_GPIO_PRT7_PC2
#define I2C_SDA__0__PORT 7u
#define I2C_SDA__0__PS CYREG_GPIO_PRT7_PS
#define I2C_SDA__0__SHIFT 0u
#define I2C_SDA__DR CYREG_GPIO_PRT7_DR
#define I2C_SDA__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define I2C_SDA__DR_INV CYREG_GPIO_PRT7_DR_INV
#define I2C_SDA__DR_SET CYREG_GPIO_PRT7_DR_SET
#define I2C_SDA__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define I2C_SDA__INTR CYREG_GPIO_PRT7_INTR
#define I2C_SDA__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define I2C_SDA__INTSTAT CYREG_GPIO_PRT7_INTR
#define I2C_SDA__MASK 0x01u
#define I2C_SDA__PC CYREG_GPIO_PRT7_PC
#define I2C_SDA__PC2 CYREG_GPIO_PRT7_PC2
#define I2C_SDA__PORT 7u
#define I2C_SDA__PS CYREG_GPIO_PRT7_PS
#define I2C_SDA__SHIFT 0u

/* OLED_DC */
#define OLED_DC__0__DR CYREG_GPIO_PRT5_DR
#define OLED_DC__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define OLED_DC__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define OLED_DC__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define OLED_DC__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define OLED_DC__0__HSIOM_MASK 0x0000F000u
#define OLED_DC__0__HSIOM_SHIFT 12u
#define OLED_DC__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define OLED_DC__0__INTR CYREG_GPIO_PRT5_INTR
#define OLED_DC__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define OLED_DC__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define OLED_DC__0__MASK 0x08u
#define OLED_DC__0__PC CYREG_GPIO_PRT5_PC
#define OLED_DC__0__PC2 CYREG_GPIO_PRT5_PC2
#define OLED_DC__0__PORT 5u
#define OLED_DC__0__PS CYREG_GPIO_PRT5_PS
#define OLED_DC__0__SHIFT 3u
#define OLED_DC__DR CYREG_GPIO_PRT5_DR
#define OLED_DC__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define OLED_DC__DR_INV CYREG_GPIO_PRT5_DR_INV
#define OLED_DC__DR_SET CYREG_GPIO_PRT5_DR_SET
#define OLED_DC__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define OLED_DC__INTR CYREG_GPIO_PRT5_INTR
#define OLED_DC__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define OLED_DC__INTSTAT CYREG_GPIO_PRT5_INTR
#define OLED_DC__MASK 0x08u
#define OLED_DC__PC CYREG_GPIO_PRT5_PC
#define OLED_DC__PC2 CYREG_GPIO_PRT5_PC2
#define OLED_DC__PORT 5u
#define OLED_DC__PS CYREG_GPIO_PRT5_PS
#define OLED_DC__SHIFT 3u

/* OP1_INT */
#define OP1_INT__0__DR CYREG_GPIO_PRT0_DR
#define OP1_INT__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OP1_INT__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OP1_INT__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OP1_INT__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define OP1_INT__0__HSIOM_MASK 0x0F000000u
#define OP1_INT__0__HSIOM_SHIFT 24u
#define OP1_INT__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OP1_INT__0__INTR CYREG_GPIO_PRT0_INTR
#define OP1_INT__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OP1_INT__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define OP1_INT__0__MASK 0x40u
#define OP1_INT__0__PC CYREG_GPIO_PRT0_PC
#define OP1_INT__0__PC2 CYREG_GPIO_PRT0_PC2
#define OP1_INT__0__PORT 0u
#define OP1_INT__0__PS CYREG_GPIO_PRT0_PS
#define OP1_INT__0__SHIFT 6u
#define OP1_INT__DR CYREG_GPIO_PRT0_DR
#define OP1_INT__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define OP1_INT__DR_INV CYREG_GPIO_PRT0_DR_INV
#define OP1_INT__DR_SET CYREG_GPIO_PRT0_DR_SET
#define OP1_INT__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define OP1_INT__INTR CYREG_GPIO_PRT0_INTR
#define OP1_INT__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define OP1_INT__INTSTAT CYREG_GPIO_PRT0_INTR
#define OP1_INT__MASK 0x40u
#define OP1_INT__PC CYREG_GPIO_PRT0_PC
#define OP1_INT__PC2 CYREG_GPIO_PRT0_PC2
#define OP1_INT__PORT 0u
#define OP1_INT__PS CYREG_GPIO_PRT0_PS
#define OP1_INT__SHIFT 6u

/* OP3_INT */
#define OP3_INT__0__DR CYREG_GPIO_PRT5_DR
#define OP3_INT__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define OP3_INT__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define OP3_INT__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define OP3_INT__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define OP3_INT__0__HSIOM_MASK 0x00000F00u
#define OP3_INT__0__HSIOM_SHIFT 8u
#define OP3_INT__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define OP3_INT__0__INTR CYREG_GPIO_PRT5_INTR
#define OP3_INT__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define OP3_INT__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define OP3_INT__0__MASK 0x04u
#define OP3_INT__0__PC CYREG_GPIO_PRT5_PC
#define OP3_INT__0__PC2 CYREG_GPIO_PRT5_PC2
#define OP3_INT__0__PORT 5u
#define OP3_INT__0__PS CYREG_GPIO_PRT5_PS
#define OP3_INT__0__SHIFT 2u
#define OP3_INT__DR CYREG_GPIO_PRT5_DR
#define OP3_INT__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define OP3_INT__DR_INV CYREG_GPIO_PRT5_DR_INV
#define OP3_INT__DR_SET CYREG_GPIO_PRT5_DR_SET
#define OP3_INT__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define OP3_INT__INTR CYREG_GPIO_PRT5_INTR
#define OP3_INT__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define OP3_INT__INTSTAT CYREG_GPIO_PRT5_INTR
#define OP3_INT__MASK 0x04u
#define OP3_INT__PC CYREG_GPIO_PRT5_PC
#define OP3_INT__PC2 CYREG_GPIO_PRT5_PC2
#define OP3_INT__PORT 5u
#define OP3_INT__PS CYREG_GPIO_PRT5_PS
#define OP3_INT__SHIFT 2u

/* isr_wdt */
#define isr_wdt__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define isr_wdt__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define isr_wdt__INTC_MASK 0x40u
#define isr_wdt__INTC_NUMBER 6u
#define isr_wdt__INTC_PRIOR_MASK 0xC00000u
#define isr_wdt__INTC_PRIOR_NUM 3u
#define isr_wdt__INTC_PRIOR_REG CYREG_CM0P_IPR1
#define isr_wdt__INTC_SET_EN_REG CYREG_CM0P_ISER
#define isr_wdt__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* CapSense */
#define CapSense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__MASK 0x04u
#define CapSense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__0__SHIFT 2u
#define CapSense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__MASK 0x04u
#define CapSense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 2u
#define CapSense_Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__MASK 0x04u
#define CapSense_Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__SHIFT 2u
#define CapSense_CSD__ADC_CTL CYREG_CSD_ADC_CTL
#define CapSense_CSD__CMOD_PAD 1u
#define CapSense_CSD__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD__CSD_NUMBER 0u
#define CapSense_CSD__CSD_STATUS CYREG_CSD_STATUS
#define CapSense_CSD__CSDCMP CYREG_CSD_CSDCMP
#define CapSense_CSD__CSH_TANK_PAD 2u
#define CapSense_CSD__CSHIELD_PAD 4u
#define CapSense_CSD__DEDICATED_IO0 CapSense_CSD__CMOD_PAD
#define CapSense_CSD__HSCMP CYREG_CSD_HSCMP
#define CapSense_CSD__INTR_MASK CYREG_CSD_INTR_MASK
#define CapSense_CSD__REFGEN CYREG_CSD_REFGEN
#define CapSense_CSD__RESULT_VAL1 CYREG_CSD_RESULT_VAL1
#define CapSense_CSD__RESULT_VAL2 CYREG_CSD_RESULT_VAL2
#define CapSense_CSD__SENSE_DUTY CYREG_CSD_SENSE_DUTY
#define CapSense_CSD__SENSE_PERIOD CYREG_CSD_SENSE_PERIOD
#define CapSense_CSD__SEQ_INIT_CNT CYREG_CSD_SEQ_INIT_CNT
#define CapSense_CSD__SEQ_NORM_CNT CYREG_CSD_SEQ_NORM_CNT
#define CapSense_CSD__SEQ_START CYREG_CSD_SEQ_START
#define CapSense_CSD__SEQ_TIME CYREG_CSD_SEQ_TIME
#define CapSense_CSD__SW_AMUXBUF_SEL CYREG_CSD_SW_AMUXBUF_SEL
#define CapSense_CSD__SW_BYP_SEL CYREG_CSD_SW_BYP_SEL
#define CapSense_CSD__SW_CMP_N_SEL CYREG_CSD_SW_CMP_N_SEL
#define CapSense_CSD__SW_CMP_P_SEL CYREG_CSD_SW_CMP_P_SEL
#define CapSense_CSD__SW_DSI_SEL CYREG_CSD_SW_DSI_SEL
#define CapSense_CSD__SW_FW_MOD_SEL CYREG_CSD_SW_FW_MOD_SEL
#define CapSense_CSD__SW_FW_TANK_SEL CYREG_CSD_SW_FW_TANK_SEL
#define CapSense_CSD__SW_HS_N_SEL CYREG_CSD_SW_HS_N_SEL
#define CapSense_CSD__SW_HS_P_SEL CYREG_CSD_SW_HS_P_SEL
#define CapSense_CSD__SW_REFGEN_SEL CYREG_CSD_SW_REFGEN_SEL
#define CapSense_CSD__SW_RES CYREG_CSD_SW_RES
#define CapSense_CSD__SW_SHIELD_SEL CYREG_CSD_SW_SHIELD_SEL
#define CapSense_CSD__VREF_EXT_PAD 8u
#define CapSense_IDACComp__CONFIG CYREG_CSD_CONFIG
#define CapSense_IDACComp__IDAC CYREG_CSD_IDACB
#define CapSense_IDACComp__POSITION 1u
#define CapSense_IDACMod__CONFIG CYREG_CSD_CONFIG
#define CapSense_IDACMod__IDAC CYREG_CSD_IDACA
#define CapSense_IDACMod__POSITION 0u
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define CapSense_ISR__INTC_MASK 0x10000u
#define CapSense_ISR__INTC_NUMBER 16u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC0u
#define CapSense_ISR__INTC_PRIOR_NUM 1u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0P_IPR4
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0P_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define CapSense_ModClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define CapSense_ModClk__DIV_ID 0x00000040u
#define CapSense_ModClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_ModClk__PA_DIV_ID 0x000000FFu
#define CapSense_Sns__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__0__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__0__HSIOM_SHIFT 12u
#define CapSense_Sns__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__0__MASK 0x08u
#define CapSense_Sns__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__0__PORT 4u
#define CapSense_Sns__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__0__SHIFT 3u
#define CapSense_Sns__1__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__1__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__1__HSIOM_SHIFT 0u
#define CapSense_Sns__1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__1__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__1__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__1__MASK 0x01u
#define CapSense_Sns__1__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__1__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__1__PORT 4u
#define CapSense_Sns__1__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__1__SHIFT 0u
#define CapSense_Sns__10__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__10__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__10__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__10__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__10__HSIOM CYREG_HSIOM_PORT_SEL6
#define CapSense_Sns__10__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__10__HSIOM_SHIFT 16u
#define CapSense_Sns__10__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__10__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__10__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__10__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__10__MASK 0x10u
#define CapSense_Sns__10__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__10__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__10__PORT 6u
#define CapSense_Sns__10__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__10__SHIFT 4u
#define CapSense_Sns__11__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__11__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__11__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__11__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__11__HSIOM CYREG_HSIOM_PORT_SEL6
#define CapSense_Sns__11__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__11__HSIOM_SHIFT 8u
#define CapSense_Sns__11__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__11__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__11__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__11__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__11__MASK 0x04u
#define CapSense_Sns__11__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__11__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__11__PORT 6u
#define CapSense_Sns__11__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__11__SHIFT 2u
#define CapSense_Sns__2__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__2__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__2__HSIOM_SHIFT 4u
#define CapSense_Sns__2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__2__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__2__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__2__MASK 0x02u
#define CapSense_Sns__2__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__2__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__2__PORT 4u
#define CapSense_Sns__2__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__2__SHIFT 1u
#define CapSense_Sns__3__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__3__HSIOM_MASK 0xF0000000u
#define CapSense_Sns__3__HSIOM_SHIFT 28u
#define CapSense_Sns__3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__3__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__3__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__3__MASK 0x80u
#define CapSense_Sns__3__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__3__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__3__PORT 3u
#define CapSense_Sns__3__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__3__SHIFT 7u
#define CapSense_Sns__4__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__4__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__4__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__4__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__4__HSIOM_MASK 0x0F000000u
#define CapSense_Sns__4__HSIOM_SHIFT 24u
#define CapSense_Sns__4__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__4__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__4__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__4__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__4__MASK 0x40u
#define CapSense_Sns__4__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__4__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__4__PORT 3u
#define CapSense_Sns__4__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__4__SHIFT 6u
#define CapSense_Sns__5__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__5__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__5__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__5__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__5__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__5__HSIOM_MASK 0x00F00000u
#define CapSense_Sns__5__HSIOM_SHIFT 20u
#define CapSense_Sns__5__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__5__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__5__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__5__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__5__MASK 0x20u
#define CapSense_Sns__5__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__5__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__5__PORT 3u
#define CapSense_Sns__5__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__5__SHIFT 5u
#define CapSense_Sns__6__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__6__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__6__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__6__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__6__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__6__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__6__HSIOM_SHIFT 16u
#define CapSense_Sns__6__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__6__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__6__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__6__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__6__MASK 0x10u
#define CapSense_Sns__6__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__6__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__6__PORT 3u
#define CapSense_Sns__6__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__6__SHIFT 4u
#define CapSense_Sns__7__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__7__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__7__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__7__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__7__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__7__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__7__HSIOM_SHIFT 4u
#define CapSense_Sns__7__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__7__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__7__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__7__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__7__MASK 0x02u
#define CapSense_Sns__7__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__7__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__7__PORT 3u
#define CapSense_Sns__7__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__7__SHIFT 1u
#define CapSense_Sns__8__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__8__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__8__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__8__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__8__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__8__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__8__HSIOM_SHIFT 0u
#define CapSense_Sns__8__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__8__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__8__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__8__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__8__MASK 0x01u
#define CapSense_Sns__8__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__8__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__8__PORT 3u
#define CapSense_Sns__8__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__8__SHIFT 0u
#define CapSense_Sns__9__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__9__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__9__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__9__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__9__HSIOM CYREG_HSIOM_PORT_SEL6
#define CapSense_Sns__9__HSIOM_MASK 0x00F00000u
#define CapSense_Sns__9__HSIOM_SHIFT 20u
#define CapSense_Sns__9__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__9__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__9__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__9__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__9__MASK 0x20u
#define CapSense_Sns__9__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__9__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__9__PORT 6u
#define CapSense_Sns__9__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__9__SHIFT 5u
#define CapSense_Sns__Button0_Sns0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__Button0_Sns0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__Button0_Sns0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__Button0_Sns0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__Button0_Sns0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button0_Sns0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button0_Sns0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button0_Sns0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button0_Sns0__MASK 0x08u
#define CapSense_Sns__Button0_Sns0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__Button0_Sns0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__Button0_Sns0__PORT 4u
#define CapSense_Sns__Button0_Sns0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__Button0_Sns0__SHIFT 3u
#define CapSense_Sns__Button1_Sns0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__Button1_Sns0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__Button1_Sns0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__Button1_Sns0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__Button1_Sns0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button1_Sns0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button1_Sns0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button1_Sns0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button1_Sns0__MASK 0x01u
#define CapSense_Sns__Button1_Sns0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__Button1_Sns0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__Button1_Sns0__PORT 4u
#define CapSense_Sns__Button1_Sns0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__Button1_Sns0__SHIFT 0u
#define CapSense_Sns__Button10_Sns0__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__Button10_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__Button10_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__Button10_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__Button10_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button10_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button10_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button10_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button10_Sns0__MASK 0x10u
#define CapSense_Sns__Button10_Sns0__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__Button10_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__Button10_Sns0__PORT 6u
#define CapSense_Sns__Button10_Sns0__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__Button10_Sns0__SHIFT 4u
#define CapSense_Sns__Button11_Sns0__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__Button11_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__Button11_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__Button11_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__Button11_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button11_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button11_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button11_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button11_Sns0__MASK 0x04u
#define CapSense_Sns__Button11_Sns0__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__Button11_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__Button11_Sns0__PORT 6u
#define CapSense_Sns__Button11_Sns0__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__Button11_Sns0__SHIFT 2u
#define CapSense_Sns__Button2_Sns0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__Button2_Sns0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__Button2_Sns0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__Button2_Sns0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__Button2_Sns0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button2_Sns0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button2_Sns0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button2_Sns0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button2_Sns0__MASK 0x02u
#define CapSense_Sns__Button2_Sns0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__Button2_Sns0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__Button2_Sns0__PORT 4u
#define CapSense_Sns__Button2_Sns0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__Button2_Sns0__SHIFT 1u
#define CapSense_Sns__Button3_Sns0__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button3_Sns0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button3_Sns0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button3_Sns0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button3_Sns0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button3_Sns0__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button3_Sns0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button3_Sns0__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button3_Sns0__MASK 0x80u
#define CapSense_Sns__Button3_Sns0__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button3_Sns0__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button3_Sns0__PORT 3u
#define CapSense_Sns__Button3_Sns0__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button3_Sns0__SHIFT 7u
#define CapSense_Sns__Button4_Sns0__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button4_Sns0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button4_Sns0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button4_Sns0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button4_Sns0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button4_Sns0__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button4_Sns0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button4_Sns0__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button4_Sns0__MASK 0x40u
#define CapSense_Sns__Button4_Sns0__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button4_Sns0__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button4_Sns0__PORT 3u
#define CapSense_Sns__Button4_Sns0__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button4_Sns0__SHIFT 6u
#define CapSense_Sns__Button5_Sns0__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button5_Sns0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button5_Sns0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button5_Sns0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button5_Sns0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button5_Sns0__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button5_Sns0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button5_Sns0__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button5_Sns0__MASK 0x20u
#define CapSense_Sns__Button5_Sns0__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button5_Sns0__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button5_Sns0__PORT 3u
#define CapSense_Sns__Button5_Sns0__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button5_Sns0__SHIFT 5u
#define CapSense_Sns__Button6_Sns0__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button6_Sns0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button6_Sns0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button6_Sns0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button6_Sns0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button6_Sns0__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button6_Sns0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button6_Sns0__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button6_Sns0__MASK 0x10u
#define CapSense_Sns__Button6_Sns0__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button6_Sns0__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button6_Sns0__PORT 3u
#define CapSense_Sns__Button6_Sns0__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button6_Sns0__SHIFT 4u
#define CapSense_Sns__Button7_Sns0__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button7_Sns0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button7_Sns0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button7_Sns0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button7_Sns0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button7_Sns0__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button7_Sns0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button7_Sns0__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button7_Sns0__MASK 0x02u
#define CapSense_Sns__Button7_Sns0__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button7_Sns0__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button7_Sns0__PORT 3u
#define CapSense_Sns__Button7_Sns0__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button7_Sns0__SHIFT 1u
#define CapSense_Sns__Button8_Sns0__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button8_Sns0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button8_Sns0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button8_Sns0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button8_Sns0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button8_Sns0__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button8_Sns0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button8_Sns0__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button8_Sns0__MASK 0x01u
#define CapSense_Sns__Button8_Sns0__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button8_Sns0__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button8_Sns0__PORT 3u
#define CapSense_Sns__Button8_Sns0__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button8_Sns0__SHIFT 0u
#define CapSense_Sns__Button9_Sns0__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__Button9_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__Button9_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__Button9_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__Button9_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button9_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button9_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button9_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button9_Sns0__MASK 0x20u
#define CapSense_Sns__Button9_Sns0__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__Button9_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__Button9_Sns0__PORT 6u
#define CapSense_Sns__Button9_Sns0__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__Button9_Sns0__SHIFT 5u

/* LOCK_INT */
#define LOCK_INT__0__DR CYREG_GPIO_PRT0_DR
#define LOCK_INT__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LOCK_INT__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LOCK_INT__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LOCK_INT__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LOCK_INT__0__HSIOM_MASK 0x0000000Fu
#define LOCK_INT__0__HSIOM_SHIFT 0u
#define LOCK_INT__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__0__INTR CYREG_GPIO_PRT0_INTR
#define LOCK_INT__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LOCK_INT__0__MASK 0x01u
#define LOCK_INT__0__PC CYREG_GPIO_PRT0_PC
#define LOCK_INT__0__PC2 CYREG_GPIO_PRT0_PC2
#define LOCK_INT__0__PORT 0u
#define LOCK_INT__0__PS CYREG_GPIO_PRT0_PS
#define LOCK_INT__0__SHIFT 0u
#define LOCK_INT__1__DR CYREG_GPIO_PRT0_DR
#define LOCK_INT__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LOCK_INT__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LOCK_INT__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LOCK_INT__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define LOCK_INT__1__HSIOM_MASK 0x000000F0u
#define LOCK_INT__1__HSIOM_SHIFT 4u
#define LOCK_INT__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__1__INTR CYREG_GPIO_PRT0_INTR
#define LOCK_INT__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define LOCK_INT__1__MASK 0x02u
#define LOCK_INT__1__PC CYREG_GPIO_PRT0_PC
#define LOCK_INT__1__PC2 CYREG_GPIO_PRT0_PC2
#define LOCK_INT__1__PORT 0u
#define LOCK_INT__1__PS CYREG_GPIO_PRT0_PS
#define LOCK_INT__1__SHIFT 1u
#define LOCK_INT__2__DR CYREG_GPIO_PRT0_DR
#define LOCK_INT__2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LOCK_INT__2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LOCK_INT__2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LOCK_INT__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define LOCK_INT__2__HSIOM_MASK 0x00000F00u
#define LOCK_INT__2__HSIOM_SHIFT 8u
#define LOCK_INT__2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__2__INTR CYREG_GPIO_PRT0_INTR
#define LOCK_INT__2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__2__INTSTAT CYREG_GPIO_PRT0_INTR
#define LOCK_INT__2__MASK 0x04u
#define LOCK_INT__2__PC CYREG_GPIO_PRT0_PC
#define LOCK_INT__2__PC2 CYREG_GPIO_PRT0_PC2
#define LOCK_INT__2__PORT 0u
#define LOCK_INT__2__PS CYREG_GPIO_PRT0_PS
#define LOCK_INT__2__SHIFT 2u
#define LOCK_INT__3__DR CYREG_GPIO_PRT0_DR
#define LOCK_INT__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LOCK_INT__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LOCK_INT__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LOCK_INT__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define LOCK_INT__3__HSIOM_MASK 0x0000F000u
#define LOCK_INT__3__HSIOM_SHIFT 12u
#define LOCK_INT__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__3__INTR CYREG_GPIO_PRT0_INTR
#define LOCK_INT__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define LOCK_INT__3__MASK 0x08u
#define LOCK_INT__3__PC CYREG_GPIO_PRT0_PC
#define LOCK_INT__3__PC2 CYREG_GPIO_PRT0_PC2
#define LOCK_INT__3__PORT 0u
#define LOCK_INT__3__PS CYREG_GPIO_PRT0_PS
#define LOCK_INT__3__SHIFT 3u
#define LOCK_INT__DR CYREG_GPIO_PRT0_DR
#define LOCK_INT__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LOCK_INT__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LOCK_INT__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LOCK_INT__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__INTR CYREG_GPIO_PRT0_INTR
#define LOCK_INT__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__INTSTAT CYREG_GPIO_PRT0_INTR
#define LOCK_INT__LOCK_BNT_INT__DR CYREG_GPIO_PRT0_DR
#define LOCK_INT__LOCK_BNT_INT__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LOCK_INT__LOCK_BNT_INT__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LOCK_INT__LOCK_BNT_INT__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LOCK_INT__LOCK_BNT_INT__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__LOCK_BNT_INT__INTR CYREG_GPIO_PRT0_INTR
#define LOCK_INT__LOCK_BNT_INT__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__LOCK_BNT_INT__INTSTAT CYREG_GPIO_PRT0_INTR
#define LOCK_INT__LOCK_BNT_INT__MASK 0x02u
#define LOCK_INT__LOCK_BNT_INT__PC CYREG_GPIO_PRT0_PC
#define LOCK_INT__LOCK_BNT_INT__PC2 CYREG_GPIO_PRT0_PC2
#define LOCK_INT__LOCK_BNT_INT__PORT 0u
#define LOCK_INT__LOCK_BNT_INT__PS CYREG_GPIO_PRT0_PS
#define LOCK_INT__LOCK_BNT_INT__SHIFT 1u
#define LOCK_INT__LOCK_MODE_INT__DR CYREG_GPIO_PRT0_DR
#define LOCK_INT__LOCK_MODE_INT__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LOCK_INT__LOCK_MODE_INT__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LOCK_INT__LOCK_MODE_INT__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LOCK_INT__LOCK_MODE_INT__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__LOCK_MODE_INT__INTR CYREG_GPIO_PRT0_INTR
#define LOCK_INT__LOCK_MODE_INT__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__LOCK_MODE_INT__INTSTAT CYREG_GPIO_PRT0_INTR
#define LOCK_INT__LOCK_MODE_INT__MASK 0x04u
#define LOCK_INT__LOCK_MODE_INT__PC CYREG_GPIO_PRT0_PC
#define LOCK_INT__LOCK_MODE_INT__PC2 CYREG_GPIO_PRT0_PC2
#define LOCK_INT__LOCK_MODE_INT__PORT 0u
#define LOCK_INT__LOCK_MODE_INT__PS CYREG_GPIO_PRT0_PS
#define LOCK_INT__LOCK_MODE_INT__SHIFT 2u
#define LOCK_INT__LOCK_SLOT_INT__DR CYREG_GPIO_PRT0_DR
#define LOCK_INT__LOCK_SLOT_INT__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LOCK_INT__LOCK_SLOT_INT__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LOCK_INT__LOCK_SLOT_INT__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LOCK_INT__LOCK_SLOT_INT__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__LOCK_SLOT_INT__INTR CYREG_GPIO_PRT0_INTR
#define LOCK_INT__LOCK_SLOT_INT__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__LOCK_SLOT_INT__INTSTAT CYREG_GPIO_PRT0_INTR
#define LOCK_INT__LOCK_SLOT_INT__MASK 0x08u
#define LOCK_INT__LOCK_SLOT_INT__PC CYREG_GPIO_PRT0_PC
#define LOCK_INT__LOCK_SLOT_INT__PC2 CYREG_GPIO_PRT0_PC2
#define LOCK_INT__LOCK_SLOT_INT__PORT 0u
#define LOCK_INT__LOCK_SLOT_INT__PS CYREG_GPIO_PRT0_PS
#define LOCK_INT__LOCK_SLOT_INT__SHIFT 3u
#define LOCK_INT__MASK 0x0Fu
#define LOCK_INT__OP2INT__DR CYREG_GPIO_PRT0_DR
#define LOCK_INT__OP2INT__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LOCK_INT__OP2INT__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LOCK_INT__OP2INT__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LOCK_INT__OP2INT__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__OP2INT__INTR CYREG_GPIO_PRT0_INTR
#define LOCK_INT__OP2INT__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LOCK_INT__OP2INT__INTSTAT CYREG_GPIO_PRT0_INTR
#define LOCK_INT__OP2INT__MASK 0x01u
#define LOCK_INT__OP2INT__PC CYREG_GPIO_PRT0_PC
#define LOCK_INT__OP2INT__PC2 CYREG_GPIO_PRT0_PC2
#define LOCK_INT__OP2INT__PORT 0u
#define LOCK_INT__OP2INT__PS CYREG_GPIO_PRT0_PS
#define LOCK_INT__OP2INT__SHIFT 0u
#define LOCK_INT__PC CYREG_GPIO_PRT0_PC
#define LOCK_INT__PC2 CYREG_GPIO_PRT0_PC2
#define LOCK_INT__PORT 0u
#define LOCK_INT__PS CYREG_GPIO_PRT0_PS
#define LOCK_INT__SHIFT 0u
#define LOCK_INT__SNAP CYREG_GPIO_PRT0_INTR

/* MOTO_ADC */
#define MOTO_ADC__0__DR CYREG_GPIO_PRT2_DR
#define MOTO_ADC__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define MOTO_ADC__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define MOTO_ADC__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define MOTO_ADC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define MOTO_ADC__0__HSIOM_MASK 0x0F000000u
#define MOTO_ADC__0__HSIOM_SHIFT 24u
#define MOTO_ADC__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define MOTO_ADC__0__INTR CYREG_GPIO_PRT2_INTR
#define MOTO_ADC__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define MOTO_ADC__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define MOTO_ADC__0__MASK 0x40u
#define MOTO_ADC__0__PC CYREG_GPIO_PRT2_PC
#define MOTO_ADC__0__PC2 CYREG_GPIO_PRT2_PC2
#define MOTO_ADC__0__PORT 2u
#define MOTO_ADC__0__PS CYREG_GPIO_PRT2_PS
#define MOTO_ADC__0__SHIFT 6u
#define MOTO_ADC__DR CYREG_GPIO_PRT2_DR
#define MOTO_ADC__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define MOTO_ADC__DR_INV CYREG_GPIO_PRT2_DR_INV
#define MOTO_ADC__DR_SET CYREG_GPIO_PRT2_DR_SET
#define MOTO_ADC__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define MOTO_ADC__INTR CYREG_GPIO_PRT2_INTR
#define MOTO_ADC__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define MOTO_ADC__INTSTAT CYREG_GPIO_PRT2_INTR
#define MOTO_ADC__MASK 0x40u
#define MOTO_ADC__PC CYREG_GPIO_PRT2_PC
#define MOTO_ADC__PC2 CYREG_GPIO_PRT2_PC2
#define MOTO_ADC__PORT 2u
#define MOTO_ADC__PS CYREG_GPIO_PRT2_PS
#define MOTO_ADC__SHIFT 6u

/* Opamp_Rf */
#define Opamp_Rf_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define Opamp_Rf_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define Opamp_Rf_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define Opamp_Rf_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define Opamp_Rf_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define Opamp_Rf_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define Opamp_Rf_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define Opamp_Rf_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define Opamp_Rf_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define Opamp_Rf_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define Opamp_Rf_cy_psoc4_abuf__INTR_SHIFT 0u
#define Opamp_Rf_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA0_COMP_TRIM
#define Opamp_Rf_cy_psoc4_abuf__OA_NUMBER 0u
#define Opamp_Rf_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA0_OFFSET_TRIM
#define Opamp_Rf_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES0_CTRL
#define Opamp_Rf_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM
#define Opamp_Rf_cy_psoc4_abuf__OA_SW CYREG_CTBM0_OA0_SW
#define Opamp_Rf_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM0_OA0_SW_CLEAR

/* GPIO_ISR1 */
#define GPIO_ISR1__0__DR CYREG_GPIO_PRT1_DR
#define GPIO_ISR1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GPIO_ISR1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GPIO_ISR1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GPIO_ISR1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define GPIO_ISR1__0__HSIOM_MASK 0x00000F00u
#define GPIO_ISR1__0__HSIOM_SHIFT 8u
#define GPIO_ISR1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__0__INTR CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__0__MASK 0x04u
#define GPIO_ISR1__0__PC CYREG_GPIO_PRT1_PC
#define GPIO_ISR1__0__PC2 CYREG_GPIO_PRT1_PC2
#define GPIO_ISR1__0__PORT 1u
#define GPIO_ISR1__0__PS CYREG_GPIO_PRT1_PS
#define GPIO_ISR1__0__SHIFT 2u
#define GPIO_ISR1__1__DR CYREG_GPIO_PRT1_DR
#define GPIO_ISR1__1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GPIO_ISR1__1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GPIO_ISR1__1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GPIO_ISR1__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define GPIO_ISR1__1__HSIOM_MASK 0x0000F000u
#define GPIO_ISR1__1__HSIOM_SHIFT 12u
#define GPIO_ISR1__1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__1__INTR CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__1__INTSTAT CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__1__MASK 0x08u
#define GPIO_ISR1__1__PC CYREG_GPIO_PRT1_PC
#define GPIO_ISR1__1__PC2 CYREG_GPIO_PRT1_PC2
#define GPIO_ISR1__1__PORT 1u
#define GPIO_ISR1__1__PS CYREG_GPIO_PRT1_PS
#define GPIO_ISR1__1__SHIFT 3u
#define GPIO_ISR1__2__DR CYREG_GPIO_PRT1_DR
#define GPIO_ISR1__2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GPIO_ISR1__2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GPIO_ISR1__2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GPIO_ISR1__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define GPIO_ISR1__2__HSIOM_MASK 0x000F0000u
#define GPIO_ISR1__2__HSIOM_SHIFT 16u
#define GPIO_ISR1__2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__2__INTR CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__2__INTSTAT CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__2__MASK 0x10u
#define GPIO_ISR1__2__PC CYREG_GPIO_PRT1_PC
#define GPIO_ISR1__2__PC2 CYREG_GPIO_PRT1_PC2
#define GPIO_ISR1__2__PORT 1u
#define GPIO_ISR1__2__PS CYREG_GPIO_PRT1_PS
#define GPIO_ISR1__2__SHIFT 4u
#define GPIO_ISR1__3__DR CYREG_GPIO_PRT1_DR
#define GPIO_ISR1__3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GPIO_ISR1__3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GPIO_ISR1__3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GPIO_ISR1__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define GPIO_ISR1__3__HSIOM_MASK 0x00F00000u
#define GPIO_ISR1__3__HSIOM_SHIFT 20u
#define GPIO_ISR1__3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__3__INTR CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__3__INTSTAT CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__3__MASK 0x20u
#define GPIO_ISR1__3__PC CYREG_GPIO_PRT1_PC
#define GPIO_ISR1__3__PC2 CYREG_GPIO_PRT1_PC2
#define GPIO_ISR1__3__PORT 1u
#define GPIO_ISR1__3__PS CYREG_GPIO_PRT1_PS
#define GPIO_ISR1__3__SHIFT 5u
#define GPIO_ISR1__BLE_INT__DR CYREG_GPIO_PRT1_DR
#define GPIO_ISR1__BLE_INT__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GPIO_ISR1__BLE_INT__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GPIO_ISR1__BLE_INT__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GPIO_ISR1__BLE_INT__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__BLE_INT__INTR CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__BLE_INT__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__BLE_INT__INTSTAT CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__BLE_INT__MASK 0x10u
#define GPIO_ISR1__BLE_INT__PC CYREG_GPIO_PRT1_PC
#define GPIO_ISR1__BLE_INT__PC2 CYREG_GPIO_PRT1_PC2
#define GPIO_ISR1__BLE_INT__PORT 1u
#define GPIO_ISR1__BLE_INT__PS CYREG_GPIO_PRT1_PS
#define GPIO_ISR1__BLE_INT__SHIFT 4u
#define GPIO_ISR1__DR CYREG_GPIO_PRT1_DR
#define GPIO_ISR1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GPIO_ISR1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GPIO_ISR1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GPIO_ISR1__EXT_UART_2_INT__DR CYREG_GPIO_PRT1_DR
#define GPIO_ISR1__EXT_UART_2_INT__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GPIO_ISR1__EXT_UART_2_INT__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GPIO_ISR1__EXT_UART_2_INT__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GPIO_ISR1__EXT_UART_2_INT__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__EXT_UART_2_INT__INTR CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__EXT_UART_2_INT__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__EXT_UART_2_INT__INTSTAT CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__EXT_UART_2_INT__MASK 0x08u
#define GPIO_ISR1__EXT_UART_2_INT__PC CYREG_GPIO_PRT1_PC
#define GPIO_ISR1__EXT_UART_2_INT__PC2 CYREG_GPIO_PRT1_PC2
#define GPIO_ISR1__EXT_UART_2_INT__PORT 1u
#define GPIO_ISR1__EXT_UART_2_INT__PS CYREG_GPIO_PRT1_PS
#define GPIO_ISR1__EXT_UART_2_INT__SHIFT 3u
#define GPIO_ISR1__FPC_UART_0_INT__DR CYREG_GPIO_PRT1_DR
#define GPIO_ISR1__FPC_UART_0_INT__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GPIO_ISR1__FPC_UART_0_INT__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GPIO_ISR1__FPC_UART_0_INT__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GPIO_ISR1__FPC_UART_0_INT__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__FPC_UART_0_INT__INTR CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__FPC_UART_0_INT__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__FPC_UART_0_INT__INTSTAT CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__FPC_UART_0_INT__MASK 0x20u
#define GPIO_ISR1__FPC_UART_0_INT__PC CYREG_GPIO_PRT1_PC
#define GPIO_ISR1__FPC_UART_0_INT__PC2 CYREG_GPIO_PRT1_PC2
#define GPIO_ISR1__FPC_UART_0_INT__PORT 1u
#define GPIO_ISR1__FPC_UART_0_INT__PS CYREG_GPIO_PRT1_PS
#define GPIO_ISR1__FPC_UART_0_INT__SHIFT 5u
#define GPIO_ISR1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__INTR CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__INTSTAT CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__KEY_INT__DR CYREG_GPIO_PRT1_DR
#define GPIO_ISR1__KEY_INT__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GPIO_ISR1__KEY_INT__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GPIO_ISR1__KEY_INT__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GPIO_ISR1__KEY_INT__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__KEY_INT__INTR CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__KEY_INT__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GPIO_ISR1__KEY_INT__INTSTAT CYREG_GPIO_PRT1_INTR
#define GPIO_ISR1__KEY_INT__MASK 0x04u
#define GPIO_ISR1__KEY_INT__PC CYREG_GPIO_PRT1_PC
#define GPIO_ISR1__KEY_INT__PC2 CYREG_GPIO_PRT1_PC2
#define GPIO_ISR1__KEY_INT__PORT 1u
#define GPIO_ISR1__KEY_INT__PS CYREG_GPIO_PRT1_PS
#define GPIO_ISR1__KEY_INT__SHIFT 2u
#define GPIO_ISR1__MASK 0x3Cu
#define GPIO_ISR1__PC CYREG_GPIO_PRT1_PC
#define GPIO_ISR1__PC2 CYREG_GPIO_PRT1_PC2
#define GPIO_ISR1__PORT 1u
#define GPIO_ISR1__PS CYREG_GPIO_PRT1_PS
#define GPIO_ISR1__SHIFT 2u
#define GPIO_ISR1__SNAP CYREG_GPIO_PRT1_INTR

/* Opamp_Bat */
#define Opamp_Bat_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define Opamp_Bat_cy_psoc4_abuf__COMP_STAT_SHIFT 16u
#define Opamp_Bat_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define Opamp_Bat_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define Opamp_Bat_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define Opamp_Bat_cy_psoc4_abuf__INTR_MASK_SHIFT 1u
#define Opamp_Bat_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define Opamp_Bat_cy_psoc4_abuf__INTR_MASKED_SHIFT 1u
#define Opamp_Bat_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define Opamp_Bat_cy_psoc4_abuf__INTR_SET_SHIFT 1u
#define Opamp_Bat_cy_psoc4_abuf__INTR_SHIFT 1u
#define Opamp_Bat_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA1_COMP_TRIM
#define Opamp_Bat_cy_psoc4_abuf__OA_NUMBER 1u
#define Opamp_Bat_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA1_OFFSET_TRIM
#define Opamp_Bat_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES1_CTRL
#define Opamp_Bat_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM
#define Opamp_Bat_cy_psoc4_abuf__OA_SW CYREG_CTBM0_OA1_SW
#define Opamp_Bat_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM0_OA1_SW_CLEAR

/* CARD_RESET */
#define CARD_RESET__0__DR CYREG_GPIO_PRT5_DR
#define CARD_RESET__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define CARD_RESET__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define CARD_RESET__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define CARD_RESET__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define CARD_RESET__0__HSIOM_MASK 0x00F00000u
#define CARD_RESET__0__HSIOM_SHIFT 20u
#define CARD_RESET__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define CARD_RESET__0__INTR CYREG_GPIO_PRT5_INTR
#define CARD_RESET__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define CARD_RESET__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define CARD_RESET__0__MASK 0x20u
#define CARD_RESET__0__PC CYREG_GPIO_PRT5_PC
#define CARD_RESET__0__PC2 CYREG_GPIO_PRT5_PC2
#define CARD_RESET__0__PORT 5u
#define CARD_RESET__0__PS CYREG_GPIO_PRT5_PS
#define CARD_RESET__0__SHIFT 5u
#define CARD_RESET__DR CYREG_GPIO_PRT5_DR
#define CARD_RESET__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define CARD_RESET__DR_INV CYREG_GPIO_PRT5_DR_INV
#define CARD_RESET__DR_SET CYREG_GPIO_PRT5_DR_SET
#define CARD_RESET__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define CARD_RESET__INTR CYREG_GPIO_PRT5_INTR
#define CARD_RESET__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define CARD_RESET__INTSTAT CYREG_GPIO_PRT5_INTR
#define CARD_RESET__MASK 0x20u
#define CARD_RESET__PC CYREG_GPIO_PRT5_PC
#define CARD_RESET__PC2 CYREG_GPIO_PRT5_PC2
#define CARD_RESET__PORT 5u
#define CARD_RESET__PS CYREG_GPIO_PRT5_PS
#define CARD_RESET__SHIFT 5u

/* SPI_1_CARD */
#define SPI_1_CARD_miso_m__0__DR CYREG_GPIO_PRT4_DR
#define SPI_1_CARD_miso_m__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_CARD_miso_m__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_CARD_miso_m__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_CARD_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SPI_1_CARD_miso_m__0__HSIOM_GPIO 0u
#define SPI_1_CARD_miso_m__0__HSIOM_MASK 0x00F00000u
#define SPI_1_CARD_miso_m__0__HSIOM_SHIFT 20u
#define SPI_1_CARD_miso_m__0__HSIOM_SPI 14u
#define SPI_1_CARD_miso_m__0__HSIOM_SPI_MISO 14u
#define SPI_1_CARD_miso_m__0__HSIOM_UART 9u
#define SPI_1_CARD_miso_m__0__HSIOM_UART_TX 9u
#define SPI_1_CARD_miso_m__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_miso_m__0__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_miso_m__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_miso_m__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_miso_m__0__MASK 0x20u
#define SPI_1_CARD_miso_m__0__PC CYREG_GPIO_PRT4_PC
#define SPI_1_CARD_miso_m__0__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_CARD_miso_m__0__PORT 4u
#define SPI_1_CARD_miso_m__0__PS CYREG_GPIO_PRT4_PS
#define SPI_1_CARD_miso_m__0__SHIFT 5u
#define SPI_1_CARD_miso_m__DR CYREG_GPIO_PRT4_DR
#define SPI_1_CARD_miso_m__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_CARD_miso_m__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_CARD_miso_m__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_CARD_miso_m__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_miso_m__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_miso_m__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_miso_m__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_miso_m__MASK 0x20u
#define SPI_1_CARD_miso_m__PC CYREG_GPIO_PRT4_PC
#define SPI_1_CARD_miso_m__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_CARD_miso_m__PORT 4u
#define SPI_1_CARD_miso_m__PS CYREG_GPIO_PRT4_PS
#define SPI_1_CARD_miso_m__SHIFT 5u
#define SPI_1_CARD_mosi_m__0__DR CYREG_GPIO_PRT4_DR
#define SPI_1_CARD_mosi_m__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_CARD_mosi_m__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_CARD_mosi_m__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_CARD_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SPI_1_CARD_mosi_m__0__HSIOM_GPIO 0u
#define SPI_1_CARD_mosi_m__0__HSIOM_MASK 0x000F0000u
#define SPI_1_CARD_mosi_m__0__HSIOM_SHIFT 16u
#define SPI_1_CARD_mosi_m__0__HSIOM_SPI 14u
#define SPI_1_CARD_mosi_m__0__HSIOM_SPI_MOSI 14u
#define SPI_1_CARD_mosi_m__0__HSIOM_UART 9u
#define SPI_1_CARD_mosi_m__0__HSIOM_UART_RX 9u
#define SPI_1_CARD_mosi_m__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_mosi_m__0__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_mosi_m__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_mosi_m__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_mosi_m__0__MASK 0x10u
#define SPI_1_CARD_mosi_m__0__PC CYREG_GPIO_PRT4_PC
#define SPI_1_CARD_mosi_m__0__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_CARD_mosi_m__0__PORT 4u
#define SPI_1_CARD_mosi_m__0__PS CYREG_GPIO_PRT4_PS
#define SPI_1_CARD_mosi_m__0__SHIFT 4u
#define SPI_1_CARD_mosi_m__DR CYREG_GPIO_PRT4_DR
#define SPI_1_CARD_mosi_m__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_CARD_mosi_m__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_CARD_mosi_m__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_CARD_mosi_m__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_mosi_m__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_mosi_m__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_mosi_m__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_mosi_m__MASK 0x10u
#define SPI_1_CARD_mosi_m__PC CYREG_GPIO_PRT4_PC
#define SPI_1_CARD_mosi_m__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_CARD_mosi_m__PORT 4u
#define SPI_1_CARD_mosi_m__PS CYREG_GPIO_PRT4_PS
#define SPI_1_CARD_mosi_m__SHIFT 4u
#define SPI_1_CARD_SCB__CTRL CYREG_SCB4_CTRL
#define SPI_1_CARD_SCB__EZ_DATA0 CYREG_SCB4_EZ_DATA0
#define SPI_1_CARD_SCB__EZ_DATA1 CYREG_SCB4_EZ_DATA1
#define SPI_1_CARD_SCB__EZ_DATA10 CYREG_SCB4_EZ_DATA10
#define SPI_1_CARD_SCB__EZ_DATA11 CYREG_SCB4_EZ_DATA11
#define SPI_1_CARD_SCB__EZ_DATA12 CYREG_SCB4_EZ_DATA12
#define SPI_1_CARD_SCB__EZ_DATA13 CYREG_SCB4_EZ_DATA13
#define SPI_1_CARD_SCB__EZ_DATA14 CYREG_SCB4_EZ_DATA14
#define SPI_1_CARD_SCB__EZ_DATA15 CYREG_SCB4_EZ_DATA15
#define SPI_1_CARD_SCB__EZ_DATA16 CYREG_SCB4_EZ_DATA16
#define SPI_1_CARD_SCB__EZ_DATA17 CYREG_SCB4_EZ_DATA17
#define SPI_1_CARD_SCB__EZ_DATA18 CYREG_SCB4_EZ_DATA18
#define SPI_1_CARD_SCB__EZ_DATA19 CYREG_SCB4_EZ_DATA19
#define SPI_1_CARD_SCB__EZ_DATA2 CYREG_SCB4_EZ_DATA2
#define SPI_1_CARD_SCB__EZ_DATA20 CYREG_SCB4_EZ_DATA20
#define SPI_1_CARD_SCB__EZ_DATA21 CYREG_SCB4_EZ_DATA21
#define SPI_1_CARD_SCB__EZ_DATA22 CYREG_SCB4_EZ_DATA22
#define SPI_1_CARD_SCB__EZ_DATA23 CYREG_SCB4_EZ_DATA23
#define SPI_1_CARD_SCB__EZ_DATA24 CYREG_SCB4_EZ_DATA24
#define SPI_1_CARD_SCB__EZ_DATA25 CYREG_SCB4_EZ_DATA25
#define SPI_1_CARD_SCB__EZ_DATA26 CYREG_SCB4_EZ_DATA26
#define SPI_1_CARD_SCB__EZ_DATA27 CYREG_SCB4_EZ_DATA27
#define SPI_1_CARD_SCB__EZ_DATA28 CYREG_SCB4_EZ_DATA28
#define SPI_1_CARD_SCB__EZ_DATA29 CYREG_SCB4_EZ_DATA29
#define SPI_1_CARD_SCB__EZ_DATA3 CYREG_SCB4_EZ_DATA3
#define SPI_1_CARD_SCB__EZ_DATA30 CYREG_SCB4_EZ_DATA30
#define SPI_1_CARD_SCB__EZ_DATA31 CYREG_SCB4_EZ_DATA31
#define SPI_1_CARD_SCB__EZ_DATA4 CYREG_SCB4_EZ_DATA4
#define SPI_1_CARD_SCB__EZ_DATA5 CYREG_SCB4_EZ_DATA5
#define SPI_1_CARD_SCB__EZ_DATA6 CYREG_SCB4_EZ_DATA6
#define SPI_1_CARD_SCB__EZ_DATA7 CYREG_SCB4_EZ_DATA7
#define SPI_1_CARD_SCB__EZ_DATA8 CYREG_SCB4_EZ_DATA8
#define SPI_1_CARD_SCB__EZ_DATA9 CYREG_SCB4_EZ_DATA9
#define SPI_1_CARD_SCB__I2C_CFG CYREG_SCB4_I2C_CFG
#define SPI_1_CARD_SCB__I2C_CTRL CYREG_SCB4_I2C_CTRL
#define SPI_1_CARD_SCB__I2C_M_CMD CYREG_SCB4_I2C_M_CMD
#define SPI_1_CARD_SCB__I2C_S_CMD CYREG_SCB4_I2C_S_CMD
#define SPI_1_CARD_SCB__I2C_STATUS CYREG_SCB4_I2C_STATUS
#define SPI_1_CARD_SCB__INTR_CAUSE CYREG_SCB4_INTR_CAUSE
#define SPI_1_CARD_SCB__INTR_I2C_EC CYREG_SCB4_INTR_I2C_EC
#define SPI_1_CARD_SCB__INTR_I2C_EC_MASK CYREG_SCB4_INTR_I2C_EC_MASK
#define SPI_1_CARD_SCB__INTR_I2C_EC_MASKED CYREG_SCB4_INTR_I2C_EC_MASKED
#define SPI_1_CARD_SCB__INTR_M CYREG_SCB4_INTR_M
#define SPI_1_CARD_SCB__INTR_M_MASK CYREG_SCB4_INTR_M_MASK
#define SPI_1_CARD_SCB__INTR_M_MASKED CYREG_SCB4_INTR_M_MASKED
#define SPI_1_CARD_SCB__INTR_M_SET CYREG_SCB4_INTR_M_SET
#define SPI_1_CARD_SCB__INTR_RX CYREG_SCB4_INTR_RX
#define SPI_1_CARD_SCB__INTR_RX_MASK CYREG_SCB4_INTR_RX_MASK
#define SPI_1_CARD_SCB__INTR_RX_MASKED CYREG_SCB4_INTR_RX_MASKED
#define SPI_1_CARD_SCB__INTR_RX_SET CYREG_SCB4_INTR_RX_SET
#define SPI_1_CARD_SCB__INTR_S CYREG_SCB4_INTR_S
#define SPI_1_CARD_SCB__INTR_S_MASK CYREG_SCB4_INTR_S_MASK
#define SPI_1_CARD_SCB__INTR_S_MASKED CYREG_SCB4_INTR_S_MASKED
#define SPI_1_CARD_SCB__INTR_S_SET CYREG_SCB4_INTR_S_SET
#define SPI_1_CARD_SCB__INTR_SPI_EC CYREG_SCB4_INTR_SPI_EC
#define SPI_1_CARD_SCB__INTR_SPI_EC_MASK CYREG_SCB4_INTR_SPI_EC_MASK
#define SPI_1_CARD_SCB__INTR_SPI_EC_MASKED CYREG_SCB4_INTR_SPI_EC_MASKED
#define SPI_1_CARD_SCB__INTR_TX CYREG_SCB4_INTR_TX
#define SPI_1_CARD_SCB__INTR_TX_MASK CYREG_SCB4_INTR_TX_MASK
#define SPI_1_CARD_SCB__INTR_TX_MASKED CYREG_SCB4_INTR_TX_MASKED
#define SPI_1_CARD_SCB__INTR_TX_SET CYREG_SCB4_INTR_TX_SET
#define SPI_1_CARD_SCB__RX_CTRL CYREG_SCB4_RX_CTRL
#define SPI_1_CARD_SCB__RX_FIFO_CTRL CYREG_SCB4_RX_FIFO_CTRL
#define SPI_1_CARD_SCB__RX_FIFO_RD CYREG_SCB4_RX_FIFO_RD
#define SPI_1_CARD_SCB__RX_FIFO_RD_SILENT CYREG_SCB4_RX_FIFO_RD_SILENT
#define SPI_1_CARD_SCB__RX_FIFO_STATUS CYREG_SCB4_RX_FIFO_STATUS
#define SPI_1_CARD_SCB__RX_MATCH CYREG_SCB4_RX_MATCH
#define SPI_1_CARD_SCB__SPI_CTRL CYREG_SCB4_SPI_CTRL
#define SPI_1_CARD_SCB__SPI_STATUS CYREG_SCB4_SPI_STATUS
#define SPI_1_CARD_SCB__SS0_POSISTION 0u
#define SPI_1_CARD_SCB__SS1_POSISTION 1u
#define SPI_1_CARD_SCB__SS2_POSISTION 2u
#define SPI_1_CARD_SCB__SS3_POSISTION 3u
#define SPI_1_CARD_SCB__STATUS CYREG_SCB4_STATUS
#define SPI_1_CARD_SCB__TX_CTRL CYREG_SCB4_TX_CTRL
#define SPI_1_CARD_SCB__TX_FIFO_CTRL CYREG_SCB4_TX_FIFO_CTRL
#define SPI_1_CARD_SCB__TX_FIFO_STATUS CYREG_SCB4_TX_FIFO_STATUS
#define SPI_1_CARD_SCB__TX_FIFO_WR CYREG_SCB4_TX_FIFO_WR
#define SPI_1_CARD_SCB__UART_CTRL CYREG_SCB4_UART_CTRL
#define SPI_1_CARD_SCB__UART_FLOW_CTRL CYREG_SCB4_UART_FLOW_CTRL
#define SPI_1_CARD_SCB__UART_RX_CTRL CYREG_SCB4_UART_RX_CTRL
#define SPI_1_CARD_SCB__UART_RX_STATUS CYREG_SCB4_UART_RX_STATUS
#define SPI_1_CARD_SCB__UART_TX_CTRL CYREG_SCB4_UART_TX_CTRL
#define SPI_1_CARD_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define SPI_1_CARD_SCBCLK__DIV_ID 0x00000041u
#define SPI_1_CARD_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define SPI_1_CARD_SCBCLK__PA_DIV_ID 0x000000FFu
#define SPI_1_CARD_sclk_m__0__DR CYREG_GPIO_PRT4_DR
#define SPI_1_CARD_sclk_m__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_CARD_sclk_m__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_CARD_sclk_m__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_CARD_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SPI_1_CARD_sclk_m__0__HSIOM_GPIO 0u
#define SPI_1_CARD_sclk_m__0__HSIOM_MASK 0x0F000000u
#define SPI_1_CARD_sclk_m__0__HSIOM_SHIFT 24u
#define SPI_1_CARD_sclk_m__0__HSIOM_SPI 14u
#define SPI_1_CARD_sclk_m__0__HSIOM_SPI_CLK 14u
#define SPI_1_CARD_sclk_m__0__HSIOM_UART 9u
#define SPI_1_CARD_sclk_m__0__HSIOM_UART_CTS 9u
#define SPI_1_CARD_sclk_m__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_sclk_m__0__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_sclk_m__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_sclk_m__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_sclk_m__0__MASK 0x40u
#define SPI_1_CARD_sclk_m__0__PC CYREG_GPIO_PRT4_PC
#define SPI_1_CARD_sclk_m__0__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_CARD_sclk_m__0__PORT 4u
#define SPI_1_CARD_sclk_m__0__PS CYREG_GPIO_PRT4_PS
#define SPI_1_CARD_sclk_m__0__SHIFT 6u
#define SPI_1_CARD_sclk_m__DR CYREG_GPIO_PRT4_DR
#define SPI_1_CARD_sclk_m__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_CARD_sclk_m__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_CARD_sclk_m__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_CARD_sclk_m__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_sclk_m__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_sclk_m__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_sclk_m__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_sclk_m__MASK 0x40u
#define SPI_1_CARD_sclk_m__PC CYREG_GPIO_PRT4_PC
#define SPI_1_CARD_sclk_m__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_CARD_sclk_m__PORT 4u
#define SPI_1_CARD_sclk_m__PS CYREG_GPIO_PRT4_PS
#define SPI_1_CARD_sclk_m__SHIFT 6u
#define SPI_1_CARD_ss0_m__0__DR CYREG_GPIO_PRT4_DR
#define SPI_1_CARD_ss0_m__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_CARD_ss0_m__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_CARD_ss0_m__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_CARD_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SPI_1_CARD_ss0_m__0__HSIOM_GPIO 0u
#define SPI_1_CARD_ss0_m__0__HSIOM_MASK 0xF0000000u
#define SPI_1_CARD_ss0_m__0__HSIOM_SHIFT 28u
#define SPI_1_CARD_ss0_m__0__HSIOM_SPI 14u
#define SPI_1_CARD_ss0_m__0__HSIOM_SPI_SELECT0 14u
#define SPI_1_CARD_ss0_m__0__HSIOM_UART 9u
#define SPI_1_CARD_ss0_m__0__HSIOM_UART_RTS 9u
#define SPI_1_CARD_ss0_m__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_ss0_m__0__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_ss0_m__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_ss0_m__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_ss0_m__0__MASK 0x80u
#define SPI_1_CARD_ss0_m__0__PC CYREG_GPIO_PRT4_PC
#define SPI_1_CARD_ss0_m__0__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_CARD_ss0_m__0__PORT 4u
#define SPI_1_CARD_ss0_m__0__PS CYREG_GPIO_PRT4_PS
#define SPI_1_CARD_ss0_m__0__SHIFT 7u
#define SPI_1_CARD_ss0_m__DR CYREG_GPIO_PRT4_DR
#define SPI_1_CARD_ss0_m__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_CARD_ss0_m__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_CARD_ss0_m__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_CARD_ss0_m__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_ss0_m__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_ss0_m__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_CARD_ss0_m__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_CARD_ss0_m__MASK 0x80u
#define SPI_1_CARD_ss0_m__PC CYREG_GPIO_PRT4_PC
#define SPI_1_CARD_ss0_m__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_CARD_ss0_m__PORT 4u
#define SPI_1_CARD_ss0_m__PS CYREG_GPIO_PRT4_PS
#define SPI_1_CARD_ss0_m__SHIFT 7u

/* UART_0_FPC */
#define UART_0_FPC_rx__0__DR CYREG_GPIO_PRT6_DR
#define UART_0_FPC_rx__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define UART_0_FPC_rx__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define UART_0_FPC_rx__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define UART_0_FPC_rx__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define UART_0_FPC_rx__0__HSIOM_GPIO 0u
#define UART_0_FPC_rx__0__HSIOM_I2C 14u
#define UART_0_FPC_rx__0__HSIOM_I2C_SCL 14u
#define UART_0_FPC_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_0_FPC_rx__0__HSIOM_SHIFT 0u
#define UART_0_FPC_rx__0__HSIOM_SPI 15u
#define UART_0_FPC_rx__0__HSIOM_SPI_MOSI 15u
#define UART_0_FPC_rx__0__HSIOM_UART 9u
#define UART_0_FPC_rx__0__HSIOM_UART_RX 9u
#define UART_0_FPC_rx__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_0_FPC_rx__0__INTR CYREG_GPIO_PRT6_INTR
#define UART_0_FPC_rx__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_0_FPC_rx__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define UART_0_FPC_rx__0__MASK 0x01u
#define UART_0_FPC_rx__0__PC CYREG_GPIO_PRT6_PC
#define UART_0_FPC_rx__0__PC2 CYREG_GPIO_PRT6_PC2
#define UART_0_FPC_rx__0__PORT 6u
#define UART_0_FPC_rx__0__PS CYREG_GPIO_PRT6_PS
#define UART_0_FPC_rx__0__SHIFT 0u
#define UART_0_FPC_rx__DR CYREG_GPIO_PRT6_DR
#define UART_0_FPC_rx__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define UART_0_FPC_rx__DR_INV CYREG_GPIO_PRT6_DR_INV
#define UART_0_FPC_rx__DR_SET CYREG_GPIO_PRT6_DR_SET
#define UART_0_FPC_rx__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_0_FPC_rx__INTR CYREG_GPIO_PRT6_INTR
#define UART_0_FPC_rx__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_0_FPC_rx__INTSTAT CYREG_GPIO_PRT6_INTR
#define UART_0_FPC_rx__MASK 0x01u
#define UART_0_FPC_rx__PC CYREG_GPIO_PRT6_PC
#define UART_0_FPC_rx__PC2 CYREG_GPIO_PRT6_PC2
#define UART_0_FPC_rx__PORT 6u
#define UART_0_FPC_rx__PS CYREG_GPIO_PRT6_PS
#define UART_0_FPC_rx__SHIFT 0u
#define UART_0_FPC_SCB__CTRL CYREG_SCB3_CTRL
#define UART_0_FPC_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define UART_0_FPC_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define UART_0_FPC_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define UART_0_FPC_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define UART_0_FPC_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define UART_0_FPC_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define UART_0_FPC_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define UART_0_FPC_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define UART_0_FPC_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define UART_0_FPC_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define UART_0_FPC_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define UART_0_FPC_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define UART_0_FPC_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define UART_0_FPC_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define UART_0_FPC_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define UART_0_FPC_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define UART_0_FPC_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define UART_0_FPC_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define UART_0_FPC_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define UART_0_FPC_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define UART_0_FPC_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define UART_0_FPC_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define UART_0_FPC_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define UART_0_FPC_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define UART_0_FPC_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define UART_0_FPC_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define UART_0_FPC_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define UART_0_FPC_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define UART_0_FPC_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define UART_0_FPC_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define UART_0_FPC_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define UART_0_FPC_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define UART_0_FPC_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define UART_0_FPC_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define UART_0_FPC_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define UART_0_FPC_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define UART_0_FPC_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define UART_0_FPC_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define UART_0_FPC_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define UART_0_FPC_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define UART_0_FPC_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define UART_0_FPC_SCB__INTR_M CYREG_SCB3_INTR_M
#define UART_0_FPC_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define UART_0_FPC_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define UART_0_FPC_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define UART_0_FPC_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define UART_0_FPC_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define UART_0_FPC_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define UART_0_FPC_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define UART_0_FPC_SCB__INTR_S CYREG_SCB3_INTR_S
#define UART_0_FPC_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define UART_0_FPC_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define UART_0_FPC_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define UART_0_FPC_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define UART_0_FPC_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define UART_0_FPC_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define UART_0_FPC_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define UART_0_FPC_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define UART_0_FPC_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define UART_0_FPC_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define UART_0_FPC_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define UART_0_FPC_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define UART_0_FPC_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define UART_0_FPC_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define UART_0_FPC_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define UART_0_FPC_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define UART_0_FPC_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define UART_0_FPC_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define UART_0_FPC_SCB__SS0_POSISTION 0u
#define UART_0_FPC_SCB__SS1_POSISTION 1u
#define UART_0_FPC_SCB__SS2_POSISTION 2u
#define UART_0_FPC_SCB__SS3_POSISTION 3u
#define UART_0_FPC_SCB__STATUS CYREG_SCB3_STATUS
#define UART_0_FPC_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define UART_0_FPC_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define UART_0_FPC_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define UART_0_FPC_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define UART_0_FPC_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define UART_0_FPC_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define UART_0_FPC_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define UART_0_FPC_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define UART_0_FPC_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL
#define UART_0_FPC_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define UART_0_FPC_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define UART_0_FPC_SCB_IRQ__INTC_MASK 0x400u
#define UART_0_FPC_SCB_IRQ__INTC_NUMBER 10u
#define UART_0_FPC_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define UART_0_FPC_SCB_IRQ__INTC_PRIOR_NUM 3u
#define UART_0_FPC_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR2
#define UART_0_FPC_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define UART_0_FPC_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define UART_0_FPC_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define UART_0_FPC_SCBCLK__DIV_ID 0x00000045u
#define UART_0_FPC_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL5
#define UART_0_FPC_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_0_FPC_tx__0__DR CYREG_GPIO_PRT6_DR
#define UART_0_FPC_tx__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define UART_0_FPC_tx__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define UART_0_FPC_tx__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define UART_0_FPC_tx__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define UART_0_FPC_tx__0__HSIOM_GPIO 0u
#define UART_0_FPC_tx__0__HSIOM_I2C 14u
#define UART_0_FPC_tx__0__HSIOM_I2C_SDA 14u
#define UART_0_FPC_tx__0__HSIOM_MASK 0x000000F0u
#define UART_0_FPC_tx__0__HSIOM_SHIFT 4u
#define UART_0_FPC_tx__0__HSIOM_SPI 15u
#define UART_0_FPC_tx__0__HSIOM_SPI_MISO 15u
#define UART_0_FPC_tx__0__HSIOM_UART 9u
#define UART_0_FPC_tx__0__HSIOM_UART_TX 9u
#define UART_0_FPC_tx__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_0_FPC_tx__0__INTR CYREG_GPIO_PRT6_INTR
#define UART_0_FPC_tx__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_0_FPC_tx__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define UART_0_FPC_tx__0__MASK 0x02u
#define UART_0_FPC_tx__0__PC CYREG_GPIO_PRT6_PC
#define UART_0_FPC_tx__0__PC2 CYREG_GPIO_PRT6_PC2
#define UART_0_FPC_tx__0__PORT 6u
#define UART_0_FPC_tx__0__PS CYREG_GPIO_PRT6_PS
#define UART_0_FPC_tx__0__SHIFT 1u
#define UART_0_FPC_tx__DR CYREG_GPIO_PRT6_DR
#define UART_0_FPC_tx__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define UART_0_FPC_tx__DR_INV CYREG_GPIO_PRT6_DR_INV
#define UART_0_FPC_tx__DR_SET CYREG_GPIO_PRT6_DR_SET
#define UART_0_FPC_tx__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_0_FPC_tx__INTR CYREG_GPIO_PRT6_INTR
#define UART_0_FPC_tx__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_0_FPC_tx__INTSTAT CYREG_GPIO_PRT6_INTR
#define UART_0_FPC_tx__MASK 0x02u
#define UART_0_FPC_tx__PC CYREG_GPIO_PRT6_PC
#define UART_0_FPC_tx__PC2 CYREG_GPIO_PRT6_PC2
#define UART_0_FPC_tx__PORT 6u
#define UART_0_FPC_tx__PS CYREG_GPIO_PRT6_PS
#define UART_0_FPC_tx__SHIFT 1u

/* UART_1_BLE */
#define UART_1_BLE_rx__0__DR CYREG_GPIO_PRT1_DR
#define UART_1_BLE_rx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_1_BLE_rx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_1_BLE_rx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_1_BLE_rx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_1_BLE_rx__0__HSIOM_GPIO 0u
#define UART_1_BLE_rx__0__HSIOM_I2C 14u
#define UART_1_BLE_rx__0__HSIOM_I2C_SCL 14u
#define UART_1_BLE_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_1_BLE_rx__0__HSIOM_SHIFT 0u
#define UART_1_BLE_rx__0__HSIOM_SPI 15u
#define UART_1_BLE_rx__0__HSIOM_SPI_MOSI 15u
#define UART_1_BLE_rx__0__HSIOM_UART 9u
#define UART_1_BLE_rx__0__HSIOM_UART_RX 9u
#define UART_1_BLE_rx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_1_BLE_rx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_1_BLE_rx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_1_BLE_rx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_1_BLE_rx__0__MASK 0x01u
#define UART_1_BLE_rx__0__PC CYREG_GPIO_PRT1_PC
#define UART_1_BLE_rx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_1_BLE_rx__0__PORT 1u
#define UART_1_BLE_rx__0__PS CYREG_GPIO_PRT1_PS
#define UART_1_BLE_rx__0__SHIFT 0u
#define UART_1_BLE_rx__DR CYREG_GPIO_PRT1_DR
#define UART_1_BLE_rx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_1_BLE_rx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_1_BLE_rx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_1_BLE_rx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_1_BLE_rx__INTR CYREG_GPIO_PRT1_INTR
#define UART_1_BLE_rx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_1_BLE_rx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_1_BLE_rx__MASK 0x01u
#define UART_1_BLE_rx__PC CYREG_GPIO_PRT1_PC
#define UART_1_BLE_rx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_1_BLE_rx__PORT 1u
#define UART_1_BLE_rx__PS CYREG_GPIO_PRT1_PS
#define UART_1_BLE_rx__SHIFT 0u
#define UART_1_BLE_SCB__CTRL CYREG_SCB0_CTRL
#define UART_1_BLE_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_1_BLE_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_1_BLE_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_1_BLE_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_1_BLE_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_1_BLE_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_1_BLE_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_1_BLE_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_1_BLE_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_1_BLE_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_1_BLE_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_1_BLE_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_1_BLE_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_1_BLE_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_1_BLE_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_1_BLE_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_1_BLE_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_1_BLE_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_1_BLE_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_1_BLE_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_1_BLE_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_1_BLE_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_1_BLE_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_1_BLE_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_1_BLE_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_1_BLE_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_1_BLE_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_1_BLE_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_1_BLE_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_1_BLE_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_1_BLE_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_1_BLE_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_1_BLE_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_1_BLE_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_1_BLE_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_1_BLE_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_1_BLE_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_1_BLE_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_1_BLE_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_1_BLE_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_1_BLE_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_1_BLE_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_1_BLE_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_1_BLE_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_1_BLE_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_1_BLE_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_1_BLE_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_1_BLE_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_1_BLE_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_1_BLE_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_1_BLE_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_1_BLE_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_1_BLE_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_1_BLE_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_1_BLE_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_1_BLE_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_1_BLE_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_1_BLE_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_1_BLE_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_1_BLE_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_1_BLE_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_1_BLE_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_1_BLE_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_1_BLE_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_1_BLE_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_1_BLE_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_1_BLE_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_1_BLE_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_1_BLE_SCB__SS0_POSISTION 0u
#define UART_1_BLE_SCB__SS1_POSISTION 1u
#define UART_1_BLE_SCB__SS2_POSISTION 2u
#define UART_1_BLE_SCB__SS3_POSISTION 3u
#define UART_1_BLE_SCB__STATUS CYREG_SCB0_STATUS
#define UART_1_BLE_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_1_BLE_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_1_BLE_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_1_BLE_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_1_BLE_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_1_BLE_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_1_BLE_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_1_BLE_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_1_BLE_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define UART_1_BLE_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define UART_1_BLE_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define UART_1_BLE_SCB_IRQ__INTC_MASK 0x80u
#define UART_1_BLE_SCB_IRQ__INTC_NUMBER 7u
#define UART_1_BLE_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define UART_1_BLE_SCB_IRQ__INTC_PRIOR_NUM 3u
#define UART_1_BLE_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR1
#define UART_1_BLE_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define UART_1_BLE_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define UART_1_BLE_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL0
#define UART_1_BLE_SCBCLK__DIV_ID 0x00000046u
#define UART_1_BLE_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL6
#define UART_1_BLE_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_1_BLE_tx__0__DR CYREG_GPIO_PRT1_DR
#define UART_1_BLE_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_1_BLE_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_1_BLE_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_1_BLE_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_1_BLE_tx__0__HSIOM_GPIO 0u
#define UART_1_BLE_tx__0__HSIOM_I2C 14u
#define UART_1_BLE_tx__0__HSIOM_I2C_SDA 14u
#define UART_1_BLE_tx__0__HSIOM_MASK 0x000000F0u
#define UART_1_BLE_tx__0__HSIOM_SHIFT 4u
#define UART_1_BLE_tx__0__HSIOM_SPI 15u
#define UART_1_BLE_tx__0__HSIOM_SPI_MISO 15u
#define UART_1_BLE_tx__0__HSIOM_UART 9u
#define UART_1_BLE_tx__0__HSIOM_UART_TX 9u
#define UART_1_BLE_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_1_BLE_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_1_BLE_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_1_BLE_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_1_BLE_tx__0__MASK 0x02u
#define UART_1_BLE_tx__0__PC CYREG_GPIO_PRT1_PC
#define UART_1_BLE_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_1_BLE_tx__0__PORT 1u
#define UART_1_BLE_tx__0__PS CYREG_GPIO_PRT1_PS
#define UART_1_BLE_tx__0__SHIFT 1u
#define UART_1_BLE_tx__DR CYREG_GPIO_PRT1_DR
#define UART_1_BLE_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_1_BLE_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_1_BLE_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_1_BLE_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_1_BLE_tx__INTR CYREG_GPIO_PRT1_INTR
#define UART_1_BLE_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_1_BLE_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_1_BLE_tx__MASK 0x02u
#define UART_1_BLE_tx__PC CYREG_GPIO_PRT1_PC
#define UART_1_BLE_tx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_1_BLE_tx__PORT 1u
#define UART_1_BLE_tx__PS CYREG_GPIO_PRT1_PS
#define UART_1_BLE_tx__SHIFT 1u

/* UART_2_EXT */
#define UART_2_EXT_rx__0__DR CYREG_GPIO_PRT5_DR
#define UART_2_EXT_rx__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_2_EXT_rx__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_2_EXT_rx__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_2_EXT_rx__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define UART_2_EXT_rx__0__HSIOM_GPIO 0u
#define UART_2_EXT_rx__0__HSIOM_I2C 14u
#define UART_2_EXT_rx__0__HSIOM_I2C_SCL 14u
#define UART_2_EXT_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_2_EXT_rx__0__HSIOM_SHIFT 0u
#define UART_2_EXT_rx__0__HSIOM_SPI 15u
#define UART_2_EXT_rx__0__HSIOM_SPI_MOSI 15u
#define UART_2_EXT_rx__0__HSIOM_UART 11u
#define UART_2_EXT_rx__0__HSIOM_UART_RX 11u
#define UART_2_EXT_rx__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_2_EXT_rx__0__INTR CYREG_GPIO_PRT5_INTR
#define UART_2_EXT_rx__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_2_EXT_rx__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_2_EXT_rx__0__MASK 0x01u
#define UART_2_EXT_rx__0__PC CYREG_GPIO_PRT5_PC
#define UART_2_EXT_rx__0__PC2 CYREG_GPIO_PRT5_PC2
#define UART_2_EXT_rx__0__PORT 5u
#define UART_2_EXT_rx__0__PS CYREG_GPIO_PRT5_PS
#define UART_2_EXT_rx__0__SHIFT 0u
#define UART_2_EXT_rx__DR CYREG_GPIO_PRT5_DR
#define UART_2_EXT_rx__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_2_EXT_rx__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_2_EXT_rx__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_2_EXT_rx__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_2_EXT_rx__INTR CYREG_GPIO_PRT5_INTR
#define UART_2_EXT_rx__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_2_EXT_rx__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_2_EXT_rx__MASK 0x01u
#define UART_2_EXT_rx__PC CYREG_GPIO_PRT5_PC
#define UART_2_EXT_rx__PC2 CYREG_GPIO_PRT5_PC2
#define UART_2_EXT_rx__PORT 5u
#define UART_2_EXT_rx__PS CYREG_GPIO_PRT5_PS
#define UART_2_EXT_rx__SHIFT 0u
#define UART_2_EXT_SCB__CTRL CYREG_SCB2_CTRL
#define UART_2_EXT_SCB__EZ_DATA0 CYREG_SCB2_EZ_DATA0
#define UART_2_EXT_SCB__EZ_DATA1 CYREG_SCB2_EZ_DATA1
#define UART_2_EXT_SCB__EZ_DATA10 CYREG_SCB2_EZ_DATA10
#define UART_2_EXT_SCB__EZ_DATA11 CYREG_SCB2_EZ_DATA11
#define UART_2_EXT_SCB__EZ_DATA12 CYREG_SCB2_EZ_DATA12
#define UART_2_EXT_SCB__EZ_DATA13 CYREG_SCB2_EZ_DATA13
#define UART_2_EXT_SCB__EZ_DATA14 CYREG_SCB2_EZ_DATA14
#define UART_2_EXT_SCB__EZ_DATA15 CYREG_SCB2_EZ_DATA15
#define UART_2_EXT_SCB__EZ_DATA16 CYREG_SCB2_EZ_DATA16
#define UART_2_EXT_SCB__EZ_DATA17 CYREG_SCB2_EZ_DATA17
#define UART_2_EXT_SCB__EZ_DATA18 CYREG_SCB2_EZ_DATA18
#define UART_2_EXT_SCB__EZ_DATA19 CYREG_SCB2_EZ_DATA19
#define UART_2_EXT_SCB__EZ_DATA2 CYREG_SCB2_EZ_DATA2
#define UART_2_EXT_SCB__EZ_DATA20 CYREG_SCB2_EZ_DATA20
#define UART_2_EXT_SCB__EZ_DATA21 CYREG_SCB2_EZ_DATA21
#define UART_2_EXT_SCB__EZ_DATA22 CYREG_SCB2_EZ_DATA22
#define UART_2_EXT_SCB__EZ_DATA23 CYREG_SCB2_EZ_DATA23
#define UART_2_EXT_SCB__EZ_DATA24 CYREG_SCB2_EZ_DATA24
#define UART_2_EXT_SCB__EZ_DATA25 CYREG_SCB2_EZ_DATA25
#define UART_2_EXT_SCB__EZ_DATA26 CYREG_SCB2_EZ_DATA26
#define UART_2_EXT_SCB__EZ_DATA27 CYREG_SCB2_EZ_DATA27
#define UART_2_EXT_SCB__EZ_DATA28 CYREG_SCB2_EZ_DATA28
#define UART_2_EXT_SCB__EZ_DATA29 CYREG_SCB2_EZ_DATA29
#define UART_2_EXT_SCB__EZ_DATA3 CYREG_SCB2_EZ_DATA3
#define UART_2_EXT_SCB__EZ_DATA30 CYREG_SCB2_EZ_DATA30
#define UART_2_EXT_SCB__EZ_DATA31 CYREG_SCB2_EZ_DATA31
#define UART_2_EXT_SCB__EZ_DATA4 CYREG_SCB2_EZ_DATA4
#define UART_2_EXT_SCB__EZ_DATA5 CYREG_SCB2_EZ_DATA5
#define UART_2_EXT_SCB__EZ_DATA6 CYREG_SCB2_EZ_DATA6
#define UART_2_EXT_SCB__EZ_DATA7 CYREG_SCB2_EZ_DATA7
#define UART_2_EXT_SCB__EZ_DATA8 CYREG_SCB2_EZ_DATA8
#define UART_2_EXT_SCB__EZ_DATA9 CYREG_SCB2_EZ_DATA9
#define UART_2_EXT_SCB__I2C_CFG CYREG_SCB2_I2C_CFG
#define UART_2_EXT_SCB__I2C_CTRL CYREG_SCB2_I2C_CTRL
#define UART_2_EXT_SCB__I2C_M_CMD CYREG_SCB2_I2C_M_CMD
#define UART_2_EXT_SCB__I2C_S_CMD CYREG_SCB2_I2C_S_CMD
#define UART_2_EXT_SCB__I2C_STATUS CYREG_SCB2_I2C_STATUS
#define UART_2_EXT_SCB__INTR_CAUSE CYREG_SCB2_INTR_CAUSE
#define UART_2_EXT_SCB__INTR_I2C_EC CYREG_SCB2_INTR_I2C_EC
#define UART_2_EXT_SCB__INTR_I2C_EC_MASK CYREG_SCB2_INTR_I2C_EC_MASK
#define UART_2_EXT_SCB__INTR_I2C_EC_MASKED CYREG_SCB2_INTR_I2C_EC_MASKED
#define UART_2_EXT_SCB__INTR_M CYREG_SCB2_INTR_M
#define UART_2_EXT_SCB__INTR_M_MASK CYREG_SCB2_INTR_M_MASK
#define UART_2_EXT_SCB__INTR_M_MASKED CYREG_SCB2_INTR_M_MASKED
#define UART_2_EXT_SCB__INTR_M_SET CYREG_SCB2_INTR_M_SET
#define UART_2_EXT_SCB__INTR_RX CYREG_SCB2_INTR_RX
#define UART_2_EXT_SCB__INTR_RX_MASK CYREG_SCB2_INTR_RX_MASK
#define UART_2_EXT_SCB__INTR_RX_MASKED CYREG_SCB2_INTR_RX_MASKED
#define UART_2_EXT_SCB__INTR_RX_SET CYREG_SCB2_INTR_RX_SET
#define UART_2_EXT_SCB__INTR_S CYREG_SCB2_INTR_S
#define UART_2_EXT_SCB__INTR_S_MASK CYREG_SCB2_INTR_S_MASK
#define UART_2_EXT_SCB__INTR_S_MASKED CYREG_SCB2_INTR_S_MASKED
#define UART_2_EXT_SCB__INTR_S_SET CYREG_SCB2_INTR_S_SET
#define UART_2_EXT_SCB__INTR_SPI_EC CYREG_SCB2_INTR_SPI_EC
#define UART_2_EXT_SCB__INTR_SPI_EC_MASK CYREG_SCB2_INTR_SPI_EC_MASK
#define UART_2_EXT_SCB__INTR_SPI_EC_MASKED CYREG_SCB2_INTR_SPI_EC_MASKED
#define UART_2_EXT_SCB__INTR_TX CYREG_SCB2_INTR_TX
#define UART_2_EXT_SCB__INTR_TX_MASK CYREG_SCB2_INTR_TX_MASK
#define UART_2_EXT_SCB__INTR_TX_MASKED CYREG_SCB2_INTR_TX_MASKED
#define UART_2_EXT_SCB__INTR_TX_SET CYREG_SCB2_INTR_TX_SET
#define UART_2_EXT_SCB__RX_CTRL CYREG_SCB2_RX_CTRL
#define UART_2_EXT_SCB__RX_FIFO_CTRL CYREG_SCB2_RX_FIFO_CTRL
#define UART_2_EXT_SCB__RX_FIFO_RD CYREG_SCB2_RX_FIFO_RD
#define UART_2_EXT_SCB__RX_FIFO_RD_SILENT CYREG_SCB2_RX_FIFO_RD_SILENT
#define UART_2_EXT_SCB__RX_FIFO_STATUS CYREG_SCB2_RX_FIFO_STATUS
#define UART_2_EXT_SCB__RX_MATCH CYREG_SCB2_RX_MATCH
#define UART_2_EXT_SCB__SPI_CTRL CYREG_SCB2_SPI_CTRL
#define UART_2_EXT_SCB__SPI_STATUS CYREG_SCB2_SPI_STATUS
#define UART_2_EXT_SCB__SS0_POSISTION 0u
#define UART_2_EXT_SCB__SS1_POSISTION 1u
#define UART_2_EXT_SCB__SS2_POSISTION 2u
#define UART_2_EXT_SCB__SS3_POSISTION 3u
#define UART_2_EXT_SCB__STATUS CYREG_SCB2_STATUS
#define UART_2_EXT_SCB__TX_CTRL CYREG_SCB2_TX_CTRL
#define UART_2_EXT_SCB__TX_FIFO_CTRL CYREG_SCB2_TX_FIFO_CTRL
#define UART_2_EXT_SCB__TX_FIFO_STATUS CYREG_SCB2_TX_FIFO_STATUS
#define UART_2_EXT_SCB__TX_FIFO_WR CYREG_SCB2_TX_FIFO_WR
#define UART_2_EXT_SCB__UART_CTRL CYREG_SCB2_UART_CTRL
#define UART_2_EXT_SCB__UART_FLOW_CTRL CYREG_SCB2_UART_FLOW_CTRL
#define UART_2_EXT_SCB__UART_RX_CTRL CYREG_SCB2_UART_RX_CTRL
#define UART_2_EXT_SCB__UART_RX_STATUS CYREG_SCB2_UART_RX_STATUS
#define UART_2_EXT_SCB__UART_TX_CTRL CYREG_SCB2_UART_TX_CTRL
#define UART_2_EXT_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define UART_2_EXT_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define UART_2_EXT_SCB_IRQ__INTC_MASK 0x200u
#define UART_2_EXT_SCB_IRQ__INTC_NUMBER 9u
#define UART_2_EXT_SCB_IRQ__INTC_PRIOR_MASK 0xC000u
#define UART_2_EXT_SCB_IRQ__INTC_PRIOR_NUM 3u
#define UART_2_EXT_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR2
#define UART_2_EXT_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define UART_2_EXT_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define UART_2_EXT_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define UART_2_EXT_SCBCLK__DIV_ID 0x00000044u
#define UART_2_EXT_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define UART_2_EXT_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_2_EXT_tx__0__DR CYREG_GPIO_PRT5_DR
#define UART_2_EXT_tx__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_2_EXT_tx__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_2_EXT_tx__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_2_EXT_tx__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define UART_2_EXT_tx__0__HSIOM_GPIO 0u
#define UART_2_EXT_tx__0__HSIOM_I2C 14u
#define UART_2_EXT_tx__0__HSIOM_I2C_SDA 14u
#define UART_2_EXT_tx__0__HSIOM_MASK 0x000000F0u
#define UART_2_EXT_tx__0__HSIOM_SHIFT 4u
#define UART_2_EXT_tx__0__HSIOM_SPI 15u
#define UART_2_EXT_tx__0__HSIOM_SPI_MISO 15u
#define UART_2_EXT_tx__0__HSIOM_UART 11u
#define UART_2_EXT_tx__0__HSIOM_UART_TX 11u
#define UART_2_EXT_tx__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_2_EXT_tx__0__INTR CYREG_GPIO_PRT5_INTR
#define UART_2_EXT_tx__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_2_EXT_tx__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_2_EXT_tx__0__MASK 0x02u
#define UART_2_EXT_tx__0__PC CYREG_GPIO_PRT5_PC
#define UART_2_EXT_tx__0__PC2 CYREG_GPIO_PRT5_PC2
#define UART_2_EXT_tx__0__PORT 5u
#define UART_2_EXT_tx__0__PS CYREG_GPIO_PRT5_PS
#define UART_2_EXT_tx__0__SHIFT 1u
#define UART_2_EXT_tx__DR CYREG_GPIO_PRT5_DR
#define UART_2_EXT_tx__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_2_EXT_tx__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_2_EXT_tx__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_2_EXT_tx__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_2_EXT_tx__INTR CYREG_GPIO_PRT5_INTR
#define UART_2_EXT_tx__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_2_EXT_tx__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_2_EXT_tx__MASK 0x02u
#define UART_2_EXT_tx__PC CYREG_GPIO_PRT5_PC
#define UART_2_EXT_tx__PC2 CYREG_GPIO_PRT5_PC2
#define UART_2_EXT_tx__PORT 5u
#define UART_2_EXT_tx__PS CYREG_GPIO_PRT5_PS
#define UART_2_EXT_tx__SHIFT 1u

/* VOICE_BUSY */
#define VOICE_BUSY__0__DR CYREG_GPIO_PRT5_DR
#define VOICE_BUSY__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define VOICE_BUSY__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define VOICE_BUSY__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define VOICE_BUSY__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define VOICE_BUSY__0__HSIOM_MASK 0x0F000000u
#define VOICE_BUSY__0__HSIOM_SHIFT 24u
#define VOICE_BUSY__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define VOICE_BUSY__0__INTR CYREG_GPIO_PRT5_INTR
#define VOICE_BUSY__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define VOICE_BUSY__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define VOICE_BUSY__0__MASK 0x40u
#define VOICE_BUSY__0__PC CYREG_GPIO_PRT5_PC
#define VOICE_BUSY__0__PC2 CYREG_GPIO_PRT5_PC2
#define VOICE_BUSY__0__PORT 5u
#define VOICE_BUSY__0__PS CYREG_GPIO_PRT5_PS
#define VOICE_BUSY__0__SHIFT 6u
#define VOICE_BUSY__DR CYREG_GPIO_PRT5_DR
#define VOICE_BUSY__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define VOICE_BUSY__DR_INV CYREG_GPIO_PRT5_DR_INV
#define VOICE_BUSY__DR_SET CYREG_GPIO_PRT5_DR_SET
#define VOICE_BUSY__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define VOICE_BUSY__INTR CYREG_GPIO_PRT5_INTR
#define VOICE_BUSY__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define VOICE_BUSY__INTSTAT CYREG_GPIO_PRT5_INTR
#define VOICE_BUSY__MASK 0x40u
#define VOICE_BUSY__PC CYREG_GPIO_PRT5_PC
#define VOICE_BUSY__PC2 CYREG_GPIO_PRT5_PC2
#define VOICE_BUSY__PORT 5u
#define VOICE_BUSY__PS CYREG_GPIO_PRT5_PS
#define VOICE_BUSY__SHIFT 6u

/* VOICE_DATA */
#define VOICE_DATA__0__DR CYREG_GPIO_PRT1_DR
#define VOICE_DATA__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define VOICE_DATA__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define VOICE_DATA__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define VOICE_DATA__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define VOICE_DATA__0__HSIOM_MASK 0xF0000000u
#define VOICE_DATA__0__HSIOM_SHIFT 28u
#define VOICE_DATA__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define VOICE_DATA__0__INTR CYREG_GPIO_PRT1_INTR
#define VOICE_DATA__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define VOICE_DATA__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define VOICE_DATA__0__MASK 0x80u
#define VOICE_DATA__0__PC CYREG_GPIO_PRT1_PC
#define VOICE_DATA__0__PC2 CYREG_GPIO_PRT1_PC2
#define VOICE_DATA__0__PORT 1u
#define VOICE_DATA__0__PS CYREG_GPIO_PRT1_PS
#define VOICE_DATA__0__SHIFT 7u
#define VOICE_DATA__DR CYREG_GPIO_PRT1_DR
#define VOICE_DATA__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define VOICE_DATA__DR_INV CYREG_GPIO_PRT1_DR_INV
#define VOICE_DATA__DR_SET CYREG_GPIO_PRT1_DR_SET
#define VOICE_DATA__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define VOICE_DATA__INTR CYREG_GPIO_PRT1_INTR
#define VOICE_DATA__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define VOICE_DATA__INTSTAT CYREG_GPIO_PRT1_INTR
#define VOICE_DATA__MASK 0x80u
#define VOICE_DATA__PC CYREG_GPIO_PRT1_PC
#define VOICE_DATA__PC2 CYREG_GPIO_PRT1_PC2
#define VOICE_DATA__PORT 1u
#define VOICE_DATA__PS CYREG_GPIO_PRT1_PS
#define VOICE_DATA__SHIFT 7u

/* COVER_CHK_INT */
#define COVER_CHK_INT__0__DR CYREG_GPIO_PRT1_DR
#define COVER_CHK_INT__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define COVER_CHK_INT__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define COVER_CHK_INT__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define COVER_CHK_INT__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define COVER_CHK_INT__0__HSIOM_MASK 0x0F000000u
#define COVER_CHK_INT__0__HSIOM_SHIFT 24u
#define COVER_CHK_INT__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define COVER_CHK_INT__0__INTR CYREG_GPIO_PRT1_INTR
#define COVER_CHK_INT__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define COVER_CHK_INT__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define COVER_CHK_INT__0__MASK 0x40u
#define COVER_CHK_INT__0__PC CYREG_GPIO_PRT1_PC
#define COVER_CHK_INT__0__PC2 CYREG_GPIO_PRT1_PC2
#define COVER_CHK_INT__0__PORT 1u
#define COVER_CHK_INT__0__PS CYREG_GPIO_PRT1_PS
#define COVER_CHK_INT__0__SHIFT 6u
#define COVER_CHK_INT__DR CYREG_GPIO_PRT1_DR
#define COVER_CHK_INT__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define COVER_CHK_INT__DR_INV CYREG_GPIO_PRT1_DR_INV
#define COVER_CHK_INT__DR_SET CYREG_GPIO_PRT1_DR_SET
#define COVER_CHK_INT__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define COVER_CHK_INT__INTR CYREG_GPIO_PRT1_INTR
#define COVER_CHK_INT__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define COVER_CHK_INT__INTSTAT CYREG_GPIO_PRT1_INTR
#define COVER_CHK_INT__MASK 0x40u
#define COVER_CHK_INT__PC CYREG_GPIO_PRT1_PC
#define COVER_CHK_INT__PC2 CYREG_GPIO_PRT1_PC2
#define COVER_CHK_INT__PORT 1u
#define COVER_CHK_INT__PS CYREG_GPIO_PRT1_PS
#define COVER_CHK_INT__SHIFT 6u

/* SPI_0_OLED_FLASH */
#define SPI_0_OLED_FLASH_miso_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_0_OLED_FLASH_miso_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_0_OLED_FLASH_miso_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_0_OLED_FLASH_miso_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_0_OLED_FLASH_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_0_OLED_FLASH_miso_m__0__HSIOM_GPIO 0u
#define SPI_0_OLED_FLASH_miso_m__0__HSIOM_I2C 14u
#define SPI_0_OLED_FLASH_miso_m__0__HSIOM_I2C_SDA 14u
#define SPI_0_OLED_FLASH_miso_m__0__HSIOM_MASK 0x000000F0u
#define SPI_0_OLED_FLASH_miso_m__0__HSIOM_SHIFT 4u
#define SPI_0_OLED_FLASH_miso_m__0__HSIOM_SPI 15u
#define SPI_0_OLED_FLASH_miso_m__0__HSIOM_SPI_MISO 15u
#define SPI_0_OLED_FLASH_miso_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_miso_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_miso_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_miso_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_miso_m__0__MASK 0x02u
#define SPI_0_OLED_FLASH_miso_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_0_OLED_FLASH_miso_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_0_OLED_FLASH_miso_m__0__PORT 2u
#define SPI_0_OLED_FLASH_miso_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_0_OLED_FLASH_miso_m__0__SHIFT 1u
#define SPI_0_OLED_FLASH_miso_m__DR CYREG_GPIO_PRT2_DR
#define SPI_0_OLED_FLASH_miso_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_0_OLED_FLASH_miso_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_0_OLED_FLASH_miso_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_0_OLED_FLASH_miso_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_miso_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_miso_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_miso_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_miso_m__MASK 0x02u
#define SPI_0_OLED_FLASH_miso_m__PC CYREG_GPIO_PRT2_PC
#define SPI_0_OLED_FLASH_miso_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_0_OLED_FLASH_miso_m__PORT 2u
#define SPI_0_OLED_FLASH_miso_m__PS CYREG_GPIO_PRT2_PS
#define SPI_0_OLED_FLASH_miso_m__SHIFT 1u
#define SPI_0_OLED_FLASH_mosi_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_0_OLED_FLASH_mosi_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_0_OLED_FLASH_mosi_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_0_OLED_FLASH_mosi_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_0_OLED_FLASH_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_0_OLED_FLASH_mosi_m__0__HSIOM_GPIO 0u
#define SPI_0_OLED_FLASH_mosi_m__0__HSIOM_I2C 14u
#define SPI_0_OLED_FLASH_mosi_m__0__HSIOM_I2C_SCL 14u
#define SPI_0_OLED_FLASH_mosi_m__0__HSIOM_MASK 0x0000000Fu
#define SPI_0_OLED_FLASH_mosi_m__0__HSIOM_SHIFT 0u
#define SPI_0_OLED_FLASH_mosi_m__0__HSIOM_SPI 15u
#define SPI_0_OLED_FLASH_mosi_m__0__HSIOM_SPI_MOSI 15u
#define SPI_0_OLED_FLASH_mosi_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_mosi_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_mosi_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_mosi_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_mosi_m__0__MASK 0x01u
#define SPI_0_OLED_FLASH_mosi_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_0_OLED_FLASH_mosi_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_0_OLED_FLASH_mosi_m__0__PORT 2u
#define SPI_0_OLED_FLASH_mosi_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_0_OLED_FLASH_mosi_m__0__SHIFT 0u
#define SPI_0_OLED_FLASH_mosi_m__DR CYREG_GPIO_PRT2_DR
#define SPI_0_OLED_FLASH_mosi_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_0_OLED_FLASH_mosi_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_0_OLED_FLASH_mosi_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_0_OLED_FLASH_mosi_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_mosi_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_mosi_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_mosi_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_mosi_m__MASK 0x01u
#define SPI_0_OLED_FLASH_mosi_m__PC CYREG_GPIO_PRT2_PC
#define SPI_0_OLED_FLASH_mosi_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_0_OLED_FLASH_mosi_m__PORT 2u
#define SPI_0_OLED_FLASH_mosi_m__PS CYREG_GPIO_PRT2_PS
#define SPI_0_OLED_FLASH_mosi_m__SHIFT 0u
#define SPI_0_OLED_FLASH_SCB__CTRL CYREG_SCB1_CTRL
#define SPI_0_OLED_FLASH_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define SPI_0_OLED_FLASH_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define SPI_0_OLED_FLASH_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPI_0_OLED_FLASH_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPI_0_OLED_FLASH_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPI_0_OLED_FLASH_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPI_0_OLED_FLASH_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPI_0_OLED_FLASH_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPI_0_OLED_FLASH_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPI_0_OLED_FLASH_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPI_0_OLED_FLASH_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPI_0_OLED_FLASH_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPI_0_OLED_FLASH_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define SPI_0_OLED_FLASH_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPI_0_OLED_FLASH_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPI_0_OLED_FLASH_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPI_0_OLED_FLASH_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPI_0_OLED_FLASH_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPI_0_OLED_FLASH_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPI_0_OLED_FLASH_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPI_0_OLED_FLASH_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPI_0_OLED_FLASH_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPI_0_OLED_FLASH_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPI_0_OLED_FLASH_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define SPI_0_OLED_FLASH_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPI_0_OLED_FLASH_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPI_0_OLED_FLASH_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define SPI_0_OLED_FLASH_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define SPI_0_OLED_FLASH_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define SPI_0_OLED_FLASH_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define SPI_0_OLED_FLASH_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define SPI_0_OLED_FLASH_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define SPI_0_OLED_FLASH_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPI_0_OLED_FLASH_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPI_0_OLED_FLASH_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPI_0_OLED_FLASH_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPI_0_OLED_FLASH_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPI_0_OLED_FLASH_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPI_0_OLED_FLASH_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPI_0_OLED_FLASH_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPI_0_OLED_FLASH_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPI_0_OLED_FLASH_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPI_0_OLED_FLASH_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPI_0_OLED_FLASH_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPI_0_OLED_FLASH_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPI_0_OLED_FLASH_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPI_0_OLED_FLASH_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPI_0_OLED_FLASH_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPI_0_OLED_FLASH_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPI_0_OLED_FLASH_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPI_0_OLED_FLASH_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPI_0_OLED_FLASH_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPI_0_OLED_FLASH_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPI_0_OLED_FLASH_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPI_0_OLED_FLASH_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPI_0_OLED_FLASH_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPI_0_OLED_FLASH_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPI_0_OLED_FLASH_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPI_0_OLED_FLASH_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPI_0_OLED_FLASH_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPI_0_OLED_FLASH_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPI_0_OLED_FLASH_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPI_0_OLED_FLASH_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPI_0_OLED_FLASH_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPI_0_OLED_FLASH_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPI_0_OLED_FLASH_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPI_0_OLED_FLASH_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPI_0_OLED_FLASH_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPI_0_OLED_FLASH_SCB__SS0_POSISTION 0u
#define SPI_0_OLED_FLASH_SCB__SS1_POSISTION 1u
#define SPI_0_OLED_FLASH_SCB__SS2_POSISTION 2u
#define SPI_0_OLED_FLASH_SCB__SS3_POSISTION 3u
#define SPI_0_OLED_FLASH_SCB__STATUS CYREG_SCB1_STATUS
#define SPI_0_OLED_FLASH_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPI_0_OLED_FLASH_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPI_0_OLED_FLASH_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPI_0_OLED_FLASH_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPI_0_OLED_FLASH_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPI_0_OLED_FLASH_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define SPI_0_OLED_FLASH_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPI_0_OLED_FLASH_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPI_0_OLED_FLASH_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define SPI_0_OLED_FLASH_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define SPI_0_OLED_FLASH_SCBCLK__DIV_ID 0x00000042u
#define SPI_0_OLED_FLASH_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define SPI_0_OLED_FLASH_SCBCLK__PA_DIV_ID 0x000000FFu
#define SPI_0_OLED_FLASH_sclk_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_0_OLED_FLASH_sclk_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_0_OLED_FLASH_sclk_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_0_OLED_FLASH_sclk_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_0_OLED_FLASH_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_0_OLED_FLASH_sclk_m__0__HSIOM_GPIO 0u
#define SPI_0_OLED_FLASH_sclk_m__0__HSIOM_MASK 0x00000F00u
#define SPI_0_OLED_FLASH_sclk_m__0__HSIOM_SHIFT 8u
#define SPI_0_OLED_FLASH_sclk_m__0__HSIOM_SPI 15u
#define SPI_0_OLED_FLASH_sclk_m__0__HSIOM_SPI_CLK 15u
#define SPI_0_OLED_FLASH_sclk_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_sclk_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_sclk_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_sclk_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_sclk_m__0__MASK 0x04u
#define SPI_0_OLED_FLASH_sclk_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_0_OLED_FLASH_sclk_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_0_OLED_FLASH_sclk_m__0__PORT 2u
#define SPI_0_OLED_FLASH_sclk_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_0_OLED_FLASH_sclk_m__0__SHIFT 2u
#define SPI_0_OLED_FLASH_sclk_m__DR CYREG_GPIO_PRT2_DR
#define SPI_0_OLED_FLASH_sclk_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_0_OLED_FLASH_sclk_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_0_OLED_FLASH_sclk_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_0_OLED_FLASH_sclk_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_sclk_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_sclk_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_sclk_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_sclk_m__MASK 0x04u
#define SPI_0_OLED_FLASH_sclk_m__PC CYREG_GPIO_PRT2_PC
#define SPI_0_OLED_FLASH_sclk_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_0_OLED_FLASH_sclk_m__PORT 2u
#define SPI_0_OLED_FLASH_sclk_m__PS CYREG_GPIO_PRT2_PS
#define SPI_0_OLED_FLASH_sclk_m__SHIFT 2u
#define SPI_0_OLED_FLASH_ss0_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_0_OLED_FLASH_ss0_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_0_OLED_FLASH_ss0_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_0_OLED_FLASH_ss0_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_0_OLED_FLASH_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_0_OLED_FLASH_ss0_m__0__HSIOM_GPIO 0u
#define SPI_0_OLED_FLASH_ss0_m__0__HSIOM_MASK 0x0000F000u
#define SPI_0_OLED_FLASH_ss0_m__0__HSIOM_SHIFT 12u
#define SPI_0_OLED_FLASH_ss0_m__0__HSIOM_SPI 15u
#define SPI_0_OLED_FLASH_ss0_m__0__HSIOM_SPI_SELECT0 15u
#define SPI_0_OLED_FLASH_ss0_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_ss0_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_ss0_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_ss0_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_ss0_m__0__MASK 0x08u
#define SPI_0_OLED_FLASH_ss0_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_0_OLED_FLASH_ss0_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_0_OLED_FLASH_ss0_m__0__PORT 2u
#define SPI_0_OLED_FLASH_ss0_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_0_OLED_FLASH_ss0_m__0__SHIFT 3u
#define SPI_0_OLED_FLASH_ss0_m__DR CYREG_GPIO_PRT2_DR
#define SPI_0_OLED_FLASH_ss0_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_0_OLED_FLASH_ss0_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_0_OLED_FLASH_ss0_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_0_OLED_FLASH_ss0_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_ss0_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_ss0_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_ss0_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_ss0_m__MASK 0x08u
#define SPI_0_OLED_FLASH_ss0_m__PC CYREG_GPIO_PRT2_PC
#define SPI_0_OLED_FLASH_ss0_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_0_OLED_FLASH_ss0_m__PORT 2u
#define SPI_0_OLED_FLASH_ss0_m__PS CYREG_GPIO_PRT2_PS
#define SPI_0_OLED_FLASH_ss0_m__SHIFT 3u
#define SPI_0_OLED_FLASH_ss1_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_0_OLED_FLASH_ss1_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_0_OLED_FLASH_ss1_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_0_OLED_FLASH_ss1_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_0_OLED_FLASH_ss1_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_0_OLED_FLASH_ss1_m__0__HSIOM_GPIO 0u
#define SPI_0_OLED_FLASH_ss1_m__0__HSIOM_MASK 0x000F0000u
#define SPI_0_OLED_FLASH_ss1_m__0__HSIOM_SHIFT 16u
#define SPI_0_OLED_FLASH_ss1_m__0__HSIOM_SPI 15u
#define SPI_0_OLED_FLASH_ss1_m__0__HSIOM_SPI_SELECT1 15u
#define SPI_0_OLED_FLASH_ss1_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_ss1_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_ss1_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_ss1_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_ss1_m__0__MASK 0x10u
#define SPI_0_OLED_FLASH_ss1_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_0_OLED_FLASH_ss1_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_0_OLED_FLASH_ss1_m__0__PORT 2u
#define SPI_0_OLED_FLASH_ss1_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_0_OLED_FLASH_ss1_m__0__SHIFT 4u
#define SPI_0_OLED_FLASH_ss1_m__DR CYREG_GPIO_PRT2_DR
#define SPI_0_OLED_FLASH_ss1_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_0_OLED_FLASH_ss1_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_0_OLED_FLASH_ss1_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_0_OLED_FLASH_ss1_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_ss1_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_ss1_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_0_OLED_FLASH_ss1_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_0_OLED_FLASH_ss1_m__MASK 0x10u
#define SPI_0_OLED_FLASH_ss1_m__PC CYREG_GPIO_PRT2_PC
#define SPI_0_OLED_FLASH_ss1_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_0_OLED_FLASH_ss1_m__PORT 2u
#define SPI_0_OLED_FLASH_ss1_m__PS CYREG_GPIO_PRT2_PS
#define SPI_0_OLED_FLASH_ss1_m__SHIFT 4u

/* Miscellaneous */
#define CY_PROJECT_NAME "LOCK"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x257011B5u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4V
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4V_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_RTC_SOURCE_DIV 32768
#define CYDEV_RTC_SOURCE_WDT 2u
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_TIMER2_DIV 32768
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8cpussv3_VERSION 1
#define CYIPBLOCK_m0s8crypto_VERSION 2
#define CYIPBLOCK_m0s8csdv2_VERSION 2
#define CYIPBLOCK_m0s8exco_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8pass4a_VERSION 1
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8srsslt_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
