<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › clk-pllv3.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clk-pllv3.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2012 Freescale Semiconductor, Inc.</span>
<span class="cm"> * Copyright 2012 Linaro Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * The code contained herein is licensed under the GNU General Public</span>
<span class="cm"> * License. You may obtain a copy of the GNU General Public License</span>
<span class="cm"> * Version 2 or later at the following locations:</span>
<span class="cm"> *</span>
<span class="cm"> * http://www.opensource.org/licenses/gpl-license.html</span>
<span class="cm"> * http://www.gnu.org/copyleft/gpl.html</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/clk-provider.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/jiffies.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &quot;clk.h&quot;</span>

<span class="cp">#define PLL_NUM_OFFSET		0x10</span>
<span class="cp">#define PLL_DENOM_OFFSET	0x20</span>

<span class="cp">#define BM_PLL_POWER		(0x1 &lt;&lt; 12)</span>
<span class="cp">#define BM_PLL_ENABLE		(0x1 &lt;&lt; 13)</span>
<span class="cp">#define BM_PLL_BYPASS		(0x1 &lt;&lt; 16)</span>
<span class="cp">#define BM_PLL_LOCK		(0x1 &lt;&lt; 31)</span>

<span class="cm">/**</span>
<span class="cm"> * struct clk_pllv3 - IMX PLL clock version 3</span>
<span class="cm"> * @clk_hw:	 clock source</span>
<span class="cm"> * @base:	 base address of PLL registers</span>
<span class="cm"> * @powerup_set: set POWER bit to power up the PLL</span>
<span class="cm"> * @gate_mask:	 mask of gate bits</span>
<span class="cm"> * @div_mask:	 mask of divider bits</span>
<span class="cm"> *</span>
<span class="cm"> * IMX PLL clock version 3, found on i.MX6 series.  Divider for pllv3</span>
<span class="cm"> * is actually a multiplier, and always sits at bit 0.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_hw</span>	<span class="n">hw</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">bool</span>		<span class="n">powerup_set</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">gate_mask</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">div_mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define to_clk_pllv3(_hw) container_of(_hw, struct clk_pllv3, hw)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pllv3_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BM_PLL_BYPASS</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">powerup_set</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">BM_PLL_POWER</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BM_PLL_POWER</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="cm">/* Wait for PLL to lock */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BM_PLL_LOCK</span><span class="p">))</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">time_after</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_pllv3_unprepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">BM_PLL_BYPASS</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">powerup_set</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BM_PLL_POWER</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">BM_PLL_POWER</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pllv3_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">gate_mask</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_pllv3_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">gate_mask</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pllv3_recalc_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">div</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span>  <span class="o">&amp;</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_mask</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">div</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">22</span> <span class="o">:</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">20</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">clk_pllv3_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">prate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="o">*</span><span class="n">prate</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;=</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">22</span><span class="p">)</span> <span class="o">?</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">22</span> <span class="o">:</span>
					    <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">20</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pllv3_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">22</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">20</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_pllv3_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">prepare</span>	<span class="o">=</span> <span class="n">clk_pllv3_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unprepare</span>	<span class="o">=</span> <span class="n">clk_pllv3_unprepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">clk_pllv3_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">clk_pllv3_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_recalc_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pllv3_sys_recalc_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">div</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_mask</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="n">div</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">clk_pllv3_sys_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span>
				     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">prate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="o">*</span><span class="n">prate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">min_rate</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">54</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">max_rate</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">108</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="n">max_rate</span><span class="p">)</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="n">max_rate</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;</span> <span class="n">min_rate</span><span class="p">)</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="n">min_rate</span><span class="p">;</span>
	<span class="n">div</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">/</span> <span class="n">parent_rate</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="n">div</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pllv3_sys_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">min_rate</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">54</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">max_rate</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">108</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;</span> <span class="n">min_rate</span> <span class="o">||</span> <span class="n">rate</span> <span class="o">&gt;</span> <span class="n">max_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">/</span> <span class="n">parent_rate</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_pllv3_sys_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">prepare</span>	<span class="o">=</span> <span class="n">clk_pllv3_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unprepare</span>	<span class="o">=</span> <span class="n">clk_pllv3_unprepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">clk_pllv3_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">clk_pllv3_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_sys_recalc_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_sys_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_sys_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pllv3_av_recalc_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mfn</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLL_NUM_OFFSET</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mfd</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLL_DENOM_OFFSET</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">div</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_mask</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">parent_rate</span> <span class="o">*</span> <span class="n">div</span><span class="p">)</span> <span class="o">+</span> <span class="p">((</span><span class="n">parent_rate</span> <span class="o">/</span> <span class="n">mfd</span><span class="p">)</span> <span class="o">*</span> <span class="n">mfn</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">clk_pllv3_av_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">prate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="o">*</span><span class="n">prate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">min_rate</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">27</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">max_rate</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">54</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mfn</span><span class="p">,</span> <span class="n">mfd</span> <span class="o">=</span> <span class="mi">1000000</span><span class="p">;</span>
	<span class="n">s64</span> <span class="n">temp64</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="n">max_rate</span><span class="p">)</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="n">max_rate</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;</span> <span class="n">min_rate</span><span class="p">)</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="n">min_rate</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">/</span> <span class="n">parent_rate</span><span class="p">;</span>
	<span class="n">temp64</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="p">(</span><span class="n">rate</span> <span class="o">-</span> <span class="n">div</span> <span class="o">*</span> <span class="n">parent_rate</span><span class="p">);</span>
	<span class="n">temp64</span> <span class="o">*=</span> <span class="n">mfd</span><span class="p">;</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">temp64</span><span class="p">,</span> <span class="n">parent_rate</span><span class="p">);</span>
	<span class="n">mfn</span> <span class="o">=</span> <span class="n">temp64</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="n">div</span> <span class="o">+</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">mfd</span> <span class="o">*</span> <span class="n">mfn</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pllv3_av_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">min_rate</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">27</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">max_rate</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">*</span> <span class="mi">54</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mfn</span><span class="p">,</span> <span class="n">mfd</span> <span class="o">=</span> <span class="mi">1000000</span><span class="p">;</span>
	<span class="n">s64</span> <span class="n">temp64</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;</span> <span class="n">min_rate</span> <span class="o">||</span> <span class="n">rate</span> <span class="o">&gt;</span> <span class="n">max_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">/</span> <span class="n">parent_rate</span><span class="p">;</span>
	<span class="n">temp64</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="p">(</span><span class="n">rate</span> <span class="o">-</span> <span class="n">div</span> <span class="o">*</span> <span class="n">parent_rate</span><span class="p">);</span>
	<span class="n">temp64</span> <span class="o">*=</span> <span class="n">mfd</span><span class="p">;</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">temp64</span><span class="p">,</span> <span class="n">parent_rate</span><span class="p">);</span>
	<span class="n">mfn</span> <span class="o">=</span> <span class="n">temp64</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">mfn</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLL_NUM_OFFSET</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">mfd</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLL_DENOM_OFFSET</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_pllv3_av_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">prepare</span>	<span class="o">=</span> <span class="n">clk_pllv3_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unprepare</span>	<span class="o">=</span> <span class="n">clk_pllv3_unprepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">clk_pllv3_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">clk_pllv3_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_av_recalc_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_av_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_av_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pllv3_enet_recalc_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
						<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">div</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_mask</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">div</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">return</span> <span class="mi">25000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">return</span> <span class="mi">50000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">return</span> <span class="mi">100000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">return</span> <span class="mi">125000000</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">clk_pllv3_enet_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">prate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;=</span> <span class="mi">125000000</span><span class="p">)</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="mi">125000000</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;=</span> <span class="mi">100000000</span><span class="p">)</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="mi">100000000</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;=</span> <span class="mi">50000000</span><span class="p">)</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="mi">50000000</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">rate</span> <span class="o">=</span> <span class="mi">25000000</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pllv3_enet_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv3</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">25000000</span>:
		<span class="n">div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">50000000</span>:
		<span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">100000000</span>:
		<span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">125000000</span>:
		<span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_pllv3_enet_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">prepare</span>	<span class="o">=</span> <span class="n">clk_pllv3_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unprepare</span>	<span class="o">=</span> <span class="n">clk_pllv3_unprepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">clk_pllv3_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">clk_pllv3_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_enet_recalc_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_enet_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">clk_pllv3_enet_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_pllv3_mlb_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">prepare</span>	<span class="o">=</span> <span class="n">clk_pllv3_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unprepare</span>	<span class="o">=</span> <span class="n">clk_pllv3_unprepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">clk_pllv3_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">clk_pllv3_disable</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="nf">imx_clk_pllv3</span><span class="p">(</span><span class="k">enum</span> <span class="n">imx_pllv3_type</span> <span class="n">type</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span>
			  <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent_name</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span>
			  <span class="n">u32</span> <span class="n">gate_mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">div_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv3</span> <span class="o">*</span><span class="n">pll</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="o">*</span><span class="n">ops</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_init_data</span> <span class="n">init</span><span class="p">;</span>

	<span class="n">pll</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pll</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pll</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IMX_PLLV3_SYS</span>:
		<span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pllv3_sys_ops</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IMX_PLLV3_USB</span>:
		<span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pllv3_ops</span><span class="p">;</span>
		<span class="n">pll</span><span class="o">-&gt;</span><span class="n">powerup_set</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IMX_PLLV3_AV</span>:
		<span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pllv3_av_ops</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IMX_PLLV3_ENET</span>:
		<span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pllv3_enet_ops</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IMX_PLLV3_MLB</span>:
		<span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pllv3_mlb_ops</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pllv3_ops</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">gate_mask</span> <span class="o">=</span> <span class="n">gate_mask</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">div_mask</span> <span class="o">=</span> <span class="n">div_mask</span><span class="p">;</span>

	<span class="n">init</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span><span class="p">;</span>
	<span class="n">init</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="n">ops</span><span class="p">;</span>
	<span class="n">init</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">init</span><span class="p">.</span><span class="n">parent_names</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">parent_name</span><span class="p">;</span>
	<span class="n">init</span><span class="p">.</span><span class="n">num_parents</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">init</span><span class="p">;</span>

	<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">pll</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">clk</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
