// Seed: 134094652
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wire id_5,
    input tri0 id_6,
    output wire id_7,
    output wor id_8,
    input tri id_9,
    input tri0 id_10,
    output tri id_11,
    input wor id_12,
    input tri0 id_13,
    input tri0 id_14,
    output tri0 id_15,
    input wand id_16,
    output tri1 id_17,
    input wor id_18,
    input wire id_19,
    output tri1 id_20
);
  assign id_15 = id_14;
endmodule
module module_0 (
    output tri0 id_0,
    output tri id_1,
    output wand id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    input wire id_6,
    input tri id_7,
    input wor id_8,
    input tri id_9,
    input tri0 id_10,
    output tri id_11,
    input wor id_12,
    input wand id_13,
    input supply1 id_14,
    input supply1 id_15,
    output wire id_16,
    input wor id_17,
    input tri1 id_18,
    output wire id_19,
    output tri0 id_20,
    output supply0 id_21,
    input wire id_22,
    input wor module_1,
    input wor id_24
    , id_32,
    input supply0 id_25,
    output supply0 id_26,
    input supply1 id_27,
    output supply1 id_28,
    output wire id_29,
    output tri0 id_30
);
  assign id_21 = id_22;
  module_0(
      id_19,
      id_27,
      id_5,
      id_11,
      id_13,
      id_0,
      id_8,
      id_29,
      id_19,
      id_22,
      id_8,
      id_11,
      id_4,
      id_22,
      id_17,
      id_20,
      id_24,
      id_30,
      id_5,
      id_27,
      id_11
  );
endmodule
