// Seed: 376575233
module module_0 (
    input  tri0  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output wire  id_4,
    output uwire id_5,
    output tri   id_6,
    output uwire id_7,
    input  tri0  id_8,
    output tri1  id_9,
    output tri0  id_10
);
  parameter id_12 = 1'b0 & 1;
  assign id_10 = -1;
  logic id_13;
  assign id_7 = id_1;
  assign id_7 = -1 << 1;
  wire id_14;
  ;
endmodule
module module_0 (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input tri1 id_5
    , id_12,
    input tri1 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    output tri0 id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_5,
      id_8,
      id_8,
      id_10,
      id_10,
      id_6,
      id_8,
      id_10
  );
  assign modCall_1.id_4 = 0;
  wire [-1 : -1 'b0] id_14;
  initial module_1 = #1 -1;
endmodule
