{"vcs1":{"timestamp_begin":1731565347.293841771, "rt":2.72, "ut":0.26, "st":0.23}}
{"vcselab":{"timestamp_begin":1731565350.094820376, "rt":1.64, "ut":0.28, "st":0.14}}
{"link":{"timestamp_begin":1731565351.809374080, "rt":0.31, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731565346.675519020}
{"VCS_COMP_START_TIME": 1731565346.675519020}
{"VCS_COMP_END_TIME": 1731565353.993152005}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333108}}
{"stitch_vcselab": {"peak_mem": 231564}}
