\select@language {ngerman}
\contentsline {chapter}{\numberline {1}Allgemeine Einf\IeC {\"u}hrung}{5}{chapter.0.1}
\contentsline {section}{\numberline {1.1}Qualifikationsziele}{5}{section.0.1.1}
\contentsline {section}{\numberline {1.2}Literatur}{5}{section.0.1.2}
\contentsline {part}{\numberline {I}VLSI-Systementwurf}{6}{part.1}
\contentsline {chapter}{\numberline {1}Einf\IeC {\"u}hrung}{7}{chapter.1.1}
\contentsline {section}{\numberline {1.1}Themenschwerpunkte}{7}{section.1.1.1}
\contentsline {section}{\numberline {1.2}Inhalte der Lehrveranstaltung}{8}{section.1.1.2}
\contentsline {subsection}{\numberline {1.2.1}Inhalte der Vorlesung}{8}{subsection.1.1.2.1}
\contentsline {subsection}{\numberline {1.2.2}Inhalte des Praktikums}{8}{subsection.1.1.2.2}
\contentsline {section}{\numberline {1.3}Klassifikation von ICs}{8}{section.1.1.3}
\contentsline {subsection}{\numberline {1.3.1}Zwei Sichten}{8}{subsection.1.1.3.1}
\contentsline {paragraph}{Herstellungssicht:}{8}{subsection.1.1.3.1}
\contentsline {paragraph}{Entwurfssicht:}{8}{subsection.1.1.3.1}
\contentsline {subsection}{\numberline {1.3.2}Anwenderprogrammierbare IC (ASIC)}{10}{subsection.1.1.3.2}
\contentsline {paragraph}{Merkmale:}{10}{subsection.1.1.3.2}
\contentsline {paragraph}{Anwendung:}{10}{subsection.1.1.3.2}
\contentsline {subsection}{\numberline {1.3.3}Hardwareprogrammierung}{10}{subsection.1.1.3.3}
\contentsline {subsection}{\numberline {1.3.4}Programmiertechnologien}{10}{subsection.1.1.3.4}
\contentsline {subsection}{\numberline {1.3.5}Klassifikation Anwenderprogrammierbare IC}{13}{subsection.1.1.3.5}
\contentsline {chapter}{\numberline {2}Schaltkreisentwurf}{14}{chapter.1.2}
\contentsline {section}{\numberline {2.1}Abstraktionsebenen und Sichten}{14}{section.1.2.1}
\contentsline {paragraph}{Ebenen des Entwurfs:}{14}{section.1.2.1}
\contentsline {paragraph}{Sichten des Entwurfs:}{14}{section.1.2.1}
\contentsline {subsection}{\numberline {2.1.1}Abstraktionsebenen}{14}{subsection.1.2.1.1}
\contentsline {paragraph}{Systemebene (system level):}{14}{subsection.1.2.1.1}
\contentsline {paragraph}{Algorithmische Ebene (algorithm level):}{14}{subsection.1.2.1.1}
\contentsline {paragraph}{Register-Transfer Ebene (register-transfer-level - RTL):}{14}{subsection.1.2.1.1}
\contentsline {paragraph}{Logikebene (gate level):}{14}{subsection.1.2.1.1}
\contentsline {paragraph}{Schaltkreiseben:}{14}{subsection.1.2.1.1}
\contentsline {subsection}{\numberline {2.1.2}Sichten}{14}{subsection.1.2.1.2}
\contentsline {paragraph}{Verhaltenssicht:}{14}{subsection.1.2.1.2}
\contentsline {paragraph}{Struktursicht:}{14}{subsection.1.2.1.2}
\contentsline {paragraph}{Geometriesicht:}{14}{subsection.1.2.1.2}
\contentsline {paragraph}{Testsicht:}{14}{subsection.1.2.1.2}
\contentsline {subsection}{\numberline {2.1.3}Y-Diagramm nach Gajski}{15}{subsection.1.2.1.3}
\contentsline {section}{\numberline {2.2}Entwurfsablauf}{16}{section.1.2.2}
\contentsline {paragraph}{Allgemein:}{16}{section.1.2.2}
\contentsline {paragraph}{Top-Down-Strategie:}{16}{section.1.2.2}
\contentsline {paragraph}{Bottom-Up-Strategie:}{16}{section.1.2.2}
\contentsline {paragraph}{$\Rightarrow $ Meet-in-the-Middle}{16}{section.1.2.2}
\contentsline {paragraph}{Entwurfsschritt:}{16}{section.1.2.2}
\contentsline {paragraph}{Syntheseschritt:}{16}{section.1.2.2}
\contentsline {paragraph}{Analyseschritt:}{16}{section.1.2.2}
\contentsline {section}{\numberline {2.3}Entwurfsstile}{17}{section.1.2.3}
\contentsline {subsubsection}{Gegen\IeC {\"u}berstellung Entwurfsalternativen}{17}{section.1.2.3}
\contentsline {subsection}{\numberline {2.3.1}Full-Custom Entwurf}{18}{subsection.1.2.3.1}
\contentsline {paragraph}{Merkmale:}{18}{subsection.1.2.3.1}
\contentsline {paragraph}{Anwendung:}{18}{subsection.1.2.3.1}
\contentsline {subsubsection}{Beispiel: Inverter}{18}{subsection.1.2.3.1}
\contentsline {subsection}{\numberline {2.3.2}Standardzellenentwurf}{19}{subsection.1.2.3.2}
\contentsline {paragraph}{Merkmale:}{19}{subsection.1.2.3.2}
\contentsline {paragraph}{Anwendung:}{19}{subsection.1.2.3.2}
\contentsline {subsubsection}{Konventionelle Architektur vs. Strukturierte Architektur}{19}{subsection.1.2.3.2}
\contentsline {subsection}{\numberline {2.3.3}Maskenprogrammierbare Gate Arrays}{20}{subsection.1.2.3.3}
\contentsline {paragraph}{Merkmale:}{20}{subsection.1.2.3.3}
\contentsline {paragraph}{Anwendung:}{20}{subsection.1.2.3.3}
\contentsline {subsubsection}{MPGA}{20}{subsection.1.2.3.3}
\contentsline {subsection}{\numberline {2.3.4}Anwenderprogrammierbare IC}{21}{subsection.1.2.3.4}
\contentsline {paragraph}{Merkmale:}{21}{subsection.1.2.3.4}
\contentsline {paragraph}{Anwendung:}{21}{subsection.1.2.3.4}
\contentsline {subsubsection}{Hardwareprogrammierung}{21}{subsection.1.2.3.4}
\contentsline {subsubsection}{Klassifikation Anwenderprogrammierbare IC}{22}{subsection.1.2.3.4}
\contentsline {subsubsection}{CPLD}{22}{subsection.1.2.3.4}
\contentsline {subsubsection}{CPLD-Funktionsblock}{22}{subsection.1.2.3.4}
\contentsline {subsubsection}{PLA}{23}{subsection.1.2.3.4}
\contentsline {subsubsection}{Makrozellen + I/O-Block}{23}{subsection.1.2.3.4}
\contentsline {paragraph}{Konfiguration der Makrozelle:}{23}{subsection.1.2.3.4}
\contentsline {paragraph}{Steuerung des I/O-Blocks:}{23}{subsection.1.2.3.4}
\contentsline {subsubsection}{FPGA-Architektur}{24}{subsection.1.2.3.4}
\contentsline {section}{\numberline {2.4}Entwurfswerkzeuge}{24}{section.1.2.4}
\contentsline {chapter}{\numberline {3}Automaten}{25}{chapter.1.3}
\contentsline {section}{\numberline {3.1}Automatendarstellung}{25}{section.1.3.1}
\contentsline {subsection}{\numberline {3.1.1}Betrachtungsweisen}{25}{subsection.1.3.1.1}
\contentsline {paragraph}{Verschiedene Sichten/Semantik:}{25}{subsection.1.3.1.1}
\contentsline {subsubsection}{Bin\IeC {\"a}rz\IeC {\"a}hler mod 4 mit Trigger X und \IeC {\"U}bertrag Y}{25}{subsection.1.3.1.1}
\contentsline {subsection}{\numberline {3.1.2}Automatengraphen}{25}{subsection.1.3.1.2}
\contentsline {paragraph}{Endlicher Automat:}{25}{subsection.1.3.1.2}
\contentsline {paragraph}{Synchron getakteter Automat:}{26}{subsection.1.3.1.2}
\contentsline {subsubsection}{Notation}{26}{subsection.1.3.1.2}
\contentsline {subsubsection}{Grafische Darstellung}{26}{subsection.1.3.1.2}
\contentsline {paragraph}{$\Rightarrow $ Pr\IeC {\"u}fung auf:}{26}{subsection.1.3.1.2}
\contentsline {subsubsection}{Getaktete Automaten}{26}{subsection.1.3.1.2}
\contentsline {paragraph}{Theoretische Informatik}{26}{subsection.1.3.1.2}
\contentsline {paragraph}{Technische Informatik}{26}{subsection.1.3.1.2}
\contentsline {paragraph}{Beispiel - Taktzustandsgesteuertes D-Flip-Flop (Latch)}{26}{subsection.1.3.1.2}
\contentsline {paragraph}{Beispiel - Taktflankengesteuertes D-Flip-Flop}{27}{subsection.1.3.1.2}
\contentsline {paragraph}{Beispiel - Taktflankengesteuertes D-Flip-Flop}{27}{subsection.1.3.1.2}
\contentsline {subsection}{\numberline {3.1.3}SM-Charts}{27}{subsection.1.3.1.3}
\contentsline {subsubsection}{Verzweigungen}{28}{subsection.1.3.1.3}
\contentsline {paragraph}{Weitere Merkmale:}{28}{subsection.1.3.1.3}
\contentsline {paragraph}{Weitere Beispiele:}{28}{subsection.1.3.1.3}
\contentsline {subsubsection}{Ausgaben}{28}{subsection.1.3.1.3}
\contentsline {paragraph}{Ebenso:}{28}{subsection.1.3.1.3}
\contentsline {paragraph}{Weitere Beispiele:}{28}{subsection.1.3.1.3}
\contentsline {subsubsection}{Vorteile gegen\IeC {\"u}ber Automatengraphen}{28}{subsection.1.3.1.3}
\contentsline {subsection}{\numberline {3.1.4}GRAFCET \& SFC}{28}{subsection.1.3.1.4}
\contentsline {paragraph}{Allgemeines:}{28}{subsection.1.3.1.4}
\contentsline {subsubsection}{Grundelemente}{29}{subsection.1.3.1.4}
\contentsline {subsubsection}{Aktionen}{29}{subsection.1.3.1.4}
\contentsline {subsubsection}{Kontrollfluss: Verzweigungen}{30}{subsection.1.3.1.4}
\contentsline {subsubsection}{Kontrollfluss: Schleife}{30}{subsection.1.3.1.4}
\contentsline {subsubsection}{Vergleich von GRAFCET \& SFC}{30}{subsection.1.3.1.4}
\contentsline {subsubsection}{Beispiel zu GRAFCET}{31}{subsection.1.3.1.4}
\contentsline {section}{\numberline {3.2}Automatenkopplung}{31}{section.1.3.2}
\contentsline {paragraph}{Zerlegung der Gesamtaufgabe in Teilschaltungen zwecks:}{31}{section.1.3.2}
\contentsline {paragraph}{Au\IeC {\ss }erdem:}{31}{section.1.3.2}
\contentsline {subsubsection}{Zeitliche Kopplung}{32}{section.1.3.2}
\contentsline {subsubsection}{Asynchrone Kopplung synchroner Teilschaltungen}{32}{section.1.3.2}
\contentsline {paragraph}{Merkmal:}{32}{section.1.3.2}
\contentsline {paragraph}{Vorteile:}{32}{section.1.3.2}
\contentsline {paragraph}{Nachteil:}{32}{section.1.3.2}
\contentsline {subsubsection}{Synchrone Kopplung mit mehreren Taktsignalen}{32}{section.1.3.2}
\contentsline {paragraph}{Merkmal:}{32}{section.1.3.2}
\contentsline {paragraph}{Vorteile:}{32}{section.1.3.2}
\contentsline {paragraph}{Nachteil:}{32}{section.1.3.2}
\contentsline {subsection}{\numberline {3.2.1}Synchrone Kopplung}{32}{subsection.1.3.2.1}
\contentsline {subsubsection}{Kommunikation \IeC {\"u}ber Zust\IeC {\"a}nde}{33}{subsection.1.3.2.1}
\contentsline {subsubsection}{Kommunikation \IeC {\"u}ber Ausgaben}{33}{subsection.1.3.2.1}
\contentsline {subsubsection}{Parallele Anordnung}{34}{subsection.1.3.2.1}
\contentsline {subsubsection}{Serielle Anordnung}{34}{subsection.1.3.2.1}
\contentsline {subsubsection}{Flusskontrolle}{34}{subsection.1.3.2.1}
\contentsline {subsubsection}{Beispiel: Produktautomat}{35}{subsection.1.3.2.1}
\contentsline {subsubsection}{Beispiel: Datenverarbeitung}{35}{subsection.1.3.2.1}
\contentsline {subsubsection}{Beispiel: De-/Multiplexer}{36}{subsection.1.3.2.1}
\contentsline {subsection}{\numberline {3.2.2}Asynchrone Kopplung}{36}{subsection.1.3.2.2}
\contentsline {subsubsection}{Abtastproblem}{36}{subsection.1.3.2.2}
\contentsline {subsubsection}{Flusskontrolle}{36}{subsection.1.3.2.2}
\contentsline {subsubsection}{\IeC {\"U}bertragung eines einzelnen Bits}{37}{subsection.1.3.2.2}
\contentsline {subsubsection}{\IeC {\"U}bertragung eines Signalvektors}{37}{subsection.1.3.2.2}
\contentsline {subsubsection}{Variante 1: Gray-Code}{37}{Item.17}
\contentsline {subsubsection}{Variante 2: Steuerung mittels einzelner Bits}{38}{Item.17}
\contentsline {subsubsection}{Variante 3: FIFO-Warteschlange}{38}{Item.17}
\contentsline {section}{\numberline {3.3}Initialisierung}{38}{section.1.3.3}
\contentsline {subsection}{\numberline {3.3.1}Reset vs. Power-Up}{38}{subsection.1.3.3.1}
\contentsline {paragraph}{Nicht programmierbare Schaltkreise:}{38}{subsection.1.3.3.1}
\contentsline {paragraph}{Programmierbare Schaltkreise:}{39}{subsection.1.3.3.1}
\contentsline {paragraph}{$\rightarrow $ Wiederverwendungsgerechter Entwurf:}{39}{subsection.1.3.3.1}
\contentsline {subsection}{\numberline {3.3.2}Synchrones Reset}{39}{subsection.1.3.3.2}
\contentsline {paragraph}{Vorteile:}{39}{subsection.1.3.3.2}
\contentsline {paragraph}{Nachteil:}{39}{subsection.1.3.3.2}
\contentsline {paragraph}{Reset-Synchronizer}{39}{subsection.1.3.3.2}
\contentsline {subsection}{\numberline {3.3.3}Asynchrones Reset}{39}{subsection.1.3.3.3}
\contentsline {paragraph}{Vorteile:}{39}{subsection.1.3.3.3}
\contentsline {paragraph}{Nachteile:}{39}{subsection.1.3.3.3}
\contentsline {paragraph}{Reset-Synchronizer}{40}{subsection.1.3.3.3}
\contentsline {subsection}{\numberline {3.3.4}Coding Guidelines f\IeC {\"u}r Reset}{40}{subsection.1.3.3.4}
\contentsline {paragraph}{Empfehlungen:}{40}{subsection.1.3.3.4}
\contentsline {chapter}{\numberline {4}Hardwarebeschreibungssprachen - Hardware Description Language (HDL)}{41}{chapter.1.4}
\contentsline {section}{\numberline {4.1}Allgemein}{41}{section.1.4.1}
\contentsline {section}{\numberline {4.2}VHDL}{41}{section.1.4.2}
\contentsline {paragraph}{VHDL - Very High Speed Integrated Circuit (VHSIC) Hardware Description Language}{41}{section.1.4.2}
\contentsline {subsection}{\numberline {4.2.1}Geschichte}{41}{subsection.1.4.2.1}
\contentsline {subsection}{\numberline {4.2.2}Abstraktionsebenen}{41}{subsection.1.4.2.2}
\contentsline {subsection}{\numberline {4.2.3}Grunds\IeC {\"a}tze}{42}{subsection.1.4.2.3}
\contentsline {paragraph}{Struktur}{42}{subsection.1.4.2.3}
\contentsline {paragraph}{Koh\IeC {\"a}renz}{42}{subsection.1.4.2.3}
\contentsline {section}{\numberline {4.3}Verilog}{42}{section.1.4.3}
\contentsline {chapter}{\numberline {5}Field-programmable Gate-Array (FPGA)}{43}{chapter.1.5}
\contentsline {section}{\numberline {5.1}Architektur}{43}{section.1.5.1}
\contentsline {section}{\numberline {5.2}Funktionsbl\IeC {\"o}cke}{43}{section.1.5.2}
\contentsline {section}{\numberline {5.3}I/O-Zellen}{43}{section.1.5.3}
\contentsline {section}{\numberline {5.4}Verdrahtung}{43}{section.1.5.4}
\contentsline {subsection}{\numberline {5.4.1}Topologie}{43}{subsection.1.5.4.1}
\contentsline {subsection}{\numberline {5.4.2}Technologie}{43}{subsection.1.5.4.2}
\contentsline {section}{\numberline {5.5}Speicherelemente}{43}{section.1.5.5}
\contentsline {subsection}{\numberline {5.5.1}LUT-RAM}{43}{subsection.1.5.5.1}
\contentsline {subsection}{\numberline {5.5.2}Block-RAM}{43}{subsection.1.5.5.2}
\contentsline {section}{\numberline {5.6}IP-Cores}{43}{section.1.5.6}
\contentsline {section}{\numberline {5.7}Konfigurierbarkeit}{43}{section.1.5.7}
\contentsline {section}{\numberline {5.8}Konfigurationsmodi}{43}{section.1.5.8}
\contentsline {chapter}{\numberline {6}Modellierung}{44}{chapter.1.6}
\contentsline {chapter}{\numberline {7}Simulation}{45}{chapter.1.7}
\contentsline {chapter}{\numberline {8}Zeitverhalten}{46}{chapter.1.8}
\contentsline {chapter}{\numberline {9}Test}{47}{chapter.1.9}
\contentsline {chapter}{\numberline {10}Hochgeschwindigkeit}{48}{chapter.1.10}
\contentsline {chapter}{\numberline {11}Verlustleistung}{49}{chapter.1.11}
\contentsline {part}{\numberline {II}Entwurf eingebetteter Systeme}{50}{part.2}
\contentsline {part}{\numberline {III}Parallelverarbeitung}{51}{part.3}
\contentsline {part}{\numberline {IV}Appendix}{52}{part.4}
\contentsline {chapter}{\numberline {1}VLSI-Systementwurf Praktikum}{53}{chapter.4.1}
\contentsline {section}{\numberline {1.1}Kurze Beschreibung des Terasic DE0 Board}{53}{section.4.1.1}
\contentsline {section}{\numberline {1.2}Aufgabe 1 - Bin\IeC {\"a}r-Dekoder}{55}{section.4.1.2}
\contentsline {subsection}{\numberline {1.2.1}Entwurf}{55}{subsection.4.1.2.1}
\contentsline {subsection}{\numberline {1.2.2}Auswertung}{55}{subsection.4.1.2.2}
\contentsline {paragraph}{Ressourcenbedarf}{55}{subsection.4.1.2.2}
\contentsline {section}{\numberline {1.3}Aufgabe 2 - Hamming-Distanz}{56}{section.4.1.3}
\contentsline {subsection}{\numberline {1.3.1}Entwurf}{56}{subsection.4.1.3.1}
\contentsline {subsection}{\numberline {1.3.2}Auswertung}{56}{subsection.4.1.3.2}
\contentsline {paragraph}{Ressourcenbedarf}{56}{subsection.4.1.3.2}
\contentsline {section}{\numberline {1.4}Aufgabe 3 - Modulo-n-Z\IeC {\"a}hler}{57}{section.4.1.4}
\contentsline {subsection}{\numberline {1.4.1}Entwurf}{57}{subsection.4.1.4.1}
\contentsline {paragraph}{Z\IeC {\"a}hler}{57}{subsection.4.1.4.1}
\contentsline {paragraph}{Schieber}{58}{subsection.4.1.4.1}
\contentsline {subsection}{\numberline {1.4.2}Auswertung}{58}{subsection.4.1.4.2}
\contentsline {paragraph}{Ressourcenbedarf}{58}{subsection.4.1.4.2}
\contentsline {section}{\numberline {1.5}Aufgabe 4 - Entprell-Automat}{59}{section.4.1.5}
\contentsline {subsection}{\numberline {1.5.1}Entwurf}{59}{subsection.4.1.5.1}
\contentsline {paragraph}{State-Machine-Charts}{59}{subsection.4.1.5.1}
\contentsline {paragraph}{LED}{59}{subsection.4.1.5.1}
\contentsline {paragraph}{Entprellung}{59}{subsection.4.1.5.1}
\contentsline {paragraph}{Zaehler}{60}{subsection.4.1.5.1}
\contentsline {paragraph}{Kopplung}{60}{subsection.4.1.5.1}
\contentsline {subsection}{\numberline {1.5.2}Auswertung}{60}{subsection.4.1.5.2}
\contentsline {paragraph}{Ressourcenbedarf}{60}{subsection.4.1.5.2}
\contentsline {section}{\numberline {1.6}Aufgabe 5 - HALLO-Anzeige}{61}{section.4.1.6}
\contentsline {subsection}{\numberline {1.6.1}Entwurf}{61}{subsection.4.1.6.1}
\contentsline {subsection}{\numberline {1.6.2}Auswertung}{62}{subsection.4.1.6.2}
\contentsline {paragraph}{Ressourcenbedarf}{62}{subsection.4.1.6.2}
\contentsline {section}{\numberline {1.7}Aufgabe 6 - Stoppuhr}{62}{section.4.1.7}
\contentsline {subsection}{\numberline {1.7.1}Entwurf}{63}{subsection.4.1.7.1}
\contentsline {paragraph}{State-Machine-Charts}{64}{subsection.4.1.7.1}
\contentsline {paragraph}{Kopplung}{65}{subsection.4.1.7.1}
\contentsline {subsection}{\numberline {1.7.2}Auswertung}{65}{subsection.4.1.7.2}
\contentsline {paragraph}{Ressourcenbedarf}{65}{subsection.4.1.7.2}
\contentsline {section}{\numberline {1.8}Anhang}{65}{section.4.1.8}
\contentsline {subsection}{\numberline {1.8.1}01-Aufgabe Code}{65}{subsection.4.1.8.1}
\contentsline {subsection}{\numberline {1.8.2}02-Aufgabe Code}{66}{subsection.4.1.8.2}
\contentsline {subsection}{\numberline {1.8.3}03-Aufgabe Code}{67}{subsection.4.1.8.3}
\contentsline {subsection}{\numberline {1.8.4}04-Aufgabe Code}{68}{subsection.4.1.8.4}
\contentsline {subsection}{\numberline {1.8.5}05-Aufgabe Code}{71}{subsection.4.1.8.5}
\contentsline {subsection}{\numberline {1.8.6}06-Aufgabe Code}{74}{subsection.4.1.8.6}
\contentsline {chapter}{\numberline {2}Entwurf eingebetteter Systeme: Schaltkreisvalidation}{80}{chapter.4.2}
\contentsline {section}{\numberline {2.1}Programm}{80}{section.4.2.1}
\contentsline {subsection}{\numberline {2.1.1}Entwurf}{80}{subsection.4.2.1.1}
\contentsline {subsubsection}{Circuit}{80}{subsection.4.2.1.1}
\contentsline {subsubsection}{Parser}{80}{subsection.4.2.1.1}
\contentsline {subsubsection}{Simulator}{80}{subsection.4.2.1.1}
\contentsline {subsection}{\numberline {2.1.2}\IeC {\"A}quivalenzpr\IeC {\"u}fung duch Simulation}{81}{subsection.4.2.1.2}
\contentsline {subsubsection}{Voraussetzungen}{81}{subsection.4.2.1.2}
\contentsline {subsubsection}{Vorgehen}{81}{subsection.4.2.1.2}
\contentsline {subsubsection}{Implementierung}{81}{Item.25}
\contentsline {subsection}{\numberline {2.1.3}\IeC {\"A}quivalenzpr\IeC {\"u}fung durch SAT-Solver}{82}{subsection.4.2.1.3}
\contentsline {subsubsection}{Voraussetzungen}{82}{subsection.4.2.1.3}
\contentsline {subsubsection}{Vorgehen}{82}{subsection.4.2.1.3}
\contentsline {subsubsection}{Implementierung}{82}{Item.31}
\contentsline {section}{\numberline {2.2}Versuche}{83}{section.4.2.2}
\contentsline {subsection}{\numberline {2.2.1}1. Versuch}{83}{subsection.4.2.2.1}
\contentsline {subsection}{\numberline {2.2.2}2. Versuch}{83}{subsection.4.2.2.2}
\contentsline {subsection}{\numberline {2.2.3}3. Versuch}{83}{subsection.4.2.2.3}
\contentsline {subsection}{\numberline {2.2.4}4. Versuch}{84}{subsection.4.2.2.4}
\contentsline {subsection}{\numberline {2.2.5}5. Versuch}{84}{subsection.4.2.2.5}
\contentsline {subsection}{\numberline {2.2.6}6. Versuch}{84}{subsection.4.2.2.6}
\contentsline {section}{\numberline {2.3}Anhang}{85}{section.4.2.3}
\contentsline {subsection}{\numberline {2.3.1}Circuit}{85}{subsection.4.2.3.1}
\contentsline {subsection}{\numberline {2.3.2}Simulator}{86}{subsection.4.2.3.2}
\contentsline {subsection}{\numberline {2.3.3}Solver}{86}{subsection.4.2.3.3}
\contentsline {subsection}{\numberline {2.3.4}Parsers}{87}{subsection.4.2.3.4}
\contentsline {subsection}{\numberline {2.3.5}Parser}{87}{subsection.4.2.3.5}
\contentsline {subsection}{\numberline {2.3.6}BENCH}{88}{subsection.4.2.3.6}
\contentsline {subsection}{\numberline {2.3.7}Gates}{88}{subsection.4.2.3.7}
\contentsline {subsection}{\numberline {2.3.8}Gate}{89}{subsection.4.2.3.8}
\contentsline {subsection}{\numberline {2.3.9}Input}{90}{subsection.4.2.3.9}
\contentsline {subsection}{\numberline {2.3.10}DFF}{90}{subsection.4.2.3.10}
\contentsline {subsection}{\numberline {2.3.11}Output}{91}{subsection.4.2.3.11}
