<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/lsu/el2_lsu_dccm_ctl.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL toggle coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/lsu</a> - el2_lsu_dccm_ctl.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">72</td>
            <td class="headerCovTableEntry">112</td>
            <td class="headerCovTableEntryLo">64.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:16</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : // $Id$</a>
<a name="18"><span class="lineNum">      18 </span>            : //</a>
<a name="19"><span class="lineNum">      19 </span>            : //</a>
<a name="20"><span class="lineNum">      20 </span>            : // Owner:</a>
<a name="21"><span class="lineNum">      21 </span>            : // Function: DCCM for LSU pipe</a>
<a name="22"><span class="lineNum">      22 </span>            : // Comments: Single ported memory</a>
<a name="23"><span class="lineNum">      23 </span>            : //</a>
<a name="24"><span class="lineNum">      24 </span>            : //</a>
<a name="25"><span class="lineNum">      25 </span>            : // DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</a>
<a name="26"><span class="lineNum">      26 </span>            : //</a>
<a name="27"><span class="lineNum">      27 </span>            : // //********************************************************************************</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : module el2_lsu_dccm_ctl</a>
<a name="30"><span class="lineNum">      30 </span>            : import el2_pkg::*;</a>
<a name="31"><span class="lineNum">      31 </span>            : #(</a>
<a name="32"><span class="lineNum">      32 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            :  )</a>
<a name="34"><span class="lineNum">      34 </span>            :   (</a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">   79593483 :    input logic                             lsu_c2_m_clk,            // clocks</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">   79593483 :    input logic                             lsu_c2_r_clk,            // clocks</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">   79593483 :    input logic                             lsu_c1_r_clk,            // clocks</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">   79593483 :    input logic                             lsu_store_c1_r_clk,      // clocks</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">   79593483 :    input logic                             lsu_free_c2_clk,         // clocks</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 :    input logic                             clk_override,            // Override non-functional clock gating</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">   79593483 :    input logic                             clk,                     // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">        161 :    input logic                             rst_l,                   // reset, active low</span></a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">     434292 :    input                                   el2_lsu_pkt_t lsu_pkt_r,// lsu packets</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">     434310 :    input                                   el2_lsu_pkt_t lsu_pkt_m,// lsu packets</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">     434311 :    input                                   el2_lsu_pkt_t lsu_pkt_d,// lsu packets</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">     607110 :    input logic                             addr_in_dccm_d,          // address maps to dccm</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :    input logic                             addr_in_pic_d,           // address maps to pic</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :    input logic                             addr_in_pic_m,           // address maps to pic</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">     607110 :    input logic                             addr_in_dccm_m, addr_in_dccm_r,   // address in dccm per pipe stage</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :    input logic                             addr_in_pic_r,                    // address in pic  per pipe stage</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">      18866 :    input logic                             lsu_raw_fwd_lo_r, lsu_raw_fwd_hi_r,</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">    1972879 :    input logic                             lsu_commit_r,            // lsu instruction in r commits</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">       8748 :    input logic                             ldst_dual_m, ldst_dual_r,// load/store is unaligned at 32 bit boundary per pipe stage</span></a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            :    // lsu address down the pipe</a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">     463826 :    input logic [31:0]                      lsu_addr_d,</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">     385512 :    input logic [pt.DCCM_BITS-1:0]          lsu_addr_m,</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">     463791 :    input logic [31:0]                      lsu_addr_r,</span></a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            :    // lsu address down the pipe - needed to check unaligned</a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">     923126 :    input logic [pt.DCCM_BITS-1:0]          end_addr_d,</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">     584620 :    input logic [pt.DCCM_BITS-1:0]          end_addr_m,</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">     584615 :    input logic [pt.DCCM_BITS-1:0]          end_addr_r,</span></a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">     256364 :    input logic                             stbuf_reqvld_any,        // write enable</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">      18506 :    input logic [pt.LSU_SB_BITS-1:0]        stbuf_addr_any,          // stbuf address (aligned)</span></a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">       7372 :    input logic [pt.DCCM_DATA_WIDTH-1:0]    stbuf_data_any,          // the read out from stbuf</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">      49624 :    input logic [pt.DCCM_ECC_WIDTH-1:0]     stbuf_ecc_any,           // the encoded data with ECC bits</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">       4882 :    input logic [pt.DCCM_DATA_WIDTH-1:0]    stbuf_fwddata_hi_m,      // stbuf fowarding to load</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">       4882 :    input logic [pt.DCCM_DATA_WIDTH-1:0]    stbuf_fwddata_lo_m,      // stbuf fowarding to load</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">       4300 :    input logic [pt.DCCM_BYTE_WIDTH-1:0]    stbuf_fwdbyteen_hi_m,    // stbuf fowarding to load</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">       4300 :    input logic [pt.DCCM_BYTE_WIDTH-1:0]    stbuf_fwdbyteen_lo_m,    // stbuf fowarding to load</span></a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :    output logic [pt.DCCM_DATA_WIDTH-1:0]   dccm_rdata_hi_r,         // data from the dccm</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :    output logic [pt.DCCM_DATA_WIDTH-1:0]   dccm_rdata_lo_r,         // data from the dccm</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :    output logic [pt.DCCM_ECC_WIDTH-1:0]    dccm_data_ecc_hi_r,      // data from the dccm + ecc</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :    output logic [pt.DCCM_ECC_WIDTH-1:0]    dccm_data_ecc_lo_r,</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :    output logic [pt.DCCM_DATA_WIDTH-1:0]   lsu_ld_data_r,           // right justified, ie load byte will have data at 7:0</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">      24568 :    output logic [pt.DCCM_DATA_WIDTH-1:0]   lsu_ld_data_corr_r,      // right justified &amp; ECC corrected, ie load byte will have data at 7:0</span></a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :    input logic                             lsu_double_ecc_error_r,  // lsu has a DED</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :    input logic                             single_ecc_error_hi_r,   // sec detected on hi dccm bank</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :    input logic                             single_ecc_error_lo_r,   // sec detected on lower dccm bank</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :    input logic [pt.DCCM_DATA_WIDTH-1:0]    sec_data_hi_r,           // corrected dccm data</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :    input logic [pt.DCCM_DATA_WIDTH-1:0]    sec_data_lo_r,           // corrected dccm data</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :    input logic [pt.DCCM_DATA_WIDTH-1:0]    sec_data_hi_r_ff,        // corrected dccm data</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineNoCov">          0 :    input logic [pt.DCCM_DATA_WIDTH-1:0]    sec_data_lo_r_ff,        // corrected dccm data</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :    input logic [pt.DCCM_ECC_WIDTH-1:0]     sec_data_ecc_hi_r_ff,    // the encoded data with ECC bits</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">      49624 :    input logic [pt.DCCM_ECC_WIDTH-1:0]     sec_data_ecc_lo_r_ff,    // the encoded data with ECC bits</span></a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">      46954 :    output logic [pt.DCCM_DATA_WIDTH-1:0]   dccm_rdata_hi_m,         // data from the dccm</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">     414690 :    output logic [pt.DCCM_DATA_WIDTH-1:0]   dccm_rdata_lo_m,         // data from the dccm</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">     151478 :    output logic [pt.DCCM_ECC_WIDTH-1:0]    dccm_data_ecc_hi_m,      // data from the dccm + ecc</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">     680184 :    output logic [pt.DCCM_ECC_WIDTH-1:0]    dccm_data_ecc_lo_m,</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">      54276 :    output logic [pt.DCCM_DATA_WIDTH-1:0]   lsu_ld_data_m,           // right justified, ie load byte will have data at 7:0</span></a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :    input logic                             lsu_double_ecc_error_m,  // lsu has a DED</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">     414690 :    input logic [pt.DCCM_DATA_WIDTH-1:0]    sec_data_hi_m,           // corrected dccm data</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">      46954 :    input logic [pt.DCCM_DATA_WIDTH-1:0]    sec_data_lo_m,           // corrected dccm data</span></a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">      59206 :    input logic [31:0]                      store_data_m,            // Store data M-stage</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :    input logic                             dma_dccm_wen,            // Perform DMA writes only for word/dword</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :    input logic                             dma_pic_wen,             // Perform PIC writes</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">          4 :    input logic [2:0]                       dma_mem_tag_m,           // DMA Buffer entry number M-stage</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :    input logic [31:0]                      dma_mem_addr,            // DMA request address</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">          4 :    input logic [63:0]                      dma_mem_wdata,           // DMA write data</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">          4 :    input logic [31:0]                      dma_dccm_wdata_lo,       // Shift the dma data to lower bits to make it consistent to lsu stores</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 :    input logic [31:0]                      dma_dccm_wdata_hi,       // Shift the dma data to lower bits to make it consistent to lsu stores</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :    input logic [pt.DCCM_ECC_WIDTH-1:0]     dma_dccm_wdata_ecc_hi,   // ECC bits for the DMA wdata</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">      49624 :    input logic [pt.DCCM_ECC_WIDTH-1:0]     dma_dccm_wdata_ecc_lo,   // ECC bits for the DMA wdata</span></a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">        340 :    output logic [pt.DCCM_DATA_WIDTH-1:0]   store_data_hi_r,</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">      77598 :    output logic [pt.DCCM_DATA_WIDTH-1:0]   store_data_lo_r,</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">        540 :    output logic [pt.DCCM_DATA_WIDTH-1:0]   store_datafn_hi_r,       // data from the dccm</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">      77598 :    output logic [pt.DCCM_DATA_WIDTH-1:0]   store_datafn_lo_r,       // data from the dccm</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">      44936 :    output logic [31:0]                     store_data_r,            // raw store data to be sent to bus</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :    output logic                            ld_single_ecc_error_r,</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :    output logic                            ld_single_ecc_error_r_ff,</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :    output logic [31:0]                     picm_mask_data_m,        // pic data to stbuf</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">     260730 :    output logic                            lsu_stbuf_commit_any,    // stbuf wins the dccm port or is to pic</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">     554328 :    output logic                            lsu_dccm_rden_m,         // dccm read</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">     554328 :    output logic                            lsu_dccm_rden_r,         // dccm read</span></a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :    output logic                            dccm_dma_rvalid,         // dccm serviving the dma load</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :    output logic                            dccm_dma_ecc_error,      // DMA load had ecc error</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">          4 :    output logic [2:0]                      dccm_dma_rtag,           // DMA return tag</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">      39382 :    output logic [63:0]                     dccm_dma_rdata,          // dccm data to dma request</span></a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span>            :    // DCCM ports</a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">     260730 :    output logic                            dccm_wren,               // dccm interface -- write</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">     554328 :    output logic                            dccm_rden,               // dccm interface -- write</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">      18506 :    output logic [pt.DCCM_BITS-1:0]         dccm_wr_addr_lo,         // dccm interface -- wr addr for lo bank</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">      18506 :    output logic [pt.DCCM_BITS-1:0]         dccm_wr_addr_hi,         // dccm interface -- wr addr for hi bank</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">     385512 :    output logic [pt.DCCM_BITS-1:0]         dccm_rd_addr_lo,         // dccm interface -- read address for lo bank</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">     923126 :    output logic [pt.DCCM_BITS-1:0]         dccm_rd_addr_hi,         // dccm interface -- read address for hi bank</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">       5172 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_lo,         // dccm write data for lo bank</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">       5172 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_hi,         // dccm write data for hi bank</span></a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">      46954 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]   dccm_rd_data_lo,         // dccm read data back from the dccm</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">      46954 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]   dccm_rd_data_hi,         // dccm read data back from the dccm</span></a>
<a name="146"><span class="lineNum">     146 </span>            : </a>
<a name="147"><span class="lineNum">     147 </span>            :    // PIC ports</a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :    output logic                            picm_wren,               // write to pic</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :    output logic                            picm_rden,               // read to pick</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :    output logic                            picm_mken,               // write to pic need a mask</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">        158 :    output logic [31:0]                     picm_rdaddr,             // address for pic read access</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">        158 :    output logic [31:0]                     picm_wraddr,             // address for pic write access</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">      77598 :    output logic [31:0]                     picm_wr_data,            // write data</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :    input logic [31:0]                      picm_rd_data,            // read data</span></a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">    1005280 :    input logic                             scan_mode                // scan mode</span></a>
<a name="157"><span class="lineNum">     157 </span>            : );</a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            :    localparam DCCM_WIDTH_BITS = $clog2(pt.DCCM_BYTE_WIDTH);</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :    logic                           lsu_dccm_rden_d, lsu_dccm_wren_d;</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :    logic                           ld_single_ecc_error_lo_r, ld_single_ecc_error_hi_r;</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :    logic                           ld_single_ecc_error_lo_r_ns, ld_single_ecc_error_hi_r_ns;</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :    logic                           ld_single_ecc_error_lo_r_ff, ld_single_ecc_error_hi_r_ff;</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :    logic                           lsu_double_ecc_error_r_ff;</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">       6020 :    logic [pt.DCCM_BITS-1:0]        ld_sec_addr_lo_r_ff, ld_sec_addr_hi_r_ff;</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">      47360 :    logic [pt.DCCM_DATA_WIDTH-1:0]  store_data_lo_r_in, store_data_hi_r_in ;</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :    logic [63:0]                    picm_rd_data_m;</span></a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">      24784 :    logic                           dccm_wr_bypass_d_m_hi, dccm_wr_bypass_d_r_hi;</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">      24784 :    logic                           dccm_wr_bypass_d_m_lo, dccm_wr_bypass_d_r_lo;</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :    logic                           kill_ecc_corr_lo_r, kill_ecc_corr_hi_r;</span></a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span>            :     // byte_en flowing down</a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">     558292 :    logic [3:0]                     store_byteen_m ,store_byteen_r;</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :    logic [7:0]                     store_byteen_ext_m, store_byteen_ext_r;</span></a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span>            :    if (pt.LOAD_TO_USE_PLUS1 == 1) begin: L2U_Plus1_1</a>
<a name="180"><span class="lineNum">     180 </span>            :       logic [63:0]  lsu_rdata_r, lsu_rdata_corr_r;</a>
<a name="181"><span class="lineNum">     181 </span>            :       logic [63:0]  dccm_rdata_r, dccm_rdata_corr_r;</a>
<a name="182"><span class="lineNum">     182 </span>            :       logic [63:0]  stbuf_fwddata_r;</a>
<a name="183"><span class="lineNum">     183 </span>            :       logic [7:0]   stbuf_fwdbyteen_r;</a>
<a name="184"><span class="lineNum">     184 </span>            :       logic [31:0]  stbuf_fwddata_lo_r, stbuf_fwddata_hi_r;</a>
<a name="185"><span class="lineNum">     185 </span>            :       logic [3:0]   stbuf_fwdbyteen_lo_r, stbuf_fwdbyteen_hi_r;</a>
<a name="186"><span class="lineNum">     186 </span>            :       logic [31:0]  lsu_rdata_lo_r, lsu_rdata_hi_r;</a>
<a name="187"><span class="lineNum">     187 </span>            :       logic [63:0]  picm_rd_data_r;</a>
<a name="188"><span class="lineNum">     188 </span>            :       logic [63:32] lsu_ld_data_r_nc, lsu_ld_data_corr_r_nc;</a>
<a name="189"><span class="lineNum">     189 </span>            :       logic [2:0]   dma_mem_tag_r;</a>
<a name="190"><span class="lineNum">     190 </span>            :       logic         stbuf_fwddata_en;</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            :       assign dccm_dma_rvalid      = lsu_pkt_r.valid &amp; lsu_pkt_r.load &amp; lsu_pkt_r.dma;</a>
<a name="193"><span class="lineNum">     193 </span>            :       assign dccm_dma_ecc_error   = lsu_double_ecc_error_r;</a>
<a name="194"><span class="lineNum">     194 </span>            :       assign dccm_dma_rtag[2:0]   = dma_mem_tag_r[2:0];</a>
<a name="195"><span class="lineNum">     195 </span>            :       assign dccm_dma_rdata[63:0] = ldst_dual_r ? lsu_rdata_corr_r[63:0] : {2{lsu_rdata_corr_r[31:0]}};</a>
<a name="196"><span class="lineNum">     196 </span>            :       assign {lsu_ld_data_r_nc[63:32], lsu_ld_data_r[31:0]}           = lsu_rdata_r[63:0] &gt;&gt; 8*lsu_addr_r[1:0];</a>
<a name="197"><span class="lineNum">     197 </span>            :       assign {lsu_ld_data_corr_r_nc[63:32], lsu_ld_data_corr_r[31:0]} = lsu_rdata_corr_r[63:0] &gt;&gt; 8*lsu_addr_r[1:0];</a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span>            :       assign picm_rd_data_r[63:32]   = picm_rd_data_r[31:0];</a>
<a name="200"><span class="lineNum">     200 </span>            :       assign dccm_rdata_r[63:0]      = {dccm_rdata_hi_r[31:0],dccm_rdata_lo_r[31:0]};</a>
<a name="201"><span class="lineNum">     201 </span>            :       assign dccm_rdata_corr_r[63:0] = {sec_data_hi_r[31:0],sec_data_lo_r[31:0]};</a>
<a name="202"><span class="lineNum">     202 </span>            :       assign stbuf_fwddata_r[63:0]   = {stbuf_fwddata_hi_r[31:0], stbuf_fwddata_lo_r[31:0]};</a>
<a name="203"><span class="lineNum">     203 </span>            :       assign stbuf_fwdbyteen_r[7:0]  = {stbuf_fwdbyteen_hi_r[3:0], stbuf_fwdbyteen_lo_r[3:0]};</a>
<a name="204"><span class="lineNum">     204 </span>            :       assign stbuf_fwddata_en        = (|stbuf_fwdbyteen_hi_m[3:0]) | (|stbuf_fwdbyteen_lo_m[3:0]) | clk_override;</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span>            :       for (genvar i=0; i&lt;8; i++) begin: GenDMAData</a>
<a name="207"><span class="lineNum">     207 </span>            :          assign lsu_rdata_corr_r[(8*i)+7:8*i]  = stbuf_fwdbyteen_r[i] ? stbuf_fwddata_r[(8*i)+7:8*i] :</a>
<a name="208"><span class="lineNum">     208 </span>            :                                                                         (addr_in_pic_r ? picm_rd_data_r[(8*i)+7:8*i] :  ({8{addr_in_dccm_r}} &amp; dccm_rdata_corr_r[(8*i)+7:8*i]));</a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span>            :          assign lsu_rdata_r[(8*i)+7:8*i]       = stbuf_fwdbyteen_r[i] ? stbuf_fwddata_r[(8*i)+7:8*i] :</a>
<a name="211"><span class="lineNum">     211 </span>            :                                                                         (addr_in_pic_r ? picm_rd_data_r[(8*i)+7:8*i] :  ({8{addr_in_dccm_r}} &amp; dccm_rdata_r[(8*i)+7:8*i]));</a>
<a name="212"><span class="lineNum">     212 </span>            :       end</a>
<a name="213"><span class="lineNum">     213 </span>            :       rvdffe #(pt.DCCM_DATA_WIDTH) dccm_rdata_hi_r_ff    (.*, .din(dccm_rdata_hi_m[pt.DCCM_DATA_WIDTH-1:0]), .dout(dccm_rdata_hi_r[pt.DCCM_DATA_WIDTH-1:0]), .en((lsu_dccm_rden_m &amp; ldst_dual_m) | clk_override));</a>
<a name="214"><span class="lineNum">     214 </span>            :       rvdffe #(pt.DCCM_DATA_WIDTH) dccm_rdata_lo_r_ff    (.*, .din(dccm_rdata_lo_m[pt.DCCM_DATA_WIDTH-1:0]), .dout(dccm_rdata_lo_r[pt.DCCM_DATA_WIDTH-1:0]), .en(lsu_dccm_rden_m | clk_override));</a>
<a name="215"><span class="lineNum">     215 </span>            :       rvdffe #(2*pt.DCCM_ECC_WIDTH)  dccm_data_ecc_r_ff  (.*, .din({dccm_data_ecc_hi_m[pt.DCCM_ECC_WIDTH-1:0], dccm_data_ecc_lo_m[pt.DCCM_ECC_WIDTH-1:0]}),</a>
<a name="216"><span class="lineNum">     216 </span>            :                                                               .dout({dccm_data_ecc_hi_r[pt.DCCM_ECC_WIDTH-1:0], dccm_data_ecc_lo_r[pt.DCCM_ECC_WIDTH-1:0]}),                                  .en(lsu_dccm_rden_m | clk_override));</a>
<a name="217"><span class="lineNum">     217 </span>            :       rvdff #(8)                   stbuf_fwdbyteen_ff    (.*, .din({stbuf_fwdbyteen_hi_m[3:0], stbuf_fwdbyteen_lo_m[3:0]}), .dout({stbuf_fwdbyteen_hi_r[3:0], stbuf_fwdbyteen_lo_r[3:0]}), .clk(lsu_c2_r_clk));</a>
<a name="218"><span class="lineNum">     218 </span>            :       rvdffe #(64)                 stbuf_fwddata_ff      (.*, .din({stbuf_fwddata_hi_m[31:0], stbuf_fwddata_lo_m[31:0]}),   .dout({stbuf_fwddata_hi_r[31:0], stbuf_fwddata_lo_r[31:0]}),   .en(stbuf_fwddata_en));</a>
<a name="219"><span class="lineNum">     219 </span>            :       rvdffe #(32)                 picm_rddata_rff       (.*, .din(picm_rd_data_m[31:0]),                                   .dout(picm_rd_data_r[31:0]),                                   .en(addr_in_pic_m | clk_override));</a>
<a name="220"><span class="lineNum">     220 </span>            :       rvdff #(3)                   dma_mem_tag_rff       (.*, .din(dma_mem_tag_m[2:0]),                                     .dout(dma_mem_tag_r[2:0]),                                     .clk(lsu_c1_r_clk));</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            :    end else begin: L2U_Plus1_0</a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            :       logic [63:0]  lsu_rdata_m, lsu_rdata_corr_m;</a>
<a name="225"><span class="lineNum">     225 </span>            :       logic [63:0]  dccm_rdata_m, dccm_rdata_corr_m;</a>
<a name="226"><span class="lineNum">     226 </span>            :       logic [63:0]  stbuf_fwddata_m;</a>
<a name="227"><span class="lineNum">     227 </span>            :       logic [7:0]   stbuf_fwdbyteen_m;</a>
<a name="228"><span class="lineNum">     228 </span>            :       logic [63:32] lsu_ld_data_m_nc, lsu_ld_data_corr_m_nc;</a>
<a name="229"><span class="lineNum">     229 </span>            :       logic [31:0]  lsu_ld_data_corr_m;</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            :       assign dccm_dma_rvalid      = lsu_pkt_m.valid &amp; lsu_pkt_m.load &amp; lsu_pkt_m.dma;</a>
<a name="232"><span class="lineNum">     232 </span>            :       assign dccm_dma_ecc_error   = lsu_double_ecc_error_m;</a>
<a name="233"><span class="lineNum">     233 </span>            :       assign dccm_dma_rtag[2:0]   = dma_mem_tag_m[2:0];</a>
<a name="234"><span class="lineNum">     234 </span>            :       assign dccm_dma_rdata[63:0] = ldst_dual_m ? lsu_rdata_corr_m[63:0] : {2{lsu_rdata_corr_m[31:0]}};</a>
<a name="235"><span class="lineNum">     235 </span>            :       assign {lsu_ld_data_m_nc[63:32], lsu_ld_data_m[31:0]} = 64'(lsu_rdata_m[63:0] &gt;&gt; 8*lsu_addr_m[1:0]);</a>
<a name="236"><span class="lineNum">     236 </span>            :       assign {lsu_ld_data_corr_m_nc[63:32], lsu_ld_data_corr_m[31:0]} = 64'(lsu_rdata_corr_m[63:0] &gt;&gt; 8*lsu_addr_m[1:0]);</a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span>            :       assign dccm_rdata_m[63:0]      = {dccm_rdata_hi_m[31:0],dccm_rdata_lo_m[31:0]};</a>
<a name="239"><span class="lineNum">     239 </span>            :       assign dccm_rdata_corr_m[63:0] = {sec_data_hi_m[31:0],sec_data_lo_m[31:0]};</a>
<a name="240"><span class="lineNum">     240 </span>            :       assign stbuf_fwddata_m[63:0]   = {stbuf_fwddata_hi_m[31:0], stbuf_fwddata_lo_m[31:0]};</a>
<a name="241"><span class="lineNum">     241 </span>            :       assign stbuf_fwdbyteen_m[7:0]  = {stbuf_fwdbyteen_hi_m[3:0], stbuf_fwdbyteen_lo_m[3:0]};</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            :       for (genvar i=0; i&lt;8; i++) begin: GenLoop</a>
<a name="244"><span class="lineNum">     244 </span>            :          assign lsu_rdata_corr_m[(8*i)+7:8*i] = stbuf_fwdbyteen_m[i] ? stbuf_fwddata_m[(8*i)+7:8*i] :</a>
<a name="245"><span class="lineNum">     245 </span>            :                                                                        (addr_in_pic_m ? picm_rd_data_m[(8*i)+7:8*i] : ({8{addr_in_dccm_m}} &amp; dccm_rdata_corr_m[(8*i)+7:8*i]));</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span>            :          assign lsu_rdata_m[(8*i)+7:8*i]      = stbuf_fwdbyteen_m[i] ? stbuf_fwddata_m[(8*i)+7:8*i] :</a>
<a name="248"><span class="lineNum">     248 </span>            :                                                                        (addr_in_pic_m ? picm_rd_data_m[(8*i)+7:8*i] : ({8{addr_in_dccm_m}} &amp; dccm_rdata_m[(8*i)+7:8*i]));</a>
<a name="249"><span class="lineNum">     249 </span>            :       end</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span>            :       rvdffe #(32) lsu_ld_data_corr_rff(.*, .din(lsu_ld_data_corr_m[31:0]), .dout(lsu_ld_data_corr_r[31:0]), .en((lsu_pkt_m.valid &amp; lsu_pkt_m.load &amp; (addr_in_pic_m | addr_in_dccm_m)) | clk_override));</a>
<a name="252"><span class="lineNum">     252 </span>            :    end</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            :    assign kill_ecc_corr_lo_r = (((lsu_addr_d[pt.DCCM_BITS-1:2] == lsu_addr_r[pt.DCCM_BITS-1:2]) | (end_addr_d[pt.DCCM_BITS-1:2] == lsu_addr_r[pt.DCCM_BITS-1:2])) &amp; lsu_pkt_d.valid &amp; lsu_pkt_d.store &amp; lsu_pkt_d.dma &amp; addr_in_dccm_d) |</a>
<a name="255"><span class="lineNum">     255 </span>            :                                (((lsu_addr_m[pt.DCCM_BITS-1:2] == lsu_addr_r[pt.DCCM_BITS-1:2]) | (end_addr_m[pt.DCCM_BITS-1:2] == lsu_addr_r[pt.DCCM_BITS-1:2])) &amp; lsu_pkt_m.valid &amp; lsu_pkt_m.store &amp; lsu_pkt_m.dma &amp; addr_in_dccm_m);</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            :    assign kill_ecc_corr_hi_r = (((lsu_addr_d[pt.DCCM_BITS-1:2] == end_addr_r[pt.DCCM_BITS-1:2]) | (end_addr_d[pt.DCCM_BITS-1:2] == end_addr_r[pt.DCCM_BITS-1:2])) &amp; lsu_pkt_d.valid &amp; lsu_pkt_d.store &amp; lsu_pkt_d.dma &amp; addr_in_dccm_d) |</a>
<a name="258"><span class="lineNum">     258 </span>            :                                (((lsu_addr_m[pt.DCCM_BITS-1:2] == end_addr_r[pt.DCCM_BITS-1:2]) | (end_addr_m[pt.DCCM_BITS-1:2] == end_addr_r[pt.DCCM_BITS-1:2])) &amp; lsu_pkt_m.valid &amp; lsu_pkt_m.store &amp; lsu_pkt_m.dma &amp; addr_in_dccm_m);</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            :    assign ld_single_ecc_error_lo_r = lsu_pkt_r.load &amp; single_ecc_error_lo_r &amp; ~lsu_raw_fwd_lo_r;</a>
<a name="261"><span class="lineNum">     261 </span>            :    assign ld_single_ecc_error_hi_r = lsu_pkt_r.load &amp; single_ecc_error_hi_r &amp; ~lsu_raw_fwd_hi_r;</a>
<a name="262"><span class="lineNum">     262 </span>            :    assign ld_single_ecc_error_r    = (ld_single_ecc_error_lo_r | ld_single_ecc_error_hi_r) &amp; ~lsu_double_ecc_error_r;</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :    assign ld_single_ecc_error_lo_r_ns = ld_single_ecc_error_lo_r &amp; (lsu_commit_r | lsu_pkt_r.dma) &amp; ~kill_ecc_corr_lo_r;</a>
<a name="265"><span class="lineNum">     265 </span>            :    assign ld_single_ecc_error_hi_r_ns = ld_single_ecc_error_hi_r &amp; (lsu_commit_r | lsu_pkt_r.dma) &amp; ~kill_ecc_corr_hi_r;</a>
<a name="266"><span class="lineNum">     266 </span>            :    assign ld_single_ecc_error_r_ff = (ld_single_ecc_error_lo_r_ff | ld_single_ecc_error_hi_r_ff) &amp; ~lsu_double_ecc_error_r_ff;</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span>            :    assign lsu_stbuf_commit_any = stbuf_reqvld_any &amp;</a>
<a name="269"><span class="lineNum">     269 </span>            :                                  (~(lsu_dccm_rden_d | lsu_dccm_wren_d | ld_single_ecc_error_r_ff) |</a>
<a name="270"><span class="lineNum">     270 </span>            :                                   (lsu_dccm_rden_d &amp; ~((stbuf_addr_any[pt.DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS] == lsu_addr_d[pt.DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]) |</a>
<a name="271"><span class="lineNum">     271 </span>            :                                                        (stbuf_addr_any[pt.DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS] == end_addr_d[pt.DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]))));</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            :    // No need to read for aligned word/dword stores since ECC will come by new data completely</a>
<a name="274"><span class="lineNum">     274 </span>            :    assign lsu_dccm_rden_d = lsu_pkt_d.valid &amp; (lsu_pkt_d.load | (lsu_pkt_d.store &amp; (~(lsu_pkt_d.word | lsu_pkt_d.dword) | (lsu_addr_d[1:0] != 2'b0)))) &amp; addr_in_dccm_d;</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            :    // DMA will read/write in decode stage</a>
<a name="277"><span class="lineNum">     277 </span>            :    assign lsu_dccm_wren_d = dma_dccm_wen;</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            :    // DCCM inputs</a>
<a name="280"><span class="lineNum">     280 </span>            :    assign dccm_wren                             = lsu_dccm_wren_d | lsu_stbuf_commit_any | ld_single_ecc_error_r_ff;</a>
<a name="281"><span class="lineNum">     281 </span>            :    assign dccm_rden                             = lsu_dccm_rden_d &amp; addr_in_dccm_d;</a>
<a name="282"><span class="lineNum">     282 </span>            :    assign dccm_wr_addr_lo[pt.DCCM_BITS-1:0]     = ld_single_ecc_error_r_ff ? (ld_single_ecc_error_lo_r_ff ? ld_sec_addr_lo_r_ff[pt.DCCM_BITS-1:0] : ld_sec_addr_hi_r_ff[pt.DCCM_BITS-1:0]) :</a>
<a name="283"><span class="lineNum">     283 </span>            :                                                                              lsu_dccm_wren_d ? lsu_addr_d[pt.DCCM_BITS-1:0] : stbuf_addr_any[pt.DCCM_BITS-1:0];</a>
<a name="284"><span class="lineNum">     284 </span>            :    assign dccm_wr_addr_hi[pt.DCCM_BITS-1:0]     = ld_single_ecc_error_r_ff ? (ld_single_ecc_error_hi_r_ff ? ld_sec_addr_hi_r_ff[pt.DCCM_BITS-1:0] : ld_sec_addr_lo_r_ff[pt.DCCM_BITS-1:0]) :</a>
<a name="285"><span class="lineNum">     285 </span>            :                                                                              lsu_dccm_wren_d ? end_addr_d[pt.DCCM_BITS-1:0] : stbuf_addr_any[pt.DCCM_BITS-1:0];</a>
<a name="286"><span class="lineNum">     286 </span>            :    assign dccm_rd_addr_lo[pt.DCCM_BITS-1:0]     = lsu_addr_d[pt.DCCM_BITS-1:0];</a>
<a name="287"><span class="lineNum">     287 </span>            :    assign dccm_rd_addr_hi[pt.DCCM_BITS-1:0]     = end_addr_d[pt.DCCM_BITS-1:0];</a>
<a name="288"><span class="lineNum">     288 </span>            :    assign dccm_wr_data_lo[pt.DCCM_FDATA_WIDTH-1:0] = ld_single_ecc_error_r_ff ? (ld_single_ecc_error_lo_r_ff ? {sec_data_ecc_lo_r_ff[pt.DCCM_ECC_WIDTH-1:0],sec_data_lo_r_ff[pt.DCCM_DATA_WIDTH-1:0]} :</a>
<a name="289"><span class="lineNum">     289 </span>            :                                                                                                                {sec_data_ecc_hi_r_ff[pt.DCCM_ECC_WIDTH-1:0],sec_data_hi_r_ff[pt.DCCM_DATA_WIDTH-1:0]}) :</a>
<a name="290"><span class="lineNum">     290 </span>            :                                                                                 (dma_dccm_wen ? {dma_dccm_wdata_ecc_lo[pt.DCCM_ECC_WIDTH-1:0],dma_dccm_wdata_lo[pt.DCCM_DATA_WIDTH-1:0]} :</a>
<a name="291"><span class="lineNum">     291 </span>            :                                                                                                 {stbuf_ecc_any[pt.DCCM_ECC_WIDTH-1:0],stbuf_data_any[pt.DCCM_DATA_WIDTH-1:0]});</a>
<a name="292"><span class="lineNum">     292 </span>            :    assign dccm_wr_data_hi[pt.DCCM_FDATA_WIDTH-1:0] = ld_single_ecc_error_r_ff ? (ld_single_ecc_error_hi_r_ff ? {sec_data_ecc_hi_r_ff[pt.DCCM_ECC_WIDTH-1:0],sec_data_hi_r_ff[pt.DCCM_DATA_WIDTH-1:0]} :</a>
<a name="293"><span class="lineNum">     293 </span>            :                                                                                                                {sec_data_ecc_lo_r_ff[pt.DCCM_ECC_WIDTH-1:0],sec_data_lo_r_ff[pt.DCCM_DATA_WIDTH-1:0]}) :</a>
<a name="294"><span class="lineNum">     294 </span>            :                                                                                 (dma_dccm_wen ? {dma_dccm_wdata_ecc_hi[pt.DCCM_ECC_WIDTH-1:0],dma_dccm_wdata_hi[pt.DCCM_DATA_WIDTH-1:0]} :</a>
<a name="295"><span class="lineNum">     295 </span>            :                                                                                                 {stbuf_ecc_any[pt.DCCM_ECC_WIDTH-1:0],stbuf_data_any[pt.DCCM_DATA_WIDTH-1:0]});</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span>            :    // DCCM outputs</a>
<a name="298"><span class="lineNum">     298 </span>            :    assign store_byteen_m[3:0] = {4{lsu_pkt_m.store}} &amp;</a>
<a name="299"><span class="lineNum">     299 </span>            :                                 (({4{lsu_pkt_m.by}}    &amp; 4'b0001) |</a>
<a name="300"><span class="lineNum">     300 </span>            :                                  ({4{lsu_pkt_m.half}}  &amp; 4'b0011) |</a>
<a name="301"><span class="lineNum">     301 </span>            :                                  ({4{lsu_pkt_m.word}}  &amp; 4'b1111));</a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span>            :    assign store_byteen_r[3:0] =  {4{lsu_pkt_r.store}} &amp;</a>
<a name="304"><span class="lineNum">     304 </span>            :                                  (({4{lsu_pkt_r.by}}    &amp; 4'b0001) |</a>
<a name="305"><span class="lineNum">     305 </span>            :                                   ({4{lsu_pkt_r.half}}  &amp; 4'b0011) |</a>
<a name="306"><span class="lineNum">     306 </span>            :                                   ({4{lsu_pkt_r.word}}  &amp; 4'b1111));</a>
<a name="307"><span class="lineNum">     307 </span>            : </a>
<a name="308"><span class="lineNum">     308 </span>            :    assign store_byteen_ext_m[7:0] = {4'b0,store_byteen_m[3:0]} &lt;&lt; lsu_addr_m[1:0];      // The packet in m</a>
<a name="309"><span class="lineNum">     309 </span>            :    assign store_byteen_ext_r[7:0] = {4'b0,store_byteen_r[3:0]} &lt;&lt; lsu_addr_r[1:0];</a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span>            :    assign dccm_wr_bypass_d_m_lo   = (stbuf_addr_any[pt.DCCM_BITS-1:2] == lsu_addr_m[pt.DCCM_BITS-1:2]) &amp; addr_in_dccm_m;</a>
<a name="314"><span class="lineNum">     314 </span>            :    assign dccm_wr_bypass_d_m_hi   = (stbuf_addr_any[pt.DCCM_BITS-1:2] == end_addr_m[pt.DCCM_BITS-1:2]) &amp; addr_in_dccm_m;</a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span>            :    assign dccm_wr_bypass_d_r_lo   = (stbuf_addr_any[pt.DCCM_BITS-1:2] == lsu_addr_r[pt.DCCM_BITS-1:2]) &amp; addr_in_dccm_r;</a>
<a name="317"><span class="lineNum">     317 </span>            :    assign dccm_wr_bypass_d_r_hi   = (stbuf_addr_any[pt.DCCM_BITS-1:2] == end_addr_r[pt.DCCM_BITS-1:2]) &amp; addr_in_dccm_r;</a>
<a name="318"><span class="lineNum">     318 </span>            : </a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span>            :    if (pt.LOAD_TO_USE_PLUS1 == 1) begin: L2U1_Plus1_1</a>
<a name="321"><span class="lineNum">     321 </span>            :       logic        dccm_wren_Q;</a>
<a name="322"><span class="lineNum">     322 </span>            :       logic [31:0] dccm_wr_data_Q;</a>
<a name="323"><span class="lineNum">     323 </span>            :       logic        dccm_wr_bypass_d_m_lo_Q, dccm_wr_bypass_d_m_hi_Q;</a>
<a name="324"><span class="lineNum">     324 </span>            :       logic [31:0] store_data_pre_hi_r, store_data_pre_lo_r;</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            :       assign {store_data_pre_hi_r[31:0], store_data_pre_lo_r[31:0]} = {32'b0,store_data_r[31:0]} &lt;&lt; 8*lsu_addr_r[1:0];</a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span>            :       for (genvar i=0; i&lt;4; i++) begin</a>
<a name="329"><span class="lineNum">     329 </span>            :           assign store_data_lo_r[(8*i)+7:(8*i)]   = store_byteen_ext_r[i] ? store_data_pre_lo_r[(8*i)+7:(8*i)] : ((dccm_wren_Q &amp; dccm_wr_bypass_d_m_lo_Q) ? dccm_wr_data_Q[(8*i)+7:(8*i)] : sec_data_lo_r[(8*i)+7:(8*i)]);</a>
<a name="330"><span class="lineNum">     330 </span>            :           assign store_data_hi_r[(8*i)+7:(8*i)]   = store_byteen_ext_r[i+4] ? store_data_pre_hi_r[(8*i)+7:(8*i)] : ((dccm_wren_Q &amp; dccm_wr_bypass_d_m_hi_Q) ? dccm_wr_data_Q[(8*i)+7:(8*i)] : sec_data_hi_r[(8*i)+7:(8*i)]);</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span>            :           assign store_datafn_lo_r[(8*i)+7:(8*i)] = store_byteen_ext_r[i] ? store_data_pre_lo_r[(8*i)+7:(8*i)] : ((lsu_stbuf_commit_any &amp; dccm_wr_bypass_d_r_lo) ? stbuf_data_any[(8*i)+7:(8*i)] :</a>
<a name="333"><span class="lineNum">     333 </span>            :                                                                                                                     ((dccm_wren_Q &amp; dccm_wr_bypass_d_m_lo_Q) ? dccm_wr_data_Q[(8*i)+7:(8*i)] : sec_data_lo_r[(8*i)+7:(8*i)]));</a>
<a name="334"><span class="lineNum">     334 </span>            :           assign store_datafn_hi_r[(8*i)+7:(8*i)] = store_byteen_ext_r[i+4] ? store_data_pre_hi_r[(8*i)+7:(8*i)] : ((lsu_stbuf_commit_any &amp; dccm_wr_bypass_d_r_hi) ? stbuf_data_any[(8*i)+7:(8*i)] :</a>
<a name="335"><span class="lineNum">     335 </span>            :                                                                                                                     ((dccm_wren_Q &amp; dccm_wr_bypass_d_m_hi_Q) ? dccm_wr_data_Q[(8*i)+7:(8*i)] : sec_data_hi_r[(8*i)+7:(8*i)]));</a>
<a name="336"><span class="lineNum">     336 </span>            :       end</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span>            :       rvdff #(1)   dccm_wren_ff       (.*, .din(lsu_stbuf_commit_any),  .dout(dccm_wren_Q),             .clk(lsu_free_c2_clk));   // ECC load errors writing to dccm shouldn't fwd to stores in pipe</a>
<a name="339"><span class="lineNum">     339 </span>            :       rvdffe #(32) dccm_wrdata_ff     (.*, .din(stbuf_data_any[31:0]),  .dout(dccm_wr_data_Q[31:0]),    .en(lsu_stbuf_commit_any | clk_override), .clk(clk));</a>
<a name="340"><span class="lineNum">     340 </span>            :       rvdff #(1)   dccm_wrbyp_dm_loff (.*, .din(dccm_wr_bypass_d_m_lo), .dout(dccm_wr_bypass_d_m_lo_Q), .clk(lsu_free_c2_clk));</a>
<a name="341"><span class="lineNum">     341 </span>            :       rvdff #(1)   dccm_wrbyp_dm_hiff (.*, .din(dccm_wr_bypass_d_m_hi), .dout(dccm_wr_bypass_d_m_hi_Q), .clk(lsu_free_c2_clk));</a>
<a name="342"><span class="lineNum">     342 </span>            :       rvdff #(32)  store_data_rff     (.*, .din(store_data_m[31:0]),    .dout(store_data_r[31:0]),      .clk(lsu_store_c1_r_clk));</a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span>            :    end else begin: L2U1_Plus1_0</a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span>            :       logic [31:0] store_data_hi_m, store_data_lo_m;</a>
<a name="347"><span class="lineNum">     347 </span>            :       logic [63:0] store_data_mask;</a>
<a name="348"><span class="lineNum">     348 </span>            :       assign {store_data_hi_m[31:0] , store_data_lo_m[31:0]} = {32'b0,store_data_m[31:0]} &lt;&lt; 8*lsu_addr_m[1:0];</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span>            :       for (genvar i=0; i&lt;4; i++) begin</a>
<a name="351"><span class="lineNum">     351 </span>            :          assign store_data_hi_r_in[(8*i)+7:(8*i)]  = store_byteen_ext_m[i+4] ? store_data_hi_m[(8*i)+7:(8*i)] :</a>
<a name="352"><span class="lineNum">     352 </span>            :                                                                                ((lsu_stbuf_commit_any &amp;  dccm_wr_bypass_d_m_hi)   ? stbuf_data_any[(8*i)+7:(8*i)] : sec_data_hi_m[(8*i)+7:(8*i)]);</a>
<a name="353"><span class="lineNum">     353 </span>            :          assign store_data_lo_r_in[(8*i)+7:(8*i)]  = store_byteen_ext_m[i]   ? store_data_lo_m[(8*i)+7:(8*i)] :</a>
<a name="354"><span class="lineNum">     354 </span>            :                                                                                ((lsu_stbuf_commit_any &amp;  dccm_wr_bypass_d_m_lo) ? stbuf_data_any[(8*i)+7:(8*i)] : sec_data_lo_m[(8*i)+7:(8*i)]);</a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            :          assign store_datafn_lo_r[(8*i)+7:(8*i)]   = (lsu_stbuf_commit_any &amp; dccm_wr_bypass_d_r_lo &amp; ~store_byteen_ext_r[i])   ? stbuf_data_any[(8*i)+7:(8*i)] : store_data_lo_r[(8*i)+7:(8*i)];</a>
<a name="357"><span class="lineNum">     357 </span>            :          assign store_datafn_hi_r[(8*i)+7:(8*i)]   = (lsu_stbuf_commit_any &amp; dccm_wr_bypass_d_r_hi &amp; ~store_byteen_ext_r[i+4]) ? stbuf_data_any[(8*i)+7:(8*i)] : store_data_hi_r[(8*i)+7:(8*i)];</a>
<a name="358"><span class="lineNum">     358 </span>            :       end // for (genvar i=0; i&lt;BYTE_WIDTH; i++)</a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span>            :       for (genvar i=0; i&lt;4; i++) begin</a>
<a name="361"><span class="lineNum">     361 </span>            :          assign store_data_mask[(8*i)+7:(8*i)] = {8{store_byteen_r[i]}};</a>
<a name="362"><span class="lineNum">     362 </span>            :       end</a>
<a name="363"><span class="lineNum">     363 </span>            :       assign store_data_r[31:0]      = 32'({store_data_hi_r[31:0],store_data_lo_r[31:0]} &gt;&gt; 8*lsu_addr_r[1:0]) &amp; store_data_mask[31:0];</a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span>            :       rvdffe #(pt.DCCM_DATA_WIDTH) store_data_hi_rff (.*, .din(store_data_hi_r_in[pt.DCCM_DATA_WIDTH-1:0]), .dout(store_data_hi_r[pt.DCCM_DATA_WIDTH-1:0]), .en((ldst_dual_m &amp; lsu_pkt_m.valid &amp; lsu_pkt_m.store) | clk_override), .clk(clk));</a>
<a name="366"><span class="lineNum">     366 </span>            :       rvdff  #(pt.DCCM_DATA_WIDTH) store_data_lo_rff (.*, .din(store_data_lo_r_in[pt.DCCM_DATA_WIDTH-1:0]), .dout(store_data_lo_r[pt.DCCM_DATA_WIDTH-1:0]), .clk(lsu_store_c1_r_clk));</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            :    end</a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span>            :    assign dccm_rdata_lo_m[pt.DCCM_DATA_WIDTH-1:0]   = dccm_rd_data_lo[pt.DCCM_DATA_WIDTH-1:0]; // for ld choose dccm_out</a>
<a name="371"><span class="lineNum">     371 </span>            :    assign dccm_rdata_hi_m[pt.DCCM_DATA_WIDTH-1:0]   = dccm_rd_data_hi[pt.DCCM_DATA_WIDTH-1:0]; // for ld this is used for ecc</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            :    assign dccm_data_ecc_lo_m[pt.DCCM_ECC_WIDTH-1:0] = dccm_rd_data_lo[pt.DCCM_FDATA_WIDTH-1:pt.DCCM_DATA_WIDTH];</a>
<a name="374"><span class="lineNum">     374 </span>            :    assign dccm_data_ecc_hi_m[pt.DCCM_ECC_WIDTH-1:0] = dccm_rd_data_hi[pt.DCCM_FDATA_WIDTH-1:pt.DCCM_DATA_WIDTH];</a>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<a name="376"><span class="lineNum">     376 </span>            :    // PIC signals. PIC ignores the lower 2 bits of address since PIC memory registers are 32-bits</a>
<a name="377"><span class="lineNum">     377 </span>            :    assign picm_wren          = (lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; addr_in_pic_r &amp; lsu_commit_r) | dma_pic_wen;</a>
<a name="378"><span class="lineNum">     378 </span>            :    assign picm_rden          = lsu_pkt_d.valid &amp; lsu_pkt_d.load  &amp; addr_in_pic_d;</a>
<a name="379"><span class="lineNum">     379 </span>            :    assign picm_mken          = lsu_pkt_d.valid &amp; lsu_pkt_d.store &amp; addr_in_pic_d;  // Get the mask for stores</a>
<a name="380"><span class="lineNum">     380 </span>            :    assign picm_rdaddr[31:0]  = pt.PIC_BASE_ADDR | {{32-pt.PIC_BITS{1'b0}},lsu_addr_d[pt.PIC_BITS-1:0]};</a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span>            :    assign picm_wraddr[31:0]  = pt.PIC_BASE_ADDR | {{32-pt.PIC_BITS{1'b0}},(dma_pic_wen ? dma_mem_addr[pt.PIC_BITS-1:0] : lsu_addr_r[pt.PIC_BITS-1:0])};</a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span>            :    assign picm_wr_data[31:0] = dma_pic_wen ? dma_mem_wdata[31:0] : store_datafn_lo_r[31:0];</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span>            :    assign picm_mask_data_m[31:0] = picm_rd_data_m[31:0];</a>
<a name="387"><span class="lineNum">     387 </span>            :    assign picm_rd_data_m[63:0]   = {picm_rd_data[31:0],picm_rd_data[31:0]};</a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span>            :    if (pt.DCCM_ENABLE == 1) begin: Gen_dccm_enable</a>
<a name="390"><span class="lineNum">     390 </span>            :       rvdff #(1) dccm_rden_mff (.*, .din(lsu_dccm_rden_d), .dout(lsu_dccm_rden_m), .clk(lsu_c2_m_clk));</a>
<a name="391"><span class="lineNum">     391 </span>            :       rvdff #(1) dccm_rden_rff (.*, .din(lsu_dccm_rden_m), .dout(lsu_dccm_rden_r), .clk(lsu_c2_r_clk));</a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span>            :       // ECC correction flops since dccm write happens next cycle</a>
<a name="394"><span class="lineNum">     394 </span>            :       // We are writing to dccm in r+1 for ecc correction since fast_int needs to be blocked in decode - 1. We can probably write in r for plus0 configuration since we know ecc error in M.</a>
<a name="395"><span class="lineNum">     395 </span>            :       // In that case these (_ff) flops are needed only in plus1 configuration</a>
<a name="396"><span class="lineNum">     396 </span>            :       rvdff #(1) ld_double_ecc_error_rff    (.*, .din(lsu_double_ecc_error_r),   .dout(lsu_double_ecc_error_r_ff),   .clk(lsu_free_c2_clk));</a>
<a name="397"><span class="lineNum">     397 </span>            :       rvdff #(1) ld_single_ecc_error_hi_rff (.*, .din(ld_single_ecc_error_hi_r_ns), .dout(ld_single_ecc_error_hi_r_ff), .clk(lsu_free_c2_clk));</a>
<a name="398"><span class="lineNum">     398 </span>            :       rvdff #(1) ld_single_ecc_error_lo_rff (.*, .din(ld_single_ecc_error_lo_r_ns), .dout(ld_single_ecc_error_lo_r_ff), .clk(lsu_free_c2_clk));</a>
<a name="399"><span class="lineNum">     399 </span>            :       rvdffe #(pt.DCCM_BITS) ld_sec_addr_hi_rff (.*, .din(end_addr_r[pt.DCCM_BITS-1:0]), .dout(ld_sec_addr_hi_r_ff[pt.DCCM_BITS-1:0]), .en(ld_single_ecc_error_r | clk_override), .clk(clk));</a>
<a name="400"><span class="lineNum">     400 </span>            :       rvdffe #(pt.DCCM_BITS) ld_sec_addr_lo_rff (.*, .din(lsu_addr_r[pt.DCCM_BITS-1:0]), .dout(ld_sec_addr_lo_r_ff[pt.DCCM_BITS-1:0]), .en(ld_single_ecc_error_r | clk_override), .clk(clk));</a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span>            :    end else begin: Gen_dccm_disable</a>
<a name="403"><span class="lineNum">     403 </span>            :       assign lsu_dccm_rden_m = '0;</a>
<a name="404"><span class="lineNum">     404 </span>            :       assign lsu_dccm_rden_r = '0;</a>
<a name="405"><span class="lineNum">     405 </span>            : </a>
<a name="406"><span class="lineNum">     406 </span>            :       assign lsu_double_ecc_error_r_ff = 1'b0;</a>
<a name="407"><span class="lineNum">     407 </span>            :       assign ld_single_ecc_error_hi_r_ff = 1'b0;</a>
<a name="408"><span class="lineNum">     408 </span>            :       assign ld_single_ecc_error_lo_r_ff = 1'b0;</a>
<a name="409"><span class="lineNum">     409 </span>            :       assign ld_sec_addr_hi_r_ff[pt.DCCM_BITS-1:0] = '0;</a>
<a name="410"><span class="lineNum">     410 </span>            :       assign ld_sec_addr_lo_r_ff[pt.DCCM_BITS-1:0] = '0;</a>
<a name="411"><span class="lineNum">     411 </span>            :    end</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span>            :    // Load single ECC error correction implies commit/dma</a>
<a name="416"><span class="lineNum">     416 </span>            :    property ld_single_ecc_error_commit;</a>
<a name="417"><span class="lineNum">     417 </span>            :       @(posedge clk) disable iff(~rst_l) (ld_single_ecc_error_r_ff &amp; dccm_wren) |-&gt; ($past(lsu_commit_r | lsu_pkt_r.dma));</a>
<a name="418"><span class="lineNum">     418 </span>            :    endproperty</a>
<a name="419"><span class="lineNum">     419 </span>            :    assert_ld_single_ecc_error_commit: assert property (ld_single_ecc_error_commit) else</a>
<a name="420"><span class="lineNum">     420 </span>            :      $display(&quot;No commit or DMA but ECC correction happened&quot;);</a>
<a name="421"><span class="lineNum">     421 </span>            : </a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span>            : `endif</a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
