# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do dparm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/dparm/ip {C:/fpga/workspace/fpga-exps/dparm/ip/dparm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:34 on Nov 17,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/dparm/ip" C:/fpga/workspace/fpga-exps/dparm/ip/dparm.v 
# -- Compiling module dparm
# 
# Top level modules:
# 	dparm
# End time: 20:44:34 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/dparm/proj/../testbench {C:/fpga/workspace/fpga-exps/dparm/proj/../testbench/dparm_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:34 on Nov 17,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/dparm/proj/../testbench" C:/fpga/workspace/fpga-exps/dparm/proj/../testbench/dparm_tb.v 
# -- Compiling module dparm_tb
# 
# Top level modules:
# 	dparm_tb
# End time: 20:44:34 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dparm_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dparm_tb 
# Start time: 20:44:34 on Nov 17,2023
# Loading work.dparm_tb
# Loading work.dparm
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: dparm_tb.dparm.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : C:/fpga/workspace/fpga-exps/dparm/proj/../testbench/dparm_tb.v(53)
#    Time: 1241 ns  Iteration: 0  Instance: /dparm_tb
# Break in Module dparm_tb at C:/fpga/workspace/fpga-exps/dparm/proj/../testbench/dparm_tb.v line 53
# End time: 20:45:03 on Nov 17,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
