v 20110115 2
C 44400 45500 1 90 0 resistor-1.sym
{
T 44000 45800 5 10 0 0 90 0 1
device=RESISTOR
}
C 44100 48100 1 0 0 voltageSource.sym
C 43300 45200 1 0 0 gnd-1.sym
N 43800 46800 43400 46800 4
C 44200 45200 1 0 0 gnd-1.sym
C 43500 45500 1 90 0 resistor-1.sym
{
T 43100 45800 5 10 0 0 90 0 1
device=RESISTOR
}
B 38400 44200 6600 4800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 44400 47200 1 90 0 resistor-1.sym
{
T 44000 47500 5 10 0 0 90 0 1
device=RESISTOR
}
N 43400 46800 43400 46400 4
C 40700 47600 1 0 0 voltageSource.sym
C 40800 45200 1 0 0 gnd-1.sym
C 40400 45500 1 0 0 nmosEnhancementA.sym
{
T 41000 46000 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 41000 46700 1 90 0 resistor-1.sym
{
T 40600 47000 5 10 0 0 90 0 1
device=RESISTOR
}
C 39500 47600 1 0 1 voltageSource.sym
C 39400 45200 1 0 1 gnd-1.sym
C 39800 45500 1 0 1 nmosEnhancementA.sym
{
T 39200 46000 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
}
C 39200 46700 1 270 1 resistor-1.sym
{
T 39600 47000 5 10 0 0 90 2 1
device=RESISTOR
}
N 39800 45900 40400 45900 4
N 40900 46700 40900 46300 4
N 39300 46700 39300 46300 4
N 40100 45900 40100 46500 4
N 40100 46500 39300 46500 4
C 43800 46400 1 0 0 nmosDepletionA.sym
{
T 44500 47200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 44500 47400 5 10 0 0 0 0 1
symversion=0.1
}
