proc main(uint64 op_x0_0, uint64 op_x1_0, uint64 op_x2_0, uint64 op_x3_0, int32 v3_sint32_0_1, int32 v3_sint32_1_1, int32 v3_sint32_2_1, int32 v3_sint32_3_1, int32 v4_sint32_0_1, int32 v4_sint32_1_1, int32 v4_sint32_2_1, int32 v4_sint32_3_1, int32 v5_sint32_0_1, int32 v5_sint32_1_1, int32 v5_sint32_2_1, int32 v5_sint32_3_1, int32 v6_sint32_0_1, int32 v6_sint32_1_1, int32 v6_sint32_2_1, int32 v6_sint32_3_1, uint32 v7_sint32_0_1, uint32 v7_sint32_2_1, int32 v8_sint32_2_2, int64 x6_2) =
{ true && and [0@32 <=s v3_sint32_0_1, v3_sint32_0_1 <=s 1073741823@32, 0@32 <=s v3_sint32_1_1, v3_sint32_1_1 <=s 1073741823@32, 0@32 <=s v4_sint32_0_1, v4_sint32_0_1 <=s 1073741823@32, 0@32 <=s v4_sint32_1_1, v4_sint32_1_1 <=s 1073741823@32, 0@32 <=s v5_sint32_0_1, v5_sint32_0_1 <=s 1073741823@32, 0@32 <=s v5_sint32_1_1, v5_sint32_1_1 <=s 1073741823@32, 0@32 <=s v6_sint32_0_1, v6_sint32_0_1 <=s 1073741823@32, 0@32 <=s v6_sint32_1_1, v6_sint32_1_1 <=s 1073741823@32, 0@32 <=s v7_sint32_0_1, v7_sint32_0_1 <=s 32767@32, 0@32 <=s v3_sint32_2_1, v3_sint32_2_1 <=s 1073741823@32, 0@32 <=s v3_sint32_3_1, v3_sint32_3_1 <=s 1073741823@32, 0@32 <=s v4_sint32_2_1, v4_sint32_2_1 <=s 1073741823@32, 0@32 <=s v4_sint32_3_1, v4_sint32_3_1 <=s 1073741823@32, 0@32 <=s v5_sint32_2_1, v5_sint32_2_1 <=s 1073741823@32, 0@32 <=s v5_sint32_3_1, v5_sint32_3_1 <=s 1073741823@32, 0@32 <=s v6_sint32_2_1, v6_sint32_2_1 <=s 1073741823@32, 0@32 <=s v6_sint32_3_1, v6_sint32_3_1 <=s 1073741823@32, 0@32 <=s v7_sint32_2_1, v7_sint32_2_1 <=s 65535@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 32767@32, 0@32 <=s v8_sint32_2_2, v8_sint32_2_2 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 1073741823@32, 0@32 <=s 0@32, 0@32 <=s 65535@32, add (mul (uext v3_sint32_0_1 240) 1@272) (add (mul (uext v3_sint32_1_1 240) 1073741824@272) (add (mul (uext v4_sint32_0_1 240) 1152921504606846976@272) (add (mul (uext v4_sint32_1_1 240) 1237940039285380274899124224@272) (add (mul (uext v5_sint32_0_1 240) 1329227995784915872903807060280344576@272) (add (mul (uext v5_sint32_1_1 240) 1427247692705959881058285969449495136382746624@272) (add (mul (uext v6_sint32_0_1 240) 1532495540865888858358347027150309183618739122183602176@272) (add (mul (uext v6_sint32_1_1 240) 1645504557321206042154969182557350504982735865633579863348609024@272) (mul (sext v7_sint32_0_1 240) 1766847064778384329583297500742918515827483896875618958121606201292619776@272)))))))) = 57896044618658097711785492504343953926634992332820282019728792003956564819949@272, add (mul (uext v3_sint32_2_1 240) 1@272) (add (mul (uext v3_sint32_3_1 240) 1073741824@272) (add (mul (uext v4_sint32_2_1 240) 1152921504606846976@272) (add (mul (uext v4_sint32_3_1 240) 1237940039285380274899124224@272) (add (mul (uext v5_sint32_2_1 240) 1329227995784915872903807060280344576@272) (add (mul (uext v5_sint32_3_1 240) 1427247692705959881058285969449495136382746624@272) (add (mul (uext v6_sint32_2_1 240) 1532495540865888858358347027150309183618739122183602176@272) (add (mul (uext v6_sint32_3_1 240) 1645504557321206042154969182557350504982735865633579863348609024@272) (mul (sext v7_sint32_2_1 240) 1766847064778384329583297500742918515827483896875618958121606201292619776@272)))))))) = uext (add (mul (uext op_x0_0 192) 1@256) (add (mul (uext op_x1_0 192) 18446744073709551616@256) (add (mul (uext op_x2_0 192) 340282366920938463463374607431768211456@256) (mul (uext op_x3_0 192) 6277101735386680763835789423207666416102355444464034512896@256)))) 16, add (mul (uext 0@32 240) 1@272) (add (mul (uext 0@32 240) 1073741824@272) (add (mul (uext 0@32 240) 1152921504606846976@272) (add (mul (uext 0@32 240) 1237940039285380274899124224@272) (add (mul (uext 0@32 240) 1329227995784915872903807060280344576@272) (add (mul (uext 0@32 240) 1427247692705959881058285969449495136382746624@272) (add (mul (uext 0@32 240) 1532495540865888858358347027150309183618739122183602176@272) (add (mul (uext 0@32 240) 1645504557321206042154969182557350504982735865633579863348609024@272) (mul (sext 0@32 240) 1766847064778384329583297500742918515827483896875618958121606201292619776@272)))))))) = 0@272, add (mul (uext v8_sint32_2_2 240) 1@272) (add (mul (uext 0@32 240) 1073741824@272) (add (mul (uext 0@32 240) 1152921504606846976@272) (add (mul (uext 0@32 240) 1237940039285380274899124224@272) (add (mul (uext 0@32 240) 1329227995784915872903807060280344576@272) (add (mul (uext 0@32 240) 1427247692705959881058285969449495136382746624@272) (add (mul (uext 0@32 240) 1532495540865888858358347027150309183618739122183602176@272) (add (mul (uext 0@32 240) 1645504557321206042154969182557350504982735865633579863348609024@272) (mul (sext 0@32 240) 1766847064778384329583297500742918515827483896875618958121606201292619776@272)))))))) = 1@272, smod (sub (uext (uext 18446744073709551597@64 192) 1) (uext 57896044618658097711785492504343953926634992332820282019728792003956564819949@256 1)) (uext 1152921504606846976@256 1) = 0@257, smod (sub (uext (uext op_x0_0 192) 1) (uext (add (mul (uext op_x0_0 192) 1@256) (add (mul (uext op_x1_0 192) 18446744073709551616@256) (add (mul (uext op_x2_0 192) 340282366920938463463374607431768211456@256) (mul (uext op_x3_0 192) 6277101735386680763835789423207666416102355444464034512896@256)))) 1)) (uext 1152921504606846976@256 1) = 0@257, 1@64 = 1@64, smod (sub (uext (uext (add (mul (uext 18446744073709551597@64 64) 1@128) (mul (uext 18446744073709551615@64 64) 18446744073709551616@128)) 128) 1) (uext 57896044618658097711785492504343953926634992332820282019728792003956564819949@256 1)) (uext 340282366920938463463374607431768211456@256 1) = 0@257, smod (sub (uext (uext (add (mul (uext op_x0_0 64) 1@128) (mul (uext op_x1_0 64) 18446744073709551616@128)) 128) 1) (uext (add (mul (uext op_x0_0 192) 1@256) (add (mul (uext op_x1_0 192) 18446744073709551616@256) (add (mul (uext op_x2_0 192) 340282366920938463463374607431768211456@256) (mul (uext op_x3_0 192) 6277101735386680763835789423207666416102355444464034512896@256)))) 1)) (uext 340282366920938463463374607431768211456@256 1) = 0@257, x6_2 = 2199024304128@64] }
and x7_2@int64 18446744073709551597@uint64 1048575@uint64;
and x8_1@int64 op_x0_0 1048575@uint64;
or x7_3@int64 x7_2 18446741874686296064@uint64;
or x8_2@int64 x8_1 13835058055282163712@uint64;
and f_0_low60_0_low20_0_1@int64 18446744073709551597@uint64 1048575@int64;
and g_0_low60_0_low20_0_1@int64 op_x0_0 1048575@int64;
{ (-1048576) * f_0_low60_0_low20_0_1 + 0 * g_0_low60_0_low20_0_1 = f_0_low60_0_low20_0_1 * (- (2 ** 20)) /\ 0 * f_0_low60_0_low20_0_1 + (-1048576) * g_0_low60_0_low20_0_1 = g_0_low60_0_low20_0_1 * (- (2 ** 20)) && and [x7_3 = add (add f_0_low60_0_low20_0_1 (mul (-1048576)@64 2097152@64)) (mul 0@64 4398046511104@64), x8_2 = add (add g_0_low60_0_low20_0_1 (mul 0@64 2097152@64)) (mul (-1048576)@64 4398046511104@64), smod (sub (uext x7_3 1) (uext 1@64 1)) (uext 2@64 1) = 0@65, 1@64 = 1@64, (-1048576)@64 = (-1048576)@64, 0@64 = 0@64, 0@64 = 0@64, (-1048576)@64 = (-1048576)@64, x6_2 = 2199024304128@64] }