Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Nov 16 05:24:02 2024
| Host         : debwing running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file Basys3_control_sets_placed.rpt
| Design       : Basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    67 |
|    Minimum number of control sets                        |    67 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    67 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    49 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           21 |
| No           | No                    | Yes                    |              20 |            6 |
| No           | Yes                   | No                     |             164 |           44 |
| Yes          | No                    | No                     |              70 |           31 |
| Yes          | No                    | Yes                    |             124 |           31 |
| Yes          | Yes                   | No                     |              48 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|      Clock Signal     |                     Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  clk_0                |                                                       | basys3_rtx2060/xelorium/vsync0_carry__2_n_0           |                1 |              1 |
|  clock_BUFG           |                                                       | basys3_Programmer/bussy_sinc_reg_n_0                  |                1 |              1 |
|  clk_0                |                                                       | basys3_rtx2060/xelorium/hsync0_carry__2_n_1           |                1 |              1 |
|  clock_BUFG           |                                                       |                                                       |                2 |              3 |
|  clk_IBUF_BUFG        | basys3_Programmer/inst_UART/sample                    | basys3_Programmer/inst_UART/rx_state[bits][7]_i_1_n_0 |                1 |              4 |
|  rx_state_reg[enable] | basys3_Programmer/inst_UART/state_reg[2][0]           |                                                       |                1 |              4 |
|  rx_state_reg[enable] |                                                       |                                                       |                3 |              6 |
|  clk_IBUF_BUFG        |                                                       | basys3_Programmer/inst_UART/sample_i_1_n_0            |                2 |              6 |
|  clk_IBUF_BUFG        |                                                       | basys3_Programmer/clear                               |                2 |              7 |
|  rx_state_reg[enable] | basys3_Programmer/inst_UART/state_reg[4][0]           |                                                       |                2 |              7 |
|  rx_state_reg[enable] | basys3_Programmer/inst_UART/E[0]                      |                                                       |                3 |              8 |
|  rx_state_reg[enable] | basys3_Programmer/inst_UART/state_reg[4]_0[0]         |                                                       |                5 |              8 |
|  rx_state_reg[enable] | basys3_Programmer/inst_UART/state_reg[0]_0[0]         |                                                       |                4 |              8 |
|  clock_BUFG           | basys3_LUT_ROM/bussy_reg_5                            | basys3_Programmer/clear                               |                3 |             12 |
|  clock_BUFG           |                                                       | basys3_Programmer/clear                               |                3 |             12 |
|  clk_0                |                                                       |                                                       |                6 |             12 |
|  clk_IBUF_BUFG        | basys3_Programmer/inst_UART/rx_state[bits][7]_i_2_n_0 | basys3_Programmer/inst_UART/rx_state[bits][7]_i_1_n_0 |                4 |             12 |
|  clk_IBUF_BUFG        |                                                       |                                                       |               10 |             13 |
|  clock_BUFG           | basys3_LUT_ROM/write_reg_led                          | basys3_Programmer/clear                               |                4 |             16 |
|  clock_BUFG           | basys3_LUT_ROM/write_reg_dis                          | basys3_Programmer/clear                               |                4 |             16 |
|  clock_BUFG           | basys3_LUT_ROM/load_regA                              | basys3_Programmer/clear                               |                4 |             16 |
|  clk_IBUF_BUFG        | basys3_basicIO/inst_timer/mtimer                      | basys3_Programmer/clear                               |                4 |             16 |
|  clk_IBUF_BUFG        | basys3_basicIO/inst_timer/stimer                      | basys3_Programmer/clear                               |                4 |             16 |
|  clock_BUFG           | basys3_LUT_ROM/load_regB                              | basys3_Programmer/clear                               |                4 |             16 |
|  clk_IBUF_BUFG        |                                                       | basys3_basicIO/btn_central/counter[0]_i_1_n_0         |                4 |             16 |
|  clk_IBUF_BUFG        |                                                       | basys3_basicIO/btn_right/counter[0]_i_1__2_n_0        |                4 |             16 |
|  clk_IBUF_BUFG        |                                                       | basys3_basicIO/btn_left/counter[0]_i_1__1_n_0         |                4 |             16 |
|  clk_IBUF_BUFG        | basys3_basicIO/inst_timer/eqOp                        | basys3_Programmer/clear                               |                4 |             16 |
|  clk_IBUF_BUFG        |                                                       | basys3_basicIO/btn_bottom/counter[0]_i_1__3_n_0       |                4 |             16 |
|  clk_IBUF_BUFG        |                                                       | basys3_basicIO/btn_top/counter[0]_i_1__0_n_0          |                4 |             16 |
|  clk_IBUF_BUFG        |                                                       | basys3_basicIO/inst_Display_Controller/clear_0        |                5 |             17 |
|  clk_IBUF_BUFG        |                                                       | basys3_Clock_Divider/clear                            |                7 |             27 |
|  clk_0                |                                                       | basys3_rtx2060/xelorium/h_count1_carry__3_n_7         |                8 |             32 |
|  clk_0                | basys3_rtx2060/xelorium/h_count1_carry__3_n_7         | basys3_rtx2060/xelorium/v_count                       |                8 |             32 |
|  rx_state_reg[enable] | basys3_Programmer/inst_UART/state_reg[0]_1[0]         |                                                       |               16 |             35 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[10]_1                          |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg_11_sn_1                        |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg_10_sn_1                        |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[9]_4                           |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[9]_3                           |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[9]_2                           |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[9]_1                           |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[9]_0                           |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[10]_0                          |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[10]_2                          |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[10]_3                          |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[11]_0                          |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[11]_1                          |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg[11]_2                          |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg_8_sn_1                         |                                                       |               16 |             64 |
|  clock_BUFG           | basys3_LUT_ROM/reg_reg_9_sn_1                         |                                                       |               16 |             64 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_8                         |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_3                         |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_6                         |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_4                         |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_11                        |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_5                         |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_7                         |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_9                         |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_12                        |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_0                         |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_10                        |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_1                         |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_15                        |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_14                        |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_13                        |                                                       |               23 |             92 |
|  clk_IBUF_BUFG        | basys3_Programmer/ready_reg_2                         |                                                       |               23 |             92 |
+-----------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


