<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 4.2.0">

<script src="//cdn.bootcss.com/pace/1.0.2/pace.min.js"></script>
<link href="//cdn.bootcss.com/pace/1.0.2/themes/pink/pace-theme-flash.css" rel="stylesheet">
<style>
    .pace .pace-progress {
        background: #1E92FB; /*进度条颜色*/
        height: 3px;
    }
    .pace .pace-progress-inner {
         box-shadow: 0 0 10px #1E92FB, 0 0 5px     #1E92FB; /*阴影颜色*/
    }
    .pace .pace-activity {
        border-top-color: #1E92FB;    /*上边框颜色*/
        border-left-color: #1E92FB;    /*左边框颜色*/
    }
</style>
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png?v=7.4.2">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png?v=7.4.2">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png?v=7.4.2">
  <link rel="mask-icon" href="/images/logo.svg?v=7.4.2" color="#222">
  <link rel="alternate" href="/atom.xml" title="Maos520" type="application/atom+xml">

<link rel="stylesheet" href="/css/main.css?v=7.4.2">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css?v=4.7.0">


<script id="hexo-configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Pisces',
    version: '7.4.2',
    exturl: false,
    sidebar: {"position":"left","display":"post","offset":12,"onmobile":false},
    copycode: {"enable":false,"show_result":false,"style":null},
    back2top: {"enable":true,"sidebar":true,"scrollpercent":true},
    bookmark: {"enable":false,"color":"#222","save":"auto"},
    fancybox: false,
    mediumzoom: false,
    lazyload: false,
    pangu: false,
    algolia: {
      appID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    },
    localsearch: {"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},
    path: '',
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},
    translation: {
      copy_button: 'Copy',
      copy_success: 'Copied',
      copy_failure: 'Copy failed'
    },
    sidebarPadding: 40
  };
</script>

  <meta property="og:type" content="website">
<meta property="og:title" content="Maos520">
<meta property="og:url" content="https://maos520.github.io/page/3/index.html">
<meta property="og:site_name" content="Maos520">
<meta property="og:locale" content="en_US">
<meta property="article:author" content="maos520">
<meta name="twitter:card" content="summary">

<link rel="canonical" href="https://maos520.github.io/page/3/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome: true,
    isPost: false,
    isPage: false,
    isArchive: false
  };
</script>

  <title>Maos520</title>
  








  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
	<a href="https://github.com/maos520" target="_blank" rel="noopener"><img width="149" height="149" style = "position: absolute; top: 0; right: 0; border: 0;" src="https://github.blog/wp-content/uploads/2008/12/forkme_right_darkblue_121621.png?resize=149%2C149" class="attachment-full size-full" alt="Fork me on GitHub" data-recalc-dims="1"></a>
   
   <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-meta">

    <div>
      <a href="/" class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">Maos520</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
        <p class="site-subtitle">不忘初心，方得始终</p>
  </div>

  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>
</div>


<nav class="site-nav">
  
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>Home</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>Archives</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>Categories</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i>Tags</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-fw fa-user"></i>About</a>

  </li>
  </ul>

</nav>
</div>
    </header>

    


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content">
            

  <div class="posts-expand">
        
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block home" lang="en">
    <link itemprop="mainEntityOfPage" href="https://maos520.github.io/2019/04/30/Verilog%E4%B9%8B%E7%BB%84%E5%90%88%E4%B8%8E%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%9A%84%E7%BB%BC%E5%90%88/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/timg.jpg">
      <meta itemprop="name" content="maos520">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Maos520">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          
            <a href="/2019/04/30/Verilog%E4%B9%8B%E7%BB%84%E5%90%88%E4%B8%8E%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%9A%84%E7%BB%BC%E5%90%88/" class="post-title-link" itemprop="url">Verilog之组合与时序逻辑的综合</a>
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2019-04-30 23:03:37" itemprop="dateCreated datePublished" datetime="2019-04-30T23:03:37+08:00">2019-04-30</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2020-05-09 21:23:20" itemprop="dateModified" datetime="2020-05-09T21:23:20+08:00">2020-05-09</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Language/" itemprop="url" rel="index">
                    <span itemprop="name">Language</span>
                  </a>
                </span>
                  , 
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Language/Verilog/" itemprop="url" rel="index">
                    <span itemprop="name">Verilog</span>
                  </a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <html><head></head><body></body></html><html><head></head><body><h2 id="Ⅰ·-Preface"><a href="#Ⅰ·-Preface" class="headerlink" title="Ⅰ· Preface"></a>Ⅰ· Preface</h2><p>​    哎，老老实实写笔记。。。。</p>
<p>​    电路设计是从电路所要完成的指标开始的，并以真正实现能满足特性，成本要求以及功能的物理硬件而结束。电路模型可根据抽象程度和观测级别来分类。有3种常见的抽象级别：架构级、逻辑级和物理级。</p>
<p>​    逻辑级的模型描述了能由电路实现的一组变量和一组布尔方程。综合的主要任务就是将由HDL描述的布尔方程转为可满足功能的组合门电路和存储寄存器的最优化的网表。</p>
<h2 id="Ⅱ·组合逻辑综合"><a href="#Ⅱ·组合逻辑综合" class="headerlink" title="Ⅱ·组合逻辑综合"></a>Ⅱ·组合逻辑综合</h2><p>可综合的组合逻辑可由一下方式描述：</p>
<p>​    （1）结构化的原语网表</p>
<p>​    （2）一系列的连续赋值语句</p>
<p>​    （3）电瓶敏感的周期性行为</p>
<p>对于包含循环结构的电平敏感周期性行为描述，综合工具可以将其转化为正确的组合逻辑电路，例如下面的比较器。</p>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Comparator #(<span class="keyword">parameter</span> SIZE=<span class="number">2</span>)(</span><br><span class="line">    <span class="keyword">input</span> [SIZE-<span class="number">1</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [SIZE-<span class="number">1</span>:<span class="number">0</span>] b,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> a_gt_b,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> a_lt_b,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> a_eq_b);</span><br><span class="line">    <span class="keyword">integer</span> k;</span><br><span class="line">    <span class="keyword">always</span> @* <span class="keyword">begin</span> ：compare_loop</span><br><span class="line">        <span class="keyword">for</span>(k=SIZE-<span class="number">1</span>;k>=<span class="number">0</span>;k=k-<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (a[k]!=b[k])<span class="keyword">begin</span></span><br><span class="line">                a_gt_b=a[k];</span><br><span class="line">                a_lt_b=~a[k];</span><br><span class="line">                a_eq_b=<span class="number">0</span>;</span><br><span class="line">                <span class="keyword">disable</span> compare_loop;    <span class="comment">//相当于continue  对于always语句块来说。</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        a_gt_b=<span class="number">0</span>;</span><br><span class="line">        a_lt_b=<span class="number">0</span>;</span><br><span class="line">        a_eq_b=<span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure>

<p><strong>综合要点</strong></p>
<p>1.在综合if或case语句时，x的赋值将被处理成无关紧要条件。这样可以产生更加简洁的电路，但也会导致RTL仿真和综合结果不一致</p>
<p>2.如果一个条件操作将z值放在电平敏感行为中连续赋值语句的RHS中，将会综合出通过组合逻辑驱动的一个三态器件。</p>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> alu_out = (enable==<span class="number">1</span>)?alu_reg:<span class="number">4'bz</span>;</span><br></pre></td></tr></tbody></table></figure>

<p>3.一个带反馈的条件操作符的连续赋值语句会综合出一个锁存器</p>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> data_out = (CS_b==<span class="number">0</span>)?(WE_b==<span class="number">0</span>)?data_in:data_out:<span class="number">1'bz</span>;<span class="comment">//  SRAM 输出建模</span></span><br></pre></td></tr></tbody></table></figure>

<p>4.如果电平敏感周期性行为的敏感列表不完整，将会综合出锁存器。</p>
<p>5.if或case条件不完备会综合出锁存器。</p>
<h2 id="Ⅲ·-循环的综合"><a href="#Ⅲ·-循环的综合" class="headerlink" title="Ⅲ· 循环的综合"></a>Ⅲ· 循环的综合</h2><p>​    不带内嵌定制控制的静态循环、带内嵌定时控的静态循环、带内嵌定时控的动态循环是可综合的，而不带内嵌定时控制的非静态循环是不可综合。详细见《Verilog HDL高级数字设计》</p>
<h2 id="Ⅳ·-REF"><a href="#Ⅳ·-REF" class="headerlink" title="Ⅳ· REF"></a>Ⅳ· REF</h2><p>Verilog HDL高级数字设计</p>
</body></html>
      
    </div>


    
    
    
	
	<div>
     
   </div>
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>

  
  
  

        
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block home" lang="en">
    <link itemprop="mainEntityOfPage" href="https://maos520.github.io/2019/04/28/Verilog%E4%B9%8B%E8%AF%AD%E6%B3%95%E7%9B%B2%E7%82%B9/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/timg.jpg">
      <meta itemprop="name" content="maos520">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Maos520">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          
            <a href="/2019/04/28/Verilog%E4%B9%8B%E8%AF%AD%E6%B3%95%E7%9B%B2%E7%82%B9/" class="post-title-link" itemprop="url">Verilog之语法盲点</a>
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2019-04-28 22:01:51" itemprop="dateCreated datePublished" datetime="2019-04-28T22:01:51+08:00">2019-04-28</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2020-06-10 18:37:25" itemprop="dateModified" datetime="2020-06-10T18:37:25+08:00">2020-06-10</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Language/" itemprop="url" rel="index">
                    <span itemprop="name">Language</span>
                  </a>
                </span>
                  , 
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Language/Verilog/" itemprop="url" rel="index">
                    <span itemprop="name">Verilog</span>
                  </a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <html><head></head><body></body></html><html><head></head><body><h2 id="Ⅰ·-Preface"><a href="#Ⅰ·-Preface" class="headerlink" title="Ⅰ· Preface"></a>Ⅰ· Preface</h2><p>​    这篇博客主要是在回顾verilog语法过程，记录一些平时不常用，但是比较重要的语法和一些重要的基本概念，以备后续工作面试需要。</p>
<h2 id="Ⅱ·-Basic-Syntax"><a href="#Ⅱ·-Basic-Syntax" class="headerlink" title="Ⅱ· Basic Syntax"></a>Ⅱ· Basic Syntax</h2><h3 id="2-1数据类型"><a href="#2-1数据类型" class="headerlink" title="2.1数据类型"></a>2.1数据类型</h3><p>​    verilog语法中的数据类型主要有两种：线网和变量，其中线网可综合的主要是wire，变量主要有reg、integer、time、real以及realtime。</p>
<ul>
<li><p>integer 等价于reg signed [31:0].</p>
</li>
<li><p>多维数组 ： reg [7:0] mem[0:10][0:10];多维数组的不能同时引用超过一个元素.</p>
</li>
</ul>
<h3 id="2-2-表达式"><a href="#2-2-表达式" class="headerlink" title="2.2 表达式"></a>2.2 表达式</h3><p>表达式用操作符把操作数组合起来，并按照操作符的语义计算出结果</p>
<ul>
<li><p>== 和 !== 为逻辑比较，操作数中有x、z会导致结果为x；=== 和 !=== 作数找那个x和z也要参加比较，所以结果只能为1或0；</p>
</li>
<li><p>两个操作数中有一个或两个为无符号数时比较按照无符号数比较</p>
</li>
<li><p>操作符>>>为算术左移，如果操作数为有符号数则填充符号位</p>
</li>
<li><p>没有size的常数不能在连接符中使用</p>
</li>
<li><p>mem[0 +: 8] 表示 mem[7:0]</p>
</li>
<li><pre><code class="verilog"><span class="keyword">integer</span> inta;
inta = -<span class="number">12</span>/<span class="number">3</span>;     <span class="comment">//-4</span>
inta = -<span class="number">'d12</span>/<span class="number">3</span>;   <span class="comment">//-'d12和-12有相同的补码，但是-'d12失去作为符号负数的特性 结果为1431655761</span>
                  <span class="comment">//没有s标志的将失去符号负数的特性</span>
inta = -'sd12/<span class="number">3</span>;  <span class="comment">//-4</span>
inta = -<span class="number">4</span>'sd12/<span class="number">3</span>; <span class="comment">//1</span>

<!--￼<span class="number">0</span>--></code></pre>
</li>
<li><p>符号表达式：$signed()返回有符号数   $unsigned()返回无符号数</p>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] regA,regB;</span><br><span class="line"><span class="keyword">reg</span> <span class="keyword">signed</span> [<span class="number">7</span>:<span class="number">0</span>] regs;</span><br><span class="line">regA= <span class="built_in">$unsigned</span>(-<span class="number">4</span>) <span class="comment">//regA=8'b11111110;</span></span><br><span class="line">regB= <span class="built_in">$unsigned</span>(-<span class="number">4</span>'sd4);<span class="comment">//regB=8'b00001100;</span></span><br><span class="line">regS=<span class="built_in">$signed</span>(<span class="number">4'b1100</span>);<span class="comment">//regS=-4;</span></span><br></pre></td></tr></tbody></table></figure>
</li>
<li><p>执行赋值的步骤</p>
<p>1.根据赋值位确定RHS的位长。</p>
<p>2.如果需要，就扩展RHS。不管LHS的符号是什么，扩展时都不考虑LHS的符号；只有当RHS是signed，才做符号扩展（sign-）</p>
</li>
</ul>
<h3 id="2-3-行为建模"><a href="#2-3-行为建模" class="headerlink" title="2.3 行为建模"></a>2.3 行为建模</h3><ul>
<li><p>Disable语句可以在命名块中使用，当Disable执行的时候，命名块被终止执行，所以它可以用来停止块，退出循环</p>
<p>、任务或函数，相当于C语言中的continue、break和return语句。</p>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> test;</span><br><span class="line">	<span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span> : break_block</span><br><span class="line">        <span class="keyword">for</span>(i=<span class="number">0</span>;i<<span class="number">10</span>;i=i+<span class="number">1</span>) <span class="keyword">begin</span> ：continue_block</span><br><span class="line">            <span class="keyword">if</span>(i==<span class="number">5</span>) <span class="keyword">disable</span> contiune_block;</span><br><span class="line">            <span class="keyword">if</span>(i==<span class="number">8</span>) <span class="keyword">disable</span> break_block;</span><br><span class="line">            <span class="built_in">$display</span>(<span class="string">"i=%-d"</span>,i);</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//运行结果：</span></span><br><span class="line"><span class="comment">//i=0  i=1 i=2 i=3 i=4 i=6 i=7</span></span><br></pre></td></tr></tbody></table></figure>



</li>
</ul>
<h3 id="2-4-Task和Function"><a href="#2-4-Task和Function" class="headerlink" title="2.4 Task和Function"></a>2.4 Task和Function</h3><ul>
<li><p>task定义<strong>不能出现always和initial语句块</strong>，但是可以出现时序控制语句，时序控制语句会导致task不可以综合，因此task<strong>只能综合成组合逻辑</strong>，主要用在testbench里。</p>
</li>
<li><p>**task误用</p>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">task</span> request;</span><br><span class="line">	<span class="keyword">output</span> bus_rq;</span><br><span class="line">    <span class="keyword">input</span> bus_gt;</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">		bus_rq <= <span class="number">1'b1</span>;    <span class="comment">//改变不会发出</span></span><br><span class="line">        <span class="keyword">wait</span> bus_gt <= <span class="number">1'b1</span>; <span class="comment">//改变不会进入</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span></span><br><span class="line"><span class="comment">//task在使能的时候，参数是通过数值传递的，而且只能发生在调用时刻和返回时刻。上面的代码不会工作，因为bus_rq只有在task返回时才能改变。只有bus_gt为1时才返回，但是bus_gt的值根本不会改变，它的值始终是task使能时传进来的值。</span></span><br><span class="line"><span class="comment">//修改：不要将bus_rq和bus_gt设置为端口。</span></span><br></pre></td></tr></tbody></table></figure>
</li>
<li><p>Function的用途就是返回一个值，然后把它用在表达式里。</p>
</li>
<li><p>Function不能调用task，不能包含时序控制语句，至少包含一个input参数，不可以用output和inout参数。</p>
</li>
<li><p>function 的误用：function只能综合出组合逻辑，但是如果在function中写表现出latch的代码，仿真时会认为有有latch但是综合时却是组合逻辑。导致仿真和综合不一致。</p>
</li>
</ul>
<h3 id="2-4仿真相关"><a href="#2-4仿真相关" class="headerlink" title="2.4仿真相关"></a>2.4仿真相关</h3><ul>
<li><p>惯性延迟  把短于门级源语或者连续赋值的传播延迟的脉冲过滤掉。</p>
</li>
<li><p>传输延迟 可以传送所有宽度的脉冲，verilog语言通过在非阻塞赋值的RHS加上延迟实现传输延迟</p>
</li>
<li><p>真正的硬件即非纯的惯性延迟，也非纯的传输延迟。真正的硬件一般拒绝短脉冲，传输长脉冲。不长不短的脉冲在有的单元通过，有的单元不通过。</p>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> #<span class="number">5</span> x = a+b;<span class="comment">//惯性延迟</span></span><br><span class="line"><span class="keyword">always</span> (<span class="keyword">posedge</span> clk) <span class="keyword">begin</span> a<=#<span class="number">5</span>b&c;d<=#<span class="number">10</span>e&f;<span class="keyword">end</span><span class="comment">//传输延迟 延迟5ns赋给a，延迟10ns赋给d</span></span><br><span class="line"><span class="keyword">always</span> (<span class="keyword">posedge</span> clk) <span class="keyword">begin</span> #<span class="number">5</span> a<=b; #<span class="number">10</span> c<=d;<span class="keyword">end</span><span class="comment">//即非惯性也非传输</span></span><br><span class="line"><span class="comment">//相当于 #5；a=b  在posedge clk之后5ns赋值 b为5ns的值</span></span><br><span class="line"><span class="comment">//#10;c=d  在posedge clk 之后15ns赋值，d为15ns的值</span></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span> #<span class="number">5</span> a=b; #<span class="number">10</span> c=d; <span class="keyword">end</span> <span class="comment">//同上</span></span><br><span class="line"><span class="keyword">always</span> (<span class="keyword">posedge</span> clk) <span class="keyword">begin</span> a=#<span class="number">5</span>b&c;d=#<span class="number">10</span>e&f;<span class="keyword">end</span></span><br><span class="line"><span class="comment">//相当于 a_tmp=b&c;#5;a=a_tmp;  a_tmp为0ns值，过5ns更新a</span></span><br><span class="line"><span class="comment">//d_tmp=e&f;10ns;d=d_tmp;      d_tmp为5ns的值，再过10ns更新d</span></span><br></pre></td></tr></tbody></table></figure>
</li>
<li><p>对结构化模型（例如ASIC标准单元）描述延迟的时候，主要两种方式：1.分布式延迟，在实例化逻辑门和做连续赋值时候，使用#描述。2.模块路径延迟，描述事件从源（输入端口）到目的（输出端口）传播所用时间。</p>
</li>
<li><p>specify块主要有两个作用，描述模块路径延迟和执行时序检查。</p>
  <figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">specify</span></span><br><span class="line">    <span class="keyword">specparam</span> tRise=<span class="number">150</span>,tFall=<span class="number">200</span>；</span><br><span class="line">    <span class="keyword">specparam</span> tSetup=<span class="number">70</span>；</span><br><span class="line">    (clk=>q)=(tRise,tFall);</span><br><span class="line">    $setup(d,<span class="keyword">posedge</span> clk,tSetup);</span><br><span class="line"><span class="keyword">endspecify</span></span><br></pre></td></tr></tbody></table></figure>



</li>
</ul>
<h2 id="Ⅲ·-REF"><a href="#Ⅲ·-REF" class="headerlink" title="Ⅲ· REF"></a>Ⅲ· REF</h2><p>1.Verilog 编程艺术</p>
</body></html>
      
    </div>


    
    
    
	
	<div>
     
   </div>
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>

  
  
  

        
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block home" lang="en">
    <link itemprop="mainEntityOfPage" href="https://maos520.github.io/2019/03/30/Verilog%E4%B9%8B%E5%8F%82%E6%95%B0%E5%8C%96%E5%BB%BA%E6%A8%A1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/timg.jpg">
      <meta itemprop="name" content="maos520">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Maos520">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          
            <a href="/2019/03/30/Verilog%E4%B9%8B%E5%8F%82%E6%95%B0%E5%8C%96%E5%BB%BA%E6%A8%A1/" class="post-title-link" itemprop="url">Verilog之参数化建模</a>
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2019-03-30 22:08:47" itemprop="dateCreated datePublished" datetime="2019-03-30T22:08:47+08:00">2019-03-30</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2020-04-30 23:02:08" itemprop="dateModified" datetime="2020-04-30T23:02:08+08:00">2020-04-30</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Language/" itemprop="url" rel="index">
                    <span itemprop="name">Language</span>
                  </a>
                </span>
                  , 
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Language/Verilog/" itemprop="url" rel="index">
                    <span itemprop="name">Verilog</span>
                  </a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <html><head></head><body></body></html><html><head></head><body><h2 id="Ⅰ·Preface"><a href="#Ⅰ·Preface" class="headerlink" title="Ⅰ·Preface"></a>Ⅰ·Preface</h2><p>​    本篇博客主要是对《Verilog 中的参数化建模》一篇博客的精简和补充。参数化建模的主要目的是：提高模块的通用性，只需要修改少量参数，不用修改其他代码就可以完全适用不同的环境中。</p>
<p>其主要有3种参数化建模的方法：<kbd>parameter</kbd> 模块参数化、<kbd><code>define</kbd> 宏定义 以及<kbd></code>ifdef</kbd>条件编译.</p>
<h2 id="Ⅱ·宏定义"><a href="#Ⅱ·宏定义" class="headerlink" title="Ⅱ·宏定义"></a>Ⅱ·宏定义</h2><p>​    `define是编译命令，功能是全局宏定义的文本替换。它类似于C语言的#define用法如下：</p>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// define</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span>     WORD_REG    reg     [31:0]</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// using</span></span><br><span class="line"><span class="meta">`WORD_REG   reg32;</span></span><br></pre></td></tr></tbody></table></figure>



<p><strong>Problem</strong></p>
<p>`define 定义的宏的作用域是全局的，这种机制会导致两个问题</p>
<ol>
<li>可能会有在不同文件中发生重定义的问题</li>
<li>编译顺序有要求 file-order dependent，必须确保使用前，宏定义有效，所以每个使用到宏定义的源文件必须包含这个头文件，这会导致多重包含的问题。</li>
</ol>
<p><strong>Solution</strong></p>
<ol>
<li>对于第一个问题，尽可能把所有的宏定义放在同一个头文件中，比如 “global_define.vh”</li>
<li>对于第二个问题，和 C++ 类似，头文件应该使用头文件保护符。</li>
</ol>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// global_define.vh head file</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">ifndef</span> GLOBAL_DEFINE_VH</span></span><br><span class="line">	<span class="meta">`<span class="meta-keyword">define</span> GLOBAL_DEFINE_VH</span></span><br><span class="line">    <span class="meta">`<span class="meta-keyword">define</span>     MAX = 8</span></span><br><span class="line">    <span class="meta">`<span class="meta-keyword">define</span>     SIZE = 4</span></span><br><span class="line">    <span class="comment">// ...</span></span><br><span class="line"><span class="meta">`enif</span></span><br></pre></td></tr></tbody></table></figure>
<p><strong>Guideline</strong></p>
<p>​    1.只有那些要求全局作用域、并且在其他地方不会被修改的常量才用define来定义。</p>
<p>​    2.对于那些只限模块内使用的常量，不要用define。</p>
<p>​    3.尽可能的将所有的define放在一个文件里。</p>
<p>​    4，不要使用`undef</p>
<h2 id="Ⅲ·-Parameter"><a href="#Ⅲ·-Parameter" class="headerlink" title="Ⅲ· Parameter"></a>Ⅲ· Parameter</h2><p>略。</p>
<h2 id="Ⅳ·条件编译"><a href="#Ⅳ·条件编译" class="headerlink" title="Ⅳ·条件编译"></a>Ⅳ·条件编译</h2><p>​    Verilog 的条件编译和 C 也十分类似。前面介绍 define 时，已经用到了条件编译中的 ``ifdef`。条件编译一共有 5 个关键字，分别是：</p>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">ifdef</span>  `<span class="meta-keyword">else</span>   `<span class="meta-keyword">elsif</span>  `<span class="meta-keyword">endif</span>  `<span class="meta-keyword">ifndef</span></span></span><br></pre></td></tr></tbody></table></figure>

<p>条件编译一般在以下情况中使用</p>
<ol>
<li>选择一个模块的不同部分</li>
<li>选择不同的时序和结构</li>
<li>选择不同的仿真激励</li>
</ol>
<p><strong>Syntax</strong></p>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// example1</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">ifdef</span> text_macro</span></span><br><span class="line">    <span class="comment">// do something</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">endif</span></span></span><br><span class="line"></span><br><span class="line"><span class="comment">// example2</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">ifdef</span> text_macro</span></span><br><span class="line">    <span class="comment">// do something</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">else</span></span></span><br><span class="line">    <span class="comment">// do something</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">endif</span></span></span><br><span class="line"></span><br><span class="line"><span class="comment">// example3</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">ifdef</span> text_macro</span></span><br><span class="line">    <span class="comment">// do something</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">elsif</span></span></span><br><span class="line">    <span class="comment">// do something</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">else</span></span></span><br><span class="line">    <span class="comment">// do something</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">endif</span></span></span><br><span class="line"></span><br><span class="line"><span class="comment">// example4</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">ifndef</span> text_macro</span></span><br><span class="line">    <span class="comment">// do something</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">else</span></span></span><br><span class="line">    <span class="comment">// do something</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">endif</span></span></span><br></pre></td></tr></tbody></table></figure>

<p>条件编译是一个非常好的技术，它可以帮助我们更好的管理代码。</p>
<p>举个栗子，比如我们写了一个程序，在 debug 阶段，在程序中添加了很多显示中间变量的语句，到最后 release 时，当然要去掉这些语句。最差的方法当然是删掉这些代码，但是如果以后我们还想 debug 时，又得手动写，而且时间长了，我们自己都记不清该加哪些语句了。稍微好点的方法是把它们注释起来，但是同样，时间长了，哪些该注释，那些不该注释又混淆了。最好的方法就是用条件编译。我们可以定义一个宏 DEBUG</p>
<figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">define</span> DEBUG</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// conditional compilation</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">ifdef</span> DEBUG</span></span><br><span class="line">	<span class="comment">//debug</span></span><br><span class="line"><span class="keyword">else</span></span><br><span class="line">    <span class="comment">//release</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">endif</span></span></span><br></pre></td></tr></tbody></table></figure>



<p>这样，我们只需要选择是否注释第一行的宏定义就可快速在 debug 和 release 之间切换。</p>
<p>再比如在 Verilog 的模块中，针对不同的应用环境，我们要实现不同的模块，这时候也可以使用条件编译选择具体综合哪段代码。</p>
<h2 id="Ⅴ·REF"><a href="#Ⅴ·REF" class="headerlink" title="Ⅴ·REF"></a>Ⅴ·REF</h2><p><a href="http://www.sunburst-design.com/papers/CummingsHDLCON2002_Parameters_rev1_2.pdf" target="_blank" rel="noopener">New Verilog-2001 Techniques for Creating Parameterized Models</a></p>
<p><a href="http://www.cnblogs.com/oomusou/archive/2008/07/09/verilog_parameter.html" target="_blank" rel="noopener">(原创) 如何使用参数式模组? (SOC) (Verilog) (C/C++) (template)</a></p>
<p><a href="http://blog.chinaaet.com/detail/14875" target="_blank" rel="noopener">艾米电子 - 参数与常量，Verilog</a></p>
<p><a href="http://www.eefocus.com/ilove314/blog/2012-03/231583_52a1d.html" target="_blank" rel="noopener">Verilog代码可移植性设计</a></p>
</body></html>
      
    </div>


    
    
    
	
	<div>
     
   </div>
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>

  
  
  

        
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block home" lang="en">
    <link itemprop="mainEntityOfPage" href="https://maos520.github.io/2018/09/30/ASIC%E8%AE%BE%E8%AE%A1%E6%B5%81%E7%A8%8B/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/timg.jpg">
      <meta itemprop="name" content="maos520">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Maos520">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          
            <a href="/2018/09/30/ASIC%E8%AE%BE%E8%AE%A1%E6%B5%81%E7%A8%8B/" class="post-title-link" itemprop="url">ASIC设计流程</a>
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2018-09-30 10:14:09" itemprop="dateCreated datePublished" datetime="2018-09-30T10:14:09+08:00">2018-09-30</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2020-05-09 21:21:28" itemprop="dateModified" datetime="2020-05-09T21:21:28+08:00">2020-05-09</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/FPGA-IC/" itemprop="url" rel="index">
                    <span itemprop="name">FPGA&IC</span>
                  </a>
                </span>
                  , 
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/FPGA-IC/Basic-Knowledge/" itemprop="url" rel="index">
                    <span itemprop="name">Basic Knowledge</span>
                  </a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <html><head></head><body></body></html><html><head></head><body><h2 id="Ⅰ·-Preface"><a href="#Ⅰ·-Preface" class="headerlink" title="Ⅰ· Preface"></a>Ⅰ· Preface</h2><p>​    电路设计的经典设计方法是依赖电路原理图的人工设计方法,而现在的大规模复杂电路广泛采用基于计算机语言的现在设计方法.</p>
<h2 id="Ⅱ·设计流程"><a href="#Ⅱ·设计流程" class="headerlink" title="Ⅱ·设计流程"></a>Ⅱ·设计流程</h2><p><strong>第一阶段:项目策划</strong></p>
<p>主要是根据市场的需要,进行调研和可行性分析,形成项目任务书</p>
<p><strong>第二阶段:总体设计</strong></p>
<p>确定设计对象和目标,给出功能、时序、面积、功耗、可测性以及其他指导设计的相关准则，系统的整体架构和模型。</p>
<p><strong>流程：</strong>需求分析–系统方案–系统设计–系统仿真</p>
<p><strong>第三阶段：详细设计和可测试性设计</strong></p>
<p>首先进行设计的划分，将复杂系统的设计逐渐划分成规模较小且功能简单的单元电路，确定各单元的算法实现结构，对电路进行设计包括算法的行为描述和RTL级的描述，之后进行功能仿真、综合。当逻辑综合满足时序约束时，设计可插入测试设计：ATPG、BIST以及边界扫描链。</p>
<p><strong>流程：</strong>子功能分解–逻辑仿真–电路设计–功能仿真–综合–电路网表–网表仿真</p>
<p><strong>第四阶段：时序验证和版图设计</strong></p>
<p>静态时序分析从整个电路中提取出所有时序路径，然后通过计算信号沿在路径上的延迟传播，找出违背时序约束的错误(主要是SetupTime 和 HoldTime),与激励无关。在深亚微米工艺中，因为电路连线延迟大于单元延迟，通常预布局布线反复较多，要多次调整布局方案，对布局布线有指导意义。</p>
<p><strong>流程：</strong>预布局布线–网表仿真–静态时序分析–布局布线–参数提取–后仿真–静态时序仿真–测试向量生成</p>
<p><strong>第五阶段：加工和完备</strong></p>
<p><strong>流程：</strong>工艺设计与生产–芯片测试–芯片应用</p>
<h2 id="Ⅲ·Ref"><a href="#Ⅲ·Ref" class="headerlink" title="Ⅲ·Ref"></a>Ⅲ·Ref</h2><p>1.<a href="http://blog.chinaunix.net/uid-17053077-id-1987974.html" target="_blank" rel="noopener">ASIC设计流程及工具</a></p>
<p>2.<a href="https://item.jd.com/12512200.html" target="_blank" rel="noopener">Verilog HDL 高级数字设计</a></p>
</body></html>
      
    </div>


    
    
    
	
	<div>
     
   </div>
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>

  
  
  

  </div>

  
  <nav class="pagination">
    <a class="extend prev" rel="prev" href="/page/2/"><i class="fa fa-angle-left" aria-label="Previous page"></i></a><a class="page-number" href="/">1</a><a class="page-number" href="/page/2/">2</a><span class="page-number current">3</span>
  </nav>



          </div>
          

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <img class="site-author-image" itemprop="image" alt="maos520"
    src="/images/timg.jpg">
  <p class="site-author-name" itemprop="name">maos520</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">24</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">13</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">15</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="feed-link motion-element">
    <a href="/atom.xml" rel="alternate">
      <i class="fa fa-rss"></i>RSS
    </a>
  </div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/maos520" title="GitHub &amp;rarr; https:&#x2F;&#x2F;github.com&#x2F;maos520" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="/sujingjing@sina.com" title="E-Mail &amp;rarr; sujingjing@sina.com"><i class="fa fa-fw fa-envelope"></i>E-Mail</a>
      </span>
  </div>



      </div>
        <div class="back-to-top motion-element">
          <i class="fa fa-arrow-up"></i>
          <span>0%</span>
        </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2020</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">maos520</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> v4.2.0
  </div>
  <span class="post-meta-divider">|</span>
  <div class="theme-info">Theme – <a href="https://pisces.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Pisces</a> v7.4.2
  </div>

        
<div class="busuanzi-count">
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="Total Visitors">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="Total Views">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>












        
      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js?v=3.1.0"></script>
  <script src="/lib/velocity/velocity.min.js?v=1.2.1"></script>
  <script src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>

<script src="/js/utils.js?v=7.4.2.js"></script>

<script src="/js/motion.js?v=7.4.2.js"></script>


<script src="/js/schemes/pisces.js?v=7.4.2.js"></script>


<script src="/js/next-boot.js?v=7.4.2.js"></script>




  


















  

  

  

</body>
</html>
