{"_id": "515b2a8b5fcbc9796dc9e099", "categories": {"audience": [{"fullname": "Telecommunications Industry", "fullpath": "Intended Audience :: by Industry or Sector :: Telecommunications Industry", "id": 368, "shortname": "telecommunications"}, {"fullname": "Developers", "fullpath": "Intended Audience :: by End-User Class :: Developers", "id": 3, "shortname": "developers"}], "database": [], "developmentstatus": [{"fullname": "5 - Production/Stable", "fullpath": "Development Status :: 5 - Production/Stable", "id": 11, "shortname": "production"}], "environment": [{"fullname": "Command-line", "fullpath": "User Interface :: Textual :: Command-line", "id": 459, "shortname": "ui_commandline"}], "language": [{"fullname": "C", "fullpath": "Programming Language :: C", "id": 164, "shortname": "c"}, {"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "MIT License", "fullpath": "License :: OSI-Approved Open Source :: MIT License", "id": 188, "shortname": "mit"}], "os": [{"fullname": "32-bit MS Windows (NT/2000/XP)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: 32-bit MS Windows (NT/2000/XP)", "id": 219, "shortname": "winnt"}], "topic": [{"fullname": "Hardware", "fullpath": "Topic :: System :: Hardware", "id": 146, "shortname": "hardware"}], "translation": []}, "creation_date": "2009-06-28", "developers": [{"name": "Evgeni Stavinov", "url": "http://sourceforge.net/u/outputlogic/", "username": "outputlogic"}], "external_homepage": "http://crc-gen-verilog.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "crc-gen-verilog-vhdl", "preferred_support_tool": "", "preferred_support_url": "", "private": false, "screenshots": [{"caption": "Online version of CRC Generator", "thumbnail_url": "http://sourceforge.net/p/crc-gen-verilog/screenshot/222359.jpg/thumb", "url": "http://sourceforge.net/p/crc-gen-verilog/screenshot/222359.jpg"}], "short_description": " CRC Generator is a command-line application that generates Verilog or VHDL code for CRC of any data width between 1 and 1024 and polynomial width between 1 and 1024. The code is written in C for \r\nWin32, bus easily portable for other platforms\r\n", "shortname": "crc-gen-verilog", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 267461}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}, {"label": "Mailing Lists", "mount_point": "mailman", "name": "mailman"}], "url": "http://sourceforge.net/p/crc-gen-verilog/", "video_url": ""}
