[2025-09-15 18:05:20] START suite=spec trace=445.gobmk-36B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/445.gobmk-36B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2702905 heartbeat IPC: 3.7 cumulative IPC: 3.7 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5308600 cumulative IPC: 3.767 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5308600 cumulative IPC: 3.767 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5308601 heartbeat IPC: 3.838 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14585313 heartbeat IPC: 1.078 cumulative IPC: 1.078 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 23676957 heartbeat IPC: 1.1 cumulative IPC: 1.089 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 32517017 heartbeat IPC: 1.131 cumulative IPC: 1.103 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41445622 heartbeat IPC: 1.12 cumulative IPC: 1.107 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 50393546 heartbeat IPC: 1.118 cumulative IPC: 1.109 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 59315933 heartbeat IPC: 1.121 cumulative IPC: 1.111 (Simulation time: 00 hr 07 min 38 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 68459012 heartbeat IPC: 1.094 cumulative IPC: 1.108 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 77404164 heartbeat IPC: 1.118 cumulative IPC: 1.11 (Simulation time: 00 hr 09 min 54 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 86344926 heartbeat IPC: 1.118 cumulative IPC: 1.111 (Simulation time: 00 hr 10 min 57 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 89988063 cumulative IPC: 1.111 (Simulation time: 00 hr 12 min 04 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 89988063 cumulative IPC: 1.111 (Simulation time: 00 hr 12 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/445.gobmk-36B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.111 instructions: 100000000 cycles: 89988063
CPU 0 Branch Prediction Accuracy: 87.17% MPKI: 23.32 Average ROB Occupancy at Mispredict: 14.73
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07233
BRANCH_INDIRECT: 0.00041
BRANCH_CONDITIONAL: 23.23
BRANCH_DIRECT_CALL: 0.0049
BRANCH_INDIRECT_CALL: 0.00584
BRANCH_RETURN: 0.00332


====Backend Stall Breakdown====
ROB_STALL: 272841
LQ_STALL: 145034
SQ_STALL: 1056128


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 188.34677
REPLAY_LOAD: 53.45238
NON_REPLAY_LOAD: 15.524141

== Total ==
ADDR_TRANS: 23355
REPLAY_LOAD: 6735
NON_REPLAY_LOAD: 242751

== Counts ==
ADDR_TRANS: 124
REPLAY_LOAD: 126
NON_REPLAY_LOAD: 15637

cpu0->cpu0_STLB TOTAL        ACCESS:      88151 HIT:      75583 MISS:      12568 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      88151 HIT:      75583 MISS:      12568 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 219.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     813746 HIT:     660409 MISS:     153337 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     522085 HIT:     409970 MISS:     112115 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     100261 HIT:      83231 MISS:      17030 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     167097 HIT:     166793 MISS:        304 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24303 HIT:        415 MISS:      23888 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.29 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12234271 HIT:   11813780 MISS:     420491 MSHR_MERGE:      87894
cpu0->cpu0_L1I LOAD         ACCESS:   12234271 HIT:   11813780 MISS:     420491 MSHR_MERGE:      87894
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32635070 HIT:   31982167 MISS:     652903 MSHR_MERGE:     338849
cpu0->cpu0_L1D LOAD         ACCESS:   18218730 HIT:   17991186 MISS:     227544 MSHR_MERGE:      38055
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14391203 HIT:   13990161 MISS:     401042 MSHR_MERGE:     300780
cpu0->cpu0_L1D TRANSLATION  ACCESS:      25137 HIT:        820 MISS:      24317 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 40.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    9789615 HIT:    9788473 MISS:       1142 MSHR_MERGE:        785
cpu0->cpu0_ITLB LOAD         ACCESS:    9789615 HIT:    9788473 MISS:       1142 MSHR_MERGE:        785
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 107 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31220921 HIT:   31069919 MISS:     151002 MSHR_MERGE:      63208
cpu0->cpu0_DTLB LOAD         ACCESS:   31220921 HIT:   31069919 MISS:     151002 MSHR_MERGE:      63208
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 36.21 cycles
cpu0->LLC TOTAL        ACCESS:     213362 HIT:     151550 MISS:      61812 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     112115 HIT:      68285 MISS:      43830 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      17030 HIT:      13690 MISS:       3340 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      60329 HIT:      59759 MISS:        570 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      23888 HIT:       9816 MISS:      14072 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 80.69 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1210
  ROW_BUFFER_MISS:      60027
  AVG DBUS CONGESTED CYCLE: 6.029
Channel 0 WQ ROW_BUFFER_HIT:       1732
  ROW_BUFFER_MISS:      24495
  FULL:          0
Channel 0 REFRESHES ISSUED:       7499
[2025-09-15 18:17:24] END   suite=spec trace=445.gobmk-36B (rc=0)
