m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim
Ealu
Z1 w1610276066
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU.vhd
Z6 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU.vhd
l0
L5
V95?lbW<3GlFRJb1=kfcTD0
!s100 m>4;bDK_;kTbg=[?5TSM?0
Z7 OV;C;10.5b;63
32
Z8 !s110 1610452038
!i10b 1
Z9 !s108 1610452038.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU.vhd|
Z11 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Astructural
R2
R3
R4
DEx4 work 3 alu 0 22 95?lbW<3GlFRJb1=kfcTD0
l17
L15
VP7UQ[jig6jgnh75Y^2hCa0
!s100 U3AM:iMK^5k@X0zI6PXC13
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu_cu
Z14 w1609846268
R2
R3
R4
R0
Z15 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU_CU.vhd
Z16 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU_CU.vhd
l0
L5
VGPlgONDH^FQQL3mKcX]DG2
!s100 bg?[]U[QQ`?g0ATG_4C5A2
R7
32
Z17 !s110 1610452039
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU_CU.vhd|
Z19 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU_CU.vhd|
!i113 1
R12
R13
Abehaviour
R2
R3
R4
DEx4 work 6 alu_cu 0 22 GPlgONDH^FQQL3mKcX]DG2
l14
L13
VRG6:VULBH_hfknVgFXVgk2
!s100 2fV:NiMSBF3I5NFC6T[f]3
R7
32
R17
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Ebranchcomp
Z20 w1610098687
R3
R4
R0
Z21 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/BranchComp.vhd
Z22 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/BranchComp.vhd
l0
L4
V3]on5:jG?iZ2FD2Th_USl2
!s100 Y77[;ohdOhF74XGlUQce72
R7
32
R17
!i10b 1
Z23 !s108 1610452039.000000
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/BranchComp.vhd|
Z25 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/BranchComp.vhd|
!i113 1
R12
R13
Abehaviour
R3
R4
DEx4 work 10 branchcomp 0 22 3]on5:jG?iZ2FD2Th_USl2
l14
L13
VfI7n73_kI@gjX37A9a>n<1
!s100 neRkOFUh1B=^Fai>L8UZe1
R7
32
R17
!i10b 1
R23
R24
R25
!i113 1
R12
R13
Eclk_gen
Z26 w1609932066
Z27 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z28 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R3
R4
R0
Z29 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/clk_gen.vhd
Z30 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/clk_gen.vhd
l0
L6
VBj`5?8=i2T[QRObcH:zWY2
!s100 `gR72YLHPbb=P1n8b`Y7g2
R7
32
R17
!i10b 1
R23
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/clk_gen.vhd|
Z32 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/clk_gen.vhd|
!i113 1
R12
R13
Abeh
R27
R28
R3
R4
DEx4 work 7 clk_gen 0 22 Bj`5?8=i2T[QRObcH:zWY2
l19
L13
Vg499zgR?HB6RQX=z`=D@c3
!s100 1JSK_KoF]2iL2]>ZLCa1=0
R7
32
R17
!i10b 1
R23
R31
R32
!i113 1
R12
R13
Ecu
Z33 w1610452142
R2
R3
R4
R0
Z34 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/CU.vhd
Z35 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/CU.vhd
l0
L5
V^]X`?mb09]f_i6T5]J4N02
!s100 ]LiLJUAaKo:oXKOVY@]GX2
R7
32
Z36 !s110 1610452149
!i10b 1
Z37 !s108 1610452149.000000
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/CU.vhd|
Z39 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/CU.vhd|
!i113 1
R12
R13
Abehaviour
R2
R3
R4
Z40 DEx4 work 2 cu 0 22 ^]X`?mb09]f_i6T5]J4N02
l22
L20
VEJO=n^LAAKJ^IljZV>Uzc0
!s100 OHLDjEzJek`IcDn:6h1R>3
R7
32
R36
!i10b 1
R37
R38
R39
!i113 1
R12
R13
Edatapath
Z41 w1610450969
R3
R4
R0
Z42 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd
Z43 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd
l0
L4
V[JK;g^N:boYH<R_C2S][Y1
!s100 @8]ECVfRRB^MGJK[jVMnn0
R7
32
Z44 !s110 1610452040
!i10b 1
Z45 !s108 1610452040.000000
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd|
Z47 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd|
!i113 1
R12
R13
Astructure
R3
R4
DEx4 work 8 datapath 0 22 [JK;g^N:boYH<R_C2S][Y1
l288
L17
VFXIDPcU[IzVSeWSijcnPd0
!s100 WaHL<=E05o0nPN@89FW[i2
R7
32
R44
!i10b 1
R45
R46
R47
!i113 1
R12
R13
Eforwardunit
Z48 w1610447848
R3
R4
R0
Z49 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ForwardUnit.vhd
Z50 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ForwardUnit.vhd
l0
L4
VNQ;DKIJSH3GTVc=bE[YEl0
!s100 9WBFKTL0WRkd=HdUoWiHE3
R7
32
R44
!i10b 1
R45
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ForwardUnit.vhd|
Z52 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ForwardUnit.vhd|
!i113 1
R12
R13
Abehaviour
R3
R4
DEx4 work 11 forwardunit 0 22 NQ;DKIJSH3GTVc=bE[YEl0
l23
L22
V>F@h8_FUI?_?@H`cFzCml1
!s100 D`[T?ZngZJoE2YhJE<3AR1
R7
32
R44
!i10b 1
R45
R51
R52
!i113 1
R12
R13
Ehazarddetunit
R20
R3
R4
R0
Z53 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/HazardDetUnit.vhd
Z54 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/HazardDetUnit.vhd
l0
L4
V6klTfJd[Zk4_zG:zZmCMU3
!s100 ZSF^mggnVoE28n0z3]3YI0
R7
32
R17
!i10b 1
R23
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/HazardDetUnit.vhd|
Z56 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/HazardDetUnit.vhd|
!i113 1
R12
R13
Abehaviour
R3
R4
DEx4 work 13 hazarddetunit 0 22 6klTfJd[Zk4_zG:zZmCMU3
l21
L20
VjInclXA0CkbjcTW9O7dSG3
!s100 10lbCfA4C?OE];AJl3EES2
R7
32
R17
!i10b 1
R23
R55
R56
!i113 1
R12
R13
Eimmgen
Z57 w1610449154
R3
R4
R0
Z58 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ImmGen.vhd
Z59 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ImmGen.vhd
l0
L4
V9f[B67Z8jZf537j4o_=eQ0
!s100 JTOJ9EjJ0Xc9cM1g92KL42
R7
32
R17
!i10b 1
R23
Z60 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ImmGen.vhd|
Z61 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ImmGen.vhd|
!i113 1
R12
R13
Abehaviour
R3
R4
DEx4 work 6 immgen 0 22 9f[B67Z8jZf537j4o_=eQ0
l13
L12
VlllJO2;cTHC3mgU5ZD^L51
!s100 31LF6VaAF0hVi5ZLVOa]C3
R7
32
R17
!i10b 1
R23
R60
R61
!i113 1
R12
R13
Ememory
Z62 w1610447896
R2
R3
R4
R0
Z63 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Memory.vhd
Z64 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Memory.vhd
l0
L5
VM@m]8^`VaCR5k9AT389zX2
!s100 DhI4FB47JaVm`?4M_zl_11
R7
32
R44
!i10b 1
R45
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Memory.vhd|
Z66 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Memory.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 6 memory 0 22 M@m]8^`VaCR5k9AT389zX2
l24
L19
VJKL47L>:lHQU5kklAZYg<2
!s100 U3GhZbVF`2A9X1T@Hlg:=1
R7
32
R44
!i10b 1
R45
R65
R66
!i113 1
R12
R13
Emux2to1
Z67 w1610447463
R3
R4
R0
Z68 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1.vhd
Z69 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1.vhd
l0
L4
V6fDZ8YdTD3czUDRXJcG5G1
!s100 @5iJZf`1iUakJWiiNn@h_2
R7
32
Z70 !s110 1610447489
!i10b 1
Z71 !s108 1610447489.000000
Z72 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1.vhd|
Z73 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1.vhd|
!i113 1
R12
R13
Abehavior
R3
R4
DEx4 work 7 mux2to1 0 22 6fDZ8YdTD3czUDRXJcG5G1
l15
L14
VjV@kn^BY6S03BlH87SE3[3
!s100 iKzgeg>X9ObFLiX36dA112
R7
32
R70
!i10b 1
R71
R72
R73
!i113 1
R12
R13
Emux2to1_std
Z74 w1610449557
R3
R4
R0
Z75 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_std.vhd
Z76 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_std.vhd
l0
L4
VM@J::9ZegW39^o1T2F7c[3
!s100 6`dGiU>z4ADY4^>k@YVXT1
R7
32
R44
!i10b 1
R45
Z77 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_std.vhd|
Z78 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_std.vhd|
!i113 1
R12
R13
Abehavior
R3
R4
DEx4 work 11 mux2to1_std 0 22 M@J::9ZegW39^o1T2F7c[3
l15
L14
Vh`?UaLe;UaAh]blCl029`3
!s100 <dNDgVh21aZ<KW^lZ2l6?3
R7
32
R44
!i10b 1
R45
R77
R78
!i113 1
R12
R13
Emux2to1_vec
R74
R3
R4
R0
Z79 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_vec.vhd
Z80 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_vec.vhd
l0
L4
VaZ1ne7g309>[V0jS<C<;A3
!s100 Z0bFRaHln=?meM;4W>cV]3
R7
32
R44
!i10b 1
R45
Z81 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_vec.vhd|
Z82 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_vec.vhd|
!i113 1
R12
R13
Abehavior
R3
R4
DEx4 work 11 mux2to1_vec 0 22 aZ1ne7g309>[V0jS<C<;A3
l15
L14
Vld[5P9ai6>jjE;J9lj=Ol1
!s100 7b_iYgI`Q7PG;DI_WhnA21
R7
32
R44
!i10b 1
R45
R81
R82
!i113 1
R12
R13
Emux4to1
Z83 w1610119482
R3
R4
R0
Z84 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux4to1.vhd
Z85 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux4to1.vhd
l0
L4
V>CFKV2Uf<F@i1aA2RUOY43
!s100 7@kLW0Elf[]>;1>Q;h`gi0
R7
32
R17
!i10b 1
R23
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux4to1.vhd|
Z87 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux4to1.vhd|
!i113 1
R12
R13
Abehavior
R3
R4
DEx4 work 7 mux4to1 0 22 >CFKV2Uf<F@i1aA2RUOY43
l17
L16
VE_g7N;m=UMSUjTG_>g_8X1
!s100 0L`iQ^GklzceAgLHgC=NK0
R7
32
R17
!i10b 1
R23
R86
R87
!i113 1
R12
R13
Eoutput_sink
Z88 w1609931016
Z89 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R2
R3
R4
R0
Z90 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Output_Sink.vhd
Z91 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Output_Sink.vhd
l0
L9
V_OD^;b?35g@coadQV[[132
!s100 di?_2b_mX<[:9ClT@TLJe1
R7
32
R17
!i10b 1
R23
Z92 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Output_Sink.vhd|
Z93 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Output_Sink.vhd|
!i113 1
R12
R13
Abehavior
R89
R2
R3
R4
DEx4 work 11 output_sink 0 22 _OD^;b?35g@coadQV[[132
l21
L18
VNEFZ^gU]Y=^OE4;hMT1E:2
!s100 eRABl3e`Cz;AZcKkKPj0>2
R7
32
R17
!i10b 1
R23
R92
R93
!i113 1
R12
R13
Epcinc
Z94 w1610447670
R2
R3
R4
R0
Z95 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/PCInc.vhd
Z96 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/PCInc.vhd
l0
L5
VJLA3BYa:3WZ9^]U?:B<]n0
!s100 h=WYK42<VYDSUWLiY]8^91
R7
32
R44
!i10b 1
R45
Z97 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/PCInc.vhd|
Z98 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/PCInc.vhd|
!i113 1
R12
R13
Abehaviour
R2
R3
R4
DEx4 work 5 pcinc 0 22 JLA3BYa:3WZ9^]U?:B<]n0
l13
L12
VLOazNTW3CaHSlXLj@GV?90
!s100 1HFDDiSbdif<JzZzTVF:20
R7
32
R44
!i10b 1
R45
R97
R98
!i113 1
R12
R13
Eregister_a
Z99 w1610447779
R2
R3
R4
R0
Z100 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_a.vhd
Z101 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_a.vhd
l0
L5
V`51gdm6H3FAL<go_R`69[2
!s100 2d85UnJS8VEkg;h2b@hSF1
R7
32
Z102 !s110 1610447784
!i10b 1
Z103 !s108 1610447784.000000
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_a.vhd|
Z105 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_a.vhd|
!i113 1
R12
R13
Artl
R2
R3
R4
DEx4 work 10 register_a 0 22 `51gdm6H3FAL<go_R`69[2
l17
L16
V949n6@aC[Xf`hmiMFC5T=0
!s100 ln1U4T`UFH2dBXL=B4BY<1
R7
32
R102
!i10b 1
R103
R104
R105
!i113 1
R12
R13
Eregister_std
Z106 w1610450621
R2
R3
R4
R0
Z107 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_std.vhd
Z108 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_std.vhd
l0
L5
V19GG6z88G]H]5>6Ih;7X?1
!s100 :=1TXMRPGZhCcI]8nlCHW2
R7
32
R44
!i10b 1
R45
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_std.vhd|
Z110 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_std.vhd|
!i113 1
R12
R13
Artl
R2
R3
R4
DEx4 work 12 register_std 0 22 19GG6z88G]H]5>6Ih;7X?1
l16
L15
Va1PUg:^2E=:KTh5=TUH7z0
!s100 Mg]_JfO@C0;o6W0<iaHcX2
R7
32
R44
!i10b 1
R45
R109
R110
!i113 1
R12
R13
Eregister_vec
R74
R2
R3
R4
R0
Z111 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_vec.vhd
Z112 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_vec.vhd
l0
L5
VDYT`0C?LaiPeJKbnjl4@;2
!s100 T2LoH_`P=GZG>B<<;lY6U2
R7
32
R44
!i10b 1
R45
Z113 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_vec.vhd|
Z114 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_vec.vhd|
!i113 1
R12
R13
Artl
R2
R3
R4
DEx4 work 12 register_vec 0 22 DYT`0C?LaiPeJKbnjl4@;2
l17
L16
V>3HT4^1?aXAH;G8;FBER^2
!s100 :2Ea_Em8B_V]jEO8HV3K:1
R7
32
R44
!i10b 1
R45
R113
R114
!i113 1
R12
R13
Eregisterfile
Z115 w1610271805
R2
R3
R4
R0
Z116 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/RegisterFile.vhd
Z117 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/RegisterFile.vhd
l0
L5
V8mfUng[JS2HDhn1H7Z[@O3
!s100 A0CzC6fUF@Y7aAJ]_;0a22
R7
32
R17
!i10b 1
R23
Z118 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/RegisterFile.vhd|
Z119 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/RegisterFile.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 12 registerfile 0 22 8mfUng[JS2HDhn1H7Z[@O3
l23
L19
Ve`oV]D^?m2@jojzF>@ncR3
!s100 1=X2CgLoJh^hV>Geb;DgJ3
R7
32
R17
!i10b 1
R23
R118
R119
!i113 1
R12
R13
Estimuli_generator
Z120 w1609930774
R89
R2
R3
R4
R0
Z121 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Stimuli_generator.vhd
Z122 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Stimuli_generator.vhd
l0
L9
VYzz2i9D5^J[KkbG:EmOJh2
!s100 H7h5bFUjm^CWIFg?YM5Qc2
R7
32
R17
!i10b 1
R23
Z123 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Stimuli_generator.vhd|
Z124 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/testbench/Stimuli_generator.vhd|
!i113 1
R12
R13
Abehavior
R89
R2
R3
R4
DEx4 work 17 stimuli_generator 0 22 Yzz2i9D5^J[KkbG:EmOJh2
l22
L19
VBfdE9i^L2ABMa0ojY>P=@1
!s100 V9Vm?ekT@ofi_VafTmkH72
R7
32
R17
!i10b 1
R23
R123
R124
!i113 1
R12
R13
vtb_riscV
R8
!i10b 1
!s100 5fPnoR8>6EMWnFCRjG@]J1
I=[ONW3eF]O@Z4EmJlh0Xh1
VDg1SIo80bB@j0V0VzS_@n1
R0
w1610452031
8C:\Users\gianl\Desktop\POLITO\SECONDO ANNO\INTEGRATED SYSTEM ARCHITECTURE\Lab_ISA\LAB3\testbench\tb_riscV.v
FC:\Users\gianl\Desktop\POLITO\SECONDO ANNO\INTEGRATED SYSTEM ARCHITECTURE\Lab_ISA\LAB3\testbench\tb_riscV.v
L0 1
OV;L;10.5b;63
r1
!s85 0
31
R9
!s107 C:\Users\gianl\Desktop\POLITO\SECONDO ANNO\INTEGRATED SYSTEM ARCHITECTURE\Lab_ISA\LAB3\testbench\tb_riscV.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\gianl\Desktop\POLITO\SECONDO ANNO\INTEGRATED SYSTEM ARCHITECTURE\Lab_ISA\LAB3\testbench\tb_riscV.v|
!i113 1
o-work work
tCvgOpt 0
ntb_risc@v
