#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 19 13:35:06 2024
# Process ID: 26640
# Current directory: D:/bzcEdit/vivada/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11720 D:\bzcEdit\vivada\CPU\CPU.xpr
# Log file: D:/bzcEdit/vivada/CPU/vivado.log
# Journal file: D:/bzcEdit/vivada/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/bzcEdit/vivada/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/workApp/vivada/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 861.176 ; gain = 180.898
update_compile_order -fileset sources_1
reset_run synth_1
reset_run imem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 13:35:38 2024...
17] Problems encountered:
1. Failed to delete one or more files in run directory D:/bzcEdit/vivada/CPU/CPU.runs/imem_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
[Fri Apr 19 13:35:26 2024] Launched imem_synth_1, synth_1...
Run output will be captured here:
imem_synth_1: D:/bzcEdit/vivada/CPU/CPU.runs/imem_synth_1/runme.log
synth_1: D:/bzcEdit/vivada/CPU/CPU.runs/synth_1/runme.log
[Fri Apr 19 13:35:26 2024] Launched impl_1...
Run output will be captured here: D:/bzcEdit/vivada/CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 19 13:35:43 2024] Launched imem_synth_1, synth_1...
Run output will be captured here:
imem_synth_1: D:/bzcEdit/vivada/CPU/CPU.runs/imem_synth_1/runme.log
synth_1: D:/bzcEdit/vivada/CPU/CPU.runs/synth_1/runme.log
[Fri Apr 19 13:35:43 2024] Launched impl_1...
Run output will be captured here: D:/bzcEdit/vivada/CPU/CPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7F651A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/bzcEdit/vivada/CPU/CPU.runs/impl_1/pipeline_CPU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 13:44:03 2024...
