Loading plugins phase: Elapsed time ==> 0s.310ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\Lab05_3_4.cyprj -d CY8C4245AXI-483 -s C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (1019 SPS) differs from the desired sample rate (1000 SPS) due to the clock configuration in the DWR.
 * C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.060ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.087ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lab05_3_4.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\Lab05_3_4.cyprj -dcpsoc3 Lab05_3_4.v -verilog
======================================================================

======================================================================
Compiling:  Lab05_3_4.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\Lab05_3_4.cyprj -dcpsoc3 Lab05_3_4.v -verilog
======================================================================

======================================================================
Compiling:  Lab05_3_4.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\Lab05_3_4.cyprj -dcpsoc3 -verilog Lab05_3_4.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Sep 21 14:37:24 2015


======================================================================
Compiling:  Lab05_3_4.v
Program  :   vpp
Options  :    -yv2 -q10 Lab05_3_4.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Sep 21 14:37:24 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lab05_3_4.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Lab05_3_4.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\Lab05_3_4.cyprj -dcpsoc3 -verilog Lab05_3_4.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Sep 21 14:37:24 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\codegentemp\Lab05_3_4.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\codegentemp\Lab05_3_4.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Lab05_3_4.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\Lab05_3_4.cyprj -dcpsoc3 -verilog Lab05_3_4.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Sep 21 14:37:25 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\codegentemp\Lab05_3_4.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\codegentemp\Lab05_3_4.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_UDB:PWMUDB:km_run\
	\PWM_UDB:PWMUDB:ctrl_cmpmode2_2\
	\PWM_UDB:PWMUDB:ctrl_cmpmode2_1\
	\PWM_UDB:PWMUDB:ctrl_cmpmode2_0\
	\PWM_UDB:PWMUDB:ctrl_cmpmode1_2\
	\PWM_UDB:PWMUDB:ctrl_cmpmode1_1\
	\PWM_UDB:PWMUDB:ctrl_cmpmode1_0\
	\PWM_UDB:PWMUDB:capt_rising\
	\PWM_UDB:PWMUDB:capt_falling\
	\PWM_UDB:PWMUDB:trig_rise\
	\PWM_UDB:PWMUDB:trig_fall\
	\PWM_UDB:PWMUDB:sc_kill\
	\PWM_UDB:PWMUDB:min_kill\
	\PWM_UDB:PWMUDB:db_tc\
	\PWM_UDB:PWMUDB:dith_sel\
	\PWM_UDB:PWMUDB:compare2\
	Net_104
	Net_105
	Net_106
	\PWM_UDB:PWMUDB:MODULE_1:b_31\
	\PWM_UDB:PWMUDB:MODULE_1:b_30\
	\PWM_UDB:PWMUDB:MODULE_1:b_29\
	\PWM_UDB:PWMUDB:MODULE_1:b_28\
	\PWM_UDB:PWMUDB:MODULE_1:b_27\
	\PWM_UDB:PWMUDB:MODULE_1:b_26\
	\PWM_UDB:PWMUDB:MODULE_1:b_25\
	\PWM_UDB:PWMUDB:MODULE_1:b_24\
	\PWM_UDB:PWMUDB:MODULE_1:b_23\
	\PWM_UDB:PWMUDB:MODULE_1:b_22\
	\PWM_UDB:PWMUDB:MODULE_1:b_21\
	\PWM_UDB:PWMUDB:MODULE_1:b_20\
	\PWM_UDB:PWMUDB:MODULE_1:b_19\
	\PWM_UDB:PWMUDB:MODULE_1:b_18\
	\PWM_UDB:PWMUDB:MODULE_1:b_17\
	\PWM_UDB:PWMUDB:MODULE_1:b_16\
	\PWM_UDB:PWMUDB:MODULE_1:b_15\
	\PWM_UDB:PWMUDB:MODULE_1:b_14\
	\PWM_UDB:PWMUDB:MODULE_1:b_13\
	\PWM_UDB:PWMUDB:MODULE_1:b_12\
	\PWM_UDB:PWMUDB:MODULE_1:b_11\
	\PWM_UDB:PWMUDB:MODULE_1:b_10\
	\PWM_UDB:PWMUDB:MODULE_1:b_9\
	\PWM_UDB:PWMUDB:MODULE_1:b_8\
	\PWM_UDB:PWMUDB:MODULE_1:b_7\
	\PWM_UDB:PWMUDB:MODULE_1:b_6\
	\PWM_UDB:PWMUDB:MODULE_1:b_5\
	\PWM_UDB:PWMUDB:MODULE_1:b_4\
	\PWM_UDB:PWMUDB:MODULE_1:b_3\
	\PWM_UDB:PWMUDB:MODULE_1:b_2\
	\PWM_UDB:PWMUDB:MODULE_1:b_1\
	\PWM_UDB:PWMUDB:MODULE_1:b_0\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_UDB:Net_139\
	\PWM_UDB:Net_138\
	\PWM_UDB:Net_183\
	\PWM_UDB:Net_181\
	\ADC:Net_3125\
	\ADC:Net_3126\

    Synthesized names
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 134 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \TCPWM:Net_66\ to \TCPWM:Net_75\
Aliasing \TCPWM:Net_82\ to \TCPWM:Net_75\
Aliasing \TCPWM:Net_72\ to \TCPWM:Net_75\
Aliasing Net_12 to \TCPWM:Net_75\
Aliasing tmpOE__LED1_net_0 to \TCPWM:Net_69\
Aliasing zero to \TCPWM:Net_75\
Aliasing one to \TCPWM:Net_69\
Aliasing tmpOE__LED2_net_0 to \TCPWM:Net_69\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \TCPWM:Net_69\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \TCPWM:Net_69\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \TCPWM:Net_69\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \TCPWM:Net_69\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \TCPWM:Net_69\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \TCPWM:Net_69\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \TCPWM:Net_69\
Aliasing tmpOE__Vin_net_0 to \TCPWM:Net_69\
Aliasing \PWM_UDB:Net_68\ to \TCPWM:Net_81\
Aliasing \PWM_UDB:Net_180\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:hwCapture\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:Net_178\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:trig_out\ to \TCPWM:Net_69\
Aliasing \PWM_UDB:PWMUDB:runmode_enable\\S\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:Net_179\ to \TCPWM:Net_69\
Aliasing \PWM_UDB:PWMUDB:ltch_kill_reg\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:ltch_kill_reg\\S\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:km_tc\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:min_kill_reg\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:min_kill_reg\\S\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:final_kill\ to \TCPWM:Net_69\
Aliasing \PWM_UDB:PWMUDB:dith_count_1\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:dith_count_1\\S\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:dith_count_0\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:dith_count_0\\S\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:status_6\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:status_4\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:cmp2\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:cmp1_status_reg\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:cmp1_status_reg\\S\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:cmp2_status_reg\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:cmp2_status_reg\\S\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:final_kill_reg\\R\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:final_kill_reg\\S\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:cs_addr_0\ to \PWM_UDB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_UDB:PWMUDB:pwm1_i\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:pwm2_i\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_23\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_22\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_21\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_20\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_19\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_18\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_17\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_16\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_15\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_14\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_13\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_12\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_11\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_10\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_9\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_8\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_7\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_6\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_5\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_4\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_3\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_2\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \TCPWM:Net_69\
Aliasing \ADC:Net_3107\ to \TCPWM:Net_75\
Aliasing \ADC:Net_3106\ to \TCPWM:Net_75\
Aliasing \ADC:Net_3105\ to \TCPWM:Net_75\
Aliasing \ADC:Net_3104\ to \TCPWM:Net_75\
Aliasing \ADC:Net_3103\ to \TCPWM:Net_75\
Aliasing \ADC:Net_3207_1\ to \TCPWM:Net_75\
Aliasing \ADC:Net_3207_0\ to \TCPWM:Net_75\
Aliasing \ADC:Net_3235\ to \TCPWM:Net_75\
Aliasing \PWM_UDB:PWMUDB:prevCompare1\\D\ to \PWM_UDB:PWMUDB:pwm_temp\
Aliasing \PWM_UDB:PWMUDB:tc_i_reg\\D\ to \PWM_UDB:PWMUDB:status_2\
Removing Lhs of wire \TCPWM:Net_81\[1] = Net_290[13]
Removing Lhs of wire \TCPWM:Net_66\[4] = \TCPWM:Net_75\[2]
Removing Lhs of wire \TCPWM:Net_82\[5] = \TCPWM:Net_75\[2]
Removing Lhs of wire \TCPWM:Net_72\[6] = \TCPWM:Net_75\[2]
Removing Rhs of wire Net_12[14] = \TCPWM:Net_75\[2]
Removing Rhs of wire tmpOE__LED1_net_0[16] = \TCPWM:Net_69\[3]
Removing Rhs of wire Net_87[17] = \PWM_UDB:PWMUDB:pwm_i_reg\[200]
Removing Lhs of wire zero[22] = Net_12[14]
Removing Lhs of wire one[23] = tmpOE__LED1_net_0[16]
Removing Lhs of wire tmpOE__LED2_net_0[37] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[44] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[45] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[46] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[47] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[48] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[49] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[50] = tmpOE__LED1_net_0[16]
Removing Lhs of wire tmpOE__Vin_net_0[68] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \PWM_UDB:Net_68\[83] = Net_290[13]
Removing Lhs of wire \PWM_UDB:PWMUDB:ctrl_enable\[94] = \PWM_UDB:PWMUDB:control_7\[86]
Removing Lhs of wire \PWM_UDB:Net_180\[102] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:hwCapture\[105] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:hwEnable\[106] = \PWM_UDB:PWMUDB:control_7\[86]
Removing Lhs of wire \PWM_UDB:Net_178\[108] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:trig_out\[111] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \PWM_UDB:PWMUDB:runmode_enable\\R\[113] = \PWM_UDB:Net_186\[114]
Removing Lhs of wire \PWM_UDB:Net_186\[114] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:runmode_enable\\S\[115] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:final_enable\[116] = \PWM_UDB:PWMUDB:runmode_enable\[112]
Removing Lhs of wire \PWM_UDB:Net_179\[119] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \PWM_UDB:PWMUDB:ltch_kill_reg\\R\[121] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:ltch_kill_reg\\S\[122] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:km_tc\[123] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:min_kill_reg\\R\[124] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:min_kill_reg\\S\[125] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:final_kill\[128] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_1\[131] = \PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_1\[369]
Removing Lhs of wire \PWM_UDB:PWMUDB:add_vi_vv_MODGEN_1_0\[133] = \PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_0\[370]
Removing Lhs of wire \PWM_UDB:PWMUDB:dith_count_1\\R\[134] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:dith_count_1\\S\[135] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:dith_count_0\\R\[136] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:dith_count_0\\S\[137] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:status_6\[140] = Net_12[14]
Removing Rhs of wire \PWM_UDB:PWMUDB:status_5\[141] = \PWM_UDB:PWMUDB:final_kill_reg\[155]
Removing Lhs of wire \PWM_UDB:PWMUDB:status_4\[142] = Net_12[14]
Removing Rhs of wire \PWM_UDB:PWMUDB:status_3\[143] = \PWM_UDB:PWMUDB:fifo_full\[162]
Removing Rhs of wire \PWM_UDB:PWMUDB:status_1\[145] = \PWM_UDB:PWMUDB:cmp2_status_reg\[154]
Removing Rhs of wire \PWM_UDB:PWMUDB:status_0\[146] = \PWM_UDB:PWMUDB:cmp1_status_reg\[153]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp2_status\[151] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp2\[152] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp1_status_reg\\R\[156] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp1_status_reg\\S\[157] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp2_status_reg\\R\[158] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp2_status_reg\\S\[159] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:final_kill_reg\\R\[160] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:final_kill_reg\\S\[161] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:cs_addr_2\[163] = \PWM_UDB:PWMUDB:tc_i\[118]
Removing Lhs of wire \PWM_UDB:PWMUDB:cs_addr_1\[164] = \PWM_UDB:PWMUDB:runmode_enable\[112]
Removing Lhs of wire \PWM_UDB:PWMUDB:cs_addr_0\[165] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:compare1\[198] = \PWM_UDB:PWMUDB:cmp1_less\[169]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm1_i\[203] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm2_i\[205] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm_temp\[210] = \PWM_UDB:PWMUDB:cmp1\[149]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_23\[251] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_22\[252] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_21\[253] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_20\[254] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_19\[255] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_18\[256] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_17\[257] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_16\[258] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_15\[259] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_14\[260] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_13\[261] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_12\[262] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_11\[263] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_10\[264] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_9\[265] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_8\[266] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_7\[267] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_6\[268] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_5\[269] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_4\[270] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_3\[271] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_2\[272] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_1\[273] = \PWM_UDB:PWMUDB:MODIN1_1\[274]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODIN1_1\[274] = \PWM_UDB:PWMUDB:dith_count_1\[130]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:a_0\[275] = \PWM_UDB:PWMUDB:MODIN1_0\[276]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODIN1_0\[276] = \PWM_UDB:PWMUDB:dith_count_0\[132]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[408] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[409] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \ADC:Net_3107\[486] = Net_12[14]
Removing Lhs of wire \ADC:Net_3106\[487] = Net_12[14]
Removing Lhs of wire \ADC:Net_3105\[488] = Net_12[14]
Removing Lhs of wire \ADC:Net_3104\[489] = Net_12[14]
Removing Lhs of wire \ADC:Net_3103\[490] = Net_12[14]
Removing Lhs of wire \ADC:Net_17\[532] = \ADC:Net_1845\[417]
Removing Lhs of wire \ADC:Net_3207_1\[554] = Net_12[14]
Removing Lhs of wire \ADC:Net_3207_0\[555] = Net_12[14]
Removing Lhs of wire \ADC:Net_3235\[556] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:prevCapture\\D\[625] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:trig_last\\D\[626] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:prevCompare1\\D\[632] = \PWM_UDB:PWMUDB:cmp1\[149]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp1_status_reg\\D\[633] = \PWM_UDB:PWMUDB:cmp1_status\[150]
Removing Lhs of wire \PWM_UDB:PWMUDB:cmp2_status_reg\\D\[634] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm_i_reg\\D\[636] = \PWM_UDB:PWMUDB:pwm_i\[201]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm1_i_reg\\D\[637] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:pwm2_i_reg\\D\[638] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:tc_i_reg\\D\[639] = \PWM_UDB:PWMUDB:status_2\[144]

------------------------------------------------------
Aliased 0 equations, 109 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_12' (cost = 0):
Net_12 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__LED1_net_0' (cost = 0):
tmpOE__LED1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:cmp1\' (cost = 0):
\PWM_UDB:PWMUDB:cmp1\ <= (\PWM_UDB:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_UDB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_UDB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_UDB:PWMUDB:dith_count_1\ and \PWM_UDB:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_UDB:PWMUDB:dith_count_0\ and \PWM_UDB:PWMUDB:dith_count_1\)
	OR (not \PWM_UDB:PWMUDB:dith_count_1\ and \PWM_UDB:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 26 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_UDB:PWMUDB:final_capture\ to Net_12
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_12
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_12
Aliasing \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_12
Aliasing \PWM_UDB:PWMUDB:min_kill_reg\\D\ to tmpOE__LED1_net_0
Aliasing \PWM_UDB:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED1_net_0
Aliasing \PWM_UDB:PWMUDB:final_kill_reg\\D\ to Net_12
Removing Lhs of wire \PWM_UDB:PWMUDB:final_capture\[167] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[379] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[389] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[399] = Net_12[14]
Removing Lhs of wire \PWM_UDB:PWMUDB:min_kill_reg\\D\[624] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \PWM_UDB:PWMUDB:runmode_enable\\D\[627] = \PWM_UDB:PWMUDB:control_7\[86]
Removing Lhs of wire \PWM_UDB:PWMUDB:ltch_kill_reg\\D\[629] = tmpOE__LED1_net_0[16]
Removing Lhs of wire \PWM_UDB:PWMUDB:final_kill_reg\\D\[635] = Net_12[14]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\Lab05_3_4.cyprj" -dcpsoc3 Lab05_3_4.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.398ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Monday, 21 September 2015 14:37:25
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Lab_Solutions\CPA101_Creator_Lab01-11\Lab05_3_4.cydsn\Lab05_3_4.cyprj -d CY8C4245AXI-483 Lab05_3_4.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_12
    Removed wire end \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_12
    Removed wire end \PWM_UDB:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_12
    Converted constant MacroCell: \PWM_UDB:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UDB:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UDB:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UDB:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UDB:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UDB:PWMUDB:pwm2_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff7\
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock1kHz'. Signal=Net_290_ff8
    Digital Clock 0: Automatic-assigning  clock 'Clock1kHz'. Fanout=1, Signal=Net_290_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_UDB:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            input => Net_87 ,
            annotation => Net_209 ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            input => Net_10 ,
            annotation => Net_234 ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Vin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin(0)__PA ,
            analog_term => Net_70 ,
            annotation => Net_46 ,
            pad => Vin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_UDB:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:runmode_enable\ * \PWM_UDB:PWMUDB:tc_i\
        );
        Output = \PWM_UDB:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_UDB:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:control_7\
        );
        Output = \PWM_UDB:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_UDB:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = \PWM_UDB:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_UDB:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_UDB:PWMUDB:prevCompare1\ * \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = \PWM_UDB:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_87, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:runmode_enable\ * \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = Net_87 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_UDB:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_290_digital ,
            cs_addr_2 => \PWM_UDB:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_UDB:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_UDB:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_UDB:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_UDB:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_UDB:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_290_digital ,
            status_3 => \PWM_UDB:PWMUDB:status_3\ ,
            status_2 => \PWM_UDB:PWMUDB:status_2\ ,
            status_0 => \PWM_UDB:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_UDB:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_290_digital ,
            control_7 => \PWM_UDB:PWMUDB:control_7\ ,
            control_6 => \PWM_UDB:PWMUDB:control_6\ ,
            control_5 => \PWM_UDB:PWMUDB:control_5\ ,
            control_4 => \PWM_UDB:PWMUDB:control_4\ ,
            control_3 => \PWM_UDB:PWMUDB:control_3\ ,
            control_2 => \PWM_UDB:PWMUDB:control_2\ ,
            control_1 => \PWM_UDB:PWMUDB:control_1\ ,
            control_0 => \PWM_UDB:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   12 :   24 :   36 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    5 :   27 :   32 : 15.63 %
  Unique P-terms              :    5 :   59 :   64 :  7.81 %
  Total P-terms               :    5 :      :      :        
  Datapath Cells              :    1 :    3 :    4 : 25.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.100ms
Tech mapping phase: Elapsed time ==> 0s.136ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.2626471s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.509ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0030593 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_70 {
    p2_0
    SARMUX0_sw0
    sarmux_vplus
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p2_0                                             -> Net_70
  SARMUX0_sw0                                      -> Net_70
  sarmux_vplus                                     -> Net_70
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :    6 :    8 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 35, final cost is 35 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       5.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UDB:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:runmode_enable\ * \PWM_UDB:PWMUDB:tc_i\
        );
        Output = \PWM_UDB:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_UDB:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:control_7\
        );
        Output = \PWM_UDB:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_87, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:runmode_enable\ * \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = Net_87 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_UDB:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = \PWM_UDB:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UDB:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_290_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_UDB:PWMUDB:prevCompare1\ * \PWM_UDB:PWMUDB:cmp1_less\
        );
        Output = \PWM_UDB:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_UDB:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_290_digital ,
        cs_addr_2 => \PWM_UDB:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_UDB:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_UDB:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_UDB:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_UDB:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_UDB:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_290_digital ,
        status_3 => \PWM_UDB:PWMUDB:status_3\ ,
        status_2 => \PWM_UDB:PWMUDB:status_2\ ,
        status_0 => \PWM_UDB:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_UDB:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_290_digital ,
        control_7 => \PWM_UDB:PWMUDB:control_7\ ,
        control_6 => \PWM_UDB:PWMUDB:control_6\ ,
        control_5 => \PWM_UDB:PWMUDB:control_5\ ,
        control_4 => \PWM_UDB:PWMUDB:control_4\ ,
        control_3 => \PWM_UDB:PWMUDB:control_3\ ,
        control_2 => \PWM_UDB:PWMUDB:control_2\ ,
        control_1 => \PWM_UDB:PWMUDB:control_1\ ,
        control_0 => \PWM_UDB:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        input => Net_10 ,
        annotation => Net_234 ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        input => Net_87 ,
        annotation => Net_209 ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin(0)__PA ,
        analog_term => Net_70 ,
        annotation => Net_46 ,
        pad => Vin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \ADC:Net_1845_ff7\ ,
            ff_div_8 => Net_290_ff8 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\TCPWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_290_ff8 ,
            capture => Net_12 ,
            count => tmpOE__LED1_net_0 ,
            reload => Net_12 ,
            stop => Net_12 ,
            start => Net_12 ,
            tr_underflow => Net_8 ,
            tr_overflow => Net_7 ,
            tr_compare_match => Net_9 ,
            line_out => Net_10 ,
            line_out_compl => Net_11 ,
            interrupt => Net_6 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_70 ,
            vminus => \ADC:mux_bus_minus_0\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3225\ ,
            clock => \ADC:Net_1845_ff7\ ,
            sample_done => Net_116 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            eos_intr => Net_117 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_290_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+---------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          LED2(0) | In(Net_10)
-----+-----+-------+-----------+------------------+------------------+---------------
   1 |   0 |     * |      NONE |         CMOS_OUT |          LED1(0) | In(Net_87)
-----+-----+-------+-----------+------------------+------------------+---------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |           Vin(0) | Analog(Net_70)
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   7 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.674ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.267ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lab05_3_4_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.282ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.273ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.292ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.364ms
API generation phase: Elapsed time ==> 1s.530ms
Dependency generation phase: Elapsed time ==> 0s.062ms
Cleanup phase: Elapsed time ==> 0s.003ms
