# mypy: ignore-errors
import ctypes
from tinygrad.runtime.support.c import Array, DLL, Pointer, Struct, Union, field, CEnum, _IO, _IOW, _IOR, _IOWR
class MCTP_HEADER(Struct): pass
NvU32 = ctypes.c_uint32
NvU8 = ctypes.c_ubyte
NvU16 = ctypes.c_uint16
MCTP_HEADER.SIZE = 7
MCTP_HEADER._fields_ = ['constBlob', 'msgType', 'vendorId']
setattr(MCTP_HEADER, 'constBlob', field(0, NvU32))
setattr(MCTP_HEADER, 'msgType', field(4, NvU8))
setattr(MCTP_HEADER, 'vendorId', field(5, NvU16))
class NVDM_PAYLOAD_COT(Struct): pass
NvU64 = ctypes.c_uint64
NVDM_PAYLOAD_COT.SIZE = 860
NVDM_PAYLOAD_COT._fields_ = ['version', 'size', 'gspFmcSysmemOffset', 'frtsSysmemOffset', 'frtsSysmemSize', 'frtsVidmemOffset', 'frtsVidmemSize', 'hash384', 'publicKey', 'signature', 'gspBootArgsSysmemOffset']
setattr(NVDM_PAYLOAD_COT, 'version', field(0, NvU16))
setattr(NVDM_PAYLOAD_COT, 'size', field(2, NvU16))
setattr(NVDM_PAYLOAD_COT, 'gspFmcSysmemOffset', field(4, NvU64))
setattr(NVDM_PAYLOAD_COT, 'frtsSysmemOffset', field(12, NvU64))
setattr(NVDM_PAYLOAD_COT, 'frtsSysmemSize', field(20, NvU32))
setattr(NVDM_PAYLOAD_COT, 'frtsVidmemOffset', field(24, NvU64))
setattr(NVDM_PAYLOAD_COT, 'frtsVidmemSize', field(32, NvU32))
setattr(NVDM_PAYLOAD_COT, 'hash384', field(36, Array(NvU32, 12)))
setattr(NVDM_PAYLOAD_COT, 'publicKey', field(84, Array(NvU32, 96)))
setattr(NVDM_PAYLOAD_COT, 'signature', field(468, Array(NvU32, 96)))
setattr(NVDM_PAYLOAD_COT, 'gspBootArgsSysmemOffset', field(852, NvU64))
class MESSAGE_QUEUE_INIT_ARGUMENTS(Struct): pass
NvLength = ctypes.c_uint64
MESSAGE_QUEUE_INIT_ARGUMENTS.SIZE = 32
MESSAGE_QUEUE_INIT_ARGUMENTS._fields_ = ['sharedMemPhysAddr', 'pageTableEntryCount', 'cmdQueueOffset', 'statQueueOffset']
setattr(MESSAGE_QUEUE_INIT_ARGUMENTS, 'sharedMemPhysAddr', field(0, NvU64))
setattr(MESSAGE_QUEUE_INIT_ARGUMENTS, 'pageTableEntryCount', field(8, NvU32))
setattr(MESSAGE_QUEUE_INIT_ARGUMENTS, 'cmdQueueOffset', field(16, NvLength))
setattr(MESSAGE_QUEUE_INIT_ARGUMENTS, 'statQueueOffset', field(24, NvLength))
class GSP_SR_INIT_ARGUMENTS(Struct): pass
NvBool = ctypes.c_ubyte
GSP_SR_INIT_ARGUMENTS.SIZE = 12
GSP_SR_INIT_ARGUMENTS._fields_ = ['oldLevel', 'flags', 'bInPMTransition']
setattr(GSP_SR_INIT_ARGUMENTS, 'oldLevel', field(0, NvU32))
setattr(GSP_SR_INIT_ARGUMENTS, 'flags', field(4, NvU32))
setattr(GSP_SR_INIT_ARGUMENTS, 'bInPMTransition', field(8, NvBool))
class GSP_ARGUMENTS_CACHED(Struct): pass
class _anonstruct0(Struct): pass
_anonstruct0.SIZE = 16
_anonstruct0._fields_ = ['pa', 'size']
setattr(_anonstruct0, 'pa', field(0, NvU64))
setattr(_anonstruct0, 'size', field(8, NvU64))
GSP_ARGUMENTS_CACHED.SIZE = 72
GSP_ARGUMENTS_CACHED._fields_ = ['messageQueueInitArguments', 'srInitArguments', 'gpuInstance', 'bDmemStack', 'profilerArgs']
setattr(GSP_ARGUMENTS_CACHED, 'messageQueueInitArguments', field(0, MESSAGE_QUEUE_INIT_ARGUMENTS))
setattr(GSP_ARGUMENTS_CACHED, 'srInitArguments', field(32, GSP_SR_INIT_ARGUMENTS))
setattr(GSP_ARGUMENTS_CACHED, 'gpuInstance', field(44, NvU32))
setattr(GSP_ARGUMENTS_CACHED, 'bDmemStack', field(48, NvBool))
setattr(GSP_ARGUMENTS_CACHED, 'profilerArgs', field(56, _anonstruct0))
GSP_DMA_TARGET = CEnum(ctypes.c_uint32)
GSP_DMA_TARGET_LOCAL_FB = GSP_DMA_TARGET.define('GSP_DMA_TARGET_LOCAL_FB', 0)
GSP_DMA_TARGET_COHERENT_SYSTEM = GSP_DMA_TARGET.define('GSP_DMA_TARGET_COHERENT_SYSTEM', 1)
GSP_DMA_TARGET_NONCOHERENT_SYSTEM = GSP_DMA_TARGET.define('GSP_DMA_TARGET_NONCOHERENT_SYSTEM', 2)
GSP_DMA_TARGET_COUNT = GSP_DMA_TARGET.define('GSP_DMA_TARGET_COUNT', 3)

class struct_GSP_FMC_INIT_PARAMS(Struct): pass
struct_GSP_FMC_INIT_PARAMS.SIZE = 4
struct_GSP_FMC_INIT_PARAMS._fields_ = ['regkeys']
setattr(struct_GSP_FMC_INIT_PARAMS, 'regkeys', field(0, NvU32))
GSP_FMC_INIT_PARAMS = struct_GSP_FMC_INIT_PARAMS
class struct_GSP_ACR_BOOT_GSP_RM_PARAMS(Struct): pass
struct_GSP_ACR_BOOT_GSP_RM_PARAMS.SIZE = 32
struct_GSP_ACR_BOOT_GSP_RM_PARAMS._fields_ = ['target', 'gspRmDescSize', 'gspRmDescOffset', 'wprCarveoutOffset', 'wprCarveoutSize', 'bIsGspRmBoot']
setattr(struct_GSP_ACR_BOOT_GSP_RM_PARAMS, 'target', field(0, GSP_DMA_TARGET))
setattr(struct_GSP_ACR_BOOT_GSP_RM_PARAMS, 'gspRmDescSize', field(4, NvU32))
setattr(struct_GSP_ACR_BOOT_GSP_RM_PARAMS, 'gspRmDescOffset', field(8, NvU64))
setattr(struct_GSP_ACR_BOOT_GSP_RM_PARAMS, 'wprCarveoutOffset', field(16, NvU64))
setattr(struct_GSP_ACR_BOOT_GSP_RM_PARAMS, 'wprCarveoutSize', field(24, NvU32))
setattr(struct_GSP_ACR_BOOT_GSP_RM_PARAMS, 'bIsGspRmBoot', field(28, NvBool))
GSP_ACR_BOOT_GSP_RM_PARAMS = struct_GSP_ACR_BOOT_GSP_RM_PARAMS
class struct_GSP_RM_PARAMS(Struct): pass
struct_GSP_RM_PARAMS.SIZE = 16
struct_GSP_RM_PARAMS._fields_ = ['target', 'bootArgsOffset']
setattr(struct_GSP_RM_PARAMS, 'target', field(0, GSP_DMA_TARGET))
setattr(struct_GSP_RM_PARAMS, 'bootArgsOffset', field(8, NvU64))
GSP_RM_PARAMS = struct_GSP_RM_PARAMS
class struct_GSP_SPDM_PARAMS(Struct): pass
struct_GSP_SPDM_PARAMS.SIZE = 24
struct_GSP_SPDM_PARAMS._fields_ = ['target', 'payloadBufferOffset', 'payloadBufferSize']
setattr(struct_GSP_SPDM_PARAMS, 'target', field(0, GSP_DMA_TARGET))
setattr(struct_GSP_SPDM_PARAMS, 'payloadBufferOffset', field(8, NvU64))
setattr(struct_GSP_SPDM_PARAMS, 'payloadBufferSize', field(16, NvU32))
GSP_SPDM_PARAMS = struct_GSP_SPDM_PARAMS
class struct_GSP_FMC_BOOT_PARAMS(Struct): pass
struct_GSP_FMC_BOOT_PARAMS.SIZE = 80
struct_GSP_FMC_BOOT_PARAMS._fields_ = ['initParams', 'bootGspRmParams', 'gspRmParams', 'gspSpdmParams']
setattr(struct_GSP_FMC_BOOT_PARAMS, 'initParams', field(0, GSP_FMC_INIT_PARAMS))
setattr(struct_GSP_FMC_BOOT_PARAMS, 'bootGspRmParams', field(8, GSP_ACR_BOOT_GSP_RM_PARAMS))
setattr(struct_GSP_FMC_BOOT_PARAMS, 'gspRmParams', field(40, GSP_RM_PARAMS))
setattr(struct_GSP_FMC_BOOT_PARAMS, 'gspSpdmParams', field(56, GSP_SPDM_PARAMS))
GSP_FMC_BOOT_PARAMS = struct_GSP_FMC_BOOT_PARAMS
class GspFwWprMeta(Struct): pass
GspFwWprMeta.SIZE = 256
GspFwWprMeta._fields_ = ['magic', 'revision', 'sysmemAddrOfRadix3Elf', 'sizeOfRadix3Elf', 'sysmemAddrOfBootloader', 'sizeOfBootloader', 'bootloaderCodeOffset', 'bootloaderDataOffset', 'bootloaderManifestOffset', 'sysmemAddrOfSignature', 'sizeOfSignature', 'gspFwHeapFreeListWprOffset', 'unused0', 'unused1', 'gspFwRsvdStart', 'nonWprHeapOffset', 'nonWprHeapSize', 'gspFwWprStart', 'gspFwHeapOffset', 'gspFwHeapSize', 'gspFwOffset', 'bootBinOffset', 'frtsOffset', 'frtsSize', 'gspFwWprEnd', 'fbSize', 'vgaWorkspaceOffset', 'vgaWorkspaceSize', 'bootCount', 'partitionRpcAddr', 'partitionRpcRequestOffset', 'partitionRpcReplyOffset', 'elfCodeOffset', 'elfDataOffset', 'elfCodeSize', 'elfDataSize', 'lsUcodeVersion', 'partitionRpcPadding', 'sysmemAddrOfCrashReportQueue', 'sizeOfCrashReportQueue', 'lsUcodeVersionPadding', 'gspFwHeapVfPartitionCount', 'flags', 'padding', 'pmuReservedSize', 'verified']
setattr(GspFwWprMeta, 'magic', field(0, NvU64))
setattr(GspFwWprMeta, 'revision', field(8, NvU64))
setattr(GspFwWprMeta, 'sysmemAddrOfRadix3Elf', field(16, NvU64))
setattr(GspFwWprMeta, 'sizeOfRadix3Elf', field(24, NvU64))
setattr(GspFwWprMeta, 'sysmemAddrOfBootloader', field(32, NvU64))
setattr(GspFwWprMeta, 'sizeOfBootloader', field(40, NvU64))
setattr(GspFwWprMeta, 'bootloaderCodeOffset', field(48, NvU64))
setattr(GspFwWprMeta, 'bootloaderDataOffset', field(56, NvU64))
setattr(GspFwWprMeta, 'bootloaderManifestOffset', field(64, NvU64))
setattr(GspFwWprMeta, 'sysmemAddrOfSignature', field(0, NvU64))
setattr(GspFwWprMeta, 'sizeOfSignature', field(8, NvU64))
setattr(GspFwWprMeta, 'gspFwHeapFreeListWprOffset', field(0, NvU32))
setattr(GspFwWprMeta, 'unused0', field(4, NvU32))
setattr(GspFwWprMeta, 'unused1', field(8, NvU64))
setattr(GspFwWprMeta, 'gspFwRsvdStart', field(88, NvU64))
setattr(GspFwWprMeta, 'nonWprHeapOffset', field(96, NvU64))
setattr(GspFwWprMeta, 'nonWprHeapSize', field(104, NvU64))
setattr(GspFwWprMeta, 'gspFwWprStart', field(112, NvU64))
setattr(GspFwWprMeta, 'gspFwHeapOffset', field(120, NvU64))
setattr(GspFwWprMeta, 'gspFwHeapSize', field(128, NvU64))
setattr(GspFwWprMeta, 'gspFwOffset', field(136, NvU64))
setattr(GspFwWprMeta, 'bootBinOffset', field(144, NvU64))
setattr(GspFwWprMeta, 'frtsOffset', field(152, NvU64))
setattr(GspFwWprMeta, 'frtsSize', field(160, NvU64))
setattr(GspFwWprMeta, 'gspFwWprEnd', field(168, NvU64))
setattr(GspFwWprMeta, 'fbSize', field(176, NvU64))
setattr(GspFwWprMeta, 'vgaWorkspaceOffset', field(184, NvU64))
setattr(GspFwWprMeta, 'vgaWorkspaceSize', field(192, NvU64))
setattr(GspFwWprMeta, 'bootCount', field(200, NvU64))
setattr(GspFwWprMeta, 'partitionRpcAddr', field(0, NvU64))
setattr(GspFwWprMeta, 'partitionRpcRequestOffset', field(8, NvU16))
setattr(GspFwWprMeta, 'partitionRpcReplyOffset', field(10, NvU16))
setattr(GspFwWprMeta, 'elfCodeOffset', field(12, NvU32))
setattr(GspFwWprMeta, 'elfDataOffset', field(16, NvU32))
setattr(GspFwWprMeta, 'elfCodeSize', field(20, NvU32))
setattr(GspFwWprMeta, 'elfDataSize', field(24, NvU32))
setattr(GspFwWprMeta, 'lsUcodeVersion', field(28, NvU32))
setattr(GspFwWprMeta, 'partitionRpcPadding', field(0, Array(NvU32, 4)))
setattr(GspFwWprMeta, 'sysmemAddrOfCrashReportQueue', field(16, NvU64))
setattr(GspFwWprMeta, 'sizeOfCrashReportQueue', field(24, NvU32))
setattr(GspFwWprMeta, 'lsUcodeVersionPadding', field(28, Array(NvU32, 1)))
setattr(GspFwWprMeta, 'gspFwHeapVfPartitionCount', field(240, NvU8))
setattr(GspFwWprMeta, 'flags', field(241, NvU8))
setattr(GspFwWprMeta, 'padding', field(242, Array(NvU8, 2)))
setattr(GspFwWprMeta, 'pmuReservedSize', field(244, NvU32))
setattr(GspFwWprMeta, 'verified', field(248, NvU64))
class GspFwHeapFreeRegion(Struct): pass
GspFwHeapFreeRegion.SIZE = 8
GspFwHeapFreeRegion._fields_ = ['offs', 'length']
setattr(GspFwHeapFreeRegion, 'offs', field(0, NvU32))
setattr(GspFwHeapFreeRegion, 'length', field(4, NvU32))
class GspFwHeapFreeList(Struct): pass
GspFwHeapFreeList.SIZE = 1040
GspFwHeapFreeList._fields_ = ['magic', 'nregions', 'regions']
setattr(GspFwHeapFreeList, 'magic', field(0, NvU64))
setattr(GspFwHeapFreeList, 'nregions', field(8, NvU32))
setattr(GspFwHeapFreeList, 'regions', field(12, Array(GspFwHeapFreeRegion, 128)))
class GspFwSRMeta(Struct): pass
GspFwSRMeta.SIZE = 256
GspFwSRMeta._fields_ = ['magic', 'revision', 'sysmemAddrOfSuspendResumeData', 'sizeOfSuspendResumeData', 'internal', 'flags', 'subrevision', 'padding']
setattr(GspFwSRMeta, 'magic', field(0, NvU64))
setattr(GspFwSRMeta, 'revision', field(8, NvU64))
setattr(GspFwSRMeta, 'sysmemAddrOfSuspendResumeData', field(16, NvU64))
setattr(GspFwSRMeta, 'sizeOfSuspendResumeData', field(24, NvU64))
setattr(GspFwSRMeta, 'internal', field(32, Array(NvU32, 32)))
setattr(GspFwSRMeta, 'flags', field(160, NvU32))
setattr(GspFwSRMeta, 'subrevision', field(164, NvU32))
setattr(GspFwSRMeta, 'padding', field(168, Array(NvU32, 22)))
class RM_RISCV_UCODE_DESC(Struct): pass
RM_RISCV_UCODE_DESC.SIZE = 84
RM_RISCV_UCODE_DESC._fields_ = ['version', 'bootloaderOffset', 'bootloaderSize', 'bootloaderParamOffset', 'bootloaderParamSize', 'riscvElfOffset', 'riscvElfSize', 'appVersion', 'manifestOffset', 'manifestSize', 'monitorDataOffset', 'monitorDataSize', 'monitorCodeOffset', 'monitorCodeSize', 'bIsMonitorEnabled', 'swbromCodeOffset', 'swbromCodeSize', 'swbromDataOffset', 'swbromDataSize', 'fbReservedSize', 'bSignedAsCode']
setattr(RM_RISCV_UCODE_DESC, 'version', field(0, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'bootloaderOffset', field(4, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'bootloaderSize', field(8, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'bootloaderParamOffset', field(12, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'bootloaderParamSize', field(16, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'riscvElfOffset', field(20, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'riscvElfSize', field(24, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'appVersion', field(28, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'manifestOffset', field(32, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'manifestSize', field(36, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'monitorDataOffset', field(40, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'monitorDataSize', field(44, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'monitorCodeOffset', field(48, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'monitorCodeSize', field(52, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'bIsMonitorEnabled', field(56, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'swbromCodeOffset', field(60, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'swbromCodeSize', field(64, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'swbromDataOffset', field(68, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'swbromDataSize', field(72, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'fbReservedSize', field(76, NvU32))
setattr(RM_RISCV_UCODE_DESC, 'bSignedAsCode', field(80, NvU32))
RPC_GR_BUFFER_TYPE = CEnum(ctypes.c_uint32)
RPC_GR_BUFFER_TYPE_GRAPHICS = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS', 0)
RPC_GR_BUFFER_TYPE_GRAPHICS_ZCULL = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_ZCULL', 1)
RPC_GR_BUFFER_TYPE_GRAPHICS_GRAPHICS_PM = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_GRAPHICS_PM', 2)
RPC_GR_BUFFER_TYPE_COMPUTE_PREEMPT = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_COMPUTE_PREEMPT', 3)
RPC_GR_BUFFER_TYPE_GRAPHICS_PATCH = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_PATCH', 4)
RPC_GR_BUFFER_TYPE_GRAPHICS_BUNDLE_CB = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_BUNDLE_CB', 5)
RPC_GR_BUFFER_TYPE_GRAPHICS_PAGEPOOL_GLOBAL = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_PAGEPOOL_GLOBAL', 6)
RPC_GR_BUFFER_TYPE_GRAPHICS_ATTRIBUTE_CB = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_ATTRIBUTE_CB', 7)
RPC_GR_BUFFER_TYPE_GRAPHICS_RTV_CB_GLOBAL = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_RTV_CB_GLOBAL', 8)
RPC_GR_BUFFER_TYPE_GRAPHICS_GFXP_POOL = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_GFXP_POOL', 9)
RPC_GR_BUFFER_TYPE_GRAPHICS_GFXP_CTRL_BLK = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_GFXP_CTRL_BLK', 10)
RPC_GR_BUFFER_TYPE_GRAPHICS_FECS_EVENT = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_FECS_EVENT', 11)
RPC_GR_BUFFER_TYPE_GRAPHICS_PRIV_ACCESS_MAP = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_PRIV_ACCESS_MAP', 12)
RPC_GR_BUFFER_TYPE_GRAPHICS_MAX = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_MAX', 13)

FECS_ERROR_EVENT_TYPE = CEnum(ctypes.c_uint32)
FECS_ERROR_EVENT_TYPE_NONE = FECS_ERROR_EVENT_TYPE.define('FECS_ERROR_EVENT_TYPE_NONE', 0)
FECS_ERROR_EVENT_TYPE_BUFFER_RESET_REQUIRED = FECS_ERROR_EVENT_TYPE.define('FECS_ERROR_EVENT_TYPE_BUFFER_RESET_REQUIRED', 1)
FECS_ERROR_EVENT_TYPE_BUFFER_FULL = FECS_ERROR_EVENT_TYPE.define('FECS_ERROR_EVENT_TYPE_BUFFER_FULL', 2)
FECS_ERROR_EVENT_TYPE_MAX = FECS_ERROR_EVENT_TYPE.define('FECS_ERROR_EVENT_TYPE_MAX', 3)

NV_RPC_UPDATE_PDE_BAR_TYPE = CEnum(ctypes.c_uint32)
NV_RPC_UPDATE_PDE_BAR_1 = NV_RPC_UPDATE_PDE_BAR_TYPE.define('NV_RPC_UPDATE_PDE_BAR_1', 0)
NV_RPC_UPDATE_PDE_BAR_2 = NV_RPC_UPDATE_PDE_BAR_TYPE.define('NV_RPC_UPDATE_PDE_BAR_2', 1)
NV_RPC_UPDATE_PDE_BAR_INVALID = NV_RPC_UPDATE_PDE_BAR_TYPE.define('NV_RPC_UPDATE_PDE_BAR_INVALID', 2)

class struct_VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS(Struct): pass
struct_VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS.SIZE = 12
struct_VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS._fields_ = ['headIndex', 'maxHResolution', 'maxVResolution']
setattr(struct_VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS, 'headIndex', field(0, NvU32))
setattr(struct_VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS, 'maxHResolution', field(4, NvU32))
setattr(struct_VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS, 'maxVResolution', field(8, NvU32))
VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS = struct_VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS
class struct_VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS(Struct): pass
struct_VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS.SIZE = 8
struct_VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS._fields_ = ['numHeads', 'maxNumHeads']
setattr(struct_VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS, 'numHeads', field(0, NvU32))
setattr(struct_VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS, 'maxNumHeads', field(4, NvU32))
VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS = struct_VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS
GPU_RECOVERY_EVENT_TYPE = CEnum(ctypes.c_uint32)
GPU_RECOVERY_EVENT_TYPE_REFRESH = GPU_RECOVERY_EVENT_TYPE.define('GPU_RECOVERY_EVENT_TYPE_REFRESH', 0)
GPU_RECOVERY_EVENT_TYPE_GPU_DRAIN_P2P = GPU_RECOVERY_EVENT_TYPE.define('GPU_RECOVERY_EVENT_TYPE_GPU_DRAIN_P2P', 1)
GPU_RECOVERY_EVENT_TYPE_SYS_REBOOT = GPU_RECOVERY_EVENT_TYPE.define('GPU_RECOVERY_EVENT_TYPE_SYS_REBOOT', 2)

rpc_fns = CEnum(ctypes.c_uint32)
NV_VGPU_MSG_FUNCTION_NOP = rpc_fns.define('NV_VGPU_MSG_FUNCTION_NOP', 0)
NV_VGPU_MSG_FUNCTION_SET_GUEST_SYSTEM_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_GUEST_SYSTEM_INFO', 1)
NV_VGPU_MSG_FUNCTION_ALLOC_ROOT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_ROOT', 2)
NV_VGPU_MSG_FUNCTION_ALLOC_DEVICE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_DEVICE', 3)
NV_VGPU_MSG_FUNCTION_ALLOC_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_MEMORY', 4)
NV_VGPU_MSG_FUNCTION_ALLOC_CTX_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_CTX_DMA', 5)
NV_VGPU_MSG_FUNCTION_ALLOC_CHANNEL_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_CHANNEL_DMA', 6)
NV_VGPU_MSG_FUNCTION_MAP_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_MAP_MEMORY', 7)
NV_VGPU_MSG_FUNCTION_BIND_CTX_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_BIND_CTX_DMA', 8)
NV_VGPU_MSG_FUNCTION_ALLOC_OBJECT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_OBJECT', 9)
NV_VGPU_MSG_FUNCTION_FREE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_FREE', 10)
NV_VGPU_MSG_FUNCTION_LOG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_LOG', 11)
NV_VGPU_MSG_FUNCTION_ALLOC_VIDMEM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_VIDMEM', 12)
NV_VGPU_MSG_FUNCTION_UNMAP_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UNMAP_MEMORY', 13)
NV_VGPU_MSG_FUNCTION_MAP_MEMORY_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_MAP_MEMORY_DMA', 14)
NV_VGPU_MSG_FUNCTION_UNMAP_MEMORY_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UNMAP_MEMORY_DMA', 15)
NV_VGPU_MSG_FUNCTION_GET_EDID = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_EDID', 16)
NV_VGPU_MSG_FUNCTION_ALLOC_DISP_CHANNEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_DISP_CHANNEL', 17)
NV_VGPU_MSG_FUNCTION_ALLOC_DISP_OBJECT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_DISP_OBJECT', 18)
NV_VGPU_MSG_FUNCTION_ALLOC_SUBDEVICE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_SUBDEVICE', 19)
NV_VGPU_MSG_FUNCTION_ALLOC_DYNAMIC_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_DYNAMIC_MEMORY', 20)
NV_VGPU_MSG_FUNCTION_DUP_OBJECT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DUP_OBJECT', 21)
NV_VGPU_MSG_FUNCTION_IDLE_CHANNELS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_IDLE_CHANNELS', 22)
NV_VGPU_MSG_FUNCTION_ALLOC_EVENT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_EVENT', 23)
NV_VGPU_MSG_FUNCTION_SEND_EVENT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SEND_EVENT', 24)
NV_VGPU_MSG_FUNCTION_REMAPPER_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_REMAPPER_CONTROL', 25)
NV_VGPU_MSG_FUNCTION_DMA_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DMA_CONTROL', 26)
NV_VGPU_MSG_FUNCTION_DMA_FILL_PTE_MEM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DMA_FILL_PTE_MEM', 27)
NV_VGPU_MSG_FUNCTION_MANAGE_HW_RESOURCE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_MANAGE_HW_RESOURCE', 28)
NV_VGPU_MSG_FUNCTION_BIND_ARBITRARY_CTX_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_BIND_ARBITRARY_CTX_DMA', 29)
NV_VGPU_MSG_FUNCTION_CREATE_FB_SEGMENT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CREATE_FB_SEGMENT', 30)
NV_VGPU_MSG_FUNCTION_DESTROY_FB_SEGMENT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DESTROY_FB_SEGMENT', 31)
NV_VGPU_MSG_FUNCTION_ALLOC_SHARE_DEVICE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_SHARE_DEVICE', 32)
NV_VGPU_MSG_FUNCTION_DEFERRED_API_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DEFERRED_API_CONTROL', 33)
NV_VGPU_MSG_FUNCTION_REMOVE_DEFERRED_API = rpc_fns.define('NV_VGPU_MSG_FUNCTION_REMOVE_DEFERRED_API', 34)
NV_VGPU_MSG_FUNCTION_SIM_ESCAPE_READ = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SIM_ESCAPE_READ', 35)
NV_VGPU_MSG_FUNCTION_SIM_ESCAPE_WRITE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SIM_ESCAPE_WRITE', 36)
NV_VGPU_MSG_FUNCTION_SIM_MANAGE_DISPLAY_CONTEXT_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SIM_MANAGE_DISPLAY_CONTEXT_DMA', 37)
NV_VGPU_MSG_FUNCTION_FREE_VIDMEM_VIRT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_FREE_VIDMEM_VIRT', 38)
NV_VGPU_MSG_FUNCTION_PERF_GET_PSTATE_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_PERF_GET_PSTATE_INFO', 39)
NV_VGPU_MSG_FUNCTION_PERF_GET_PERFMON_SAMPLE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_PERF_GET_PERFMON_SAMPLE', 40)
NV_VGPU_MSG_FUNCTION_PERF_GET_VIRTUAL_PSTATE_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_PERF_GET_VIRTUAL_PSTATE_INFO', 41)
NV_VGPU_MSG_FUNCTION_PERF_GET_LEVEL_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_PERF_GET_LEVEL_INFO', 42)
NV_VGPU_MSG_FUNCTION_MAP_SEMA_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_MAP_SEMA_MEMORY', 43)
NV_VGPU_MSG_FUNCTION_UNMAP_SEMA_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UNMAP_SEMA_MEMORY', 44)
NV_VGPU_MSG_FUNCTION_SET_SURFACE_PROPERTIES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_SURFACE_PROPERTIES', 45)
NV_VGPU_MSG_FUNCTION_CLEANUP_SURFACE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CLEANUP_SURFACE', 46)
NV_VGPU_MSG_FUNCTION_UNLOADING_GUEST_DRIVER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UNLOADING_GUEST_DRIVER', 47)
NV_VGPU_MSG_FUNCTION_TDR_SET_TIMEOUT_STATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_TDR_SET_TIMEOUT_STATE', 48)
NV_VGPU_MSG_FUNCTION_SWITCH_TO_VGA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SWITCH_TO_VGA', 49)
NV_VGPU_MSG_FUNCTION_GPU_EXEC_REG_OPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GPU_EXEC_REG_OPS', 50)
NV_VGPU_MSG_FUNCTION_GET_STATIC_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_STATIC_INFO', 51)
NV_VGPU_MSG_FUNCTION_ALLOC_VIRTMEM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_VIRTMEM', 52)
NV_VGPU_MSG_FUNCTION_UPDATE_PDE_2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UPDATE_PDE_2', 53)
NV_VGPU_MSG_FUNCTION_SET_PAGE_DIRECTORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_PAGE_DIRECTORY', 54)
NV_VGPU_MSG_FUNCTION_GET_STATIC_PSTATE_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_STATIC_PSTATE_INFO', 55)
NV_VGPU_MSG_FUNCTION_TRANSLATE_GUEST_GPU_PTES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_TRANSLATE_GUEST_GPU_PTES', 56)
NV_VGPU_MSG_FUNCTION_RESERVED_57 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RESERVED_57', 57)
NV_VGPU_MSG_FUNCTION_RESET_CURRENT_GR_CONTEXT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RESET_CURRENT_GR_CONTEXT', 58)
NV_VGPU_MSG_FUNCTION_SET_SEMA_MEM_VALIDATION_STATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_SEMA_MEM_VALIDATION_STATE', 59)
NV_VGPU_MSG_FUNCTION_GET_ENGINE_UTILIZATION = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_ENGINE_UTILIZATION', 60)
NV_VGPU_MSG_FUNCTION_UPDATE_GPU_PDES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UPDATE_GPU_PDES', 61)
NV_VGPU_MSG_FUNCTION_GET_ENCODER_CAPACITY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_ENCODER_CAPACITY', 62)
NV_VGPU_MSG_FUNCTION_VGPU_PF_REG_READ32 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_VGPU_PF_REG_READ32', 63)
NV_VGPU_MSG_FUNCTION_SET_GUEST_SYSTEM_INFO_EXT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_GUEST_SYSTEM_INFO_EXT', 64)
NV_VGPU_MSG_FUNCTION_GET_GSP_STATIC_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_GSP_STATIC_INFO', 65)
NV_VGPU_MSG_FUNCTION_RMFS_INIT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RMFS_INIT', 66)
NV_VGPU_MSG_FUNCTION_RMFS_CLOSE_QUEUE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RMFS_CLOSE_QUEUE', 67)
NV_VGPU_MSG_FUNCTION_RMFS_CLEANUP = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RMFS_CLEANUP', 68)
NV_VGPU_MSG_FUNCTION_RMFS_TEST = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RMFS_TEST', 69)
NV_VGPU_MSG_FUNCTION_UPDATE_BAR_PDE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UPDATE_BAR_PDE', 70)
NV_VGPU_MSG_FUNCTION_CONTINUATION_RECORD = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CONTINUATION_RECORD', 71)
NV_VGPU_MSG_FUNCTION_GSP_SET_SYSTEM_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GSP_SET_SYSTEM_INFO', 72)
NV_VGPU_MSG_FUNCTION_SET_REGISTRY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_REGISTRY', 73)
NV_VGPU_MSG_FUNCTION_GSP_INIT_POST_OBJGPU = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GSP_INIT_POST_OBJGPU', 74)
NV_VGPU_MSG_FUNCTION_SUBDEV_EVENT_SET_NOTIFICATION = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SUBDEV_EVENT_SET_NOTIFICATION', 75)
NV_VGPU_MSG_FUNCTION_GSP_RM_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GSP_RM_CONTROL', 76)
NV_VGPU_MSG_FUNCTION_GET_STATIC_INFO2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_STATIC_INFO2', 77)
NV_VGPU_MSG_FUNCTION_DUMP_PROTOBUF_COMPONENT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DUMP_PROTOBUF_COMPONENT', 78)
NV_VGPU_MSG_FUNCTION_UNSET_PAGE_DIRECTORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UNSET_PAGE_DIRECTORY', 79)
NV_VGPU_MSG_FUNCTION_GET_CONSOLIDATED_STATIC_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_CONSOLIDATED_STATIC_INFO', 80)
NV_VGPU_MSG_FUNCTION_GMMU_REGISTER_FAULT_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GMMU_REGISTER_FAULT_BUFFER', 81)
NV_VGPU_MSG_FUNCTION_GMMU_UNREGISTER_FAULT_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GMMU_UNREGISTER_FAULT_BUFFER', 82)
NV_VGPU_MSG_FUNCTION_GMMU_REGISTER_CLIENT_SHADOW_FAULT_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GMMU_REGISTER_CLIENT_SHADOW_FAULT_BUFFER', 83)
NV_VGPU_MSG_FUNCTION_GMMU_UNREGISTER_CLIENT_SHADOW_FAULT_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GMMU_UNREGISTER_CLIENT_SHADOW_FAULT_BUFFER', 84)
NV_VGPU_MSG_FUNCTION_CTRL_SET_VGPU_FB_USAGE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_VGPU_FB_USAGE', 85)
NV_VGPU_MSG_FUNCTION_CTRL_NVFBC_SW_SESSION_UPDATE_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_NVFBC_SW_SESSION_UPDATE_INFO', 86)
NV_VGPU_MSG_FUNCTION_CTRL_NVENC_SW_SESSION_UPDATE_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_NVENC_SW_SESSION_UPDATE_INFO', 87)
NV_VGPU_MSG_FUNCTION_CTRL_RESET_CHANNEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESET_CHANNEL', 88)
NV_VGPU_MSG_FUNCTION_CTRL_RESET_ISOLATED_CHANNEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESET_ISOLATED_CHANNEL', 89)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_HANDLE_VF_PRI_FAULT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_HANDLE_VF_PRI_FAULT', 90)
NV_VGPU_MSG_FUNCTION_CTRL_CLK_GET_EXTENDED_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CLK_GET_EXTENDED_INFO', 91)
NV_VGPU_MSG_FUNCTION_CTRL_PERF_BOOST = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PERF_BOOST', 92)
NV_VGPU_MSG_FUNCTION_CTRL_PERF_VPSTATES_GET_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PERF_VPSTATES_GET_CONTROL', 93)
NV_VGPU_MSG_FUNCTION_CTRL_GET_ZBC_CLEAR_TABLE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_ZBC_CLEAR_TABLE', 94)
NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_COLOR_CLEAR = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_COLOR_CLEAR', 95)
NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_DEPTH_CLEAR = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_DEPTH_CLEAR', 96)
NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_SCHEDULE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_SCHEDULE', 97)
NV_VGPU_MSG_FUNCTION_CTRL_SET_TIMESLICE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_TIMESLICE', 98)
NV_VGPU_MSG_FUNCTION_CTRL_PREEMPT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PREEMPT', 99)
NV_VGPU_MSG_FUNCTION_CTRL_FIFO_DISABLE_CHANNELS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FIFO_DISABLE_CHANNELS', 100)
NV_VGPU_MSG_FUNCTION_CTRL_SET_TSG_INTERLEAVE_LEVEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_TSG_INTERLEAVE_LEVEL', 101)
NV_VGPU_MSG_FUNCTION_CTRL_SET_CHANNEL_INTERLEAVE_LEVEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_CHANNEL_INTERLEAVE_LEVEL', 102)
NV_VGPU_MSG_FUNCTION_GSP_RM_ALLOC = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GSP_RM_ALLOC', 103)
NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS_V2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS_V2', 104)
NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_AES_ENCRYPT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_AES_ENCRYPT', 105)
NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_SESSION_KEY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_SESSION_KEY', 106)
NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_SESSION_KEY_STATUS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_SESSION_KEY_STATUS', 107)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_CLEAR_ALL_SM_ERROR_STATES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_CLEAR_ALL_SM_ERROR_STATES', 108)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_READ_ALL_SM_ERROR_STATES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_READ_ALL_SM_ERROR_STATES', 109)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_EXCEPTION_MASK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_EXCEPTION_MASK', 110)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_PROMOTE_CTX = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_PROMOTE_CTX', 111)
NV_VGPU_MSG_FUNCTION_CTRL_GR_CTXSW_PREEMPTION_BIND = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_CTXSW_PREEMPTION_BIND', 112)
NV_VGPU_MSG_FUNCTION_CTRL_GR_SET_CTXSW_PREEMPTION_MODE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_SET_CTXSW_PREEMPTION_MODE', 113)
NV_VGPU_MSG_FUNCTION_CTRL_GR_CTXSW_ZCULL_BIND = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_CTXSW_ZCULL_BIND', 114)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_INITIALIZE_CTX = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_INITIALIZE_CTX', 115)
NV_VGPU_MSG_FUNCTION_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES', 116)
NV_VGPU_MSG_FUNCTION_CTRL_FIFO_CLEAR_FAULTED_BIT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FIFO_CLEAR_FAULTED_BIT', 117)
NV_VGPU_MSG_FUNCTION_CTRL_GET_LATEST_ECC_ADDRESSES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_LATEST_ECC_ADDRESSES', 118)
NV_VGPU_MSG_FUNCTION_CTRL_MC_SERVICE_INTERRUPTS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_MC_SERVICE_INTERRUPTS', 119)
NV_VGPU_MSG_FUNCTION_CTRL_DMA_SET_DEFAULT_VASPACE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DMA_SET_DEFAULT_VASPACE', 120)
NV_VGPU_MSG_FUNCTION_CTRL_GET_CE_PCE_MASK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_CE_PCE_MASK', 121)
NV_VGPU_MSG_FUNCTION_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY', 122)
NV_VGPU_MSG_FUNCTION_CTRL_GET_NVLINK_PEER_ID_MASK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_NVLINK_PEER_ID_MASK', 123)
NV_VGPU_MSG_FUNCTION_CTRL_GET_NVLINK_STATUS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_NVLINK_STATUS', 124)
NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS', 125)
NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS_MATRIX = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS_MATRIX', 126)
NV_VGPU_MSG_FUNCTION_RESERVED_0 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RESERVED_0', 127)
NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_PM_AREA_SMPC = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_PM_AREA_SMPC', 128)
NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_HWPM_LEGACY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_HWPM_LEGACY', 129)
NV_VGPU_MSG_FUNCTION_CTRL_B0CC_EXEC_REG_OPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_B0CC_EXEC_REG_OPS', 130)
NV_VGPU_MSG_FUNCTION_CTRL_BIND_PM_RESOURCES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_BIND_PM_RESOURCES', 131)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SUSPEND_CONTEXT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SUSPEND_CONTEXT', 132)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_RESUME_CONTEXT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_RESUME_CONTEXT', 133)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_EXEC_REG_OPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_EXEC_REG_OPS', 134)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_MMU_DEBUG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_MMU_DEBUG', 135)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_READ_SINGLE_SM_ERROR_STATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_READ_SINGLE_SM_ERROR_STATE', 136)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_CLEAR_SINGLE_SM_ERROR_STATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_CLEAR_SINGLE_SM_ERROR_STATE', 137)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_ERRBAR_DEBUG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_ERRBAR_DEBUG', 138)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_NEXT_STOP_TRIGGER_TYPE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_NEXT_STOP_TRIGGER_TYPE', 139)
NV_VGPU_MSG_FUNCTION_CTRL_ALLOC_PMA_STREAM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_ALLOC_PMA_STREAM', 140)
NV_VGPU_MSG_FUNCTION_CTRL_PMA_STREAM_UPDATE_GET_PUT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PMA_STREAM_UPDATE_GET_PUT', 141)
NV_VGPU_MSG_FUNCTION_CTRL_FB_GET_INFO_V2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FB_GET_INFO_V2', 142)
NV_VGPU_MSG_FUNCTION_CTRL_FIFO_SET_CHANNEL_PROPERTIES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FIFO_SET_CHANNEL_PROPERTIES', 143)
NV_VGPU_MSG_FUNCTION_CTRL_GR_GET_CTX_BUFFER_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_GET_CTX_BUFFER_INFO', 144)
NV_VGPU_MSG_FUNCTION_CTRL_KGR_GET_CTX_BUFFER_PTES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_KGR_GET_CTX_BUFFER_PTES', 145)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_EVICT_CTX = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_EVICT_CTX', 146)
NV_VGPU_MSG_FUNCTION_CTRL_FB_GET_FS_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FB_GET_FS_INFO', 147)
NV_VGPU_MSG_FUNCTION_CTRL_GRMGR_GET_GR_FS_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GRMGR_GET_GR_FS_INFO', 148)
NV_VGPU_MSG_FUNCTION_CTRL_STOP_CHANNEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_STOP_CHANNEL', 149)
NV_VGPU_MSG_FUNCTION_CTRL_GR_PC_SAMPLING_MODE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_PC_SAMPLING_MODE', 150)
NV_VGPU_MSG_FUNCTION_CTRL_PERF_RATED_TDP_GET_STATUS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PERF_RATED_TDP_GET_STATUS', 151)
NV_VGPU_MSG_FUNCTION_CTRL_PERF_RATED_TDP_SET_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PERF_RATED_TDP_SET_CONTROL', 152)
NV_VGPU_MSG_FUNCTION_CTRL_FREE_PMA_STREAM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FREE_PMA_STREAM', 153)
NV_VGPU_MSG_FUNCTION_CTRL_TIMER_SET_GR_TICK_FREQ = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_TIMER_SET_GR_TICK_FREQ', 154)
NV_VGPU_MSG_FUNCTION_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB', 155)
NV_VGPU_MSG_FUNCTION_GET_CONSOLIDATED_GR_STATIC_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_CONSOLIDATED_GR_STATIC_INFO', 156)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_SINGLE_SM_SINGLE_STEP = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_SINGLE_SM_SINGLE_STEP', 157)
NV_VGPU_MSG_FUNCTION_CTRL_GR_GET_TPC_PARTITION_MODE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_GET_TPC_PARTITION_MODE', 158)
NV_VGPU_MSG_FUNCTION_CTRL_GR_SET_TPC_PARTITION_MODE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_SET_TPC_PARTITION_MODE', 159)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_ALLOCATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_ALLOCATE', 160)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_DESTROY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_DESTROY', 161)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_MAP = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_MAP', 162)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_UNMAP = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_UNMAP', 163)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_PUSH_STREAM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_PUSH_STREAM', 164)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_SET_HANDLES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_SET_HANDLES', 165)
NV_VGPU_MSG_FUNCTION_UVM_METHOD_STREAM_GUEST_PAGES_OPERATION = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_METHOD_STREAM_GUEST_PAGES_OPERATION', 166)
NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL', 167)
NV_VGPU_MSG_FUNCTION_DCE_RM_INIT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DCE_RM_INIT', 168)
NV_VGPU_MSG_FUNCTION_REGISTER_VIRTUAL_EVENT_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_REGISTER_VIRTUAL_EVENT_BUFFER', 169)
NV_VGPU_MSG_FUNCTION_CTRL_EVENT_BUFFER_UPDATE_GET = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_EVENT_BUFFER_UPDATE_GET', 170)
NV_VGPU_MSG_FUNCTION_GET_PLCABLE_ADDRESS_KIND = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_PLCABLE_ADDRESS_KIND', 171)
NV_VGPU_MSG_FUNCTION_CTRL_PERF_LIMITS_SET_STATUS_V2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PERF_LIMITS_SET_STATUS_V2', 172)
NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM', 173)
NV_VGPU_MSG_FUNCTION_CTRL_GET_MMU_DEBUG_MODE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_MMU_DEBUG_MODE', 174)
NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS', 175)
NV_VGPU_MSG_FUNCTION_CTRL_FLCN_GET_CTX_BUFFER_SIZE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FLCN_GET_CTX_BUFFER_SIZE', 176)
NV_VGPU_MSG_FUNCTION_CTRL_FLCN_GET_CTX_BUFFER_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FLCN_GET_CTX_BUFFER_INFO', 177)
NV_VGPU_MSG_FUNCTION_DISABLE_CHANNELS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DISABLE_CHANNELS', 178)
NV_VGPU_MSG_FUNCTION_CTRL_FABRIC_MEMORY_DESCRIBE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FABRIC_MEMORY_DESCRIBE', 179)
NV_VGPU_MSG_FUNCTION_CTRL_FABRIC_MEM_STATS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FABRIC_MEM_STATS', 180)
NV_VGPU_MSG_FUNCTION_SAVE_HIBERNATION_DATA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SAVE_HIBERNATION_DATA', 181)
NV_VGPU_MSG_FUNCTION_RESTORE_HIBERNATION_DATA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RESTORE_HIBERNATION_DATA', 182)
NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_MEMSYS_SET_ZBC_REFERENCED = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_MEMSYS_SET_ZBC_REFERENCED', 183)
NV_VGPU_MSG_FUNCTION_CTRL_EXEC_PARTITIONS_CREATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_EXEC_PARTITIONS_CREATE', 184)
NV_VGPU_MSG_FUNCTION_CTRL_EXEC_PARTITIONS_DELETE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_EXEC_PARTITIONS_DELETE', 185)
NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_GET_WORK_SUBMIT_TOKEN = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_GET_WORK_SUBMIT_TOKEN', 186)
NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX', 187)
NV_VGPU_MSG_FUNCTION_PMA_SCRUBBER_SHARED_BUFFER_GUEST_PAGES_OPERATION = rpc_fns.define('NV_VGPU_MSG_FUNCTION_PMA_SCRUBBER_SHARED_BUFFER_GUEST_PAGES_OPERATION', 188)
NV_VGPU_MSG_FUNCTION_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK', 189)
NV_VGPU_MSG_FUNCTION_SET_SYSMEM_DIRTY_PAGE_TRACKING_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_SYSMEM_DIRTY_PAGE_TRACKING_BUFFER', 190)
NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_P2P_CAPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_P2P_CAPS', 191)
NV_VGPU_MSG_FUNCTION_CTRL_BUS_SET_P2P_MAPPING = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_BUS_SET_P2P_MAPPING', 192)
NV_VGPU_MSG_FUNCTION_CTRL_BUS_UNSET_P2P_MAPPING = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_BUS_UNSET_P2P_MAPPING', 193)
NV_VGPU_MSG_FUNCTION_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK', 194)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_MIGRATABLE_OPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_MIGRATABLE_OPS', 195)
NV_VGPU_MSG_FUNCTION_CTRL_GET_TOTAL_HS_CREDITS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_TOTAL_HS_CREDITS', 196)
NV_VGPU_MSG_FUNCTION_CTRL_GET_HS_CREDITS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_HS_CREDITS', 197)
NV_VGPU_MSG_FUNCTION_CTRL_SET_HS_CREDITS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_HS_CREDITS', 198)
NV_VGPU_MSG_FUNCTION_CTRL_PM_AREA_PC_SAMPLER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PM_AREA_PC_SAMPLER', 199)
NV_VGPU_MSG_FUNCTION_INVALIDATE_TLB = rpc_fns.define('NV_VGPU_MSG_FUNCTION_INVALIDATE_TLB', 200)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_QUERY_ECC_STATUS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_QUERY_ECC_STATUS', 201)
NV_VGPU_MSG_FUNCTION_ECC_NOTIFIER_WRITE_ACK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ECC_NOTIFIER_WRITE_ACK', 202)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_GET_MODE_MMU_DEBUG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_GET_MODE_MMU_DEBUG', 203)
NV_VGPU_MSG_FUNCTION_RM_API_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RM_API_CONTROL', 204)
NV_VGPU_MSG_FUNCTION_CTRL_CMD_INTERNAL_GPU_START_FABRIC_PROBE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CMD_INTERNAL_GPU_START_FABRIC_PROBE', 205)
NV_VGPU_MSG_FUNCTION_CTRL_NVLINK_GET_INBAND_RECEIVED_DATA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_NVLINK_GET_INBAND_RECEIVED_DATA', 206)
NV_VGPU_MSG_FUNCTION_GET_STATIC_DATA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_STATIC_DATA', 207)
NV_VGPU_MSG_FUNCTION_RESERVED_208 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RESERVED_208', 208)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_GET_INFO_V2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_GET_INFO_V2', 209)
NV_VGPU_MSG_FUNCTION_GET_BRAND_CAPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_BRAND_CAPS', 210)
NV_VGPU_MSG_FUNCTION_CTRL_CMD_NVLINK_INBAND_SEND_DATA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CMD_NVLINK_INBAND_SEND_DATA', 211)
NV_VGPU_MSG_FUNCTION_UPDATE_GPM_GUEST_BUFFER_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UPDATE_GPM_GUEST_BUFFER_INFO', 212)
NV_VGPU_MSG_FUNCTION_CTRL_CMD_INTERNAL_CONTROL_GSP_TRACE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CMD_INTERNAL_CONTROL_GSP_TRACE', 213)
NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_STENCIL_CLEAR = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_STENCIL_CLEAR', 214)
NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_VGPU_HEAP_STATS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_VGPU_HEAP_STATS', 215)
NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_LIBOS_HEAP_STATS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_LIBOS_HEAP_STATS', 216)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_MMU_GCC_DEBUG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_MMU_GCC_DEBUG', 217)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_GET_MODE_MMU_GCC_DEBUG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_GET_MODE_MMU_GCC_DEBUG', 218)
NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_HES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_HES', 219)
NV_VGPU_MSG_FUNCTION_CTRL_RELEASE_HES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RELEASE_HES', 220)
NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_CCU_PROF = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_CCU_PROF', 221)
NV_VGPU_MSG_FUNCTION_CTRL_RELEASE_CCU_PROF = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RELEASE_CCU_PROF', 222)
NV_VGPU_MSG_FUNCTION_NUM_FUNCTIONS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_NUM_FUNCTIONS', 223)

rpc_events = CEnum(ctypes.c_uint32)
NV_VGPU_MSG_EVENT_FIRST_EVENT = rpc_events.define('NV_VGPU_MSG_EVENT_FIRST_EVENT', 4096)
NV_VGPU_MSG_EVENT_GSP_INIT_DONE = rpc_events.define('NV_VGPU_MSG_EVENT_GSP_INIT_DONE', 4097)
NV_VGPU_MSG_EVENT_GSP_RUN_CPU_SEQUENCER = rpc_events.define('NV_VGPU_MSG_EVENT_GSP_RUN_CPU_SEQUENCER', 4098)
NV_VGPU_MSG_EVENT_POST_EVENT = rpc_events.define('NV_VGPU_MSG_EVENT_POST_EVENT', 4099)
NV_VGPU_MSG_EVENT_RC_TRIGGERED = rpc_events.define('NV_VGPU_MSG_EVENT_RC_TRIGGERED', 4100)
NV_VGPU_MSG_EVENT_MMU_FAULT_QUEUED = rpc_events.define('NV_VGPU_MSG_EVENT_MMU_FAULT_QUEUED', 4101)
NV_VGPU_MSG_EVENT_OS_ERROR_LOG = rpc_events.define('NV_VGPU_MSG_EVENT_OS_ERROR_LOG', 4102)
NV_VGPU_MSG_EVENT_RG_LINE_INTR = rpc_events.define('NV_VGPU_MSG_EVENT_RG_LINE_INTR', 4103)
NV_VGPU_MSG_EVENT_GPUACCT_PERFMON_UTIL_SAMPLES = rpc_events.define('NV_VGPU_MSG_EVENT_GPUACCT_PERFMON_UTIL_SAMPLES', 4104)
NV_VGPU_MSG_EVENT_SIM_READ = rpc_events.define('NV_VGPU_MSG_EVENT_SIM_READ', 4105)
NV_VGPU_MSG_EVENT_SIM_WRITE = rpc_events.define('NV_VGPU_MSG_EVENT_SIM_WRITE', 4106)
NV_VGPU_MSG_EVENT_SEMAPHORE_SCHEDULE_CALLBACK = rpc_events.define('NV_VGPU_MSG_EVENT_SEMAPHORE_SCHEDULE_CALLBACK', 4107)
NV_VGPU_MSG_EVENT_UCODE_LIBOS_PRINT = rpc_events.define('NV_VGPU_MSG_EVENT_UCODE_LIBOS_PRINT', 4108)
NV_VGPU_MSG_EVENT_VGPU_GSP_PLUGIN_TRIGGERED = rpc_events.define('NV_VGPU_MSG_EVENT_VGPU_GSP_PLUGIN_TRIGGERED', 4109)
NV_VGPU_MSG_EVENT_PERF_GPU_BOOST_SYNC_LIMITS_CALLBACK = rpc_events.define('NV_VGPU_MSG_EVENT_PERF_GPU_BOOST_SYNC_LIMITS_CALLBACK', 4110)
NV_VGPU_MSG_EVENT_PERF_BRIDGELESS_INFO_UPDATE = rpc_events.define('NV_VGPU_MSG_EVENT_PERF_BRIDGELESS_INFO_UPDATE', 4111)
NV_VGPU_MSG_EVENT_VGPU_CONFIG = rpc_events.define('NV_VGPU_MSG_EVENT_VGPU_CONFIG', 4112)
NV_VGPU_MSG_EVENT_DISPLAY_MODESET = rpc_events.define('NV_VGPU_MSG_EVENT_DISPLAY_MODESET', 4113)
NV_VGPU_MSG_EVENT_EXTDEV_INTR_SERVICE = rpc_events.define('NV_VGPU_MSG_EVENT_EXTDEV_INTR_SERVICE', 4114)
NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_256 = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_256', 4115)
NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_512 = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_512', 4116)
NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_1024 = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_1024', 4117)
NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_2048 = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_2048', 4118)
NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_4096 = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_4096', 4119)
NV_VGPU_MSG_EVENT_TIMED_SEMAPHORE_RELEASE = rpc_events.define('NV_VGPU_MSG_EVENT_TIMED_SEMAPHORE_RELEASE', 4120)
NV_VGPU_MSG_EVENT_NVLINK_IS_GPU_DEGRADED = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_IS_GPU_DEGRADED', 4121)
NV_VGPU_MSG_EVENT_PFM_REQ_HNDLR_STATE_SYNC_CALLBACK = rpc_events.define('NV_VGPU_MSG_EVENT_PFM_REQ_HNDLR_STATE_SYNC_CALLBACK', 4122)
NV_VGPU_MSG_EVENT_NVLINK_FAULT_UP = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_FAULT_UP', 4123)
NV_VGPU_MSG_EVENT_GSP_LOCKDOWN_NOTICE = rpc_events.define('NV_VGPU_MSG_EVENT_GSP_LOCKDOWN_NOTICE', 4124)
NV_VGPU_MSG_EVENT_MIG_CI_CONFIG_UPDATE = rpc_events.define('NV_VGPU_MSG_EVENT_MIG_CI_CONFIG_UPDATE', 4125)
NV_VGPU_MSG_EVENT_UPDATE_GSP_TRACE = rpc_events.define('NV_VGPU_MSG_EVENT_UPDATE_GSP_TRACE', 4126)
NV_VGPU_MSG_EVENT_NVLINK_FATAL_ERROR_RECOVERY = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_FATAL_ERROR_RECOVERY', 4127)
NV_VGPU_MSG_EVENT_GSP_POST_NOCAT_RECORD = rpc_events.define('NV_VGPU_MSG_EVENT_GSP_POST_NOCAT_RECORD', 4128)
NV_VGPU_MSG_EVENT_FECS_ERROR = rpc_events.define('NV_VGPU_MSG_EVENT_FECS_ERROR', 4129)
NV_VGPU_MSG_EVENT_RECOVERY_ACTION = rpc_events.define('NV_VGPU_MSG_EVENT_RECOVERY_ACTION', 4130)
NV_VGPU_MSG_EVENT_NUM_EVENTS = rpc_events.define('NV_VGPU_MSG_EVENT_NUM_EVENTS', 4131)

LibosAddress = ctypes.c_uint64
LibosMemoryRegionKind = CEnum(ctypes.c_uint32)
LIBOS_MEMORY_REGION_NONE = LibosMemoryRegionKind.define('LIBOS_MEMORY_REGION_NONE', 0)
LIBOS_MEMORY_REGION_CONTIGUOUS = LibosMemoryRegionKind.define('LIBOS_MEMORY_REGION_CONTIGUOUS', 1)
LIBOS_MEMORY_REGION_RADIX3 = LibosMemoryRegionKind.define('LIBOS_MEMORY_REGION_RADIX3', 2)

LibosMemoryRegionLoc = CEnum(ctypes.c_uint32)
LIBOS_MEMORY_REGION_LOC_NONE = LibosMemoryRegionLoc.define('LIBOS_MEMORY_REGION_LOC_NONE', 0)
LIBOS_MEMORY_REGION_LOC_SYSMEM = LibosMemoryRegionLoc.define('LIBOS_MEMORY_REGION_LOC_SYSMEM', 1)
LIBOS_MEMORY_REGION_LOC_FB = LibosMemoryRegionLoc.define('LIBOS_MEMORY_REGION_LOC_FB', 2)

class LibosMemoryRegionInitArgument(Struct): pass
LibosMemoryRegionInitArgument.SIZE = 32
LibosMemoryRegionInitArgument._fields_ = ['id8', 'pa', 'size', 'kind', 'loc']
setattr(LibosMemoryRegionInitArgument, 'id8', field(0, LibosAddress))
setattr(LibosMemoryRegionInitArgument, 'pa', field(8, LibosAddress))
setattr(LibosMemoryRegionInitArgument, 'size', field(16, LibosAddress))
setattr(LibosMemoryRegionInitArgument, 'kind', field(24, NvU8))
setattr(LibosMemoryRegionInitArgument, 'loc', field(25, NvU8))
class msgqTxHeader(Struct): pass
msgqTxHeader.SIZE = 32
msgqTxHeader._fields_ = ['version', 'size', 'msgSize', 'msgCount', 'writePtr', 'flags', 'rxHdrOff', 'entryOff']
setattr(msgqTxHeader, 'version', field(0, NvU32))
setattr(msgqTxHeader, 'size', field(4, NvU32))
setattr(msgqTxHeader, 'msgSize', field(8, NvU32))
setattr(msgqTxHeader, 'msgCount', field(12, NvU32))
setattr(msgqTxHeader, 'writePtr', field(16, NvU32))
setattr(msgqTxHeader, 'flags', field(20, NvU32))
setattr(msgqTxHeader, 'rxHdrOff', field(24, NvU32))
setattr(msgqTxHeader, 'entryOff', field(28, NvU32))
class msgqRxHeader(Struct): pass
msgqRxHeader.SIZE = 4
msgqRxHeader._fields_ = ['readPtr']
setattr(msgqRxHeader, 'readPtr', field(0, NvU32))
class msgqMetadata(Struct): pass
msgqFcnNotifyRemote = ctypes.CFUNCTYPE(ctypes.c_int32, ctypes.c_int32, ctypes.c_void_p)
msgqFcnBackendRw = ctypes.CFUNCTYPE(ctypes.c_int32, ctypes.c_void_p, ctypes.c_void_p, ctypes.c_uint32, ctypes.c_uint32, ctypes.c_void_p)
msgqFcnCacheOp = ctypes.CFUNCTYPE(None, ctypes.c_void_p, ctypes.c_uint32)
msgqFcnBarrier = ctypes.CFUNCTYPE(None, )
msgqMetadata.SIZE = 232
msgqMetadata._fields_ = ['pOurTxHdr', 'pTheirTxHdr', 'pOurRxHdr', 'pTheirRxHdr', 'pOurEntries', 'pTheirEntries', 'pReadIncoming', 'pWriteIncoming', 'pReadOutgoing', 'pWriteOutgoing', 'tx', 'txReadPtr', 'txFree', 'txLinked', 'rx', 'rxReadPtr', 'rxAvail', 'rxLinked', 'rxSwapped', 'fcnNotify', 'fcnNotifyArg', 'fcnBackendRw', 'fcnBackendRwArg', 'fcnInvalidate', 'fcnFlush', 'fcnZero', 'fcnBarrier']
setattr(msgqMetadata, 'pOurTxHdr', field(0, Pointer(msgqTxHeader)))
setattr(msgqMetadata, 'pTheirTxHdr', field(8, Pointer(msgqTxHeader)))
setattr(msgqMetadata, 'pOurRxHdr', field(16, Pointer(msgqRxHeader)))
setattr(msgqMetadata, 'pTheirRxHdr', field(24, Pointer(msgqRxHeader)))
setattr(msgqMetadata, 'pOurEntries', field(32, Pointer(NvU8)))
setattr(msgqMetadata, 'pTheirEntries', field(40, Pointer(NvU8)))
setattr(msgqMetadata, 'pReadIncoming', field(48, Pointer(NvU32)))
setattr(msgqMetadata, 'pWriteIncoming', field(56, Pointer(NvU32)))
setattr(msgqMetadata, 'pReadOutgoing', field(64, Pointer(NvU32)))
setattr(msgqMetadata, 'pWriteOutgoing', field(72, Pointer(NvU32)))
setattr(msgqMetadata, 'tx', field(80, msgqTxHeader))
setattr(msgqMetadata, 'txReadPtr', field(112, NvU32))
setattr(msgqMetadata, 'txFree', field(116, NvU32))
setattr(msgqMetadata, 'txLinked', field(120, NvBool))
setattr(msgqMetadata, 'rx', field(124, msgqTxHeader))
setattr(msgqMetadata, 'rxReadPtr', field(156, NvU32))
setattr(msgqMetadata, 'rxAvail', field(160, NvU32))
setattr(msgqMetadata, 'rxLinked', field(164, NvBool))
setattr(msgqMetadata, 'rxSwapped', field(165, NvBool))
setattr(msgqMetadata, 'fcnNotify', field(168, msgqFcnNotifyRemote))
setattr(msgqMetadata, 'fcnNotifyArg', field(176, ctypes.c_void_p))
setattr(msgqMetadata, 'fcnBackendRw', field(184, msgqFcnBackendRw))
setattr(msgqMetadata, 'fcnBackendRwArg', field(192, ctypes.c_void_p))
setattr(msgqMetadata, 'fcnInvalidate', field(200, msgqFcnCacheOp))
setattr(msgqMetadata, 'fcnFlush', field(208, msgqFcnCacheOp))
setattr(msgqMetadata, 'fcnZero', field(216, msgqFcnCacheOp))
setattr(msgqMetadata, 'fcnBarrier', field(224, msgqFcnBarrier))
class struct_rpc_set_guest_system_info_v03_00(Struct): pass
struct_rpc_set_guest_system_info_v03_00.SIZE = 792
struct_rpc_set_guest_system_info_v03_00._fields_ = ['vgxVersionMajorNum', 'vgxVersionMinorNum', 'guestDriverVersionBufferLength', 'guestVersionBufferLength', 'guestTitleBufferLength', 'guestClNum', 'guestDriverVersion', 'guestVersion', 'guestTitle']
setattr(struct_rpc_set_guest_system_info_v03_00, 'vgxVersionMajorNum', field(0, NvU32))
setattr(struct_rpc_set_guest_system_info_v03_00, 'vgxVersionMinorNum', field(4, NvU32))
setattr(struct_rpc_set_guest_system_info_v03_00, 'guestDriverVersionBufferLength', field(8, NvU32))
setattr(struct_rpc_set_guest_system_info_v03_00, 'guestVersionBufferLength', field(12, NvU32))
setattr(struct_rpc_set_guest_system_info_v03_00, 'guestTitleBufferLength', field(16, NvU32))
setattr(struct_rpc_set_guest_system_info_v03_00, 'guestClNum', field(20, NvU32))
setattr(struct_rpc_set_guest_system_info_v03_00, 'guestDriverVersion', field(24, Array(ctypes.c_char, 256)))
setattr(struct_rpc_set_guest_system_info_v03_00, 'guestVersion', field(280, Array(ctypes.c_char, 256)))
setattr(struct_rpc_set_guest_system_info_v03_00, 'guestTitle', field(536, Array(ctypes.c_char, 256)))
rpc_set_guest_system_info_v03_00 = struct_rpc_set_guest_system_info_v03_00
rpc_set_guest_system_info_v = struct_rpc_set_guest_system_info_v03_00
class struct_rpc_set_guest_system_info_ext_v15_02(Struct): pass
struct_rpc_set_guest_system_info_ext_v15_02.SIZE = 264
struct_rpc_set_guest_system_info_ext_v15_02._fields_ = ['guestDriverBranch', 'domain', 'bus', 'device']
setattr(struct_rpc_set_guest_system_info_ext_v15_02, 'guestDriverBranch', field(0, Array(ctypes.c_char, 256)))
setattr(struct_rpc_set_guest_system_info_ext_v15_02, 'domain', field(256, NvU32))
setattr(struct_rpc_set_guest_system_info_ext_v15_02, 'bus', field(260, NvU16))
setattr(struct_rpc_set_guest_system_info_ext_v15_02, 'device', field(262, NvU16))
rpc_set_guest_system_info_ext_v15_02 = struct_rpc_set_guest_system_info_ext_v15_02
class struct_rpc_set_guest_system_info_ext_v25_1B(Struct): pass
struct_rpc_set_guest_system_info_ext_v25_1B.SIZE = 268
struct_rpc_set_guest_system_info_ext_v25_1B._fields_ = ['guestDriverBranch', 'domain', 'bus', 'device', 'gridBuildCsp']
setattr(struct_rpc_set_guest_system_info_ext_v25_1B, 'guestDriverBranch', field(0, Array(ctypes.c_char, 256)))
setattr(struct_rpc_set_guest_system_info_ext_v25_1B, 'domain', field(256, NvU32))
setattr(struct_rpc_set_guest_system_info_ext_v25_1B, 'bus', field(260, NvU16))
setattr(struct_rpc_set_guest_system_info_ext_v25_1B, 'device', field(262, NvU16))
setattr(struct_rpc_set_guest_system_info_ext_v25_1B, 'gridBuildCsp', field(264, NvU32))
rpc_set_guest_system_info_ext_v25_1B = struct_rpc_set_guest_system_info_ext_v25_1B
rpc_set_guest_system_info_ext_v = struct_rpc_set_guest_system_info_ext_v25_1B
class struct_rpc_alloc_root_v07_00(Struct): pass
NvHandle = ctypes.c_uint32
struct_rpc_alloc_root_v07_00.SIZE = 108
struct_rpc_alloc_root_v07_00._fields_ = ['hClient', 'processID', 'processName']
setattr(struct_rpc_alloc_root_v07_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_alloc_root_v07_00, 'processID', field(4, NvU32))
setattr(struct_rpc_alloc_root_v07_00, 'processName', field(8, Array(ctypes.c_char, 100)))
rpc_alloc_root_v07_00 = struct_rpc_alloc_root_v07_00
rpc_alloc_root_v = struct_rpc_alloc_root_v07_00
class struct_rpc_alloc_memory_v13_01(Struct): pass
class struct_pte_desc(Struct): pass
class _anonunion1(Union): pass
_anonunion1.SIZE = 8
_anonunion1._fields_ = ['pte', 'pde']
setattr(_anonunion1, 'pte', field(0, NvU64))
setattr(_anonunion1, 'pde', field(0, NvU64))
struct_pte_desc.SIZE = 8
struct_pte_desc._fields_ = ['idr', 'reserved1', 'length', 'pte_pde']
setattr(struct_pte_desc, 'idr', field(0, NvU32, 2, 0))
setattr(struct_pte_desc, 'reserved1', field(0, NvU32, 14, 2))
setattr(struct_pte_desc, 'length', field(2, NvU32, 16, 0))
setattr(struct_pte_desc, 'pte_pde', field(8, Array(_anonunion1, 0)))
struct_rpc_alloc_memory_v13_01.SIZE = 56
struct_rpc_alloc_memory_v13_01._fields_ = ['hClient', 'hDevice', 'hMemory', 'hClass', 'flags', 'pteAdjust', 'format', 'length', 'pageCount', 'pteDesc']
setattr(struct_rpc_alloc_memory_v13_01, 'hClient', field(0, NvHandle))
setattr(struct_rpc_alloc_memory_v13_01, 'hDevice', field(4, NvHandle))
setattr(struct_rpc_alloc_memory_v13_01, 'hMemory', field(8, NvHandle))
setattr(struct_rpc_alloc_memory_v13_01, 'hClass', field(12, NvU32))
setattr(struct_rpc_alloc_memory_v13_01, 'flags', field(16, NvU32))
setattr(struct_rpc_alloc_memory_v13_01, 'pteAdjust', field(20, NvU32))
setattr(struct_rpc_alloc_memory_v13_01, 'format', field(24, NvU32))
setattr(struct_rpc_alloc_memory_v13_01, 'length', field(32, NvU64))
setattr(struct_rpc_alloc_memory_v13_01, 'pageCount', field(40, NvU32))
setattr(struct_rpc_alloc_memory_v13_01, 'pteDesc', field(48, struct_pte_desc))
rpc_alloc_memory_v13_01 = struct_rpc_alloc_memory_v13_01
rpc_alloc_memory_v = struct_rpc_alloc_memory_v13_01
class struct_rpc_alloc_channel_dma_v1F_04(Struct): pass
class struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04(Struct): pass
NV_CHANNEL_ALLOC_PARAMS_v1F_04 = struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04
class struct_NV_MEMORY_DESC_PARAMS_v18_01(Struct): pass
NV_MEMORY_DESC_PARAMS_v18_01 = struct_NV_MEMORY_DESC_PARAMS_v18_01
struct_NV_MEMORY_DESC_PARAMS_v18_01.SIZE = 24
struct_NV_MEMORY_DESC_PARAMS_v18_01._fields_ = ['base', 'size', 'addressSpace', 'cacheAttrib']
setattr(struct_NV_MEMORY_DESC_PARAMS_v18_01, 'base', field(0, NvU64))
setattr(struct_NV_MEMORY_DESC_PARAMS_v18_01, 'size', field(8, NvU64))
setattr(struct_NV_MEMORY_DESC_PARAMS_v18_01, 'addressSpace', field(16, NvU32))
setattr(struct_NV_MEMORY_DESC_PARAMS_v18_01, 'cacheAttrib', field(20, NvU32))
struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04.SIZE = 216
struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04._fields_ = ['hObjectError', 'hObjectBuffer', 'gpFifoOffset', 'gpFifoEntries', 'flags', 'hContextShare', 'hVASpace', 'hUserdMemory', 'userdOffset', 'engineType', 'hObjectEccError', 'instanceMem', 'ramfcMem', 'userdMem', 'mthdbufMem', 'hPhysChannelGroup', 'subDeviceId', 'internalFlags', 'errorNotifierMem', 'eccErrorNotifierMem']
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'hObjectError', field(0, NvHandle))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'hObjectBuffer', field(4, NvHandle))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'gpFifoOffset', field(8, NvU64))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'gpFifoEntries', field(16, NvU32))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'flags', field(20, NvU32))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'hContextShare', field(24, NvHandle))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'hVASpace', field(28, NvHandle))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'hUserdMemory', field(32, Array(NvHandle, 1)))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'userdOffset', field(40, Array(NvU64, 1)))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'engineType', field(48, NvU32))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'hObjectEccError', field(52, NvHandle))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'instanceMem', field(56, NV_MEMORY_DESC_PARAMS_v18_01))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'ramfcMem', field(80, NV_MEMORY_DESC_PARAMS_v18_01))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'userdMem', field(104, NV_MEMORY_DESC_PARAMS_v18_01))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'mthdbufMem', field(128, NV_MEMORY_DESC_PARAMS_v18_01))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'hPhysChannelGroup', field(152, NvHandle))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'subDeviceId', field(156, NvHandle))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'internalFlags', field(160, NvU32))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'errorNotifierMem', field(168, NV_MEMORY_DESC_PARAMS_v18_01))
setattr(struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04, 'eccErrorNotifierMem', field(192, NV_MEMORY_DESC_PARAMS_v18_01))
struct_rpc_alloc_channel_dma_v1F_04.SIZE = 248
struct_rpc_alloc_channel_dma_v1F_04._fields_ = ['hClient', 'hDevice', 'hChannel', 'hClass', 'flags', 'params', 'chid']
setattr(struct_rpc_alloc_channel_dma_v1F_04, 'hClient', field(0, NvHandle))
setattr(struct_rpc_alloc_channel_dma_v1F_04, 'hDevice', field(4, NvHandle))
setattr(struct_rpc_alloc_channel_dma_v1F_04, 'hChannel', field(8, NvHandle))
setattr(struct_rpc_alloc_channel_dma_v1F_04, 'hClass', field(12, NvU32))
setattr(struct_rpc_alloc_channel_dma_v1F_04, 'flags', field(16, NvU32))
setattr(struct_rpc_alloc_channel_dma_v1F_04, 'params', field(24, NV_CHANNEL_ALLOC_PARAMS_v1F_04))
setattr(struct_rpc_alloc_channel_dma_v1F_04, 'chid', field(240, NvU32))
rpc_alloc_channel_dma_v1F_04 = struct_rpc_alloc_channel_dma_v1F_04
rpc_alloc_channel_dma_v = struct_rpc_alloc_channel_dma_v1F_04
class struct_rpc_alloc_object_v25_08(Struct): pass
class union_alloc_object_params_v25_08(Union): pass
alloc_object_params_v25_08 = union_alloc_object_params_v25_08
class struct_alloc_object_NV50_TESLA_v03_00(Struct): pass
alloc_object_NV50_TESLA_v03_00 = struct_alloc_object_NV50_TESLA_v03_00
struct_alloc_object_NV50_TESLA_v03_00.SIZE = 16
struct_alloc_object_NV50_TESLA_v03_00._fields_ = ['version', 'flags', 'size', 'caps']
setattr(struct_alloc_object_NV50_TESLA_v03_00, 'version', field(0, NvU32))
setattr(struct_alloc_object_NV50_TESLA_v03_00, 'flags', field(4, NvU32))
setattr(struct_alloc_object_NV50_TESLA_v03_00, 'size', field(8, NvU32))
setattr(struct_alloc_object_NV50_TESLA_v03_00, 'caps', field(12, NvU32))
class struct_alloc_object_GT212_DMA_COPY_v03_00(Struct): pass
alloc_object_GT212_DMA_COPY_v03_00 = struct_alloc_object_GT212_DMA_COPY_v03_00
struct_alloc_object_GT212_DMA_COPY_v03_00.SIZE = 8
struct_alloc_object_GT212_DMA_COPY_v03_00._fields_ = ['version', 'engineInstance']
setattr(struct_alloc_object_GT212_DMA_COPY_v03_00, 'version', field(0, NvU32))
setattr(struct_alloc_object_GT212_DMA_COPY_v03_00, 'engineInstance', field(4, NvU32))
class struct_alloc_object_GF100_DISP_SW_v03_00(Struct): pass
alloc_object_GF100_DISP_SW_v03_00 = struct_alloc_object_GF100_DISP_SW_v03_00
struct_alloc_object_GF100_DISP_SW_v03_00.SIZE = 32
struct_alloc_object_GF100_DISP_SW_v03_00._fields_ = ['_reserved1', '_reserved2', 'logicalHeadId', 'displayMask', 'caps']
setattr(struct_alloc_object_GF100_DISP_SW_v03_00, '_reserved1', field(0, NvU32))
setattr(struct_alloc_object_GF100_DISP_SW_v03_00, '_reserved2', field(8, NvU64))
setattr(struct_alloc_object_GF100_DISP_SW_v03_00, 'logicalHeadId', field(16, NvU32))
setattr(struct_alloc_object_GF100_DISP_SW_v03_00, 'displayMask', field(20, NvU32))
setattr(struct_alloc_object_GF100_DISP_SW_v03_00, 'caps', field(24, NvU32))
class struct_alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08(Struct): pass
alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08 = struct_alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08
struct_alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08.SIZE = 12
struct_alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08._fields_ = ['hObjectError', 'hVASpace', 'engineType']
setattr(struct_alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08, 'hObjectError', field(0, NvU32))
setattr(struct_alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08, 'hVASpace', field(4, NvU32))
setattr(struct_alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08, 'engineType', field(8, NvU32))
class struct_alloc_object_FERMI_CONTEXT_SHARE_A_v04_00(Struct): pass
alloc_object_FERMI_CONTEXT_SHARE_A_v04_00 = struct_alloc_object_FERMI_CONTEXT_SHARE_A_v04_00
struct_alloc_object_FERMI_CONTEXT_SHARE_A_v04_00.SIZE = 12
struct_alloc_object_FERMI_CONTEXT_SHARE_A_v04_00._fields_ = ['hVASpace', 'flags', 'subctxId']
setattr(struct_alloc_object_FERMI_CONTEXT_SHARE_A_v04_00, 'hVASpace', field(0, NvU32))
setattr(struct_alloc_object_FERMI_CONTEXT_SHARE_A_v04_00, 'flags', field(4, NvU32))
setattr(struct_alloc_object_FERMI_CONTEXT_SHARE_A_v04_00, 'subctxId', field(8, NvU32))
class struct_alloc_object_NVD0B7_VIDEO_ENCODER_v03_00(Struct): pass
alloc_object_NVD0B7_VIDEO_ENCODER_v03_00 = struct_alloc_object_NVD0B7_VIDEO_ENCODER_v03_00
struct_alloc_object_NVD0B7_VIDEO_ENCODER_v03_00.SIZE = 12
struct_alloc_object_NVD0B7_VIDEO_ENCODER_v03_00._fields_ = ['size', 'prohibitMultipleInstances', 'engineInstance']
setattr(struct_alloc_object_NVD0B7_VIDEO_ENCODER_v03_00, 'size', field(0, NvU32))
setattr(struct_alloc_object_NVD0B7_VIDEO_ENCODER_v03_00, 'prohibitMultipleInstances', field(4, NvU32))
setattr(struct_alloc_object_NVD0B7_VIDEO_ENCODER_v03_00, 'engineInstance', field(8, NvU32))
class struct_alloc_object_FERMI_VASPACE_A_v03_00(Struct): pass
alloc_object_FERMI_VASPACE_A_v03_00 = struct_alloc_object_FERMI_VASPACE_A_v03_00
struct_alloc_object_FERMI_VASPACE_A_v03_00.SIZE = 32
struct_alloc_object_FERMI_VASPACE_A_v03_00._fields_ = ['index', 'flags', 'vaSize', 'bigPageSize', 'vaBase']
setattr(struct_alloc_object_FERMI_VASPACE_A_v03_00, 'index', field(0, NvU32))
setattr(struct_alloc_object_FERMI_VASPACE_A_v03_00, 'flags', field(4, NvU32))
setattr(struct_alloc_object_FERMI_VASPACE_A_v03_00, 'vaSize', field(8, NvU64))
setattr(struct_alloc_object_FERMI_VASPACE_A_v03_00, 'bigPageSize', field(16, NvU32))
setattr(struct_alloc_object_FERMI_VASPACE_A_v03_00, 'vaBase', field(24, NvU64))
class struct_alloc_object_NVB0B0_VIDEO_DECODER_v03_00(Struct): pass
alloc_object_NVB0B0_VIDEO_DECODER_v03_00 = struct_alloc_object_NVB0B0_VIDEO_DECODER_v03_00
struct_alloc_object_NVB0B0_VIDEO_DECODER_v03_00.SIZE = 8
struct_alloc_object_NVB0B0_VIDEO_DECODER_v03_00._fields_ = ['size', 'prohibitMultipleInstances']
setattr(struct_alloc_object_NVB0B0_VIDEO_DECODER_v03_00, 'size', field(0, NvU32))
setattr(struct_alloc_object_NVB0B0_VIDEO_DECODER_v03_00, 'prohibitMultipleInstances', field(4, NvU32))
class struct_alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00(Struct): pass
alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00 = struct_alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00
struct_alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00.SIZE = 12
struct_alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00._fields_ = ['hDebuggerClient', 'hAppClient', 'hClass3dObject']
setattr(struct_alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00, 'hDebuggerClient', field(0, NvHandle))
setattr(struct_alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00, 'hAppClient', field(4, NvHandle))
setattr(struct_alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00, 'hClass3dObject', field(8, NvHandle))
class struct_alloc_object_NVENC_SW_SESSION_v06_01(Struct): pass
alloc_object_NVENC_SW_SESSION_v06_01 = struct_alloc_object_NVENC_SW_SESSION_v06_01
struct_alloc_object_NVENC_SW_SESSION_v06_01.SIZE = 12
struct_alloc_object_NVENC_SW_SESSION_v06_01._fields_ = ['codecType', 'hResolution', 'vResolution']
setattr(struct_alloc_object_NVENC_SW_SESSION_v06_01, 'codecType', field(0, NvU32))
setattr(struct_alloc_object_NVENC_SW_SESSION_v06_01, 'hResolution', field(4, NvU32))
setattr(struct_alloc_object_NVENC_SW_SESSION_v06_01, 'vResolution', field(8, NvU32))
class struct_alloc_object_NVC4B0_VIDEO_DECODER_v12_02(Struct): pass
alloc_object_NVC4B0_VIDEO_DECODER_v12_02 = struct_alloc_object_NVC4B0_VIDEO_DECODER_v12_02
struct_alloc_object_NVC4B0_VIDEO_DECODER_v12_02.SIZE = 12
struct_alloc_object_NVC4B0_VIDEO_DECODER_v12_02._fields_ = ['size', 'prohibitMultipleInstances', 'engineInstance']
setattr(struct_alloc_object_NVC4B0_VIDEO_DECODER_v12_02, 'size', field(0, NvU32))
setattr(struct_alloc_object_NVC4B0_VIDEO_DECODER_v12_02, 'prohibitMultipleInstances', field(4, NvU32))
setattr(struct_alloc_object_NVC4B0_VIDEO_DECODER_v12_02, 'engineInstance', field(8, NvU32))
class struct_alloc_object_NVFBC_SW_SESSION_v12_04(Struct): pass
alloc_object_NVFBC_SW_SESSION_v12_04 = struct_alloc_object_NVFBC_SW_SESSION_v12_04
struct_alloc_object_NVFBC_SW_SESSION_v12_04.SIZE = 20
struct_alloc_object_NVFBC_SW_SESSION_v12_04._fields_ = ['displayOrdinal', 'sessionType', 'sessionFlags', 'hMaxResolution', 'vMaxResolution']
setattr(struct_alloc_object_NVFBC_SW_SESSION_v12_04, 'displayOrdinal', field(0, NvU32))
setattr(struct_alloc_object_NVFBC_SW_SESSION_v12_04, 'sessionType', field(4, NvU32))
setattr(struct_alloc_object_NVFBC_SW_SESSION_v12_04, 'sessionFlags', field(8, NvU32))
setattr(struct_alloc_object_NVFBC_SW_SESSION_v12_04, 'hMaxResolution', field(12, NvU32))
setattr(struct_alloc_object_NVFBC_SW_SESSION_v12_04, 'vMaxResolution', field(16, NvU32))
class struct_alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02(Struct): pass
alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02 = struct_alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02
struct_alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02.SIZE = 12
struct_alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02._fields_ = ['size', 'prohibitMultipleInstances', 'engineInstance']
setattr(struct_alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02, 'size', field(0, NvU32))
setattr(struct_alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02, 'prohibitMultipleInstances', field(4, NvU32))
setattr(struct_alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02, 'engineInstance', field(8, NvU32))
class struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02(Struct): pass
alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02 = struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02
struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02.SIZE = 32
struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02._fields_ = ['hSubDevice', 'hPeerSubDevice', 'subDevicePeerIdMask', 'peerSubDevicePeerIdMask', 'mailboxBar1Addr', 'mailboxTotalSize', 'flags']
setattr(struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02, 'hSubDevice', field(0, NvHandle))
setattr(struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02, 'hPeerSubDevice', field(4, NvHandle))
setattr(struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02, 'subDevicePeerIdMask', field(8, NvU32))
setattr(struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02, 'peerSubDevicePeerIdMask', field(12, NvU32))
setattr(struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02, 'mailboxBar1Addr', field(16, NvU64))
setattr(struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02, 'mailboxTotalSize', field(24, NvU32))
setattr(struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02, 'flags', field(28, NvU32))
class struct_alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00(Struct): pass
alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00 = struct_alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00
struct_alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00.SIZE = 4
struct_alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00._fields_ = ['swizzId']
setattr(struct_alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00, 'swizzId', field(0, NvU32))
class struct_alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03(Struct): pass
alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03 = struct_alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03
struct_alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03.SIZE = 24
struct_alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03._fields_ = ['offset', 'limit', 'hVASpace']
setattr(struct_alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03, 'offset', field(0, NvU64))
setattr(struct_alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03, 'limit', field(8, NvU64))
setattr(struct_alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03, 'hVASpace', field(16, NvHandle))
class struct_alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06(Struct): pass
alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06 = struct_alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06
struct_alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06.SIZE = 4
struct_alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06._fields_ = ['execPartitionId']
setattr(struct_alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06, 'execPartitionId', field(0, NvU32))
class struct_alloc_object_NV503C_ALLOC_PARAMETERS_v18_15(Struct): pass
alloc_object_NV503C_ALLOC_PARAMETERS_v18_15 = struct_alloc_object_NV503C_ALLOC_PARAMETERS_v18_15
struct_alloc_object_NV503C_ALLOC_PARAMETERS_v18_15.SIZE = 16
struct_alloc_object_NV503C_ALLOC_PARAMETERS_v18_15._fields_ = ['flags', 'p2pToken']
setattr(struct_alloc_object_NV503C_ALLOC_PARAMETERS_v18_15, 'flags', field(0, NvU32))
setattr(struct_alloc_object_NV503C_ALLOC_PARAMETERS_v18_15, 'p2pToken', field(8, NvU64))
class struct_alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01(Struct): pass
alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01 = struct_alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01
struct_alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01.SIZE = 12
struct_alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01._fields_ = ['numHeads', 'numSors', 'numDsis']
setattr(struct_alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01, 'numHeads', field(0, NvU32))
setattr(struct_alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01, 'numSors', field(4, NvU32))
setattr(struct_alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01, 'numDsis', field(8, NvU32))
class struct_alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03(Struct): pass
alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03 = struct_alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03
struct_alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03.SIZE = 4
struct_alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03._fields_ = ['hSubDevice']
setattr(struct_alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03, 'hSubDevice', field(0, NvHandle))
class struct_alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03(Struct): pass
alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03 = struct_alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03
struct_alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03.SIZE = 8
struct_alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03._fields_ = ['hClientTarget', 'hContextTarget']
setattr(struct_alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03, 'hClientTarget', field(0, NvHandle))
setattr(struct_alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03, 'hContextTarget', field(4, NvHandle))
class struct_NV_GR_ALLOCATION_PARAMETERS_v1A_17(Struct): pass
NV_GR_ALLOCATION_PARAMETERS_v1A_17 = struct_NV_GR_ALLOCATION_PARAMETERS_v1A_17
struct_NV_GR_ALLOCATION_PARAMETERS_v1A_17.SIZE = 16
struct_NV_GR_ALLOCATION_PARAMETERS_v1A_17._fields_ = ['version', 'flags', 'size', 'caps']
setattr(struct_NV_GR_ALLOCATION_PARAMETERS_v1A_17, 'version', field(0, NvU32))
setattr(struct_NV_GR_ALLOCATION_PARAMETERS_v1A_17, 'flags', field(4, NvU32))
setattr(struct_NV_GR_ALLOCATION_PARAMETERS_v1A_17, 'size', field(8, NvU32))
setattr(struct_NV_GR_ALLOCATION_PARAMETERS_v1A_17, 'caps', field(12, NvU32))
class struct_alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B(Struct): pass
alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B = struct_alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B
struct_alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B.SIZE = 8
struct_alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B._fields_ = ['hClient', 'hChannel']
setattr(struct_alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B, 'hClient', field(0, NvHandle))
setattr(struct_alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B, 'hChannel', field(4, NvHandle))
class struct_alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C(Struct): pass
alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C = struct_alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C
class struct_NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C(Struct): pass
NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C = struct_NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C
struct_NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C.SIZE = 16
struct_NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C._fields_ = ['offset', 'hVidMem', 'flags']
setattr(struct_NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C, 'offset', field(0, NvU64))
setattr(struct_NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C, 'hVidMem', field(8, NvHandle))
setattr(struct_NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C, 'flags', field(12, NvU32))
struct_alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C.SIZE = 40
struct_alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C._fields_ = ['alignment', 'allocSize', 'pageSize', 'allocFlags', 'map']
setattr(struct_alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C, 'alignment', field(0, NvU64))
setattr(struct_alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C, 'allocSize', field(8, NvU64))
setattr(struct_alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C, 'pageSize', field(16, NvU32))
setattr(struct_alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C, 'allocFlags', field(20, NvU32))
setattr(struct_alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C, 'map', field(24, NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C))
class struct_alloc_object_NVC9FA_VIDEO_OFA_v1F_00(Struct): pass
alloc_object_NVC9FA_VIDEO_OFA_v1F_00 = struct_alloc_object_NVC9FA_VIDEO_OFA_v1F_00
struct_alloc_object_NVC9FA_VIDEO_OFA_v1F_00.SIZE = 8
struct_alloc_object_NVC9FA_VIDEO_OFA_v1F_00._fields_ = ['size', 'prohibitMultipleInstances']
setattr(struct_alloc_object_NVC9FA_VIDEO_OFA_v1F_00, 'size', field(0, NvU32))
setattr(struct_alloc_object_NVC9FA_VIDEO_OFA_v1F_00, 'prohibitMultipleInstances', field(4, NvU32))
class struct_alloc_object_NV2081_ALLOC_PARAMETERS_v25_08(Struct): pass
alloc_object_NV2081_ALLOC_PARAMETERS_v25_08 = struct_alloc_object_NV2081_ALLOC_PARAMETERS_v25_08
struct_alloc_object_NV2081_ALLOC_PARAMETERS_v25_08.SIZE = 4
struct_alloc_object_NV2081_ALLOC_PARAMETERS_v25_08._fields_ = ['reserved']
setattr(struct_alloc_object_NV2081_ALLOC_PARAMETERS_v25_08, 'reserved', field(0, NvU32))
union_alloc_object_params_v25_08.SIZE = 40
union_alloc_object_params_v25_08._fields_ = ['param_NV50_TESLA', 'param_GT212_DMA_COPY', 'param_GF100_DISP_SW', 'param_KEPLER_CHANNEL_GROUP_A', 'param_FERMI_CONTEXT_SHARE_A', 'param_NVD0B7_VIDEO_ENCODER', 'param_FERMI_VASPACE_A', 'param_NVB0B0_VIDEO_DECODER', 'param_NV83DE_ALLOC_PARAMETERS', 'param_NVENC_SW_SESSION', 'param_NVC4B0_VIDEO_DECODER', 'param_NVFBC_SW_SESSION', 'param_NV_NVJPG_ALLOCATION_PARAMETERS', 'param_NV503B_ALLOC_PARAMETERS', 'param_NVC637_ALLOCATION_PARAMETERS', 'param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS', 'param_NVC638_ALLOCATION_PARAMETERS', 'param_NV503C_ALLOC_PARAMETERS', 'param_NVC670_ALLOCATION_PARAMETERS', 'param_NVB1CC_ALLOC_PARAMETERS', 'param_NVB2CC_ALLOC_PARAMETERS', 'param_NV_GR_ALLOCATION_PARAMETERS', 'param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS', 'param_NV00F8_ALLOCATION_PARAMETERS', 'param_NVC9FA_VIDEO_OFA', 'param_NV2081_ALLOC_PARAMETERS']
setattr(union_alloc_object_params_v25_08, 'param_NV50_TESLA', field(0, alloc_object_NV50_TESLA_v03_00))
setattr(union_alloc_object_params_v25_08, 'param_GT212_DMA_COPY', field(0, alloc_object_GT212_DMA_COPY_v03_00))
setattr(union_alloc_object_params_v25_08, 'param_GF100_DISP_SW', field(0, alloc_object_GF100_DISP_SW_v03_00))
setattr(union_alloc_object_params_v25_08, 'param_KEPLER_CHANNEL_GROUP_A', field(0, alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08))
setattr(union_alloc_object_params_v25_08, 'param_FERMI_CONTEXT_SHARE_A', field(0, alloc_object_FERMI_CONTEXT_SHARE_A_v04_00))
setattr(union_alloc_object_params_v25_08, 'param_NVD0B7_VIDEO_ENCODER', field(0, alloc_object_NVD0B7_VIDEO_ENCODER_v03_00))
setattr(union_alloc_object_params_v25_08, 'param_FERMI_VASPACE_A', field(0, alloc_object_FERMI_VASPACE_A_v03_00))
setattr(union_alloc_object_params_v25_08, 'param_NVB0B0_VIDEO_DECODER', field(0, alloc_object_NVB0B0_VIDEO_DECODER_v03_00))
setattr(union_alloc_object_params_v25_08, 'param_NV83DE_ALLOC_PARAMETERS', field(0, alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00))
setattr(union_alloc_object_params_v25_08, 'param_NVENC_SW_SESSION', field(0, alloc_object_NVENC_SW_SESSION_v06_01))
setattr(union_alloc_object_params_v25_08, 'param_NVC4B0_VIDEO_DECODER', field(0, alloc_object_NVC4B0_VIDEO_DECODER_v12_02))
setattr(union_alloc_object_params_v25_08, 'param_NVFBC_SW_SESSION', field(0, alloc_object_NVFBC_SW_SESSION_v12_04))
setattr(union_alloc_object_params_v25_08, 'param_NV_NVJPG_ALLOCATION_PARAMETERS', field(0, alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02))
setattr(union_alloc_object_params_v25_08, 'param_NV503B_ALLOC_PARAMETERS', field(0, alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02))
setattr(union_alloc_object_params_v25_08, 'param_NVC637_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00))
setattr(union_alloc_object_params_v25_08, 'param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS', field(0, alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03))
setattr(union_alloc_object_params_v25_08, 'param_NVC638_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06))
setattr(union_alloc_object_params_v25_08, 'param_NV503C_ALLOC_PARAMETERS', field(0, alloc_object_NV503C_ALLOC_PARAMETERS_v18_15))
setattr(union_alloc_object_params_v25_08, 'param_NVC670_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01))
setattr(union_alloc_object_params_v25_08, 'param_NVB1CC_ALLOC_PARAMETERS', field(0, alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03))
setattr(union_alloc_object_params_v25_08, 'param_NVB2CC_ALLOC_PARAMETERS', field(0, alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03))
setattr(union_alloc_object_params_v25_08, 'param_NV_GR_ALLOCATION_PARAMETERS', field(0, NV_GR_ALLOCATION_PARAMETERS_v1A_17))
setattr(union_alloc_object_params_v25_08, 'param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS', field(0, alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B))
setattr(union_alloc_object_params_v25_08, 'param_NV00F8_ALLOCATION_PARAMETERS', field(0, alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C))
setattr(union_alloc_object_params_v25_08, 'param_NVC9FA_VIDEO_OFA', field(0, alloc_object_NVC9FA_VIDEO_OFA_v1F_00))
setattr(union_alloc_object_params_v25_08, 'param_NV2081_ALLOC_PARAMETERS', field(0, alloc_object_NV2081_ALLOC_PARAMETERS_v25_08))
struct_rpc_alloc_object_v25_08.SIZE = 64
struct_rpc_alloc_object_v25_08._fields_ = ['hClient', 'hParent', 'hObject', 'hClass', 'param_len', 'params']
setattr(struct_rpc_alloc_object_v25_08, 'hClient', field(0, NvHandle))
setattr(struct_rpc_alloc_object_v25_08, 'hParent', field(4, NvHandle))
setattr(struct_rpc_alloc_object_v25_08, 'hObject', field(8, NvHandle))
setattr(struct_rpc_alloc_object_v25_08, 'hClass', field(12, NvU32))
setattr(struct_rpc_alloc_object_v25_08, 'param_len', field(16, NvU32))
setattr(struct_rpc_alloc_object_v25_08, 'params', field(24, alloc_object_params_v25_08))
rpc_alloc_object_v25_08 = struct_rpc_alloc_object_v25_08
class struct_rpc_alloc_object_v26_00(Struct): pass
class union_alloc_object_params_v26_00(Union): pass
alloc_object_params_v26_00 = union_alloc_object_params_v26_00
union_alloc_object_params_v26_00.SIZE = 56
union_alloc_object_params_v26_00._fields_ = ['param_NV50_TESLA', 'param_GT212_DMA_COPY', 'param_GF100_DISP_SW', 'param_KEPLER_CHANNEL_GROUP_A', 'param_FERMI_CONTEXT_SHARE_A', 'param_NVD0B7_VIDEO_ENCODER', 'param_FERMI_VASPACE_A', 'param_NVB0B0_VIDEO_DECODER', 'param_NV83DE_ALLOC_PARAMETERS', 'param_NVENC_SW_SESSION', 'param_NVC4B0_VIDEO_DECODER', 'param_NVFBC_SW_SESSION', 'param_NV_NVJPG_ALLOCATION_PARAMETERS', 'param_NV503B_ALLOC_PARAMETERS', 'param_NVC637_ALLOCATION_PARAMETERS', 'param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS', 'param_NVC638_ALLOCATION_PARAMETERS', 'param_NV503C_ALLOC_PARAMETERS', 'param_NVC670_ALLOCATION_PARAMETERS', 'param_NVB1CC_ALLOC_PARAMETERS', 'param_NVB2CC_ALLOC_PARAMETERS', 'param_NV_GR_ALLOCATION_PARAMETERS', 'param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS', 'param_NV00F8_ALLOCATION_PARAMETERS', 'param_NVC9FA_VIDEO_OFA', 'param_NV2081_ALLOC_PARAMETERS', 'param_padding']
setattr(union_alloc_object_params_v26_00, 'param_NV50_TESLA', field(0, alloc_object_NV50_TESLA_v03_00))
setattr(union_alloc_object_params_v26_00, 'param_GT212_DMA_COPY', field(0, alloc_object_GT212_DMA_COPY_v03_00))
setattr(union_alloc_object_params_v26_00, 'param_GF100_DISP_SW', field(0, alloc_object_GF100_DISP_SW_v03_00))
setattr(union_alloc_object_params_v26_00, 'param_KEPLER_CHANNEL_GROUP_A', field(0, alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08))
setattr(union_alloc_object_params_v26_00, 'param_FERMI_CONTEXT_SHARE_A', field(0, alloc_object_FERMI_CONTEXT_SHARE_A_v04_00))
setattr(union_alloc_object_params_v26_00, 'param_NVD0B7_VIDEO_ENCODER', field(0, alloc_object_NVD0B7_VIDEO_ENCODER_v03_00))
setattr(union_alloc_object_params_v26_00, 'param_FERMI_VASPACE_A', field(0, alloc_object_FERMI_VASPACE_A_v03_00))
setattr(union_alloc_object_params_v26_00, 'param_NVB0B0_VIDEO_DECODER', field(0, alloc_object_NVB0B0_VIDEO_DECODER_v03_00))
setattr(union_alloc_object_params_v26_00, 'param_NV83DE_ALLOC_PARAMETERS', field(0, alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00))
setattr(union_alloc_object_params_v26_00, 'param_NVENC_SW_SESSION', field(0, alloc_object_NVENC_SW_SESSION_v06_01))
setattr(union_alloc_object_params_v26_00, 'param_NVC4B0_VIDEO_DECODER', field(0, alloc_object_NVC4B0_VIDEO_DECODER_v12_02))
setattr(union_alloc_object_params_v26_00, 'param_NVFBC_SW_SESSION', field(0, alloc_object_NVFBC_SW_SESSION_v12_04))
setattr(union_alloc_object_params_v26_00, 'param_NV_NVJPG_ALLOCATION_PARAMETERS', field(0, alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02))
setattr(union_alloc_object_params_v26_00, 'param_NV503B_ALLOC_PARAMETERS', field(0, alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02))
setattr(union_alloc_object_params_v26_00, 'param_NVC637_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00))
setattr(union_alloc_object_params_v26_00, 'param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS', field(0, alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03))
setattr(union_alloc_object_params_v26_00, 'param_NVC638_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06))
setattr(union_alloc_object_params_v26_00, 'param_NV503C_ALLOC_PARAMETERS', field(0, alloc_object_NV503C_ALLOC_PARAMETERS_v18_15))
setattr(union_alloc_object_params_v26_00, 'param_NVC670_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01))
setattr(union_alloc_object_params_v26_00, 'param_NVB1CC_ALLOC_PARAMETERS', field(0, alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03))
setattr(union_alloc_object_params_v26_00, 'param_NVB2CC_ALLOC_PARAMETERS', field(0, alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03))
setattr(union_alloc_object_params_v26_00, 'param_NV_GR_ALLOCATION_PARAMETERS', field(0, NV_GR_ALLOCATION_PARAMETERS_v1A_17))
setattr(union_alloc_object_params_v26_00, 'param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS', field(0, alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B))
setattr(union_alloc_object_params_v26_00, 'param_NV00F8_ALLOCATION_PARAMETERS', field(0, alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C))
setattr(union_alloc_object_params_v26_00, 'param_NVC9FA_VIDEO_OFA', field(0, alloc_object_NVC9FA_VIDEO_OFA_v1F_00))
setattr(union_alloc_object_params_v26_00, 'param_NV2081_ALLOC_PARAMETERS', field(0, alloc_object_NV2081_ALLOC_PARAMETERS_v25_08))
setattr(union_alloc_object_params_v26_00, 'param_padding', field(0, Array(NvU8, 56)))
struct_rpc_alloc_object_v26_00.SIZE = 80
struct_rpc_alloc_object_v26_00._fields_ = ['hClient', 'hParent', 'hObject', 'hClass', 'param_len', 'params']
setattr(struct_rpc_alloc_object_v26_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_alloc_object_v26_00, 'hParent', field(4, NvHandle))
setattr(struct_rpc_alloc_object_v26_00, 'hObject', field(8, NvHandle))
setattr(struct_rpc_alloc_object_v26_00, 'hClass', field(12, NvU32))
setattr(struct_rpc_alloc_object_v26_00, 'param_len', field(16, NvU32))
setattr(struct_rpc_alloc_object_v26_00, 'params', field(24, alloc_object_params_v26_00))
rpc_alloc_object_v26_00 = struct_rpc_alloc_object_v26_00
class struct_rpc_alloc_object_v27_00(Struct): pass
class union_alloc_object_params_v27_00(Union): pass
alloc_object_params_v27_00 = union_alloc_object_params_v27_00
union_alloc_object_params_v27_00.SIZE = 56
union_alloc_object_params_v27_00._fields_ = ['param_NV50_TESLA', 'param_GT212_DMA_COPY', 'param_GF100_DISP_SW', 'param_KEPLER_CHANNEL_GROUP_A', 'param_FERMI_CONTEXT_SHARE_A', 'param_NVD0B7_VIDEO_ENCODER', 'param_FERMI_VASPACE_A', 'param_NVB0B0_VIDEO_DECODER', 'param_NV83DE_ALLOC_PARAMETERS', 'param_NVENC_SW_SESSION', 'param_NVC4B0_VIDEO_DECODER', 'param_NVFBC_SW_SESSION', 'param_NV_NVJPG_ALLOCATION_PARAMETERS', 'param_NV503B_ALLOC_PARAMETERS', 'param_NVC637_ALLOCATION_PARAMETERS', 'param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS', 'param_NVC638_ALLOCATION_PARAMETERS', 'param_NV503C_ALLOC_PARAMETERS', 'param_NVC670_ALLOCATION_PARAMETERS', 'param_NVB1CC_ALLOC_PARAMETERS', 'param_NVB2CC_ALLOC_PARAMETERS', 'param_NV_GR_ALLOCATION_PARAMETERS', 'param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS', 'param_NV00F8_ALLOCATION_PARAMETERS', 'param_NVC9FA_VIDEO_OFA', 'param_NV2081_ALLOC_PARAMETERS', 'param_padding']
setattr(union_alloc_object_params_v27_00, 'param_NV50_TESLA', field(0, alloc_object_NV50_TESLA_v03_00))
setattr(union_alloc_object_params_v27_00, 'param_GT212_DMA_COPY', field(0, alloc_object_GT212_DMA_COPY_v03_00))
setattr(union_alloc_object_params_v27_00, 'param_GF100_DISP_SW', field(0, alloc_object_GF100_DISP_SW_v03_00))
setattr(union_alloc_object_params_v27_00, 'param_KEPLER_CHANNEL_GROUP_A', field(0, alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08))
setattr(union_alloc_object_params_v27_00, 'param_FERMI_CONTEXT_SHARE_A', field(0, alloc_object_FERMI_CONTEXT_SHARE_A_v04_00))
setattr(union_alloc_object_params_v27_00, 'param_NVD0B7_VIDEO_ENCODER', field(0, alloc_object_NVD0B7_VIDEO_ENCODER_v03_00))
setattr(union_alloc_object_params_v27_00, 'param_FERMI_VASPACE_A', field(0, alloc_object_FERMI_VASPACE_A_v03_00))
setattr(union_alloc_object_params_v27_00, 'param_NVB0B0_VIDEO_DECODER', field(0, alloc_object_NVB0B0_VIDEO_DECODER_v03_00))
setattr(union_alloc_object_params_v27_00, 'param_NV83DE_ALLOC_PARAMETERS', field(0, alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00))
setattr(union_alloc_object_params_v27_00, 'param_NVENC_SW_SESSION', field(0, alloc_object_NVENC_SW_SESSION_v06_01))
setattr(union_alloc_object_params_v27_00, 'param_NVC4B0_VIDEO_DECODER', field(0, alloc_object_NVC4B0_VIDEO_DECODER_v12_02))
setattr(union_alloc_object_params_v27_00, 'param_NVFBC_SW_SESSION', field(0, alloc_object_NVFBC_SW_SESSION_v12_04))
setattr(union_alloc_object_params_v27_00, 'param_NV_NVJPG_ALLOCATION_PARAMETERS', field(0, alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02))
setattr(union_alloc_object_params_v27_00, 'param_NV503B_ALLOC_PARAMETERS', field(0, alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02))
setattr(union_alloc_object_params_v27_00, 'param_NVC637_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00))
setattr(union_alloc_object_params_v27_00, 'param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS', field(0, alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03))
setattr(union_alloc_object_params_v27_00, 'param_NVC638_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06))
setattr(union_alloc_object_params_v27_00, 'param_NV503C_ALLOC_PARAMETERS', field(0, alloc_object_NV503C_ALLOC_PARAMETERS_v18_15))
setattr(union_alloc_object_params_v27_00, 'param_NVC670_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01))
setattr(union_alloc_object_params_v27_00, 'param_NVB1CC_ALLOC_PARAMETERS', field(0, alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03))
setattr(union_alloc_object_params_v27_00, 'param_NVB2CC_ALLOC_PARAMETERS', field(0, alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03))
setattr(union_alloc_object_params_v27_00, 'param_NV_GR_ALLOCATION_PARAMETERS', field(0, NV_GR_ALLOCATION_PARAMETERS_v1A_17))
setattr(union_alloc_object_params_v27_00, 'param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS', field(0, alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B))
setattr(union_alloc_object_params_v27_00, 'param_NV00F8_ALLOCATION_PARAMETERS', field(0, alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C))
setattr(union_alloc_object_params_v27_00, 'param_NVC9FA_VIDEO_OFA', field(0, alloc_object_NVC9FA_VIDEO_OFA_v1F_00))
setattr(union_alloc_object_params_v27_00, 'param_NV2081_ALLOC_PARAMETERS', field(0, alloc_object_NV2081_ALLOC_PARAMETERS_v25_08))
setattr(union_alloc_object_params_v27_00, 'param_padding', field(0, Array(NvU8, 56)))
struct_rpc_alloc_object_v27_00.SIZE = 80
struct_rpc_alloc_object_v27_00._fields_ = ['hClient', 'hParent', 'hObject', 'hClass', 'param_len', 'params']
setattr(struct_rpc_alloc_object_v27_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_alloc_object_v27_00, 'hParent', field(4, NvHandle))
setattr(struct_rpc_alloc_object_v27_00, 'hObject', field(8, NvHandle))
setattr(struct_rpc_alloc_object_v27_00, 'hClass', field(12, NvU32))
setattr(struct_rpc_alloc_object_v27_00, 'param_len', field(16, NvU32))
setattr(struct_rpc_alloc_object_v27_00, 'params', field(24, alloc_object_params_v27_00))
rpc_alloc_object_v27_00 = struct_rpc_alloc_object_v27_00
class struct_rpc_alloc_object_v29_06(Struct): pass
class union_alloc_object_params_v29_06(Union): pass
alloc_object_params_v29_06 = union_alloc_object_params_v29_06
class struct_alloc_object_NVC9FA_VIDEO_OFA_v29_06(Struct): pass
alloc_object_NVC9FA_VIDEO_OFA_v29_06 = struct_alloc_object_NVC9FA_VIDEO_OFA_v29_06
struct_alloc_object_NVC9FA_VIDEO_OFA_v29_06.SIZE = 12
struct_alloc_object_NVC9FA_VIDEO_OFA_v29_06._fields_ = ['size', 'prohibitMultipleInstances', 'engineInstance']
setattr(struct_alloc_object_NVC9FA_VIDEO_OFA_v29_06, 'size', field(0, NvU32))
setattr(struct_alloc_object_NVC9FA_VIDEO_OFA_v29_06, 'prohibitMultipleInstances', field(4, NvU32))
setattr(struct_alloc_object_NVC9FA_VIDEO_OFA_v29_06, 'engineInstance', field(8, NvU32))
union_alloc_object_params_v29_06.SIZE = 56
union_alloc_object_params_v29_06._fields_ = ['param_NV50_TESLA', 'param_GT212_DMA_COPY', 'param_GF100_DISP_SW', 'param_KEPLER_CHANNEL_GROUP_A', 'param_FERMI_CONTEXT_SHARE_A', 'param_NVD0B7_VIDEO_ENCODER', 'param_FERMI_VASPACE_A', 'param_NVB0B0_VIDEO_DECODER', 'param_NV83DE_ALLOC_PARAMETERS', 'param_NVENC_SW_SESSION', 'param_NVC4B0_VIDEO_DECODER', 'param_NVFBC_SW_SESSION', 'param_NV_NVJPG_ALLOCATION_PARAMETERS', 'param_NV503B_ALLOC_PARAMETERS', 'param_NVC637_ALLOCATION_PARAMETERS', 'param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS', 'param_NVC638_ALLOCATION_PARAMETERS', 'param_NV503C_ALLOC_PARAMETERS', 'param_NVC670_ALLOCATION_PARAMETERS', 'param_NVB1CC_ALLOC_PARAMETERS', 'param_NVB2CC_ALLOC_PARAMETERS', 'param_NV_GR_ALLOCATION_PARAMETERS', 'param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS', 'param_NV00F8_ALLOCATION_PARAMETERS', 'param_NVC9FA_VIDEO_OFA', 'param_NV2081_ALLOC_PARAMETERS', 'param_padding']
setattr(union_alloc_object_params_v29_06, 'param_NV50_TESLA', field(0, alloc_object_NV50_TESLA_v03_00))
setattr(union_alloc_object_params_v29_06, 'param_GT212_DMA_COPY', field(0, alloc_object_GT212_DMA_COPY_v03_00))
setattr(union_alloc_object_params_v29_06, 'param_GF100_DISP_SW', field(0, alloc_object_GF100_DISP_SW_v03_00))
setattr(union_alloc_object_params_v29_06, 'param_KEPLER_CHANNEL_GROUP_A', field(0, alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08))
setattr(union_alloc_object_params_v29_06, 'param_FERMI_CONTEXT_SHARE_A', field(0, alloc_object_FERMI_CONTEXT_SHARE_A_v04_00))
setattr(union_alloc_object_params_v29_06, 'param_NVD0B7_VIDEO_ENCODER', field(0, alloc_object_NVD0B7_VIDEO_ENCODER_v03_00))
setattr(union_alloc_object_params_v29_06, 'param_FERMI_VASPACE_A', field(0, alloc_object_FERMI_VASPACE_A_v03_00))
setattr(union_alloc_object_params_v29_06, 'param_NVB0B0_VIDEO_DECODER', field(0, alloc_object_NVB0B0_VIDEO_DECODER_v03_00))
setattr(union_alloc_object_params_v29_06, 'param_NV83DE_ALLOC_PARAMETERS', field(0, alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00))
setattr(union_alloc_object_params_v29_06, 'param_NVENC_SW_SESSION', field(0, alloc_object_NVENC_SW_SESSION_v06_01))
setattr(union_alloc_object_params_v29_06, 'param_NVC4B0_VIDEO_DECODER', field(0, alloc_object_NVC4B0_VIDEO_DECODER_v12_02))
setattr(union_alloc_object_params_v29_06, 'param_NVFBC_SW_SESSION', field(0, alloc_object_NVFBC_SW_SESSION_v12_04))
setattr(union_alloc_object_params_v29_06, 'param_NV_NVJPG_ALLOCATION_PARAMETERS', field(0, alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02))
setattr(union_alloc_object_params_v29_06, 'param_NV503B_ALLOC_PARAMETERS', field(0, alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02))
setattr(union_alloc_object_params_v29_06, 'param_NVC637_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00))
setattr(union_alloc_object_params_v29_06, 'param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS', field(0, alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03))
setattr(union_alloc_object_params_v29_06, 'param_NVC638_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06))
setattr(union_alloc_object_params_v29_06, 'param_NV503C_ALLOC_PARAMETERS', field(0, alloc_object_NV503C_ALLOC_PARAMETERS_v18_15))
setattr(union_alloc_object_params_v29_06, 'param_NVC670_ALLOCATION_PARAMETERS', field(0, alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01))
setattr(union_alloc_object_params_v29_06, 'param_NVB1CC_ALLOC_PARAMETERS', field(0, alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03))
setattr(union_alloc_object_params_v29_06, 'param_NVB2CC_ALLOC_PARAMETERS', field(0, alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03))
setattr(union_alloc_object_params_v29_06, 'param_NV_GR_ALLOCATION_PARAMETERS', field(0, NV_GR_ALLOCATION_PARAMETERS_v1A_17))
setattr(union_alloc_object_params_v29_06, 'param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS', field(0, alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B))
setattr(union_alloc_object_params_v29_06, 'param_NV00F8_ALLOCATION_PARAMETERS', field(0, alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C))
setattr(union_alloc_object_params_v29_06, 'param_NVC9FA_VIDEO_OFA', field(0, alloc_object_NVC9FA_VIDEO_OFA_v29_06))
setattr(union_alloc_object_params_v29_06, 'param_NV2081_ALLOC_PARAMETERS', field(0, alloc_object_NV2081_ALLOC_PARAMETERS_v25_08))
setattr(union_alloc_object_params_v29_06, 'param_padding', field(0, Array(NvU8, 56)))
struct_rpc_alloc_object_v29_06.SIZE = 80
struct_rpc_alloc_object_v29_06._fields_ = ['hClient', 'hParent', 'hObject', 'hClass', 'param_len', 'params']
setattr(struct_rpc_alloc_object_v29_06, 'hClient', field(0, NvHandle))
setattr(struct_rpc_alloc_object_v29_06, 'hParent', field(4, NvHandle))
setattr(struct_rpc_alloc_object_v29_06, 'hObject', field(8, NvHandle))
setattr(struct_rpc_alloc_object_v29_06, 'hClass', field(12, NvU32))
setattr(struct_rpc_alloc_object_v29_06, 'param_len', field(16, NvU32))
setattr(struct_rpc_alloc_object_v29_06, 'params', field(24, alloc_object_params_v29_06))
rpc_alloc_object_v29_06 = struct_rpc_alloc_object_v29_06
rpc_alloc_object_v = struct_rpc_alloc_object_v29_06
class struct_rpc_free_v03_00(Struct): pass
class struct_NVOS00_PARAMETERS_v03_00(Struct): pass
NVOS00_PARAMETERS_v03_00 = struct_NVOS00_PARAMETERS_v03_00
NvV32 = ctypes.c_uint32
struct_NVOS00_PARAMETERS_v03_00.SIZE = 16
struct_NVOS00_PARAMETERS_v03_00._fields_ = ['hRoot', 'hObjectParent', 'hObjectOld', 'status']
setattr(struct_NVOS00_PARAMETERS_v03_00, 'hRoot', field(0, NvHandle))
setattr(struct_NVOS00_PARAMETERS_v03_00, 'hObjectParent', field(4, NvHandle))
setattr(struct_NVOS00_PARAMETERS_v03_00, 'hObjectOld', field(8, NvHandle))
setattr(struct_NVOS00_PARAMETERS_v03_00, 'status', field(12, NvV32))
struct_rpc_free_v03_00.SIZE = 16
struct_rpc_free_v03_00._fields_ = ['params']
setattr(struct_rpc_free_v03_00, 'params', field(0, NVOS00_PARAMETERS_v03_00))
rpc_free_v03_00 = struct_rpc_free_v03_00
rpc_free_v = struct_rpc_free_v03_00
class struct_rpc_log_v03_00(Struct): pass
struct_rpc_log_v03_00.SIZE = 8
struct_rpc_log_v03_00._fields_ = ['level', 'log_len', 'log_msg']
setattr(struct_rpc_log_v03_00, 'level', field(0, NvU32))
setattr(struct_rpc_log_v03_00, 'log_len', field(4, NvU32))
setattr(struct_rpc_log_v03_00, 'log_msg', field(8, Array(ctypes.c_char, 0)))
rpc_log_v03_00 = struct_rpc_log_v03_00
rpc_log_v = struct_rpc_log_v03_00
class struct_rpc_map_memory_dma_v03_00(Struct): pass
class struct_NVOS46_PARAMETERS_v03_00(Struct): pass
NVOS46_PARAMETERS_v03_00 = struct_NVOS46_PARAMETERS_v03_00
struct_NVOS46_PARAMETERS_v03_00.SIZE = 56
struct_NVOS46_PARAMETERS_v03_00._fields_ = ['hClient', 'hDevice', 'hDma', 'hMemory', 'offset', 'length', 'flags', 'dmaOffset', 'status']
setattr(struct_NVOS46_PARAMETERS_v03_00, 'hClient', field(0, NvHandle))
setattr(struct_NVOS46_PARAMETERS_v03_00, 'hDevice', field(4, NvHandle))
setattr(struct_NVOS46_PARAMETERS_v03_00, 'hDma', field(8, NvHandle))
setattr(struct_NVOS46_PARAMETERS_v03_00, 'hMemory', field(12, NvHandle))
setattr(struct_NVOS46_PARAMETERS_v03_00, 'offset', field(16, NvU64))
setattr(struct_NVOS46_PARAMETERS_v03_00, 'length', field(24, NvU64))
setattr(struct_NVOS46_PARAMETERS_v03_00, 'flags', field(32, NvV32))
setattr(struct_NVOS46_PARAMETERS_v03_00, 'dmaOffset', field(40, NvU64))
setattr(struct_NVOS46_PARAMETERS_v03_00, 'status', field(48, NvV32))
struct_rpc_map_memory_dma_v03_00.SIZE = 56
struct_rpc_map_memory_dma_v03_00._fields_ = ['params']
setattr(struct_rpc_map_memory_dma_v03_00, 'params', field(0, NVOS46_PARAMETERS_v03_00))
rpc_map_memory_dma_v03_00 = struct_rpc_map_memory_dma_v03_00
rpc_map_memory_dma_v = struct_rpc_map_memory_dma_v03_00
class struct_rpc_unmap_memory_dma_v03_00(Struct): pass
class struct_NVOS47_PARAMETERS_v03_00(Struct): pass
NVOS47_PARAMETERS_v03_00 = struct_NVOS47_PARAMETERS_v03_00
struct_NVOS47_PARAMETERS_v03_00.SIZE = 40
struct_NVOS47_PARAMETERS_v03_00._fields_ = ['hClient', 'hDevice', 'hDma', 'hMemory', 'flags', 'dmaOffset', 'status']
setattr(struct_NVOS47_PARAMETERS_v03_00, 'hClient', field(0, NvHandle))
setattr(struct_NVOS47_PARAMETERS_v03_00, 'hDevice', field(4, NvHandle))
setattr(struct_NVOS47_PARAMETERS_v03_00, 'hDma', field(8, NvHandle))
setattr(struct_NVOS47_PARAMETERS_v03_00, 'hMemory', field(12, NvHandle))
setattr(struct_NVOS47_PARAMETERS_v03_00, 'flags', field(16, NvV32))
setattr(struct_NVOS47_PARAMETERS_v03_00, 'dmaOffset', field(24, NvU64))
setattr(struct_NVOS47_PARAMETERS_v03_00, 'status', field(32, NvV32))
struct_rpc_unmap_memory_dma_v03_00.SIZE = 40
struct_rpc_unmap_memory_dma_v03_00._fields_ = ['params']
setattr(struct_rpc_unmap_memory_dma_v03_00, 'params', field(0, NVOS47_PARAMETERS_v03_00))
rpc_unmap_memory_dma_v03_00 = struct_rpc_unmap_memory_dma_v03_00
rpc_unmap_memory_dma_v = struct_rpc_unmap_memory_dma_v03_00
class struct_rpc_alloc_subdevice_v08_01(Struct): pass
class struct_NVOS21_PARAMETERS_v03_00(Struct): pass
NVOS21_PARAMETERS_v03_00 = struct_NVOS21_PARAMETERS_v03_00
NvP64 = ctypes.c_void_p
struct_NVOS21_PARAMETERS_v03_00.SIZE = 32
struct_NVOS21_PARAMETERS_v03_00._fields_ = ['hRoot', 'hObjectParent', 'hObjectNew', 'hClass', 'pAllocParms', 'status']
setattr(struct_NVOS21_PARAMETERS_v03_00, 'hRoot', field(0, NvHandle))
setattr(struct_NVOS21_PARAMETERS_v03_00, 'hObjectParent', field(4, NvHandle))
setattr(struct_NVOS21_PARAMETERS_v03_00, 'hObjectNew', field(8, NvHandle))
setattr(struct_NVOS21_PARAMETERS_v03_00, 'hClass', field(12, NvV32))
setattr(struct_NVOS21_PARAMETERS_v03_00, 'pAllocParms', field(16, NvP64))
setattr(struct_NVOS21_PARAMETERS_v03_00, 'status', field(24, NvV32))
struct_rpc_alloc_subdevice_v08_01.SIZE = 40
struct_rpc_alloc_subdevice_v08_01._fields_ = ['subDeviceInst', 'params']
setattr(struct_rpc_alloc_subdevice_v08_01, 'subDeviceInst', field(0, NvU32))
setattr(struct_rpc_alloc_subdevice_v08_01, 'params', field(8, NVOS21_PARAMETERS_v03_00))
rpc_alloc_subdevice_v08_01 = struct_rpc_alloc_subdevice_v08_01
rpc_alloc_subdevice_v = struct_rpc_alloc_subdevice_v08_01
class struct_rpc_dup_object_v03_00(Struct): pass
class struct_NVOS55_PARAMETERS_v03_00(Struct): pass
NVOS55_PARAMETERS_v03_00 = struct_NVOS55_PARAMETERS_v03_00
struct_NVOS55_PARAMETERS_v03_00.SIZE = 28
struct_NVOS55_PARAMETERS_v03_00._fields_ = ['hClient', 'hParent', 'hObject', 'hClientSrc', 'hObjectSrc', 'flags', 'status']
setattr(struct_NVOS55_PARAMETERS_v03_00, 'hClient', field(0, NvHandle))
setattr(struct_NVOS55_PARAMETERS_v03_00, 'hParent', field(4, NvHandle))
setattr(struct_NVOS55_PARAMETERS_v03_00, 'hObject', field(8, NvHandle))
setattr(struct_NVOS55_PARAMETERS_v03_00, 'hClientSrc', field(12, NvHandle))
setattr(struct_NVOS55_PARAMETERS_v03_00, 'hObjectSrc', field(16, NvHandle))
setattr(struct_NVOS55_PARAMETERS_v03_00, 'flags', field(20, NvU32))
setattr(struct_NVOS55_PARAMETERS_v03_00, 'status', field(24, NvU32))
struct_rpc_dup_object_v03_00.SIZE = 28
struct_rpc_dup_object_v03_00._fields_ = ['params']
setattr(struct_rpc_dup_object_v03_00, 'params', field(0, NVOS55_PARAMETERS_v03_00))
rpc_dup_object_v03_00 = struct_rpc_dup_object_v03_00
rpc_dup_object_v = struct_rpc_dup_object_v03_00
class struct_rpc_idle_channels_v03_00(Struct): pass
class struct_idle_channel_list_v03_00(Struct): pass
idle_channel_list_v03_00 = struct_idle_channel_list_v03_00
struct_idle_channel_list_v03_00.SIZE = 12
struct_idle_channel_list_v03_00._fields_ = ['phClient', 'phDevice', 'phChannel']
setattr(struct_idle_channel_list_v03_00, 'phClient', field(0, NvU32))
setattr(struct_idle_channel_list_v03_00, 'phDevice', field(4, NvU32))
setattr(struct_idle_channel_list_v03_00, 'phChannel', field(8, NvU32))
struct_rpc_idle_channels_v03_00.SIZE = 12
struct_rpc_idle_channels_v03_00._fields_ = ['flags', 'timeout', 'nchannels', 'channel_list']
setattr(struct_rpc_idle_channels_v03_00, 'flags', field(0, NvU32))
setattr(struct_rpc_idle_channels_v03_00, 'timeout', field(4, NvU32))
setattr(struct_rpc_idle_channels_v03_00, 'nchannels', field(8, NvU32))
setattr(struct_rpc_idle_channels_v03_00, 'channel_list', field(12, Array(idle_channel_list_v03_00, 0)))
rpc_idle_channels_v03_00 = struct_rpc_idle_channels_v03_00
rpc_idle_channels_v = struct_rpc_idle_channels_v03_00
class struct_rpc_alloc_event_v03_00(Struct): pass
struct_rpc_alloc_event_v03_00.SIZE = 28
struct_rpc_alloc_event_v03_00._fields_ = ['hClient', 'hParentClient', 'hChannel', 'hObject', 'hEvent', 'hClass', 'notifyIndex']
setattr(struct_rpc_alloc_event_v03_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_alloc_event_v03_00, 'hParentClient', field(4, NvHandle))
setattr(struct_rpc_alloc_event_v03_00, 'hChannel', field(8, NvHandle))
setattr(struct_rpc_alloc_event_v03_00, 'hObject', field(12, NvHandle))
setattr(struct_rpc_alloc_event_v03_00, 'hEvent', field(16, NvHandle))
setattr(struct_rpc_alloc_event_v03_00, 'hClass', field(20, NvU32))
setattr(struct_rpc_alloc_event_v03_00, 'notifyIndex', field(24, NvU32))
rpc_alloc_event_v03_00 = struct_rpc_alloc_event_v03_00
rpc_alloc_event_v = struct_rpc_alloc_event_v03_00
class struct_rpc_rm_api_control_v25_0D(Struct): pass
class struct_NVOS54_PARAMETERS_v03_00(Struct): pass
NVOS54_PARAMETERS_v03_00 = struct_NVOS54_PARAMETERS_v03_00
NvRmctrlCmd = ctypes.c_uint32
struct_NVOS54_PARAMETERS_v03_00.SIZE = 32
struct_NVOS54_PARAMETERS_v03_00._fields_ = ['hClient', 'hObject', 'cmd', 'params', 'paramsSize', 'status']
setattr(struct_NVOS54_PARAMETERS_v03_00, 'hClient', field(0, NvHandle))
setattr(struct_NVOS54_PARAMETERS_v03_00, 'hObject', field(4, NvHandle))
setattr(struct_NVOS54_PARAMETERS_v03_00, 'cmd', field(8, NvRmctrlCmd))
setattr(struct_NVOS54_PARAMETERS_v03_00, 'params', field(16, NvP64))
setattr(struct_NVOS54_PARAMETERS_v03_00, 'paramsSize', field(24, NvU32))
setattr(struct_NVOS54_PARAMETERS_v03_00, 'status', field(28, NvV32))
struct_rpc_rm_api_control_v25_0D.SIZE = 40
struct_rpc_rm_api_control_v25_0D._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v25_0D, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v25_0D, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v25_0D = struct_rpc_rm_api_control_v25_0D
class struct_rpc_rm_api_control_v25_0F(Struct): pass
struct_rpc_rm_api_control_v25_0F.SIZE = 40
struct_rpc_rm_api_control_v25_0F._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v25_0F, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v25_0F, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v25_0F = struct_rpc_rm_api_control_v25_0F
class struct_rpc_rm_api_control_v25_10(Struct): pass
struct_rpc_rm_api_control_v25_10.SIZE = 40
struct_rpc_rm_api_control_v25_10._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v25_10, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v25_10, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v25_10 = struct_rpc_rm_api_control_v25_10
class struct_rpc_rm_api_control_v25_14(Struct): pass
struct_rpc_rm_api_control_v25_14.SIZE = 40
struct_rpc_rm_api_control_v25_14._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v25_14, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v25_14, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v25_14 = struct_rpc_rm_api_control_v25_14
class struct_rpc_rm_api_control_v25_15(Struct): pass
struct_rpc_rm_api_control_v25_15.SIZE = 40
struct_rpc_rm_api_control_v25_15._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v25_15, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v25_15, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v25_15 = struct_rpc_rm_api_control_v25_15
class struct_rpc_rm_api_control_v25_16(Struct): pass
struct_rpc_rm_api_control_v25_16.SIZE = 40
struct_rpc_rm_api_control_v25_16._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v25_16, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v25_16, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v25_16 = struct_rpc_rm_api_control_v25_16
class struct_rpc_rm_api_control_v25_17(Struct): pass
struct_rpc_rm_api_control_v25_17.SIZE = 40
struct_rpc_rm_api_control_v25_17._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v25_17, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v25_17, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v25_17 = struct_rpc_rm_api_control_v25_17
class struct_rpc_rm_api_control_v25_18(Struct): pass
struct_rpc_rm_api_control_v25_18.SIZE = 40
struct_rpc_rm_api_control_v25_18._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v25_18, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v25_18, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v25_18 = struct_rpc_rm_api_control_v25_18
class struct_rpc_rm_api_control_v25_19(Struct): pass
struct_rpc_rm_api_control_v25_19.SIZE = 40
struct_rpc_rm_api_control_v25_19._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v25_19, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v25_19, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v25_19 = struct_rpc_rm_api_control_v25_19
class struct_rpc_rm_api_control_v25_1A(Struct): pass
struct_rpc_rm_api_control_v25_1A.SIZE = 40
struct_rpc_rm_api_control_v25_1A._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v25_1A, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v25_1A, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v25_1A = struct_rpc_rm_api_control_v25_1A
class struct_rpc_rm_api_control_v27_03(Struct): pass
struct_rpc_rm_api_control_v27_03.SIZE = 40
struct_rpc_rm_api_control_v27_03._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v27_03, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v27_03, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v27_03 = struct_rpc_rm_api_control_v27_03
class struct_rpc_rm_api_control_v29_04(Struct): pass
struct_rpc_rm_api_control_v29_04.SIZE = 40
struct_rpc_rm_api_control_v29_04._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v29_04, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v29_04, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v29_04 = struct_rpc_rm_api_control_v29_04
class struct_rpc_rm_api_control_v29_09(Struct): pass
struct_rpc_rm_api_control_v29_09.SIZE = 40
struct_rpc_rm_api_control_v29_09._fields_ = ['params', 'rm_api_params']
setattr(struct_rpc_rm_api_control_v29_09, 'params', field(0, NVOS54_PARAMETERS_v03_00))
setattr(struct_rpc_rm_api_control_v29_09, 'rm_api_params', field(32, NvP64))
rpc_rm_api_control_v29_09 = struct_rpc_rm_api_control_v29_09
rpc_rm_api_control_v = struct_rpc_rm_api_control_v29_09
class struct_rpc_alloc_share_device_v03_00(Struct): pass
class struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00(Struct): pass
NV_DEVICE_ALLOCATION_PARAMETERS_v03_00 = struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00
struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00.SIZE = 48
struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00._fields_ = ['szName', 'hClientShare', 'hTargetClient', 'hTargetDevice', 'flags', 'vaSpaceSize', 'vaMode', 'vaBase']
setattr(struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00, 'szName', field(0, NvP64))
setattr(struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00, 'hClientShare', field(8, NvHandle))
setattr(struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00, 'hTargetClient', field(12, NvHandle))
setattr(struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00, 'hTargetDevice', field(16, NvHandle))
setattr(struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00, 'flags', field(20, NvV32))
setattr(struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00, 'vaSpaceSize', field(24, NvU64))
setattr(struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00, 'vaMode', field(32, NvV32))
setattr(struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00, 'vaBase', field(40, NvU64))
struct_rpc_alloc_share_device_v03_00.SIZE = 64
struct_rpc_alloc_share_device_v03_00._fields_ = ['hClient', 'hDevice', 'hClass', 'params']
setattr(struct_rpc_alloc_share_device_v03_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_alloc_share_device_v03_00, 'hDevice', field(4, NvHandle))
setattr(struct_rpc_alloc_share_device_v03_00, 'hClass', field(8, NvU32))
setattr(struct_rpc_alloc_share_device_v03_00, 'params', field(16, NV_DEVICE_ALLOCATION_PARAMETERS_v03_00))
rpc_alloc_share_device_v03_00 = struct_rpc_alloc_share_device_v03_00
rpc_alloc_share_device_v = struct_rpc_alloc_share_device_v03_00
class struct_rpc_get_engine_utilization_v1F_0E(Struct): pass
class union_vgpuGetEngineUtilization_data_v1F_0E(Union): pass
vgpuGetEngineUtilization_data_v1F_0E = union_vgpuGetEngineUtilization_data_v1F_0E
class struct_NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00(Struct): pass
NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00 = struct_NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00
enum_NV2080_CTRL_CMD_PERF_VID_ENG = CEnum(ctypes.c_uint32)
NV2080_CTRL_CMD_PERF_VID_ENG_NVENC = enum_NV2080_CTRL_CMD_PERF_VID_ENG.define('NV2080_CTRL_CMD_PERF_VID_ENG_NVENC', 1)
NV2080_CTRL_CMD_PERF_VID_ENG_NVDEC = enum_NV2080_CTRL_CMD_PERF_VID_ENG.define('NV2080_CTRL_CMD_PERF_VID_ENG_NVDEC', 2)
NV2080_CTRL_CMD_PERF_VID_ENG_NVJPG = enum_NV2080_CTRL_CMD_PERF_VID_ENG.define('NV2080_CTRL_CMD_PERF_VID_ENG_NVJPG', 3)
NV2080_CTRL_CMD_PERF_VID_ENG_NVOFA = enum_NV2080_CTRL_CMD_PERF_VID_ENG.define('NV2080_CTRL_CMD_PERF_VID_ENG_NVOFA', 4)

NV2080_CTRL_CMD_PERF_VID_ENG = enum_NV2080_CTRL_CMD_PERF_VID_ENG
struct_NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00.SIZE = 12
struct_NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00._fields_ = ['engineType', 'clkPercentBusy', 'samplingPeriodUs']
setattr(struct_NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00, 'engineType', field(0, NV2080_CTRL_CMD_PERF_VID_ENG))
setattr(struct_NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00, 'clkPercentBusy', field(4, NvU32))
setattr(struct_NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00, 'samplingPeriodUs', field(8, NvU32))
class struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C(Struct): pass
NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C = struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C
struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C.SIZE = 12
struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C._fields_ = ['gpuId', 'vmPid', 'state']
setattr(struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C, 'gpuId', field(0, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C, 'vmPid', field(4, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C, 'state', field(8, NvU32))
class struct_NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C(Struct): pass
NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C = struct_NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C
struct_NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C.SIZE = 12
struct_NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C._fields_ = ['gpuId', 'vmPid', 'newState']
setattr(struct_NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C, 'gpuId', field(0, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C, 'vmPid', field(4, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C, 'newState', field(8, NvU32))
class struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C(Struct): pass
NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C = struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C
struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C.SIZE = 4016
struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C._fields_ = ['gpuId', 'vmPid', 'passIndex', 'pidCount', 'pidTable']
setattr(struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C, 'gpuId', field(0, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C, 'vmPid', field(4, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C, 'passIndex', field(8, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C, 'pidCount', field(12, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C, 'pidTable', field(16, Array(NvU32, 1000)))
class struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C(Struct): pass
NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C = struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C
struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C.SIZE = 48
struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C._fields_ = ['gpuId', 'pid', 'subPid', 'gpuUtil', 'fbUtil', 'maxFbUsage', 'startTime', 'endTime']
setattr(struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C, 'gpuId', field(0, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C, 'pid', field(4, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C, 'subPid', field(8, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C, 'gpuUtil', field(12, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C, 'fbUtil', field(16, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C, 'maxFbUsage', field(24, NvU64))
setattr(struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C, 'startTime', field(32, NvU64))
setattr(struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C, 'endTime', field(40, NvU64))
class struct_NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C(Struct): pass
NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C = struct_NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C
struct_NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C.SIZE = 8
struct_NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C._fields_ = ['gpuId', 'vmPid']
setattr(struct_NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C, 'gpuId', field(0, NvU32))
setattr(struct_NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C, 'vmPid', field(4, NvU32))
class struct_NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E(Struct): pass
NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E = struct_NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E
class struct_NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00(Struct): pass
NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00 = struct_NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00
struct_NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00.SIZE = 12
struct_NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00._fields_ = ['util', 'procId', 'subProcessID']
setattr(struct_NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00, 'util', field(0, NvU32))
setattr(struct_NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00, 'procId', field(4, NvU32))
setattr(struct_NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00, 'subProcessID', field(8, NvU32))
struct_NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E.SIZE = 56
struct_NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E._fields_ = ['timeStamp', 'fb', 'gr', 'nvenc', 'nvdec']
setattr(struct_NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E, 'timeStamp', field(0, NvU64))
setattr(struct_NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E, 'fb', field(8, NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00))
setattr(struct_NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E, 'gr', field(20, NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00))
setattr(struct_NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E, 'nvenc', field(32, NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00))
setattr(struct_NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E, 'nvdec', field(44, NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00))
union_vgpuGetEngineUtilization_data_v1F_0E.SIZE = 4032
union_vgpuGetEngineUtilization_data_v1F_0E._fields_ = ['vidPerfmonSample', 'getAccountingState', 'setAccountingState', 'getAccountingPidList', 'procAccountingInfo', 'clearAccountingInfo', 'gpumonPerfmonsampleV2']
setattr(union_vgpuGetEngineUtilization_data_v1F_0E, 'vidPerfmonSample', field(0, NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00))
setattr(union_vgpuGetEngineUtilization_data_v1F_0E, 'getAccountingState', field(0, NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C))
setattr(union_vgpuGetEngineUtilization_data_v1F_0E, 'setAccountingState', field(0, NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C))
setattr(union_vgpuGetEngineUtilization_data_v1F_0E, 'getAccountingPidList', field(0, NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C))
setattr(union_vgpuGetEngineUtilization_data_v1F_0E, 'procAccountingInfo', field(0, NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C))
setattr(union_vgpuGetEngineUtilization_data_v1F_0E, 'clearAccountingInfo', field(0, NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C))
setattr(union_vgpuGetEngineUtilization_data_v1F_0E, 'gpumonPerfmonsampleV2', field(0, Array(NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E, 72)))
struct_rpc_get_engine_utilization_v1F_0E.SIZE = 4048
struct_rpc_get_engine_utilization_v1F_0E._fields_ = ['hClient', 'hObject', 'cmd', 'params']
setattr(struct_rpc_get_engine_utilization_v1F_0E, 'hClient', field(0, NvHandle))
setattr(struct_rpc_get_engine_utilization_v1F_0E, 'hObject', field(4, NvHandle))
setattr(struct_rpc_get_engine_utilization_v1F_0E, 'cmd', field(8, NvU32))
setattr(struct_rpc_get_engine_utilization_v1F_0E, 'params', field(16, vgpuGetEngineUtilization_data_v1F_0E))
rpc_get_engine_utilization_v1F_0E = struct_rpc_get_engine_utilization_v1F_0E
rpc_get_engine_utilization_v = struct_rpc_get_engine_utilization_v1F_0E
class struct_rpc_perf_get_level_info_v03_00(Struct): pass
struct_rpc_perf_get_level_info_v03_00.SIZE = 24
struct_rpc_perf_get_level_info_v03_00._fields_ = ['hClient', 'hObject', 'level', 'flags', 'perfGetClkInfoListSize', 'param_size', 'params']
setattr(struct_rpc_perf_get_level_info_v03_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_perf_get_level_info_v03_00, 'hObject', field(4, NvHandle))
setattr(struct_rpc_perf_get_level_info_v03_00, 'level', field(8, NvU32))
setattr(struct_rpc_perf_get_level_info_v03_00, 'flags', field(12, NvU32))
setattr(struct_rpc_perf_get_level_info_v03_00, 'perfGetClkInfoListSize', field(16, NvU32))
setattr(struct_rpc_perf_get_level_info_v03_00, 'param_size', field(20, NvU32))
setattr(struct_rpc_perf_get_level_info_v03_00, 'params', field(24, Array(NvU32, 0)))
rpc_perf_get_level_info_v03_00 = struct_rpc_perf_get_level_info_v03_00
rpc_perf_get_level_info_v = struct_rpc_perf_get_level_info_v03_00
class struct_rpc_set_surface_properties_v07_07(Struct): pass
class struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07(Struct): pass
NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07 = struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07
struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07.SIZE = 72
struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07._fields_ = ['headIndex', 'isPrimary', 'offset', 'surfaceType', 'surfaceBlockHeight', 'surfacePitch', 'surfaceFormat', 'surfaceWidth', 'surfaceHeight', 'rectX', 'rectY', 'rectWidth', 'rectHeight', 'surfaceSize', 'surfaceKind', 'hHwResDevice', 'hHwResHandle', 'effectiveFbPageSize']
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'headIndex', field(0, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'isPrimary', field(4, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'offset', field(8, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'surfaceType', field(12, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'surfaceBlockHeight', field(16, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'surfacePitch', field(20, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'surfaceFormat', field(24, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'surfaceWidth', field(28, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'surfaceHeight', field(32, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'rectX', field(36, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'rectY', field(40, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'rectWidth', field(44, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'rectHeight', field(48, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'surfaceSize', field(52, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'surfaceKind', field(56, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'hHwResDevice', field(60, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'hHwResHandle', field(64, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 'effectiveFbPageSize', field(68, NvU32))
struct_rpc_set_surface_properties_v07_07.SIZE = 76
struct_rpc_set_surface_properties_v07_07._fields_ = ['hClient', 'params']
setattr(struct_rpc_set_surface_properties_v07_07, 'hClient', field(0, NvHandle))
setattr(struct_rpc_set_surface_properties_v07_07, 'params', field(4, NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07))
rpc_set_surface_properties_v07_07 = struct_rpc_set_surface_properties_v07_07
rpc_set_surface_properties_v = struct_rpc_set_surface_properties_v07_07
class struct_rpc_cleanup_surface_v03_00(Struct): pass
class struct_NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00(Struct): pass
NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00 = struct_NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00
struct_NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00.SIZE = 8
struct_NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00._fields_ = ['headIndex', 'blankingEnabled']
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00, 'headIndex', field(0, NvU32))
setattr(struct_NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00, 'blankingEnabled', field(4, NvU32))
struct_rpc_cleanup_surface_v03_00.SIZE = 8
struct_rpc_cleanup_surface_v03_00._fields_ = ['params']
setattr(struct_rpc_cleanup_surface_v03_00, 'params', field(0, NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00))
rpc_cleanup_surface_v03_00 = struct_rpc_cleanup_surface_v03_00
rpc_cleanup_surface_v = struct_rpc_cleanup_surface_v03_00
class struct_rpc_unloading_guest_driver_v1F_07(Struct): pass
struct_rpc_unloading_guest_driver_v1F_07.SIZE = 8
struct_rpc_unloading_guest_driver_v1F_07._fields_ = ['bInPMTransition', 'bGc6Entering', 'newLevel']
setattr(struct_rpc_unloading_guest_driver_v1F_07, 'bInPMTransition', field(0, NvBool))
setattr(struct_rpc_unloading_guest_driver_v1F_07, 'bGc6Entering', field(1, NvBool))
setattr(struct_rpc_unloading_guest_driver_v1F_07, 'newLevel', field(4, NvU32))
rpc_unloading_guest_driver_v1F_07 = struct_rpc_unloading_guest_driver_v1F_07
rpc_unloading_guest_driver_v = struct_rpc_unloading_guest_driver_v1F_07
class struct_rpc_gpu_exec_reg_ops_v12_01(Struct): pass
class struct_gpu_exec_reg_ops_v12_01(Struct): pass
gpu_exec_reg_ops_v12_01 = struct_gpu_exec_reg_ops_v12_01
class struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01(Struct): pass
NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01 = struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01
class struct_NV2080_CTRL_GR_ROUTE_INFO_v12_01(Struct): pass
NV2080_CTRL_GR_ROUTE_INFO_v12_01 = struct_NV2080_CTRL_GR_ROUTE_INFO_v12_01
struct_NV2080_CTRL_GR_ROUTE_INFO_v12_01.SIZE = 16
struct_NV2080_CTRL_GR_ROUTE_INFO_v12_01._fields_ = ['flags', 'route']
setattr(struct_NV2080_CTRL_GR_ROUTE_INFO_v12_01, 'flags', field(0, NvU32))
setattr(struct_NV2080_CTRL_GR_ROUTE_INFO_v12_01, 'route', field(8, NvU64))
struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01.SIZE = 48
struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01._fields_ = ['hClientTarget', 'hChannelTarget', 'reserved00', 'regOpCount', 'grRouteInfo', 'regOps']
setattr(struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01, 'hClientTarget', field(0, NvHandle))
setattr(struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01, 'hChannelTarget', field(4, NvHandle))
setattr(struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01, 'reserved00', field(8, Array(NvU32, 3)))
setattr(struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01, 'regOpCount', field(20, NvU32))
setattr(struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01, 'grRouteInfo', field(24, NV2080_CTRL_GR_ROUTE_INFO_v12_01))
setattr(struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01, 'regOps', field(40, NvP64))
class struct_NV2080_CTRL_GPU_REG_OP_v03_00(Struct): pass
NV2080_CTRL_GPU_REG_OP_v03_00 = struct_NV2080_CTRL_GPU_REG_OP_v03_00
struct_NV2080_CTRL_GPU_REG_OP_v03_00.SIZE = 32
struct_NV2080_CTRL_GPU_REG_OP_v03_00._fields_ = ['regOp', 'regType', 'regStatus', 'regQuad', 'regGroupMask', 'regSubGroupMask', 'regOffset', 'regValueHi', 'regValueLo', 'regAndNMaskHi', 'regAndNMaskLo']
setattr(struct_NV2080_CTRL_GPU_REG_OP_v03_00, 'regOp', field(0, NvU8))
setattr(struct_NV2080_CTRL_GPU_REG_OP_v03_00, 'regType', field(1, NvU8))
setattr(struct_NV2080_CTRL_GPU_REG_OP_v03_00, 'regStatus', field(2, NvU8))
setattr(struct_NV2080_CTRL_GPU_REG_OP_v03_00, 'regQuad', field(3, NvU8))
setattr(struct_NV2080_CTRL_GPU_REG_OP_v03_00, 'regGroupMask', field(4, NvU32))
setattr(struct_NV2080_CTRL_GPU_REG_OP_v03_00, 'regSubGroupMask', field(8, NvU32))
setattr(struct_NV2080_CTRL_GPU_REG_OP_v03_00, 'regOffset', field(12, NvU32))
setattr(struct_NV2080_CTRL_GPU_REG_OP_v03_00, 'regValueHi', field(16, NvU32))
setattr(struct_NV2080_CTRL_GPU_REG_OP_v03_00, 'regValueLo', field(20, NvU32))
setattr(struct_NV2080_CTRL_GPU_REG_OP_v03_00, 'regAndNMaskHi', field(24, NvU32))
setattr(struct_NV2080_CTRL_GPU_REG_OP_v03_00, 'regAndNMaskLo', field(28, NvU32))
struct_gpu_exec_reg_ops_v12_01.SIZE = 48
struct_gpu_exec_reg_ops_v12_01._fields_ = ['reg_op_params', 'operations']
setattr(struct_gpu_exec_reg_ops_v12_01, 'reg_op_params', field(0, NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01))
setattr(struct_gpu_exec_reg_ops_v12_01, 'operations', field(48, Array(NV2080_CTRL_GPU_REG_OP_v03_00, 0)))
struct_rpc_gpu_exec_reg_ops_v12_01.SIZE = 56
struct_rpc_gpu_exec_reg_ops_v12_01._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_gpu_exec_reg_ops_v12_01, 'hClient', field(0, NvHandle))
setattr(struct_rpc_gpu_exec_reg_ops_v12_01, 'hObject', field(4, NvHandle))
setattr(struct_rpc_gpu_exec_reg_ops_v12_01, 'params', field(8, gpu_exec_reg_ops_v12_01))
rpc_gpu_exec_reg_ops_v12_01 = struct_rpc_gpu_exec_reg_ops_v12_01
rpc_gpu_exec_reg_ops_v = struct_rpc_gpu_exec_reg_ops_v12_01
class struct_rpc_get_static_data_v25_0E(Struct): pass
struct_rpc_get_static_data_v25_0E.SIZE = 8
struct_rpc_get_static_data_v25_0E._fields_ = ['offset', 'size', 'payload']
setattr(struct_rpc_get_static_data_v25_0E, 'offset', field(0, NvU32))
setattr(struct_rpc_get_static_data_v25_0E, 'size', field(4, NvU32))
setattr(struct_rpc_get_static_data_v25_0E, 'payload', field(8, Array(NvU8, 0)))
rpc_get_static_data_v25_0E = struct_rpc_get_static_data_v25_0E
class struct_rpc_get_static_data_v27_01(Struct): pass
struct_rpc_get_static_data_v27_01.SIZE = 8
struct_rpc_get_static_data_v27_01._fields_ = ['offset', 'size', 'payload']
setattr(struct_rpc_get_static_data_v27_01, 'offset', field(0, NvU32))
setattr(struct_rpc_get_static_data_v27_01, 'size', field(4, NvU32))
setattr(struct_rpc_get_static_data_v27_01, 'payload', field(8, Array(NvU8, 0)))
rpc_get_static_data_v27_01 = struct_rpc_get_static_data_v27_01
rpc_get_static_data_v = struct_rpc_get_static_data_v27_01
class struct_rpc_get_consolidated_gr_static_info_v1B_04(Struct): pass
struct_rpc_get_consolidated_gr_static_info_v1B_04.SIZE = 8
struct_rpc_get_consolidated_gr_static_info_v1B_04._fields_ = ['offset', 'size', 'payload']
setattr(struct_rpc_get_consolidated_gr_static_info_v1B_04, 'offset', field(0, NvU32))
setattr(struct_rpc_get_consolidated_gr_static_info_v1B_04, 'size', field(4, NvU32))
setattr(struct_rpc_get_consolidated_gr_static_info_v1B_04, 'payload', field(8, Array(NvU8, 0)))
rpc_get_consolidated_gr_static_info_v1B_04 = struct_rpc_get_consolidated_gr_static_info_v1B_04
rpc_get_consolidated_gr_static_info_v = struct_rpc_get_consolidated_gr_static_info_v1B_04
class struct_rpc_set_page_directory_v1E_05(Struct): pass
class struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05(Struct): pass
NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05 = struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05
struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05.SIZE = 32
struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05._fields_ = ['physAddress', 'numEntries', 'flags', 'hVASpace', 'chId', 'subDeviceId', 'pasid']
setattr(struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05, 'physAddress', field(0, NvU64))
setattr(struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05, 'numEntries', field(8, NvU32))
setattr(struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05, 'flags', field(12, NvU32))
setattr(struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05, 'hVASpace', field(16, NvHandle))
setattr(struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05, 'chId', field(20, NvU32))
setattr(struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05, 'subDeviceId', field(24, NvU32))
setattr(struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05, 'pasid', field(28, NvU32))
struct_rpc_set_page_directory_v1E_05.SIZE = 48
struct_rpc_set_page_directory_v1E_05._fields_ = ['hClient', 'hDevice', 'pasid', 'params']
setattr(struct_rpc_set_page_directory_v1E_05, 'hClient', field(0, NvHandle))
setattr(struct_rpc_set_page_directory_v1E_05, 'hDevice', field(4, NvHandle))
setattr(struct_rpc_set_page_directory_v1E_05, 'pasid', field(8, NvU32))
setattr(struct_rpc_set_page_directory_v1E_05, 'params', field(16, NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05))
rpc_set_page_directory_v1E_05 = struct_rpc_set_page_directory_v1E_05
rpc_set_page_directory_v = struct_rpc_set_page_directory_v1E_05
class struct_rpc_unset_page_directory_v1E_05(Struct): pass
class struct_NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05(Struct): pass
NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05 = struct_NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05
struct_NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05.SIZE = 8
struct_NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05._fields_ = ['hVASpace', 'subDeviceId']
setattr(struct_NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05, 'hVASpace', field(0, NvHandle))
setattr(struct_NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05, 'subDeviceId', field(4, NvU32))
struct_rpc_unset_page_directory_v1E_05.SIZE = 16
struct_rpc_unset_page_directory_v1E_05._fields_ = ['hClient', 'hDevice', 'params']
setattr(struct_rpc_unset_page_directory_v1E_05, 'hClient', field(0, NvHandle))
setattr(struct_rpc_unset_page_directory_v1E_05, 'hDevice', field(4, NvHandle))
setattr(struct_rpc_unset_page_directory_v1E_05, 'params', field(8, NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05))
rpc_unset_page_directory_v1E_05 = struct_rpc_unset_page_directory_v1E_05
rpc_unset_page_directory_v = struct_rpc_unset_page_directory_v1E_05
class struct_rpc_get_gsp_static_info_v14_00(Struct): pass
struct_rpc_get_gsp_static_info_v14_00.SIZE = 4
struct_rpc_get_gsp_static_info_v14_00._fields_ = ['data']
setattr(struct_rpc_get_gsp_static_info_v14_00, 'data', field(0, NvU32))
rpc_get_gsp_static_info_v14_00 = struct_rpc_get_gsp_static_info_v14_00
rpc_get_gsp_static_info_v = struct_rpc_get_gsp_static_info_v14_00
class struct_rpc_update_bar_pde_v15_00(Struct): pass
class struct_UpdateBarPde_v15_00(Struct): pass
UpdateBarPde_v15_00 = struct_UpdateBarPde_v15_00
struct_UpdateBarPde_v15_00.SIZE = 24
struct_UpdateBarPde_v15_00._fields_ = ['barType', 'entryValue', 'entryLevelShift']
setattr(struct_UpdateBarPde_v15_00, 'barType', field(0, NV_RPC_UPDATE_PDE_BAR_TYPE))
setattr(struct_UpdateBarPde_v15_00, 'entryValue', field(8, NvU64))
setattr(struct_UpdateBarPde_v15_00, 'entryLevelShift', field(16, NvU64))
struct_rpc_update_bar_pde_v15_00.SIZE = 24
struct_rpc_update_bar_pde_v15_00._fields_ = ['info']
setattr(struct_rpc_update_bar_pde_v15_00, 'info', field(0, UpdateBarPde_v15_00))
rpc_update_bar_pde_v15_00 = struct_rpc_update_bar_pde_v15_00
rpc_update_bar_pde_v = struct_rpc_update_bar_pde_v15_00
class struct_rpc_get_encoder_capacity_v07_00(Struct): pass
struct_rpc_get_encoder_capacity_v07_00.SIZE = 12
struct_rpc_get_encoder_capacity_v07_00._fields_ = ['hClient', 'hObject', 'encoderCapacity']
setattr(struct_rpc_get_encoder_capacity_v07_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_get_encoder_capacity_v07_00, 'hObject', field(4, NvHandle))
setattr(struct_rpc_get_encoder_capacity_v07_00, 'encoderCapacity', field(8, NvU32))
rpc_get_encoder_capacity_v07_00 = struct_rpc_get_encoder_capacity_v07_00
rpc_get_encoder_capacity_v = struct_rpc_get_encoder_capacity_v07_00
class struct_rpc_vgpu_pf_reg_read32_v15_00(Struct): pass
struct_rpc_vgpu_pf_reg_read32_v15_00.SIZE = 16
struct_rpc_vgpu_pf_reg_read32_v15_00._fields_ = ['address', 'value', 'grEngId']
setattr(struct_rpc_vgpu_pf_reg_read32_v15_00, 'address', field(0, NvU64))
setattr(struct_rpc_vgpu_pf_reg_read32_v15_00, 'value', field(8, NvU32))
setattr(struct_rpc_vgpu_pf_reg_read32_v15_00, 'grEngId', field(12, NvU32))
rpc_vgpu_pf_reg_read32_v15_00 = struct_rpc_vgpu_pf_reg_read32_v15_00
rpc_vgpu_pf_reg_read32_v = struct_rpc_vgpu_pf_reg_read32_v15_00
class struct_rpc_ctrl_set_vgpu_fb_usage_v1A_08(Struct): pass
class struct_NVA080_CTRL_SET_FB_USAGE_PARAMS_v07_02(Struct): pass
NVA080_CTRL_SET_FB_USAGE_PARAMS_v07_02 = struct_NVA080_CTRL_SET_FB_USAGE_PARAMS_v07_02
struct_NVA080_CTRL_SET_FB_USAGE_PARAMS_v07_02.SIZE = 8
struct_NVA080_CTRL_SET_FB_USAGE_PARAMS_v07_02._fields_ = ['fbUsed']
setattr(struct_NVA080_CTRL_SET_FB_USAGE_PARAMS_v07_02, 'fbUsed', field(0, NvU64))
struct_rpc_ctrl_set_vgpu_fb_usage_v1A_08.SIZE = 8
struct_rpc_ctrl_set_vgpu_fb_usage_v1A_08._fields_ = ['setFbUsage']
setattr(struct_rpc_ctrl_set_vgpu_fb_usage_v1A_08, 'setFbUsage', field(0, NVA080_CTRL_SET_FB_USAGE_PARAMS_v07_02))
rpc_ctrl_set_vgpu_fb_usage_v1A_08 = struct_rpc_ctrl_set_vgpu_fb_usage_v1A_08
rpc_ctrl_set_vgpu_fb_usage_v = struct_rpc_ctrl_set_vgpu_fb_usage_v1A_08
class struct_rpc_ctrl_nvenc_sw_session_update_info_v1A_09(Struct): pass
class struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01(Struct): pass
NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01 = struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01
struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01.SIZE = 32
struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01._fields_ = ['hResolution', 'vResolution', 'averageEncodeLatency', 'averageEncodeFps', 'timestampBufferSize', 'timestampBuffer']
setattr(struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01, 'hResolution', field(0, NvU32))
setattr(struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01, 'vResolution', field(4, NvU32))
setattr(struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01, 'averageEncodeLatency', field(8, NvU32))
setattr(struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01, 'averageEncodeFps', field(12, NvU32))
setattr(struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01, 'timestampBufferSize', field(16, NvU32))
setattr(struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01, 'timestampBuffer', field(24, NvP64))
struct_rpc_ctrl_nvenc_sw_session_update_info_v1A_09.SIZE = 40
struct_rpc_ctrl_nvenc_sw_session_update_info_v1A_09._fields_ = ['hClient', 'hObject', 'nvencSessionUpdate']
setattr(struct_rpc_ctrl_nvenc_sw_session_update_info_v1A_09, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_nvenc_sw_session_update_info_v1A_09, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_nvenc_sw_session_update_info_v1A_09, 'nvencSessionUpdate', field(8, NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01))
rpc_ctrl_nvenc_sw_session_update_info_v1A_09 = struct_rpc_ctrl_nvenc_sw_session_update_info_v1A_09
rpc_ctrl_nvenc_sw_session_update_info_v = struct_rpc_ctrl_nvenc_sw_session_update_info_v1A_09
class struct_rpc_ctrl_reset_channel_v1A_09(Struct): pass
class struct_NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01(Struct): pass
NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01 = struct_NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01
struct_NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01.SIZE = 12
struct_NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01._fields_ = ['engineID', 'subdeviceInstance', 'resetReason']
setattr(struct_NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01, 'engineID', field(0, NvU32))
setattr(struct_NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01, 'subdeviceInstance', field(4, NvU32))
setattr(struct_NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01, 'resetReason', field(8, NvU32))
struct_rpc_ctrl_reset_channel_v1A_09.SIZE = 20
struct_rpc_ctrl_reset_channel_v1A_09._fields_ = ['hClient', 'hObject', 'resetChannel']
setattr(struct_rpc_ctrl_reset_channel_v1A_09, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_reset_channel_v1A_09, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_reset_channel_v1A_09, 'resetChannel', field(8, NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01))
rpc_ctrl_reset_channel_v1A_09 = struct_rpc_ctrl_reset_channel_v1A_09
rpc_ctrl_reset_channel_v = struct_rpc_ctrl_reset_channel_v1A_09
class struct_rpc_ctrl_reset_isolated_channel_v1A_09(Struct): pass
class struct_NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00(Struct): pass
NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00 = struct_NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00
struct_NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00.SIZE = 8
struct_NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00._fields_ = ['exceptType', 'engineID']
setattr(struct_NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00, 'exceptType', field(0, NvU32))
setattr(struct_NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00, 'engineID', field(4, NvU32))
struct_rpc_ctrl_reset_isolated_channel_v1A_09.SIZE = 16
struct_rpc_ctrl_reset_isolated_channel_v1A_09._fields_ = ['hClient', 'hObject', 'resetIsolatedChannel']
setattr(struct_rpc_ctrl_reset_isolated_channel_v1A_09, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_reset_isolated_channel_v1A_09, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_reset_isolated_channel_v1A_09, 'resetIsolatedChannel', field(8, NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00))
rpc_ctrl_reset_isolated_channel_v1A_09 = struct_rpc_ctrl_reset_isolated_channel_v1A_09
rpc_ctrl_reset_isolated_channel_v = struct_rpc_ctrl_reset_isolated_channel_v1A_09
class struct_rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09(Struct): pass
class struct_NV2080_CTRL_CMD_GPU_HANDLE_VF_PRI_FAULT_PARAMS_v18_09(Struct): pass
NV2080_CTRL_CMD_GPU_HANDLE_VF_PRI_FAULT_PARAMS_v18_09 = struct_NV2080_CTRL_CMD_GPU_HANDLE_VF_PRI_FAULT_PARAMS_v18_09
struct_NV2080_CTRL_CMD_GPU_HANDLE_VF_PRI_FAULT_PARAMS_v18_09.SIZE = 4
struct_NV2080_CTRL_CMD_GPU_HANDLE_VF_PRI_FAULT_PARAMS_v18_09._fields_ = ['faultType']
setattr(struct_NV2080_CTRL_CMD_GPU_HANDLE_VF_PRI_FAULT_PARAMS_v18_09, 'faultType', field(0, NvU32))
struct_rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09.SIZE = 12
struct_rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09._fields_ = ['hClient', 'hObject', 'handleVfPriFault']
setattr(struct_rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09, 'handleVfPriFault', field(8, NV2080_CTRL_CMD_GPU_HANDLE_VF_PRI_FAULT_PARAMS_v18_09))
rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09 = struct_rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09
rpc_ctrl_gpu_handle_vf_pri_fault_v = struct_rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09
class struct_rpc_ctrl_perf_boost_v1A_09(Struct): pass
class struct_NV2080_CTRL_PERF_BOOST_PARAMS_v03_00(Struct): pass
NV2080_CTRL_PERF_BOOST_PARAMS_v03_00 = struct_NV2080_CTRL_PERF_BOOST_PARAMS_v03_00
struct_NV2080_CTRL_PERF_BOOST_PARAMS_v03_00.SIZE = 8
struct_NV2080_CTRL_PERF_BOOST_PARAMS_v03_00._fields_ = ['flags', 'duration']
setattr(struct_NV2080_CTRL_PERF_BOOST_PARAMS_v03_00, 'flags', field(0, NvU32))
setattr(struct_NV2080_CTRL_PERF_BOOST_PARAMS_v03_00, 'duration', field(4, NvU32))
struct_rpc_ctrl_perf_boost_v1A_09.SIZE = 16
struct_rpc_ctrl_perf_boost_v1A_09._fields_ = ['hClient', 'hObject', 'perfBoost']
setattr(struct_rpc_ctrl_perf_boost_v1A_09, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_perf_boost_v1A_09, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_perf_boost_v1A_09, 'perfBoost', field(8, NV2080_CTRL_PERF_BOOST_PARAMS_v03_00))
rpc_ctrl_perf_boost_v1A_09 = struct_rpc_ctrl_perf_boost_v1A_09
rpc_ctrl_perf_boost_v = struct_rpc_ctrl_perf_boost_v1A_09
class struct_rpc_ctrl_get_zbc_clear_table_v1A_09(Struct): pass
class struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00(Struct): pass
NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00 = struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00
class struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00(Struct): pass
NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00 = struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00
struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00.SIZE = 40
struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00._fields_ = ['colorFB', 'colorDS', 'depth', 'stencil']
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00, 'colorFB', field(0, Array(NvU32, 4)))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00, 'colorDS', field(16, Array(NvU32, 4)))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00, 'depth', field(32, NvU32))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00, 'stencil', field(36, NvU32))
struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00.SIZE = 56
struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00._fields_ = ['value', 'indexSize', 'indexUsed', 'format', 'valType']
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00, 'value', field(0, NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00, 'indexSize', field(40, NvU32))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00, 'indexUsed', field(44, NvU32))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00, 'format', field(48, NvU32))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00, 'valType', field(52, NvU32))
struct_rpc_ctrl_get_zbc_clear_table_v1A_09.SIZE = 64
struct_rpc_ctrl_get_zbc_clear_table_v1A_09._fields_ = ['hClient', 'hObject', 'getZbcClearTable']
setattr(struct_rpc_ctrl_get_zbc_clear_table_v1A_09, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_get_zbc_clear_table_v1A_09, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_get_zbc_clear_table_v1A_09, 'getZbcClearTable', field(8, NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00))
rpc_ctrl_get_zbc_clear_table_v1A_09 = struct_rpc_ctrl_get_zbc_clear_table_v1A_09
rpc_ctrl_get_zbc_clear_table_v = struct_rpc_ctrl_get_zbc_clear_table_v1A_09
class struct_rpc_ctrl_set_zbc_color_clear_v1A_09(Struct): pass
class struct_NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00(Struct): pass
NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00 = struct_NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00
struct_NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00.SIZE = 36
struct_NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00._fields_ = ['colorFB', 'colorDS', 'format']
setattr(struct_NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00, 'colorFB', field(0, Array(NvU32, 4)))
setattr(struct_NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00, 'colorDS', field(16, Array(NvU32, 4)))
setattr(struct_NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00, 'format', field(32, NvU32))
struct_rpc_ctrl_set_zbc_color_clear_v1A_09.SIZE = 44
struct_rpc_ctrl_set_zbc_color_clear_v1A_09._fields_ = ['hClient', 'hObject', 'setZbcColorClr']
setattr(struct_rpc_ctrl_set_zbc_color_clear_v1A_09, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_set_zbc_color_clear_v1A_09, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_set_zbc_color_clear_v1A_09, 'setZbcColorClr', field(8, NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00))
rpc_ctrl_set_zbc_color_clear_v1A_09 = struct_rpc_ctrl_set_zbc_color_clear_v1A_09
rpc_ctrl_set_zbc_color_clear_v = struct_rpc_ctrl_set_zbc_color_clear_v1A_09
class struct_rpc_ctrl_set_zbc_depth_clear_v1A_09(Struct): pass
class struct_NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00(Struct): pass
NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00 = struct_NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00
struct_NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00.SIZE = 8
struct_NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00._fields_ = ['depth', 'format']
setattr(struct_NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00, 'depth', field(0, NvU32))
setattr(struct_NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00, 'format', field(4, NvU32))
struct_rpc_ctrl_set_zbc_depth_clear_v1A_09.SIZE = 16
struct_rpc_ctrl_set_zbc_depth_clear_v1A_09._fields_ = ['hClient', 'hObject', 'setZbcDepthClr']
setattr(struct_rpc_ctrl_set_zbc_depth_clear_v1A_09, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_set_zbc_depth_clear_v1A_09, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_set_zbc_depth_clear_v1A_09, 'setZbcDepthClr', field(8, NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00))
rpc_ctrl_set_zbc_depth_clear_v1A_09 = struct_rpc_ctrl_set_zbc_depth_clear_v1A_09
rpc_ctrl_set_zbc_depth_clear_v = struct_rpc_ctrl_set_zbc_depth_clear_v1A_09
class struct_rpc_ctrl_set_zbc_stencil_clear_v27_06(Struct): pass
class struct_NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06(Struct): pass
NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06 = struct_NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06
struct_NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06.SIZE = 12
struct_NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06._fields_ = ['stencil', 'format', 'bSkipL2Table']
setattr(struct_NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06, 'stencil', field(0, NvU32))
setattr(struct_NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06, 'format', field(4, NvU32))
setattr(struct_NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06, 'bSkipL2Table', field(8, NvBool))
struct_rpc_ctrl_set_zbc_stencil_clear_v27_06.SIZE = 20
struct_rpc_ctrl_set_zbc_stencil_clear_v27_06._fields_ = ['hClient', 'hObject', 'setZbcStencilClr']
setattr(struct_rpc_ctrl_set_zbc_stencil_clear_v27_06, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_set_zbc_stencil_clear_v27_06, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_set_zbc_stencil_clear_v27_06, 'setZbcStencilClr', field(8, NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06))
rpc_ctrl_set_zbc_stencil_clear_v27_06 = struct_rpc_ctrl_set_zbc_stencil_clear_v27_06
rpc_ctrl_set_zbc_stencil_clear_v = struct_rpc_ctrl_set_zbc_stencil_clear_v27_06
class struct_rpc_ctrl_gpfifo_schedule_v1A_0A(Struct): pass
class struct_NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_v03_00(Struct): pass
NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_v03_00 = struct_NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_v03_00
struct_NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_v03_00.SIZE = 1
struct_NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_v03_00._fields_ = ['bEnable']
setattr(struct_NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_v03_00, 'bEnable', field(0, NvBool))
struct_rpc_ctrl_gpfifo_schedule_v1A_0A.SIZE = 16
struct_rpc_ctrl_gpfifo_schedule_v1A_0A._fields_ = ['hClient', 'hObject', 'cmd', 'gpfifoSchedule']
setattr(struct_rpc_ctrl_gpfifo_schedule_v1A_0A, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gpfifo_schedule_v1A_0A, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gpfifo_schedule_v1A_0A, 'cmd', field(8, NvU32))
setattr(struct_rpc_ctrl_gpfifo_schedule_v1A_0A, 'gpfifoSchedule', field(12, NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_v03_00))
rpc_ctrl_gpfifo_schedule_v1A_0A = struct_rpc_ctrl_gpfifo_schedule_v1A_0A
rpc_ctrl_gpfifo_schedule_v = struct_rpc_ctrl_gpfifo_schedule_v1A_0A
class struct_rpc_ctrl_set_timeslice_v1A_0A(Struct): pass
class struct_NVA06C_CTRL_TIMESLICE_PARAMS_v06_00(Struct): pass
NVA06C_CTRL_TIMESLICE_PARAMS_v06_00 = struct_NVA06C_CTRL_TIMESLICE_PARAMS_v06_00
struct_NVA06C_CTRL_TIMESLICE_PARAMS_v06_00.SIZE = 8
struct_NVA06C_CTRL_TIMESLICE_PARAMS_v06_00._fields_ = ['timesliceUs']
setattr(struct_NVA06C_CTRL_TIMESLICE_PARAMS_v06_00, 'timesliceUs', field(0, NvU64))
struct_rpc_ctrl_set_timeslice_v1A_0A.SIZE = 16
struct_rpc_ctrl_set_timeslice_v1A_0A._fields_ = ['hClient', 'hObject', 'setTimeSlice']
setattr(struct_rpc_ctrl_set_timeslice_v1A_0A, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_set_timeslice_v1A_0A, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_set_timeslice_v1A_0A, 'setTimeSlice', field(8, NVA06C_CTRL_TIMESLICE_PARAMS_v06_00))
rpc_ctrl_set_timeslice_v1A_0A = struct_rpc_ctrl_set_timeslice_v1A_0A
rpc_ctrl_set_timeslice_v = struct_rpc_ctrl_set_timeslice_v1A_0A
class struct_rpc_ctrl_fifo_disable_channels_v1A_0A(Struct): pass
class struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00(Struct): pass
NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00 = struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00
struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00.SIZE = 536
struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00._fields_ = ['bDisable', 'numChannels', 'bOnlyDisableScheduling', 'bRewindGpPut', 'pRunlistPreemptEvent', 'hClientList', 'hChannelList']
setattr(struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00, 'bDisable', field(0, NvBool))
setattr(struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00, 'numChannels', field(4, NvU32))
setattr(struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00, 'bOnlyDisableScheduling', field(8, NvBool))
setattr(struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00, 'bRewindGpPut', field(9, NvBool))
setattr(struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00, 'pRunlistPreemptEvent', field(16, NvP64))
setattr(struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00, 'hClientList', field(24, Array(NvHandle, 64)))
setattr(struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00, 'hChannelList', field(280, Array(NvHandle, 64)))
struct_rpc_ctrl_fifo_disable_channels_v1A_0A.SIZE = 544
struct_rpc_ctrl_fifo_disable_channels_v1A_0A._fields_ = ['hClient', 'hObject', 'fifoDisableChannels']
setattr(struct_rpc_ctrl_fifo_disable_channels_v1A_0A, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_fifo_disable_channels_v1A_0A, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_fifo_disable_channels_v1A_0A, 'fifoDisableChannels', field(8, NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00))
rpc_ctrl_fifo_disable_channels_v1A_0A = struct_rpc_ctrl_fifo_disable_channels_v1A_0A
rpc_ctrl_fifo_disable_channels_v = struct_rpc_ctrl_fifo_disable_channels_v1A_0A
class struct_rpc_ctrl_preempt_v1A_0A(Struct): pass
class struct_NVA06C_CTRL_PREEMPT_PARAMS_v09_0A(Struct): pass
NVA06C_CTRL_PREEMPT_PARAMS_v09_0A = struct_NVA06C_CTRL_PREEMPT_PARAMS_v09_0A
struct_NVA06C_CTRL_PREEMPT_PARAMS_v09_0A.SIZE = 8
struct_NVA06C_CTRL_PREEMPT_PARAMS_v09_0A._fields_ = ['bWait', 'bManualTimeout', 'timeoutUs']
setattr(struct_NVA06C_CTRL_PREEMPT_PARAMS_v09_0A, 'bWait', field(0, NvBool))
setattr(struct_NVA06C_CTRL_PREEMPT_PARAMS_v09_0A, 'bManualTimeout', field(1, NvBool))
setattr(struct_NVA06C_CTRL_PREEMPT_PARAMS_v09_0A, 'timeoutUs', field(4, NvU32))
struct_rpc_ctrl_preempt_v1A_0A.SIZE = 16
struct_rpc_ctrl_preempt_v1A_0A._fields_ = ['hClient', 'hObject', 'cmdPreempt']
setattr(struct_rpc_ctrl_preempt_v1A_0A, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_preempt_v1A_0A, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_preempt_v1A_0A, 'cmdPreempt', field(8, NVA06C_CTRL_PREEMPT_PARAMS_v09_0A))
rpc_ctrl_preempt_v1A_0A = struct_rpc_ctrl_preempt_v1A_0A
rpc_ctrl_preempt_v = struct_rpc_ctrl_preempt_v1A_0A
class struct_rpc_ctrl_set_tsg_interleave_level_v1A_0A(Struct): pass
class struct_NVA06C_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02(Struct): pass
NVA06C_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02 = struct_NVA06C_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02
struct_NVA06C_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02.SIZE = 4
struct_NVA06C_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02._fields_ = ['tsgInterleaveLevel']
setattr(struct_NVA06C_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02, 'tsgInterleaveLevel', field(0, NvU32))
struct_rpc_ctrl_set_tsg_interleave_level_v1A_0A.SIZE = 12
struct_rpc_ctrl_set_tsg_interleave_level_v1A_0A._fields_ = ['hClient', 'hObject', 'interleaveLevelTSG']
setattr(struct_rpc_ctrl_set_tsg_interleave_level_v1A_0A, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_set_tsg_interleave_level_v1A_0A, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_set_tsg_interleave_level_v1A_0A, 'interleaveLevelTSG', field(8, NVA06C_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02))
rpc_ctrl_set_tsg_interleave_level_v1A_0A = struct_rpc_ctrl_set_tsg_interleave_level_v1A_0A
rpc_ctrl_set_tsg_interleave_level_v = struct_rpc_ctrl_set_tsg_interleave_level_v1A_0A
class struct_rpc_ctrl_set_channel_interleave_level_v1A_0A(Struct): pass
class struct_NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02(Struct): pass
NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02 = struct_NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02
struct_NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02.SIZE = 4
struct_NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02._fields_ = ['channelInterleaveLevel']
setattr(struct_NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02, 'channelInterleaveLevel', field(0, NvU32))
struct_rpc_ctrl_set_channel_interleave_level_v1A_0A.SIZE = 12
struct_rpc_ctrl_set_channel_interleave_level_v1A_0A._fields_ = ['hClient', 'hObject', 'interleaveLevelChannel']
setattr(struct_rpc_ctrl_set_channel_interleave_level_v1A_0A, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_set_channel_interleave_level_v1A_0A, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_set_channel_interleave_level_v1A_0A, 'interleaveLevelChannel', field(8, NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02))
rpc_ctrl_set_channel_interleave_level_v1A_0A = struct_rpc_ctrl_set_channel_interleave_level_v1A_0A
rpc_ctrl_set_channel_interleave_level_v = struct_rpc_ctrl_set_channel_interleave_level_v1A_0A
class struct_rpc_ctrl_gr_ctxsw_preemption_bind_v1A_0E(Struct): pass
class struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01(Struct): pass
NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01 = struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01
struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01.SIZE = 104
struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01._fields_ = ['flags', 'hClient', 'hChannel', 'vMemPtrs', 'gfxpPreemptMode', 'cilpPreemptMode', 'grRouteInfo']
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01, 'flags', field(0, NvU32))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01, 'hClient', field(4, NvHandle))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01, 'hChannel', field(8, NvHandle))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01, 'vMemPtrs', field(16, Array(NvU64, 8)))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01, 'gfxpPreemptMode', field(80, NvU32))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01, 'cilpPreemptMode', field(84, NvU32))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01, 'grRouteInfo', field(88, NV2080_CTRL_GR_ROUTE_INFO_v12_01))
struct_rpc_ctrl_gr_ctxsw_preemption_bind_v1A_0E.SIZE = 112
struct_rpc_ctrl_gr_ctxsw_preemption_bind_v1A_0E._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_gr_ctxsw_preemption_bind_v1A_0E, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gr_ctxsw_preemption_bind_v1A_0E, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gr_ctxsw_preemption_bind_v1A_0E, 'ctrlParams', field(8, NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01))
rpc_ctrl_gr_ctxsw_preemption_bind_v1A_0E = struct_rpc_ctrl_gr_ctxsw_preemption_bind_v1A_0E
class struct_rpc_ctrl_gr_ctxsw_preemption_bind_v28_07(Struct): pass
class struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07(Struct): pass
NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07 = struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07
struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07.SIZE = 112
struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07._fields_ = ['flags', 'hClient', 'hChannel', 'vMemPtrs', 'gfxpPreemptMode', 'cilpPreemptMode', 'grRouteInfo']
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07, 'flags', field(0, NvU32))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07, 'hClient', field(4, NvHandle))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07, 'hChannel', field(8, NvHandle))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07, 'vMemPtrs', field(16, Array(NvU64, 9)))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07, 'gfxpPreemptMode', field(88, NvU32))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07, 'cilpPreemptMode', field(92, NvU32))
setattr(struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07, 'grRouteInfo', field(96, NV2080_CTRL_GR_ROUTE_INFO_v12_01))
struct_rpc_ctrl_gr_ctxsw_preemption_bind_v28_07.SIZE = 120
struct_rpc_ctrl_gr_ctxsw_preemption_bind_v28_07._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_gr_ctxsw_preemption_bind_v28_07, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gr_ctxsw_preemption_bind_v28_07, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gr_ctxsw_preemption_bind_v28_07, 'ctrlParams', field(8, NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07))
rpc_ctrl_gr_ctxsw_preemption_bind_v28_07 = struct_rpc_ctrl_gr_ctxsw_preemption_bind_v28_07
rpc_ctrl_gr_ctxsw_preemption_bind_v = struct_rpc_ctrl_gr_ctxsw_preemption_bind_v28_07
class struct_rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E(Struct): pass
class struct_NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01(Struct): pass
NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01 = struct_NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01
struct_NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01.SIZE = 32
struct_NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01._fields_ = ['flags', 'hChannel', 'gfxpPreemptMode', 'cilpPreemptMode', 'grRouteInfo']
setattr(struct_NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01, 'flags', field(0, NvU32))
setattr(struct_NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01, 'hChannel', field(4, NvHandle))
setattr(struct_NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01, 'gfxpPreemptMode', field(8, NvU32))
setattr(struct_NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01, 'cilpPreemptMode', field(12, NvU32))
setattr(struct_NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01, 'grRouteInfo', field(16, NV2080_CTRL_GR_ROUTE_INFO_v12_01))
struct_rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E.SIZE = 40
struct_rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E, 'ctrlParams', field(8, NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01))
rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E = struct_rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E
rpc_ctrl_gr_set_ctxsw_preemption_mode_v = struct_rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E
class struct_rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E(Struct): pass
class struct_NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00(Struct): pass
NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00 = struct_NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00
struct_NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00.SIZE = 24
struct_NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00._fields_ = ['hClient', 'hChannel', 'vMemPtr', 'zcullMode']
setattr(struct_NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00, 'hClient', field(0, NvHandle))
setattr(struct_NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00, 'hChannel', field(4, NvHandle))
setattr(struct_NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00, 'vMemPtr', field(8, NvU64))
setattr(struct_NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00, 'zcullMode', field(16, NvU32))
struct_rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E.SIZE = 32
struct_rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E, 'ctrlParams', field(8, NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00))
rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E = struct_rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E
rpc_ctrl_gr_ctxsw_zcull_bind_v = struct_rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E
class struct_rpc_ctrl_gpu_initialize_ctx_v1A_0E(Struct): pass
class struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00(Struct): pass
NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00 = struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00
struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00.SIZE = 56
struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00._fields_ = ['engineType', 'hClient', 'ChID', 'hChanClient', 'hObject', 'hVirtMemory', 'physAddress', 'physAttr', 'hDmaHandle', 'index', 'size']
setattr(struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 'engineType', field(0, NvU32))
setattr(struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 'hClient', field(4, NvHandle))
setattr(struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 'ChID', field(8, NvU32))
setattr(struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 'hChanClient', field(12, NvHandle))
setattr(struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 'hObject', field(16, NvHandle))
setattr(struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 'hVirtMemory', field(20, NvHandle))
setattr(struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 'physAddress', field(24, NvU64))
setattr(struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 'physAttr', field(32, NvU32))
setattr(struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 'hDmaHandle', field(36, NvHandle))
setattr(struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 'index', field(40, NvU32))
setattr(struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 'size', field(48, NvU64))
struct_rpc_ctrl_gpu_initialize_ctx_v1A_0E.SIZE = 64
struct_rpc_ctrl_gpu_initialize_ctx_v1A_0E._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_gpu_initialize_ctx_v1A_0E, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gpu_initialize_ctx_v1A_0E, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gpu_initialize_ctx_v1A_0E, 'ctrlParams', field(8, NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00))
rpc_ctrl_gpu_initialize_ctx_v1A_0E = struct_rpc_ctrl_gpu_initialize_ctx_v1A_0E
rpc_ctrl_gpu_initialize_ctx_v = struct_rpc_ctrl_gpu_initialize_ctx_v1A_0E
class struct_rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04(Struct): pass
class struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04(Struct): pass
NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04 = struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04
class struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04(Struct): pass
NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04 = struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04
struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04.SIZE = 24
struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04._fields_ = ['physAddress', 'size', 'aperture', 'pageShift']
setattr(struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04, 'physAddress', field(0, NvU64))
setattr(struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04, 'size', field(8, NvU64))
setattr(struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04, 'aperture', field(16, NvU32))
setattr(struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04, 'pageShift', field(20, NvU8))
struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04.SIZE = 184
struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04._fields_ = ['hSubDevice', 'subDeviceId', 'pageSize', 'virtAddrLo', 'virtAddrHi', 'numLevelsToCopy', 'levels']
setattr(struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04, 'hSubDevice', field(0, NvHandle))
setattr(struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04, 'subDeviceId', field(4, NvU32))
setattr(struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04, 'pageSize', field(8, NvU64))
setattr(struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04, 'virtAddrLo', field(16, NvU64))
setattr(struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04, 'virtAddrHi', field(24, NvU64))
setattr(struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04, 'numLevelsToCopy', field(32, NvU32))
setattr(struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04, 'levels', field(40, Array(NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04, 6)))
struct_rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04.SIZE = 192
struct_rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04, 'ctrlParams', field(8, NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04))
rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04 = struct_rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04
rpc_ctrl_vaspace_copy_server_reserved_pdes_v = struct_rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04
class struct_rpc_ctrl_mc_service_interrupts_v1A_0E(Struct): pass
class struct_NV2080_CTRL_MC_SERVICE_INTERRUPTS_PARAMS_v15_01(Struct): pass
NV2080_CTRL_MC_SERVICE_INTERRUPTS_PARAMS_v15_01 = struct_NV2080_CTRL_MC_SERVICE_INTERRUPTS_PARAMS_v15_01
struct_NV2080_CTRL_MC_SERVICE_INTERRUPTS_PARAMS_v15_01.SIZE = 4
struct_NV2080_CTRL_MC_SERVICE_INTERRUPTS_PARAMS_v15_01._fields_ = ['engines']
setattr(struct_NV2080_CTRL_MC_SERVICE_INTERRUPTS_PARAMS_v15_01, 'engines', field(0, NvU32))
struct_rpc_ctrl_mc_service_interrupts_v1A_0E.SIZE = 12
struct_rpc_ctrl_mc_service_interrupts_v1A_0E._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_mc_service_interrupts_v1A_0E, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_mc_service_interrupts_v1A_0E, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_mc_service_interrupts_v1A_0E, 'ctrlParams', field(8, NV2080_CTRL_MC_SERVICE_INTERRUPTS_PARAMS_v15_01))
rpc_ctrl_mc_service_interrupts_v1A_0E = struct_rpc_ctrl_mc_service_interrupts_v1A_0E
rpc_ctrl_mc_service_interrupts_v = struct_rpc_ctrl_mc_service_interrupts_v1A_0E
class struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D(Struct): pass
struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D.SIZE = 2208
struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D._fields_ = ['iter', 'gpuIds', 'gpuCount', 'p2pCaps', 'p2pOptimalReadCEs', 'p2pOptimalWriteCEs', 'p2pCapsStatus', 'busPeerIds']
setattr(struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D, 'iter', field(0, NvU8))
setattr(struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D, 'gpuIds', field(4, Array(NvU32, 32)))
setattr(struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D, 'gpuCount', field(132, NvU32))
setattr(struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D, 'p2pCaps', field(136, NvU32))
setattr(struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D, 'p2pOptimalReadCEs', field(140, NvU32))
setattr(struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D, 'p2pOptimalWriteCEs', field(144, NvU32))
setattr(struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D, 'p2pCapsStatus', field(148, Array(NvU8, 9)))
setattr(struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D, 'busPeerIds', field(160, Array(NvU32, 512)))
rpc_ctrl_get_p2p_caps_v2_v1F_0D = struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D
rpc_ctrl_get_p2p_caps_v2_v = struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D
class struct_rpc_ctrl_subdevice_get_p2p_caps_v21_02(Struct): pass
class struct_NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02(Struct): pass
NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02 = struct_NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02
class struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02(Struct): pass
NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02 = struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02
struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02.SIZE = 48
struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02._fields_ = ['gpuId', 'gpuUuid', 'p2pCaps', 'p2pOptimalReadCEs', 'p2pOptimalWriteCEs', 'p2pCapsStatus', 'busPeerId']
setattr(struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02, 'gpuId', field(0, NvU32))
setattr(struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02, 'gpuUuid', field(4, Array(NvU8, 16)))
setattr(struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02, 'p2pCaps', field(20, NvU32))
setattr(struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02, 'p2pOptimalReadCEs', field(24, NvU32))
setattr(struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02, 'p2pOptimalWriteCEs', field(28, NvU32))
setattr(struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02, 'p2pCapsStatus', field(32, Array(NvU8, 9)))
setattr(struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02, 'busPeerId', field(44, NvU32))
struct_NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02.SIZE = 1544
struct_NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02._fields_ = ['bAllCaps', 'bUseUuid', 'peerGpuCount', 'peerGpuCaps']
setattr(struct_NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02, 'bAllCaps', field(0, NvBool))
setattr(struct_NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02, 'bUseUuid', field(1, NvBool))
setattr(struct_NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02, 'peerGpuCount', field(4, NvU32))
setattr(struct_NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02, 'peerGpuCaps', field(8, Array(NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02, 32)))
struct_rpc_ctrl_subdevice_get_p2p_caps_v21_02.SIZE = 1544
struct_rpc_ctrl_subdevice_get_p2p_caps_v21_02._fields_ = ['ctrlParams']
setattr(struct_rpc_ctrl_subdevice_get_p2p_caps_v21_02, 'ctrlParams', field(0, NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02))
rpc_ctrl_subdevice_get_p2p_caps_v21_02 = struct_rpc_ctrl_subdevice_get_p2p_caps_v21_02
rpc_ctrl_subdevice_get_p2p_caps_v = struct_rpc_ctrl_subdevice_get_p2p_caps_v21_02
class struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_03(Struct): pass
class struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03(Struct): pass
NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03 = struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03
struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03.SIZE = 32
struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03._fields_ = ['allocatedSize', 'peakAllocatedSize', 'managedSize', 'allocationCount', 'peakAllocationCount']
setattr(struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03, 'allocatedSize', field(0, NvU64))
setattr(struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03, 'peakAllocatedSize', field(8, NvU64))
setattr(struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03, 'managedSize', field(16, NvU64))
setattr(struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03, 'allocationCount', field(24, NvU32))
setattr(struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03, 'peakAllocationCount', field(28, NvU32))
struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_03.SIZE = 40
struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_03._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_03, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_03, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_03, 'ctrlParams', field(8, NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03))
rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_03 = struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_03
class struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06(Struct): pass
class struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06(Struct): pass
NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06 = struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06
struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06.SIZE = 40
struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06._fields_ = ['allocatedSize', 'peakAllocatedSize', 'managedSize', 'allocationCount', 'peakAllocationCount', 'largestFreeChunkSize']
setattr(struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06, 'allocatedSize', field(0, NvU64))
setattr(struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06, 'peakAllocatedSize', field(8, NvU64))
setattr(struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06, 'managedSize', field(16, NvU64))
setattr(struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06, 'allocationCount', field(24, NvU32))
setattr(struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06, 'peakAllocationCount', field(28, NvU32))
setattr(struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06, 'largestFreeChunkSize', field(32, NvU64))
struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06.SIZE = 48
struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06, 'ctrlParams', field(8, NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06))
rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06 = struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06
rpc_ctrl_subdevice_get_vgpu_heap_stats_v = struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06
class struct_rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C(Struct): pass
class struct_NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00(Struct): pass
NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00 = struct_NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00
struct_NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00.SIZE = 8
struct_NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00._fields_ = ['hTargetChannel', 'numSMsToClear']
setattr(struct_NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00, 'hTargetChannel', field(0, NvHandle))
setattr(struct_NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00, 'numSMsToClear', field(4, NvU32))
struct_rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C.SIZE = 16
struct_rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00))
rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C = struct_rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C
rpc_ctrl_dbg_clear_all_sm_error_states_v = struct_rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C
class struct_rpc_ctrl_dbg_read_all_sm_error_states_v21_06(Struct): pass
class struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06(Struct): pass
NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06 = struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06
class struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06(Struct): pass
NV83DE_SM_ERROR_STATE_REGISTERS_v21_06 = struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06
struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06.SIZE = 48
struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06._fields_ = ['hwwGlobalEsr', 'hwwWarpEsr', 'hwwWarpEsrPc', 'hwwGlobalEsrReportMask', 'hwwWarpEsrReportMask', 'hwwEsrAddr', 'hwwWarpEsrPc64', 'hwwCgaEsr', 'hwwCgaEsrReportMask']
setattr(struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, 'hwwGlobalEsr', field(0, NvU32))
setattr(struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, 'hwwWarpEsr', field(4, NvU32))
setattr(struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, 'hwwWarpEsrPc', field(8, NvU32))
setattr(struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, 'hwwGlobalEsrReportMask', field(12, NvU32))
setattr(struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, 'hwwWarpEsrReportMask', field(16, NvU32))
setattr(struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, 'hwwEsrAddr', field(24, NvU64))
setattr(struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, 'hwwWarpEsrPc64', field(32, NvU64))
setattr(struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, 'hwwCgaEsr', field(40, NvU32))
setattr(struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, 'hwwCgaEsrReportMask', field(44, NvU32))
class struct_NV83DE_MMU_FAULT_INFO_v16_03(Struct): pass
NV83DE_MMU_FAULT_INFO_v16_03 = struct_NV83DE_MMU_FAULT_INFO_v16_03
struct_NV83DE_MMU_FAULT_INFO_v16_03.SIZE = 8
struct_NV83DE_MMU_FAULT_INFO_v16_03._fields_ = ['valid', 'faultInfo']
setattr(struct_NV83DE_MMU_FAULT_INFO_v16_03, 'valid', field(0, NvBool))
setattr(struct_NV83DE_MMU_FAULT_INFO_v16_03, 'faultInfo', field(4, NvU32))
struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06.SIZE = 3864
struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06._fields_ = ['hTargetChannel', 'numSMsToRead', 'smErrorStateArray', 'mmuFaultInfo', 'mmuFault', 'startingSM']
setattr(struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06, 'hTargetChannel', field(0, NvHandle))
setattr(struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06, 'numSMsToRead', field(4, NvU32))
setattr(struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06, 'smErrorStateArray', field(8, Array(NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, 80)))
setattr(struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06, 'mmuFaultInfo', field(3848, NvU32))
setattr(struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06, 'mmuFault', field(3852, NV83DE_MMU_FAULT_INFO_v16_03))
setattr(struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06, 'startingSM', field(3860, NvU32))
struct_rpc_ctrl_dbg_read_all_sm_error_states_v21_06.SIZE = 3872
struct_rpc_ctrl_dbg_read_all_sm_error_states_v21_06._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_read_all_sm_error_states_v21_06, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_read_all_sm_error_states_v21_06, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_read_all_sm_error_states_v21_06, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06))
rpc_ctrl_dbg_read_all_sm_error_states_v21_06 = struct_rpc_ctrl_dbg_read_all_sm_error_states_v21_06
rpc_ctrl_dbg_read_all_sm_error_states_v = struct_rpc_ctrl_dbg_read_all_sm_error_states_v21_06
class struct_rpc_ctrl_dbg_set_exception_mask_v1A_0C(Struct): pass
class struct_NV83DE_CTRL_DEBUG_SET_EXCEPTION_MASK_PARAMS_v03_00(Struct): pass
NV83DE_CTRL_DEBUG_SET_EXCEPTION_MASK_PARAMS_v03_00 = struct_NV83DE_CTRL_DEBUG_SET_EXCEPTION_MASK_PARAMS_v03_00
struct_NV83DE_CTRL_DEBUG_SET_EXCEPTION_MASK_PARAMS_v03_00.SIZE = 4
struct_NV83DE_CTRL_DEBUG_SET_EXCEPTION_MASK_PARAMS_v03_00._fields_ = ['exceptionMask']
setattr(struct_NV83DE_CTRL_DEBUG_SET_EXCEPTION_MASK_PARAMS_v03_00, 'exceptionMask', field(0, NvU32))
struct_rpc_ctrl_dbg_set_exception_mask_v1A_0C.SIZE = 12
struct_rpc_ctrl_dbg_set_exception_mask_v1A_0C._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_set_exception_mask_v1A_0C, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_exception_mask_v1A_0C, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_exception_mask_v1A_0C, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_SET_EXCEPTION_MASK_PARAMS_v03_00))
rpc_ctrl_dbg_set_exception_mask_v1A_0C = struct_rpc_ctrl_dbg_set_exception_mask_v1A_0C
rpc_ctrl_dbg_set_exception_mask_v = struct_rpc_ctrl_dbg_set_exception_mask_v1A_0C
class struct_rpc_ctrl_gpu_promote_ctx_v1A_20(Struct): pass
class struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20(Struct): pass
NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20 = struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20
class struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20(Struct): pass
NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20 = struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20
struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20.SIZE = 32
struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20._fields_ = ['gpuPhysAddr', 'gpuVirtAddr', 'size', 'physAttr', 'bufferId', 'bInitialize', 'bNonmapped']
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20, 'gpuPhysAddr', field(0, NvU64))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20, 'gpuVirtAddr', field(8, NvU64))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20, 'size', field(16, NvU64))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20, 'physAttr', field(24, NvU32))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20, 'bufferId', field(28, NvU16))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20, 'bInitialize', field(30, NvU8))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20, 'bNonmapped', field(31, NvU8))
struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20.SIZE = 560
struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20._fields_ = ['engineType', 'hClient', 'ChID', 'hChanClient', 'hObject', 'hVirtMemory', 'virtAddress', 'size', 'entryCount', 'promoteEntry']
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20, 'engineType', field(0, NvU32))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20, 'hClient', field(4, NvHandle))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20, 'ChID', field(8, NvU32))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20, 'hChanClient', field(12, NvHandle))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20, 'hObject', field(16, NvHandle))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20, 'hVirtMemory', field(20, NvHandle))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20, 'virtAddress', field(24, NvU64))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20, 'size', field(32, NvU64))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20, 'entryCount', field(40, NvU32))
setattr(struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20, 'promoteEntry', field(48, Array(NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20, 16)))
struct_rpc_ctrl_gpu_promote_ctx_v1A_20.SIZE = 568
struct_rpc_ctrl_gpu_promote_ctx_v1A_20._fields_ = ['hClient', 'hObject', 'promoteCtx']
setattr(struct_rpc_ctrl_gpu_promote_ctx_v1A_20, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gpu_promote_ctx_v1A_20, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gpu_promote_ctx_v1A_20, 'promoteCtx', field(8, NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20))
rpc_ctrl_gpu_promote_ctx_v1A_20 = struct_rpc_ctrl_gpu_promote_ctx_v1A_20
rpc_ctrl_gpu_promote_ctx_v = struct_rpc_ctrl_gpu_promote_ctx_v1A_20
class struct_rpc_ctrl_dbg_suspend_context_v1A_10(Struct): pass
class struct_NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06(Struct): pass
NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06 = struct_NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06
struct_NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06.SIZE = 8
struct_NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06._fields_ = ['waitForEvent', 'hResidentChannel']
setattr(struct_NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06, 'waitForEvent', field(0, NvU32))
setattr(struct_NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06, 'hResidentChannel', field(4, NvHandle))
struct_rpc_ctrl_dbg_suspend_context_v1A_10.SIZE = 16
struct_rpc_ctrl_dbg_suspend_context_v1A_10._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_suspend_context_v1A_10, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_suspend_context_v1A_10, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_suspend_context_v1A_10, 'ctrlParams', field(8, NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06))
rpc_ctrl_dbg_suspend_context_v1A_10 = struct_rpc_ctrl_dbg_suspend_context_v1A_10
rpc_ctrl_dbg_suspend_context_v = struct_rpc_ctrl_dbg_suspend_context_v1A_10
class struct_rpc_ctrl_dbg_resume_context_v1A_10(Struct): pass
struct_rpc_ctrl_dbg_resume_context_v1A_10.SIZE = 8
struct_rpc_ctrl_dbg_resume_context_v1A_10._fields_ = ['hClient', 'hObject']
setattr(struct_rpc_ctrl_dbg_resume_context_v1A_10, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_resume_context_v1A_10, 'hObject', field(4, NvHandle))
rpc_ctrl_dbg_resume_context_v1A_10 = struct_rpc_ctrl_dbg_resume_context_v1A_10
rpc_ctrl_dbg_resume_context_v = struct_rpc_ctrl_dbg_resume_context_v1A_10
class struct_rpc_ctrl_dbg_exec_reg_ops_v1A_10(Struct): pass
class struct_NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06(Struct): pass
NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06 = struct_NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06
struct_NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06.SIZE = 3208
struct_NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06._fields_ = ['bNonTransactional', 'regOpCount', 'regOps']
setattr(struct_NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06, 'bNonTransactional', field(0, NvBool))
setattr(struct_NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06, 'regOpCount', field(4, NvU32))
setattr(struct_NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06, 'regOps', field(8, Array(NV2080_CTRL_GPU_REG_OP_v03_00, 100)))
struct_rpc_ctrl_dbg_exec_reg_ops_v1A_10.SIZE = 3216
struct_rpc_ctrl_dbg_exec_reg_ops_v1A_10._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_exec_reg_ops_v1A_10, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_exec_reg_ops_v1A_10, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_exec_reg_ops_v1A_10, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06))
rpc_ctrl_dbg_exec_reg_ops_v1A_10 = struct_rpc_ctrl_dbg_exec_reg_ops_v1A_10
rpc_ctrl_dbg_exec_reg_ops_v = struct_rpc_ctrl_dbg_exec_reg_ops_v1A_10
class struct_rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10(Struct): pass
class struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_DEBUG_PARAMS_v1A_06(Struct): pass
NV83DE_CTRL_DEBUG_SET_MODE_MMU_DEBUG_PARAMS_v1A_06 = struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_DEBUG_PARAMS_v1A_06
struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_DEBUG_PARAMS_v1A_06.SIZE = 4
struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_DEBUG_PARAMS_v1A_06._fields_ = ['action']
setattr(struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_DEBUG_PARAMS_v1A_06, 'action', field(0, NvU32))
struct_rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10.SIZE = 12
struct_rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_SET_MODE_MMU_DEBUG_PARAMS_v1A_06))
rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10 = struct_rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10
rpc_ctrl_dbg_set_mode_mmu_debug_v = struct_rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10
class struct_rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07(Struct): pass
class struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07(Struct): pass
NV83DE_CTRL_DEBUG_SET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07 = struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07
struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07.SIZE = 4
struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07._fields_ = ['action']
setattr(struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07, 'action', field(0, NvU32))
struct_rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07.SIZE = 12
struct_rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_SET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07))
rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07 = struct_rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07
rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v = struct_rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07
class struct_rpc_ctrl_dbg_read_single_sm_error_state_v21_06(Struct): pass
class struct_NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06(Struct): pass
NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06 = struct_NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06
struct_NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06.SIZE = 56
struct_NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06._fields_ = ['hTargetChannel', 'smID', 'smErrorState']
setattr(struct_NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06, 'hTargetChannel', field(0, NvHandle))
setattr(struct_NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06, 'smID', field(4, NvU32))
setattr(struct_NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06, 'smErrorState', field(8, NV83DE_SM_ERROR_STATE_REGISTERS_v21_06))
struct_rpc_ctrl_dbg_read_single_sm_error_state_v21_06.SIZE = 64
struct_rpc_ctrl_dbg_read_single_sm_error_state_v21_06._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_read_single_sm_error_state_v21_06, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_read_single_sm_error_state_v21_06, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_read_single_sm_error_state_v21_06, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06))
rpc_ctrl_dbg_read_single_sm_error_state_v21_06 = struct_rpc_ctrl_dbg_read_single_sm_error_state_v21_06
rpc_ctrl_dbg_read_single_sm_error_state_v = struct_rpc_ctrl_dbg_read_single_sm_error_state_v21_06
class struct_rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10(Struct): pass
class struct_NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06(Struct): pass
NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06 = struct_NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06
struct_NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06.SIZE = 8
struct_NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06._fields_ = ['hTargetChannel', 'smID']
setattr(struct_NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06, 'hTargetChannel', field(0, NvHandle))
setattr(struct_NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06, 'smID', field(4, NvU32))
struct_rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10.SIZE = 16
struct_rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06))
rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10 = struct_rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10
rpc_ctrl_dbg_clear_single_sm_error_state_v = struct_rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10
class struct_rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10(Struct): pass
class struct_NV83DE_CTRL_DEBUG_SET_MODE_ERRBAR_DEBUG_PARAMS_v1A_06(Struct): pass
NV83DE_CTRL_DEBUG_SET_MODE_ERRBAR_DEBUG_PARAMS_v1A_06 = struct_NV83DE_CTRL_DEBUG_SET_MODE_ERRBAR_DEBUG_PARAMS_v1A_06
struct_NV83DE_CTRL_DEBUG_SET_MODE_ERRBAR_DEBUG_PARAMS_v1A_06.SIZE = 4
struct_NV83DE_CTRL_DEBUG_SET_MODE_ERRBAR_DEBUG_PARAMS_v1A_06._fields_ = ['action']
setattr(struct_NV83DE_CTRL_DEBUG_SET_MODE_ERRBAR_DEBUG_PARAMS_v1A_06, 'action', field(0, NvU32))
struct_rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10.SIZE = 12
struct_rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_SET_MODE_ERRBAR_DEBUG_PARAMS_v1A_06))
rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10 = struct_rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10
rpc_ctrl_dbg_set_mode_errbar_debug_v = struct_rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10
class struct_rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10(Struct): pass
class struct_NV83DE_CTRL_DEBUG_SET_NEXT_STOP_TRIGGER_TYPE_PARAMS_v1A_06(Struct): pass
NV83DE_CTRL_DEBUG_SET_NEXT_STOP_TRIGGER_TYPE_PARAMS_v1A_06 = struct_NV83DE_CTRL_DEBUG_SET_NEXT_STOP_TRIGGER_TYPE_PARAMS_v1A_06
struct_NV83DE_CTRL_DEBUG_SET_NEXT_STOP_TRIGGER_TYPE_PARAMS_v1A_06.SIZE = 4
struct_NV83DE_CTRL_DEBUG_SET_NEXT_STOP_TRIGGER_TYPE_PARAMS_v1A_06._fields_ = ['stopTriggerType']
setattr(struct_NV83DE_CTRL_DEBUG_SET_NEXT_STOP_TRIGGER_TYPE_PARAMS_v1A_06, 'stopTriggerType', field(0, NvU32))
struct_rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10.SIZE = 12
struct_rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_SET_NEXT_STOP_TRIGGER_TYPE_PARAMS_v1A_06))
rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10 = struct_rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10
rpc_ctrl_dbg_set_next_stop_trigger_type_v = struct_rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10
class struct_rpc_ctrl_dma_set_default_vaspace_v1A_0E(Struct): pass
class struct_NV0080_CTRL_DMA_SET_DEFAULT_VASPACE_PARAMS_v03_00(Struct): pass
NV0080_CTRL_DMA_SET_DEFAULT_VASPACE_PARAMS_v03_00 = struct_NV0080_CTRL_DMA_SET_DEFAULT_VASPACE_PARAMS_v03_00
struct_NV0080_CTRL_DMA_SET_DEFAULT_VASPACE_PARAMS_v03_00.SIZE = 4
struct_NV0080_CTRL_DMA_SET_DEFAULT_VASPACE_PARAMS_v03_00._fields_ = ['hVASpace']
setattr(struct_NV0080_CTRL_DMA_SET_DEFAULT_VASPACE_PARAMS_v03_00, 'hVASpace', field(0, NvHandle))
struct_rpc_ctrl_dma_set_default_vaspace_v1A_0E.SIZE = 12
struct_rpc_ctrl_dma_set_default_vaspace_v1A_0E._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dma_set_default_vaspace_v1A_0E, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dma_set_default_vaspace_v1A_0E, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dma_set_default_vaspace_v1A_0E, 'ctrlParams', field(8, NV0080_CTRL_DMA_SET_DEFAULT_VASPACE_PARAMS_v03_00))
rpc_ctrl_dma_set_default_vaspace_v1A_0E = struct_rpc_ctrl_dma_set_default_vaspace_v1A_0E
rpc_ctrl_dma_set_default_vaspace_v = struct_rpc_ctrl_dma_set_default_vaspace_v1A_0E
class struct_rpc_ctrl_get_ce_pce_mask_v1A_0E(Struct): pass
class struct_NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07(Struct): pass
NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07 = struct_NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07
struct_NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07.SIZE = 8
struct_NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07._fields_ = ['ceEngineType', 'pceMask']
setattr(struct_NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07, 'ceEngineType', field(0, NvU32))
setattr(struct_NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07, 'pceMask', field(4, NvU32))
struct_rpc_ctrl_get_ce_pce_mask_v1A_0E.SIZE = 16
struct_rpc_ctrl_get_ce_pce_mask_v1A_0E._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_get_ce_pce_mask_v1A_0E, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_get_ce_pce_mask_v1A_0E, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_get_ce_pce_mask_v1A_0E, 'ctrlParams', field(8, NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07))
rpc_ctrl_get_ce_pce_mask_v1A_0E = struct_rpc_ctrl_get_ce_pce_mask_v1A_0E
rpc_ctrl_get_ce_pce_mask_v = struct_rpc_ctrl_get_ce_pce_mask_v1A_0E
class struct_rpc_ctrl_get_zbc_clear_table_entry_v1A_0E(Struct): pass
class struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07(Struct): pass
NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07 = struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07
class struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07(Struct): pass
NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07 = struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07
struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07.SIZE = 40
struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07._fields_ = ['colorFB', 'colorDS', 'depth', 'stencil']
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07, 'colorFB', field(0, Array(NvU32, 4)))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07, 'colorDS', field(16, Array(NvU32, 4)))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07, 'depth', field(32, NvU32))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07, 'stencil', field(36, NvU32))
enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE = CEnum(ctypes.c_uint32)
NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_INVALID = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE.define('NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_INVALID', 0)
NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_COLOR = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE.define('NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_COLOR', 1)
NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_DEPTH = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE.define('NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_DEPTH', 2)
NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_STENCIL = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE.define('NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_STENCIL', 3)
NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_COUNT = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE.define('NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_COUNT', 4)

NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE
struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07.SIZE = 56
struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07._fields_ = ['value', 'format', 'index', 'bIndexValid', 'tableType']
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07, 'value', field(0, NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07, 'format', field(40, NvU32))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07, 'index', field(44, NvU32))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07, 'bIndexValid', field(48, NvBool))
setattr(struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07, 'tableType', field(52, NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE))
struct_rpc_ctrl_get_zbc_clear_table_entry_v1A_0E.SIZE = 64
struct_rpc_ctrl_get_zbc_clear_table_entry_v1A_0E._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_get_zbc_clear_table_entry_v1A_0E, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_get_zbc_clear_table_entry_v1A_0E, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_get_zbc_clear_table_entry_v1A_0E, 'ctrlParams', field(8, NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07))
rpc_ctrl_get_zbc_clear_table_entry_v1A_0E = struct_rpc_ctrl_get_zbc_clear_table_entry_v1A_0E
rpc_ctrl_get_zbc_clear_table_entry_v = struct_rpc_ctrl_get_zbc_clear_table_entry_v1A_0E
class struct_rpc_ctrl_get_nvlink_status_v23_04(Struct): pass
class struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04(Struct): pass
NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04 = struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04
class struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D(Struct): pass
NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D = struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D
class struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02(Struct): pass
NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02 = struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02
struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02.SIZE = 48
struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02._fields_ = ['deviceIdFlags', 'domain', 'bus', 'device', 'function', 'pciDeviceId', 'deviceType', 'deviceUUID']
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02, 'deviceIdFlags', field(0, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02, 'domain', field(4, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02, 'bus', field(8, NvU16))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02, 'device', field(10, NvU16))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02, 'function', field(12, NvU16))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02, 'pciDeviceId', field(16, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02, 'deviceType', field(24, NvU64))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02, 'deviceUUID', field(32, Array(NvU8, 16)))
struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D.SIZE = 128
struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D._fields_ = ['capsTbl', 'phyType', 'subLinkWidth', 'linkState', 'rxSublinkStatus', 'txSublinkStatus', 'nvlinkVersion', 'nciVersion', 'phyVersion', 'nvlinkLinkClockKHz', 'nvlinkLineRateMbps', 'connected', 'remoteDeviceLinkNumber', 'localDeviceLinkNumber', 'remoteDeviceInfo', 'localDeviceInfo']
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'capsTbl', field(0, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'phyType', field(4, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'subLinkWidth', field(5, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'linkState', field(8, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'rxSublinkStatus', field(12, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'txSublinkStatus', field(13, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'nvlinkVersion', field(14, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'nciVersion', field(15, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'phyVersion', field(16, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'nvlinkLinkClockKHz', field(20, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'nvlinkLineRateMbps', field(24, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'connected', field(28, NvBool))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'remoteDeviceLinkNumber', field(29, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'localDeviceLinkNumber', field(30, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'remoteDeviceInfo', field(32, NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 'localDeviceInfo', field(80, NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02))
struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04.SIZE = 3080
struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04._fields_ = ['enabledLinkMask', 'linkInfo']
setattr(struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04, 'enabledLinkMask', field(0, NvU32))
setattr(struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04, 'linkInfo', field(8, Array(NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, 24)))
struct_rpc_ctrl_get_nvlink_status_v23_04.SIZE = 3088
struct_rpc_ctrl_get_nvlink_status_v23_04._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_get_nvlink_status_v23_04, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_get_nvlink_status_v23_04, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_get_nvlink_status_v23_04, 'ctrlParams', field(8, NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04))
rpc_ctrl_get_nvlink_status_v23_04 = struct_rpc_ctrl_get_nvlink_status_v23_04
class struct_rpc_ctrl_get_nvlink_status_v28_09(Struct): pass
class struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09(Struct): pass
NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09 = struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09
class struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09(Struct): pass
NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09 = struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09
class struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09(Struct): pass
NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09 = struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09
struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09.SIZE = 56
struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09._fields_ = ['deviceIdFlags', 'domain', 'bus', 'device', 'function', 'pciDeviceId', 'deviceType', 'deviceUUID', 'fabricRecoveryStatusMask']
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09, 'deviceIdFlags', field(0, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09, 'domain', field(4, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09, 'bus', field(8, NvU16))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09, 'device', field(10, NvU16))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09, 'function', field(12, NvU16))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09, 'pciDeviceId', field(16, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09, 'deviceType', field(24, NvU64))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09, 'deviceUUID', field(32, Array(NvU8, 16)))
setattr(struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09, 'fabricRecoveryStatusMask', field(48, NvU32))
struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09.SIZE = 144
struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09._fields_ = ['capsTbl', 'phyType', 'subLinkWidth', 'linkState', 'rxSublinkStatus', 'txSublinkStatus', 'nvlinkVersion', 'nciVersion', 'phyVersion', 'nvlinkLinkClockKHz', 'nvlinkLineRateMbps', 'connected', 'remoteDeviceLinkNumber', 'localDeviceLinkNumber', 'remoteDeviceInfo', 'localDeviceInfo']
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'capsTbl', field(0, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'phyType', field(4, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'subLinkWidth', field(5, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'linkState', field(8, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'rxSublinkStatus', field(12, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'txSublinkStatus', field(13, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'nvlinkVersion', field(14, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'nciVersion', field(15, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'phyVersion', field(16, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'nvlinkLinkClockKHz', field(20, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'nvlinkLineRateMbps', field(24, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'connected', field(28, NvBool))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'remoteDeviceLinkNumber', field(29, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'localDeviceLinkNumber', field(30, NvU8))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'remoteDeviceInfo', field(32, NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09))
setattr(struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 'localDeviceInfo', field(88, NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09))
struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09.SIZE = 3464
struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09._fields_ = ['enabledLinkMask', 'linkInfo']
setattr(struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09, 'enabledLinkMask', field(0, NvU32))
setattr(struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09, 'linkInfo', field(8, Array(NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, 24)))
struct_rpc_ctrl_get_nvlink_status_v28_09.SIZE = 3472
struct_rpc_ctrl_get_nvlink_status_v28_09._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_get_nvlink_status_v28_09, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_get_nvlink_status_v28_09, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_get_nvlink_status_v28_09, 'ctrlParams', field(8, NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09))
rpc_ctrl_get_nvlink_status_v28_09 = struct_rpc_ctrl_get_nvlink_status_v28_09
rpc_ctrl_get_nvlink_status_v = struct_rpc_ctrl_get_nvlink_status_v28_09
class struct_rpc_ctrl_get_p2p_caps_v1F_0D(Struct): pass
class struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D(Struct): pass
NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D = struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D
struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D.SIZE = 156
struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D._fields_ = ['gpuIds', 'gpuCount', 'p2pCaps', 'p2pOptimalReadCEs', 'p2pOptimalWriteCEs', 'p2pCapsStatus']
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D, 'gpuIds', field(0, Array(NvU32, 32)))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D, 'gpuCount', field(128, NvU32))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D, 'p2pCaps', field(132, NvU32))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D, 'p2pOptimalReadCEs', field(136, NvU32))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D, 'p2pOptimalWriteCEs', field(140, NvU32))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D, 'p2pCapsStatus', field(144, Array(NvU8, 9)))
struct_rpc_ctrl_get_p2p_caps_v1F_0D.SIZE = 164
struct_rpc_ctrl_get_p2p_caps_v1F_0D._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_get_p2p_caps_v1F_0D, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_get_p2p_caps_v1F_0D, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_get_p2p_caps_v1F_0D, 'ctrlParams', field(8, NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D))
rpc_ctrl_get_p2p_caps_v1F_0D = struct_rpc_ctrl_get_p2p_caps_v1F_0D
rpc_ctrl_get_p2p_caps_v = struct_rpc_ctrl_get_p2p_caps_v1F_0D
class struct_rpc_ctrl_get_p2p_caps_matrix_v1A_0E(Struct): pass
class struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A(Struct): pass
NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A = struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A
class struct_NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A(Struct): pass
NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A = struct_NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A
struct_NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A.SIZE = 32
struct_NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A._fields_ = ['array']
setattr(struct_NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A, 'array', field(0, Array(NvU32, 8)))
struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A.SIZE = 1352
struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A._fields_ = ['grpACount', 'grpBCount', 'gpuIdGrpA', 'gpuIdGrpB', 'p2pCaps', 'a2bOptimalReadCes', 'a2bOptimalWriteCes', 'b2aOptimalReadCes', 'b2aOptimalWriteCes']
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A, 'grpACount', field(0, NvU32))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A, 'grpBCount', field(4, NvU32))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A, 'gpuIdGrpA', field(8, Array(NvU32, 8)))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A, 'gpuIdGrpB', field(40, Array(NvU32, 8)))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A, 'p2pCaps', field(72, Array(NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A, 8)))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A, 'a2bOptimalReadCes', field(328, Array(NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A, 8)))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A, 'a2bOptimalWriteCes', field(584, Array(NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A, 8)))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A, 'b2aOptimalReadCes', field(840, Array(NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A, 8)))
setattr(struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A, 'b2aOptimalWriteCes', field(1096, Array(NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A, 8)))
struct_rpc_ctrl_get_p2p_caps_matrix_v1A_0E.SIZE = 1360
struct_rpc_ctrl_get_p2p_caps_matrix_v1A_0E._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_get_p2p_caps_matrix_v1A_0E, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_get_p2p_caps_matrix_v1A_0E, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_get_p2p_caps_matrix_v1A_0E, 'ctrlParams', field(8, NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A))
rpc_ctrl_get_p2p_caps_matrix_v1A_0E = struct_rpc_ctrl_get_p2p_caps_matrix_v1A_0E
rpc_ctrl_get_p2p_caps_matrix_v = struct_rpc_ctrl_get_p2p_caps_matrix_v1A_0E
class struct_rpc_ctrl_reserve_pm_area_smpc_v1A_0F(Struct): pass
class struct_NVB0CC_CTRL_RESERVE_PM_AREA_SMPC_PARAMS_v1A_0F(Struct): pass
NVB0CC_CTRL_RESERVE_PM_AREA_SMPC_PARAMS_v1A_0F = struct_NVB0CC_CTRL_RESERVE_PM_AREA_SMPC_PARAMS_v1A_0F
struct_NVB0CC_CTRL_RESERVE_PM_AREA_SMPC_PARAMS_v1A_0F.SIZE = 1
struct_NVB0CC_CTRL_RESERVE_PM_AREA_SMPC_PARAMS_v1A_0F._fields_ = ['ctxsw']
setattr(struct_NVB0CC_CTRL_RESERVE_PM_AREA_SMPC_PARAMS_v1A_0F, 'ctxsw', field(0, NvBool))
struct_rpc_ctrl_reserve_pm_area_smpc_v1A_0F.SIZE = 12
struct_rpc_ctrl_reserve_pm_area_smpc_v1A_0F._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_reserve_pm_area_smpc_v1A_0F, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_reserve_pm_area_smpc_v1A_0F, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_reserve_pm_area_smpc_v1A_0F, 'params', field(8, NVB0CC_CTRL_RESERVE_PM_AREA_SMPC_PARAMS_v1A_0F))
rpc_ctrl_reserve_pm_area_smpc_v1A_0F = struct_rpc_ctrl_reserve_pm_area_smpc_v1A_0F
rpc_ctrl_reserve_pm_area_smpc_v = struct_rpc_ctrl_reserve_pm_area_smpc_v1A_0F
class struct_rpc_ctrl_reserve_hwpm_legacy_v1A_0F(Struct): pass
class struct_NVB0CC_CTRL_RESERVE_HWPM_LEGACY_PARAMS_v1A_0F(Struct): pass
NVB0CC_CTRL_RESERVE_HWPM_LEGACY_PARAMS_v1A_0F = struct_NVB0CC_CTRL_RESERVE_HWPM_LEGACY_PARAMS_v1A_0F
struct_NVB0CC_CTRL_RESERVE_HWPM_LEGACY_PARAMS_v1A_0F.SIZE = 1
struct_NVB0CC_CTRL_RESERVE_HWPM_LEGACY_PARAMS_v1A_0F._fields_ = ['ctxsw']
setattr(struct_NVB0CC_CTRL_RESERVE_HWPM_LEGACY_PARAMS_v1A_0F, 'ctxsw', field(0, NvBool))
struct_rpc_ctrl_reserve_hwpm_legacy_v1A_0F.SIZE = 12
struct_rpc_ctrl_reserve_hwpm_legacy_v1A_0F._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_reserve_hwpm_legacy_v1A_0F, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_reserve_hwpm_legacy_v1A_0F, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_reserve_hwpm_legacy_v1A_0F, 'params', field(8, NVB0CC_CTRL_RESERVE_HWPM_LEGACY_PARAMS_v1A_0F))
rpc_ctrl_reserve_hwpm_legacy_v1A_0F = struct_rpc_ctrl_reserve_hwpm_legacy_v1A_0F
rpc_ctrl_reserve_hwpm_legacy_v = struct_rpc_ctrl_reserve_hwpm_legacy_v1A_0F
class struct_rpc_ctrl_b0cc_exec_reg_ops_v1A_0F(Struct): pass
class struct_NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F(Struct): pass
NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F = struct_NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F
enum_NVB0CC_REGOPS_MODE = CEnum(ctypes.c_uint32)
NVB0CC_REGOPS_MODE_ALL_OR_NONE = enum_NVB0CC_REGOPS_MODE.define('NVB0CC_REGOPS_MODE_ALL_OR_NONE', 0)
NVB0CC_REGOPS_MODE_CONTINUE_ON_ERROR = enum_NVB0CC_REGOPS_MODE.define('NVB0CC_REGOPS_MODE_CONTINUE_ON_ERROR', 1)

NVB0CC_REGOPS_MODE = enum_NVB0CC_REGOPS_MODE
struct_NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F.SIZE = 3980
struct_NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F._fields_ = ['regOpCount', 'mode', 'bPassed', 'bDirect', 'regOps']
setattr(struct_NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F, 'regOpCount', field(0, NvU32))
setattr(struct_NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F, 'mode', field(4, NVB0CC_REGOPS_MODE))
setattr(struct_NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F, 'bPassed', field(8, NvBool))
setattr(struct_NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F, 'bDirect', field(9, NvBool))
setattr(struct_NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F, 'regOps', field(12, Array(NV2080_CTRL_GPU_REG_OP_v03_00, 124)))
struct_rpc_ctrl_b0cc_exec_reg_ops_v1A_0F.SIZE = 3988
struct_rpc_ctrl_b0cc_exec_reg_ops_v1A_0F._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_b0cc_exec_reg_ops_v1A_0F, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_b0cc_exec_reg_ops_v1A_0F, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_b0cc_exec_reg_ops_v1A_0F, 'params', field(8, NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F))
rpc_ctrl_b0cc_exec_reg_ops_v1A_0F = struct_rpc_ctrl_b0cc_exec_reg_ops_v1A_0F
rpc_ctrl_b0cc_exec_reg_ops_v = struct_rpc_ctrl_b0cc_exec_reg_ops_v1A_0F
class struct_rpc_ctrl_bind_pm_resources_v1A_0F(Struct): pass
struct_rpc_ctrl_bind_pm_resources_v1A_0F.SIZE = 8
struct_rpc_ctrl_bind_pm_resources_v1A_0F._fields_ = ['hClient', 'hObject']
setattr(struct_rpc_ctrl_bind_pm_resources_v1A_0F, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_bind_pm_resources_v1A_0F, 'hObject', field(4, NvHandle))
rpc_ctrl_bind_pm_resources_v1A_0F = struct_rpc_ctrl_bind_pm_resources_v1A_0F
rpc_ctrl_bind_pm_resources_v = struct_rpc_ctrl_bind_pm_resources_v1A_0F
class struct_rpc_ctrl_alloc_pma_stream_v1A_14(Struct): pass
class struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14(Struct): pass
NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14 = struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14
struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14.SIZE = 56
struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14._fields_ = ['hMemPmaBuffer', 'pmaBufferOffset', 'pmaBufferSize', 'hMemPmaBytesAvailable', 'pmaBytesAvailableOffset', 'ctxsw', 'pmaChannelIdx', 'pmaBufferVA']
setattr(struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14, 'hMemPmaBuffer', field(0, NvHandle))
setattr(struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14, 'pmaBufferOffset', field(8, NvU64))
setattr(struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14, 'pmaBufferSize', field(16, NvU64))
setattr(struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14, 'hMemPmaBytesAvailable', field(24, NvHandle))
setattr(struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14, 'pmaBytesAvailableOffset', field(32, NvU64))
setattr(struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14, 'ctxsw', field(40, NvBool))
setattr(struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14, 'pmaChannelIdx', field(44, NvU32))
setattr(struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14, 'pmaBufferVA', field(48, NvU64))
struct_rpc_ctrl_alloc_pma_stream_v1A_14.SIZE = 64
struct_rpc_ctrl_alloc_pma_stream_v1A_14._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_alloc_pma_stream_v1A_14, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_alloc_pma_stream_v1A_14, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_alloc_pma_stream_v1A_14, 'params', field(8, NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14))
rpc_ctrl_alloc_pma_stream_v1A_14 = struct_rpc_ctrl_alloc_pma_stream_v1A_14
rpc_ctrl_alloc_pma_stream_v = struct_rpc_ctrl_alloc_pma_stream_v1A_14
class struct_rpc_ctrl_pma_stream_update_get_put_v1A_14(Struct): pass
class struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14(Struct): pass
NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14 = struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14
struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14.SIZE = 48
struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14._fields_ = ['bytesConsumed', 'bUpdateAvailableBytes', 'bWait', 'bytesAvailable', 'bReturnPut', 'putPtr', 'pmaChannelIdx']
setattr(struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14, 'bytesConsumed', field(0, NvU64))
setattr(struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14, 'bUpdateAvailableBytes', field(8, NvBool))
setattr(struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14, 'bWait', field(9, NvBool))
setattr(struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14, 'bytesAvailable', field(16, NvU64))
setattr(struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14, 'bReturnPut', field(24, NvBool))
setattr(struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14, 'putPtr', field(32, NvU64))
setattr(struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14, 'pmaChannelIdx', field(40, NvU32))
struct_rpc_ctrl_pma_stream_update_get_put_v1A_14.SIZE = 56
struct_rpc_ctrl_pma_stream_update_get_put_v1A_14._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_pma_stream_update_get_put_v1A_14, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_pma_stream_update_get_put_v1A_14, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_pma_stream_update_get_put_v1A_14, 'params', field(8, NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14))
rpc_ctrl_pma_stream_update_get_put_v1A_14 = struct_rpc_ctrl_pma_stream_update_get_put_v1A_14
rpc_ctrl_pma_stream_update_get_put_v = struct_rpc_ctrl_pma_stream_update_get_put_v1A_14
class struct_rpc_ctrl_fb_get_info_v2_v25_0A(Struct): pass
class struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A(Struct): pass
NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A = struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A
class struct_NV2080_CTRL_FB_INFO_v1A_15(Struct): pass
NV2080_CTRL_FB_INFO_v1A_15 = struct_NV2080_CTRL_FB_INFO_v1A_15
struct_NV2080_CTRL_FB_INFO_v1A_15.SIZE = 8
struct_NV2080_CTRL_FB_INFO_v1A_15._fields_ = ['index', 'data']
setattr(struct_NV2080_CTRL_FB_INFO_v1A_15, 'index', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_INFO_v1A_15, 'data', field(4, NvU32))
struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A.SIZE = 444
struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A._fields_ = ['fbInfoListSize', 'fbInfoList']
setattr(struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A, 'fbInfoListSize', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A, 'fbInfoList', field(4, Array(NV2080_CTRL_FB_INFO_v1A_15, 55)))
struct_rpc_ctrl_fb_get_info_v2_v25_0A.SIZE = 452
struct_rpc_ctrl_fb_get_info_v2_v25_0A._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_fb_get_info_v2_v25_0A, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_fb_get_info_v2_v25_0A, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_fb_get_info_v2_v25_0A, 'ctrlParams', field(8, NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A))
rpc_ctrl_fb_get_info_v2_v25_0A = struct_rpc_ctrl_fb_get_info_v2_v25_0A
class struct_rpc_ctrl_fb_get_info_v2_v27_00(Struct): pass
class struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00(Struct): pass
NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00 = struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00
struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00.SIZE = 460
struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00._fields_ = ['fbInfoListSize', 'fbInfoList']
setattr(struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00, 'fbInfoListSize', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00, 'fbInfoList', field(4, Array(NV2080_CTRL_FB_INFO_v1A_15, 57)))
struct_rpc_ctrl_fb_get_info_v2_v27_00.SIZE = 468
struct_rpc_ctrl_fb_get_info_v2_v27_00._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_fb_get_info_v2_v27_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_fb_get_info_v2_v27_00, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_fb_get_info_v2_v27_00, 'ctrlParams', field(8, NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00))
rpc_ctrl_fb_get_info_v2_v27_00 = struct_rpc_ctrl_fb_get_info_v2_v27_00
rpc_ctrl_fb_get_info_v2_v = struct_rpc_ctrl_fb_get_info_v2_v27_00
class struct_rpc_ctrl_fifo_set_channel_properties_v1A_16(Struct): pass
class struct_NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00(Struct): pass
NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00 = struct_NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00
struct_NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00.SIZE = 16
struct_NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00._fields_ = ['hChannel', 'property', 'value']
setattr(struct_NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00, 'hChannel', field(0, NvHandle))
setattr(struct_NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00, 'property', field(4, NvU32))
setattr(struct_NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00, 'value', field(8, NvU64))
struct_rpc_ctrl_fifo_set_channel_properties_v1A_16.SIZE = 24
struct_rpc_ctrl_fifo_set_channel_properties_v1A_16._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_fifo_set_channel_properties_v1A_16, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_fifo_set_channel_properties_v1A_16, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_fifo_set_channel_properties_v1A_16, 'ctrlParams', field(8, NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00))
rpc_ctrl_fifo_set_channel_properties_v1A_16 = struct_rpc_ctrl_fifo_set_channel_properties_v1A_16
rpc_ctrl_fifo_set_channel_properties_v = struct_rpc_ctrl_fifo_set_channel_properties_v1A_16
class struct_rpc_ctrl_gpu_evict_ctx_v1A_1C(Struct): pass
class struct_NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00(Struct): pass
NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00 = struct_NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00
struct_NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00.SIZE = 20
struct_NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00._fields_ = ['engineType', 'hClient', 'ChID', 'hChanClient', 'hObject']
setattr(struct_NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00, 'engineType', field(0, NvU32))
setattr(struct_NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00, 'hClient', field(4, NvHandle))
setattr(struct_NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00, 'ChID', field(8, NvU32))
setattr(struct_NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00, 'hChanClient', field(12, NvHandle))
setattr(struct_NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00, 'hObject', field(16, NvHandle))
struct_rpc_ctrl_gpu_evict_ctx_v1A_1C.SIZE = 28
struct_rpc_ctrl_gpu_evict_ctx_v1A_1C._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_gpu_evict_ctx_v1A_1C, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gpu_evict_ctx_v1A_1C, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gpu_evict_ctx_v1A_1C, 'params', field(8, NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00))
rpc_ctrl_gpu_evict_ctx_v1A_1C = struct_rpc_ctrl_gpu_evict_ctx_v1A_1C
rpc_ctrl_gpu_evict_ctx_v = struct_rpc_ctrl_gpu_evict_ctx_v1A_1C
class struct_rpc_ctrl_fb_get_fs_info_v24_00(Struct): pass
class struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00(Struct): pass
NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00 = struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00
class struct_NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D
class union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D(Union): pass
NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D = union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D
class struct_NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D.SIZE = 24
struct_NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D._fields_ = ['data']
setattr(struct_NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D, 'data', field(0, Array(NvU8, 24)))
class struct_NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D.SIZE = 16
struct_NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D._fields_ = ['swizzId', 'fbpEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D, 'swizzId', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D, 'fbpEnMask', field(8, NvU64))
class struct_NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D.SIZE = 8
struct_NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D._fields_ = ['fbpIndex', 'ltcEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D, 'ltcEnMask', field(4, NvU32))
class struct_NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D.SIZE = 8
struct_NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D._fields_ = ['fbpIndex', 'ltsEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D, 'ltsEnMask', field(4, NvU32))
class struct_NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D.SIZE = 8
struct_NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D._fields_ = ['fbpIndex', 'fbpaEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D, 'fbpaEnMask', field(4, NvU32))
class struct_NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D.SIZE = 8
struct_NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D._fields_ = ['fbpIndex', 'ropEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D, 'ropEnMask', field(4, NvU32))
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D.SIZE = 12
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D._fields_ = ['fbpIndex', 'swizzId', 'ltcEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D, 'swizzId', field(4, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D, 'ltcEnMask', field(8, NvU32))
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D.SIZE = 12
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D._fields_ = ['fbpIndex', 'swizzId', 'ltsEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D, 'swizzId', field(4, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D, 'ltsEnMask', field(8, NvU32))
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D.SIZE = 12
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D._fields_ = ['fbpIndex', 'swizzId', 'fbpaEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D, 'swizzId', field(4, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D, 'fbpaEnMask', field(8, NvU32))
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D.SIZE = 12
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D._fields_ = ['fbpIndex', 'swizzId', 'ropEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D, 'swizzId', field(4, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D, 'ropEnMask', field(8, NvU32))
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D.SIZE = 16
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D._fields_ = ['fbpIndex', 'swizzId', 'fbpaSubpEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D, 'swizzId', field(4, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D, 'fbpaSubpEnMask', field(8, NvU64))
class struct_NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D.SIZE = 8
struct_NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D._fields_ = ['fbpIndex', 'fbpaSubpEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D, 'fbpaSubpEnMask', field(4, NvU32))
class struct_NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D
struct_NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D.SIZE = 8
struct_NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D._fields_ = ['fbpIndex', 'fbpLogicalIndex']
setattr(struct_NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D, 'fbpLogicalIndex', field(4, NvU32))
union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D.SIZE = 24
union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D._fields_ = ['inv', 'fbp', 'ltc', 'lts', 'fbpa', 'rop', 'dmLtc', 'dmLts', 'dmFbpa', 'dmRop', 'dmFbpaSubp', 'fbpaSubp', 'fbpLogicalMap']
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'inv', field(0, NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'fbp', field(0, NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'ltc', field(0, NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'lts', field(0, NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'fbpa', field(0, NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'rop', field(0, NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'dmLtc', field(0, NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'dmLts', field(0, NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'dmFbpa', field(0, NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'dmRop', field(0, NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'dmFbpaSubp', field(0, NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'fbpaSubp', field(0, NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 'fbpLogicalMap', field(0, NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D))
struct_NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D.SIZE = 32
struct_NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D._fields_ = ['queryType', 'reserved', 'status', 'queryParams']
setattr(struct_NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D, 'queryType', field(0, NvU16))
setattr(struct_NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D, 'reserved', field(2, Array(NvU8, 2)))
setattr(struct_NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D, 'status', field(4, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D, 'queryParams', field(8, NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D))
struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00.SIZE = 3848
struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00._fields_ = ['numQueries', 'reserved', 'queries']
setattr(struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00, 'numQueries', field(0, NvU16))
setattr(struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00, 'reserved', field(2, Array(NvU8, 6)))
setattr(struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00, 'queries', field(8, Array(NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D, 120)))
struct_rpc_ctrl_fb_get_fs_info_v24_00.SIZE = 3856
struct_rpc_ctrl_fb_get_fs_info_v24_00._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_fb_get_fs_info_v24_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_fb_get_fs_info_v24_00, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_fb_get_fs_info_v24_00, 'params', field(8, NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00))
rpc_ctrl_fb_get_fs_info_v24_00 = struct_rpc_ctrl_fb_get_fs_info_v24_00
class struct_rpc_ctrl_fb_get_fs_info_v26_04(Struct): pass
class struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04(Struct): pass
NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04 = struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04
class struct_NV2080_CTRL_FB_FS_INFO_QUERY_v26_04(Struct): pass
NV2080_CTRL_FB_FS_INFO_QUERY_v26_04 = struct_NV2080_CTRL_FB_FS_INFO_QUERY_v26_04
class union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04(Union): pass
NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04 = union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04
class struct_NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04(Struct): pass
NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04 = struct_NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04
struct_NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04.SIZE = 8
struct_NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04._fields_ = ['sysIdx', 'sysl2LtcEnMask']
setattr(struct_NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04, 'sysIdx', field(0, NvU32))
setattr(struct_NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04, 'sysl2LtcEnMask', field(4, NvU32))
class struct_NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04(Struct): pass
NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04 = struct_NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04
struct_NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04.SIZE = 8
struct_NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04._fields_ = ['fbpIndex', 'pacEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04, 'pacEnMask', field(4, NvU32))
class struct_NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04(Struct): pass
NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04 = struct_NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04
struct_NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04.SIZE = 16
struct_NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04._fields_ = ['fbpIndex', 'logicalLtcEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04, 'logicalLtcEnMask', field(8, NvU64))
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04(Struct): pass
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04 = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04.SIZE = 16
struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04._fields_ = ['fbpIndex', 'swizzId', 'logicalLtcEnMask']
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04, 'fbpIndex', field(0, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04, 'swizzId', field(4, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04, 'logicalLtcEnMask', field(8, NvU64))
union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04.SIZE = 24
union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04._fields_ = ['inv', 'fbp', 'ltc', 'lts', 'fbpa', 'rop', 'dmLtc', 'dmLts', 'dmFbpa', 'dmRop', 'dmFbpaSubp', 'fbpaSubp', 'fbpLogicalMap', 'sysl2Ltc', 'pac', 'logicalLtc', 'dmLogicalLtc']
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'inv', field(0, NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'fbp', field(0, NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'ltc', field(0, NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'lts', field(0, NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'fbpa', field(0, NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'rop', field(0, NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'dmLtc', field(0, NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'dmLts', field(0, NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'dmFbpa', field(0, NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'dmRop', field(0, NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'dmFbpaSubp', field(0, NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'fbpaSubp', field(0, NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'fbpLogicalMap', field(0, NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'sysl2Ltc', field(0, NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'pac', field(0, NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'logicalLtc', field(0, NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04))
setattr(union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 'dmLogicalLtc', field(0, NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04))
struct_NV2080_CTRL_FB_FS_INFO_QUERY_v26_04.SIZE = 32
struct_NV2080_CTRL_FB_FS_INFO_QUERY_v26_04._fields_ = ['queryType', 'reserved', 'status', 'queryParams']
setattr(struct_NV2080_CTRL_FB_FS_INFO_QUERY_v26_04, 'queryType', field(0, NvU16))
setattr(struct_NV2080_CTRL_FB_FS_INFO_QUERY_v26_04, 'reserved', field(2, Array(NvU8, 2)))
setattr(struct_NV2080_CTRL_FB_FS_INFO_QUERY_v26_04, 'status', field(4, NvU32))
setattr(struct_NV2080_CTRL_FB_FS_INFO_QUERY_v26_04, 'queryParams', field(8, NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04))
struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04.SIZE = 3848
struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04._fields_ = ['numQueries', 'reserved', 'queries']
setattr(struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04, 'numQueries', field(0, NvU16))
setattr(struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04, 'reserved', field(2, Array(NvU8, 6)))
setattr(struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04, 'queries', field(8, Array(NV2080_CTRL_FB_FS_INFO_QUERY_v26_04, 120)))
struct_rpc_ctrl_fb_get_fs_info_v26_04.SIZE = 3856
struct_rpc_ctrl_fb_get_fs_info_v26_04._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_fb_get_fs_info_v26_04, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_fb_get_fs_info_v26_04, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_fb_get_fs_info_v26_04, 'params', field(8, NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04))
rpc_ctrl_fb_get_fs_info_v26_04 = struct_rpc_ctrl_fb_get_fs_info_v26_04
rpc_ctrl_fb_get_fs_info_v = struct_rpc_ctrl_fb_get_fs_info_v26_04
class struct_rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D(Struct): pass
class struct_NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D
class union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D(Union): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D = union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_GPC_COUNT_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_GPC_COUNT_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_GPC_COUNT_PARAMS_v1A_1D
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_GPC_COUNT_PARAMS_v1A_1D.SIZE = 4
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_GPC_COUNT_PARAMS_v1A_1D._fields_ = ['gpcCount']
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_GPC_COUNT_PARAMS_v1A_1D, 'gpcCount', field(0, NvU32))
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D.SIZE = 8
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D._fields_ = ['gpcId', 'chipletGpcMap']
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D, 'gpcId', field(0, NvU32))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D, 'chipletGpcMap', field(4, NvU32))
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D.SIZE = 8
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D._fields_ = ['gpcId', 'tpcMask']
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D, 'gpcId', field(0, NvU32))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D, 'tpcMask', field(4, NvU32))
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D.SIZE = 8
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D._fields_ = ['gpcId', 'ppcMask']
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D, 'gpcId', field(0, NvU32))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D, 'ppcMask', field(4, NvU32))
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D.SIZE = 12
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D._fields_ = ['swizzId', 'gpcId', 'chipletGpcMap']
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D, 'swizzId', field(0, NvU32))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D, 'gpcId', field(4, NvU32))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D, 'chipletGpcMap', field(8, NvU32))
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_SYSPIPE_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_SYSPIPE_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_SYSPIPE_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_SYSPIPE_MASK_PARAMS_v1A_1D.SIZE = 4
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_SYSPIPE_MASK_PARAMS_v1A_1D._fields_ = ['chipletSyspipeMask']
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_SYSPIPE_MASK_PARAMS_v1A_1D, 'chipletSyspipeMask', field(0, NvU32))
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D.SIZE = 12
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D._fields_ = ['swizzId', 'physSyspipeIdCount', 'physSyspipeId']
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D, 'swizzId', field(0, NvU16))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D, 'physSyspipeIdCount', field(2, NvU16))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D, 'physSyspipeId', field(4, Array(NvU8, 8)))
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D.SIZE = 12
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D._fields_ = ['swizzId', 'grIdx', 'gpcEnMask']
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D, 'swizzId', field(0, NvU32))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D, 'grIdx', field(4, NvU32))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D, 'gpcEnMask', field(8, NvU32))
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_SYSPIPE_ID_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_SYSPIPE_ID_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_SYSPIPE_ID_PARAMS_v1A_1D
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_SYSPIPE_ID_PARAMS_v1A_1D.SIZE = 4
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_SYSPIPE_ID_PARAMS_v1A_1D._fields_ = ['syspipeId']
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_SYSPIPE_ID_PARAMS_v1A_1D, 'syspipeId', field(0, NvU32))
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D(Struct): pass
NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D.SIZE = 8
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D._fields_ = ['gpcId', 'ropMask']
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D, 'gpcId', field(0, NvU32))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D, 'ropMask', field(4, NvU32))
union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D.SIZE = 12
union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D._fields_ = ['gpcCountData', 'chipletGpcMapData', 'tpcMaskData', 'ppcMaskData', 'partitionGpcMapData', 'syspipeMaskData', 'partitionChipletSyspipeData', 'dmGpcMaskData', 'partitionSyspipeIdData', 'ropMaskData']
setattr(union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D, 'gpcCountData', field(0, NV2080_CTRL_GRMGR_GR_FS_INFO_GPC_COUNT_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D, 'chipletGpcMapData', field(0, NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D, 'tpcMaskData', field(0, NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D, 'ppcMaskData', field(0, NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D, 'partitionGpcMapData', field(0, NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D, 'syspipeMaskData', field(0, NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_SYSPIPE_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D, 'partitionChipletSyspipeData', field(0, NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D, 'dmGpcMaskData', field(0, NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D, 'partitionSyspipeIdData', field(0, NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_SYSPIPE_ID_PARAMS_v1A_1D))
setattr(union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D, 'ropMaskData', field(0, NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D))
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D.SIZE = 20
struct_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D._fields_ = ['queryType', 'reserved', 'status', 'queryData']
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D, 'queryType', field(0, NvU16))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D, 'reserved', field(2, Array(NvU8, 2)))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D, 'status', field(4, NvU32))
setattr(struct_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D, 'queryData', field(8, NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D))
struct_NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D.SIZE = 1928
struct_NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D._fields_ = ['numQueries', 'reserved', 'queries']
setattr(struct_NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D, 'numQueries', field(0, NvU16))
setattr(struct_NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D, 'reserved', field(2, Array(NvU8, 6)))
setattr(struct_NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D, 'queries', field(8, Array(NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D, 96)))
struct_rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D.SIZE = 1936
struct_rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D, 'params', field(8, NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D))
rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D = struct_rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D
rpc_ctrl_grmgr_get_gr_fs_info_v = struct_rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D
class struct_rpc_ctrl_stop_channel_v1A_1E(Struct): pass
class struct_NVA06F_CTRL_STOP_CHANNEL_PARAMS_v1A_1E(Struct): pass
NVA06F_CTRL_STOP_CHANNEL_PARAMS_v1A_1E = struct_NVA06F_CTRL_STOP_CHANNEL_PARAMS_v1A_1E
struct_NVA06F_CTRL_STOP_CHANNEL_PARAMS_v1A_1E.SIZE = 1
struct_NVA06F_CTRL_STOP_CHANNEL_PARAMS_v1A_1E._fields_ = ['bImmediate']
setattr(struct_NVA06F_CTRL_STOP_CHANNEL_PARAMS_v1A_1E, 'bImmediate', field(0, NvBool))
struct_rpc_ctrl_stop_channel_v1A_1E.SIZE = 12
struct_rpc_ctrl_stop_channel_v1A_1E._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_stop_channel_v1A_1E, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_stop_channel_v1A_1E, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_stop_channel_v1A_1E, 'params', field(8, NVA06F_CTRL_STOP_CHANNEL_PARAMS_v1A_1E))
rpc_ctrl_stop_channel_v1A_1E = struct_rpc_ctrl_stop_channel_v1A_1E
rpc_ctrl_stop_channel_v = struct_rpc_ctrl_stop_channel_v1A_1E
class struct_rpc_ctrl_gr_pc_sampling_mode_v1A_1F(Struct): pass
class struct_NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F(Struct): pass
NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F = struct_NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F
struct_NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F.SIZE = 24
struct_NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F._fields_ = ['hChannel', 'samplingMode', 'grRouteInfo']
setattr(struct_NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F, 'hChannel', field(0, NvHandle))
setattr(struct_NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F, 'samplingMode', field(4, NvU32))
setattr(struct_NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F, 'grRouteInfo', field(8, NV2080_CTRL_GR_ROUTE_INFO_v12_01))
struct_rpc_ctrl_gr_pc_sampling_mode_v1A_1F.SIZE = 32
struct_rpc_ctrl_gr_pc_sampling_mode_v1A_1F._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_gr_pc_sampling_mode_v1A_1F, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gr_pc_sampling_mode_v1A_1F, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gr_pc_sampling_mode_v1A_1F, 'params', field(8, NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F))
rpc_ctrl_gr_pc_sampling_mode_v1A_1F = struct_rpc_ctrl_gr_pc_sampling_mode_v1A_1F
rpc_ctrl_gr_pc_sampling_mode_v = struct_rpc_ctrl_gr_pc_sampling_mode_v1A_1F
class struct_rpc_ctrl_perf_rated_tdp_get_status_v1A_1F(Struct): pass
class struct_NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F(Struct): pass
NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F = struct_NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F
class struct_PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F(Struct): pass
PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F = struct_PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F
struct_PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F.SIZE = 8
struct_PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F._fields_ = ['clientActiveMask', 'bRegkeyLimitRatedTdp']
setattr(struct_PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F, 'clientActiveMask', field(0, NvU32))
setattr(struct_PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F, 'bRegkeyLimitRatedTdp', field(4, NvU8))
enum_NV2080_CTRL_PERF_RATED_TDP_ACTION = CEnum(ctypes.c_uint32)
NV2080_CTRL_PERF_RATED_TDP_ACTION_DEFAULT = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION.define('NV2080_CTRL_PERF_RATED_TDP_ACTION_DEFAULT', 0)
NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_EXCEED = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION.define('NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_EXCEED', 1)
NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_LIMIT = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION.define('NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_LIMIT', 2)
NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_LOCK = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION.define('NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_LOCK', 3)
NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_FLOOR = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION.define('NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_FLOOR', 4)

NV2080_CTRL_PERF_RATED_TDP_ACTION = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION
struct_NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F.SIZE = 32
struct_NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F._fields_ = ['rm', 'output', 'inputs']
setattr(struct_NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F, 'rm', field(0, PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F))
setattr(struct_NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F, 'output', field(8, NV2080_CTRL_PERF_RATED_TDP_ACTION))
setattr(struct_NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F, 'inputs', field(12, Array(NV2080_CTRL_PERF_RATED_TDP_ACTION, 5)))
struct_rpc_ctrl_perf_rated_tdp_get_status_v1A_1F.SIZE = 40
struct_rpc_ctrl_perf_rated_tdp_get_status_v1A_1F._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_perf_rated_tdp_get_status_v1A_1F, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_perf_rated_tdp_get_status_v1A_1F, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_perf_rated_tdp_get_status_v1A_1F, 'params', field(8, NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F))
rpc_ctrl_perf_rated_tdp_get_status_v1A_1F = struct_rpc_ctrl_perf_rated_tdp_get_status_v1A_1F
rpc_ctrl_perf_rated_tdp_get_status_v = struct_rpc_ctrl_perf_rated_tdp_get_status_v1A_1F
class struct_rpc_ctrl_perf_rated_tdp_set_control_v1A_1F(Struct): pass
class struct_NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F(Struct): pass
NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F = struct_NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F
enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT = CEnum(ctypes.c_uint32)
NV2080_CTRL_PERF_RATED_TDP_CLIENT_RM = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_RM', 0)
NV2080_CTRL_PERF_RATED_TDP_CLIENT_WAR_BUG_1785342 = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_WAR_BUG_1785342', 1)
NV2080_CTRL_PERF_RATED_TDP_CLIENT_GLOBAL = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_GLOBAL', 2)
NV2080_CTRL_PERF_RATED_TDP_CLIENT_OS = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_OS', 3)
NV2080_CTRL_PERF_RATED_TDP_CLIENT_PROFILE = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_PROFILE', 4)
NV2080_CTRL_PERF_RATED_TDP_CLIENT_NUM_CLIENTS = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_NUM_CLIENTS', 5)

NV2080_CTRL_PERF_RATED_TDP_CLIENT = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT
struct_NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F.SIZE = 8
struct_NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F._fields_ = ['client', 'input']
setattr(struct_NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F, 'client', field(0, NV2080_CTRL_PERF_RATED_TDP_CLIENT))
setattr(struct_NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F, 'input', field(4, NV2080_CTRL_PERF_RATED_TDP_ACTION))
struct_rpc_ctrl_perf_rated_tdp_set_control_v1A_1F.SIZE = 16
struct_rpc_ctrl_perf_rated_tdp_set_control_v1A_1F._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_perf_rated_tdp_set_control_v1A_1F, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_perf_rated_tdp_set_control_v1A_1F, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_perf_rated_tdp_set_control_v1A_1F, 'params', field(8, NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F))
rpc_ctrl_perf_rated_tdp_set_control_v1A_1F = struct_rpc_ctrl_perf_rated_tdp_set_control_v1A_1F
rpc_ctrl_perf_rated_tdp_set_control_v = struct_rpc_ctrl_perf_rated_tdp_set_control_v1A_1F
class struct_rpc_ctrl_timer_set_gr_tick_freq_v1A_1F(Struct): pass
class struct_NV2080_CTRL_CMD_TIMER_SET_GR_TICK_FREQ_PARAMS_v1A_1F(Struct): pass
NV2080_CTRL_CMD_TIMER_SET_GR_TICK_FREQ_PARAMS_v1A_1F = struct_NV2080_CTRL_CMD_TIMER_SET_GR_TICK_FREQ_PARAMS_v1A_1F
struct_NV2080_CTRL_CMD_TIMER_SET_GR_TICK_FREQ_PARAMS_v1A_1F.SIZE = 1
struct_NV2080_CTRL_CMD_TIMER_SET_GR_TICK_FREQ_PARAMS_v1A_1F._fields_ = ['bSetMaxFreq']
setattr(struct_NV2080_CTRL_CMD_TIMER_SET_GR_TICK_FREQ_PARAMS_v1A_1F, 'bSetMaxFreq', field(0, NvBool))
struct_rpc_ctrl_timer_set_gr_tick_freq_v1A_1F.SIZE = 12
struct_rpc_ctrl_timer_set_gr_tick_freq_v1A_1F._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_timer_set_gr_tick_freq_v1A_1F, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_timer_set_gr_tick_freq_v1A_1F, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_timer_set_gr_tick_freq_v1A_1F, 'params', field(8, NV2080_CTRL_CMD_TIMER_SET_GR_TICK_FREQ_PARAMS_v1A_1F))
rpc_ctrl_timer_set_gr_tick_freq_v1A_1F = struct_rpc_ctrl_timer_set_gr_tick_freq_v1A_1F
rpc_ctrl_timer_set_gr_tick_freq_v = struct_rpc_ctrl_timer_set_gr_tick_freq_v1A_1F
class struct_rpc_ctrl_free_pma_stream_v1A_1F(Struct): pass
class struct_NVB0CC_CTRL_FREE_PMA_STREAM_PARAMS_v1A_1F(Struct): pass
NVB0CC_CTRL_FREE_PMA_STREAM_PARAMS_v1A_1F = struct_NVB0CC_CTRL_FREE_PMA_STREAM_PARAMS_v1A_1F
struct_NVB0CC_CTRL_FREE_PMA_STREAM_PARAMS_v1A_1F.SIZE = 4
struct_NVB0CC_CTRL_FREE_PMA_STREAM_PARAMS_v1A_1F._fields_ = ['pmaChannelIdx']
setattr(struct_NVB0CC_CTRL_FREE_PMA_STREAM_PARAMS_v1A_1F, 'pmaChannelIdx', field(0, NvU32))
struct_rpc_ctrl_free_pma_stream_v1A_1F.SIZE = 12
struct_rpc_ctrl_free_pma_stream_v1A_1F._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_free_pma_stream_v1A_1F, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_free_pma_stream_v1A_1F, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_free_pma_stream_v1A_1F, 'params', field(8, NVB0CC_CTRL_FREE_PMA_STREAM_PARAMS_v1A_1F))
rpc_ctrl_free_pma_stream_v1A_1F = struct_rpc_ctrl_free_pma_stream_v1A_1F
rpc_ctrl_free_pma_stream_v = struct_rpc_ctrl_free_pma_stream_v1A_1F
class struct_rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23(Struct): pass
class struct_NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23(Struct): pass
NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23 = struct_NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23
struct_NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23.SIZE = 24
struct_NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23._fields_ = ['base', 'size', 'addressSpace', 'cacheAttrib']
setattr(struct_NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23, 'base', field(0, NvU64))
setattr(struct_NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23, 'size', field(8, NvU64))
setattr(struct_NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23, 'addressSpace', field(16, NvU32))
setattr(struct_NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23, 'cacheAttrib', field(20, NvU32))
struct_rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23.SIZE = 32
struct_rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23, 'params', field(8, NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23))
rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23 = struct_rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23
rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v = struct_rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23
class struct_rpc_ctrl_dbg_set_single_sm_single_step_v1C_02(Struct): pass
class struct_NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02(Struct): pass
NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02 = struct_NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02
struct_NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02.SIZE = 8
struct_NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02._fields_ = ['smID', 'bSingleStep']
setattr(struct_NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02, 'smID', field(0, NvU32))
setattr(struct_NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02, 'bSingleStep', field(4, NvBool))
struct_rpc_ctrl_dbg_set_single_sm_single_step_v1C_02.SIZE = 16
struct_rpc_ctrl_dbg_set_single_sm_single_step_v1C_02._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_dbg_set_single_sm_single_step_v1C_02, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_single_sm_single_step_v1C_02, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_set_single_sm_single_step_v1C_02, 'params', field(8, NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02))
rpc_ctrl_dbg_set_single_sm_single_step_v1C_02 = struct_rpc_ctrl_dbg_set_single_sm_single_step_v1C_02
rpc_ctrl_dbg_set_single_sm_single_step_v = struct_rpc_ctrl_dbg_set_single_sm_single_step_v1C_02
class struct_rpc_ctrl_gr_get_tpc_partition_mode_v1C_04(Struct): pass
class struct_NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04(Struct): pass
NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04 = struct_NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04
enum_NV0080_CTRL_GR_TPC_PARTITION_MODE = CEnum(ctypes.c_uint32)
NV0080_CTRL_GR_TPC_PARTITION_MODE_NONE = enum_NV0080_CTRL_GR_TPC_PARTITION_MODE.define('NV0080_CTRL_GR_TPC_PARTITION_MODE_NONE', 0)
NV0080_CTRL_GR_TPC_PARTITION_MODE_STATIC = enum_NV0080_CTRL_GR_TPC_PARTITION_MODE.define('NV0080_CTRL_GR_TPC_PARTITION_MODE_STATIC', 1)
NV0080_CTRL_GR_TPC_PARTITION_MODE_DYNAMIC = enum_NV0080_CTRL_GR_TPC_PARTITION_MODE.define('NV0080_CTRL_GR_TPC_PARTITION_MODE_DYNAMIC', 2)

NV0080_CTRL_GR_TPC_PARTITION_MODE = enum_NV0080_CTRL_GR_TPC_PARTITION_MODE
struct_NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04.SIZE = 32
struct_NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04._fields_ = ['hChannelGroup', 'mode', 'bEnableAllTpcs', 'grRouteInfo']
setattr(struct_NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04, 'hChannelGroup', field(0, NvHandle))
setattr(struct_NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04, 'mode', field(4, NV0080_CTRL_GR_TPC_PARTITION_MODE))
setattr(struct_NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04, 'bEnableAllTpcs', field(8, NvBool))
setattr(struct_NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04, 'grRouteInfo', field(16, NV2080_CTRL_GR_ROUTE_INFO_v12_01))
struct_rpc_ctrl_gr_get_tpc_partition_mode_v1C_04.SIZE = 40
struct_rpc_ctrl_gr_get_tpc_partition_mode_v1C_04._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_gr_get_tpc_partition_mode_v1C_04, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gr_get_tpc_partition_mode_v1C_04, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gr_get_tpc_partition_mode_v1C_04, 'params', field(8, NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04))
rpc_ctrl_gr_get_tpc_partition_mode_v1C_04 = struct_rpc_ctrl_gr_get_tpc_partition_mode_v1C_04
rpc_ctrl_gr_get_tpc_partition_mode_v = struct_rpc_ctrl_gr_get_tpc_partition_mode_v1C_04
class struct_rpc_ctrl_gr_set_tpc_partition_mode_v1C_04(Struct): pass
struct_rpc_ctrl_gr_set_tpc_partition_mode_v1C_04.SIZE = 40
struct_rpc_ctrl_gr_set_tpc_partition_mode_v1C_04._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_gr_set_tpc_partition_mode_v1C_04, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gr_set_tpc_partition_mode_v1C_04, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gr_set_tpc_partition_mode_v1C_04, 'params', field(8, NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04))
rpc_ctrl_gr_set_tpc_partition_mode_v1C_04 = struct_rpc_ctrl_gr_set_tpc_partition_mode_v1C_04
rpc_ctrl_gr_set_tpc_partition_mode_v = struct_rpc_ctrl_gr_set_tpc_partition_mode_v1C_04
class struct_rpc_ctrl_internal_promote_fault_method_buffers_v1E_07(Struct): pass
class struct_NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07(Struct): pass
NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07 = struct_NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07
class struct_NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07(Struct): pass
NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07 = struct_NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07
struct_NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07.SIZE = 32
struct_NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07._fields_ = ['base', 'size', 'alignment', 'addressSpace', 'cpuCacheAttrib']
setattr(struct_NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07, 'base', field(0, NvU64))
setattr(struct_NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07, 'size', field(8, NvU64))
setattr(struct_NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07, 'alignment', field(16, NvU64))
setattr(struct_NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07, 'addressSpace', field(24, NvU32))
setattr(struct_NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07, 'cpuCacheAttrib', field(28, NvU32))
struct_NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07.SIZE = 88
struct_NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07._fields_ = ['methodBufferMemdesc', 'bar2Addr', 'numValidEntries']
setattr(struct_NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07, 'methodBufferMemdesc', field(0, Array(NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07, 2)))
setattr(struct_NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07, 'bar2Addr', field(64, Array(NvU64, 2)))
setattr(struct_NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07, 'numValidEntries', field(80, NvU32))
struct_rpc_ctrl_internal_promote_fault_method_buffers_v1E_07.SIZE = 96
struct_rpc_ctrl_internal_promote_fault_method_buffers_v1E_07._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_internal_promote_fault_method_buffers_v1E_07, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_internal_promote_fault_method_buffers_v1E_07, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_internal_promote_fault_method_buffers_v1E_07, 'params', field(8, NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07))
rpc_ctrl_internal_promote_fault_method_buffers_v1E_07 = struct_rpc_ctrl_internal_promote_fault_method_buffers_v1E_07
rpc_ctrl_internal_promote_fault_method_buffers_v = struct_rpc_ctrl_internal_promote_fault_method_buffers_v1E_07
class struct_rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05(Struct): pass
class struct_NV2080_CTRL_CMD_INTERNAL_MEMSYS_SET_ZBC_REFERENCED_v1F_05(Struct): pass
NV2080_CTRL_CMD_INTERNAL_MEMSYS_SET_ZBC_REFERENCED_v1F_05 = struct_NV2080_CTRL_CMD_INTERNAL_MEMSYS_SET_ZBC_REFERENCED_v1F_05
struct_NV2080_CTRL_CMD_INTERNAL_MEMSYS_SET_ZBC_REFERENCED_v1F_05.SIZE = 1
struct_NV2080_CTRL_CMD_INTERNAL_MEMSYS_SET_ZBC_REFERENCED_v1F_05._fields_ = ['bZbcSurfacesExist']
setattr(struct_NV2080_CTRL_CMD_INTERNAL_MEMSYS_SET_ZBC_REFERENCED_v1F_05, 'bZbcSurfacesExist', field(0, NvBool))
struct_rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05.SIZE = 12
struct_rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05, 'params', field(8, NV2080_CTRL_CMD_INTERNAL_MEMSYS_SET_ZBC_REFERENCED_v1F_05))
rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05 = struct_rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05
rpc_ctrl_internal_memsys_set_zbc_referenced_v = struct_rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05
class struct_rpc_ctrl_fabric_memory_describe_v1E_0C(Struct): pass
class struct_NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C(Struct): pass
NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C = struct_NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C
struct_NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C.SIZE = 2072
struct_NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C._fields_ = ['offset', 'totalPfns', 'pfnArray', 'numPfns']
setattr(struct_NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C, 'offset', field(0, NvU64))
setattr(struct_NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C, 'totalPfns', field(8, NvU64))
setattr(struct_NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C, 'pfnArray', field(16, Array(NvU32, 512)))
setattr(struct_NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C, 'numPfns', field(2064, NvU32))
struct_rpc_ctrl_fabric_memory_describe_v1E_0C.SIZE = 2080
struct_rpc_ctrl_fabric_memory_describe_v1E_0C._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_fabric_memory_describe_v1E_0C, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_fabric_memory_describe_v1E_0C, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_fabric_memory_describe_v1E_0C, 'params', field(8, NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C))
rpc_ctrl_fabric_memory_describe_v1E_0C = struct_rpc_ctrl_fabric_memory_describe_v1E_0C
rpc_ctrl_fabric_memory_describe_v = struct_rpc_ctrl_fabric_memory_describe_v1E_0C
class struct_rpc_ctrl_fabric_mem_stats_v1E_0C(Struct): pass
class struct_NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C(Struct): pass
NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C = struct_NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C
struct_NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C.SIZE = 16
struct_NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C._fields_ = ['totalSize', 'freeSize']
setattr(struct_NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C, 'totalSize', field(0, NvU64))
setattr(struct_NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C, 'freeSize', field(8, NvU64))
struct_rpc_ctrl_fabric_mem_stats_v1E_0C.SIZE = 24
struct_rpc_ctrl_fabric_mem_stats_v1E_0C._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_fabric_mem_stats_v1E_0C, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_fabric_mem_stats_v1E_0C, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_fabric_mem_stats_v1E_0C, 'params', field(8, NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C))
rpc_ctrl_fabric_mem_stats_v1E_0C = struct_rpc_ctrl_fabric_mem_stats_v1E_0C
rpc_ctrl_fabric_mem_stats_v = struct_rpc_ctrl_fabric_mem_stats_v1E_0C
class struct_rpc_ctrl_bus_set_p2p_mapping_v21_03(Struct): pass
class struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03(Struct): pass
NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03 = struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03
struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03.SIZE = 36
struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03._fields_ = ['connectionType', 'peerId', 'bSpaAccessOnly', 'bUseUuid', 'remoteGpuId', 'remoteGpuUuid']
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03, 'connectionType', field(0, NvU32))
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03, 'peerId', field(4, NvU32))
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03, 'bSpaAccessOnly', field(8, NvU32))
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03, 'bUseUuid', field(12, NvBool))
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03, 'remoteGpuId', field(16, NvU32))
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03, 'remoteGpuUuid', field(20, Array(NvU8, 16)))
struct_rpc_ctrl_bus_set_p2p_mapping_v21_03.SIZE = 44
struct_rpc_ctrl_bus_set_p2p_mapping_v21_03._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_bus_set_p2p_mapping_v21_03, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_bus_set_p2p_mapping_v21_03, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_bus_set_p2p_mapping_v21_03, 'params', field(8, NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03))
rpc_ctrl_bus_set_p2p_mapping_v21_03 = struct_rpc_ctrl_bus_set_p2p_mapping_v21_03
class struct_rpc_ctrl_bus_set_p2p_mapping_v29_08(Struct): pass
class struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08(Struct): pass
NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08 = struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08
struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08.SIZE = 40
struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08._fields_ = ['connectionType', 'peerId', 'bEgmPeer', 'bSpaAccessOnly', 'bUseUuid', 'remoteGpuId', 'remoteGpuUuid']
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08, 'connectionType', field(0, NvU32))
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08, 'peerId', field(4, NvU32))
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08, 'bEgmPeer', field(8, NvBool))
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08, 'bSpaAccessOnly', field(12, NvU32))
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08, 'bUseUuid', field(16, NvBool))
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08, 'remoteGpuId', field(20, NvU32))
setattr(struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08, 'remoteGpuUuid', field(24, Array(NvU8, 16)))
struct_rpc_ctrl_bus_set_p2p_mapping_v29_08.SIZE = 48
struct_rpc_ctrl_bus_set_p2p_mapping_v29_08._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_bus_set_p2p_mapping_v29_08, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_bus_set_p2p_mapping_v29_08, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_bus_set_p2p_mapping_v29_08, 'params', field(8, NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08))
rpc_ctrl_bus_set_p2p_mapping_v29_08 = struct_rpc_ctrl_bus_set_p2p_mapping_v29_08
rpc_ctrl_bus_set_p2p_mapping_v = struct_rpc_ctrl_bus_set_p2p_mapping_v29_08
class struct_rpc_ctrl_bus_unset_p2p_mapping_v21_03(Struct): pass
class struct_NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03(Struct): pass
NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03 = struct_NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03
struct_NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03.SIZE = 32
struct_NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03._fields_ = ['connectionType', 'peerId', 'bUseUuid', 'remoteGpuId', 'remoteGpuUuid']
setattr(struct_NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03, 'connectionType', field(0, NvU32))
setattr(struct_NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03, 'peerId', field(4, NvU32))
setattr(struct_NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03, 'bUseUuid', field(8, NvBool))
setattr(struct_NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03, 'remoteGpuId', field(12, NvU32))
setattr(struct_NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03, 'remoteGpuUuid', field(16, Array(NvU8, 16)))
struct_rpc_ctrl_bus_unset_p2p_mapping_v21_03.SIZE = 40
struct_rpc_ctrl_bus_unset_p2p_mapping_v21_03._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_bus_unset_p2p_mapping_v21_03, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_bus_unset_p2p_mapping_v21_03, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_bus_unset_p2p_mapping_v21_03, 'params', field(8, NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03))
rpc_ctrl_bus_unset_p2p_mapping_v21_03 = struct_rpc_ctrl_bus_unset_p2p_mapping_v21_03
rpc_ctrl_bus_unset_p2p_mapping_v = struct_rpc_ctrl_bus_unset_p2p_mapping_v21_03
class struct_rpc_ctrl_gpu_get_info_v2_v25_11(Struct): pass
class struct_NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11(Struct): pass
NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11 = struct_NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11
class struct_NV2080_CTRL_GPU_INFO_v25_11(Struct): pass
NV2080_CTRL_GPU_INFO_v25_11 = struct_NV2080_CTRL_GPU_INFO_v25_11
struct_NV2080_CTRL_GPU_INFO_v25_11.SIZE = 8
struct_NV2080_CTRL_GPU_INFO_v25_11._fields_ = ['index', 'data']
setattr(struct_NV2080_CTRL_GPU_INFO_v25_11, 'index', field(0, NvU32))
setattr(struct_NV2080_CTRL_GPU_INFO_v25_11, 'data', field(4, NvU32))
struct_NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11.SIZE = 524
struct_NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11._fields_ = ['gpuInfoListSize', 'gpuInfoList']
setattr(struct_NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11, 'gpuInfoListSize', field(0, NvU32))
setattr(struct_NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11, 'gpuInfoList', field(4, Array(NV2080_CTRL_GPU_INFO_v25_11, 65)))
struct_rpc_ctrl_gpu_get_info_v2_v25_11.SIZE = 532
struct_rpc_ctrl_gpu_get_info_v2_v25_11._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_gpu_get_info_v2_v25_11, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gpu_get_info_v2_v25_11, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gpu_get_info_v2_v25_11, 'params', field(8, NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11))
rpc_ctrl_gpu_get_info_v2_v25_11 = struct_rpc_ctrl_gpu_get_info_v2_v25_11
rpc_ctrl_gpu_get_info_v2_v = struct_rpc_ctrl_gpu_get_info_v2_v25_11
class struct_rpc_update_gpm_guest_buffer_info_v27_01(Struct): pass
struct_rpc_update_gpm_guest_buffer_info_v27_01.SIZE = 24
struct_rpc_update_gpm_guest_buffer_info_v27_01._fields_ = ['gpfn', 'swizzId', 'computeId', 'bufSize', 'bMap']
setattr(struct_rpc_update_gpm_guest_buffer_info_v27_01, 'gpfn', field(0, NvU64))
setattr(struct_rpc_update_gpm_guest_buffer_info_v27_01, 'swizzId', field(8, NvU32))
setattr(struct_rpc_update_gpm_guest_buffer_info_v27_01, 'computeId', field(12, NvU32))
setattr(struct_rpc_update_gpm_guest_buffer_info_v27_01, 'bufSize', field(16, NvU32))
setattr(struct_rpc_update_gpm_guest_buffer_info_v27_01, 'bMap', field(20, NvBool))
rpc_update_gpm_guest_buffer_info_v27_01 = struct_rpc_update_gpm_guest_buffer_info_v27_01
rpc_update_gpm_guest_buffer_info_v = struct_rpc_update_gpm_guest_buffer_info_v27_01
class struct_rpc_ctrl_internal_quiesce_pma_channel_v1C_08(Struct): pass
class struct_NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08(Struct): pass
NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08 = struct_NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08
struct_NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08.SIZE = 8
struct_NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08._fields_ = ['pmaChannelIdx', 'bMembytesPollingRequired']
setattr(struct_NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08, 'pmaChannelIdx', field(0, NvU32))
setattr(struct_NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08, 'bMembytesPollingRequired', field(4, NvBool))
struct_rpc_ctrl_internal_quiesce_pma_channel_v1C_08.SIZE = 16
struct_rpc_ctrl_internal_quiesce_pma_channel_v1C_08._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_internal_quiesce_pma_channel_v1C_08, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_internal_quiesce_pma_channel_v1C_08, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_internal_quiesce_pma_channel_v1C_08, 'params', field(8, NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08))
rpc_ctrl_internal_quiesce_pma_channel_v1C_08 = struct_rpc_ctrl_internal_quiesce_pma_channel_v1C_08
rpc_ctrl_internal_quiesce_pma_channel_v = struct_rpc_ctrl_internal_quiesce_pma_channel_v1C_08
class struct_rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C(Struct): pass
class struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C(Struct): pass
NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C = struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C
struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C.SIZE = 48
struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C._fields_ = ['pmaChannelIdx', 'pmaBufferVA', 'pmaBufferSize', 'membytesVA', 'hwpmIBPA', 'hwpmIBAperture']
setattr(struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C, 'pmaChannelIdx', field(0, NvU32))
setattr(struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C, 'pmaBufferVA', field(8, NvU64))
setattr(struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C, 'pmaBufferSize', field(16, NvU64))
setattr(struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C, 'membytesVA', field(24, NvU64))
setattr(struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C, 'hwpmIBPA', field(32, NvU64))
setattr(struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C, 'hwpmIBAperture', field(40, NvU8))
struct_rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C.SIZE = 56
struct_rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C, 'params', field(8, NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C))
rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C = struct_rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C
rpc_ctrl_internal_sriov_promote_pma_stream_v = struct_rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C
class struct_rpc_ctrl_exec_partitions_create_v24_05(Struct): pass
class struct_NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05(Struct): pass
NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05 = struct_NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05
class struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05(Struct): pass
NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05 = struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05
struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05.SIZE = 48
struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05._fields_ = ['gpcCount', 'gfxGpcCount', 'veidCount', 'ceCount', 'nvEncCount', 'nvDecCount', 'nvJpgCount', 'ofaCount', 'sharedEngFlag', 'smCount', 'spanStart', 'computeSize']
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'gpcCount', field(0, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'gfxGpcCount', field(4, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'veidCount', field(8, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'ceCount', field(12, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'nvEncCount', field(16, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'nvDecCount', field(20, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'nvJpgCount', field(24, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'ofaCount', field(28, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'sharedEngFlag', field(32, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'smCount', field(36, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'spanStart', field(40, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 'computeSize', field(44, NvU32))
struct_NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05.SIZE = 424
struct_NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05._fields_ = ['bQuery', 'execPartCount', 'execPartInfo', 'execPartId']
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05, 'bQuery', field(0, NvBool))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05, 'execPartCount', field(4, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05, 'execPartInfo', field(8, Array(NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, 8)))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05, 'execPartId', field(392, Array(NvU32, 8)))
struct_rpc_ctrl_exec_partitions_create_v24_05.SIZE = 436
struct_rpc_ctrl_exec_partitions_create_v24_05._fields_ = ['hClient', 'hObject', 'status', 'execPartitionsCreate']
setattr(struct_rpc_ctrl_exec_partitions_create_v24_05, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_exec_partitions_create_v24_05, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_exec_partitions_create_v24_05, 'status', field(8, NvU32))
setattr(struct_rpc_ctrl_exec_partitions_create_v24_05, 'execPartitionsCreate', field(12, NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05))
rpc_ctrl_exec_partitions_create_v24_05 = struct_rpc_ctrl_exec_partitions_create_v24_05
rpc_ctrl_exec_partitions_create_v = struct_rpc_ctrl_exec_partitions_create_v24_05
class struct_rpc_ctrl_fla_setup_instance_mem_block_v21_05(Struct): pass
class struct_NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04(Struct): pass
NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04 = struct_NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04
struct_NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04.SIZE = 16
struct_NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04._fields_ = ['imbPhysAddr', 'addrSpace', 'flaAction']
setattr(struct_NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04, 'imbPhysAddr', field(0, NvU64))
setattr(struct_NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04, 'addrSpace', field(8, NvU32))
setattr(struct_NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04, 'flaAction', field(12, NvU32))
struct_rpc_ctrl_fla_setup_instance_mem_block_v21_05.SIZE = 24
struct_rpc_ctrl_fla_setup_instance_mem_block_v21_05._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_fla_setup_instance_mem_block_v21_05, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_fla_setup_instance_mem_block_v21_05, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_fla_setup_instance_mem_block_v21_05, 'params', field(8, NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04))
rpc_ctrl_fla_setup_instance_mem_block_v21_05 = struct_rpc_ctrl_fla_setup_instance_mem_block_v21_05
rpc_ctrl_fla_setup_instance_mem_block_v = struct_rpc_ctrl_fla_setup_instance_mem_block_v21_05
class struct_rpc_ctrl_get_total_hs_credits_v21_08(Struct): pass
class struct_NVB0CC_CTRL_GET_TOTAL_HS_CREDITS_PARAMS_v21_08(Struct): pass
NVB0CC_CTRL_GET_TOTAL_HS_CREDITS_PARAMS_v21_08 = struct_NVB0CC_CTRL_GET_TOTAL_HS_CREDITS_PARAMS_v21_08
struct_NVB0CC_CTRL_GET_TOTAL_HS_CREDITS_PARAMS_v21_08.SIZE = 4
struct_NVB0CC_CTRL_GET_TOTAL_HS_CREDITS_PARAMS_v21_08._fields_ = ['numCredits']
setattr(struct_NVB0CC_CTRL_GET_TOTAL_HS_CREDITS_PARAMS_v21_08, 'numCredits', field(0, NvU32))
struct_rpc_ctrl_get_total_hs_credits_v21_08.SIZE = 12
struct_rpc_ctrl_get_total_hs_credits_v21_08._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_get_total_hs_credits_v21_08, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_get_total_hs_credits_v21_08, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_get_total_hs_credits_v21_08, 'params', field(8, NVB0CC_CTRL_GET_TOTAL_HS_CREDITS_PARAMS_v21_08))
rpc_ctrl_get_total_hs_credits_v21_08 = struct_rpc_ctrl_get_total_hs_credits_v21_08
rpc_ctrl_get_total_hs_credits_v = struct_rpc_ctrl_get_total_hs_credits_v21_08
class struct_rpc_ctrl_get_hs_credits_v21_08(Struct): pass
class struct_NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08(Struct): pass
NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08 = struct_NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08
class struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08(Struct): pass
NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08 = struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08
struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08.SIZE = 2
struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08._fields_ = ['status', 'entryIndex']
setattr(struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08, 'status', field(0, NvU8))
setattr(struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08, 'entryIndex', field(1, NvU8))
class struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08(Struct): pass
NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08 = struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08
struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08.SIZE = 4
struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08._fields_ = ['chipletType', 'chipletIndex', 'numCredits']
setattr(struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08, 'chipletType', field(0, NvU8))
setattr(struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08, 'chipletIndex', field(1, NvU8))
setattr(struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08, 'numCredits', field(2, NvU16))
struct_NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08.SIZE = 256
struct_NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08._fields_ = ['pmaChannelIdx', 'numEntries', 'statusInfo', 'creditInfo']
setattr(struct_NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08, 'pmaChannelIdx', field(0, NvU8))
setattr(struct_NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08, 'numEntries', field(1, NvU8))
setattr(struct_NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08, 'statusInfo', field(2, NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08))
setattr(struct_NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08, 'creditInfo', field(4, Array(NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08, 63)))
struct_rpc_ctrl_get_hs_credits_v21_08.SIZE = 264
struct_rpc_ctrl_get_hs_credits_v21_08._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_get_hs_credits_v21_08, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_get_hs_credits_v21_08, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_get_hs_credits_v21_08, 'params', field(8, NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08))
rpc_ctrl_get_hs_credits_v21_08 = struct_rpc_ctrl_get_hs_credits_v21_08
rpc_ctrl_get_hs_credits_v = struct_rpc_ctrl_get_hs_credits_v21_08
class struct_rpc_ctrl_reserve_hes_v29_07(Struct): pass
class struct_NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07(Struct): pass
NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07 = struct_NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07
class struct_NVB0CC_CTRL_HES_RESERVATION_UNION_v29_07(Struct): pass
NVB0CC_CTRL_HES_RESERVATION_UNION_v29_07 = struct_NVB0CC_CTRL_HES_RESERVATION_UNION_v29_07
class struct_NVB0CC_CTRL_RESERVE_HES_CWD_PARAMS_v29_07(Struct): pass
NVB0CC_CTRL_RESERVE_HES_CWD_PARAMS_v29_07 = struct_NVB0CC_CTRL_RESERVE_HES_CWD_PARAMS_v29_07
struct_NVB0CC_CTRL_RESERVE_HES_CWD_PARAMS_v29_07.SIZE = 1
struct_NVB0CC_CTRL_RESERVE_HES_CWD_PARAMS_v29_07._fields_ = ['ctxsw']
setattr(struct_NVB0CC_CTRL_RESERVE_HES_CWD_PARAMS_v29_07, 'ctxsw', field(0, NvBool))
struct_NVB0CC_CTRL_HES_RESERVATION_UNION_v29_07.SIZE = 1
struct_NVB0CC_CTRL_HES_RESERVATION_UNION_v29_07._fields_ = ['cwd']
setattr(struct_NVB0CC_CTRL_HES_RESERVATION_UNION_v29_07, 'cwd', field(0, NVB0CC_CTRL_RESERVE_HES_CWD_PARAMS_v29_07))
struct_NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07.SIZE = 8
struct_NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07._fields_ = ['type', 'reserveParams']
setattr(struct_NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07, 'type', field(0, NvU32))
setattr(struct_NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07, 'reserveParams', field(4, NVB0CC_CTRL_HES_RESERVATION_UNION_v29_07))
struct_rpc_ctrl_reserve_hes_v29_07.SIZE = 16
struct_rpc_ctrl_reserve_hes_v29_07._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_reserve_hes_v29_07, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_reserve_hes_v29_07, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_reserve_hes_v29_07, 'params', field(8, NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07))
rpc_ctrl_reserve_hes_v29_07 = struct_rpc_ctrl_reserve_hes_v29_07
rpc_ctrl_reserve_hes_v = struct_rpc_ctrl_reserve_hes_v29_07
class struct_rpc_ctrl_release_hes_v29_07(Struct): pass
class struct_NVB0CC_CTRL_RELEASE_HES_PARAMS_v29_07(Struct): pass
NVB0CC_CTRL_RELEASE_HES_PARAMS_v29_07 = struct_NVB0CC_CTRL_RELEASE_HES_PARAMS_v29_07
struct_NVB0CC_CTRL_RELEASE_HES_PARAMS_v29_07.SIZE = 4
struct_NVB0CC_CTRL_RELEASE_HES_PARAMS_v29_07._fields_ = ['type']
setattr(struct_NVB0CC_CTRL_RELEASE_HES_PARAMS_v29_07, 'type', field(0, NvU32))
struct_rpc_ctrl_release_hes_v29_07.SIZE = 12
struct_rpc_ctrl_release_hes_v29_07._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_release_hes_v29_07, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_release_hes_v29_07, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_release_hes_v29_07, 'params', field(8, NVB0CC_CTRL_RELEASE_HES_PARAMS_v29_07))
rpc_ctrl_release_hes_v29_07 = struct_rpc_ctrl_release_hes_v29_07
rpc_ctrl_release_hes_v = struct_rpc_ctrl_release_hes_v29_07
class struct_rpc_ctrl_reserve_ccu_prof_v29_07(Struct): pass
class struct_NVB0CC_CTRL_RESERVE_CCUPROF_PARAMS_v29_07(Struct): pass
NVB0CC_CTRL_RESERVE_CCUPROF_PARAMS_v29_07 = struct_NVB0CC_CTRL_RESERVE_CCUPROF_PARAMS_v29_07
struct_NVB0CC_CTRL_RESERVE_CCUPROF_PARAMS_v29_07.SIZE = 1
struct_NVB0CC_CTRL_RESERVE_CCUPROF_PARAMS_v29_07._fields_ = ['ctxsw']
setattr(struct_NVB0CC_CTRL_RESERVE_CCUPROF_PARAMS_v29_07, 'ctxsw', field(0, NvBool))
struct_rpc_ctrl_reserve_ccu_prof_v29_07.SIZE = 12
struct_rpc_ctrl_reserve_ccu_prof_v29_07._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_reserve_ccu_prof_v29_07, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_reserve_ccu_prof_v29_07, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_reserve_ccu_prof_v29_07, 'params', field(8, NVB0CC_CTRL_RESERVE_CCUPROF_PARAMS_v29_07))
rpc_ctrl_reserve_ccu_prof_v29_07 = struct_rpc_ctrl_reserve_ccu_prof_v29_07
rpc_ctrl_reserve_ccu_prof_v = struct_rpc_ctrl_reserve_ccu_prof_v29_07
class struct_rpc_ctrl_release_ccu_prof_v29_07(Struct): pass
struct_rpc_ctrl_release_ccu_prof_v29_07.SIZE = 8
struct_rpc_ctrl_release_ccu_prof_v29_07._fields_ = ['hClient', 'hObject']
setattr(struct_rpc_ctrl_release_ccu_prof_v29_07, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_release_ccu_prof_v29_07, 'hObject', field(4, NvHandle))
rpc_ctrl_release_ccu_prof_v29_07 = struct_rpc_ctrl_release_ccu_prof_v29_07
rpc_ctrl_release_ccu_prof_v = struct_rpc_ctrl_release_ccu_prof_v29_07
class struct_rpc_ctrl_set_hs_credits_v21_08(Struct): pass
class struct_NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08(Struct): pass
NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08 = struct_NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08
struct_NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08.SIZE = 256
struct_NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08._fields_ = ['pmaChannelIdx', 'numEntries', 'statusInfo', 'creditInfo']
setattr(struct_NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08, 'pmaChannelIdx', field(0, NvU8))
setattr(struct_NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08, 'numEntries', field(1, NvU8))
setattr(struct_NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08, 'statusInfo', field(2, NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08))
setattr(struct_NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08, 'creditInfo', field(4, Array(NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08, 63)))
struct_rpc_ctrl_set_hs_credits_v21_08.SIZE = 264
struct_rpc_ctrl_set_hs_credits_v21_08._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_set_hs_credits_v21_08, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_set_hs_credits_v21_08, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_set_hs_credits_v21_08, 'params', field(8, NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08))
rpc_ctrl_set_hs_credits_v21_08 = struct_rpc_ctrl_set_hs_credits_v21_08
rpc_ctrl_set_hs_credits_v = struct_rpc_ctrl_set_hs_credits_v21_08
class struct_rpc_ctrl_pm_area_pc_sampler_v21_0B(Struct): pass
struct_rpc_ctrl_pm_area_pc_sampler_v21_0B.SIZE = 12
struct_rpc_ctrl_pm_area_pc_sampler_v21_0B._fields_ = ['hClient', 'hObject', 'cmd']
setattr(struct_rpc_ctrl_pm_area_pc_sampler_v21_0B, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_pm_area_pc_sampler_v21_0B, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_pm_area_pc_sampler_v21_0B, 'cmd', field(8, NvU32))
rpc_ctrl_pm_area_pc_sampler_v21_0B = struct_rpc_ctrl_pm_area_pc_sampler_v21_0B
rpc_ctrl_pm_area_pc_sampler_v = struct_rpc_ctrl_pm_area_pc_sampler_v21_0B
class struct_rpc_ctrl_exec_partitions_delete_v1F_0A(Struct): pass
class struct_NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05(Struct): pass
NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05 = struct_NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05
struct_NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05.SIZE = 36
struct_NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05._fields_ = ['execPartCount', 'execPartId']
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05, 'execPartCount', field(0, NvU32))
setattr(struct_NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05, 'execPartId', field(4, Array(NvU32, 8)))
struct_rpc_ctrl_exec_partitions_delete_v1F_0A.SIZE = 44
struct_rpc_ctrl_exec_partitions_delete_v1F_0A._fields_ = ['hClient', 'hObject', 'execPartitionsDelete']
setattr(struct_rpc_ctrl_exec_partitions_delete_v1F_0A, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_exec_partitions_delete_v1F_0A, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_exec_partitions_delete_v1F_0A, 'execPartitionsDelete', field(8, NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05))
rpc_ctrl_exec_partitions_delete_v1F_0A = struct_rpc_ctrl_exec_partitions_delete_v1F_0A
rpc_ctrl_exec_partitions_delete_v = struct_rpc_ctrl_exec_partitions_delete_v1F_0A
class struct_rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A(Struct): pass
class struct_NVC36F_CTRL_CMD_GPFIFO_GET_WORK_SUBMIT_TOKEN_PARAMS_v08_00(Struct): pass
NVC36F_CTRL_CMD_GPFIFO_GET_WORK_SUBMIT_TOKEN_PARAMS_v08_00 = struct_NVC36F_CTRL_CMD_GPFIFO_GET_WORK_SUBMIT_TOKEN_PARAMS_v08_00
struct_NVC36F_CTRL_CMD_GPFIFO_GET_WORK_SUBMIT_TOKEN_PARAMS_v08_00.SIZE = 4
struct_NVC36F_CTRL_CMD_GPFIFO_GET_WORK_SUBMIT_TOKEN_PARAMS_v08_00._fields_ = ['workSubmitToken']
setattr(struct_NVC36F_CTRL_CMD_GPFIFO_GET_WORK_SUBMIT_TOKEN_PARAMS_v08_00, 'workSubmitToken', field(0, NvU32))
struct_rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A.SIZE = 12
struct_rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A._fields_ = ['hClient', 'hObject', 'workSubmitToken']
setattr(struct_rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A, 'workSubmitToken', field(8, NVC36F_CTRL_CMD_GPFIFO_GET_WORK_SUBMIT_TOKEN_PARAMS_v08_00))
rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A = struct_rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A
rpc_ctrl_gpfifo_get_work_submit_token_v = struct_rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A
class struct_rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A(Struct): pass
class struct_NVC36F_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX_PARAMS_v16_04(Struct): pass
NVC36F_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX_PARAMS_v16_04 = struct_NVC36F_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX_PARAMS_v16_04
struct_NVC36F_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX_PARAMS_v16_04.SIZE = 4
struct_NVC36F_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX_PARAMS_v16_04._fields_ = ['index']
setattr(struct_NVC36F_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX_PARAMS_v16_04, 'index', field(0, NvU32))
struct_rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A.SIZE = 12
struct_rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A._fields_ = ['hClient', 'hObject', 'setWorkSubmitTokenIndex']
setattr(struct_rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A, 'setWorkSubmitTokenIndex', field(8, NVC36F_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX_PARAMS_v16_04))
rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A = struct_rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A
rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v = struct_rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A
class struct_rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D(Struct): pass
class struct_NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B(Struct): pass
NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B = struct_NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B
struct_NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B.SIZE = 8
struct_NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B._fields_ = ['eccMask', 'nvlinkMask']
setattr(struct_NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B, 'eccMask', field(0, NvU32))
setattr(struct_NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B, 'nvlinkMask', field(4, NvU32))
struct_rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D.SIZE = 16
struct_rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D._fields_ = ['hClient', 'hObject', 'vfErrContIntrMask']
setattr(struct_rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D, 'vfErrContIntrMask', field(8, NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B))
rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D = struct_rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D
rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v = struct_rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D
class struct_rpc_save_hibernation_data_v1E_0E(Struct): pass
struct_rpc_save_hibernation_data_v1E_0E.SIZE = 4
struct_rpc_save_hibernation_data_v1E_0E._fields_ = ['remainedBytes', 'payload']
setattr(struct_rpc_save_hibernation_data_v1E_0E, 'remainedBytes', field(0, NvU32))
setattr(struct_rpc_save_hibernation_data_v1E_0E, 'payload', field(4, Array(NvU8, 0)))
rpc_save_hibernation_data_v1E_0E = struct_rpc_save_hibernation_data_v1E_0E
rpc_save_hibernation_data_v = struct_rpc_save_hibernation_data_v1E_0E
class struct_rpc_restore_hibernation_data_v1E_0E(Struct): pass
struct_rpc_restore_hibernation_data_v1E_0E.SIZE = 4
struct_rpc_restore_hibernation_data_v1E_0E._fields_ = ['remainedBytes', 'payload']
setattr(struct_rpc_restore_hibernation_data_v1E_0E, 'remainedBytes', field(0, NvU32))
setattr(struct_rpc_restore_hibernation_data_v1E_0E, 'payload', field(4, Array(NvU8, 0)))
rpc_restore_hibernation_data_v1E_0E = struct_rpc_restore_hibernation_data_v1E_0E
rpc_restore_hibernation_data_v = struct_rpc_restore_hibernation_data_v1E_0E
class struct_rpc_ctrl_get_mmu_debug_mode_v1E_06(Struct): pass
class struct_NV0090_CTRL_GET_MMU_DEBUG_MODE_PARAMS_v1E_06(Struct): pass
NV0090_CTRL_GET_MMU_DEBUG_MODE_PARAMS_v1E_06 = struct_NV0090_CTRL_GET_MMU_DEBUG_MODE_PARAMS_v1E_06
struct_NV0090_CTRL_GET_MMU_DEBUG_MODE_PARAMS_v1E_06.SIZE = 1
struct_NV0090_CTRL_GET_MMU_DEBUG_MODE_PARAMS_v1E_06._fields_ = ['bMode']
setattr(struct_NV0090_CTRL_GET_MMU_DEBUG_MODE_PARAMS_v1E_06, 'bMode', field(0, NvBool))
struct_rpc_ctrl_get_mmu_debug_mode_v1E_06.SIZE = 12
struct_rpc_ctrl_get_mmu_debug_mode_v1E_06._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_get_mmu_debug_mode_v1E_06, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_get_mmu_debug_mode_v1E_06, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_get_mmu_debug_mode_v1E_06, 'params', field(8, NV0090_CTRL_GET_MMU_DEBUG_MODE_PARAMS_v1E_06))
rpc_ctrl_get_mmu_debug_mode_v1E_06 = struct_rpc_ctrl_get_mmu_debug_mode_v1E_06
rpc_ctrl_get_mmu_debug_mode_v = struct_rpc_ctrl_get_mmu_debug_mode_v1E_06
class struct_rpc_disable_channels_v1E_0B(Struct): pass
struct_rpc_disable_channels_v1E_0B.SIZE = 4
struct_rpc_disable_channels_v1E_0B._fields_ = ['bDisable']
setattr(struct_rpc_disable_channels_v1E_0B, 'bDisable', field(0, NvU32))
rpc_disable_channels_v1E_0B = struct_rpc_disable_channels_v1E_0B
rpc_disable_channels_v = struct_rpc_disable_channels_v1E_0B
class struct_rpc_ctrl_gpu_migratable_ops_v21_07(Struct): pass
class struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07(Struct): pass
NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07 = struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07
struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07.SIZE = 1832
struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07._fields_ = ['hClientTarget', 'hChannelTarget', 'bNonTransactional', 'regOpCount', 'smIds', 'regOps', 'grRouteInfo']
setattr(struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07, 'hClientTarget', field(0, NvHandle))
setattr(struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07, 'hChannelTarget', field(4, NvHandle))
setattr(struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07, 'bNonTransactional', field(8, NvU32))
setattr(struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07, 'regOpCount', field(12, NvU32))
setattr(struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07, 'smIds', field(16, Array(NvU32, 50)))
setattr(struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07, 'regOps', field(216, Array(NV2080_CTRL_GPU_REG_OP_v03_00, 50)))
setattr(struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07, 'grRouteInfo', field(1816, NV2080_CTRL_GR_ROUTE_INFO_v12_01))
struct_rpc_ctrl_gpu_migratable_ops_v21_07.SIZE = 1840
struct_rpc_ctrl_gpu_migratable_ops_v21_07._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_gpu_migratable_ops_v21_07, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gpu_migratable_ops_v21_07, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gpu_migratable_ops_v21_07, 'ctrlParams', field(8, NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07))
rpc_ctrl_gpu_migratable_ops_v21_07 = struct_rpc_ctrl_gpu_migratable_ops_v21_07
rpc_ctrl_gpu_migratable_ops_v = struct_rpc_ctrl_gpu_migratable_ops_v21_07
class struct_rpc_invalidate_tlb_v23_03(Struct): pass
struct_rpc_invalidate_tlb_v23_03.SIZE = 16
struct_rpc_invalidate_tlb_v23_03._fields_ = ['pdbAddress', 'regVal']
setattr(struct_rpc_invalidate_tlb_v23_03, 'pdbAddress', field(0, NvU64))
setattr(struct_rpc_invalidate_tlb_v23_03, 'regVal', field(8, NvU32))
rpc_invalidate_tlb_v23_03 = struct_rpc_invalidate_tlb_v23_03
rpc_invalidate_tlb_v = struct_rpc_invalidate_tlb_v23_03
class struct_rpc_get_brand_caps_v25_12(Struct): pass
struct_rpc_get_brand_caps_v25_12.SIZE = 4
struct_rpc_get_brand_caps_v25_12._fields_ = ['brands']
setattr(struct_rpc_get_brand_caps_v25_12, 'brands', field(0, NvU32))
rpc_get_brand_caps_v25_12 = struct_rpc_get_brand_caps_v25_12
rpc_get_brand_caps_v = struct_rpc_get_brand_caps_v25_12
class struct_rpc_gsp_set_system_info_v17_00(Struct): pass
struct_rpc_gsp_set_system_info_v17_00.SIZE = 4
struct_rpc_gsp_set_system_info_v17_00._fields_ = ['data']
setattr(struct_rpc_gsp_set_system_info_v17_00, 'data', field(0, NvU32))
rpc_gsp_set_system_info_v17_00 = struct_rpc_gsp_set_system_info_v17_00
rpc_gsp_set_system_info_v = struct_rpc_gsp_set_system_info_v17_00
class struct_rpc_gsp_rm_alloc_v03_00(Struct): pass
struct_rpc_gsp_rm_alloc_v03_00.SIZE = 32
struct_rpc_gsp_rm_alloc_v03_00._fields_ = ['hClient', 'hParent', 'hObject', 'hClass', 'status', 'paramsSize', 'flags', 'reserved', 'params']
setattr(struct_rpc_gsp_rm_alloc_v03_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_gsp_rm_alloc_v03_00, 'hParent', field(4, NvHandle))
setattr(struct_rpc_gsp_rm_alloc_v03_00, 'hObject', field(8, NvHandle))
setattr(struct_rpc_gsp_rm_alloc_v03_00, 'hClass', field(12, NvU32))
setattr(struct_rpc_gsp_rm_alloc_v03_00, 'status', field(16, NvU32))
setattr(struct_rpc_gsp_rm_alloc_v03_00, 'paramsSize', field(20, NvU32))
setattr(struct_rpc_gsp_rm_alloc_v03_00, 'flags', field(24, NvU32))
setattr(struct_rpc_gsp_rm_alloc_v03_00, 'reserved', field(28, Array(NvU8, 4)))
setattr(struct_rpc_gsp_rm_alloc_v03_00, 'params', field(32, Array(NvU8, 0)))
rpc_gsp_rm_alloc_v03_00 = struct_rpc_gsp_rm_alloc_v03_00
rpc_gsp_rm_alloc_v = struct_rpc_gsp_rm_alloc_v03_00
class struct_rpc_gsp_rm_control_v03_00(Struct): pass
struct_rpc_gsp_rm_control_v03_00.SIZE = 24
struct_rpc_gsp_rm_control_v03_00._fields_ = ['hClient', 'hObject', 'cmd', 'status', 'paramsSize', 'flags', 'params']
setattr(struct_rpc_gsp_rm_control_v03_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_gsp_rm_control_v03_00, 'hObject', field(4, NvHandle))
setattr(struct_rpc_gsp_rm_control_v03_00, 'cmd', field(8, NvU32))
setattr(struct_rpc_gsp_rm_control_v03_00, 'status', field(12, NvU32))
setattr(struct_rpc_gsp_rm_control_v03_00, 'paramsSize', field(16, NvU32))
setattr(struct_rpc_gsp_rm_control_v03_00, 'flags', field(20, NvU32))
setattr(struct_rpc_gsp_rm_control_v03_00, 'params', field(24, Array(NvU8, 0)))
rpc_gsp_rm_control_v03_00 = struct_rpc_gsp_rm_control_v03_00
rpc_gsp_rm_control_v = struct_rpc_gsp_rm_control_v03_00
class struct_rpc_dump_protobuf_component_v18_12(Struct): pass
struct_rpc_dump_protobuf_component_v18_12.SIZE = 16
struct_rpc_dump_protobuf_component_v18_12._fields_ = ['component', 'nvDumpType', 'countOnly', 'bugCheckCode', 'internalCode', 'bufferSize', 'blob']
setattr(struct_rpc_dump_protobuf_component_v18_12, 'component', field(0, NvU16))
setattr(struct_rpc_dump_protobuf_component_v18_12, 'nvDumpType', field(2, NvU8))
setattr(struct_rpc_dump_protobuf_component_v18_12, 'countOnly', field(3, NvBool))
setattr(struct_rpc_dump_protobuf_component_v18_12, 'bugCheckCode', field(4, NvU32))
setattr(struct_rpc_dump_protobuf_component_v18_12, 'internalCode', field(8, NvU32))
setattr(struct_rpc_dump_protobuf_component_v18_12, 'bufferSize', field(12, NvU32))
setattr(struct_rpc_dump_protobuf_component_v18_12, 'blob', field(16, Array(NvU8, 0)))
rpc_dump_protobuf_component_v18_12 = struct_rpc_dump_protobuf_component_v18_12
rpc_dump_protobuf_component_v = struct_rpc_dump_protobuf_component_v18_12
class struct_rpc_run_cpu_sequencer_v17_00(Struct): pass
struct_rpc_run_cpu_sequencer_v17_00.SIZE = 40
struct_rpc_run_cpu_sequencer_v17_00._fields_ = ['bufferSizeDWord', 'cmdIndex', 'regSaveArea', 'commandBuffer']
setattr(struct_rpc_run_cpu_sequencer_v17_00, 'bufferSizeDWord', field(0, NvU32))
setattr(struct_rpc_run_cpu_sequencer_v17_00, 'cmdIndex', field(4, NvU32))
setattr(struct_rpc_run_cpu_sequencer_v17_00, 'regSaveArea', field(8, Array(NvU32, 8)))
setattr(struct_rpc_run_cpu_sequencer_v17_00, 'commandBuffer', field(40, Array(NvU32, 0)))
rpc_run_cpu_sequencer_v17_00 = struct_rpc_run_cpu_sequencer_v17_00
rpc_run_cpu_sequencer_v = struct_rpc_run_cpu_sequencer_v17_00
class struct_rpc_post_event_v17_00(Struct): pass
struct_rpc_post_event_v17_00.SIZE = 32
struct_rpc_post_event_v17_00._fields_ = ['hClient', 'hEvent', 'notifyIndex', 'data', 'info16', 'status', 'eventDataSize', 'bNotifyList', 'eventData']
setattr(struct_rpc_post_event_v17_00, 'hClient', field(0, NvHandle))
setattr(struct_rpc_post_event_v17_00, 'hEvent', field(4, NvHandle))
setattr(struct_rpc_post_event_v17_00, 'notifyIndex', field(8, NvU32))
setattr(struct_rpc_post_event_v17_00, 'data', field(12, NvU32))
setattr(struct_rpc_post_event_v17_00, 'info16', field(16, NvU16))
setattr(struct_rpc_post_event_v17_00, 'status', field(20, NvU32))
setattr(struct_rpc_post_event_v17_00, 'eventDataSize', field(24, NvU32))
setattr(struct_rpc_post_event_v17_00, 'bNotifyList', field(28, NvBool))
setattr(struct_rpc_post_event_v17_00, 'eventData', field(29, Array(NvU8, 0)))
rpc_post_event_v17_00 = struct_rpc_post_event_v17_00
rpc_post_event_v = struct_rpc_post_event_v17_00
class struct_rpc_rc_triggered_v17_02(Struct): pass
struct_rpc_rc_triggered_v17_02.SIZE = 48
struct_rpc_rc_triggered_v17_02._fields_ = ['nv2080EngineType', 'chid', 'gfid', 'exceptLevel', 'exceptType', 'scope', 'partitionAttributionId', 'mmuFaultAddrLo', 'mmuFaultAddrHi', 'mmuFaultType', 'bCallbackNeeded', 'rcJournalBufferSize', 'rcJournalBuffer']
setattr(struct_rpc_rc_triggered_v17_02, 'nv2080EngineType', field(0, NvU32))
setattr(struct_rpc_rc_triggered_v17_02, 'chid', field(4, NvU32))
setattr(struct_rpc_rc_triggered_v17_02, 'gfid', field(8, NvU32))
setattr(struct_rpc_rc_triggered_v17_02, 'exceptLevel', field(12, NvU32))
setattr(struct_rpc_rc_triggered_v17_02, 'exceptType', field(16, NvU32))
setattr(struct_rpc_rc_triggered_v17_02, 'scope', field(20, NvU32))
setattr(struct_rpc_rc_triggered_v17_02, 'partitionAttributionId', field(24, NvU16))
setattr(struct_rpc_rc_triggered_v17_02, 'mmuFaultAddrLo', field(28, NvU32))
setattr(struct_rpc_rc_triggered_v17_02, 'mmuFaultAddrHi', field(32, NvU32))
setattr(struct_rpc_rc_triggered_v17_02, 'mmuFaultType', field(36, NvU32))
setattr(struct_rpc_rc_triggered_v17_02, 'bCallbackNeeded', field(40, NvBool))
setattr(struct_rpc_rc_triggered_v17_02, 'rcJournalBufferSize', field(44, NvU32))
setattr(struct_rpc_rc_triggered_v17_02, 'rcJournalBuffer', field(48, Array(NvU8, 0)))
rpc_rc_triggered_v17_02 = struct_rpc_rc_triggered_v17_02
rpc_rc_triggered_v = struct_rpc_rc_triggered_v17_02
class struct_rpc_os_error_log_v17_00(Struct): pass
struct_rpc_os_error_log_v17_00.SIZE = 268
struct_rpc_os_error_log_v17_00._fields_ = ['exceptType', 'runlistId', 'chid', 'errString']
setattr(struct_rpc_os_error_log_v17_00, 'exceptType', field(0, NvU32))
setattr(struct_rpc_os_error_log_v17_00, 'runlistId', field(4, NvU32))
setattr(struct_rpc_os_error_log_v17_00, 'chid', field(8, NvU32))
setattr(struct_rpc_os_error_log_v17_00, 'errString', field(12, Array(ctypes.c_char, 256)))
rpc_os_error_log_v17_00 = struct_rpc_os_error_log_v17_00
rpc_os_error_log_v = struct_rpc_os_error_log_v17_00
class struct_rpc_rg_line_intr_v17_00(Struct): pass
struct_rpc_rg_line_intr_v17_00.SIZE = 8
struct_rpc_rg_line_intr_v17_00._fields_ = ['head', 'rgIntr']
setattr(struct_rpc_rg_line_intr_v17_00, 'head', field(0, NvU32))
setattr(struct_rpc_rg_line_intr_v17_00, 'rgIntr', field(4, NvU32))
rpc_rg_line_intr_v17_00 = struct_rpc_rg_line_intr_v17_00
rpc_rg_line_intr_v = struct_rpc_rg_line_intr_v17_00
class struct_rpc_display_modeset_v01_00(Struct): pass
struct_rpc_display_modeset_v01_00.SIZE = 12
struct_rpc_display_modeset_v01_00._fields_ = ['bModesetStart', 'minRequiredIsoBandwidthKBPS', 'minRequiredFloorBandwidthKBPS']
setattr(struct_rpc_display_modeset_v01_00, 'bModesetStart', field(0, NvBool))
setattr(struct_rpc_display_modeset_v01_00, 'minRequiredIsoBandwidthKBPS', field(4, NvU32))
setattr(struct_rpc_display_modeset_v01_00, 'minRequiredFloorBandwidthKBPS', field(8, NvU32))
rpc_display_modeset_v01_00 = struct_rpc_display_modeset_v01_00
rpc_display_modeset_v = struct_rpc_display_modeset_v01_00
class struct_rpc_gpuacct_perfmon_util_samples_v1F_0E(Struct): pass
class struct_NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E(Struct): pass
NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E = struct_NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E
struct_NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E.SIZE = 4048
struct_NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E._fields_ = ['type', 'bufSize', 'count', 'tracker', 'samples']
setattr(struct_NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E, 'type', field(0, NvU8))
setattr(struct_NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E, 'bufSize', field(4, NvU32))
setattr(struct_NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E, 'count', field(8, NvU32))
setattr(struct_NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E, 'tracker', field(12, NvU32))
setattr(struct_NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E, 'samples', field(16, Array(NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E, 72)))
struct_rpc_gpuacct_perfmon_util_samples_v1F_0E.SIZE = 4048
struct_rpc_gpuacct_perfmon_util_samples_v1F_0E._fields_ = ['params']
setattr(struct_rpc_gpuacct_perfmon_util_samples_v1F_0E, 'params', field(0, NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E))
rpc_gpuacct_perfmon_util_samples_v1F_0E = struct_rpc_gpuacct_perfmon_util_samples_v1F_0E
rpc_gpuacct_perfmon_util_samples_v = struct_rpc_gpuacct_perfmon_util_samples_v1F_0E
class struct_rpc_vgpu_gsp_plugin_triggered_v17_00(Struct): pass
struct_rpc_vgpu_gsp_plugin_triggered_v17_00.SIZE = 8
struct_rpc_vgpu_gsp_plugin_triggered_v17_00._fields_ = ['gfid', 'notifyIndex']
setattr(struct_rpc_vgpu_gsp_plugin_triggered_v17_00, 'gfid', field(0, NvU32))
setattr(struct_rpc_vgpu_gsp_plugin_triggered_v17_00, 'notifyIndex', field(4, NvU32))
rpc_vgpu_gsp_plugin_triggered_v17_00 = struct_rpc_vgpu_gsp_plugin_triggered_v17_00
rpc_vgpu_gsp_plugin_triggered_v = struct_rpc_vgpu_gsp_plugin_triggered_v17_00
class struct_rpc_vgpu_config_event_v17_00(Struct): pass
struct_rpc_vgpu_config_event_v17_00.SIZE = 4
struct_rpc_vgpu_config_event_v17_00._fields_ = ['notifyIndex']
setattr(struct_rpc_vgpu_config_event_v17_00, 'notifyIndex', field(0, NvU32))
rpc_vgpu_config_event_v17_00 = struct_rpc_vgpu_config_event_v17_00
rpc_vgpu_config_event_v = struct_rpc_vgpu_config_event_v17_00
class struct_rpc_dce_rm_init_v01_00(Struct): pass
struct_rpc_dce_rm_init_v01_00.SIZE = 8
struct_rpc_dce_rm_init_v01_00._fields_ = ['bInit', 'hInternalClient']
setattr(struct_rpc_dce_rm_init_v01_00, 'bInit', field(0, NvBool))
setattr(struct_rpc_dce_rm_init_v01_00, 'hInternalClient', field(4, NvU32))
rpc_dce_rm_init_v01_00 = struct_rpc_dce_rm_init_v01_00
rpc_dce_rm_init_v = struct_rpc_dce_rm_init_v01_00
class struct_rpc_sim_read_v1E_01(Struct): pass
struct_rpc_sim_read_v1E_01.SIZE = 264
struct_rpc_sim_read_v1E_01._fields_ = ['path', 'index', 'count']
setattr(struct_rpc_sim_read_v1E_01, 'path', field(0, Array(ctypes.c_char, 256)))
setattr(struct_rpc_sim_read_v1E_01, 'index', field(256, NvU32))
setattr(struct_rpc_sim_read_v1E_01, 'count', field(260, NvU32))
rpc_sim_read_v1E_01 = struct_rpc_sim_read_v1E_01
rpc_sim_read_v = struct_rpc_sim_read_v1E_01
class struct_rpc_sim_write_v1E_01(Struct): pass
struct_rpc_sim_write_v1E_01.SIZE = 268
struct_rpc_sim_write_v1E_01._fields_ = ['path', 'index', 'count', 'data']
setattr(struct_rpc_sim_write_v1E_01, 'path', field(0, Array(ctypes.c_char, 256)))
setattr(struct_rpc_sim_write_v1E_01, 'index', field(256, NvU32))
setattr(struct_rpc_sim_write_v1E_01, 'count', field(260, NvU32))
setattr(struct_rpc_sim_write_v1E_01, 'data', field(264, NvU32))
rpc_sim_write_v1E_01 = struct_rpc_sim_write_v1E_01
rpc_sim_write_v = struct_rpc_sim_write_v1E_01
class struct_rpc_ucode_libos_print_v1E_08(Struct): pass
struct_rpc_ucode_libos_print_v1E_08.SIZE = 8
struct_rpc_ucode_libos_print_v1E_08._fields_ = ['ucodeEngDesc', 'libosPrintBufSize', 'libosPrintBuf']
setattr(struct_rpc_ucode_libos_print_v1E_08, 'ucodeEngDesc', field(0, NvU32))
setattr(struct_rpc_ucode_libos_print_v1E_08, 'libosPrintBufSize', field(4, NvU32))
setattr(struct_rpc_ucode_libos_print_v1E_08, 'libosPrintBuf', field(8, Array(NvU8, 0)))
rpc_ucode_libos_print_v1E_08 = struct_rpc_ucode_libos_print_v1E_08
rpc_ucode_libos_print_v = struct_rpc_ucode_libos_print_v1E_08
class struct_rpc_init_done_v17_00(Struct): pass
struct_rpc_init_done_v17_00.SIZE = 4
struct_rpc_init_done_v17_00._fields_ = ['not_used']
setattr(struct_rpc_init_done_v17_00, 'not_used', field(0, NvU32))
rpc_init_done_v17_00 = struct_rpc_init_done_v17_00
rpc_init_done_v = struct_rpc_init_done_v17_00
class struct_rpc_semaphore_schedule_callback_v17_00(Struct): pass
struct_rpc_semaphore_schedule_callback_v17_00.SIZE = 32
struct_rpc_semaphore_schedule_callback_v17_00._fields_ = ['GPUVA', 'hVASpace', 'ReleaseValue', 'Flags', 'completionStatus', 'hClient', 'hEvent']
setattr(struct_rpc_semaphore_schedule_callback_v17_00, 'GPUVA', field(0, NvU64))
setattr(struct_rpc_semaphore_schedule_callback_v17_00, 'hVASpace', field(8, NvU32))
setattr(struct_rpc_semaphore_schedule_callback_v17_00, 'ReleaseValue', field(12, NvU32))
setattr(struct_rpc_semaphore_schedule_callback_v17_00, 'Flags', field(16, NvU32))
setattr(struct_rpc_semaphore_schedule_callback_v17_00, 'completionStatus', field(20, NvU32))
setattr(struct_rpc_semaphore_schedule_callback_v17_00, 'hClient', field(24, NvHandle))
setattr(struct_rpc_semaphore_schedule_callback_v17_00, 'hEvent', field(28, NvHandle))
rpc_semaphore_schedule_callback_v17_00 = struct_rpc_semaphore_schedule_callback_v17_00
rpc_semaphore_schedule_callback_v = struct_rpc_semaphore_schedule_callback_v17_00
class struct_rpc_timed_semaphore_release_v01_00(Struct): pass
struct_rpc_timed_semaphore_release_v01_00.SIZE = 40
struct_rpc_timed_semaphore_release_v01_00._fields_ = ['semaphoreVA', 'notifierVA', 'hVASpace', 'releaseValue', 'completionStatus', 'hClient', 'hDevice']
setattr(struct_rpc_timed_semaphore_release_v01_00, 'semaphoreVA', field(0, NvU64))
setattr(struct_rpc_timed_semaphore_release_v01_00, 'notifierVA', field(8, NvU64))
setattr(struct_rpc_timed_semaphore_release_v01_00, 'hVASpace', field(16, NvU32))
setattr(struct_rpc_timed_semaphore_release_v01_00, 'releaseValue', field(20, NvU32))
setattr(struct_rpc_timed_semaphore_release_v01_00, 'completionStatus', field(24, NvU32))
setattr(struct_rpc_timed_semaphore_release_v01_00, 'hClient', field(28, NvHandle))
setattr(struct_rpc_timed_semaphore_release_v01_00, 'hDevice', field(32, NvHandle))
rpc_timed_semaphore_release_v01_00 = struct_rpc_timed_semaphore_release_v01_00
rpc_timed_semaphore_release_v = struct_rpc_timed_semaphore_release_v01_00
class struct_rpc_perf_gpu_boost_sync_limits_callback_v17_00(Struct): pass
class struct_NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00(Struct): pass
NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00 = struct_NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00
struct_NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00.SIZE = 16
struct_NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00._fields_ = ['flags', 'bBridgeless', 'currLimits']
setattr(struct_NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00, 'flags', field(0, NvU32))
setattr(struct_NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00, 'bBridgeless', field(4, NvBool))
setattr(struct_NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00, 'currLimits', field(8, Array(NvU32, 2)))
struct_rpc_perf_gpu_boost_sync_limits_callback_v17_00.SIZE = 16
struct_rpc_perf_gpu_boost_sync_limits_callback_v17_00._fields_ = ['params']
setattr(struct_rpc_perf_gpu_boost_sync_limits_callback_v17_00, 'params', field(0, NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00))
rpc_perf_gpu_boost_sync_limits_callback_v17_00 = struct_rpc_perf_gpu_boost_sync_limits_callback_v17_00
rpc_perf_gpu_boost_sync_limits_callback_v = struct_rpc_perf_gpu_boost_sync_limits_callback_v17_00
class struct_rpc_perf_bridgeless_info_update_v17_00(Struct): pass
struct_rpc_perf_bridgeless_info_update_v17_00.SIZE = 8
struct_rpc_perf_bridgeless_info_update_v17_00._fields_ = ['bBridgeless']
setattr(struct_rpc_perf_bridgeless_info_update_v17_00, 'bBridgeless', field(0, NvU64))
rpc_perf_bridgeless_info_update_v17_00 = struct_rpc_perf_bridgeless_info_update_v17_00
rpc_perf_bridgeless_info_update_v = struct_rpc_perf_bridgeless_info_update_v17_00
class struct_rpc_nvlink_fault_up_v17_00(Struct): pass
struct_rpc_nvlink_fault_up_v17_00.SIZE = 4
struct_rpc_nvlink_fault_up_v17_00._fields_ = ['linkId']
setattr(struct_rpc_nvlink_fault_up_v17_00, 'linkId', field(0, NvU32))
rpc_nvlink_fault_up_v17_00 = struct_rpc_nvlink_fault_up_v17_00
rpc_nvlink_fault_up_v = struct_rpc_nvlink_fault_up_v17_00
class struct_rpc_nvlink_inband_received_data_256_v17_00(Struct): pass
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00(Struct): pass
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00.SIZE = 260
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00._fields_ = ['dataSize', 'data']
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00, 'dataSize', field(0, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00, 'data', field(4, Array(NvU8, 256)))
struct_rpc_nvlink_inband_received_data_256_v17_00.SIZE = 260
struct_rpc_nvlink_inband_received_data_256_v17_00._fields_ = ['params']
setattr(struct_rpc_nvlink_inband_received_data_256_v17_00, 'params', field(0, NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00))
rpc_nvlink_inband_received_data_256_v17_00 = struct_rpc_nvlink_inband_received_data_256_v17_00
rpc_nvlink_inband_received_data_256_v = struct_rpc_nvlink_inband_received_data_256_v17_00
class struct_rpc_nvlink_inband_received_data_512_v17_00(Struct): pass
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00(Struct): pass
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00.SIZE = 516
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00._fields_ = ['dataSize', 'data']
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00, 'dataSize', field(0, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00, 'data', field(4, Array(NvU8, 512)))
struct_rpc_nvlink_inband_received_data_512_v17_00.SIZE = 516
struct_rpc_nvlink_inband_received_data_512_v17_00._fields_ = ['params']
setattr(struct_rpc_nvlink_inband_received_data_512_v17_00, 'params', field(0, NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00))
rpc_nvlink_inband_received_data_512_v17_00 = struct_rpc_nvlink_inband_received_data_512_v17_00
rpc_nvlink_inband_received_data_512_v = struct_rpc_nvlink_inband_received_data_512_v17_00
class struct_rpc_nvlink_inband_received_data_1024_v17_00(Struct): pass
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00(Struct): pass
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00.SIZE = 1028
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00._fields_ = ['dataSize', 'data']
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00, 'dataSize', field(0, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00, 'data', field(4, Array(NvU8, 1024)))
struct_rpc_nvlink_inband_received_data_1024_v17_00.SIZE = 1028
struct_rpc_nvlink_inband_received_data_1024_v17_00._fields_ = ['params']
setattr(struct_rpc_nvlink_inband_received_data_1024_v17_00, 'params', field(0, NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00))
rpc_nvlink_inband_received_data_1024_v17_00 = struct_rpc_nvlink_inband_received_data_1024_v17_00
rpc_nvlink_inband_received_data_1024_v = struct_rpc_nvlink_inband_received_data_1024_v17_00
class struct_rpc_nvlink_inband_received_data_2048_v17_00(Struct): pass
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00(Struct): pass
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00.SIZE = 2052
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00._fields_ = ['dataSize', 'data']
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00, 'dataSize', field(0, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00, 'data', field(4, Array(NvU8, 2048)))
struct_rpc_nvlink_inband_received_data_2048_v17_00.SIZE = 2052
struct_rpc_nvlink_inband_received_data_2048_v17_00._fields_ = ['params']
setattr(struct_rpc_nvlink_inband_received_data_2048_v17_00, 'params', field(0, NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00))
rpc_nvlink_inband_received_data_2048_v17_00 = struct_rpc_nvlink_inband_received_data_2048_v17_00
rpc_nvlink_inband_received_data_2048_v = struct_rpc_nvlink_inband_received_data_2048_v17_00
class struct_rpc_nvlink_inband_received_data_4096_v17_00(Struct): pass
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00(Struct): pass
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00.SIZE = 4100
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00._fields_ = ['dataSize', 'data']
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00, 'dataSize', field(0, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00, 'data', field(4, Array(NvU8, 4096)))
struct_rpc_nvlink_inband_received_data_4096_v17_00.SIZE = 4100
struct_rpc_nvlink_inband_received_data_4096_v17_00._fields_ = ['params']
setattr(struct_rpc_nvlink_inband_received_data_4096_v17_00, 'params', field(0, NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00))
rpc_nvlink_inband_received_data_4096_v17_00 = struct_rpc_nvlink_inband_received_data_4096_v17_00
rpc_nvlink_inband_received_data_4096_v = struct_rpc_nvlink_inband_received_data_4096_v17_00
class struct_rpc_nvlink_is_gpu_degraded_v17_00(Struct): pass
class struct_NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00(Struct): pass
NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00
struct_NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00.SIZE = 8
struct_NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00._fields_ = ['linkId', 'bIsGpuDegraded']
setattr(struct_NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00, 'linkId', field(0, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00, 'bIsGpuDegraded', field(4, NvBool))
struct_rpc_nvlink_is_gpu_degraded_v17_00.SIZE = 8
struct_rpc_nvlink_is_gpu_degraded_v17_00._fields_ = ['params']
setattr(struct_rpc_nvlink_is_gpu_degraded_v17_00, 'params', field(0, NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00))
rpc_nvlink_is_gpu_degraded_v17_00 = struct_rpc_nvlink_is_gpu_degraded_v17_00
rpc_nvlink_is_gpu_degraded_v = struct_rpc_nvlink_is_gpu_degraded_v17_00
class struct_rpc_nvlink_fatal_error_recovery_v17_00(Struct): pass
class struct_NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00(Struct): pass
NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00
struct_NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00.SIZE = 2
struct_NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00._fields_ = ['bRecoverable', 'bLazy']
setattr(struct_NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00, 'bRecoverable', field(0, NvBool))
setattr(struct_NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00, 'bLazy', field(1, NvBool))
struct_rpc_nvlink_fatal_error_recovery_v17_00.SIZE = 2
struct_rpc_nvlink_fatal_error_recovery_v17_00._fields_ = ['params']
setattr(struct_rpc_nvlink_fatal_error_recovery_v17_00, 'params', field(0, NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00))
rpc_nvlink_fatal_error_recovery_v17_00 = struct_rpc_nvlink_fatal_error_recovery_v17_00
rpc_nvlink_fatal_error_recovery_v = struct_rpc_nvlink_fatal_error_recovery_v17_00
class struct_rpc_update_gsp_trace_v01_00(Struct): pass
struct_rpc_update_gsp_trace_v01_00.SIZE = 8
struct_rpc_update_gsp_trace_v01_00._fields_ = ['records', 'data']
setattr(struct_rpc_update_gsp_trace_v01_00, 'records', field(0, NvU32))
setattr(struct_rpc_update_gsp_trace_v01_00, 'data', field(4, NvU32))
rpc_update_gsp_trace_v01_00 = struct_rpc_update_gsp_trace_v01_00
rpc_update_gsp_trace_v = struct_rpc_update_gsp_trace_v01_00
class struct_rpc_gsp_post_nocat_record_v01_00(Struct): pass
struct_rpc_gsp_post_nocat_record_v01_00.SIZE = 4
struct_rpc_gsp_post_nocat_record_v01_00._fields_ = ['data']
setattr(struct_rpc_gsp_post_nocat_record_v01_00, 'data', field(0, NvU32))
rpc_gsp_post_nocat_record_v01_00 = struct_rpc_gsp_post_nocat_record_v01_00
rpc_gsp_post_nocat_record_v = struct_rpc_gsp_post_nocat_record_v01_00
class struct_rpc_extdev_intr_service_v17_00(Struct): pass
struct_rpc_extdev_intr_service_v17_00.SIZE = 4
struct_rpc_extdev_intr_service_v17_00._fields_ = ['lossRegStatus', 'gainRegStatus', 'miscRegStatus', 'rmStatus']
setattr(struct_rpc_extdev_intr_service_v17_00, 'lossRegStatus', field(0, NvU8))
setattr(struct_rpc_extdev_intr_service_v17_00, 'gainRegStatus', field(1, NvU8))
setattr(struct_rpc_extdev_intr_service_v17_00, 'miscRegStatus', field(2, NvU8))
setattr(struct_rpc_extdev_intr_service_v17_00, 'rmStatus', field(3, NvBool))
rpc_extdev_intr_service_v17_00 = struct_rpc_extdev_intr_service_v17_00
rpc_extdev_intr_service_v = struct_rpc_extdev_intr_service_v17_00
class struct_rpc_pfm_req_hndlr_state_sync_callback_v21_04(Struct): pass
class struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04(Struct): pass
NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04 = struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04
class struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04(Struct): pass
NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04 = struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04
class union_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_type_v21_04(Union): pass
NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_type_v21_04 = union_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_type_v21_04
class struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04(Struct): pass
NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04 = struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04
struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04.SIZE = 8
struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04._fields_ = ['sensorId', 'limit']
setattr(struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04, 'sensorId', field(0, NvU32))
setattr(struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04, 'limit', field(4, NvU32))
union_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_type_v21_04.SIZE = 8
union_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_type_v21_04._fields_ = ['smbpbi']
setattr(union_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_type_v21_04, 'smbpbi', field(0, NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04))
struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04.SIZE = 12
struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04._fields_ = ['type', 'data']
setattr(struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04, 'type', field(0, NvU8))
setattr(struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04, 'data', field(4, NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_type_v21_04))
struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04.SIZE = 16
struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04._fields_ = ['flags', 'syncData']
setattr(struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04, 'flags', field(0, NvU8))
setattr(struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04, 'syncData', field(4, NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04))
struct_rpc_pfm_req_hndlr_state_sync_callback_v21_04.SIZE = 16
struct_rpc_pfm_req_hndlr_state_sync_callback_v21_04._fields_ = ['params']
setattr(struct_rpc_pfm_req_hndlr_state_sync_callback_v21_04, 'params', field(0, NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04))
rpc_pfm_req_hndlr_state_sync_callback_v21_04 = struct_rpc_pfm_req_hndlr_state_sync_callback_v21_04
rpc_pfm_req_hndlr_state_sync_callback_v = struct_rpc_pfm_req_hndlr_state_sync_callback_v21_04
class struct_rpc_vgpu_gsp_mig_ci_config_v21_03(Struct): pass
struct_rpc_vgpu_gsp_mig_ci_config_v21_03.SIZE = 44
struct_rpc_vgpu_gsp_mig_ci_config_v21_03._fields_ = ['execPartCount', 'execPartId', 'gfid', 'bDelete']
setattr(struct_rpc_vgpu_gsp_mig_ci_config_v21_03, 'execPartCount', field(0, NvU32))
setattr(struct_rpc_vgpu_gsp_mig_ci_config_v21_03, 'execPartId', field(4, Array(NvU32, 8)))
setattr(struct_rpc_vgpu_gsp_mig_ci_config_v21_03, 'gfid', field(36, NvU32))
setattr(struct_rpc_vgpu_gsp_mig_ci_config_v21_03, 'bDelete', field(40, NvBool))
rpc_vgpu_gsp_mig_ci_config_v21_03 = struct_rpc_vgpu_gsp_mig_ci_config_v21_03
rpc_vgpu_gsp_mig_ci_config_v = struct_rpc_vgpu_gsp_mig_ci_config_v21_03
class struct_rpc_gsp_lockdown_notice_v17_00(Struct): pass
struct_rpc_gsp_lockdown_notice_v17_00.SIZE = 1
struct_rpc_gsp_lockdown_notice_v17_00._fields_ = ['bLockdownEngaging']
setattr(struct_rpc_gsp_lockdown_notice_v17_00, 'bLockdownEngaging', field(0, NvBool))
rpc_gsp_lockdown_notice_v17_00 = struct_rpc_gsp_lockdown_notice_v17_00
rpc_gsp_lockdown_notice_v = struct_rpc_gsp_lockdown_notice_v17_00
class struct_rpc_ctrl_gpu_query_ecc_status_v24_06(Struct): pass
class struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06(Struct): pass
NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06 = struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06
class struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01(Struct): pass
NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01 = struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01
class struct_NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01(Struct): pass
NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01 = struct_NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01
struct_NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01.SIZE = 8
struct_NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01._fields_ = ['count']
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01, 'count', field(0, NvU64))
struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01.SIZE = 40
struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01._fields_ = ['enabled', 'scrubComplete', 'supported', 'dbe', 'dbeNonResettable', 'sbe', 'sbeNonResettable']
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01, 'enabled', field(0, NvBool))
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01, 'scrubComplete', field(1, NvBool))
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01, 'supported', field(2, NvBool))
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01, 'dbe', field(8, NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01))
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01, 'dbeNonResettable', field(16, NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01))
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01, 'sbe', field(24, NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01))
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01, 'sbeNonResettable', field(32, NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01))
struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06.SIZE = 1008
struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06._fields_ = ['units', 'bFatalPoisonError', 'flags']
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06, 'units', field(0, Array(NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01, 25)))
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06, 'bFatalPoisonError', field(1000, NvBool))
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06, 'flags', field(1004, NvU32))
struct_rpc_ctrl_gpu_query_ecc_status_v24_06.SIZE = 1016
struct_rpc_ctrl_gpu_query_ecc_status_v24_06._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_gpu_query_ecc_status_v24_06, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gpu_query_ecc_status_v24_06, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gpu_query_ecc_status_v24_06, 'params', field(8, NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06))
rpc_ctrl_gpu_query_ecc_status_v24_06 = struct_rpc_ctrl_gpu_query_ecc_status_v24_06
class struct_rpc_ctrl_gpu_query_ecc_status_v26_02(Struct): pass
class struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02(Struct): pass
NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02 = struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02
struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02.SIZE = 1208
struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02._fields_ = ['units', 'bFatalPoisonError', 'flags']
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02, 'units', field(0, Array(NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01, 30)))
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02, 'bFatalPoisonError', field(1200, NvBool))
setattr(struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02, 'flags', field(1204, NvU32))
struct_rpc_ctrl_gpu_query_ecc_status_v26_02.SIZE = 1216
struct_rpc_ctrl_gpu_query_ecc_status_v26_02._fields_ = ['hClient', 'hObject', 'params']
setattr(struct_rpc_ctrl_gpu_query_ecc_status_v26_02, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_gpu_query_ecc_status_v26_02, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_gpu_query_ecc_status_v26_02, 'params', field(8, NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02))
rpc_ctrl_gpu_query_ecc_status_v26_02 = struct_rpc_ctrl_gpu_query_ecc_status_v26_02
rpc_ctrl_gpu_query_ecc_status_v = struct_rpc_ctrl_gpu_query_ecc_status_v26_02
class struct_rpc_ctrl_dbg_get_mode_mmu_debug_v25_04(Struct): pass
class struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_DEBUG_PARAMS_v25_04(Struct): pass
NV83DE_CTRL_DEBUG_GET_MODE_MMU_DEBUG_PARAMS_v25_04 = struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_DEBUG_PARAMS_v25_04
struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_DEBUG_PARAMS_v25_04.SIZE = 4
struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_DEBUG_PARAMS_v25_04._fields_ = ['value']
setattr(struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_DEBUG_PARAMS_v25_04, 'value', field(0, NvU32))
struct_rpc_ctrl_dbg_get_mode_mmu_debug_v25_04.SIZE = 12
struct_rpc_ctrl_dbg_get_mode_mmu_debug_v25_04._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_get_mode_mmu_debug_v25_04, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_get_mode_mmu_debug_v25_04, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_get_mode_mmu_debug_v25_04, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_GET_MODE_MMU_DEBUG_PARAMS_v25_04))
rpc_ctrl_dbg_get_mode_mmu_debug_v25_04 = struct_rpc_ctrl_dbg_get_mode_mmu_debug_v25_04
rpc_ctrl_dbg_get_mode_mmu_debug_v = struct_rpc_ctrl_dbg_get_mode_mmu_debug_v25_04
class struct_rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07(Struct): pass
class struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07(Struct): pass
NV83DE_CTRL_DEBUG_GET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07 = struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07
struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07.SIZE = 4
struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07._fields_ = ['value']
setattr(struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07, 'value', field(0, NvU32))
struct_rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07.SIZE = 12
struct_rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07, 'ctrlParams', field(8, NV83DE_CTRL_DEBUG_GET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07))
rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07 = struct_rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07
rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v = struct_rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07
class struct_rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v25_09(Struct): pass
struct_rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v25_09.SIZE = 1
struct_rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v25_09._fields_ = ['bwMode']
setattr(struct_rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v25_09, 'bwMode', field(0, NvU8))
rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v25_09 = struct_rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v25_09
rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v = struct_rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v25_09
class struct_rpc_ctrl_nvlink_get_inband_received_data_v25_0C(Struct): pass
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C(Struct): pass
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C.SIZE = 516
struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C._fields_ = ['dataSize', 'data']
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C, 'dataSize', field(0, NvU32))
setattr(struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C, 'data', field(4, Array(NvU8, 512)))
struct_rpc_ctrl_nvlink_get_inband_received_data_v25_0C.SIZE = 520
struct_rpc_ctrl_nvlink_get_inband_received_data_v25_0C._fields_ = ['message_type', 'more', 'payload']
setattr(struct_rpc_ctrl_nvlink_get_inband_received_data_v25_0C, 'message_type', field(0, NvU16))
setattr(struct_rpc_ctrl_nvlink_get_inband_received_data_v25_0C, 'more', field(2, NvBool))
setattr(struct_rpc_ctrl_nvlink_get_inband_received_data_v25_0C, 'payload', field(4, NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C))
rpc_ctrl_nvlink_get_inband_received_data_v25_0C = struct_rpc_ctrl_nvlink_get_inband_received_data_v25_0C
rpc_ctrl_nvlink_get_inband_received_data_v = struct_rpc_ctrl_nvlink_get_inband_received_data_v25_0C
class struct_rpc_fecs_error_v26_02(Struct): pass
struct_rpc_fecs_error_v26_02.SIZE = 8
struct_rpc_fecs_error_v26_02._fields_ = ['grIdx', 'error_type']
setattr(struct_rpc_fecs_error_v26_02, 'grIdx', field(0, NvU32))
setattr(struct_rpc_fecs_error_v26_02, 'error_type', field(4, NvU8))
rpc_fecs_error_v26_02 = struct_rpc_fecs_error_v26_02
rpc_fecs_error_v = struct_rpc_fecs_error_v26_02
class struct_rpc_ctrl_cmd_nvlink_inband_send_data_v26_05(Struct): pass
struct_rpc_ctrl_cmd_nvlink_inband_send_data_v26_05.SIZE = 1028
struct_rpc_ctrl_cmd_nvlink_inband_send_data_v26_05._fields_ = ['buffer', 'dataSize']
setattr(struct_rpc_ctrl_cmd_nvlink_inband_send_data_v26_05, 'buffer', field(0, Array(NvU8, 1024)))
setattr(struct_rpc_ctrl_cmd_nvlink_inband_send_data_v26_05, 'dataSize', field(1024, NvU32))
rpc_ctrl_cmd_nvlink_inband_send_data_v26_05 = struct_rpc_ctrl_cmd_nvlink_inband_send_data_v26_05
rpc_ctrl_cmd_nvlink_inband_send_data_v = struct_rpc_ctrl_cmd_nvlink_inband_send_data_v26_05
class struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00(Struct): pass
struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00.SIZE = 32
struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00._fields_ = ['bufferSize', 'tracepointMask', 'bufferWatermark', 'bufferAddr', 'flag']
setattr(struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00, 'bufferSize', field(0, NvU32))
setattr(struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00, 'tracepointMask', field(4, NvU32))
setattr(struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00, 'bufferWatermark', field(8, NvU32))
setattr(struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00, 'bufferAddr', field(16, NvU64))
setattr(struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00, 'flag', field(24, NvU8))
rpc_ctrl_cmd_internal_control_gsp_trace_v28_00 = struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00
rpc_ctrl_cmd_internal_control_gsp_trace_v = struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00
class struct_rpc_recovery_action_v28_01(Struct): pass
struct_rpc_recovery_action_v28_01.SIZE = 8
struct_rpc_recovery_action_v28_01._fields_ = ['type', 'value']
setattr(struct_rpc_recovery_action_v28_01, 'type', field(0, NvU32))
setattr(struct_rpc_recovery_action_v28_01, 'value', field(4, NvBool))
rpc_recovery_action_v28_01 = struct_rpc_recovery_action_v28_01
rpc_recovery_action_v = struct_rpc_recovery_action_v28_01
class struct_rpc_ctrl_subdevice_get_libos_heap_stats_v29_02(Struct): pass
class struct_NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02(Struct): pass
NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02 = struct_NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02
class struct_NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02(Struct): pass
NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02 = struct_NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02
struct_NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02.SIZE = 16
struct_NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02._fields_ = ['allocations', 'peakAllocations', 'objectSize']
setattr(struct_NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02, 'allocations', field(0, NvU32))
setattr(struct_NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02, 'peakAllocations', field(4, NvU32))
setattr(struct_NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02, 'objectSize', field(8, NvU64))
struct_NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02.SIZE = 1040
struct_NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02._fields_ = ['poolStats', 'totalHeapSize', 'poolCount']
setattr(struct_NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02, 'poolStats', field(0, Array(NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02, 64)))
setattr(struct_NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02, 'totalHeapSize', field(1024, NvU64))
setattr(struct_NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02, 'poolCount', field(1032, NvU8))
struct_rpc_ctrl_subdevice_get_libos_heap_stats_v29_02.SIZE = 1048
struct_rpc_ctrl_subdevice_get_libos_heap_stats_v29_02._fields_ = ['hClient', 'hObject', 'ctrlParams']
setattr(struct_rpc_ctrl_subdevice_get_libos_heap_stats_v29_02, 'hClient', field(0, NvHandle))
setattr(struct_rpc_ctrl_subdevice_get_libos_heap_stats_v29_02, 'hObject', field(4, NvHandle))
setattr(struct_rpc_ctrl_subdevice_get_libos_heap_stats_v29_02, 'ctrlParams', field(8, NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02))
rpc_ctrl_subdevice_get_libos_heap_stats_v29_02 = struct_rpc_ctrl_subdevice_get_libos_heap_stats_v29_02
rpc_ctrl_subdevice_get_libos_heap_stats_v = struct_rpc_ctrl_subdevice_get_libos_heap_stats_v29_02
class struct_GSP_MSG_QUEUE_ELEMENT(Struct): pass
struct_GSP_MSG_QUEUE_ELEMENT.SIZE = 48
struct_GSP_MSG_QUEUE_ELEMENT._fields_ = ['authTagBuffer', 'aadBuffer', 'checkSum', 'seqNum', 'elemCount', 'padding']
setattr(struct_GSP_MSG_QUEUE_ELEMENT, 'authTagBuffer', field(0, Array(NvU8, 16)))
setattr(struct_GSP_MSG_QUEUE_ELEMENT, 'aadBuffer', field(16, Array(NvU8, 16)))
setattr(struct_GSP_MSG_QUEUE_ELEMENT, 'checkSum', field(32, NvU32))
setattr(struct_GSP_MSG_QUEUE_ELEMENT, 'seqNum', field(36, NvU32))
setattr(struct_GSP_MSG_QUEUE_ELEMENT, 'elemCount', field(40, NvU32))
setattr(struct_GSP_MSG_QUEUE_ELEMENT, 'padding', field(44, NvU32))
GSP_MSG_QUEUE_ELEMENT = struct_GSP_MSG_QUEUE_ELEMENT
class union_rpc_message_rpc_union_field_v03_00(Union): pass
union_rpc_message_rpc_union_field_v03_00.SIZE = 4
union_rpc_message_rpc_union_field_v03_00._fields_ = ['spare', 'cpuRmGfid']
setattr(union_rpc_message_rpc_union_field_v03_00, 'spare', field(0, NvU32))
setattr(union_rpc_message_rpc_union_field_v03_00, 'cpuRmGfid', field(0, NvU32))
rpc_message_rpc_union_field_v03_00 = union_rpc_message_rpc_union_field_v03_00
rpc_message_rpc_union_field_v = union_rpc_message_rpc_union_field_v03_00
class struct_rpc_message_header_v03_00(Struct): pass
struct_rpc_message_header_v03_00.SIZE = 32
struct_rpc_message_header_v03_00._fields_ = ['header_version', 'signature', 'length', 'function', 'rpc_result', 'rpc_result_private', 'sequence', 'u']
setattr(struct_rpc_message_header_v03_00, 'header_version', field(0, NvU32))
setattr(struct_rpc_message_header_v03_00, 'signature', field(4, NvU32))
setattr(struct_rpc_message_header_v03_00, 'length', field(8, NvU32))
setattr(struct_rpc_message_header_v03_00, 'function', field(12, NvU32))
setattr(struct_rpc_message_header_v03_00, 'rpc_result', field(16, NvU32))
setattr(struct_rpc_message_header_v03_00, 'rpc_result_private', field(20, NvU32))
setattr(struct_rpc_message_header_v03_00, 'sequence', field(24, NvU32))
setattr(struct_rpc_message_header_v03_00, 'u', field(28, rpc_message_rpc_union_field_v))
rpc_message_header_v03_00 = struct_rpc_message_header_v03_00
rpc_message_header_v = struct_rpc_message_header_v03_00
class struct_PACKED_REGISTRY_ENTRY(Struct): pass
struct_PACKED_REGISTRY_ENTRY.SIZE = 16
struct_PACKED_REGISTRY_ENTRY._fields_ = ['nameOffset', 'type', 'data', 'length']
setattr(struct_PACKED_REGISTRY_ENTRY, 'nameOffset', field(0, NvU32))
setattr(struct_PACKED_REGISTRY_ENTRY, 'type', field(4, NvU8))
setattr(struct_PACKED_REGISTRY_ENTRY, 'data', field(8, NvU32))
setattr(struct_PACKED_REGISTRY_ENTRY, 'length', field(12, NvU32))
PACKED_REGISTRY_ENTRY = struct_PACKED_REGISTRY_ENTRY
class struct_PACKED_REGISTRY_TABLE(Struct): pass
struct_PACKED_REGISTRY_TABLE.SIZE = 8
struct_PACKED_REGISTRY_TABLE._fields_ = ['size', 'numEntries']
setattr(struct_PACKED_REGISTRY_TABLE, 'size', field(0, NvU32))
setattr(struct_PACKED_REGISTRY_TABLE, 'numEntries', field(4, NvU32))
PACKED_REGISTRY_TABLE = struct_PACKED_REGISTRY_TABLE
DISPMUXSTATE = CEnum(ctypes.c_uint32)
dispMuxState_None = DISPMUXSTATE.define('dispMuxState_None', 0)
dispMuxState_IntegratedGPU = DISPMUXSTATE.define('dispMuxState_IntegratedGPU', 1)
dispMuxState_DiscreteGPU = DISPMUXSTATE.define('dispMuxState_DiscreteGPU', 2)

class ACPI_DSM_CACHE(Struct): pass
ACPI_DSM_CACHE.SIZE = 28
ACPI_DSM_CACHE._fields_ = ['suppFuncStatus', 'suppFuncs', 'suppFuncsLen', 'bArg3isInteger', 'callbackStatus', 'callback']
setattr(ACPI_DSM_CACHE, 'suppFuncStatus', field(0, NvU32))
setattr(ACPI_DSM_CACHE, 'suppFuncs', field(4, Array(NvU8, 8)))
setattr(ACPI_DSM_CACHE, 'suppFuncsLen', field(12, NvU32))
setattr(ACPI_DSM_CACHE, 'bArg3isInteger', field(16, NvBool))
setattr(ACPI_DSM_CACHE, 'callbackStatus', field(20, NvU32))
setattr(ACPI_DSM_CACHE, 'callback', field(24, NvU32))
class ACPI_DATA(Struct): pass
enum__ACPI_DSM_FUNCTION = CEnum(ctypes.c_uint32)
ACPI_DSM_FUNCTION_NBSI = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NBSI', 0)
ACPI_DSM_FUNCTION_NVHG = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NVHG', 1)
ACPI_DSM_FUNCTION_MXM = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_MXM', 2)
ACPI_DSM_FUNCTION_NBCI = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NBCI', 3)
ACPI_DSM_FUNCTION_NVOP = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NVOP', 4)
ACPI_DSM_FUNCTION_PCFG = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_PCFG', 5)
ACPI_DSM_FUNCTION_GPS_2X = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_GPS_2X', 6)
ACPI_DSM_FUNCTION_JT = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_JT', 7)
ACPI_DSM_FUNCTION_PEX = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_PEX', 8)
ACPI_DSM_FUNCTION_NVPCF_2X = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NVPCF_2X', 9)
ACPI_DSM_FUNCTION_GPS = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_GPS', 10)
ACPI_DSM_FUNCTION_NVPCF = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NVPCF', 11)
ACPI_DSM_FUNCTION_COUNT = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_COUNT', 12)
ACPI_DSM_FUNCTION_CURRENT = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_CURRENT', 13)
ACPI_DSM_FUNCTION_INVALID = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_INVALID', 255)

ACPI_DSM_FUNCTION = enum__ACPI_DSM_FUNCTION
ACPI_DATA.SIZE = 472
ACPI_DATA._fields_ = ['dsm', 'dispStatusHotplugFunc', 'dispStatusConfigFunc', 'perfPostPowerStateFunc', 'stereo3dStateActiveFunc', 'dsmPlatCapsCache', 'MDTLFeatureSupport', 'dsmCurrentFunc', 'dsmCurrentSubFunc', 'dsmCurrentFuncSupport']
setattr(ACPI_DATA, 'dsm', field(0, Array(ACPI_DSM_CACHE, 12)))
setattr(ACPI_DATA, 'dispStatusHotplugFunc', field(336, ACPI_DSM_FUNCTION))
setattr(ACPI_DATA, 'dispStatusConfigFunc', field(340, ACPI_DSM_FUNCTION))
setattr(ACPI_DATA, 'perfPostPowerStateFunc', field(344, ACPI_DSM_FUNCTION))
setattr(ACPI_DATA, 'stereo3dStateActiveFunc', field(348, ACPI_DSM_FUNCTION))
setattr(ACPI_DATA, 'dsmPlatCapsCache', field(352, Array(NvU32, 12)))
setattr(ACPI_DATA, 'MDTLFeatureSupport', field(400, NvU32))
setattr(ACPI_DATA, 'dsmCurrentFunc', field(404, Array(ACPI_DSM_FUNCTION, 8)))
setattr(ACPI_DATA, 'dsmCurrentSubFunc', field(436, Array(NvU32, 8)))
setattr(ACPI_DATA, 'dsmCurrentFuncSupport', field(468, NvU32))
class struct_DOD_METHOD_DATA(Struct): pass
NV_STATUS = ctypes.c_uint32
struct_DOD_METHOD_DATA.SIZE = 72
struct_DOD_METHOD_DATA._fields_ = ['status', 'acpiIdListLen', 'acpiIdList']
setattr(struct_DOD_METHOD_DATA, 'status', field(0, NV_STATUS))
setattr(struct_DOD_METHOD_DATA, 'acpiIdListLen', field(4, NvU32))
setattr(struct_DOD_METHOD_DATA, 'acpiIdList', field(8, Array(NvU32, 16)))
DOD_METHOD_DATA = struct_DOD_METHOD_DATA
class struct_JT_METHOD_DATA(Struct): pass
struct_JT_METHOD_DATA.SIZE = 12
struct_JT_METHOD_DATA._fields_ = ['status', 'jtCaps', 'jtRevId', 'bSBIOSCaps']
setattr(struct_JT_METHOD_DATA, 'status', field(0, NV_STATUS))
setattr(struct_JT_METHOD_DATA, 'jtCaps', field(4, NvU32))
setattr(struct_JT_METHOD_DATA, 'jtRevId', field(8, NvU16))
setattr(struct_JT_METHOD_DATA, 'bSBIOSCaps', field(10, NvBool))
JT_METHOD_DATA = struct_JT_METHOD_DATA
class struct_MUX_METHOD_DATA_ELEMENT(Struct): pass
struct_MUX_METHOD_DATA_ELEMENT.SIZE = 12
struct_MUX_METHOD_DATA_ELEMENT._fields_ = ['acpiId', 'mode', 'status']
setattr(struct_MUX_METHOD_DATA_ELEMENT, 'acpiId', field(0, NvU32))
setattr(struct_MUX_METHOD_DATA_ELEMENT, 'mode', field(4, NvU32))
setattr(struct_MUX_METHOD_DATA_ELEMENT, 'status', field(8, NV_STATUS))
MUX_METHOD_DATA_ELEMENT = struct_MUX_METHOD_DATA_ELEMENT
class struct_MUX_METHOD_DATA(Struct): pass
struct_MUX_METHOD_DATA.SIZE = 580
struct_MUX_METHOD_DATA._fields_ = ['tableLen', 'acpiIdMuxModeTable', 'acpiIdMuxPartTable', 'acpiIdMuxStateTable']
setattr(struct_MUX_METHOD_DATA, 'tableLen', field(0, NvU32))
setattr(struct_MUX_METHOD_DATA, 'acpiIdMuxModeTable', field(4, Array(MUX_METHOD_DATA_ELEMENT, 16)))
setattr(struct_MUX_METHOD_DATA, 'acpiIdMuxPartTable', field(196, Array(MUX_METHOD_DATA_ELEMENT, 16)))
setattr(struct_MUX_METHOD_DATA, 'acpiIdMuxStateTable', field(388, Array(MUX_METHOD_DATA_ELEMENT, 16)))
MUX_METHOD_DATA = struct_MUX_METHOD_DATA
class struct_CAPS_METHOD_DATA(Struct): pass
struct_CAPS_METHOD_DATA.SIZE = 8
struct_CAPS_METHOD_DATA._fields_ = ['status', 'optimusCaps']
setattr(struct_CAPS_METHOD_DATA, 'status', field(0, NV_STATUS))
setattr(struct_CAPS_METHOD_DATA, 'optimusCaps', field(4, NvU32))
CAPS_METHOD_DATA = struct_CAPS_METHOD_DATA
class struct_ACPI_METHOD_DATA(Struct): pass
struct_ACPI_METHOD_DATA.SIZE = 676
struct_ACPI_METHOD_DATA._fields_ = ['bValid', 'dodMethodData', 'jtMethodData', 'muxMethodData', 'capsMethodData']
setattr(struct_ACPI_METHOD_DATA, 'bValid', field(0, NvBool))
setattr(struct_ACPI_METHOD_DATA, 'dodMethodData', field(4, DOD_METHOD_DATA))
setattr(struct_ACPI_METHOD_DATA, 'jtMethodData', field(76, JT_METHOD_DATA))
setattr(struct_ACPI_METHOD_DATA, 'muxMethodData', field(88, MUX_METHOD_DATA))
setattr(struct_ACPI_METHOD_DATA, 'capsMethodData', field(668, CAPS_METHOD_DATA))
ACPI_METHOD_DATA = struct_ACPI_METHOD_DATA
RM_ENGINE_TYPE = CEnum(ctypes.c_uint32)
RM_ENGINE_TYPE_NULL = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NULL', 0)
RM_ENGINE_TYPE_GR0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR0', 1)
RM_ENGINE_TYPE_GR1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR1', 2)
RM_ENGINE_TYPE_GR2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR2', 3)
RM_ENGINE_TYPE_GR3 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR3', 4)
RM_ENGINE_TYPE_GR4 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR4', 5)
RM_ENGINE_TYPE_GR5 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR5', 6)
RM_ENGINE_TYPE_GR6 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR6', 7)
RM_ENGINE_TYPE_GR7 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR7', 8)
RM_ENGINE_TYPE_COPY0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY0', 9)
RM_ENGINE_TYPE_COPY1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY1', 10)
RM_ENGINE_TYPE_COPY2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY2', 11)
RM_ENGINE_TYPE_COPY3 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY3', 12)
RM_ENGINE_TYPE_COPY4 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY4', 13)
RM_ENGINE_TYPE_COPY5 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY5', 14)
RM_ENGINE_TYPE_COPY6 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY6', 15)
RM_ENGINE_TYPE_COPY7 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY7', 16)
RM_ENGINE_TYPE_COPY8 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY8', 17)
RM_ENGINE_TYPE_COPY9 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY9', 18)
RM_ENGINE_TYPE_COPY10 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY10', 19)
RM_ENGINE_TYPE_COPY11 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY11', 20)
RM_ENGINE_TYPE_COPY12 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY12', 21)
RM_ENGINE_TYPE_COPY13 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY13', 22)
RM_ENGINE_TYPE_COPY14 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY14', 23)
RM_ENGINE_TYPE_COPY15 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY15', 24)
RM_ENGINE_TYPE_COPY16 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY16', 25)
RM_ENGINE_TYPE_COPY17 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY17', 26)
RM_ENGINE_TYPE_COPY18 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY18', 27)
RM_ENGINE_TYPE_COPY19 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY19', 28)
RM_ENGINE_TYPE_NVDEC0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC0', 29)
RM_ENGINE_TYPE_NVDEC1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC1', 30)
RM_ENGINE_TYPE_NVDEC2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC2', 31)
RM_ENGINE_TYPE_NVDEC3 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC3', 32)
RM_ENGINE_TYPE_NVDEC4 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC4', 33)
RM_ENGINE_TYPE_NVDEC5 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC5', 34)
RM_ENGINE_TYPE_NVDEC6 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC6', 35)
RM_ENGINE_TYPE_NVDEC7 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC7', 36)
RM_ENGINE_TYPE_NVENC0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVENC0', 37)
RM_ENGINE_TYPE_NVENC1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVENC1', 38)
RM_ENGINE_TYPE_NVENC2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVENC2', 39)
RM_ENGINE_TYPE_NVENC3 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVENC3', 40)
RM_ENGINE_TYPE_VP = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_VP', 41)
RM_ENGINE_TYPE_ME = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_ME', 42)
RM_ENGINE_TYPE_PPP = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_PPP', 43)
RM_ENGINE_TYPE_MPEG = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_MPEG', 44)
RM_ENGINE_TYPE_SW = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_SW', 45)
RM_ENGINE_TYPE_TSEC = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_TSEC', 46)
RM_ENGINE_TYPE_VIC = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_VIC', 47)
RM_ENGINE_TYPE_MP = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_MP', 48)
RM_ENGINE_TYPE_SEC2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_SEC2', 49)
RM_ENGINE_TYPE_HOST = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_HOST', 50)
RM_ENGINE_TYPE_DPU = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_DPU', 51)
RM_ENGINE_TYPE_PMU = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_PMU', 52)
RM_ENGINE_TYPE_FBFLCN = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_FBFLCN', 53)
RM_ENGINE_TYPE_NVJPEG0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG0', 54)
RM_ENGINE_TYPE_NVJPEG1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG1', 55)
RM_ENGINE_TYPE_NVJPEG2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG2', 56)
RM_ENGINE_TYPE_NVJPEG3 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG3', 57)
RM_ENGINE_TYPE_NVJPEG4 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG4', 58)
RM_ENGINE_TYPE_NVJPEG5 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG5', 59)
RM_ENGINE_TYPE_NVJPEG6 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG6', 60)
RM_ENGINE_TYPE_NVJPEG7 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG7', 61)
RM_ENGINE_TYPE_OFA0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_OFA0', 62)
RM_ENGINE_TYPE_OFA1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_OFA1', 63)
RM_ENGINE_TYPE_RESERVED40 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED40', 64)
RM_ENGINE_TYPE_RESERVED41 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED41', 65)
RM_ENGINE_TYPE_RESERVED42 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED42', 66)
RM_ENGINE_TYPE_RESERVED43 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED43', 67)
RM_ENGINE_TYPE_RESERVED44 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED44', 68)
RM_ENGINE_TYPE_RESERVED45 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED45', 69)
RM_ENGINE_TYPE_RESERVED46 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED46', 70)
RM_ENGINE_TYPE_RESERVED47 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED47', 71)
RM_ENGINE_TYPE_RESERVED48 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED48', 72)
RM_ENGINE_TYPE_RESERVED49 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED49', 73)
RM_ENGINE_TYPE_RESERVED4a = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4a', 74)
RM_ENGINE_TYPE_RESERVED4b = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4b', 75)
RM_ENGINE_TYPE_RESERVED4c = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4c', 76)
RM_ENGINE_TYPE_RESERVED4d = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4d', 77)
RM_ENGINE_TYPE_RESERVED4e = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4e', 78)
RM_ENGINE_TYPE_RESERVED4f = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4f', 79)
RM_ENGINE_TYPE_RESERVED50 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED50', 80)
RM_ENGINE_TYPE_RESERVED51 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED51', 81)
RM_ENGINE_TYPE_RESERVED52 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED52', 82)
RM_ENGINE_TYPE_RESERVED53 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED53', 83)
RM_ENGINE_TYPE_LAST = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_LAST', 84)

class BUSINFO(Struct): pass
BUSINFO.SIZE = 10
BUSINFO._fields_ = ['deviceID', 'vendorID', 'subdeviceID', 'subvendorID', 'revisionID']
setattr(BUSINFO, 'deviceID', field(0, NvU16))
setattr(BUSINFO, 'vendorID', field(2, NvU16))
setattr(BUSINFO, 'subdeviceID', field(4, NvU16))
setattr(BUSINFO, 'subvendorID', field(6, NvU16))
setattr(BUSINFO, 'revisionID', field(8, NvU8))
class struct_GSP_VF_INFO(Struct): pass
struct_GSP_VF_INFO.SIZE = 40
struct_GSP_VF_INFO._fields_ = ['totalVFs', 'firstVFOffset', 'FirstVFBar0Address', 'FirstVFBar1Address', 'FirstVFBar2Address', 'b64bitBar0', 'b64bitBar1', 'b64bitBar2']
setattr(struct_GSP_VF_INFO, 'totalVFs', field(0, NvU32))
setattr(struct_GSP_VF_INFO, 'firstVFOffset', field(4, NvU32))
setattr(struct_GSP_VF_INFO, 'FirstVFBar0Address', field(8, NvU64))
setattr(struct_GSP_VF_INFO, 'FirstVFBar1Address', field(16, NvU64))
setattr(struct_GSP_VF_INFO, 'FirstVFBar2Address', field(24, NvU64))
setattr(struct_GSP_VF_INFO, 'b64bitBar0', field(32, NvBool))
setattr(struct_GSP_VF_INFO, 'b64bitBar1', field(33, NvBool))
setattr(struct_GSP_VF_INFO, 'b64bitBar2', field(34, NvBool))
GSP_VF_INFO = struct_GSP_VF_INFO
class GSP_PCIE_CONFIG_REG(Struct): pass
GSP_PCIE_CONFIG_REG.SIZE = 4
GSP_PCIE_CONFIG_REG._fields_ = ['linkCap']
setattr(GSP_PCIE_CONFIG_REG, 'linkCap', field(0, NvU32))
class EcidManufacturingInfo(Struct): pass
EcidManufacturingInfo.SIZE = 12
EcidManufacturingInfo._fields_ = ['ecidLow', 'ecidHigh', 'ecidExtended']
setattr(EcidManufacturingInfo, 'ecidLow', field(0, NvU32))
setattr(EcidManufacturingInfo, 'ecidHigh', field(4, NvU32))
setattr(EcidManufacturingInfo, 'ecidExtended', field(8, NvU32))
class FW_WPR_LAYOUT_OFFSET(Struct): pass
FW_WPR_LAYOUT_OFFSET.SIZE = 16
FW_WPR_LAYOUT_OFFSET._fields_ = ['nonWprHeapOffset', 'frtsOffset']
setattr(FW_WPR_LAYOUT_OFFSET, 'nonWprHeapOffset', field(0, NvU64))
setattr(FW_WPR_LAYOUT_OFFSET, 'frtsOffset', field(8, NvU64))
class struct_GspStaticConfigInfo_t(Struct): pass
class struct_NV2080_CTRL_GPU_GET_GID_INFO_PARAMS(Struct): pass
NV2080_CTRL_GPU_GET_GID_INFO_PARAMS = struct_NV2080_CTRL_GPU_GET_GID_INFO_PARAMS
struct_NV2080_CTRL_GPU_GET_GID_INFO_PARAMS.SIZE = 268
struct_NV2080_CTRL_GPU_GET_GID_INFO_PARAMS._fields_ = ['index', 'flags', 'length', 'data']
setattr(struct_NV2080_CTRL_GPU_GET_GID_INFO_PARAMS, 'index', field(0, NvU32))
setattr(struct_NV2080_CTRL_GPU_GET_GID_INFO_PARAMS, 'flags', field(4, NvU32))
setattr(struct_NV2080_CTRL_GPU_GET_GID_INFO_PARAMS, 'length', field(8, NvU32))
setattr(struct_NV2080_CTRL_GPU_GET_GID_INFO_PARAMS, 'data', field(12, Array(NvU8, 256)))
class struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS(Struct): pass
NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS = struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS
struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS.SIZE = 48
struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS._fields_ = ['BoardID', 'chipSKU', 'chipSKUMod', 'skuConfigVersion', 'project', 'projectSKU', 'CDP', 'projectSKUMod', 'businessCycle']
setattr(struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS, 'BoardID', field(0, NvU32))
setattr(struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS, 'chipSKU', field(4, Array(ctypes.c_char, 9)))
setattr(struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS, 'chipSKUMod', field(13, Array(ctypes.c_char, 5)))
setattr(struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS, 'skuConfigVersion', field(20, NvU32))
setattr(struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS, 'project', field(24, Array(ctypes.c_char, 5)))
setattr(struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS, 'projectSKU', field(29, Array(ctypes.c_char, 5)))
setattr(struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS, 'CDP', field(34, Array(ctypes.c_char, 6)))
setattr(struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS, 'projectSKUMod', field(40, Array(ctypes.c_char, 2)))
setattr(struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS, 'businessCycle', field(44, NvU32))
class struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS(Struct): pass
NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS = struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS
class struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO(Struct): pass
NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO = struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO
NV2080_CTRL_CMD_FB_GET_FB_REGION_SURFACE_MEM_TYPE_FLAG = Array(ctypes.c_ubyte, 17)
struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO.SIZE = 48
struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO._fields_ = ['base', 'limit', 'reserved', 'performance', 'supportCompressed', 'supportISO', 'bProtected', 'blackList']
setattr(struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO, 'base', field(0, NvU64))
setattr(struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO, 'limit', field(8, NvU64))
setattr(struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO, 'reserved', field(16, NvU64))
setattr(struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO, 'performance', field(24, NvU32))
setattr(struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO, 'supportCompressed', field(28, NvBool))
setattr(struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO, 'supportISO', field(29, NvBool))
setattr(struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO, 'bProtected', field(30, NvBool))
setattr(struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO, 'blackList', field(31, NV2080_CTRL_CMD_FB_GET_FB_REGION_SURFACE_MEM_TYPE_FLAG))
struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS.SIZE = 776
struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS._fields_ = ['numFBRegions', 'fbRegion']
setattr(struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS, 'numFBRegions', field(0, NvU32))
setattr(struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS, 'fbRegion', field(8, Array(NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO, 16)))
class struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS(Struct): pass
NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS = struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS
struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS.SIZE = 80
struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS._fields_ = ['totalVFs', 'firstVfOffset', 'vfFeatureMask', 'FirstVFBar0Address', 'FirstVFBar1Address', 'FirstVFBar2Address', 'bar0Size', 'bar1Size', 'bar2Size', 'b64bitBar0', 'b64bitBar1', 'b64bitBar2', 'bSriovEnabled', 'bSriovHeavyEnabled', 'bEmulateVFBar0TlbInvalidationRegister', 'bClientRmAllocatedCtxBuffer', 'bNonPowerOf2ChannelCountSupported', 'bVfResizableBAR1Supported']
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'totalVFs', field(0, NvU32))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'firstVfOffset', field(4, NvU32))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'vfFeatureMask', field(8, NvU32))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'FirstVFBar0Address', field(16, NvU64))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'FirstVFBar1Address', field(24, NvU64))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'FirstVFBar2Address', field(32, NvU64))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'bar0Size', field(40, NvU64))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'bar1Size', field(48, NvU64))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'bar2Size', field(56, NvU64))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'b64bitBar0', field(64, NvBool))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'b64bitBar1', field(65, NvBool))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'b64bitBar2', field(66, NvBool))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'bSriovEnabled', field(67, NvBool))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'bSriovHeavyEnabled', field(68, NvBool))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'bEmulateVFBar0TlbInvalidationRegister', field(69, NvBool))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'bClientRmAllocatedCtxBuffer', field(70, NvBool))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'bNonPowerOf2ChannelCountSupported', field(71, NvBool))
setattr(struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 'bVfResizableBAR1Supported', field(72, NvBool))
struct_GspStaticConfigInfo_t.SIZE = 1656
struct_GspStaticConfigInfo_t._fields_ = ['grCapsBits', 'gidInfo', 'SKUInfo', 'fbRegionInfoParams', 'sriovCaps', 'sriovMaxGfid', 'engineCaps', 'poisonFuseEnabled', 'fb_length', 'fbio_mask', 'fb_bus_width', 'fb_ram_type', 'fbp_mask', 'l2_cache_size', 'gpuNameString', 'gpuShortNameString', 'gpuNameString_Unicode', 'bGpuInternalSku', 'bIsQuadroGeneric', 'bIsQuadroAd', 'bIsNvidiaNvs', 'bIsVgx', 'bGeforceSmb', 'bIsTitan', 'bIsTesla', 'bIsMobile', 'bIsGc6Rtd3Allowed', 'bIsGc8Rtd3Allowed', 'bIsGcOffRtd3Allowed', 'bIsGcoffLegacyAllowed', 'bIsMigSupported', 'RTD3GC6TotalBoardPower', 'RTD3GC6PerstDelay', 'bar1PdeBase', 'bar2PdeBase', 'bVbiosValid', 'vbiosSubVendor', 'vbiosSubDevice', 'bPageRetirementSupported', 'bSplitVasBetweenServerClientRm', 'bClRootportNeedsNosnoopWAR', 'displaylessMaxHeads', 'displaylessMaxResolution', 'displaylessMaxPixels', 'hInternalClient', 'hInternalDevice', 'hInternalSubdevice', 'bSelfHostedMode', 'bAtsSupported', 'bIsGpuUefi', 'bIsEfiInit', 'ecidInfo', 'fwWprLayoutOffset']
setattr(struct_GspStaticConfigInfo_t, 'grCapsBits', field(0, Array(NvU8, 23)))
setattr(struct_GspStaticConfigInfo_t, 'gidInfo', field(24, NV2080_CTRL_GPU_GET_GID_INFO_PARAMS))
setattr(struct_GspStaticConfigInfo_t, 'SKUInfo', field(292, NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS))
setattr(struct_GspStaticConfigInfo_t, 'fbRegionInfoParams', field(344, NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS))
setattr(struct_GspStaticConfigInfo_t, 'sriovCaps', field(1120, NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS))
setattr(struct_GspStaticConfigInfo_t, 'sriovMaxGfid', field(1200, NvU32))
setattr(struct_GspStaticConfigInfo_t, 'engineCaps', field(1204, Array(NvU32, 3)))
setattr(struct_GspStaticConfigInfo_t, 'poisonFuseEnabled', field(1216, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'fb_length', field(1224, NvU64))
setattr(struct_GspStaticConfigInfo_t, 'fbio_mask', field(1232, NvU64))
setattr(struct_GspStaticConfigInfo_t, 'fb_bus_width', field(1240, NvU32))
setattr(struct_GspStaticConfigInfo_t, 'fb_ram_type', field(1244, NvU32))
setattr(struct_GspStaticConfigInfo_t, 'fbp_mask', field(1248, NvU64))
setattr(struct_GspStaticConfigInfo_t, 'l2_cache_size', field(1256, NvU32))
setattr(struct_GspStaticConfigInfo_t, 'gpuNameString', field(1260, Array(NvU8, 64)))
setattr(struct_GspStaticConfigInfo_t, 'gpuShortNameString', field(1324, Array(NvU8, 64)))
setattr(struct_GspStaticConfigInfo_t, 'gpuNameString_Unicode', field(1388, Array(NvU16, 64)))
setattr(struct_GspStaticConfigInfo_t, 'bGpuInternalSku', field(1516, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsQuadroGeneric', field(1517, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsQuadroAd', field(1518, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsNvidiaNvs', field(1519, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsVgx', field(1520, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bGeforceSmb', field(1521, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsTitan', field(1522, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsTesla', field(1523, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsMobile', field(1524, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsGc6Rtd3Allowed', field(1525, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsGc8Rtd3Allowed', field(1526, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsGcOffRtd3Allowed', field(1527, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsGcoffLegacyAllowed', field(1528, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsMigSupported', field(1529, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'RTD3GC6TotalBoardPower', field(1530, NvU16))
setattr(struct_GspStaticConfigInfo_t, 'RTD3GC6PerstDelay', field(1532, NvU16))
setattr(struct_GspStaticConfigInfo_t, 'bar1PdeBase', field(1536, NvU64))
setattr(struct_GspStaticConfigInfo_t, 'bar2PdeBase', field(1544, NvU64))
setattr(struct_GspStaticConfigInfo_t, 'bVbiosValid', field(1552, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'vbiosSubVendor', field(1556, NvU32))
setattr(struct_GspStaticConfigInfo_t, 'vbiosSubDevice', field(1560, NvU32))
setattr(struct_GspStaticConfigInfo_t, 'bPageRetirementSupported', field(1564, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bSplitVasBetweenServerClientRm', field(1565, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bClRootportNeedsNosnoopWAR', field(1566, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'displaylessMaxHeads', field(1568, VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS))
setattr(struct_GspStaticConfigInfo_t, 'displaylessMaxResolution', field(1576, VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS))
setattr(struct_GspStaticConfigInfo_t, 'displaylessMaxPixels', field(1592, NvU64))
setattr(struct_GspStaticConfigInfo_t, 'hInternalClient', field(1600, NvHandle))
setattr(struct_GspStaticConfigInfo_t, 'hInternalDevice', field(1604, NvHandle))
setattr(struct_GspStaticConfigInfo_t, 'hInternalSubdevice', field(1608, NvHandle))
setattr(struct_GspStaticConfigInfo_t, 'bSelfHostedMode', field(1612, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bAtsSupported', field(1613, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsGpuUefi', field(1614, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'bIsEfiInit', field(1615, NvBool))
setattr(struct_GspStaticConfigInfo_t, 'ecidInfo', field(1616, Array(EcidManufacturingInfo, 2)))
setattr(struct_GspStaticConfigInfo_t, 'fwWprLayoutOffset', field(1640, FW_WPR_LAYOUT_OFFSET))
GspStaticConfigInfo = struct_GspStaticConfigInfo_t
class struct_GspSystemInfo(Struct): pass
struct_GspSystemInfo.SIZE = 928
struct_GspSystemInfo._fields_ = ['gpuPhysAddr', 'gpuPhysFbAddr', 'gpuPhysInstAddr', 'gpuPhysIoAddr', 'nvDomainBusDeviceFunc', 'simAccessBufPhysAddr', 'notifyOpSharedSurfacePhysAddr', 'pcieAtomicsOpMask', 'consoleMemSize', 'maxUserVa', 'pciConfigMirrorBase', 'pciConfigMirrorSize', 'PCIDeviceID', 'PCISubDeviceID', 'PCIRevisionID', 'pcieAtomicsCplDeviceCapMask', 'oorArch', 'clPdbProperties', 'Chipset', 'bGpuBehindBridge', 'bFlrSupported', 'b64bBar0Supported', 'bMnocAvailable', 'chipsetL1ssEnable', 'bUpstreamL0sUnsupported', 'bUpstreamL1Unsupported', 'bUpstreamL1PorSupported', 'bUpstreamL1PorMobileOnly', 'bSystemHasMux', 'upstreamAddressValid', 'FHBBusInfo', 'chipsetIDInfo', 'acpiMethodData', 'hypervisorType', 'bIsPassthru', 'sysTimerOffsetNs', 'gspVFInfo', 'bIsPrimary', 'isGridBuild', 'pcieConfigReg', 'gridBuildCsp', 'bPreserveVideoMemoryAllocations', 'bTdrEventSupported', 'bFeatureStretchVblankCapable', 'bEnableDynamicGranularityPageArrays', 'bClockBoostSupported', 'bRouteDispIntrsToCPU', 'hostPageSize']
setattr(struct_GspSystemInfo, 'gpuPhysAddr', field(0, NvU64))
setattr(struct_GspSystemInfo, 'gpuPhysFbAddr', field(8, NvU64))
setattr(struct_GspSystemInfo, 'gpuPhysInstAddr', field(16, NvU64))
setattr(struct_GspSystemInfo, 'gpuPhysIoAddr', field(24, NvU64))
setattr(struct_GspSystemInfo, 'nvDomainBusDeviceFunc', field(32, NvU64))
setattr(struct_GspSystemInfo, 'simAccessBufPhysAddr', field(40, NvU64))
setattr(struct_GspSystemInfo, 'notifyOpSharedSurfacePhysAddr', field(48, NvU64))
setattr(struct_GspSystemInfo, 'pcieAtomicsOpMask', field(56, NvU64))
setattr(struct_GspSystemInfo, 'consoleMemSize', field(64, NvU64))
setattr(struct_GspSystemInfo, 'maxUserVa', field(72, NvU64))
setattr(struct_GspSystemInfo, 'pciConfigMirrorBase', field(80, NvU32))
setattr(struct_GspSystemInfo, 'pciConfigMirrorSize', field(84, NvU32))
setattr(struct_GspSystemInfo, 'PCIDeviceID', field(88, NvU32))
setattr(struct_GspSystemInfo, 'PCISubDeviceID', field(92, NvU32))
setattr(struct_GspSystemInfo, 'PCIRevisionID', field(96, NvU32))
setattr(struct_GspSystemInfo, 'pcieAtomicsCplDeviceCapMask', field(100, NvU32))
setattr(struct_GspSystemInfo, 'oorArch', field(104, NvU8))
setattr(struct_GspSystemInfo, 'clPdbProperties', field(112, NvU64))
setattr(struct_GspSystemInfo, 'Chipset', field(120, NvU32))
setattr(struct_GspSystemInfo, 'bGpuBehindBridge', field(124, NvBool))
setattr(struct_GspSystemInfo, 'bFlrSupported', field(125, NvBool))
setattr(struct_GspSystemInfo, 'b64bBar0Supported', field(126, NvBool))
setattr(struct_GspSystemInfo, 'bMnocAvailable', field(127, NvBool))
setattr(struct_GspSystemInfo, 'chipsetL1ssEnable', field(128, NvU32))
setattr(struct_GspSystemInfo, 'bUpstreamL0sUnsupported', field(132, NvBool))
setattr(struct_GspSystemInfo, 'bUpstreamL1Unsupported', field(133, NvBool))
setattr(struct_GspSystemInfo, 'bUpstreamL1PorSupported', field(134, NvBool))
setattr(struct_GspSystemInfo, 'bUpstreamL1PorMobileOnly', field(135, NvBool))
setattr(struct_GspSystemInfo, 'bSystemHasMux', field(136, NvBool))
setattr(struct_GspSystemInfo, 'upstreamAddressValid', field(137, NvU8))
setattr(struct_GspSystemInfo, 'FHBBusInfo', field(138, BUSINFO))
setattr(struct_GspSystemInfo, 'chipsetIDInfo', field(148, BUSINFO))
setattr(struct_GspSystemInfo, 'acpiMethodData', field(160, ACPI_METHOD_DATA))
setattr(struct_GspSystemInfo, 'hypervisorType', field(836, NvU32))
setattr(struct_GspSystemInfo, 'bIsPassthru', field(840, NvBool))
setattr(struct_GspSystemInfo, 'sysTimerOffsetNs', field(848, NvU64))
setattr(struct_GspSystemInfo, 'gspVFInfo', field(856, GSP_VF_INFO))
setattr(struct_GspSystemInfo, 'bIsPrimary', field(896, NvBool))
setattr(struct_GspSystemInfo, 'isGridBuild', field(897, NvBool))
setattr(struct_GspSystemInfo, 'pcieConfigReg', field(900, GSP_PCIE_CONFIG_REG))
setattr(struct_GspSystemInfo, 'gridBuildCsp', field(904, NvU32))
setattr(struct_GspSystemInfo, 'bPreserveVideoMemoryAllocations', field(908, NvBool))
setattr(struct_GspSystemInfo, 'bTdrEventSupported', field(909, NvBool))
setattr(struct_GspSystemInfo, 'bFeatureStretchVblankCapable', field(910, NvBool))
setattr(struct_GspSystemInfo, 'bEnableDynamicGranularityPageArrays', field(911, NvBool))
setattr(struct_GspSystemInfo, 'bClockBoostSupported', field(912, NvBool))
setattr(struct_GspSystemInfo, 'bRouteDispIntrsToCPU', field(913, NvBool))
setattr(struct_GspSystemInfo, 'hostPageSize', field(920, NvU64))
GspSystemInfo = struct_GspSystemInfo
class FALCON_APPLICATION_INTERFACE_HEADER_V1(Struct): pass
FALCON_APPLICATION_INTERFACE_HEADER_V1.SIZE = 4
FALCON_APPLICATION_INTERFACE_HEADER_V1._fields_ = ['version', 'headerSize', 'entrySize', 'entryCount']
setattr(FALCON_APPLICATION_INTERFACE_HEADER_V1, 'version', field(0, NvU8))
setattr(FALCON_APPLICATION_INTERFACE_HEADER_V1, 'headerSize', field(1, NvU8))
setattr(FALCON_APPLICATION_INTERFACE_HEADER_V1, 'entrySize', field(2, NvU8))
setattr(FALCON_APPLICATION_INTERFACE_HEADER_V1, 'entryCount', field(3, NvU8))
class FALCON_APPLICATION_INTERFACE_ENTRY_V1(Struct): pass
FALCON_APPLICATION_INTERFACE_ENTRY_V1.SIZE = 8
FALCON_APPLICATION_INTERFACE_ENTRY_V1._fields_ = ['id', 'dmemOffset']
setattr(FALCON_APPLICATION_INTERFACE_ENTRY_V1, 'id', field(0, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_ENTRY_V1, 'dmemOffset', field(4, NvU32))
class FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3(Struct): pass
FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3.SIZE = 64
FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3._fields_ = ['signature', 'version', 'size', 'cmd_in_buffer_offset', 'cmd_in_buffer_size', 'cmd_out_buffer_offset', 'cmd_out_buffer_size', 'nvf_img_data_buffer_offset', 'nvf_img_data_buffer_size', 'printfBufferHdr', 'ucode_build_time_stamp', 'ucode_signature', 'init_cmd', 'ucode_feature', 'ucode_cmd_mask0', 'ucode_cmd_mask1', 'multiTgtTbl']
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'signature', field(0, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'version', field(4, NvU16))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'size', field(6, NvU16))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'cmd_in_buffer_offset', field(8, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'cmd_in_buffer_size', field(12, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'cmd_out_buffer_offset', field(16, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'cmd_out_buffer_size', field(20, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'nvf_img_data_buffer_offset', field(24, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'nvf_img_data_buffer_size', field(28, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'printfBufferHdr', field(32, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'ucode_build_time_stamp', field(36, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'ucode_signature', field(40, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'init_cmd', field(44, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'ucode_feature', field(48, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'ucode_cmd_mask0', field(52, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'ucode_cmd_mask1', field(56, NvU32))
setattr(FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3, 'multiTgtTbl', field(60, NvU32))
class struct_BIT_HEADER_V1_00(Struct): pass
struct_BIT_HEADER_V1_00.SIZE = 12
struct_BIT_HEADER_V1_00._fields_ = ['Id', 'Signature', 'BCD_Version', 'HeaderSize', 'TokenSize', 'TokenEntries', 'HeaderChksum']
setattr(struct_BIT_HEADER_V1_00, 'Id', field(0, ctypes.c_uint16))
setattr(struct_BIT_HEADER_V1_00, 'Signature', field(2, ctypes.c_uint32))
setattr(struct_BIT_HEADER_V1_00, 'BCD_Version', field(6, ctypes.c_uint16))
setattr(struct_BIT_HEADER_V1_00, 'HeaderSize', field(8, ctypes.c_ubyte))
setattr(struct_BIT_HEADER_V1_00, 'TokenSize', field(9, ctypes.c_ubyte))
setattr(struct_BIT_HEADER_V1_00, 'TokenEntries', field(10, ctypes.c_ubyte))
setattr(struct_BIT_HEADER_V1_00, 'HeaderChksum', field(11, ctypes.c_ubyte))
BIT_HEADER_V1_00 = struct_BIT_HEADER_V1_00
class struct_BIT_TOKEN_V1_00(Struct): pass
struct_BIT_TOKEN_V1_00.SIZE = 8
struct_BIT_TOKEN_V1_00._fields_ = ['TokenId', 'DataVersion', 'DataSize', 'DataPtr']
setattr(struct_BIT_TOKEN_V1_00, 'TokenId', field(0, ctypes.c_ubyte))
setattr(struct_BIT_TOKEN_V1_00, 'DataVersion', field(1, ctypes.c_ubyte))
setattr(struct_BIT_TOKEN_V1_00, 'DataSize', field(2, ctypes.c_uint16))
setattr(struct_BIT_TOKEN_V1_00, 'DataPtr', field(4, ctypes.c_uint32))
BIT_TOKEN_V1_00 = struct_BIT_TOKEN_V1_00
class BIT_DATA_BIOSDATA_BINVER(Struct): pass
BIT_DATA_BIOSDATA_BINVER.SIZE = 5
BIT_DATA_BIOSDATA_BINVER._fields_ = ['Version', 'OemVersion']
setattr(BIT_DATA_BIOSDATA_BINVER, 'Version', field(0, ctypes.c_uint32))
setattr(BIT_DATA_BIOSDATA_BINVER, 'OemVersion', field(4, ctypes.c_ubyte))
class BIT_DATA_FALCON_DATA_V2(Struct): pass
BIT_DATA_FALCON_DATA_V2.SIZE = 4
BIT_DATA_FALCON_DATA_V2._fields_ = ['FalconUcodeTablePtr']
setattr(BIT_DATA_FALCON_DATA_V2, 'FalconUcodeTablePtr', field(0, ctypes.c_uint32))
class FALCON_UCODE_TABLE_HDR_V1(Struct): pass
FALCON_UCODE_TABLE_HDR_V1.SIZE = 6
FALCON_UCODE_TABLE_HDR_V1._fields_ = ['Version', 'HeaderSize', 'EntrySize', 'EntryCount', 'DescVersion', 'DescSize']
setattr(FALCON_UCODE_TABLE_HDR_V1, 'Version', field(0, ctypes.c_ubyte))
setattr(FALCON_UCODE_TABLE_HDR_V1, 'HeaderSize', field(1, ctypes.c_ubyte))
setattr(FALCON_UCODE_TABLE_HDR_V1, 'EntrySize', field(2, ctypes.c_ubyte))
setattr(FALCON_UCODE_TABLE_HDR_V1, 'EntryCount', field(3, ctypes.c_ubyte))
setattr(FALCON_UCODE_TABLE_HDR_V1, 'DescVersion', field(4, ctypes.c_ubyte))
setattr(FALCON_UCODE_TABLE_HDR_V1, 'DescSize', field(5, ctypes.c_ubyte))
class FALCON_UCODE_TABLE_ENTRY_V1(Struct): pass
FALCON_UCODE_TABLE_ENTRY_V1.SIZE = 6
FALCON_UCODE_TABLE_ENTRY_V1._fields_ = ['ApplicationID', 'TargetID', 'DescPtr']
setattr(FALCON_UCODE_TABLE_ENTRY_V1, 'ApplicationID', field(0, ctypes.c_ubyte))
setattr(FALCON_UCODE_TABLE_ENTRY_V1, 'TargetID', field(1, ctypes.c_ubyte))
setattr(FALCON_UCODE_TABLE_ENTRY_V1, 'DescPtr', field(2, ctypes.c_uint32))
class FALCON_UCODE_DESC_HEADER(Struct): pass
FALCON_UCODE_DESC_HEADER.SIZE = 4
FALCON_UCODE_DESC_HEADER._fields_ = ['vDesc']
setattr(FALCON_UCODE_DESC_HEADER, 'vDesc', field(0, ctypes.c_uint32))
class FALCON_UCODE_DESC_V3(Struct): pass
FALCON_UCODE_DESC_V3.SIZE = 44
FALCON_UCODE_DESC_V3._fields_ = ['Hdr', 'StoredSize', 'PKCDataOffset', 'InterfaceOffset', 'IMEMPhysBase', 'IMEMLoadSize', 'IMEMVirtBase', 'DMEMPhysBase', 'DMEMLoadSize', 'EngineIdMask', 'UcodeId', 'SignatureCount', 'SignatureVersions', 'Reserved']
setattr(FALCON_UCODE_DESC_V3, 'Hdr', field(0, FALCON_UCODE_DESC_HEADER))
setattr(FALCON_UCODE_DESC_V3, 'StoredSize', field(4, ctypes.c_uint32))
setattr(FALCON_UCODE_DESC_V3, 'PKCDataOffset', field(8, ctypes.c_uint32))
setattr(FALCON_UCODE_DESC_V3, 'InterfaceOffset', field(12, ctypes.c_uint32))
setattr(FALCON_UCODE_DESC_V3, 'IMEMPhysBase', field(16, ctypes.c_uint32))
setattr(FALCON_UCODE_DESC_V3, 'IMEMLoadSize', field(20, ctypes.c_uint32))
setattr(FALCON_UCODE_DESC_V3, 'IMEMVirtBase', field(24, ctypes.c_uint32))
setattr(FALCON_UCODE_DESC_V3, 'DMEMPhysBase', field(28, ctypes.c_uint32))
setattr(FALCON_UCODE_DESC_V3, 'DMEMLoadSize', field(32, ctypes.c_uint32))
setattr(FALCON_UCODE_DESC_V3, 'EngineIdMask', field(36, ctypes.c_uint16))
setattr(FALCON_UCODE_DESC_V3, 'UcodeId', field(38, ctypes.c_ubyte))
setattr(FALCON_UCODE_DESC_V3, 'SignatureCount', field(39, ctypes.c_ubyte))
setattr(FALCON_UCODE_DESC_V3, 'SignatureVersions', field(40, ctypes.c_uint16))
setattr(FALCON_UCODE_DESC_V3, 'Reserved', field(42, ctypes.c_uint16))
class FWSECLIC_READ_VBIOS_DESC(Struct): pass
FWSECLIC_READ_VBIOS_DESC.SIZE = 24
FWSECLIC_READ_VBIOS_DESC._fields_ = ['version', 'size', 'gfwImageOffset', 'gfwImageSize', 'flags']
setattr(FWSECLIC_READ_VBIOS_DESC, 'version', field(0, NvU32))
setattr(FWSECLIC_READ_VBIOS_DESC, 'size', field(4, NvU32))
setattr(FWSECLIC_READ_VBIOS_DESC, 'gfwImageOffset', field(8, NvU64))
setattr(FWSECLIC_READ_VBIOS_DESC, 'gfwImageSize', field(16, NvU32))
setattr(FWSECLIC_READ_VBIOS_DESC, 'flags', field(20, NvU32))
class FWSECLIC_FRTS_REGION_DESC(Struct): pass
FWSECLIC_FRTS_REGION_DESC.SIZE = 20
FWSECLIC_FRTS_REGION_DESC._fields_ = ['version', 'size', 'frtsRegionOffset4K', 'frtsRegionSize', 'frtsRegionMediaType']
setattr(FWSECLIC_FRTS_REGION_DESC, 'version', field(0, NvU32))
setattr(FWSECLIC_FRTS_REGION_DESC, 'size', field(4, NvU32))
setattr(FWSECLIC_FRTS_REGION_DESC, 'frtsRegionOffset4K', field(8, NvU32))
setattr(FWSECLIC_FRTS_REGION_DESC, 'frtsRegionSize', field(12, NvU32))
setattr(FWSECLIC_FRTS_REGION_DESC, 'frtsRegionMediaType', field(16, NvU32))
class FWSECLIC_FRTS_CMD(Struct): pass
FWSECLIC_FRTS_CMD.SIZE = 44
FWSECLIC_FRTS_CMD._fields_ = ['readVbiosDesc', 'frtsRegionDesc']
setattr(FWSECLIC_FRTS_CMD, 'readVbiosDesc', field(0, FWSECLIC_READ_VBIOS_DESC))
setattr(FWSECLIC_FRTS_CMD, 'frtsRegionDesc', field(24, FWSECLIC_FRTS_REGION_DESC))
class struct__PCI_EXP_ROM_STANDARD(Struct): pass
struct__PCI_EXP_ROM_STANDARD.SIZE = 30
struct__PCI_EXP_ROM_STANDARD._fields_ = ['sig', 'reserved', 'pciDataStrucPtr', 'sizeOfBlock']
setattr(struct__PCI_EXP_ROM_STANDARD, 'sig', field(0, NvU16))
setattr(struct__PCI_EXP_ROM_STANDARD, 'reserved', field(2, Array(NvU8, 22)))
setattr(struct__PCI_EXP_ROM_STANDARD, 'pciDataStrucPtr', field(24, NvU16))
setattr(struct__PCI_EXP_ROM_STANDARD, 'sizeOfBlock', field(26, NvU32))
PCI_EXP_ROM_STANDARD = struct__PCI_EXP_ROM_STANDARD
PPCI_EXP_ROM_STANDARD = Pointer(struct__PCI_EXP_ROM_STANDARD)
class struct__PCI_EXP_ROM_NBSI(Struct): pass
struct__PCI_EXP_ROM_NBSI.SIZE = 30
struct__PCI_EXP_ROM_NBSI._fields_ = ['sig', 'reserved', 'nbsiDataOffset', 'pciDataStrucPtr', 'sizeOfBlock']
setattr(struct__PCI_EXP_ROM_NBSI, 'sig', field(0, NvU16))
setattr(struct__PCI_EXP_ROM_NBSI, 'reserved', field(2, Array(NvU8, 20)))
setattr(struct__PCI_EXP_ROM_NBSI, 'nbsiDataOffset', field(22, NvU16))
setattr(struct__PCI_EXP_ROM_NBSI, 'pciDataStrucPtr', field(24, NvU16))
setattr(struct__PCI_EXP_ROM_NBSI, 'sizeOfBlock', field(26, NvU32))
PCI_EXP_ROM_NBSI = struct__PCI_EXP_ROM_NBSI
PPCI_EXP_ROM_NBSI = Pointer(struct__PCI_EXP_ROM_NBSI)
class union__PCI_EXP_ROM(Union): pass
union__PCI_EXP_ROM.SIZE = 30
union__PCI_EXP_ROM._fields_ = ['standard', 'nbsi']
setattr(union__PCI_EXP_ROM, 'standard', field(0, PCI_EXP_ROM_STANDARD))
setattr(union__PCI_EXP_ROM, 'nbsi', field(0, PCI_EXP_ROM_NBSI))
PCI_EXP_ROM = union__PCI_EXP_ROM
PPCI_EXP_ROM = Pointer(union__PCI_EXP_ROM)
class struct__PCI_DATA_STRUCT(Struct): pass
struct__PCI_DATA_STRUCT.SIZE = 24
struct__PCI_DATA_STRUCT._fields_ = ['sig', 'vendorID', 'deviceID', 'deviceListPtr', 'pciDataStructLen', 'pciDataStructRev', 'classCode', 'imageLen', 'vendorRomRev', 'codeType', 'lastImage', 'maxRunTimeImageLen']
setattr(struct__PCI_DATA_STRUCT, 'sig', field(0, NvU32))
setattr(struct__PCI_DATA_STRUCT, 'vendorID', field(4, NvU16))
setattr(struct__PCI_DATA_STRUCT, 'deviceID', field(6, NvU16))
setattr(struct__PCI_DATA_STRUCT, 'deviceListPtr', field(8, NvU16))
setattr(struct__PCI_DATA_STRUCT, 'pciDataStructLen', field(10, NvU16))
setattr(struct__PCI_DATA_STRUCT, 'pciDataStructRev', field(12, NvU8))
setattr(struct__PCI_DATA_STRUCT, 'classCode', field(13, Array(NvU8, 3)))
setattr(struct__PCI_DATA_STRUCT, 'imageLen', field(16, NvU16))
setattr(struct__PCI_DATA_STRUCT, 'vendorRomRev', field(18, NvU16))
setattr(struct__PCI_DATA_STRUCT, 'codeType', field(20, NvU8))
setattr(struct__PCI_DATA_STRUCT, 'lastImage', field(21, NvU8))
setattr(struct__PCI_DATA_STRUCT, 'maxRunTimeImageLen', field(22, NvU16))
PCI_DATA_STRUCT = struct__PCI_DATA_STRUCT
PPCI_DATA_STRUCT = Pointer(struct__PCI_DATA_STRUCT)
class struct__NV_PCI_DATA_EXT_STRUCT(Struct): pass
struct__NV_PCI_DATA_EXT_STRUCT.SIZE = 12
struct__NV_PCI_DATA_EXT_STRUCT._fields_ = ['signature', 'nvPciDataExtRev', 'nvPciDataExtLen', 'subimageLen', 'privLastImage', 'flags']
setattr(struct__NV_PCI_DATA_EXT_STRUCT, 'signature', field(0, NvU32))
setattr(struct__NV_PCI_DATA_EXT_STRUCT, 'nvPciDataExtRev', field(4, NvU16))
setattr(struct__NV_PCI_DATA_EXT_STRUCT, 'nvPciDataExtLen', field(6, NvU16))
setattr(struct__NV_PCI_DATA_EXT_STRUCT, 'subimageLen', field(8, NvU16))
setattr(struct__NV_PCI_DATA_EXT_STRUCT, 'privLastImage', field(10, NvU8))
setattr(struct__NV_PCI_DATA_EXT_STRUCT, 'flags', field(11, NvU8))
NV_PCI_DATA_EXT_STRUCT = struct__NV_PCI_DATA_EXT_STRUCT
PNV_PCI_DATA_EXT_STRUCT = Pointer(struct__NV_PCI_DATA_EXT_STRUCT)
GSP_FW_WPR_META_VERIFIED = 0xa0a0a0a0a0a0a0a0
GSP_FW_WPR_META_REVISION = 1
GSP_FW_WPR_META_MAGIC = 0xdc3aae21371a60b3
GSP_FW_WPR_HEAP_FREE_REGION_COUNT = 128
GSP_FW_HEAP_FREE_LIST_MAGIC = 0x4845415046524545
GSP_FW_SR_META_MAGIC = 0x8a3bb9e6c6c39d93
GSP_FW_SR_META_REVISION = 2
GSP_FW_SR_META_INTERNAL_SIZE = 128
NVDM_TYPE_HULK = 0x11
NVDM_TYPE_FIRMWARE_UPDATE = 0x12
NVDM_TYPE_PRC = 0x13
NVDM_TYPE_COT = 0x14
NVDM_TYPE_FSP_RESPONSE = 0x15
NVDM_TYPE_CAPS_QUERY = 0x16
NVDM_TYPE_INFOROM = 0x17
NVDM_TYPE_SMBPBI = 0x18
NVDM_TYPE_ROMREAD = 0x1A
NVDM_TYPE_UEFI_RM = 0x1C
NVDM_TYPE_UEFI_XTL_DEBUG_INTR = 0x1D
NVDM_TYPE_TNVL = 0x1F
NVDM_TYPE_CLOCK_BOOST = 0x20
NVDM_TYPE_FSP_GSP_COMM = 0x21
MAX_GPC_COUNT = 32
VGPU_MAX_REGOPS_PER_RPC = 100
VGPU_RESERVED_HANDLE_BASE = 0xCAF3F000
VGPU_RESERVED_HANDLE_RANGE = 0x1000
VGPU_CALC_PARAM_OFFSET = lambda prev_offset,prev_params: (prev_offset + NV_ALIGN_UP(sizeof(prev_params), sizeof(NvU32)))
NV_VGPU_MSG_HEADER_VERSION_MAJOR_TOT = 0x00000003
NV_VGPU_MSG_HEADER_VERSION_MINOR_TOT = 0x00000000
NV_VGPU_MSG_SIGNATURE_VALID = 0x43505256
NV_VGPU_MSG_RESULT_VMIOP_INVAL = 0xFF000001
NV_VGPU_MSG_RESULT_VMIOP_RESOURCE = 0xFF000002
NV_VGPU_MSG_RESULT_VMIOP_RANGE = 0xFF000003
NV_VGPU_MSG_RESULT_VMIOP_READ_ONLY = 0xFF000004
NV_VGPU_MSG_RESULT_VMIOP_NOT_FOUND = 0xFF000005
NV_VGPU_MSG_RESULT_VMIOP_NO_ADDRESS_SPACE = 0xFF000006
NV_VGPU_MSG_RESULT_VMIOP_TIMEOUT = 0xFF000007
NV_VGPU_MSG_RESULT_VMIOP_NOT_ALLOWED_IN_CALLBACK = 0xFF000008
NV_VGPU_MSG_RESULT_VMIOP_ECC_MISMATCH = 0xFF000009
NV_VGPU_MSG_RESULT_VMIOP_NOT_SUPPORTED = 0xFF00000a
NV_VGPU_MSG_RESULT_RPC_UNKNOWN_FUNCTION = 0xFF100001
NV_VGPU_MSG_RESULT_RPC_INVALID_MESSAGE_FORMAT = 0xFF100002
NV_VGPU_MSG_RESULT_RPC_HANDLE_NOT_FOUND = 0xFF100003
NV_VGPU_MSG_RESULT_RPC_HANDLE_EXISTS = 0xFF100004
NV_VGPU_MSG_RESULT_RPC_UNKNOWN_RM_ERROR = 0xFF100005
NV_VGPU_MSG_RESULT_RPC_UNKNOWN_VMIOP_ERROR = 0xFF100006
NV_VGPU_MSG_RESULT_RPC_RESERVED_HANDLE = 0xFF100007
NV_VGPU_MSG_RESULT_RPC_CUDA_PROFILING_DISABLED = 0xFF100008
NV_VGPU_MSG_RESULT_RPC_API_CONTROL_NOT_SUPPORTED = 0xFF100009
NV_VGPU_MSG_RESULT_RPC_PENDING = 0xFFFFFFFF
NV_VGPU_MSG_UNION_INIT = 0x00000000
NV_VGPU_PTEDESC_INIT = 0x00000000
NV_VGPU_PTEDESC__PROD = 0x00000000
NV_VGPU_PTEDESC_IDR_NONE = 0x00000000
NV_VGPU_PTEDESC_IDR_SINGLE = 0x00000001
NV_VGPU_PTEDESC_IDR_DOUBLE = 0x00000002
NV_VGPU_PTEDESC_IDR_TRIPLE = 0x00000003
NV_VGPU_PTE_PAGE_SIZE = 0x1000
NV_VGPU_PTE_SIZE = 4
NV_VGPU_PTE_INDEX_SHIFT = 10
NV_VGPU_PTE_INDEX_MASK = 0x3FF
NV_VGPU_PTE_64_PAGE_SIZE = 0x1000
NV_VGPU_PTE_64_SIZE = 8
NV_VGPU_PTE_64_INDEX_SHIFT = 9
NV_VGPU_PTE_64_INDEX_MASK = 0x1FF
NV_VGPU_LOG_LEVEL_FATAL = 0x00000000
NV_VGPU_LOG_LEVEL_ERROR = 0x00000001
NV_VGPU_LOG_LEVEL_NOTICE = 0x00000002
NV_VGPU_LOG_LEVEL_STATUS = 0x00000003
NV_VGPU_LOG_LEVEL_DEBUG = 0x00000004
VGPU_RPC_GET_P2P_CAPS_V2_MAX_GPUS_SQUARED_PER_RPC = 512
GR_MAX_RPC_CTX_BUFFER_COUNT = 32
VGPU_RPC_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PER_RPC_v21_06 = 80
LIBOS_MEMORY_REGION_INIT_ARGUMENTS_MAX = 4096
LIBOS_MEMORY_REGION_RADIX_PAGE_SIZE = 4096
LIBOS_MEMORY_REGION_RADIX_PAGE_LOG2 = 12
MSGQ_VERSION = 0
MAX_DSM_SUPPORTED_FUNCS_RTN_LEN = 8
NV_ACPI_GENERIC_FUNC_COUNT = 8
REGISTRY_TABLE_ENTRY_TYPE_UNKNOWN = 0
REGISTRY_TABLE_ENTRY_TYPE_DWORD = 1
REGISTRY_TABLE_ENTRY_TYPE_BINARY = 2
REGISTRY_TABLE_ENTRY_TYPE_STRING = 3
MAX_GROUP_COUNT = 2
RM_ENGINE_TYPE_GRAPHICS = RM_ENGINE_TYPE_GR0
RM_ENGINE_TYPE_BSP = RM_ENGINE_TYPE_NVDEC0
RM_ENGINE_TYPE_MSENC = RM_ENGINE_TYPE_NVENC0
RM_ENGINE_TYPE_CIPHER = RM_ENGINE_TYPE_TSEC
RM_ENGINE_TYPE_NVJPG = RM_ENGINE_TYPE_NVJPEG0
RM_ENGINE_TYPE_COPY_SIZE = 20
RM_ENGINE_TYPE_NVENC_SIZE = 4
RM_ENGINE_TYPE_NVJPEG_SIZE = 8
RM_ENGINE_TYPE_NVDEC_SIZE = 8
RM_ENGINE_TYPE_OFA_SIZE = 2
RM_ENGINE_TYPE_GR_SIZE = 8
NVGPU_ENGINE_CAPS_MASK_BITS = 32
NVGPU_ENGINE_CAPS_MASK_ARRAY_MAX = ((RM_ENGINE_TYPE_LAST-1)/NVGPU_ENGINE_CAPS_MASK_BITS + 1)
NVGPU_GET_ENGINE_CAPS_MASK = lambda caps,id: (caps[(id)/NVGPU_ENGINE_CAPS_MASK_BITS] & NVBIT((id) % NVGPU_ENGINE_CAPS_MASK_BITS))
FALCON_APPLICATION_INTERFACE_ENTRY_ID_DMEMMAPPER = (0x4)
FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3_CMD_FRTS = (0x15)
FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3_CMD_SB = (0x19)
BIT_HEADER_ID = 0xB8FF
BIT_HEADER_SIGNATURE = 0x00544942
BIT_HEADER_SIZE_OFFSET = 8
BIT_HEADER_V1_00_FMT = "1w1d1w4b"
BIT_TOKEN_V1_00_SIZE_6 = 6
BIT_TOKEN_V1_00_SIZE_8 = 8
BIT_TOKEN_V1_00_FMT_SIZE_6 = "2b2w"
BIT_TOKEN_V1_00_FMT_SIZE_8 = "2b1w1d"
BIT_TOKEN_BIOSDATA = 0x42
BIT_DATA_BIOSDATA_VERSION_1 = 0x1
BIT_DATA_BIOSDATA_VERSION_2 = 0x2
BIT_DATA_BIOSDATA_BINVER_FMT = "1d1b"
BIT_DATA_BIOSDATA_BINVER_SIZE_5 = 5
BIT_TOKEN_FALCON_DATA = 0x70
BIT_DATA_FALCON_DATA_V2_4_FMT = "1d"
BIT_DATA_FALCON_DATA_V2_SIZE_4 = 4
FALCON_UCODE_TABLE_HDR_V1_VERSION = 1
FALCON_UCODE_TABLE_HDR_V1_SIZE_6 = 6
FALCON_UCODE_TABLE_HDR_V1_6_FMT = "6b"
FALCON_UCODE_TABLE_ENTRY_V1_VERSION = 1
FALCON_UCODE_TABLE_ENTRY_V1_SIZE_6 = 6
FALCON_UCODE_TABLE_ENTRY_V1_6_FMT = "2b1d"
FALCON_UCODE_ENTRY_APPID_FIRMWARE_SEC_LIC = 0x05
FALCON_UCODE_ENTRY_APPID_FWSEC_DBG = 0x45
FALCON_UCODE_ENTRY_APPID_FWSEC_PROD = 0x85
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_FLAGS_VERSION_UNAVAILABLE = 0x00
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_FLAGS_VERSION_AVAILABLE = 0x01
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_VERSION_V1 = 0x01
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_VERSION_V2 = 0x02
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_VERSION_V3 = 0x03
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_VERSION_V4 = 0x04
FALCON_UCODE_DESC_HEADER_FORMAT = "1d"
FALCON_UCODE_DESC_V3_SIZE_44 = 44
FALCON_UCODE_DESC_V3_44_FMT = "9d1w2b2w"
BCRT30_RSA3K_SIG_SIZE = 384
FWSECLIC_READ_VBIOS_STRUCT_FLAGS = (2)
FWSECLIC_FRTS_REGION_MEDIA_FB = (2)
FWSECLIC_FRTS_REGION_SIZE_1MB_IN_4K = (0x100)
NV_BCRT_HASH_INFO_BASE_CODE_TYPE_VBIOS_BASE = 0x00
NV_BCRT_HASH_INFO_BASE_CODE_TYPE_VBIOS_EXT = 0xE0
PCI_EXP_ROM_SIGNATURE = 0xaa55
PCI_EXP_ROM_SIGNATURE_NV = 0x4e56
PCI_EXP_ROM_SIGNATURE_NV2 = 0xbb77
IS_VALID_PCI_ROM_SIG = lambda sig: ((sig == PCI_EXP_ROM_SIGNATURE) or (sig == PCI_EXP_ROM_SIGNATURE_NV) or (sig == PCI_EXP_ROM_SIGNATURE_NV2))
OFFSETOF_PCI_EXP_ROM_SIG = 0x0
OFFSETOF_PCI_EXP_ROM_NBSI_DATA_OFFSET = 0x16
OFFSETOF_PCI_EXP_ROM_PCI_DATA_STRUCT_PTR = 0x18
PCI_DATA_STRUCT_SIGNATURE = 0x52494350
PCI_DATA_STRUCT_SIGNATURE_NV = 0x5344504E
PCI_DATA_STRUCT_SIGNATURE_NV2 = 0x53494752
IS_VALID_PCI_DATA_SIG = lambda sig: ((sig == PCI_DATA_STRUCT_SIGNATURE) or (sig == PCI_DATA_STRUCT_SIGNATURE_NV) or (sig == PCI_DATA_STRUCT_SIGNATURE_NV2))
PCI_ROM_IMAGE_BLOCK_SIZE = 512
OFFSETOF_PCI_DATA_STRUCT_SIG = 0x0
OFFSETOF_PCI_DATA_STRUCT_VENDOR_ID = 0x4
OFFSETOF_PCI_DATA_STRUCT_LEN = 0xa
OFFSETOF_PCI_DATA_STRUCT_CLASS_CODE = 0xd
OFFSETOF_PCI_DATA_STRUCT_CODE_TYPE = 0x14
OFFSETOF_PCI_DATA_STRUCT_IMAGE_LEN = 0x10
OFFSETOF_PCI_DATA_STRUCT_LAST_IMAGE = 0x15
NV_PCI_DATA_EXT_SIG = 0x4544504E
NV_PCI_DATA_EXT_REV_10 = 0x100
NV_PCI_DATA_EXT_REV_11 = 0x101
OFFSETOF_PCI_DATA_EXT_STRUCT_SIG = 0x0
OFFSETOF_PCI_DATA_EXT_STRUCT_LEN = 0x6
OFFSETOF_PCI_DATA_EXT_STRUCT_REV = 0x4
OFFSETOF_PCI_DATA_EXT_STRUCT_SUBIMAGE_LEN = 0x8
OFFSETOF_PCI_DATA_EXT_STRUCT_LAST_IMAGE = 0xa
OFFSETOF_PCI_DATA_EXT_STRUCT_FLAGS = 0xb
PCI_DATA_EXT_STRUCT_FLAGS_CHECKSUM_DISABLED = 0x04