Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/FPGA/LCD_Stopwatch/LCD_Stopwatch/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Parameter xsthdpdir set to C:/FPGA/LCD_Stopwatch/LCD_Stopwatch/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Reading design: LCD_Stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD_Stopwatch.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD_Stopwatch"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : LCD_Stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : LCD_Stopwatch.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "LCD_Stopwatch.v" in library work
Module <LCD_Stopwatch> compiled
No errors in compilation
Analysis of file <"LCD_Stopwatch.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <LCD_Stopwatch> in library <work> with parameters.
	CLEAR_EXECUTION = "0110"
	DISPLAY_CLEAR = "0101"
	DISPLAY_DONE = "1100"
	DISPLAY_INIT = "0001"
	DISPLAY_ON_OFF = "0100"
	ENTRY_MODE_SET = "0011"
	FORTY_US = "01000000"
	FUNCTION_SET = "0010"
	IDLE_2SEC = "0111"
	INIT_DONE = "1011"
	INIT_IDLE = "0001"
	LCD_LINE_1 = "1001"
	LCD_LINE_2 = "1011"
	LOWER_HOLD = "00100000"
	LOWER_SETUP = "00010000"
	ONE_US = "00001000"
	PULSESCOUNT = "0001001100010010110100000"
	RESETZERO = "0000000000000000000000000"
	SET_DD_RAM_ADDR = "1000"
	SET_NEWLINE = "1010"
	TX_IDLE = "00000001"
	UPPER_HOLD = "00000100"
	UPPER_SETUP = "00000010"
	WAITING_1 = "0100"
	WAITING_2 = "0110"
	WAITING_3 = "1000"
	WAITING_4 = "1010"
	WAITING_READY = "0010"
	WR_ENABLE_1 = "0011"
	WR_ENABLE_2 = "0101"
	WR_ENABLE_3 = "0111"
	WR_ENABLE_4 = "1001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <LCD_Stopwatch>.
	CLEAR_EXECUTION = 4'b0110
	DISPLAY_CLEAR = 4'b0101
	DISPLAY_DONE = 4'b1100
	DISPLAY_INIT = 4'b0001
	DISPLAY_ON_OFF = 4'b0100
	ENTRY_MODE_SET = 4'b0011
	FORTY_US = 8'b01000000
	FUNCTION_SET = 4'b0010
	IDLE_2SEC = 4'b0111
	INIT_DONE = 4'b1011
	INIT_IDLE = 4'b0001
	LCD_LINE_1 = 4'b1001
	LCD_LINE_2 = 4'b1011
	LOWER_HOLD = 8'b00100000
	LOWER_SETUP = 8'b00010000
	ONE_US = 8'b00001000
	PULSESCOUNT = 25'b0001001100010010110100000
	RESETZERO = 25'b0000000000000000000000000
	SET_DD_RAM_ADDR = 4'b1000
	SET_NEWLINE = 4'b1010
	TX_IDLE = 8'b00000001
	UPPER_HOLD = 8'b00000100
	UPPER_SETUP = 8'b00000010
	WAITING_1 = 4'b0100
	WAITING_2 = 4'b0110
	WAITING_3 = 4'b1000
	WAITING_4 = 4'b1010
	WAITING_READY = 4'b0010
	WR_ENABLE_1 = 4'b0011
	WR_ENABLE_2 = 4'b0101
	WR_ENABLE_3 = 4'b0111
	WR_ENABLE_4 = 4'b1001
	Calling function <conversion>.
	Calling function <conversion>.
	Calling function <conversion>.
	Calling function <conversion>.
	Calling function <conversion>.
Module <LCD_Stopwatch> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <init_exec> in unit <LCD_Stopwatch> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <LCD_Stopwatch>.
    Related source file is "LCD_Stopwatch.v".
INFO:Xst:1799 - State 1100 is never reached in FSM <ctrl_state>.
    Found finite state machine <FSM_0> for signal <init_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 12                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <ctrl_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 24                                             |
    | Inputs             | 6                                              |
    | Outputs            | 13                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000001                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <conversion/5/conversion>.
    Found 16x8-bit ROM for signal <conversion/4/conversion>.
    Found 16x8-bit ROM for signal <conversion/3/conversion>.
    Found 16x8-bit ROM for signal <conversion/2/conversion>.
    Found 16x8-bit ROM for signal <conversion/1/conversion>.
    Found 16x8-bit ROM for signal <tx_Line1>.
    Found 1-bit register for signal <clk_10Hz>.
    Found 4-bit register for signal <cnt_1>.
    Found 4-bit adder for signal <cnt_1$addsub0000> created at line 634.
    Found 4-bit register for signal <cnt_2>.
    Found 4-bit adder for signal <cnt_2$addsub0000> created at line 663.
    Found 27-bit register for signal <cnt_2sec>.
    Found 27-bit adder for signal <cnt_2sec$addsub0000> created at line 606.
    Found 17-bit register for signal <cnt_delay>.
    Found 17-bit adder for signal <cnt_delay$addsub0000> created at line 593.
    Found 20-bit register for signal <cnt_init>.
    Found 20-bit adder for signal <cnt_init$share0000> created at line 313.
    Found 11-bit register for signal <cnt_tx>.
    Found 11-bit adder for signal <cnt_tx$share0000> created at line 699.
    Found 26-bit up counter for signal <counter>.
    Found 26-bit comparator less for signal <counter$cmp_lt0000> created at line 30.
    Found 11-bit comparator lessequal for signal <ctrl_state$cmp_le0000> created at line 549.
    Found 17-bit comparator lessequal for signal <ctrl_state$cmp_le0001> created at line 590.
    Found 27-bit comparator less for signal <ctrl_state$cmp_lt0000> created at line 604.
    Found 4-bit comparator less for signal <ctrl_state$cmp_lt0001> created at line 631.
    Found 4-bit comparator less for signal <ctrl_state$cmp_lt0002> created at line 660.
    Found 4-bit register for signal <DB_init>.
    Found 1-bit register for signal <en_init>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <init_done>.
    Found 20-bit comparator lessequal for signal <init_state$cmp_le0000> created at line 327.
    Found 20-bit comparator lessequal for signal <init_state$cmp_le0001> created at line 361.
    Found 20-bit comparator lessequal for signal <init_state$cmp_le0002> created at line 393.
    Found 20-bit comparator lessequal for signal <init_state$cmp_le0003> created at line 426.
    Found 20-bit comparator less for signal <init_state$cmp_lt0000> created at line 346.
    Found 4-bit up counter for signal <minute_h>.
    Found 4-bit comparator greatequal for signal <minute_h$cmp_ge0000> created at line 186.
    Found 4-bit comparator greatequal for signal <minute_h$cmp_ge0001> created at line 181.
    Found 4-bit comparator greatequal for signal <minute_h$cmp_ge0002> created at line 176.
    Found 4-bit comparator greatequal for signal <minute_h$cmp_ge0003> created at line 171.
    Found 4-bit comparator greatequal for signal <minute_h$cmp_ge0004> created at line 166.
    Found 4-bit comparator less for signal <minute_h$cmp_lt0000> created at line 166.
    Found 4-bit comparator less for signal <minute_h$cmp_lt0001> created at line 171.
    Found 4-bit comparator less for signal <minute_h$cmp_lt0002> created at line 176.
    Found 4-bit comparator less for signal <minute_h$cmp_lt0003> created at line 181.
    Found 4-bit up counter for signal <minute_l>.
    Found 4-bit up counter for signal <msec>.
    Found 4-bit register for signal <nibble>.
    Found 4-bit up counter for signal <second_h>.
    Found 4-bit up counter for signal <second_l>.
    Found 11-bit comparator lessequal for signal <tx_state$cmp_le0000> created at line 747.
    Found 11-bit comparator less for signal <tx_state$cmp_lt0000> created at line 716.
    Found 11-bit comparator less for signal <tx_state$cmp_lt0001> created at line 733.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   6 ROM(s).
	inferred   6 Counter(s).
	inferred  95 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  23 Comparator(s).
Unit <LCD_Stopwatch> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x8-bit ROM                                          : 6
# Adders/Subtractors                                   : 6
 11-bit adder                                          : 1
 17-bit adder                                          : 1
 20-bit adder                                          : 1
 27-bit adder                                          : 1
 4-bit adder                                           : 2
# Counters                                             : 6
 26-bit up counter                                     : 1
 4-bit up counter                                      : 5
# Registers                                            : 12
 1-bit register                                        : 4
 11-bit register                                       : 1
 17-bit register                                       : 1
 20-bit register                                       : 1
 27-bit register                                       : 1
 4-bit register                                        : 4
# Comparators                                          : 23
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 1
 20-bit comparator less                                : 1
 20-bit comparator lessequal                           : 4
 26-bit comparator less                                : 1
 27-bit comparator less                                : 1
 4-bit comparator greatequal                           : 5
 4-bit comparator less                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <tx_state/FSM> on signal <tx_state[1:3]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 000
 0000010 | 001
 0000100 | 011
 0001000 | 010
 0010000 | 110
 0100000 | 111
 1000000 | 101
---------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ctrl_state/FSM> on signal <ctrl_state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0000
 0010  | 0001
 0011  | 0010
 0100  | 0011
 0101  | 0100
 0110  | 0101
 0111  | 0110
 1000  | 0111
 1001  | 1000
 1010  | 1001
 1011  | 1010
 1100  | unreached
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <init_state/FSM> on signal <init_state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0000
 0010  | 0001
 0011  | 0010
 0100  | 0011
 0101  | 0100
 0110  | 0101
 0111  | 0110
 1000  | 0111
 1001  | 1000
 1010  | 1001
 1011  | 1010
-------------------
Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\10.1\ISE.

Synthesizing (advanced) Unit <LCD_Stopwatch>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cnt_1> prevents it from being combined with the ROM <Mrom_tx_Line1> for implementation as read-only block RAM.
Unit <LCD_Stopwatch> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <DB_init_2> (without init value) has a constant value of 0 in block <LCD_Stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DB_init_3> (without init value) has a constant value of 0 in block <LCD_Stopwatch>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x8-bit ROM                                          : 6
# Adders/Subtractors                                   : 6
 11-bit adder                                          : 1
 17-bit adder                                          : 1
 20-bit adder                                          : 1
 27-bit adder                                          : 1
 4-bit adder                                           : 2
# Counters                                             : 6
 26-bit up counter                                     : 1
 4-bit up counter                                      : 5
# Registers                                            : 104
 Flip-Flops                                            : 104
# Comparators                                          : 23
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 1
 20-bit comparator less                                : 1
 20-bit comparator lessequal                           : 4
 26-bit comparator less                                : 1
 27-bit comparator less                                : 1
 4-bit comparator greatequal                           : 5
 4-bit comparator less                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LCD_Stopwatch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD_Stopwatch, actual ratio is 5.
FlipFlop ctrl_state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 151
 Flip-Flops                                            : 151

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LCD_Stopwatch.ngr
Top Level Output File Name         : LCD_Stopwatch
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 774
#      GND                         : 1
#      INV                         : 27
#      LUT1                        : 118
#      LUT2                        : 41
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 50
#      LUT3_D                      : 1
#      LUT3_L                      : 5
#      LUT4                        : 203
#      LUT4_D                      : 15
#      LUT4_L                      : 22
#      MUXCY                       : 179
#      MUXF5                       : 12
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 151
#      FDE                         : 1
#      FDR                         : 120
#      FDRE                        : 16
#      FDRS                        : 14
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      254  out of   4656     5%  
 Number of Slice Flip Flops:            151  out of   9312     1%  
 Number of 4 input LUTs:                485  out of   9312     5%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 131   |
clk_10Hz1                          | BUFG                   | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.442ns (Maximum Frequency: 118.455MHz)
   Minimum input arrival time before clock: 4.976ns
   Maximum output required time after clock: 7.936ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 8.442ns (frequency: 118.455MHz)
  Total number of paths / destination ports: 9388 / 172
-------------------------------------------------------------------------
Delay:               8.442ns (Levels of Logic = 13)
  Source:            cnt_init_0 (FF)
  Destination:       cnt_init_1 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: cnt_init_0 to cnt_init_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  cnt_init_0 (cnt_init_0)
     LUT3:I0->O            1   0.704   0.000  Mcompar_init_state_cmp_le0001_lut<0>2 (Mcompar_init_state_cmp_le0001_lut<0>2)
     MUXCY:S->O            1   0.464   0.000  Mcompar_init_state_cmp_le0001_cy<0>_1 (Mcompar_init_state_cmp_le0001_cy<0>2)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_init_state_cmp_le0001_cy<1>_1 (Mcompar_init_state_cmp_le0001_cy<1>2)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_init_state_cmp_le0001_cy<2>_1 (Mcompar_init_state_cmp_le0001_cy<2>2)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_init_state_cmp_le0001_cy<3>_1 (Mcompar_init_state_cmp_le0001_cy<3>2)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_init_state_cmp_le0001_cy<4>_1 (Mcompar_init_state_cmp_le0001_cy<4>2)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_init_state_cmp_le0001_cy<5>_1 (Mcompar_init_state_cmp_le0001_cy<5>2)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_init_state_cmp_le0001_cy<6>_1 (Mcompar_init_state_cmp_le0001_cy<6>2)
     MUXCY:CI->O           4   0.459   0.762  Mcompar_init_state_cmp_le0001_cy<7>_1 (init_state_cmp_le0002)
     LUT4:I0->O            1   0.704   0.000  cnt_init_mux0000<0>161_SW0_G (N138)
     MUXF5:I1->O           2   0.321   0.451  cnt_init_mux0000<0>161_SW0 (N57)
     LUT4_D:I3->O         18   0.704   1.072  cnt_init_mux0000<0>171 (N0)
     LUT4:I3->O            1   0.704   0.000  cnt_init_mux0000<9>1 (cnt_init_mux0000<9>)
     FDR:D                     0.308          cnt_init_10
    ----------------------------------------
    Total                      8.442ns (5.313ns logic, 3.129ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_10Hz1'
  Clock period: 7.882ns (frequency: 126.871MHz)
  Total number of paths / destination ports: 450 / 56
-------------------------------------------------------------------------
Delay:               7.882ns (Levels of Logic = 4)
  Source:            msec_0 (FF)
  Destination:       second_h_0 (FF)
  Source Clock:      clk_10Hz1 rising
  Destination Clock: clk_10Hz1 rising

  Data Path: msec_0 to second_h_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  msec_0 (msec_0)
     LUT4:I0->O            6   0.704   0.673  minute_h_cmp_ge00041 (minute_h_cmp_ge0004)
     LUT4:I3->O            7   0.704   0.712  minute_h_or000011 (second_h_not0001)
     LUT4:I3->O            6   0.704   0.748  minute_h_or00001 (minute_l_not0001)
     LUT2:I1->O            4   0.704   0.587  second_h_or00001 (second_h_or0000)
     FDRE:R                    0.911          second_h_0
    ----------------------------------------
    Total                      7.882ns (4.318ns logic, 3.564ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 104 / 104
-------------------------------------------------------------------------
Offset:              3.414ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       cnt_init_0 (FF)
  Destination Clock: clock rising

  Data Path: reset to cnt_init_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           104   1.218   1.285  reset_IBUF (reset_IBUF)
     FDR:R                     0.911          cnt_init_0
    ----------------------------------------
    Total                      3.414ns (2.129ns logic, 1.285ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_10Hz1'
  Total number of paths / destination ports: 24 / 20
-------------------------------------------------------------------------
Offset:              4.976ns (Levels of Logic = 3)
  Source:            restart (PAD)
  Destination:       minute_l_0 (FF)
  Destination Clock: clk_10Hz1 rising

  Data Path: restart to minute_l_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.673  restart_IBUF (restart_IBUF)
     LUT4_L:I3->LO         1   0.704   0.179  minute_l_or00001_G (N83)
     LUT3:I1->O            4   0.704   0.587  minute_l_or000011 (minute_l_or0000)
     FDRE:R                    0.911          minute_l_0
    ----------------------------------------
    Total                      4.976ns (3.537ns logic, 1.439ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 31 / 6
-------------------------------------------------------------------------
Offset:              7.936ns (Levels of Logic = 3)
  Source:            ctrl_state_FSM_FFd4 (FF)
  Destination:       LCD_E (PAD)
  Source Clock:      clock rising

  Data Path: ctrl_state_FSM_FFd4 to LCD_E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            32   0.591   1.437  ctrl_state_FSM_FFd4 (ctrl_state_FSM_FFd4)
     LUT4:I0->O            5   0.704   0.808  ctrl_state_FSM_Out111 (mux)
     LUT2:I0->O            1   0.704   0.420  SF_D<3>1 (SF_D_3_OBUF)
     OBUF:I->O                 3.272          SF_D_3_OBUF (SF_D<3>)
    ----------------------------------------
    Total                      7.936ns (5.271ns logic, 2.665ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.45 secs
 
--> 

Total memory usage is 170504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

