I 000050 55 6976          1553900225868 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553900225869 2019.03.30 00:57:05)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters dbg tan)
	(_code 8184d78ed1d6d192898094da8187858280868486d0)
	(_ent
		(_time 1553900225862)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I19 0 116(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 118(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 120(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 122(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 124(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 126(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Dvipakopis_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_10 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_13 -1 0 29(_arch(_uni))))
		(_sig (_int N_14 -1 0 30(_arch(_uni))))
		(_sig (_int N_15 -1 0 31(_arch(_uni))))
		(_sig (_int N_16 -1 0 32(_arch(_uni))))
		(_sig (_int N_17 -1 0 33(_arch(_uni))))
		(_sig (_int N_18 -1 0 34(_arch(_uni))))
		(_sig (_int N_19 -1 0 35(_arch(_uni))))
		(_sig (_int N_20 -1 0 36(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int N_21 -1 0 38(_arch(_uni))))
		(_sig (_int N_22 -1 0 39(_arch(_uni))))
		(_sig (_int N_23 -1 0 40(_arch(_uni))))
		(_sig (_int N_24 -1 0 41(_arch(_uni))))
		(_sig (_int S -1 0 42(_arch(_uni))))
		(_sig (_int R -1 0 43(_arch(_uni))))
		(_sig (_int N_25 -1 0 44(_arch(_uni))))
		(_sig (_int N_26 -1 0 45(_arch(_uni))))
		(_sig (_int N_8 -1 0 46(_arch(_uni))))
		(_sig (_int N_9 -1 0 47(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 48(_arch(_uni))))
		(_sig (_int N_2 -1 0 49(_arch(_uni))))
		(_sig (_int N_4 -1 0 50(_arch(_uni))))
		(_sig (_int N_5 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(33)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(22)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1553900347836 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553900347837 2019.03.30 00:59:07)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e2e5efb0b1b5b2f1e7efa4b9b7e4e0e5e7e5b3e4e6)
	(_ent
		(_time 1553900347831)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553900347849 2019.03.30 00:59:07)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code f1f6fda1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6972          1553900352356 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553900352357 2019.03.30 00:59:12)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 9593c19bc1c2c5869d9480ce9593919694929092c4)
	(_ent
		(_time 1553900225861)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I19 0 116(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 118(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 120(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 122(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 124(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 126(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Dvipakopis_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_10 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_13 -1 0 29(_arch(_uni))))
		(_sig (_int N_14 -1 0 30(_arch(_uni))))
		(_sig (_int N_15 -1 0 31(_arch(_uni))))
		(_sig (_int N_16 -1 0 32(_arch(_uni))))
		(_sig (_int N_17 -1 0 33(_arch(_uni))))
		(_sig (_int N_18 -1 0 34(_arch(_uni))))
		(_sig (_int N_19 -1 0 35(_arch(_uni))))
		(_sig (_int N_20 -1 0 36(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int N_21 -1 0 38(_arch(_uni))))
		(_sig (_int N_22 -1 0 39(_arch(_uni))))
		(_sig (_int N_23 -1 0 40(_arch(_uni))))
		(_sig (_int N_24 -1 0 41(_arch(_uni))))
		(_sig (_int S -1 0 42(_arch(_uni))))
		(_sig (_int R -1 0 43(_arch(_uni))))
		(_sig (_int N_25 -1 0 44(_arch(_uni))))
		(_sig (_int N_26 -1 0 45(_arch(_uni))))
		(_sig (_int N_8 -1 0 46(_arch(_uni))))
		(_sig (_int N_9 -1 0 47(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 48(_arch(_uni))))
		(_sig (_int N_2 -1 0 49(_arch(_uni))))
		(_sig (_int N_4 -1 0 50(_arch(_uni))))
		(_sig (_int N_5 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(33)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(22)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1553900352563 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553900352564 2019.03.30 00:59:12)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 6066376131373073656d263b356662676567316664)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553900352570 2019.03.30 00:59:12)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 60663660653637776461723a346635666366686536)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1553900460475 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553900460476 2019.03.30 01:01:00)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e2b6e7b0b1b5b2f1e7efa4b9b7e4e0e5e7e5b3e4e6)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553900460484 2019.03.30 01:01:00)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code f2a6f6a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1553900468440 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553900468441 2019.03.30 01:01:08)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 0351060451545310060e4558560501040604520507)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553900468448 2019.03.30 01:01:08)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 1341171415454404171201494715461510151b1645)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6972          1553900513083 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553900513084 2019.03.30 01:01:53)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 646b3465313334776c65713f646260676563616335)
	(_ent
		(_time 1553900225861)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I19 0 116(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 118(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 120(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 122(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 124(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 126(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Dvipakopis_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_10 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_13 -1 0 29(_arch(_uni))))
		(_sig (_int N_14 -1 0 30(_arch(_uni))))
		(_sig (_int N_15 -1 0 31(_arch(_uni))))
		(_sig (_int N_16 -1 0 32(_arch(_uni))))
		(_sig (_int N_17 -1 0 33(_arch(_uni))))
		(_sig (_int N_18 -1 0 34(_arch(_uni))))
		(_sig (_int N_19 -1 0 35(_arch(_uni))))
		(_sig (_int N_20 -1 0 36(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int N_21 -1 0 38(_arch(_uni))))
		(_sig (_int N_22 -1 0 39(_arch(_uni))))
		(_sig (_int N_23 -1 0 40(_arch(_uni))))
		(_sig (_int N_24 -1 0 41(_arch(_uni))))
		(_sig (_int S -1 0 42(_arch(_uni))))
		(_sig (_int R -1 0 43(_arch(_uni))))
		(_sig (_int N_25 -1 0 44(_arch(_uni))))
		(_sig (_int N_26 -1 0 45(_arch(_uni))))
		(_sig (_int N_8 -1 0 46(_arch(_uni))))
		(_sig (_int N_9 -1 0 47(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 48(_arch(_uni))))
		(_sig (_int N_2 -1 0 49(_arch(_uni))))
		(_sig (_int N_4 -1 0 50(_arch(_uni))))
		(_sig (_int N_5 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(33)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(22)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1553900513292 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553900513293 2019.03.30 01:01:53)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 3e316d3a3a696e2d3b3378656b383c393b396f383a)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553900513298 2019.03.30 01:01:53)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 3e316c3b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1553900648728 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553900648729 2019.03.30 01:04:08)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 4c1a494f4e1b1c5f49410a17194a4e4b494b1d4a48)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553900648738 2019.03.30 01:04:08)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 4c1a484e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6972          1553900652798 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553900652799 2019.03.30 01:04:12)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 2a7f2f2f2a7d7a39222b3f712a2c2e292b2d2f2d7b)
	(_ent
		(_time 1553900225861)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I19 0 116(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 118(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 120(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 122(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 124(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 126(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Dvipakopis_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_10 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_13 -1 0 29(_arch(_uni))))
		(_sig (_int N_14 -1 0 30(_arch(_uni))))
		(_sig (_int N_15 -1 0 31(_arch(_uni))))
		(_sig (_int N_16 -1 0 32(_arch(_uni))))
		(_sig (_int N_17 -1 0 33(_arch(_uni))))
		(_sig (_int N_18 -1 0 34(_arch(_uni))))
		(_sig (_int N_19 -1 0 35(_arch(_uni))))
		(_sig (_int N_20 -1 0 36(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int N_21 -1 0 38(_arch(_uni))))
		(_sig (_int N_22 -1 0 39(_arch(_uni))))
		(_sig (_int N_23 -1 0 40(_arch(_uni))))
		(_sig (_int N_24 -1 0 41(_arch(_uni))))
		(_sig (_int S -1 0 42(_arch(_uni))))
		(_sig (_int R -1 0 43(_arch(_uni))))
		(_sig (_int N_25 -1 0 44(_arch(_uni))))
		(_sig (_int N_26 -1 0 45(_arch(_uni))))
		(_sig (_int N_8 -1 0 46(_arch(_uni))))
		(_sig (_int N_9 -1 0 47(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 48(_arch(_uni))))
		(_sig (_int N_2 -1 0 49(_arch(_uni))))
		(_sig (_int N_4 -1 0 50(_arch(_uni))))
		(_sig (_int N_5 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(33)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(22)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1553900653026 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553900653027 2019.03.30 01:04:13)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 15401113414245061018534e401317121012441311)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553900653032 2019.03.30 01:04:13)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 15401012154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1553900776048 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553900776049 2019.03.30 01:06:16)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 9c9298929ecbcc8f9991dac7c99a9e9b999bcd9a98)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553900776058 2019.03.30 01:06:16)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code aca2a9fbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6972          1553900780076 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553900780077 2019.03.30 01:06:20)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 5c0a585e5e0b0c4f545d49075c5a585f5d5b595b0d)
	(_ent
		(_time 1553900225861)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I19 0 116(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 118(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 120(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 122(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 124(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 126(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Dvipakopis_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_10 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_13 -1 0 29(_arch(_uni))))
		(_sig (_int N_14 -1 0 30(_arch(_uni))))
		(_sig (_int N_15 -1 0 31(_arch(_uni))))
		(_sig (_int N_16 -1 0 32(_arch(_uni))))
		(_sig (_int N_17 -1 0 33(_arch(_uni))))
		(_sig (_int N_18 -1 0 34(_arch(_uni))))
		(_sig (_int N_19 -1 0 35(_arch(_uni))))
		(_sig (_int N_20 -1 0 36(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int N_21 -1 0 38(_arch(_uni))))
		(_sig (_int N_22 -1 0 39(_arch(_uni))))
		(_sig (_int N_23 -1 0 40(_arch(_uni))))
		(_sig (_int N_24 -1 0 41(_arch(_uni))))
		(_sig (_int S -1 0 42(_arch(_uni))))
		(_sig (_int R -1 0 43(_arch(_uni))))
		(_sig (_int N_25 -1 0 44(_arch(_uni))))
		(_sig (_int N_26 -1 0 45(_arch(_uni))))
		(_sig (_int N_8 -1 0 46(_arch(_uni))))
		(_sig (_int N_9 -1 0 47(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 48(_arch(_uni))))
		(_sig (_int N_2 -1 0 49(_arch(_uni))))
		(_sig (_int N_4 -1 0 50(_arch(_uni))))
		(_sig (_int N_5 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(33)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(22)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1553900780294 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553900780295 2019.03.30 01:06:20)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 3660313261616625333b706d633034313331673032)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553900780300 2019.03.30 01:06:20)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 36603033356061213237246c6230633035303e3360)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1553901091385 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553901091386 2019.03.30 01:11:31)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 6c6d686d6e3b3c7f69612a37396a6e6b696b3d6a68)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553901091398 2019.03.30 01:11:31)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 6c6d696c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6972          1553901098463 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553901098464 2019.03.30 01:11:38)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 12124314414542011a130749121416111315171543)
	(_ent
		(_time 1553900225861)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I19 0 116(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 118(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 120(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 122(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 124(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 126(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Dvipakopis_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_10 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_13 -1 0 29(_arch(_uni))))
		(_sig (_int N_14 -1 0 30(_arch(_uni))))
		(_sig (_int N_15 -1 0 31(_arch(_uni))))
		(_sig (_int N_16 -1 0 32(_arch(_uni))))
		(_sig (_int N_17 -1 0 33(_arch(_uni))))
		(_sig (_int N_18 -1 0 34(_arch(_uni))))
		(_sig (_int N_19 -1 0 35(_arch(_uni))))
		(_sig (_int N_20 -1 0 36(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int N_21 -1 0 38(_arch(_uni))))
		(_sig (_int N_22 -1 0 39(_arch(_uni))))
		(_sig (_int N_23 -1 0 40(_arch(_uni))))
		(_sig (_int N_24 -1 0 41(_arch(_uni))))
		(_sig (_int S -1 0 42(_arch(_uni))))
		(_sig (_int R -1 0 43(_arch(_uni))))
		(_sig (_int N_25 -1 0 44(_arch(_uni))))
		(_sig (_int N_26 -1 0 45(_arch(_uni))))
		(_sig (_int N_8 -1 0 46(_arch(_uni))))
		(_sig (_int N_9 -1 0 47(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 48(_arch(_uni))))
		(_sig (_int N_2 -1 0 49(_arch(_uni))))
		(_sig (_int N_4 -1 0 50(_arch(_uni))))
		(_sig (_int N_5 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(33)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(22)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1553901098698 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553901098699 2019.03.30 01:11:38)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code fdfdacacf8aaadeef8f0bba6a8fbfffaf8faacfbf9)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553901098704 2019.03.30 01:11:38)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code fdfdadadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1553901133705 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553901133706 2019.03.30 01:12:13)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code b5b2b6e0e1e2e5a6b0b8f3eee0b3b7b2b0b2e4b3b1)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553901133715 2019.03.30 01:12:13)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code c4c3c691c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6972          1553901138231 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553901138232 2019.03.30 01:12:18)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 686e6569313f387b60697d33686e6c6b696f6d6f39)
	(_ent
		(_time 1553900225861)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I19 0 116(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 118(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 120(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 122(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 124(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 126(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Dvipakopis_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_10 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_13 -1 0 29(_arch(_uni))))
		(_sig (_int N_14 -1 0 30(_arch(_uni))))
		(_sig (_int N_15 -1 0 31(_arch(_uni))))
		(_sig (_int N_16 -1 0 32(_arch(_uni))))
		(_sig (_int N_17 -1 0 33(_arch(_uni))))
		(_sig (_int N_18 -1 0 34(_arch(_uni))))
		(_sig (_int N_19 -1 0 35(_arch(_uni))))
		(_sig (_int N_20 -1 0 36(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int N_21 -1 0 38(_arch(_uni))))
		(_sig (_int N_22 -1 0 39(_arch(_uni))))
		(_sig (_int N_23 -1 0 40(_arch(_uni))))
		(_sig (_int N_24 -1 0 41(_arch(_uni))))
		(_sig (_int S -1 0 42(_arch(_uni))))
		(_sig (_int R -1 0 43(_arch(_uni))))
		(_sig (_int N_25 -1 0 44(_arch(_uni))))
		(_sig (_int N_26 -1 0 45(_arch(_uni))))
		(_sig (_int N_8 -1 0 46(_arch(_uni))))
		(_sig (_int N_9 -1 0 47(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 48(_arch(_uni))))
		(_sig (_int N_2 -1 0 49(_arch(_uni))))
		(_sig (_int N_4 -1 0 50(_arch(_uni))))
		(_sig (_int N_5 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(33)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(22)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1553901138461 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553901138462 2019.03.30 01:12:18)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 43454f4011141350464e0518164541444644124547)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553901138468 2019.03.30 01:12:18)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 52545f5155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1553944744504 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553944744505 2019.03.30 13:19:04)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 62626e6331353271676f2439376460656765336466)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553944744515 2019.03.30 13:19:04)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 71717c70752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6972          1553944747879 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553944747880 2019.03.30 13:19:07)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 919e929fc1c6c182999084ca9197959290969496c0)
	(_ent
		(_time 1553900225861)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I19 0 116(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 118(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 120(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 122(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 124(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 126(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Dvipakopis_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_10 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_13 -1 0 29(_arch(_uni))))
		(_sig (_int N_14 -1 0 30(_arch(_uni))))
		(_sig (_int N_15 -1 0 31(_arch(_uni))))
		(_sig (_int N_16 -1 0 32(_arch(_uni))))
		(_sig (_int N_17 -1 0 33(_arch(_uni))))
		(_sig (_int N_18 -1 0 34(_arch(_uni))))
		(_sig (_int N_19 -1 0 35(_arch(_uni))))
		(_sig (_int N_20 -1 0 36(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int N_21 -1 0 38(_arch(_uni))))
		(_sig (_int N_22 -1 0 39(_arch(_uni))))
		(_sig (_int N_23 -1 0 40(_arch(_uni))))
		(_sig (_int N_24 -1 0 41(_arch(_uni))))
		(_sig (_int S -1 0 42(_arch(_uni))))
		(_sig (_int R -1 0 43(_arch(_uni))))
		(_sig (_int N_25 -1 0 44(_arch(_uni))))
		(_sig (_int N_26 -1 0 45(_arch(_uni))))
		(_sig (_int N_8 -1 0 46(_arch(_uni))))
		(_sig (_int N_9 -1 0 47(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 48(_arch(_uni))))
		(_sig (_int N_2 -1 0 49(_arch(_uni))))
		(_sig (_int N_4 -1 0 50(_arch(_uni))))
		(_sig (_int N_5 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(33)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(22)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1553944748106 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553944748107 2019.03.30 13:19:08)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 7b74797b782c2b687e763d202e7d797c7e7c2a7d7f)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553944748111 2019.03.30 13:19:08)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 7b74787a2c2d2c6c7f7a69212f7d2e7d787d737e2d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1553944807937 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553944807938 2019.03.30 13:20:07)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 2f2f2b2a28787f3c2a2269747a292d282a287e292b)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553944807946 2019.03.30 13:20:07)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 2f2f2a2b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6972          1553944812763 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553944812764 2019.03.30 13:20:12)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 0b040a0c085c5b18030a1e500b0d0f080a0c0e0c5a)
	(_ent
		(_time 1553900225861)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I19 0 116(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 118(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 120(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 122(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 124(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 126(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Dvipakopis_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_10 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_13 -1 0 29(_arch(_uni))))
		(_sig (_int N_14 -1 0 30(_arch(_uni))))
		(_sig (_int N_15 -1 0 31(_arch(_uni))))
		(_sig (_int N_16 -1 0 32(_arch(_uni))))
		(_sig (_int N_17 -1 0 33(_arch(_uni))))
		(_sig (_int N_18 -1 0 34(_arch(_uni))))
		(_sig (_int N_19 -1 0 35(_arch(_uni))))
		(_sig (_int N_20 -1 0 36(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int N_21 -1 0 38(_arch(_uni))))
		(_sig (_int N_22 -1 0 39(_arch(_uni))))
		(_sig (_int N_23 -1 0 40(_arch(_uni))))
		(_sig (_int N_24 -1 0 41(_arch(_uni))))
		(_sig (_int S -1 0 42(_arch(_uni))))
		(_sig (_int R -1 0 43(_arch(_uni))))
		(_sig (_int N_25 -1 0 44(_arch(_uni))))
		(_sig (_int N_26 -1 0 45(_arch(_uni))))
		(_sig (_int N_8 -1 0 46(_arch(_uni))))
		(_sig (_int N_9 -1 0 47(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 48(_arch(_uni))))
		(_sig (_int N_2 -1 0 49(_arch(_uni))))
		(_sig (_int N_4 -1 0 50(_arch(_uni))))
		(_sig (_int N_5 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(33)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(22)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1553944812969 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553944812970 2019.03.30 13:20:12)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code d6d9d785818186c5d3db908d83d0d4d1d3d187d0d2)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553944812975 2019.03.30 13:20:12)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code d6d9d684d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1553950142483 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553950142484 2019.03.30 14:49:02)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 4211404111151251474f0419174440454745134446)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553950142493 2019.03.30 14:49:02)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 4211414045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
V 000050 55 6972          1553950147172 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553950147173 2019.03.30 14:49:07)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 91c39d9fc1c6c182999084ca9197959290969496c0)
	(_ent
		(_time 1553900225861)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I19 0 116(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 118(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 120(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 122(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 124(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 126(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Dvipakopis_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_10 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_13 -1 0 29(_arch(_uni))))
		(_sig (_int N_14 -1 0 30(_arch(_uni))))
		(_sig (_int N_15 -1 0 31(_arch(_uni))))
		(_sig (_int N_16 -1 0 32(_arch(_uni))))
		(_sig (_int N_17 -1 0 33(_arch(_uni))))
		(_sig (_int N_18 -1 0 34(_arch(_uni))))
		(_sig (_int N_19 -1 0 35(_arch(_uni))))
		(_sig (_int N_20 -1 0 36(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int N_21 -1 0 38(_arch(_uni))))
		(_sig (_int N_22 -1 0 39(_arch(_uni))))
		(_sig (_int N_23 -1 0 40(_arch(_uni))))
		(_sig (_int N_24 -1 0 41(_arch(_uni))))
		(_sig (_int S -1 0 42(_arch(_uni))))
		(_sig (_int R -1 0 43(_arch(_uni))))
		(_sig (_int N_25 -1 0 44(_arch(_uni))))
		(_sig (_int N_26 -1 0 45(_arch(_uni))))
		(_sig (_int N_8 -1 0 46(_arch(_uni))))
		(_sig (_int N_9 -1 0 47(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 48(_arch(_uni))))
		(_sig (_int N_2 -1 0 49(_arch(_uni))))
		(_sig (_int N_4 -1 0 50(_arch(_uni))))
		(_sig (_int N_5 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(33)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(22)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
V 000056 55 1708          1553950147398 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553950147399 2019.03.30 14:49:07)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 6c3e386d6e3b3c7f69612a37396a6e6b696b3d6a68)
	(_ent
		(_time 1553900347830)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553950147404 2019.03.30 14:49:07)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 7c2e297d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
